
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001218                       # Number of seconds simulated
sim_ticks                                  1217543500                       # Number of ticks simulated
final_tick                               4807224293500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               41575478                       # Simulator instruction rate (inst/s)
host_op_rate                                 98168230                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35079968                       # Simulator tick rate (ticks/s)
host_mem_usage                                1526396                       # Number of bytes of host memory used
host_seconds                                    34.71                       # Real time elapsed on the host
sim_insts                                  1442985541                       # Number of instructions simulated
sim_ops                                    3407187091                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        15232                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          296                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           30592                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           43712                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              89832                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        30592                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         30592                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        33600                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           33600                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         1904                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           37                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              478                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              683                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3102                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           525                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                525                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     12510436                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       243112                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           25126002                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           35901797                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              73781347                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      25126002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         25126002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        27596550                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             27596550                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        27596550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     12510436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       243112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          25126002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          35901797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total            101377897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3102                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        525                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      525                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 198400                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   34304                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   89832                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                33600                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                85                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               147                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                49                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                38                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               287                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               244                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               770                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               196                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               581                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               163                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              150                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              108                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               43                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               68                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              115                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               56                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                43                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                70                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                31                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                19                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                17                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                24                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                83                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               50                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               21                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               36                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               24                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               25                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1215596500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  1941                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1161                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  525                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    2889                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     190                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                     11                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1078                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    216.163265                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   134.677980                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   257.978145                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          523     48.52%     48.52% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          273     25.32%     73.84% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          106      9.83%     83.67% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           45      4.17%     87.85% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           26      2.41%     90.26% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           19      1.76%     92.02% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           16      1.48%     93.51% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           13      1.21%     94.71% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           57      5.29%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1078                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           32                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean      98.687500                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     72.783906                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev     84.234097                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             4     12.50%     12.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             9     28.12%     40.62% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             4     12.50%     53.12% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      9.38%     62.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            2      6.25%     68.75% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      3.12%     71.88% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            2      6.25%     78.12% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::144-159            1      3.12%     81.25% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      3.12%     84.38% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            1      3.12%     87.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::272-287            3      9.38%     96.88% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::304-319            1      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            32                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           32                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.750000                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.717496                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      1.077632                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               21     65.62%     65.62% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                9     28.12%     93.75% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::19                2      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            32                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     67540500                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               125665500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   15500000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     21787.26                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                40537.26                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       162.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        28.17                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     73.78                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     27.60                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.27                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2294                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     266                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.00                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                50.67                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     335152.05                       # Average gap between requests
system.mem_cntrl.pageHitRate                    70.62                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4712400                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2497110                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                13030500                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1278900                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         94654560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             51791340                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              3349920                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       313201890                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       108849600                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         39383100                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              632749320                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            519.693399                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1095475500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      4698000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      40136000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    129578750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    283094000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      77190500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    684908250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3013080                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1593900                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                 9182040                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1519020                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         92196000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             49015440                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              6729600                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       270961470                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       110333760                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         63589320                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              608134110                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            499.476290                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1088933500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE     13740500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      39144000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    212032500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    286632750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      72113000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    594113000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  442590                       # Number of BP lookups
system.cpu.branchPred.condPredicted            442590                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             48303                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               378203                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   42404                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               9017                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    89.086288                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          378203                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             139235                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           238968                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        31220                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      359947                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      226868                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          9104                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1888                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      278256                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1284                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2460274500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2435087                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             563773                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1941154                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      442590                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             181639                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1598657                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  105198                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      46771                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1452                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         34640                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    272845                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 18544                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     602                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2297924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.695420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.052571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1665566     72.48%     72.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    60990      2.65%     75.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30347      1.32%     76.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38781      1.69%     78.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    39136      1.70%     79.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33717      1.47%     81.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    35522      1.55%     82.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31261      1.36%     84.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   362604     15.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2297924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.181755                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.797160                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   533248                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1192741                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    454840                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 64496                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  52599                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3485940                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  52599                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   575195                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  537213                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         356694                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    471643                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                304580                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3278980                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3935                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  27386                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  25640                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 230168                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3619877                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8281774                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5064947                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13447                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1983229                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1636648                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              13898                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          13903                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    286058                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               435684                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              272239                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             28837                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            29997                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2927655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16249                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2538021                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             18113                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1168544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1732538                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           4544                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2297924                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.104484                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.975489                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1543522     67.17%     67.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              193281      8.41%     75.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              129658      5.64%     81.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              106740      4.65%     85.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               95551      4.16%     90.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               84119      3.66%     93.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               76752      3.34%     97.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               44515      1.94%     98.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23786      1.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2297924                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   23788     64.90%     64.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     64.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     64.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    67      0.18%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9071     24.75%     89.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3685     10.05%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                26      0.07%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               18      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             33585      1.32%      1.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1881190     74.12%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1449      0.06%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1931      0.08%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3207      0.13%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               378075     14.90%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              237004      9.34%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1504      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2538021                       # Type of FU issued
system.cpu.iq.rate                           1.042271                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       36655                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014442                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7418469                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4101284                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2378817                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10264                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12352                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4181                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2536020                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5071                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            32888                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       175719                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          646                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1215                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        80933                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1405                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2366                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  52599                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  290912                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                134711                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2943904                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5065                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                435684                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               272239                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              14799                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1135                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                133055                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1215                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          19341                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        44433                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                63774                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2428647                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                350819                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             98506                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       575805                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   242283                       # Number of branches executed
system.cpu.iew.exec_stores                     224986                       # Number of stores executed
system.cpu.iew.exec_rate                     0.997355                       # Inst execution rate
system.cpu.iew.wb_sent                        2399408                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2382998                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1575421                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2533806                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.978609                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621761                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1167310                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11705                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             50067                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2110911                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.841040                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.927436                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1576993     74.71%     74.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       189128      8.96%     83.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        77675      3.68%     87.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        80131      3.80%     91.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        44087      2.09%     93.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27347      1.30%     94.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17416      0.83%     95.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12162      0.58%     95.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        85972      4.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2110911                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               948724                       # Number of instructions committed
system.cpu.commit.committedOps                1775360                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         451271                       # Number of memory references committed
system.cpu.commit.loads                        259965                       # Number of loads committed
system.cpu.commit.membars                        1132                       # Number of memory barriers committed
system.cpu.commit.branches                     190302                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1757593                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19967                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14778      0.83%      0.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1304563     73.48%     74.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1278      0.07%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          259511     14.62%     89.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         191306     10.78%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1775360                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 85972                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4962043                       # The number of ROB reads
system.cpu.rob.rob_writes                     6075291                       # The number of ROB writes
system.cpu.timesIdled                            7108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          137163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      948724                       # Number of Instructions Simulated
system.cpu.committedOps                       1775360                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.566697                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.566697                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.389606                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.389606                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3602017                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1899222                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6777                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3601                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1108421                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   711334                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1103141                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13121                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21325                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              457427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21325                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.450270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          730                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1031423                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1031423                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       287172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          287172                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       182235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         182235                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          537                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           537                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        469407                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           469407                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       469944                       # number of overall hits
system.cpu.dcache.overall_hits::total          469944                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23082                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23082                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9016                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         3007                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3007                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        32098                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32098                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        35105                       # number of overall misses
system.cpu.dcache.overall_misses::total         35105                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    291479500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    291479500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    160358983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    160358983                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    451838483                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    451838483                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    451838483                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    451838483                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       310254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       310254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       191251                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191251                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       501505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       501505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       505049                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       505049                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.074397                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074397                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047142                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.848476                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.848476                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069508                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069508                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12628.000173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12628.000173                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17786.045142                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17786.045142                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14076.842264                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14076.842264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12871.057770                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12871.057770                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2515                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               332                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.575301                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17459                       # number of writebacks
system.cpu.dcache.writebacks::total             17459                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13131                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           89                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13220                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13220                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9951                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9951                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8927                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         3007                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3007                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18878                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18878                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21885                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21885                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    136385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    136385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    149926483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    149926483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     37996500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     37996500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    286311483                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    286311483                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    324307983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    324307983                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.848476                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.848476                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037643                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037643                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043332                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043332                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13705.657723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13705.657723                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16794.721967                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16794.721967                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12636.015963                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12636.015963                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15166.409736                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15166.409736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14818.733516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14818.733516                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168112.603306                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168112.603306                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             19744                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.611809                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              250526                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19744                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.688716                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.611809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            565447                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           565447                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       250669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          250669                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        250669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           250669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       250669                       # number of overall hits
system.cpu.icache.overall_hits::total          250669                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22175                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22175                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22175                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22175                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22175                       # number of overall misses
system.cpu.icache.overall_misses::total         22175                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    321353499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    321353499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    321353499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    321353499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    321353499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    321353499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       272844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       272844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       272844                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       272844                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       272844                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       272844                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.081274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081274                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.081274                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081274                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.081274                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081274                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14491.702322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14491.702322                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14491.702322                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14491.702322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14491.702322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14491.702322                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          361                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.033333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          299                       # number of writebacks
system.cpu.icache.writebacks::total               299                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2416                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2416                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2416                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2416                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2416                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2416                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        19759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19759                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        19759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        19759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19759                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    277460499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    277460499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    277460499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    277460499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    277460499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    277460499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.072419                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072419                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.072419                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072419                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.072419                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072419                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14042.233868                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14042.233868                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14042.233868                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14042.233868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14042.233868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14042.233868                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  353                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 353                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 123                       # Transaction distribution
system.iobus.trans_dist::WriteResp                123                       # Transaction distribution
system.iobus.trans_dist::MessageReq               119                       # Transaction distribution
system.iobus.trans_dist::MessageResp              119                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               119000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              299500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              414500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               59500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          82713                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        41584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          496                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            12539                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        12429                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          110                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                20938                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               37593                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 131                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                131                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18283                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23828                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               561                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              561                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8368                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8368                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32715                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        59223                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        70588                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  129811                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1281216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2518876                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3800092                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             26190                       # Total snoops (count)
system.l2bus.snoopTraffic                       72288                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              63755                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.206086                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.408739                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    50726     79.56%     79.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                    12919     20.26%     99.83% # Request fanout histogram
system.l2bus.snoop_fanout::2                      110      0.17%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                63755                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             59422000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.9                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            4524000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            29660955                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32691989                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1042                       # number of replacements
system.l2cache.tags.tagsinuse            32117.986155                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   8347                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1042                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.010557                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9265.801169                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22842.184986                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.282770                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.697088                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980163                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32144                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          723                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6854                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24557                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.980957                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               662177                       # Number of tag accesses
system.l2cache.tags.data_accesses              662177                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17758                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17758                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           18                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              18                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7780                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7780                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19242                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12779                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32021                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19242                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20559                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               39801                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19242                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20559                       # number of overall hits
system.l2cache.overall_hits::total              39801                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          543                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           543                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          588                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            588                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          478                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          177                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          655                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            478                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            765                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1243                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           478                       # number of overall misses
system.l2cache.overall_misses::cpu.data           765                       # number of overall misses
system.l2cache.overall_misses::total             1243                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13327500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13327500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     41061500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     41061500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     45303500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     19123500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     64427000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     45303500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     60185000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    105488500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     45303500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     60185000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    105488500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17758                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17758                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          561                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          561                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8368                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8368                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        19720                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12956                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32676                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        19720                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21324                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41044                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        19720                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21324                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41044                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.967914                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.967914                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.070268                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.070268                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.024239                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.013662                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.020045                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.024239                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.035875                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.030285                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.024239                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.035875                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.030285                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24544.198895                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24544.198895                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 69832.482993                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69832.482993                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 94777.196653                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 108042.372881                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 98361.832061                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 94777.196653                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78673.202614                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84866.049879                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 94777.196653                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78673.202614                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84866.049879                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             525                       # number of writebacks
system.l2cache.writebacks::total                  525                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          543                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          543                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          588                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          588                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          478                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          177                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          655                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          478                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          765                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1243                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          478                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          765                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1243                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7897500                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7897500                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     35181500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     35181500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     40523500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     17353500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     57877000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     40523500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     52535000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     93058500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     40523500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     52535000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     93058500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.967914                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.967914                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.070268                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.070268                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.024239                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.013662                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020045                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.024239                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.035875                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.030285                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.024239                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.035875                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.030285                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14544.198895                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14544.198895                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59832.482993                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59832.482993                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 84777.196653                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 98042.372881                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88361.832061                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 84777.196653                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68673.202614                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74866.049879                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 84777.196653                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68673.202614                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74866.049879                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159360.537190                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159360.537190                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               22848                       # Transaction distribution
system.membus.trans_dist::ReadResp              23503                       # Transaction distribution
system.membus.trans_dist::WriteReq                131                       # Transaction distribution
system.membus.trans_dist::WriteResp               131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          525                       # Transaction distribution
system.membus.trans_dist::CleanEvict              517                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              625                       # Transaction distribution
system.membus.trans_dist::ReadExReq               506                       # Transaction distribution
system.membus.trans_dist::ReadExResp              506                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           655                       # Transaction distribution
system.membus.trans_dist::MessageReq              119                       # Transaction distribution
system.membus.trans_dist::MessageResp             119                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         4991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         4991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        19445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        19445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       107904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       108412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  124416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            20554                       # Total snoops (count)
system.membus.snoopTraffic                     164432                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24884                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.827238                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.378049                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4299     17.28%     17.28% # Request fanout histogram
system.membus.snoop_fanout::1                   20585     82.72%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               24884                       # Request fanout histogram
system.membus.reqLayer0.occupancy              299500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13711999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              59500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3539000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5057303                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           17969923                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4807224293500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001837                       # Number of seconds simulated
sim_ticks                                  1836568500                       # Number of ticks simulated
final_tick                               4807843318500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               26778536                       # Simulator instruction rate (inst/s)
host_op_rate                                 63224365                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               34069359                       # Simulator tick rate (ticks/s)
host_mem_usage                                1548924                       # Number of bytes of host memory used
host_seconds                                    53.91                       # Real time elapsed on the host
sim_insts                                  1443542777                       # Number of instructions simulated
sim_ops                                    3408218939                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        23576                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          464                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           31616                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           58048                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             113704                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        31616                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         31616                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        42560                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           42560                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2947                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           58                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              494                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              907                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4406                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           665                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                665                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     12836984                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       252645                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           17214713                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           31606771                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              61911113                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      17214713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         17214713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        23173652                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             23173652                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        23173652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     12836984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       252645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          17214713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          31606771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             85084765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4406                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        665                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      665                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 281856                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   42880                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  113704                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                42560                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               124                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               221                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                66                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                40                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               432                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               385                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1191                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               292                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               886                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               183                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              153                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              116                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               46                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               72                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              137                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               60                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                60                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1               119                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                20                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                21                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                55                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                24                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                92                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               53                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               36                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               24                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1833120000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3005                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1401                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  665                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4158                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     221                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                     14                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     41                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     41                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1464                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    222.295082                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   138.908122                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   259.621472                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          688     46.99%     46.99% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          367     25.07%     72.06% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          157     10.72%     82.79% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           66      4.51%     87.30% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           39      2.66%     89.96% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           29      1.98%     91.94% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           21      1.43%     93.37% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           18      1.23%     94.60% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           79      5.40%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1464                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     106.300000                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     75.593435                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev     88.355982                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             7     17.50%     17.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             9     22.50%     40.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             4     10.00%     50.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      7.50%     57.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            2      5.00%     62.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            2      5.00%     67.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            2      5.00%     72.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::144-159            1      2.50%     75.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      2.50%     77.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            1      2.50%     80.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            1      2.50%     82.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            2      5.00%     87.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::272-287            4     10.00%     97.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::304-319            1      2.50%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            40                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.750000                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.718504                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      1.056118                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               26     65.00%     65.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18               12     30.00%     95.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::19                2      5.00%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            40                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     93252500                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               175827500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   22020000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     21174.50                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39924.50                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       153.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        23.35                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     61.91                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     23.17                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.38                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3276                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     340                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.39                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                51.13                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     361490.83                       # Average gap between requests
system.mem_cntrl.pageHitRate                    71.34                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  6725880                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3574890                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                19706400                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1873980                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         144440400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             76105830                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4942560                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       496709400                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       157992000                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         50173140                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              962244480                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            523.936069                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1654094250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      6690000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      61232000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    160732000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    411080250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     111538250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1087358000                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3727080                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1980990                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                11816700                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1623420                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         139523280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             66678600                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              8824800                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       397947780                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       181764480                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         96697200                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              910584810                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            495.807703                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1662262750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE     17250500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      59236000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    322370500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    472649250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      92682750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    872611750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  707967                       # Number of BP lookups
system.cpu.branchPred.condPredicted            707967                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             77315                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               606317                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   65932                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              14426                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    89.079293                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          606317                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             223220                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           383097                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        49841                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      569055                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      357160                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14539                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      440361                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1925                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3079299500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3673137                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             895086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3092273                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      707967                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             289152                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2375880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  168514                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      68014                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2658                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         55263                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           37                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    431677                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 29640                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     936                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3481208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.783917                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.109114                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2477022     71.15%     71.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    95028      2.73%     73.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48233      1.39%     75.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    60036      1.72%     76.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    61642      1.77%     78.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    53184      1.53%     80.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    56892      1.63%     81.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    48623      1.40%     83.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   580548     16.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3481208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.192742                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.841862                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   846690                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1724035                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    721957                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                104269                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  84257                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5556667                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  84257                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   913461                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  774903                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         477317                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    750037                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                481233                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5226475                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5617                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  46796                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  37592                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 363852                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5792735                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13253275                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8091738                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             17050                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3150170                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2642607                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21227                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21233                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    458408                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               695430                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              429489                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             48266                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            49619                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4662523                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24073                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4022301                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             28835                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1879423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2831714                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           6987                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3481208                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.155433                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.004153                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2282706     65.57%     65.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              308929      8.87%     74.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              206230      5.92%     80.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              169313      4.86%     85.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              151817      4.36%     89.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              133340      3.83%     93.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              120892      3.47%     96.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               70195      2.02%     98.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               37786      1.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3481208                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37487     66.44%     66.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    87      0.15%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13424     23.79%     90.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5364      9.51%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                38      0.07%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               21      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             54900      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2983964     74.19%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2353      0.06%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3571      0.09%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4163      0.10%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   2      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               598095     14.87%     90.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              373224      9.28%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1941      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             88      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4022301                       # Type of FU issued
system.cpu.iq.rate                           1.095059                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       56421                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014027                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11597813                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6551824                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3769251                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13253                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              15863                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5432                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4017258                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6564                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            50341                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       285452                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          919                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1711                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       127485                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2063                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3643                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  84257                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  401610                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                208452                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4686596                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8135                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                695430                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               429489                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              22370                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1822                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                205848                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1711                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          30850                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        71439                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               102289                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3847624                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                554328                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            157218                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       908329                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   383991                       # Number of branches executed
system.cpu.iew.exec_stores                     354001                       # Number of stores executed
system.cpu.iew.exec_rate                     1.047504                       # Inst execution rate
system.cpu.iew.wb_sent                        3801003                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3774683                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2503701                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4036364                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.027646                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.620286                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1877966                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17086                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             80465                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3180722                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.882569                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.956960                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2329517     73.24%     73.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       304367      9.57%     82.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       123507      3.88%     86.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       128165      4.03%     90.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        70243      2.21%     92.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44654      1.40%     94.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27670      0.87%     95.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19722      0.62%     95.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       132877      4.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3180722                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1505960                       # Number of instructions committed
system.cpu.commit.committedOps                2807208                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         711997                       # Number of memory references committed
system.cpu.commit.loads                        409987                       # Number of loads committed
system.cpu.commit.membars                        1232                       # Number of memory barriers committed
system.cpu.commit.branches                     302007                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2778899                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30630                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24596      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2063206     73.50%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2064      0.07%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3011      0.11%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          409405     14.58%     89.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         302010     10.76%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2807208                       # Class of committed instruction
system.cpu.commit.bw_lim_events                132877                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7724416                       # The number of ROB reads
system.cpu.rob.rob_writes                     9675586                       # The number of ROB writes
system.cpu.timesIdled                           11250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          191929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1505960                       # Number of Instructions Simulated
system.cpu.committedOps                       2807208                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.439067                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.439067                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.409993                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.409993                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5707764                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3013093                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8838                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4685                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1779597                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1141771                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1743897                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20048                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             33978                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              800124                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35002                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.859379                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1633782                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1633782                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       454837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          454837                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       287371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         287371                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          836                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           836                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        742208                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           742208                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       743044                       # number of overall hits
system.cpu.dcache.overall_hits::total          743044                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        37699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37699                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14629                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14629                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4530                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4530                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        52328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52328                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        56858                       # number of overall misses
system.cpu.dcache.overall_misses::total         56858                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    472855500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    472855500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    249381973                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    249381973                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    722237473                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    722237473                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    722237473                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    722237473                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       492536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       492536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       302000                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       302000                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5366                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5366                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       794536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       794536                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       799902                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       799902                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.076541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076541                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048440                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048440                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.844204                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.844204                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065860                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065860                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071081                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071081                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12542.918910                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12542.918910                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17047.096384                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17047.096384                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13802.122630                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13802.122630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12702.477628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12702.477628                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3863                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               516                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.486434                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27334                       # number of writebacks
system.cpu.dcache.writebacks::total             27334                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        21840                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21840                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          142                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21982                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21982                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        15859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15859                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14487                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14487                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4530                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4530                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34876                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    214785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    231820973                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    231820973                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     57936000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     57936000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    446605973                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    446605973                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    504541973                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    504541973                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.844204                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.844204                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038193                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038193                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043600                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043600                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13543.413834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13543.413834                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16001.999931                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16001.999931                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12789.403974                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12789.403974                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14717.128221                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14717.128221                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14466.738531                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14466.738531                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168112.603306                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168112.603306                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             31572                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.612596                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              405634                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32078                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.645240                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.612596                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            894963                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           894963                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       396254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          396254                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        396254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           396254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       396254                       # number of overall hits
system.cpu.icache.overall_hits::total          396254                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        35422                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35422                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        35422                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35422                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        35422                       # number of overall misses
system.cpu.icache.overall_misses::total         35422                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    485768499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    485768499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    485768499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    485768499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    485768499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    485768499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       431676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       431676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       431676                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       431676                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       431676                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       431676                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082057                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082057                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082057                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082057                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082057                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13713.751313                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13713.751313                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13713.751313                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13713.751313                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13713.751313                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13713.751313                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          396                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.314286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          503                       # number of writebacks
system.cpu.icache.writebacks::total               503                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3811                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3811                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3811                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3811                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3811                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3811                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        31611                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31611                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        31611                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31611                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        31611                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31611                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    420954999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    420954999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    420954999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    420954999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    420954999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    420954999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073229                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13316.725159                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13316.725159                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13316.725159                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13316.725159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13316.725159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13316.725159                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  353                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 353                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 123                       # Transaction distribution
system.iobus.trans_dist::WriteResp                123                       # Transaction distribution
system.iobus.trans_dist::MessageReq               119                       # Transaction distribution
system.iobus.trans_dist::MessageResp              119                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               119000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              299500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              414500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               59500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         132037                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          787                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            19583                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        18944                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          639                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                32481                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               60612                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 131                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                131                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28502                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38311                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               899                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              899                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13591                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13591                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          51997                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        94708                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       112960                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  207668                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2049792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3990564                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6040356                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             41738                       # Total snoops (count)
system.l2bus.snoopTraffic                      114152                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             100362                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.209362                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.422215                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    79989     79.70%     79.70% # Request fanout histogram
system.l2bus.snoop_fanout::1                    19734     19.66%     99.36% # Request fanout histogram
system.l2bus.snoop_fanout::2                      639      0.64%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               100362                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             94163000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.1                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            8261000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            47449933                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            51844481                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1263                       # number of replacements
system.l2cache.tags.tagsinuse            32131.069433                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3143975                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33426                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                94.057769                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9257.334551                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22863.734882                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.282511                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.697746                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980562                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32163                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7430                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24343                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981537                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1056305                       # Number of tag accesses
system.l2cache.tags.data_accesses             1056305                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        27837                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        27837                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           49                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              49                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12812                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12812                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31031                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20133                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51164                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31031                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            32945                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               63976                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31031                       # number of overall hits
system.l2cache.overall_hits::cpu.data           32945                       # number of overall hits
system.l2cache.overall_hits::total              63976                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          850                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           850                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          779                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            779                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          494                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          253                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          747                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            494                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1032                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1526                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           494                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1032                       # number of overall misses
system.l2cache.overall_misses::total             1526                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     20884000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20884000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     53745000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     53745000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     46913500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     28194000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     75107500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     46913500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     81939000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    128852500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     46913500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     81939000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    128852500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        27837                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        27837                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          899                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          899                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13591                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13591                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        31525                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20386                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        51911                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        31525                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        33977                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           65502                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        31525                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        33977                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          65502                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.945495                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.945495                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.057317                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.057317                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.015670                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.012410                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014390                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.015670                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.030373                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.023297                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.015670                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.030373                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.023297                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24569.411765                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24569.411765                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 68992.297818                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68992.297818                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 94966.599190                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 111438.735178                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 100545.515395                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 94966.599190                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 79398.255814                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84438.073394                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 94966.599190                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 79398.255814                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84438.073394                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             665                       # number of writebacks
system.l2cache.writebacks::total                  665                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          850                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          850                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          779                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          779                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          494                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          253                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          747                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          494                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1032                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1526                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          494                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1032                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1526                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12383999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12383999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     45955000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     45955000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     41973500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     25664000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     67637500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     41973500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     71619000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    113592500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     41973500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     71619000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    113592500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.945495                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.945495                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.057317                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.057317                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.015670                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.012410                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014390                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.015670                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.030373                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.023297                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.015670                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.030373                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.023297                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14569.410588                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14569.410588                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58992.297818                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58992.297818                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 84966.599190                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 101438.735178                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90545.515395                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 84966.599190                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 69398.255814                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74438.073394                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 84966.599190                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 69398.255814                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74438.073394                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159360.537190                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159360.537190                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         35767                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               35439                       # Transaction distribution
system.membus.trans_dist::ReadResp              36186                       # Transaction distribution
system.membus.trans_dist::WriteReq                131                       # Transaction distribution
system.membus.trans_dist::WriteResp               131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          665                       # Transaction distribution
system.membus.trans_dist::CleanEvict              598                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              975                       # Transaction distribution
system.membus.trans_dist::ReadExReq               654                       # Transaction distribution
system.membus.trans_dist::ReadExResp              654                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           747                       # Transaction distribution
system.membus.trans_dist::MessageReq              119                       # Transaction distribution
system.membus.trans_dist::MessageResp             119                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         5040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         6008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        30632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        30632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  44337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       132224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       132732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        23576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        23576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  157248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            32081                       # Total snoops (count)
system.membus.snoopTraffic                     256648                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38065                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.844030                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.362832                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5937     15.60%     15.60% # Request fanout histogram
system.membus.snoop_fanout::1                   32128     84.40%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38065                       # Request fanout histogram
system.membus.reqLayer0.occupancy              299500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20693498                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              59500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4177750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            7559200                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           28342141                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4807843318500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
