uvmf:
  interfaces:
    "wb_s":
      clock: "clock"
      reset: "reset"
      reset_assertion_level: 'True'
      existing_library_component: 'True'
      parameters:
        - name: "WB_ADDR_WIDTH"
          type: int
          value: '32'
        - name: "WB_DATA_WIDTH"
          type: int
          value: '16'
      ports:
      - dir: "input"
        name: "din"
        reset_value: '''b0'
        width: "WB_DATA_WIDTH"
      - dir: "output"
        name: "dout"
        reset_value: '''b0'
        width: "WB_DATA_WIDTH"
      - dir: "input"
        name: "TGD_I"
        width: "WB_DATA_WIDTH"
      - dir: "output"
        name: "TGD_O"
        width: "WB_DATA_WIDTH"
      - dir: "output"
        name: "ack"
        reset_value: '''b0'
        width: '1'
      - dir: "input"
        name: "adr"
        reset_value: '''b0'
        width: "WB_ADDR_WIDTH"
      - dir: "input"
        name: "cyc"
        reset_value: '0'
        width: '1'
      - dir: "output"
        name: "err"
        reset_value: '''b0'
        width: '1'
      - dir: "input"
        name: "we"
        reset_value: '0'
        width: '1'
      - dir: "input"
        name: "stb"
        reset_value: '0'
        width: '1'
      - dir: "input"
        name: "sel"
        reset_value: '''b0'
        width: "WB_DATA_WIDTH/8"
      transaction_vars:
      - iscompare: 'True'
        isrand: 'True'
        name: "data"
        type: "bit [WB_DATA_WIDTH-1:0]"
