// Seed: 2045773399
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  tri   id_3
);
  assign id_0 = id_1;
  wire id_5, id_6;
  module_2 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  assign id_2 = 1'h0;
  wire id_7;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1
);
  wire id_3;
  assign id_0 = id_3;
  wire id_4, id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1 & 1;
  assign id_2 = 1 == 1;
endmodule
