--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml svec_top_fmc_tdc.twx svec_top_fmc_tdc.ncd -o
svec_top_fmc_tdc.twr svec_top_fmc_tdc.pcf

Design file:              svec_top_fmc_tdc.ncd
Physical constraint file: svec_top_fmc_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_20m_vcxo_i
------------------+------------+------------+------------+------------+---------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                     | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)    | Phase  |
------------------+------------+------------+------------+------------+---------------------+--------+
VME_ADDR_b<1>     |    0.688(R)|      FAST  |    5.163(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<2>     |    0.656(R)|      FAST  |    5.100(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<3>     |    0.587(R)|      FAST  |    5.115(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<4>     |    1.024(R)|      FAST  |    5.117(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<5>     |    0.860(R)|      FAST  |    5.057(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<6>     |    1.154(R)|      FAST  |    5.102(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<7>     |    0.489(R)|      FAST  |    5.115(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<8>     |    0.510(R)|      FAST  |    5.162(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<9>     |    0.714(R)|      FAST  |    5.055(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<10>    |    0.362(R)|      FAST  |    5.160(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<11>    |    0.403(R)|      FAST  |    5.160(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<12>    |    0.618(R)|      FAST  |    5.099(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<13>    |    0.995(R)|      FAST  |    5.054(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<14>    |   -0.571(R)|      FAST  |    5.055(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<15>    |   -0.658(R)|      FAST  |    5.161(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<16>    |   -0.247(R)|      FAST  |    5.116(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<17>    |   -0.023(R)|      FAST  |    5.099(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<18>    |   -0.379(R)|      FAST  |    5.054(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<19>    |   -0.207(R)|      FAST  |    5.302(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<20>    |   -0.029(R)|      FAST  |    5.301(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<21>    |   -0.365(R)|      FAST  |    5.100(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<22>    |   -0.264(R)|      FAST  |    5.241(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<23>    |   -0.200(R)|      FAST  |    5.347(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<24>    |   -0.297(R)|      FAST  |    5.346(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<25>    |    1.028(R)|      FAST  |    5.165(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<26>    |    0.762(R)|      FAST  |    5.105(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<27>    |    0.917(R)|      FAST  |    5.060(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<28>    |    0.832(R)|      FAST  |    5.104(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<29>    |    0.997(R)|      FAST  |    5.103(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<30>    |    0.930(R)|      FAST  |    5.059(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_ADDR_b<31>    |    0.546(R)|      FAST  |    5.164(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_AM_i<0>       |    2.692(R)|      SLOW  |    5.346(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_AM_i<1>       |    2.246(R)|      SLOW  |    5.348(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_AM_i<2>       |    2.001(R)|      FAST  |    5.303(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_AM_i<3>       |    2.358(R)|      SLOW  |    5.288(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_AM_i<4>       |    1.553(R)|      FAST  |    5.243(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_AM_i<5>       |    2.549(R)|      SLOW  |    5.301(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_AS_n_i        |    0.331(R)|      FAST  |    1.599(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<0>     |    1.219(R)|      FAST  |    5.059(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<1>     |    0.788(R)|      FAST  |    5.118(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<2>     |    1.284(R)|      FAST  |    5.164(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<3>     |    1.312(R)|      FAST  |    5.119(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<4>     |    1.333(R)|      FAST  |    5.104(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<5>     |    1.666(R)|      FAST  |    5.119(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<6>     |    1.229(R)|      FAST  |    5.057(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<7>     |    1.026(R)|      FAST  |    5.058(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<8>     |    1.261(R)|      FAST  |    5.163(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<9>     |    1.437(R)|      FAST  |    5.118(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<10>    |    1.219(R)|      FAST  |    5.103(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<11>    |    1.206(R)|      FAST  |    5.163(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<12>    |    1.847(R)|      SLOW  |    5.058(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<13>    |    1.670(R)|      FAST  |    5.118(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<14>    |    4.013(R)|      SLOW  |    5.246(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<15>    |    4.241(R)|      SLOW  |    5.305(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<16>    |    2.500(R)|      SLOW  |    5.350(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<17>    |    3.854(R)|      SLOW  |    5.350(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<18>    |    3.316(R)|      SLOW  |    5.244(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<19>    |    3.629(R)|      SLOW  |    5.351(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<20>    |    3.904(R)|      SLOW  |    5.305(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<21>    |    4.207(R)|      SLOW  |    5.350(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<22>    |    3.993(R)|      SLOW  |    5.246(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<23>    |    3.489(R)|      SLOW  |    5.293(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<24>    |    4.336(R)|      SLOW  |    5.248(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<25>    |    3.935(R)|      SLOW  |    5.351(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<26>    |    3.965(R)|      SLOW  |    5.305(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<27>    |    3.626(R)|      SLOW  |    5.306(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<28>    |    3.379(R)|      SLOW  |    5.353(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<29>    |    4.101(R)|      SLOW  |    5.308(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<30>    |    3.042(R)|      SLOW  |    5.306(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DATA_b<31>    |    5.026(R)|      SLOW  |    5.307(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DS_n_i<0>     |   -0.954(R)|      FAST  |    3.295(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_DS_n_i<1>     |   -0.880(R)|      FAST  |    3.192(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_GA_i<0>       |    2.444(R)|      SLOW  |   -1.115(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_GA_i<1>       |    2.974(R)|      SLOW  |   -1.627(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_GA_i<2>       |    2.050(R)|      SLOW  |   -0.748(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_GA_i<3>       |    2.637(R)|      SLOW  |   -1.314(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_GA_i<4>       |   -0.215(R)|      FAST  |    2.375(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_GA_i<5>       |   -0.394(R)|      FAST  |    2.439(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_IACKIN_n_i    |    2.745(R)|      SLOW  |   -1.434(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_IACK_n_i      |    0.132(R)|      FAST  |    1.936(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_LWORD_n_b     |    0.849(R)|      FAST  |    5.025(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_RST_n_i       |    3.746(R)|      SLOW  |    0.254(R)|      SLOW  |clk_62m5_sys         |   0.000|
VME_WRITE_n_i     |    0.018(R)|      FAST  |    2.117(R)|      SLOW  |clk_62m5_sys         |   0.000|
carrier_one_wire_b|    2.180(R)|      SLOW  |   -0.885(R)|      SLOW  |clk_62m5_sys         |   0.000|
pcb_ver_i<0>      |    0.551(R)|      FAST  |    1.352(R)|      SLOW  |clk_62m5_sys         |   0.000|
pcb_ver_i<1>      |    0.291(R)|      FAST  |    1.644(R)|      SLOW  |clk_62m5_sys         |   0.000|
pcb_ver_i<2>      |    0.464(R)|      FAST  |    1.460(R)|      SLOW  |clk_62m5_sys         |   0.000|
pcb_ver_i<3>      |    0.416(R)|      FAST  |    1.486(R)|      SLOW  |clk_62m5_sys         |   0.000|
por_n_i           |    1.821(R)|      SLOW  |    0.670(R)|      SLOW  |clk_62m5_sys         |   0.000|
tdc1_ef1_i        |    0.056(R)|      FAST  |    3.101(R)|      SLOW  |clk_62m5_sys         |   0.000|
tdc1_ef2_i        |    0.048(R)|      FAST  |    3.345(R)|      SLOW  |clk_62m5_sys         |   0.000|
tdc1_pll_status_i |   -0.651(R)|      FAST  |    2.198(R)|      SLOW  |clk_20m_vcxo_buf_BUFG|   0.000|
                  |    2.654(R)|      SLOW  |    0.442(R)|      SLOW  |clk_62m5_sys         |   0.000|
tdc2_ef1_i        |    0.116(R)|      FAST  |    3.097(R)|      SLOW  |clk_62m5_sys         |   0.000|
tdc2_ef2_i        |    0.121(R)|      FAST  |    3.292(R)|      SLOW  |clk_62m5_sys         |   0.000|
tdc2_pll_status_i |   -0.565(R)|      FAST  |    2.072(R)|      SLOW  |clk_20m_vcxo_buf_BUFG|   0.000|
                  |    0.235(R)|      FAST  |    3.029(R)|      SLOW  |clk_62m5_sys         |   0.000|
------------------+------------+------------+------------+------------+---------------------+--------+

Setup/Hold to clock tdc1_125m_clk_n_i
--------------------+------------+------------+------------+------------+------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------------+------------+------------+------------+------------+------------------+--------+
tdc1_acam_refclk_n_i|   -0.725(R)|      FAST  |    2.316(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_acam_refclk_p_i|   -0.725(R)|      FAST  |    2.317(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<0> |    2.946(R)|      SLOW  |    2.248(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<1> |    6.169(R)|      SLOW  |    2.257(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<2> |    4.557(R)|      SLOW  |    2.320(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<3> |    3.385(R)|      SLOW  |    2.260(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<4> |    4.396(R)|      SLOW  |    2.311(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<5> |    3.761(R)|      SLOW  |    2.252(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<6> |    3.888(R)|      SLOW  |    2.255(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<7> |    4.172(R)|      SLOW  |    2.253(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<8> |    3.288(R)|      SLOW  |    2.313(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<9> |    4.428(R)|      SLOW  |    2.248(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<10>|    4.572(R)|      SLOW  |    2.311(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<11>|    4.005(R)|      SLOW  |    2.250(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<12>|    3.657(R)|      SLOW  |    2.316(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<13>|    4.810(R)|      SLOW  |    2.315(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<14>|    3.244(R)|      SLOW  |    2.305(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<15>|    2.641(R)|      SLOW  |    2.300(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<16>|    3.277(R)|      SLOW  |    2.363(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<17>|    3.059(R)|      SLOW  |    2.302(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<18>|    2.965(R)|      SLOW  |    2.365(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<19>|    3.976(R)|      SLOW  |    2.318(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<20>|    4.832(R)|      SLOW  |    2.308(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<21>|    3.483(R)|      SLOW  |    2.368(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<22>|    3.823(R)|      SLOW  |    2.371(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<23>|    3.664(R)|      SLOW  |    2.310(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<24>|    2.874(R)|      SLOW  |    2.373(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<25>|    3.646(R)|      SLOW  |    2.312(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<26>|    2.924(R)|      SLOW  |    2.311(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<27>|    2.912(R)|      SLOW  |    2.375(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_ef1_i          |   -0.646(R)|      FAST  |    2.183(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_ef2_i          |   -0.648(R)|      FAST  |    2.185(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_err_flag_i     |   -0.727(R)|      FAST  |    2.264(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_int_flag_i     |   -0.722(R)|      FAST  |    2.259(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_one_wire_b     |    4.008(R)|      SLOW  |   -2.354(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_scl_b          |    1.352(R)|      SLOW  |   -0.581(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_sda_b          |    1.282(R)|      SLOW  |   -0.519(R)|      SLOW  |tdc1_clk_125m     |   0.000|
--------------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc1_125m_clk_p_i
--------------------+------------+------------+------------+------------+------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------------+------------+------------+------------+------------+------------------+--------+
tdc1_acam_refclk_n_i|   -0.725(R)|      FAST  |    2.315(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_acam_refclk_p_i|   -0.725(R)|      FAST  |    2.316(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<0> |    2.947(R)|      SLOW  |    2.247(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<1> |    6.170(R)|      SLOW  |    2.256(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<2> |    4.558(R)|      SLOW  |    2.319(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<3> |    3.386(R)|      SLOW  |    2.259(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<4> |    4.397(R)|      SLOW  |    2.310(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<5> |    3.762(R)|      SLOW  |    2.251(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<6> |    3.889(R)|      SLOW  |    2.254(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<7> |    4.173(R)|      SLOW  |    2.252(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<8> |    3.289(R)|      SLOW  |    2.312(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<9> |    4.429(R)|      SLOW  |    2.247(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<10>|    4.573(R)|      SLOW  |    2.310(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<11>|    4.006(R)|      SLOW  |    2.249(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<12>|    3.658(R)|      SLOW  |    2.315(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<13>|    4.811(R)|      SLOW  |    2.314(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<14>|    3.245(R)|      SLOW  |    2.304(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<15>|    2.642(R)|      SLOW  |    2.299(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<16>|    3.278(R)|      SLOW  |    2.362(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<17>|    3.060(R)|      SLOW  |    2.301(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<18>|    2.966(R)|      SLOW  |    2.364(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<19>|    3.977(R)|      SLOW  |    2.317(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<20>|    4.833(R)|      SLOW  |    2.307(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<21>|    3.484(R)|      SLOW  |    2.367(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<22>|    3.824(R)|      SLOW  |    2.370(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<23>|    3.665(R)|      SLOW  |    2.309(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<24>|    2.875(R)|      SLOW  |    2.372(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<25>|    3.647(R)|      SLOW  |    2.311(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<26>|    2.925(R)|      SLOW  |    2.310(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<27>|    2.913(R)|      SLOW  |    2.374(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_ef1_i          |   -0.646(R)|      FAST  |    2.182(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_ef2_i          |   -0.648(R)|      FAST  |    2.184(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_err_flag_i     |   -0.727(R)|      FAST  |    2.263(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_int_flag_i     |   -0.722(R)|      FAST  |    2.258(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_one_wire_b     |    4.009(R)|      SLOW  |   -2.354(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_scl_b          |    1.353(R)|      SLOW  |   -0.582(R)|      SLOW  |tdc1_clk_125m     |   0.000|
tdc1_sda_b          |    1.283(R)|      SLOW  |   -0.520(R)|      SLOW  |tdc1_clk_125m     |   0.000|
--------------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc2_125m_clk_n_i
--------------------+------------+------------+------------+------------+------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------------+------------+------------+------------+------------+------------------+--------+
tdc2_acam_refclk_n_i|   -0.726(R)|      FAST  |    2.317(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_acam_refclk_p_i|   -0.726(R)|      FAST  |    2.318(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<0> |    5.230(R)|      SLOW  |    2.308(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<1> |    3.755(R)|      SLOW  |    2.300(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<2> |    4.721(R)|      SLOW  |    2.371(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<3> |    3.936(R)|      SLOW  |    2.305(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<4> |    4.970(R)|      SLOW  |    2.375(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<5> |    4.021(R)|      SLOW  |    2.312(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<6> |    3.541(R)|      SLOW  |    2.324(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<7> |    4.652(R)|      SLOW  |    2.261(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<8> |    5.279(R)|      SLOW  |    2.319(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<9> |    3.709(R)|      SLOW  |    2.256(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<10>|    3.687(R)|      SLOW  |    2.312(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<11>|    4.951(R)|      SLOW  |    2.249(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<12>|    4.137(R)|      SLOW  |    2.317(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<13>|    4.122(R)|      SLOW  |    2.254(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<14>|    3.428(R)|      SLOW  |    2.320(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<15>|    3.002(R)|      SLOW  |    2.257(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<16>|    3.831(R)|      SLOW  |    2.322(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<17>|    3.729(R)|      SLOW  |    2.259(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<18>|    6.293(R)|      SLOW  |    2.324(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<19>|    6.018(R)|      SLOW  |    2.261(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<20>|    4.680(R)|      SLOW  |    2.263(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<21>|    5.739(R)|      SLOW  |    2.326(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<22>|    5.150(R)|      SLOW  |    2.178(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<23>|    6.816(R)|      SLOW  |    2.241(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<24>|    5.523(R)|      SLOW  |    2.175(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<25>|    4.725(R)|      SLOW  |    2.231(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<26>|    2.529(R)|      SLOW  |    2.168(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<27>|    2.717(R)|      SLOW  |    2.167(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_ef1_i          |   -0.679(R)|      FAST  |    2.248(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_ef2_i          |   -0.758(R)|      FAST  |    2.327(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_err_flag_i     |   -0.833(R)|      FAST  |    2.370(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_int_flag_i     |   -0.636(R)|      FAST  |    2.173(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_one_wire_b     |    8.511(R)|      SLOW  |   -5.189(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_scl_b          |    2.043(R)|      SLOW  |   -1.116(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_sda_b          |    2.018(R)|      SLOW  |   -1.078(R)|      FAST  |tdc2_clk_125m     |   0.000|
--------------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc2_125m_clk_p_i
--------------------+------------+------------+------------+------------+------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------------+------------+------------+------------+------------+------------------+--------+
tdc2_acam_refclk_n_i|   -0.726(R)|      FAST  |    2.316(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_acam_refclk_p_i|   -0.726(R)|      FAST  |    2.317(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<0> |    5.231(R)|      SLOW  |    2.307(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<1> |    3.756(R)|      SLOW  |    2.299(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<2> |    4.722(R)|      SLOW  |    2.370(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<3> |    3.937(R)|      SLOW  |    2.304(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<4> |    4.971(R)|      SLOW  |    2.374(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<5> |    4.022(R)|      SLOW  |    2.311(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<6> |    3.542(R)|      SLOW  |    2.323(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<7> |    4.653(R)|      SLOW  |    2.260(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<8> |    5.280(R)|      SLOW  |    2.318(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<9> |    3.710(R)|      SLOW  |    2.255(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<10>|    3.688(R)|      SLOW  |    2.311(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<11>|    4.952(R)|      SLOW  |    2.248(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<12>|    4.138(R)|      SLOW  |    2.316(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<13>|    4.123(R)|      SLOW  |    2.253(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<14>|    3.429(R)|      SLOW  |    2.319(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<15>|    3.003(R)|      SLOW  |    2.256(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<16>|    3.832(R)|      SLOW  |    2.321(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<17>|    3.730(R)|      SLOW  |    2.258(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<18>|    6.294(R)|      SLOW  |    2.323(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<19>|    6.019(R)|      SLOW  |    2.260(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<20>|    4.681(R)|      SLOW  |    2.262(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<21>|    5.740(R)|      SLOW  |    2.325(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<22>|    5.151(R)|      SLOW  |    2.177(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<23>|    6.817(R)|      SLOW  |    2.240(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<24>|    5.524(R)|      SLOW  |    2.174(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<25>|    4.726(R)|      SLOW  |    2.230(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<26>|    2.530(R)|      SLOW  |    2.167(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<27>|    2.718(R)|      SLOW  |    2.166(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_ef1_i          |   -0.679(R)|      FAST  |    2.247(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_ef2_i          |   -0.758(R)|      FAST  |    2.326(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_err_flag_i     |   -0.833(R)|      FAST  |    2.369(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_int_flag_i     |   -0.636(R)|      FAST  |    2.172(R)|      SLOW  |tdc2_clk_125m     |   0.000|
tdc2_one_wire_b     |    8.512(R)|      SLOW  |   -5.189(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_scl_b          |    2.044(R)|      SLOW  |   -1.116(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_sda_b          |    2.019(R)|      SLOW  |   -1.078(R)|      FAST  |tdc2_clk_125m     |   0.000|
--------------------+------------+------------+------------+------------+------------------+--------+

Clock clk_20m_vcxo_i to Pad
---------------------+-----------------+------------+-----------------+------------+---------------------+--------+
                     |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                     | Clock  |
Destination          |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)    | Phase  |
---------------------+-----------------+------------+-----------------+------------+---------------------+--------+
VME_ADDR_DIR_o       |        21.108(R)|      SLOW  |        11.721(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<1>        |        16.437(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<2>        |        15.381(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<3>        |        15.597(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<4>        |        16.023(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<5>        |        15.762(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<6>        |        16.154(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<7>        |        15.316(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<8>        |        16.023(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<9>        |        15.381(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<10>       |        15.316(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<11>       |        15.597(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<12>       |        15.019(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<13>       |        15.019(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<14>       |        17.138(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<15>       |        17.188(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<16>       |        17.021(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<17>       |        17.329(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<18>       |        17.329(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<19>       |        16.940(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<20>       |        17.718(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<21>       |        17.132(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<22>       |        17.649(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<23>       |        17.660(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<24>       |        17.718(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<25>       |        17.589(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<26>       |        17.377(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<27>       |        17.377(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<28>       |        17.125(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<29>       |        16.417(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<30>       |        17.125(R)|      SLOW  |         4.533(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_ADDR_b<31>       |        16.927(R)|      SLOW  |         4.584(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_BERR_o           |        10.170(R)|      SLOW  |         4.950(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_DIR_o       |        22.379(R)|      SLOW  |        11.375(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<0>        |        18.164(R)|      SLOW  |         7.936(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<1>        |        17.767(R)|      SLOW  |         7.625(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<2>        |        18.425(R)|      SLOW  |         7.564(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<3>        |        18.479(R)|      SLOW  |         7.926(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<4>        |        18.218(R)|      SLOW  |         7.710(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<5>        |        18.507(R)|      SLOW  |         7.983(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<6>        |        17.815(R)|      SLOW  |         7.735(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<7>        |        17.722(R)|      SLOW  |         7.636(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<8>        |        18.044(R)|      SLOW  |         7.256(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<9>        |        18.044(R)|      SLOW  |         7.242(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<10>       |        17.793(R)|      SLOW  |         7.443(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<11>       |        17.683(R)|      SLOW  |         7.303(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<12>       |        17.827(R)|      SLOW  |         7.347(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<13>       |        17.850(R)|      SLOW  |         7.616(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<14>       |        20.266(R)|      SLOW  |         9.400(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<15>       |        20.903(R)|      SLOW  |         9.268(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<16>       |        21.128(R)|      SLOW  |         9.427(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<17>       |        21.459(R)|      SLOW  |         9.309(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<18>       |        19.350(R)|      SLOW  |         9.231(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<19>       |        21.684(R)|      SLOW  |         9.395(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<20>       |        21.139(R)|      SLOW  |         9.167(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<21>       |        20.599(R)|      SLOW  |         9.268(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<22>       |        20.258(R)|      SLOW  |         9.602(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<23>       |        19.694(R)|      SLOW  |         9.785(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<24>       |        19.694(R)|      SLOW  |         9.785(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<25>       |        21.274(R)|      SLOW  |         9.317(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<26>       |        20.884(R)|      SLOW  |         9.427(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<27>       |        19.869(R)|      SLOW  |         9.302(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<28>       |        19.555(R)|      SLOW  |         9.576(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<29>       |        19.442(R)|      SLOW  |         9.597(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<30>       |        21.464(R)|      SLOW  |         9.317(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DATA_b<31>       |        21.526(R)|      SLOW  |         9.593(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DTACK_OE_o       |        20.506(R)|      SLOW  |        10.966(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_DTACK_n_o        |        21.765(R)|      SLOW  |        11.050(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_IACKOUT_n_o      |        21.455(R)|      SLOW  |        12.200(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_IRQ_n_o<0>       |        12.305(R)|      SLOW  |         6.474(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_IRQ_n_o<1>       |        12.450(R)|      SLOW  |         6.570(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_IRQ_n_o<2>       |        12.520(R)|      SLOW  |         6.581(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_IRQ_n_o<3>       |        12.604(R)|      SLOW  |         6.594(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_IRQ_n_o<4>       |        12.648(R)|      SLOW  |         6.618(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_IRQ_n_o<5>       |        12.560(R)|      SLOW  |         6.616(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_IRQ_n_o<6>       |        17.492(R)|      SLOW  |         9.712(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_LWORD_n_b        |        14.812(R)|      SLOW  |         4.455(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_RETRY_OE_o       |        10.174(R)|      SLOW  |         4.954(R)|      FAST  |clk_62m5_sys         |   0.000|
VME_RETRY_n_o        |        10.172(R)|      SLOW  |         4.952(R)|      FAST  |clk_62m5_sys         |   0.000|
carrier_one_wire_b   |        15.555(R)|      SLOW  |         8.290(R)|      FAST  |clk_62m5_sys         |   0.000|
fp_led_column_o<0>   |        18.506(R)|      SLOW  |         9.482(R)|      FAST  |clk_62m5_sys         |   0.000|
fp_led_column_o<1>   |        19.567(R)|      SLOW  |        10.051(R)|      FAST  |clk_62m5_sys         |   0.000|
fp_led_column_o<2>   |        18.706(R)|      SLOW  |         9.912(R)|      FAST  |clk_62m5_sys         |   0.000|
fp_led_column_o<3>   |        24.503(R)|      SLOW  |         9.946(R)|      FAST  |clk_62m5_sys         |   0.000|
fp_led_line_o<0>     |        18.682(R)|      SLOW  |         9.818(R)|      FAST  |clk_62m5_sys         |   0.000|
fp_led_line_o<1>     |        19.016(R)|      SLOW  |        10.076(R)|      FAST  |clk_62m5_sys         |   0.000|
fp_led_line_oen_o<0> |        14.476(R)|      SLOW  |         7.788(R)|      FAST  |clk_62m5_sys         |   0.000|
fp_led_line_oen_o<1> |        14.008(R)|      SLOW  |         7.552(R)|      FAST  |clk_62m5_sys         |   0.000|
tdc1_pll_cs_n_o      |         7.208(R)|      SLOW  |         3.555(R)|      FAST  |clk_20m_vcxo_buf_BUFG|   0.000|
tdc1_pll_dac_sync_n_o|         7.207(R)|      SLOW  |         3.554(R)|      FAST  |clk_20m_vcxo_buf_BUFG|   0.000|
tdc1_pll_sclk_o      |         9.752(R)|      SLOW  |         5.298(R)|      FAST  |clk_20m_vcxo_buf_BUFG|   0.000|
tdc1_pll_sdi_o       |         7.211(R)|      SLOW  |         3.558(R)|      FAST  |clk_20m_vcxo_buf_BUFG|   0.000|
tdc2_pll_cs_n_o      |         7.208(R)|      SLOW  |         3.555(R)|      FAST  |clk_20m_vcxo_buf_BUFG|   0.000|
tdc2_pll_dac_sync_n_o|         7.208(R)|      SLOW  |         3.555(R)|      FAST  |clk_20m_vcxo_buf_BUFG|   0.000|
tdc2_pll_sclk_o      |        10.228(R)|      SLOW  |         5.752(R)|      FAST  |clk_20m_vcxo_buf_BUFG|   0.000|
tdc2_pll_sdi_o       |         7.213(R)|      SLOW  |         3.560(R)|      FAST  |clk_20m_vcxo_buf_BUFG|   0.000|
---------------------+-----------------+------------+-----------------+------------+---------------------+--------+

Clock tdc1_125m_clk_n_i to Pad
----------------------+-----------------+------------+-----------------+------------+------------------+--------+
                      |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination           |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------------+-----------------+------------+-----------------+------------+------------------+--------+
tdc1_address_o<0>     |        17.383(R)|      SLOW  |         9.537(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_address_o<1>     |        17.575(R)|      SLOW  |         9.605(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_address_o<2>     |        16.386(R)|      SLOW  |         8.931(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_address_o<3>     |        17.300(R)|      SLOW  |         9.722(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_cs_n_o           |         7.537(R)|      SLOW  |         3.854(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<0>   |        18.112(R)|      SLOW  |         6.589(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<1>   |        18.372(R)|      SLOW  |         6.787(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<2>   |        19.077(R)|      SLOW  |         6.898(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<3>   |        18.396(R)|      SLOW  |         7.035(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<4>   |        18.385(R)|      SLOW  |         6.996(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<5>   |        18.857(R)|      SLOW  |         7.148(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<6>   |        18.023(R)|      SLOW  |         6.494(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<7>   |        19.265(R)|      SLOW  |         6.690(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<8>   |        17.282(R)|      SLOW  |         6.552(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<9>   |        18.481(R)|      SLOW  |         7.040(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<10>  |        18.774(R)|      SLOW  |         7.026(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<11>  |        18.801(R)|      SLOW  |         7.154(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<12>  |        18.193(R)|      SLOW  |         7.023(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<13>  |        18.676(R)|      SLOW  |         6.748(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<14>  |        17.477(R)|      SLOW  |         6.407(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<15>  |        16.883(R)|      SLOW  |         6.206(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<16>  |        16.978(R)|      SLOW  |         6.627(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<17>  |        17.060(R)|      SLOW  |         6.507(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<18>  |        17.161(R)|      SLOW  |         6.507(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<19>  |        18.121(R)|      SLOW  |         6.962(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<20>  |        17.078(R)|      SLOW  |         6.390(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<21>  |        15.494(R)|      SLOW  |         6.370(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<22>  |        17.267(R)|      SLOW  |         6.310(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<23>  |        17.022(R)|      SLOW  |         6.273(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<24>  |        16.114(R)|      SLOW  |         6.273(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<25>  |        16.825(R)|      SLOW  |         6.135(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<26>  |        16.571(R)|      SLOW  |         6.014(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<27>  |        16.913(R)|      SLOW  |         6.254(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_enable_inputs_o  |         7.400(R)|      SLOW  |         3.717(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_led_status_o     |        13.304(R)|      SLOW  |         7.584(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_led_trig1_o      |         7.587(R)|      SLOW  |         3.904(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_led_trig2_o      |         7.587(R)|      SLOW  |         3.904(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_led_trig3_o      |         7.358(R)|      SLOW  |         3.675(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_led_trig4_o      |         7.408(R)|      SLOW  |         3.725(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_led_trig5_o      |         7.407(R)|      SLOW  |         3.724(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_one_wire_b       |        12.020(R)|      SLOW  |         6.693(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_rd_n_o           |         7.401(R)|      SLOW  |         3.718(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_scl_b            |        10.638(R)|      SLOW  |         5.863(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_sda_b            |        10.650(R)|      SLOW  |         5.891(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_start_from_fpga_o|         7.404(R)|      SLOW  |         3.721(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_term_en_1_o      |         7.407(R)|      SLOW  |         3.724(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_term_en_2_o      |         7.354(R)|      SLOW  |         3.671(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_term_en_3_o      |         7.354(R)|      SLOW  |         3.671(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_term_en_4_o      |         7.408(R)|      SLOW  |         3.725(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_term_en_5_o      |         7.406(R)|      SLOW  |         3.723(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_wr_n_o           |         7.587(R)|      SLOW  |         3.904(R)|      FAST  |tdc1_clk_125m     |   0.000|
----------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc1_125m_clk_p_i to Pad
----------------------+-----------------+------------+-----------------+------------+------------------+--------+
                      |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination           |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------------+-----------------+------------+-----------------+------------+------------------+--------+
tdc1_address_o<0>     |        17.382(R)|      SLOW  |         9.537(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_address_o<1>     |        17.574(R)|      SLOW  |         9.605(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_address_o<2>     |        16.385(R)|      SLOW  |         8.931(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_address_o<3>     |        17.299(R)|      SLOW  |         9.722(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_cs_n_o           |         7.536(R)|      SLOW  |         3.854(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<0>   |        18.111(R)|      SLOW  |         6.589(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<1>   |        18.371(R)|      SLOW  |         6.787(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<2>   |        19.076(R)|      SLOW  |         6.898(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<3>   |        18.395(R)|      SLOW  |         7.035(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<4>   |        18.384(R)|      SLOW  |         6.996(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<5>   |        18.856(R)|      SLOW  |         7.148(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<6>   |        18.022(R)|      SLOW  |         6.494(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<7>   |        19.264(R)|      SLOW  |         6.690(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<8>   |        17.281(R)|      SLOW  |         6.552(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<9>   |        18.480(R)|      SLOW  |         7.040(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<10>  |        18.773(R)|      SLOW  |         7.026(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<11>  |        18.800(R)|      SLOW  |         7.154(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<12>  |        18.192(R)|      SLOW  |         7.023(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<13>  |        18.675(R)|      SLOW  |         6.748(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<14>  |        17.476(R)|      SLOW  |         6.407(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<15>  |        16.882(R)|      SLOW  |         6.206(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<16>  |        16.977(R)|      SLOW  |         6.627(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<17>  |        17.059(R)|      SLOW  |         6.507(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<18>  |        17.160(R)|      SLOW  |         6.507(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<19>  |        18.120(R)|      SLOW  |         6.962(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<20>  |        17.077(R)|      SLOW  |         6.390(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<21>  |        15.493(R)|      SLOW  |         6.370(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<22>  |        17.266(R)|      SLOW  |         6.310(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<23>  |        17.021(R)|      SLOW  |         6.273(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<24>  |        16.113(R)|      SLOW  |         6.273(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<25>  |        16.824(R)|      SLOW  |         6.135(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<26>  |        16.570(R)|      SLOW  |         6.014(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_data_bus_io<27>  |        16.912(R)|      SLOW  |         6.254(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_enable_inputs_o  |         7.399(R)|      SLOW  |         3.717(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_led_status_o     |        13.303(R)|      SLOW  |         7.584(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_led_trig1_o      |         7.586(R)|      SLOW  |         3.904(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_led_trig2_o      |         7.586(R)|      SLOW  |         3.904(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_led_trig3_o      |         7.357(R)|      SLOW  |         3.675(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_led_trig4_o      |         7.407(R)|      SLOW  |         3.725(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_led_trig5_o      |         7.406(R)|      SLOW  |         3.724(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_one_wire_b       |        12.019(R)|      SLOW  |         6.693(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_rd_n_o           |         7.400(R)|      SLOW  |         3.718(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_scl_b            |        10.637(R)|      SLOW  |         5.863(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_sda_b            |        10.649(R)|      SLOW  |         5.891(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_start_from_fpga_o|         7.403(R)|      SLOW  |         3.721(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_term_en_1_o      |         7.406(R)|      SLOW  |         3.724(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_term_en_2_o      |         7.353(R)|      SLOW  |         3.671(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_term_en_3_o      |         7.353(R)|      SLOW  |         3.671(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_term_en_4_o      |         7.407(R)|      SLOW  |         3.725(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_term_en_5_o      |         7.405(R)|      SLOW  |         3.723(R)|      FAST  |tdc1_clk_125m     |   0.000|
tdc1_wr_n_o           |         7.586(R)|      SLOW  |         3.904(R)|      FAST  |tdc1_clk_125m     |   0.000|
----------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc2_125m_clk_n_i to Pad
----------------------+-----------------+------------+-----------------+------------+------------------+--------+
                      |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination           |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------------+-----------------+------------+-----------------+------------+------------------+--------+
tdc2_address_o<0>     |        20.217(R)|      SLOW  |        11.025(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_address_o<1>     |        19.860(R)|      SLOW  |        11.211(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_address_o<2>     |        19.244(R)|      SLOW  |        10.711(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_address_o<3>     |        19.027(R)|      SLOW  |        10.748(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_cs_n_o           |         7.538(R)|      SLOW  |         3.855(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<0>   |        15.297(R)|      SLOW  |         6.067(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<1>   |        15.610(R)|      SLOW  |         6.035(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<2>   |        15.078(R)|      SLOW  |         6.154(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<3>   |        15.563(R)|      SLOW  |         6.236(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<4>   |        14.575(R)|      SLOW  |         6.048(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<5>   |        14.777(R)|      SLOW  |         6.011(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<6>   |        14.382(R)|      SLOW  |         5.853(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<7>   |        14.580(R)|      SLOW  |         6.107(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<8>   |        14.680(R)|      SLOW  |         5.890(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<9>   |        14.877(R)|      SLOW  |         6.062(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<10>  |        15.019(R)|      SLOW  |         5.751(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<11>  |        14.343(R)|      SLOW  |         5.967(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<12>  |        14.329(R)|      SLOW  |         5.621(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<13>  |        14.275(R)|      SLOW  |         5.655(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<14>  |        14.102(R)|      SLOW  |         5.468(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<15>  |        14.450(R)|      SLOW  |         5.518(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<16>  |        15.795(R)|      SLOW  |         5.448(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<17>  |        14.783(R)|      SLOW  |         5.630(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<18>  |        14.963(R)|      SLOW  |         5.693(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<19>  |        15.405(R)|      SLOW  |         5.693(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<20>  |        13.829(R)|      SLOW  |         5.456(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<21>  |        14.527(R)|      SLOW  |         5.192(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<22>  |        14.611(R)|      SLOW  |         5.321(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<23>  |        14.507(R)|      SLOW  |         5.395(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<24>  |        15.161(R)|      SLOW  |         5.782(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<25>  |        14.962(R)|      SLOW  |         5.920(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<26>  |        15.167(R)|      SLOW  |         5.845(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<27>  |        15.085(R)|      SLOW  |         5.114(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_enable_inputs_o  |         7.406(R)|      SLOW  |         3.723(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_led_status_o     |         9.133(R)|      SLOW  |         5.039(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_led_trig1_o      |         7.406(R)|      SLOW  |         3.723(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_led_trig2_o      |         7.355(R)|      SLOW  |         3.672(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_led_trig3_o      |         7.357(R)|      SLOW  |         3.674(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_led_trig4_o      |         7.405(R)|      SLOW  |         3.722(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_led_trig5_o      |         7.356(R)|      SLOW  |         3.673(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_one_wire_b       |        17.389(R)|      SLOW  |        10.176(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_rd_n_o           |         7.589(R)|      SLOW  |         3.906(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_scl_b            |        14.557(R)|      SLOW  |         8.312(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_sda_b            |        14.393(R)|      SLOW  |         8.200(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_start_from_fpga_o|         7.351(R)|      SLOW  |         3.668(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_term_en_1_o      |         7.406(R)|      SLOW  |         3.723(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_term_en_2_o      |         7.354(R)|      SLOW  |         3.671(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_term_en_3_o      |         7.355(R)|      SLOW  |         3.672(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_term_en_4_o      |         7.405(R)|      SLOW  |         3.722(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_term_en_5_o      |         7.405(R)|      SLOW  |         3.722(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_wr_n_o           |         7.402(R)|      SLOW  |         3.719(R)|      FAST  |tdc2_clk_125m     |   0.000|
----------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc2_125m_clk_p_i to Pad
----------------------+-----------------+------------+-----------------+------------+------------------+--------+
                      |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination           |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------------+-----------------+------------+-----------------+------------+------------------+--------+
tdc2_address_o<0>     |        20.216(R)|      SLOW  |        11.025(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_address_o<1>     |        19.859(R)|      SLOW  |        11.211(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_address_o<2>     |        19.243(R)|      SLOW  |        10.711(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_address_o<3>     |        19.026(R)|      SLOW  |        10.748(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_cs_n_o           |         7.537(R)|      SLOW  |         3.855(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<0>   |        15.296(R)|      SLOW  |         6.067(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<1>   |        15.609(R)|      SLOW  |         6.035(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<2>   |        15.077(R)|      SLOW  |         6.154(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<3>   |        15.562(R)|      SLOW  |         6.236(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<4>   |        14.574(R)|      SLOW  |         6.048(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<5>   |        14.776(R)|      SLOW  |         6.011(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<6>   |        14.381(R)|      SLOW  |         5.853(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<7>   |        14.579(R)|      SLOW  |         6.107(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<8>   |        14.679(R)|      SLOW  |         5.890(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<9>   |        14.876(R)|      SLOW  |         6.062(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<10>  |        15.018(R)|      SLOW  |         5.751(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<11>  |        14.342(R)|      SLOW  |         5.967(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<12>  |        14.328(R)|      SLOW  |         5.621(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<13>  |        14.274(R)|      SLOW  |         5.655(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<14>  |        14.101(R)|      SLOW  |         5.468(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<15>  |        14.449(R)|      SLOW  |         5.518(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<16>  |        15.794(R)|      SLOW  |         5.448(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<17>  |        14.782(R)|      SLOW  |         5.630(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<18>  |        14.962(R)|      SLOW  |         5.693(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<19>  |        15.404(R)|      SLOW  |         5.693(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<20>  |        13.828(R)|      SLOW  |         5.456(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<21>  |        14.526(R)|      SLOW  |         5.192(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<22>  |        14.610(R)|      SLOW  |         5.321(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<23>  |        14.506(R)|      SLOW  |         5.395(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<24>  |        15.160(R)|      SLOW  |         5.782(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<25>  |        14.961(R)|      SLOW  |         5.920(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<26>  |        15.166(R)|      SLOW  |         5.845(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_data_bus_io<27>  |        15.084(R)|      SLOW  |         5.114(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_enable_inputs_o  |         7.405(R)|      SLOW  |         3.723(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_led_status_o     |         9.132(R)|      SLOW  |         5.039(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_led_trig1_o      |         7.405(R)|      SLOW  |         3.723(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_led_trig2_o      |         7.354(R)|      SLOW  |         3.672(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_led_trig3_o      |         7.356(R)|      SLOW  |         3.674(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_led_trig4_o      |         7.404(R)|      SLOW  |         3.722(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_led_trig5_o      |         7.355(R)|      SLOW  |         3.673(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_one_wire_b       |        17.388(R)|      SLOW  |        10.176(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_rd_n_o           |         7.588(R)|      SLOW  |         3.906(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_scl_b            |        14.556(R)|      SLOW  |         8.312(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_sda_b            |        14.392(R)|      SLOW  |         8.200(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_start_from_fpga_o|         7.350(R)|      SLOW  |         3.668(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_term_en_1_o      |         7.405(R)|      SLOW  |         3.723(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_term_en_2_o      |         7.353(R)|      SLOW  |         3.671(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_term_en_3_o      |         7.354(R)|      SLOW  |         3.672(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_term_en_4_o      |         7.404(R)|      SLOW  |         3.722(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_term_en_5_o      |         7.404(R)|      SLOW  |         3.722(R)|      FAST  |tdc2_clk_125m     |   0.000|
tdc2_wr_n_o           |         7.401(R)|      SLOW  |         3.719(R)|      FAST  |tdc2_clk_125m     |   0.000|
----------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_20m_vcxo_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |   19.531|         |         |         |
tdc1_125m_clk_n_i|    4.250|         |         |         |
tdc1_125m_clk_p_i|    4.250|         |         |         |
tdc2_125m_clk_n_i|    3.221|         |         |         |
tdc2_125m_clk_p_i|    3.221|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    5.095|         |         |         |
tdc1_125m_clk_n_i|   10.041|         |         |         |
tdc1_125m_clk_p_i|   10.041|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    5.095|         |         |         |
tdc1_125m_clk_n_i|   10.041|         |         |         |
tdc1_125m_clk_p_i|   10.041|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    4.932|         |         |         |
tdc2_125m_clk_n_i|   10.514|         |         |         |
tdc2_125m_clk_p_i|   10.514|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    4.932|         |         |         |
tdc2_125m_clk_n_i|   10.514|         |         |         |
tdc2_125m_clk_p_i|   10.514|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
-----------------+------------------+---------+
Source Pad       |Destination Pad   |  Delay  |
-----------------+------------------+---------+
tdc1_ef1_i       |fp_led_column_o<1>|   15.927|
tdc1_ef2_i       |fp_led_column_o<1>|   15.903|
tdc1_pll_status_i|fp_led_column_o<3>|   24.107|
tdc2_ef1_i       |fp_led_column_o<0>|   14.872|
tdc2_ef2_i       |fp_led_column_o<0>|   14.599|
tdc2_pll_status_i|fp_led_column_o<2>|   15.326|
-----------------+------------------+---------+


Analysis completed Fri Feb 07 18:49:46 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 368 MB



