
"C:/lscc/radiant/2023.1/tcltk/windows/bin/tclsh" "final_project_impl_1_synthesize.tcl"

synthesis -f final_project_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Fri Dec  1 12:47:26 2023


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f final_project_impl_1_lattice.synproj -gui -msgset Z:/es4/Space_Invaders/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = final_project_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/es4/Space_Invaders (searchpath added)
-path Z:/es4/Space_Invaders/impl_1 (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/es4/Space_Invaders/source/impl_1/top.vhd
VHDL library = work
VHDL design file = Z:/es4/Space_Invaders/source/impl_1/seven_seg_testing/dddd.vhd
VHDL library = work
VHDL design file = Z:/es4/Space_Invaders/source/impl_1/seven_seg_testing/sevenseg.vhd
VHDL library = work
VHDL design file = Z:/es4/Space_Invaders/source/impl_1/game_logic.vhd
VHDL library = work
VHDL design file = Z:/es4/Space_Invaders/source/impl_1/controller.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file z:/es4/space_invaders/source/impl_1/top.vhd. VHDL-1481
Analyzing VHDL file z:/es4/space_invaders/source/impl_1/top.vhd

INFO <35921012> - z:/es4/space_invaders/source/impl_1/top.vhd(5): analyzing entity top. VHDL-1012
<<<<<<< HEAD
INFO <35921010> - z:/es4/space_invaders/source/impl_1/top.vhd(14): analyzing architecture synth. VHDL-1010
ERROR <35921261> - z:/es4/space_invaders/source/impl_1/top.vhd(30): syntax error near component. VHDL-1261
child process exited abnormally
Fail to run synthesis -f final_project_impl_1_lattice.synproj -gui -msgset Z:/es4/Space_Invaders/promote.xml 
=======
INFO <35921010> - z:/es4/space_invaders/source/impl_1/top.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/space_invaders/source/impl_1/seven_seg_testing/dddd.vhd. VHDL-1481
Analyzing VHDL file z:/es4/space_invaders/source/impl_1/seven_seg_testing/dddd.vhd

INFO <35921012> - z:/es4/space_invaders/source/impl_1/seven_seg_testing/dddd.vhd(5): analyzing entity dddd. VHDL-1012
INFO <35921010> - z:/es4/space_invaders/source/impl_1/seven_seg_testing/dddd.vhd(15): analyzing architecture sim. VHDL-1010
Analyzing VHDL file z:/es4/space_invaders/source/impl_1/seven_seg_testing/sevenseg.vhd. VHDL-1481
Analyzing VHDL file z:/es4/space_invaders/source/impl_1/seven_seg_testing/sevenseg.vhd

INFO <35921012> - z:/es4/space_invaders/source/impl_1/seven_seg_testing/sevenseg.vhd(5): analyzing entity sevenseg. VHDL-1012
INFO <35921010> - z:/es4/space_invaders/source/impl_1/seven_seg_testing/sevenseg.vhd(12): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/space_invaders/source/impl_1/game_logic.vhd. VHDL-1481
Analyzing VHDL file z:/es4/space_invaders/source/impl_1/game_logic.vhd

INFO <35921012> - z:/es4/space_invaders/source/impl_1/game_logic.vhd(5): analyzing entity game_logic. VHDL-1012
INFO <35921010> - z:/es4/space_invaders/source/impl_1/game_logic.vhd(24): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/space_invaders/source/impl_1/controller.vhd. VHDL-1481
Analyzing VHDL file z:/es4/space_invaders/source/impl_1/controller.vhd

INFO <35921012> - z:/es4/space_invaders/source/impl_1/controller.vhd(5): analyzing entity controller. VHDL-1012
INFO <35921010> - z:/es4/space_invaders/source/impl_1/controller.vhd(16): analyzing architecture synth. VHDL-1010
The default VHDL library search path is now "Z:/es4/Space_Invaders/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): top
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         





Combinational loop found : 1

 Net \logic/alien_direction 

 Instance \logic/i54 

 Net \logic/n441 

 Instance \logic/i53 

INFO <35002039> - Special Primitives IFD1P3AZ and OFD1P3AZ for ThunderPlus are synthesized using IOL_B.

################### Begin Area Report (top)######################
Number of register bits => 72 of 5280 (1 % )
CCU2 => 31
FD1P3XZ => 72
HSOSC_CORE => 1
IB => 1
IOL_B => 9
LUT4 => 53
OB => 21
################### End Area Report ##################
Number of odd-length carry chains : 3
Number of even-length carry chains : 2

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : nes/nes_clk_c, loads : 1
  Net : clk, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : nes/NEScount_0__N_55, loads : 21
  Net : logic/alien_clock[5], loads : 18
  Net : nes/counter[20], loads : 18
  Net : logic/n315, loads : 10
  Net : nes/temp_two_0__N_16, loads : 9
  Net : nes/counter[20]_enable_8, loads : 8
  Net : display/led_c_0, loads : 7
  Net : logic/logic_alieny[7], loads : 7
  Net : logic/logic_alieny[6], loads : 7
  Net : logic/logic_alieny[5], loads : 7
################### End Clock Report ##################

Peak Memory Usage: 105 MB

--------------------------------------------------------------
Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
--------------------------------------------------------------


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o final_project_impl_1_syn.udb final_project_impl_1.vm
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.1.0.43.3
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o final_project_impl_1_syn.udb -gui -msgset Z:/es4/Space_Invaders/promote.xml final_project_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'final_project_impl_1.vm' ...
CPU Time to convert: 0.109375
REAL Time to convert: 1
convert PEAK Memory Usage: 27 MB
convert CURRENT Memory Usage: 27 MB
Removing unused logic ...
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 1
   Total number of constraints dropped: 0
 
Writing output file 'final_project_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 35 MB


map -i "final_project_impl_1_syn.udb" -pdc "Z:/es4/Space_Invaders/temp.pdc" -o "final_project_impl_1_map.udb" -mp "final_project_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i final_project_impl_1_syn.udb -pdc Z:/es4/Space_Invaders/temp.pdc -o final_project_impl_1_map.udb -mp final_project_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.



   Remove unused logic

   Do not produce over sized UDBs.

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers:  72 out of  5280 (1%)
   Number of I/O registers:      9 out of   117 (8%)
   Number of LUT4s:           131 out of  5280 (2%)
      Number of logic LUT4s:              54
      Number of inserted feedthru LUT4s:  15
      Number of ripple logic:             31 (62 LUT4s)
   Number of IO sites used:   22 out of 39 (56%)
      Number of IO sites used for general PIO: 22
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 22 out of 36 (61%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 22 out of 39 (56%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  3
      Net clk: 18 loads, 18 rising, 0 falling (Driver: Pin osc/CLKHF)
      Net nes_clk_c: 23 loads, 23 rising, 0 falling (Driver: Pin nes.counter_8__I_0/Z)
      Net nes.counter[20]: 16 loads, 16 rising, 0 falling (Driver: Pin nes.counter_20__I_0/Q)
   Number of Clock Enables:  4
      Net VCC_net: 1 loads, 0 SLICEs
      Net logic.alien_clock[5]: 6 loads, 6 SLICEs
      Net nes.counter[20]_enable_8: 8 loads, 0 SLICEs
      Net nes.temp_two_0__N_16: 8 loads, 8 SLICEs
   Number of LSRs:  2
      Net logic.alien_clock[5]: 4 loads, 4 SLICEs
      Net nes.NEScount_0__N_55: 11 loads, 11 SLICEs
   Top 10 highest fanout non-clock nets:
      Net logic.alien_clock[5]: 12 loads
      Net nes.NEScount_0__N_55: 11 loads
      Net logic.n315: 10 loads
      Net led_c_0: 8 loads
      Net logic_alieny[0]: 8 loads
      Net logic_alieny[1]: 8 loads
      Net logic_alieny[2]: 8 loads
      Net logic_alieny[3]: 8 loads
      Net logic_alieny[4]: 8 loads
      Net logic_alieny[5]: 8 loads
Running physical design DRC...

 

   Number of warnings:  0
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 23
   Total number of constraints dropped: 0


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 58 MB


par -f "final_project_impl_1.p2t" "final_project_impl_1_map.udb" "final_project_impl_1.udb"

Lattice Place and Route Report for Design "final_project_impl_1_map.udb"
Fri Dec  1 15:08:51 2023

PAR: Place And Route Radiant Software (64-bit) 2023.1.0.43.3.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=ON \
	final_project_impl_1_map.udb final_project_impl_1_par.dir/5_1.udb 

Loading final_project_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Number of Signals: 264
Number of Connections: 585
Device utilization summary:

   SLICE (est.)      71/2640          3% used
     LUT            131/5280          2% used
     REG             72/5280          1% used
   PIO               22/56           39% used
                     22/36           61% bonded
   IOLOGIC            9/56           16% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              1/1           100% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                0/1             0% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   22 out of 22 pins locked (100% locked).

Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 0 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 0 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 32053.

Device SLICE utilization summary after final SLICE packing:
   SLICE             70/2640          2% used

Finished Placer Phase 1. CPU time: 6 secs , REAL time: 7 secs 

Starting Placer Phase 2.
.

Placer score =  35300
Finished Placer Phase 2.  CPU time: 6 secs , REAL time: 7 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "clk" from comp "osc" on site "HFOSC_R1C32", clk load = 18, ce load = 0, sr load = 0
  PRIMARY "nes_clk_c" from F0 on comp "nes.SLICE_80" on site "R13C2B", clk load = 19, ce load = 0, sr load = 0
  PRIMARY "nes.counter[20]" from Q1 on comp "nes.SLICE_29" on site "R14C31C", clk load = 12, ce load = 0, sr load = 0

  PRIMARY  : 3 out of 8 (37%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   22 out of 56 (39.3%) I/O sites used.
   22 out of 36 (61.1%) bonded I/O sites used.
   Number of I/O components: 22; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 11 / 14 ( 78%) | 3.3V       |            |            |
| 1        | 3 / 14 ( 21%)  | 3.3V       |            |            |
| 2        | 8 / 8 (100%)   | 3.3V       |            |            |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 6 secs , REAL time: 7 secs 

Writing design to file final_project_impl_1_par.dir/5_1.udb ...


Start NBR router at 15:08:57 12/01/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
133 connections routed with dedicated routing resources
3 global clock signals routed
182 connections routed (of 573 total) (31.76%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (3 used out of 8 available):
#1  Signal "nes.counter[20]"
       Clock   loads: 12    out of    12 routed (100.00%)
       Data    loads: 0     out of     2 routed (  0.00%)
#4  Signal "clk"
       Clock   loads: 18    out of    18 routed (100.00%)
#5  Signal "nes_clk_c"
       Clock   loads: 19    out of    19 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
    TimerIf::skewscore 0
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Start NBR section for initial routing at 15:08:57 12/01/23
Level 4, iteration 1
12(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.347ns/0.000ns; real time: 0 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 15:08:58 12/01/23
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.347ns/0.000ns; real time: 0 secs 
Level 4, iteration 2
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.347ns/0.000ns; real time: 0 secs 
Level 4, iteration 3
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.347ns/0.000ns; real time: 0 secs 
Level 4, iteration 4
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.347ns/0.000ns; real time: 0 secs 
Level 4, iteration 5
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.228ns/0.000ns; real time: 0 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.228ns/0.000ns; real time: 0 secs 
Level 4, iteration 7
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.964ns/0.000ns; real time: 0 secs 
Level 4, iteration 8
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.964ns/0.000ns; real time: 0 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 15:08:58 12/01/23
Changing speed to M

Starting full timing analysis...
Changing speed to M;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

Start NBR section for post-routing at 15:08:58 12/01/23

End NBR router with 0 unrouted connection
Requested speed is the same as database speed
Changing speed to M

Starting full timing analysis...
Requested speed is the same as database speed
Changing speed to 6;   changing temperature to 100

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : 8.250ns
  Estimated worst slack<hold > : 1.913ns
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 1 secs 
Total REAL time: 2 secs 
Completely routed.
End of route.  573 routed (100.00%); 0 unrouted.

Writing design to file final_project_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 8.250
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 1.913
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 8 secs 
Total REAL Time: 9 secs 
Peak Memory Usage: 109.37 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "final_project_impl_1.twr" "final_project_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt final_project_impl_1.twr final_project_impl_1.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.05 seconds

Initializing timer
Starting design annotation....
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  51  counted  521  covered  153
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 93 MB

 4.463757s wall, 0.781250s user + 0.171875s system = 0.953125s CPU (21.4%)


tmcheck -par "final_project_impl_1.par" 

bitgen -w "final_project_impl_1.udb" -f "final_project_impl_1.t2b" 
Loading final_project_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "Z:\es4\Space_Invaders\impl_1\final_project_impl_1.bin".
INFO <1081100> - Bitstream authenticated.
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 110 MB


ibisgen "final_project_impl_1.udb" "C:/lscc/radiant/2023.1/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.1.0.43.3

Fri Dec  1 15:09:04 2023

Loading final_project_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: Z:\es4\Space_Invaders\impl_1\IBIS\final_project_impl_1.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.


backanno "final_project_impl_1.udb"  -o "final_project_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the final_project_impl_1 design file.

Writing Verilog netlist to file final_project_impl_1_vo.vo
Writing SDF timing to file final_project_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 83 MB
>>>>>>> 2c8dd8f (updates from today's work 12-3)
