// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

 `timescale 1ns/1ps


`define AUTOTB_DUT      matrixmul
`define AUTOTB_DUT_INST AESL_inst_matrixmul
`define AUTOTB_TOP      apatb_matrixmul_top
`define AUTOTB_LAT_RESULT_FILE "matrixmul.result.lat.rb"
`define AUTOTB_PER_RESULT_TRANS_FILE "matrixmul.performance.result.transaction.xml"
`define AUTOTB_TOP_INST AESL_inst_apatb_matrixmul_top
`define AUTOTB_MAX_ALLOW_LATENCY  15000000
`define AUTOTB_TRANSACTION_NUM  1
`define AUTOTB_CLOCK_PERIOD 13.333333
`define LENGTH_a 3
`define LENGTH_b 3
`define LENGTH_res 9

`define	AESL_FIFO_a AESL_autofifo_a
`define	AESL_FIFO_INST_a AESL_autofifo_inst_a
`define	AESL_FIFO_b AESL_autofifo_b
`define	AESL_FIFO_INST_b AESL_autofifo_inst_b
`define	AESL_FIFO_res AESL_autofifo_res
`define	AESL_FIFO_INST_res AESL_autofifo_inst_res
`define AUTOTB_TVIN_a  "../tv/cdatafile/c.matrixmul.autotvin_a.dat"
`define AUTOTB_TVIN_b  "../tv/cdatafile/c.matrixmul.autotvin_b.dat"
`define AUTOTB_TVIN_res  "../tv/cdatafile/c.matrixmul.autotvin_res.dat"
`define AUTOTB_TVIN_a_out_wrapc  "../tv/rtldatafile/rtl.matrixmul.autotvin_a.dat"
`define AUTOTB_TVIN_b_out_wrapc  "../tv/rtldatafile/rtl.matrixmul.autotvin_b.dat"
`define AUTOTB_TVIN_res_out_wrapc  "../tv/rtldatafile/rtl.matrixmul.autotvin_res.dat"
`define AUTOTB_TVOUT_res  "../tv/cdatafile/c.matrixmul.autotvout_res.dat"
`define AUTOTB_TVOUT_res_out_wrapc  "../tv/rtldatafile/rtl.matrixmul.autotvout_res.dat"

module `AUTOTB_TOP;
task read_token;
    input integer fp;
    output reg [127 : 0] token;
    reg [7:0] c;
    reg intoken;
    reg done;
    begin
        token = "";
        intoken = 0;
        done = 0;
        while (!done) begin
            c = $fgetc(fp);
            if (c == 8'hff) begin   // EOF
                done = 1;
            end
            else if (c == " " || c == "\011" || c == "\012" || c == "\015") begin   // blank
                if (intoken) begin
                    done = 1;
                end
            end
            else begin              // valid character
                intoken = 1;
                token = (token << 8) | c;
            end
        end
    end
endtask

reg AESL_clock;
reg rst;
reg start;
reg ce;
reg continue;
wire AESL_start;
wire AESL_reset;
wire AESL_ce;
wire AESL_ready;
wire AESL_idle;
wire AESL_continue;
wire AESL_done;
reg AESL_done_delay = 0;
reg AESL_done_delay2 = 0;
reg AESL_ready_delay = 0;
wire ready;
wire ready_wire;
reg [31 : 0] AESL_mLatCnterIn [0 : `AUTOTB_TRANSACTION_NUM + 1];
reg [31 : 0] AESL_mLatCnterIn_addr;
reg [31 : 0] AESL_mLatCnterOut [0 : `AUTOTB_TRANSACTION_NUM + 1];
reg [31 : 0] AESL_mLatCnterOut_addr ;
reg [31 : 0] AESL_clk_counter ;
reg [5 - 1 : 0] AESL_clk_ready[0 : `AUTOTB_TRANSACTION_NUM + 1];
reg [5 - 1 : 0] AESL_clk_done[0 : `AUTOTB_TRANSACTION_NUM + 1];

reg reported_stuck = 0;
reg reported_stuck_cnt = 0;
wire ap_clk;
wire ap_rst;
wire ap_start;
wire ap_done;
wire ap_idle;
wire ap_ready;
wire [23 : 0] a_dout;
wire  a_empty_n;
wire  a_read;
wire [23 : 0] b_dout;
wire  b_empty_n;
wire  b_read;
wire [15 : 0] res_din;
wire  res_full_n;
wire  res_write;
integer done_cnt = 0;
integer AESL_ready_cnt = 0;
integer ready_cnt = 0;
reg ready_initial;
reg ready_initial_n;
reg ready_last_n;
reg ready_delay_last_n;
reg done_delay_last_n;
reg interface_done = 0;

`AUTOTB_DUT `AUTOTB_DUT_INST(
.ap_clk(ap_clk),
.ap_rst(ap_rst),
.ap_start(ap_start),
.ap_done(ap_done),
.ap_idle(ap_idle),
.ap_ready(ap_ready),
.a_dout(a_dout),
.a_empty_n(a_empty_n),
.a_read(a_read),
.b_dout(b_dout),
.b_empty_n(b_empty_n),
.b_read(b_read),
.res_din(res_din),
.res_full_n(res_full_n),
.res_write(res_write)
);

// Assignment for control signal
  assign ap_clk = AESL_clock;
  assign ap_rst = AESL_reset;
  assign ap_rst_n = ~AESL_reset;
  assign AESL_reset = rst;
  assign ap_start = AESL_start;
  assign AESL_start = start;
  assign AESL_done = ap_done;
  assign AESL_idle = ap_idle;
  assign AESL_ready = ap_ready;
  assign AESL_ce = ce;
  assign AESL_continue = continue;
  always @(posedge AESL_clock)
  begin
    if(AESL_reset)
      ;
      else begin
          if ( AESL_done !== 1 && AESL_done !== 0 ) begin 
              $display("ERROR: Control signal AESL_done is invalid!");
              $finish;
          end
      end
  end
  always @(posedge AESL_clock)
  begin
    if(AESL_reset)
      ;
      else begin
          if ( AESL_ready !== 1 && AESL_ready !== 0 ) begin 
              $display("ERROR: Control signal AESL_ready is invalid!");
              $finish;
          end
      end
  end
//------------------------Fifoa Instantiation--------------

// The input and output of fifoa
wire        fifoa_rd;
wire        [23 : 0] fifoa_dout;
wire        fifoa_empty_n;
wire  fifoa_ready;
wire  fifoa_done;
integer ap_c_n_tvin_a_trans_num;
reg   a_ready_reg;

`AESL_FIFO_a `AESL_FIFO_INST_a(
    .clk          (AESL_clock),
    .reset        (AESL_reset),
    .if_write     (),
    .if_din       (),
    .if_full_n    (),
    .if_read      (fifoa_rd),
    .if_dout      (fifoa_dout),
    .if_empty_n   (fifoa_empty_n),
    .ready        (fifoa_ready),
    .done         (fifoa_done)
);

// Assignment between dut and fifoa

// Assign input of fifoa
assign      fifoa_rd        =   a_read & a_empty_n;
assign    fifoa_ready   =   ready;
assign    fifoa_done    =   0;
// Assign input of dut
assign      a_dout       =   fifoa_dout;
reg   reg_fifoa_empty_n;
initial begin : gen_reg_fifoa_empty_n_process
    integer rand;
    reg_fifoa_empty_n = fifoa_empty_n;
    while(1)
    begin
        @(fifoa_empty_n);
        if(fifoa_empty_n === 1)
        begin
        end
        reg_fifoa_empty_n = fifoa_empty_n;
    end
end

assign      a_empty_n    =   reg_fifoa_empty_n;


//------------------------Fifob Instantiation--------------

// The input and output of fifob
wire        fifob_rd;
wire        [23 : 0] fifob_dout;
wire        fifob_empty_n;
wire  fifob_ready;
wire  fifob_done;
integer ap_c_n_tvin_b_trans_num;
reg   b_ready_reg;

`AESL_FIFO_b `AESL_FIFO_INST_b(
    .clk          (AESL_clock),
    .reset        (AESL_reset),
    .if_write     (),
    .if_din       (),
    .if_full_n    (),
    .if_read      (fifob_rd),
    .if_dout      (fifob_dout),
    .if_empty_n   (fifob_empty_n),
    .ready        (fifob_ready),
    .done         (fifob_done)
);

// Assignment between dut and fifob

// Assign input of fifob
assign      fifob_rd        =   b_read & b_empty_n;
assign    fifob_ready   =   ready;
assign    fifob_done    =   0;
// Assign input of dut
assign      b_dout       =   fifob_dout;
reg   reg_fifob_empty_n;
initial begin : gen_reg_fifob_empty_n_process
    integer rand;
    reg_fifob_empty_n = fifob_empty_n;
    while(1)
    begin
        @(fifob_empty_n);
        if(fifob_empty_n === 1)
        begin
        end
        reg_fifob_empty_n = fifob_empty_n;
    end
end

assign      b_empty_n    =   reg_fifob_empty_n;


//------------------------Fifores Instantiation--------------

// The input and output of fifores
wire  fifores_wr;
wire  [15 : 0] fifores_din;
wire  fifores_full_n;
wire  fifores_ready;
wire  fifores_done;

`AESL_FIFO_res `AESL_FIFO_INST_res(
    .clk          (AESL_clock),
    .reset        (AESL_reset),
    .if_write     (fifores_wr),
    .if_din       (fifores_din),
    .if_full_n    (fifores_full_n),
    .if_read      (),
    .if_dout      (),
    .if_empty_n   (),
    .ready        (fifores_ready),
    .done         (fifores_done)
);

// Assignment between dut and fifores

// Assign input of fifores
assign      fifores_wr        =   res_write & res_full_n;
assign      fifores_din        =   res_din;
assign    fifores_ready   =  0;   //ready_initial | AESL_done_delay;
assign    fifores_done    =   AESL_done_delay;
// Assign input of dut
reg   reg_fifores_full_n;
initial begin : gen_reg_fifores_full_n_process
    integer rand;
    reg_fifores_full_n = fifores_full_n;
    while(1)
    begin
        @(fifores_full_n);
        if(fifores_full_n === 1)
        begin
        end
        reg_fifores_full_n = fifores_full_n;
    end
end

assign      res_full_n    =   reg_fifores_full_n;


initial begin : generate_AESL_ready_cnt_proc
    AESL_ready_cnt = 0;
    wait(AESL_reset === 0);
    while(AESL_ready_cnt != `AUTOTB_TRANSACTION_NUM) begin
        while(AESL_ready !== 1) begin
            @(posedge AESL_clock);
            # 0.4;
        end
        @(negedge AESL_clock);
        AESL_ready_cnt = AESL_ready_cnt + 1;
        @(posedge AESL_clock);
        # 0.4;
    end
end

initial begin : generate_ready_cnt_proc
    ready_cnt = 0;
    wait(AESL_reset === 0);
    while(ready_cnt != `AUTOTB_TRANSACTION_NUM) begin
        while(ready !== 1) begin
            @(posedge AESL_clock);
            # 0.4;
        end
        @(negedge AESL_clock);
        ready_cnt = ready_cnt + 1;
        @(posedge AESL_clock);
        # 0.4;
    end
end

initial begin : generate_done_cnt_proc
    done_cnt = 0;
    wait(AESL_reset === 0);
    while(done_cnt != `AUTOTB_TRANSACTION_NUM) begin
        while(AESL_done !== 1) begin
            @(posedge AESL_clock);
            # 0.4;
        end
        @(negedge AESL_clock);
        done_cnt = done_cnt + 1;
        @(posedge AESL_clock);
        # 0.4;
    end
    @(posedge AESL_clock);
    # 0.4;
    $finish;
end

initial fork
    AESL_clock = 0;
    forever #(`AUTOTB_CLOCK_PERIOD/2) AESL_clock = ~AESL_clock;
join

initial begin : initial_process
    integer rand;
    rst = 1;
    # 100;
	  repeat(3) @(posedge AESL_clock);
    rst = 0;
end

initial begin : start_process
  integer rand;
  start = 0;
  ce = 1;
    wait(AESL_reset === 0);
  @(posedge AESL_clock);
  start <= 1;
  while(ready_cnt != `AUTOTB_TRANSACTION_NUM + 1) begin
      @(posedge AESL_clock);
      if(AESL_ready == 1) begin
          start <= 0;
          start <= 1;
      end
  end
  start <= 0;
end

always @(AESL_done)
begin
    continue = AESL_done;
end

initial begin : ready_initial_process
    ready_initial = 0;
    wait (AESL_start === 1);
    ready_initial = 1;
    @(posedge AESL_clock);
    ready_initial = 0;
end

always @(posedge AESL_clock)
begin
    if(AESL_reset)
      AESL_ready_delay = 0;
  else
      AESL_ready_delay = AESL_ready;
end
initial begin : ready_last_n_process
  ready_last_n = 1;
  wait(ready_cnt == `AUTOTB_TRANSACTION_NUM)
  @(posedge AESL_clock);
  ready_last_n <= 0;
end

always @(posedge AESL_clock)
begin
    if(AESL_reset)
      ready_delay_last_n = 0;
  else
      ready_delay_last_n <= ready_last_n;
end
assign ready = (ready_initial | AESL_ready_delay);
assign ready_wire = ready_initial | AESL_ready_delay;
initial begin : done_delay_last_n_process
  done_delay_last_n = 1;
  while(done_cnt != `AUTOTB_TRANSACTION_NUM)
      @(posedge AESL_clock);
  # 0.1;
  done_delay_last_n = 0;
end

always @(posedge AESL_clock)
begin
    if(AESL_reset)
  begin
      AESL_done_delay <= 0;
      AESL_done_delay2 <= 0;
  end
  else begin
      AESL_done_delay <= AESL_done & done_delay_last_n;
      AESL_done_delay2 <= AESL_done_delay;
  end
end
always @(posedge AESL_clock)
begin
    if(AESL_reset)
      interface_done = 0;
  else begin
      # 0.01;
      if(ready === 1 && ready_cnt > 0 && ready_cnt < `AUTOTB_TRANSACTION_NUM)
          interface_done = 1;
      else if(AESL_done_delay === 1 && done_cnt == `AUTOTB_TRANSACTION_NUM)
          interface_done = 1;
      else
          interface_done = 0;
  end
end
initial begin : proc_gen_a_internal_ready
    integer internal_trans_num;
    wait(AESL_reset === 0);
    wait(ready_initial === 1);
    a_ready_reg <= 0;
    @(posedge AESL_clock);
    internal_trans_num = 1;
    while(internal_trans_num != `AUTOTB_TRANSACTION_NUM + 1) begin
        if (ap_c_n_tvin_a_trans_num > internal_trans_num) begin
            a_ready_reg <= 1;
            @(posedge AESL_clock);
            a_ready_reg <= 0;
            internal_trans_num = internal_trans_num + 1;
        end
        else begin
            @(posedge AESL_clock);
        end
    end
    a_ready_reg <= 0;
end
initial begin : proc_gen_b_internal_ready
    integer internal_trans_num;
    wait(AESL_reset === 0);
    wait(ready_initial === 1);
    b_ready_reg <= 0;
    @(posedge AESL_clock);
    internal_trans_num = 1;
    while(internal_trans_num != `AUTOTB_TRANSACTION_NUM + 1) begin
        if (ap_c_n_tvin_b_trans_num > internal_trans_num) begin
            b_ready_reg <= 1;
            @(posedge AESL_clock);
            b_ready_reg <= 0;
            internal_trans_num = internal_trans_num + 1;
        end
        else begin
            @(posedge AESL_clock);
        end
    end
    b_ready_reg <= 0;
end
initial begin : proc_ap_c_n_tvin_a_trans_num
    integer i;
    integer fp;
    integer ret;
    integer size;
    reg [127 : 0] token;
    fp = $fopen(`AUTOTB_TVIN_a,"r");
    if(fp == 0) begin       // Failed to open file
	      $display("Failed to open file \"%s\"!", `AUTOTB_TVIN_a);
        $display("ERROR: Simulation using HLS TB failed.");
	      $finish;
    end
    read_token(fp, token);
    if (token != "[[[runtime]]]") begin             // Illegal format
        $display("ERROR: Simulation using HLS TB failed.");
	      $finish;
    end
    read_token(fp, token);
    @(posedge AESL_clock);
    ap_c_n_tvin_a_trans_num = 1;
    while(token != "[[[/runtime]]]") begin
        i = 0;
        if (token != "[[transaction]]") begin             // Illegal format
            $display("ERROR: Simulation using HLS TB failed.");
	          $finish;
        end
        read_token(fp, token);     // skip transaction number
        read_token(fp, token);
        #0.5;
        while (token != "[[/transaction]]") begin
            if (a_read == 1) begin 
               read_token(fp, token);
               i = i + 1;
           end 
           if (token != "[[/transaction]]") begin
               @(posedge AESL_clock);
               #0.5;
           end 
       end 
        read_token(fp, token);
        ap_c_n_tvin_a_trans_num = ap_c_n_tvin_a_trans_num + 1;
        if (i != 0) begin
            @(posedge AESL_clock);
        end 
    end
    if (token != "[[[/runtime]]]") begin             // Illegal format
        $display("ERROR: Simulation using HLS TB failed.");
	      $finish;
    end
    @(posedge AESL_clock);
    $fclose(fp);
end

initial begin : proc_ap_c_n_tvin_b_trans_num
    integer i;
    integer fp;
    integer ret;
    integer size;
    reg [127 : 0] token;
    fp = $fopen(`AUTOTB_TVIN_b,"r");
    if(fp == 0) begin       // Failed to open file
	      $display("Failed to open file \"%s\"!", `AUTOTB_TVIN_b);
        $display("ERROR: Simulation using HLS TB failed.");
	      $finish;
    end
    read_token(fp, token);
    if (token != "[[[runtime]]]") begin             // Illegal format
        $display("ERROR: Simulation using HLS TB failed.");
	      $finish;
    end
    read_token(fp, token);
    @(posedge AESL_clock);
    ap_c_n_tvin_b_trans_num = 1;
    while(token != "[[[/runtime]]]") begin
        i = 0;
        if (token != "[[transaction]]") begin             // Illegal format
            $display("ERROR: Simulation using HLS TB failed.");
	          $finish;
        end
        read_token(fp, token);     // skip transaction number
        read_token(fp, token);
        #0.5;
        while (token != "[[/transaction]]") begin
            if (b_read == 1) begin 
               read_token(fp, token);
               i = i + 1;
           end 
           if (token != "[[/transaction]]") begin
               @(posedge AESL_clock);
               #0.5;
           end 
       end 
        read_token(fp, token);
        ap_c_n_tvin_b_trans_num = ap_c_n_tvin_b_trans_num + 1;
        if (i != 0) begin
            @(posedge AESL_clock);
        end 
    end
    if (token != "[[[/runtime]]]") begin             // Illegal format
        $display("ERROR: Simulation using HLS TB failed.");
	      $finish;
    end
    @(posedge AESL_clock);
    $fclose(fp);
end

// Write "[[[runtime]]]" and "[[[/runtime]]]" for output-only transactor 
initial begin : write_output_transactor_res_runtime_process
    integer fp;
    fp = $fopen(`AUTOTB_TVOUT_res_out_wrapc, "w");
    if(fp == 0) begin       // Failed to open file
        $display("Failed to open file \"%s\"!", `AUTOTB_TVOUT_res_out_wrapc);
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    $fdisplay(fp,"[[[runtime]]]");
    $fclose(fp);
    wait(done_cnt == `AUTOTB_TRANSACTION_NUM)
	  repeat(2) @(posedge AESL_clock);
    # 0.2;
    fp = $fopen(`AUTOTB_TVOUT_res_out_wrapc, "a");
    if(fp == 0) begin       // Failed to open file
        $display("Failed to open file \"%s\"!", `AUTOTB_TVOUT_res_out_wrapc);
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    $fdisplay(fp,"[[[/runtime]]]");
    $fclose(fp);
end

always @ (negedge AESL_clock) begin
    if(AESL_reset)
    begin
        AESL_clk_counter <= 0;
    end 
    else begin
        AESL_clk_counter = AESL_clk_counter + 1;
    end    
end

always @ (posedge AESL_clock or posedge AESL_reset) begin
    if(AESL_reset)
    begin
        AESL_mLatCnterOut_addr = 0;
        AESL_mLatCnterOut[AESL_mLatCnterOut_addr] = AESL_clk_counter + 1;
        reported_stuck_cnt <= 0;
    end
    else if (AESL_done && AESL_mLatCnterOut_addr < `AUTOTB_TRANSACTION_NUM + 1) begin
        AESL_mLatCnterOut[AESL_mLatCnterOut_addr] = AESL_clk_counter;
        AESL_mLatCnterOut_addr = AESL_mLatCnterOut_addr + 1;
        reported_stuck <= 0;
    end
    else if (reported_stuck == 0 && reported_stuck_cnt < 4) begin
        if ( AESL_mLatCnterIn_addr > AESL_mLatCnterOut_addr ) begin
          if ( AESL_clk_counter - AESL_mLatCnterIn[AESL_mLatCnterOut_addr] > 10 * 13 ) begin
              $display("WARNING: The latency is much larger than expected. Simulation may stuck.");
              reported_stuck <= 1;
              reported_stuck_cnt <= reported_stuck_cnt + 1;
          end
        end
    end
end

always @ (posedge AESL_clock or posedge AESL_reset) begin
    if(AESL_reset)
    begin
        AESL_mLatCnterIn_addr = 0;
    end
    else begin
        if (AESL_start && AESL_mLatCnterIn_addr == 0) begin
            AESL_mLatCnterIn[AESL_mLatCnterIn_addr] = AESL_clk_counter;
            AESL_mLatCnterIn_addr = AESL_mLatCnterIn_addr + 1;
        end
        if (AESL_ready && AESL_mLatCnterIn_addr < `AUTOTB_TRANSACTION_NUM + 1 ) begin
            AESL_mLatCnterIn[AESL_mLatCnterIn_addr] = AESL_clk_counter;
            AESL_mLatCnterIn_addr = AESL_mLatCnterIn_addr + 1;
        end
    end
end

initial begin : performance_check
	integer transaction_counter;
	integer i;
	integer fp;

	integer latthistime;
	integer lattotal;
	integer latmax;
	integer latmin;


	integer thrthistime;
	integer thrtotal;
	integer thrmax;
	integer thrmin;

	integer lataver;
	integer thraver;
	reg [31 : 0] lat_array [0 : `AUTOTB_TRANSACTION_NUM];
	reg [31 : 0] thr_array [0 : `AUTOTB_TRANSACTION_NUM];


	i = 0;
	lattotal = 0;
	latmax = 0;
	latmin = 32'h 7fffffff;
	lataver = 0;

	thrtotal = 0;
	thrmax = 0;
	thrmin = 32'h 7fffffff;
	thraver = 0;

	@(negedge AESL_clock);
	@(negedge AESL_reset);
	while (done_cnt != `AUTOTB_TRANSACTION_NUM) begin
		@(posedge AESL_clock);
	end

	#0.001

	if (AESL_mLatCnterIn_addr == 0) begin
		latmax  = 0;
		latmin  = 0;
		lataver = 0;
		thrmax  = 0;
		thrmin  = 0;
		thraver = 0;
		lat_array[0] = 0;
		thr_array[0] = 0;
	end else if (AESL_mLatCnterOut_addr == 1 || AESL_mLatCnterOut_addr == 0 ) begin
		latmax  = AESL_mLatCnterOut[0] - AESL_mLatCnterIn[0];
		latmin  = AESL_mLatCnterOut[0] - AESL_mLatCnterIn[0];
		lataver = AESL_mLatCnterOut[0] - AESL_mLatCnterIn[0];
		thrmax  = AESL_mLatCnterIn[1] - AESL_mLatCnterIn[0] + 1;
		thrmin  = AESL_mLatCnterIn[1] - AESL_mLatCnterIn[0] + 1;
		thraver = AESL_mLatCnterIn[1] - AESL_mLatCnterIn[0] + 1;
		lat_array[0] = lataver;
		thr_array[0] = thraver;
	end else begin
		// LATENCY
		for (i = 0; i < AESL_mLatCnterOut_addr; i = i + 1) begin
			latthistime = AESL_mLatCnterOut[i] - AESL_mLatCnterIn[i];
			if (i > 0) latthistime = (latthistime < 1) ? 0 : (latthistime - 1);
			lattotal = lattotal + latthistime;
			lat_array[i] = latthistime;
			if (latthistime > latmax) latmax = latthistime;
			if (latthistime < latmin) latmin = latthistime;
		end
		// II
		for (i = 0; i < AESL_mLatCnterIn_addr - 1; i = i + 1) begin
			thrthistime = AESL_mLatCnterIn[i + 1] - AESL_mLatCnterIn[i];
			if (i == 0) thrthistime = thrthistime + 1;
			thrtotal = thrtotal + thrthistime;
			thr_array[i] = thrthistime;
			if (thrthistime > thrmax) thrmax = thrthistime;
			if (thrthistime < thrmin) thrmin = thrthistime;
		end

		thr_array[AESL_mLatCnterIn_addr - 1] = 0;
		lataver = lattotal / (AESL_mLatCnterOut_addr);
		thraver = thrtotal / (AESL_mLatCnterIn_addr - 1);
	end

	fp = $fopen(`AUTOTB_LAT_RESULT_FILE, "w");

	$fdisplay(fp, "$MAX_LATENCY = \"%0d\"", latmax );
	$fdisplay(fp, "$MIN_LATENCY = \"%0d\"", latmin );
	$fdisplay(fp, "$AVER_LATENCY = \"%0d\"", lataver );
	$fdisplay(fp, "$MAX_THROUGHPUT = \"%0d\"", thrmax );
	$fdisplay(fp, "$MIN_THROUGHPUT = \"%0d\"", thrmin );
	$fdisplay(fp, "$AVER_THROUGHPUT = \"%0d\"", thraver );
	$fclose(fp);
	fp = $fopen(`AUTOTB_PER_RESULT_TRANS_FILE, "w");
	$fdisplay(fp, "%20s%16s%16s", "", "latency", "interval");
	for (i = 0; i < AESL_mLatCnterOut_addr; i = i + 1) begin
		$fdisplay(fp, "transaction%8d:%16d%16d", i, lat_array[i], thr_array[i]);
	end

	$fclose(fp);
end
endmodule
