#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Jan  8 23:43:04 2022
# Process ID: 18028
# Current directory: C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2900 C:\Users\33381\CPU-Design-and-Practice\lab\lab3_1\CPU_CDE\mycpu_verify\run_vivado\mycpu_prj1\mycpu_prj1.xpr
# Log file: C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1\vivado.jou
# Running On: LAPTOP-NDLNQHR8, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 4, Host memory: 16913 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.xpr
upgrade_project -migrate_output_products
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {clk_pll data_ram inst_ram}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {clk_pll data_ram inst_ram}] -no_script -sync -force -quiet
generate_target all [get_files  {C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci}]
catch { config_ip_cache -export [get_ips -all clk_pll] }
catch { config_ip_cache -export [get_ips -all data_ram] }
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci]
launch_runs clk_pll_synth_1 data_ram_synth_1 inst_ram_synth_1 -jobs 4
wait_on_run clk_pll_synth_1
wait_on_run data_ram_synth_1
wait_on_run inst_ram_synth_1
export_simulation -of_objects [get_files C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files -ipstatic_source_dir C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/modelsim} {questa=C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/questa} {riviera=C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/riviera} {activehdl=C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/activehdl}] -force -quiet
export_simulation -of_objects [get_files C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci] -directory C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files -ipstatic_source_dir C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/modelsim} {questa=C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/questa} {riviera=C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/riviera} {activehdl=C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/activehdl}] -force -quiet
export_simulation -of_objects [get_files C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files -ipstatic_source_dir C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/modelsim} {questa=C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/questa} {riviera=C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/riviera} {activehdl=C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/activehdl}] -force -quiet
launch_simulation
source tb_top.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
reset_run inst_ram_synth_1
close_sim
