ARM GAS  /tmp/ccYF0Pe4.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB67:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "can_init.h"
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /tmp/ccYF0Pe4.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.c **** void SystemClock_Config(void);
  50:Core/Src/main.c **** static void MX_GPIO_Init(void);
  51:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /**
  61:Core/Src/main.c ****   * @brief  The application entry point.
  62:Core/Src/main.c ****   * @retval int
  63:Core/Src/main.c ****   */
  64:Core/Src/main.c **** int main(void)
  65:Core/Src/main.c **** {
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  67:Core/Src/main.c ****   CAN_TxMsg.id = 0x6FF;
  68:Core/Src/main.c ****   CAN_TxMsg.len = 8;
  69:Core/Src/main.c ****   CAN_TxMsg.format = STANDART_FORMAT;
  70:Core/Src/main.c ****   CAN_TxMsg.type = DATA_FRAME;
  71:Core/Src/main.c ****   CAN_TxMsg.data[0] = 0x004;
  72:Core/Src/main.c ****   CAN_TxMsg.data[1] = 0x004;
  73:Core/Src/main.c ****   CAN_TxMsg.data[2] = 0x004;
  74:Core/Src/main.c ****   CAN_TxMsg.data[3] = 0x004;
  75:Core/Src/main.c ****   CAN_TxMsg.data[4] = 0x004;
  76:Core/Src/main.c ****   CAN_TxMsg.data[5] = 0x004;
  77:Core/Src/main.c ****   CAN_TxMsg.data[6] = 0x004;
  78:Core/Src/main.c ****   CAN_TxMsg.data[7] = 0x004;
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  85:Core/Src/main.c ****   HAL_Init();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  88:Core/Src/main.c ****   
  89:Core/Src/main.c ****   /* USER CODE END Init */
  90:Core/Src/main.c **** 
ARM GAS  /tmp/ccYF0Pe4.s 			page 3


  91:Core/Src/main.c ****   /* Configure the system clock */
  92:Core/Src/main.c ****   SystemClock_Config();
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END SysInit*/
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Initialize all configured peripherals */
  99:Core/Src/main.c ****   MX_GPIO_Init();
 100:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 101:Core/Src/main.c ****   led_init();
 102:Core/Src/main.c ****   clock_enable();
 103:Core/Src/main.c ****   gpio_enable();
 104:Core/Src/main.c ****   can_init();
 105:Core/Src/main.c ****   can_filtre_ayarlama_takay03(0x6FF, 0);
 106:Core/Src/main.c ****   Set_TxMailBox(0, CAN_TxMsg);
 107:Core/Src/main.c ****   CAN1->RF0R |= CAN_RF0R_RFOM0;                    // Release FIFO 0 output mailbox
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   can_mesaj_gonderla();
 110:Core/Src/main.c ****   /* USER CODE END 2 */
 111:Core/Src/main.c ****   /* Infinite loop */
 112:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 113:Core/Src/main.c ****   while (1)
 114:Core/Src/main.c ****   {
 115:Core/Src/main.c ****     /* USER CODE END WHILE */
 116:Core/Src/main.c ****     //readMessage(); 
 117:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   }
 120:Core/Src/main.c ****   /* USER CODE END 3 */
 121:Core/Src/main.c **** }
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** /**
 124:Core/Src/main.c ****   * @brief System Clock Configuration
 125:Core/Src/main.c ****   * @retval None
 126:Core/Src/main.c ****   */
 127:Core/Src/main.c **** void SystemClock_Config(void)
 128:Core/Src/main.c **** {
 129:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 130:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 133:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 134:Core/Src/main.c ****   */
 135:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 142:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****     Error_Handler();
 145:Core/Src/main.c ****   }
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
ARM GAS  /tmp/ccYF0Pe4.s 			page 4


 148:Core/Src/main.c ****   */
 149:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 150:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 151:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 152:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c ****     Error_Handler();
 159:Core/Src/main.c ****   }
 160:Core/Src/main.c **** }
 161:Core/Src/main.c **** 
 162:Core/Src/main.c **** /**
 163:Core/Src/main.c ****   * @brief GPIO Initialization Function
 164:Core/Src/main.c ****   * @param None
 165:Core/Src/main.c ****   * @retval None
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c **** static void MX_GPIO_Init(void)
 168:Core/Src/main.c **** {
  26              		.loc 1 168 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              		.cfi_def_cfa_offset 8
 169:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 170:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 173:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  33              		.loc 1 173 3 view .LVU1
  34              	.LBB4:
  35              		.loc 1 173 3 view .LVU2
  36              		.loc 1 173 3 view .LVU3
  37 0002 0A4B     		ldr	r3, .L3
  38 0004 9A69     		ldr	r2, [r3, #24]
  39 0006 42F02002 		orr	r2, r2, #32
  40 000a 9A61     		str	r2, [r3, #24]
  41              		.loc 1 173 3 view .LVU4
  42 000c 9A69     		ldr	r2, [r3, #24]
  43 000e 02F02002 		and	r2, r2, #32
  44 0012 0092     		str	r2, [sp]
  45              		.loc 1 173 3 view .LVU5
  46 0014 009A     		ldr	r2, [sp]
  47              	.LBE4:
  48              		.loc 1 173 3 view .LVU6
 174:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  49              		.loc 1 174 3 view .LVU7
  50              	.LBB5:
  51              		.loc 1 174 3 view .LVU8
  52              		.loc 1 174 3 view .LVU9
  53 0016 9A69     		ldr	r2, [r3, #24]
  54 0018 42F00402 		orr	r2, r2, #4
  55 001c 9A61     		str	r2, [r3, #24]
ARM GAS  /tmp/ccYF0Pe4.s 			page 5


  56              		.loc 1 174 3 view .LVU10
  57 001e 9B69     		ldr	r3, [r3, #24]
  58 0020 03F00403 		and	r3, r3, #4
  59 0024 0193     		str	r3, [sp, #4]
  60              		.loc 1 174 3 view .LVU11
  61 0026 019B     		ldr	r3, [sp, #4]
  62              	.LBE5:
  63              		.loc 1 174 3 view .LVU12
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 177:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 178:Core/Src/main.c **** }
  64              		.loc 1 178 1 is_stmt 0 view .LVU13
  65 0028 02B0     		add	sp, sp, #8
  66              		.cfi_def_cfa_offset 0
  67              		@ sp needed
  68 002a 7047     		bx	lr
  69              	.L4:
  70              		.align	2
  71              	.L3:
  72 002c 00100240 		.word	1073876992
  73              		.cfi_endproc
  74              	.LFE67:
  76              		.section	.text.Error_Handler,"ax",%progbits
  77              		.align	1
  78              		.global	Error_Handler
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  83              	Error_Handler:
  84              	.LFB68:
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /* USER CODE END 4 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c **** /**
 185:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 186:Core/Src/main.c ****   * @retval None
 187:Core/Src/main.c ****   */
 188:Core/Src/main.c **** void Error_Handler(void)
 189:Core/Src/main.c **** {
  85              		.loc 1 189 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ Volatile: function does not return.
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		@ link register save eliminated.
 190:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 191:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 192:Core/Src/main.c ****   __disable_irq();
  91              		.loc 1 192 3 view .LVU15
  92              	.LBB6:
  93              	.LBI6:
  94              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
ARM GAS  /tmp/ccYF0Pe4.s 			page 6


   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
ARM GAS  /tmp/ccYF0Pe4.s 			page 7


  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccYF0Pe4.s 			page 8


 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  95              		.loc 2 140 27 view .LVU16
  96              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97              		.loc 2 142 3 view .LVU17
  98              		.syntax unified
  99              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 100 0000 72B6     		cpsid i
 101              	@ 0 "" 2
 102              		.thumb
 103              		.syntax unified
 104              	.L6:
 105              	.LBE7:
 106              	.LBE6:
 193:Core/Src/main.c ****   while (1)
 107              		.loc 1 193 3 view .LVU18
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****   }
 108              		.loc 1 195 3 view .LVU19
 193:Core/Src/main.c ****   while (1)
 109              		.loc 1 193 9 view .LVU20
 110 0002 FEE7     		b	.L6
 111              		.cfi_endproc
 112              	.LFE68:
 114              		.section	.text.SystemClock_Config,"ax",%progbits
 115              		.align	1
 116              		.global	SystemClock_Config
 117              		.syntax unified
 118              		.thumb
 119              		.thumb_func
 121              	SystemClock_Config:
 122              	.LFB66:
 128:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
ARM GAS  /tmp/ccYF0Pe4.s 			page 9


 123              		.loc 1 128 1 view -0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 64
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127 0000 00B5     		push	{lr}
 128              		.cfi_def_cfa_offset 4
 129              		.cfi_offset 14, -4
 130 0002 91B0     		sub	sp, sp, #68
 131              		.cfi_def_cfa_offset 72
 129:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 132              		.loc 1 129 3 view .LVU22
 129:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 133              		.loc 1 129 22 is_stmt 0 view .LVU23
 134 0004 2822     		movs	r2, #40
 135 0006 0021     		movs	r1, #0
 136 0008 06A8     		add	r0, sp, #24
 137 000a FFF7FEFF 		bl	memset
 138              	.LVL0:
 130:Core/Src/main.c **** 
 139              		.loc 1 130 3 is_stmt 1 view .LVU24
 130:Core/Src/main.c **** 
 140              		.loc 1 130 22 is_stmt 0 view .LVU25
 141 000e 0023     		movs	r3, #0
 142 0010 0193     		str	r3, [sp, #4]
 143 0012 0293     		str	r3, [sp, #8]
 144 0014 0393     		str	r3, [sp, #12]
 145 0016 0493     		str	r3, [sp, #16]
 146 0018 0593     		str	r3, [sp, #20]
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 147              		.loc 1 135 3 is_stmt 1 view .LVU26
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 148              		.loc 1 135 36 is_stmt 0 view .LVU27
 149 001a 0122     		movs	r2, #1
 150 001c 0692     		str	r2, [sp, #24]
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 151              		.loc 1 136 3 is_stmt 1 view .LVU28
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 152              		.loc 1 136 30 is_stmt 0 view .LVU29
 153 001e 4FF48033 		mov	r3, #65536
 154 0022 0793     		str	r3, [sp, #28]
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 155              		.loc 1 137 3 is_stmt 1 view .LVU30
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 156              		.loc 1 138 3 view .LVU31
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 157              		.loc 1 138 30 is_stmt 0 view .LVU32
 158 0024 0A92     		str	r2, [sp, #40]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 159              		.loc 1 139 3 is_stmt 1 view .LVU33
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 160              		.loc 1 139 34 is_stmt 0 view .LVU34
 161 0026 0222     		movs	r2, #2
 162 0028 0D92     		str	r2, [sp, #52]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 163              		.loc 1 140 3 is_stmt 1 view .LVU35
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 164              		.loc 1 140 35 is_stmt 0 view .LVU36
ARM GAS  /tmp/ccYF0Pe4.s 			page 10


 165 002a 0E93     		str	r3, [sp, #56]
 141:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 166              		.loc 1 141 3 is_stmt 1 view .LVU37
 141:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 167              		.loc 1 141 32 is_stmt 0 view .LVU38
 168 002c 4FF4E013 		mov	r3, #1835008
 169 0030 0F93     		str	r3, [sp, #60]
 142:Core/Src/main.c ****   {
 170              		.loc 1 142 3 is_stmt 1 view .LVU39
 142:Core/Src/main.c ****   {
 171              		.loc 1 142 7 is_stmt 0 view .LVU40
 172 0032 06A8     		add	r0, sp, #24
 173 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 174              	.LVL1:
 142:Core/Src/main.c ****   {
 175              		.loc 1 142 6 discriminator 1 view .LVU41
 176 0038 80B9     		cbnz	r0, .L11
 149:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 177              		.loc 1 149 3 is_stmt 1 view .LVU42
 149:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 178              		.loc 1 149 31 is_stmt 0 view .LVU43
 179 003a 0F23     		movs	r3, #15
 180 003c 0193     		str	r3, [sp, #4]
 151:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 181              		.loc 1 151 3 is_stmt 1 view .LVU44
 151:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 182              		.loc 1 151 34 is_stmt 0 view .LVU45
 183 003e 0221     		movs	r1, #2
 184 0040 0291     		str	r1, [sp, #8]
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 185              		.loc 1 152 3 is_stmt 1 view .LVU46
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 186              		.loc 1 152 35 is_stmt 0 view .LVU47
 187 0042 0023     		movs	r3, #0
 188 0044 0393     		str	r3, [sp, #12]
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 189              		.loc 1 153 3 is_stmt 1 view .LVU48
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 190              		.loc 1 153 36 is_stmt 0 view .LVU49
 191 0046 4FF48062 		mov	r2, #1024
 192 004a 0492     		str	r2, [sp, #16]
 154:Core/Src/main.c **** 
 193              		.loc 1 154 3 is_stmt 1 view .LVU50
 154:Core/Src/main.c **** 
 194              		.loc 1 154 36 is_stmt 0 view .LVU51
 195 004c 0593     		str	r3, [sp, #20]
 156:Core/Src/main.c ****   {
 196              		.loc 1 156 3 is_stmt 1 view .LVU52
 156:Core/Src/main.c ****   {
 197              		.loc 1 156 7 is_stmt 0 view .LVU53
 198 004e 01A8     		add	r0, sp, #4
 199 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 200              	.LVL2:
 156:Core/Src/main.c ****   {
 201              		.loc 1 156 6 discriminator 1 view .LVU54
 202 0054 20B9     		cbnz	r0, .L12
 160:Core/Src/main.c **** 
ARM GAS  /tmp/ccYF0Pe4.s 			page 11


 203              		.loc 1 160 1 view .LVU55
 204 0056 11B0     		add	sp, sp, #68
 205              		.cfi_remember_state
 206              		.cfi_def_cfa_offset 4
 207              		@ sp needed
 208 0058 5DF804FB 		ldr	pc, [sp], #4
 209              	.L11:
 210              		.cfi_restore_state
 144:Core/Src/main.c ****   }
 211              		.loc 1 144 5 is_stmt 1 view .LVU56
 212 005c FFF7FEFF 		bl	Error_Handler
 213              	.LVL3:
 214              	.L12:
 158:Core/Src/main.c ****   }
 215              		.loc 1 158 5 view .LVU57
 216 0060 FFF7FEFF 		bl	Error_Handler
 217              	.LVL4:
 218              		.cfi_endproc
 219              	.LFE66:
 221              		.section	.text.main,"ax",%progbits
 222              		.align	1
 223              		.global	main
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 228              	main:
 229              	.LFB65:
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 230              		.loc 1 65 1 view -0
 231              		.cfi_startproc
 232              		@ Volatile: function does not return.
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235 0000 00B5     		push	{lr}
 236              		.cfi_def_cfa_offset 4
 237              		.cfi_offset 14, -4
 238 0002 83B0     		sub	sp, sp, #12
 239              		.cfi_def_cfa_offset 16
  67:Core/Src/main.c ****   CAN_TxMsg.len = 8;
 240              		.loc 1 67 3 view .LVU59
  67:Core/Src/main.c ****   CAN_TxMsg.len = 8;
 241              		.loc 1 67 16 is_stmt 0 view .LVU60
 242 0004 194C     		ldr	r4, .L16
 243 0006 40F2FF66 		movw	r6, #1791
 244 000a 2660     		str	r6, [r4]
  68:Core/Src/main.c ****   CAN_TxMsg.format = STANDART_FORMAT;
 245              		.loc 1 68 3 is_stmt 1 view .LVU61
  68:Core/Src/main.c ****   CAN_TxMsg.format = STANDART_FORMAT;
 246              		.loc 1 68 17 is_stmt 0 view .LVU62
 247 000c 0823     		movs	r3, #8
 248 000e 2373     		strb	r3, [r4, #12]
  69:Core/Src/main.c ****   CAN_TxMsg.type = DATA_FRAME;
 249              		.loc 1 69 3 is_stmt 1 view .LVU63
  69:Core/Src/main.c ****   CAN_TxMsg.type = DATA_FRAME;
 250              		.loc 1 69 20 is_stmt 0 view .LVU64
 251 0010 0025     		movs	r5, #0
 252 0012 6573     		strb	r5, [r4, #13]
ARM GAS  /tmp/ccYF0Pe4.s 			page 12


  70:Core/Src/main.c ****   CAN_TxMsg.data[0] = 0x004;
 253              		.loc 1 70 3 is_stmt 1 view .LVU65
  70:Core/Src/main.c ****   CAN_TxMsg.data[0] = 0x004;
 254              		.loc 1 70 18 is_stmt 0 view .LVU66
 255 0014 A573     		strb	r5, [r4, #14]
  71:Core/Src/main.c ****   CAN_TxMsg.data[1] = 0x004;
 256              		.loc 1 71 3 is_stmt 1 view .LVU67
  71:Core/Src/main.c ****   CAN_TxMsg.data[1] = 0x004;
 257              		.loc 1 71 21 is_stmt 0 view .LVU68
 258 0016 0423     		movs	r3, #4
 259 0018 2371     		strb	r3, [r4, #4]
  72:Core/Src/main.c ****   CAN_TxMsg.data[2] = 0x004;
 260              		.loc 1 72 3 is_stmt 1 view .LVU69
  72:Core/Src/main.c ****   CAN_TxMsg.data[2] = 0x004;
 261              		.loc 1 72 21 is_stmt 0 view .LVU70
 262 001a 6371     		strb	r3, [r4, #5]
  73:Core/Src/main.c ****   CAN_TxMsg.data[3] = 0x004;
 263              		.loc 1 73 3 is_stmt 1 view .LVU71
  73:Core/Src/main.c ****   CAN_TxMsg.data[3] = 0x004;
 264              		.loc 1 73 21 is_stmt 0 view .LVU72
 265 001c A371     		strb	r3, [r4, #6]
  74:Core/Src/main.c ****   CAN_TxMsg.data[4] = 0x004;
 266              		.loc 1 74 3 is_stmt 1 view .LVU73
  74:Core/Src/main.c ****   CAN_TxMsg.data[4] = 0x004;
 267              		.loc 1 74 21 is_stmt 0 view .LVU74
 268 001e E371     		strb	r3, [r4, #7]
  75:Core/Src/main.c ****   CAN_TxMsg.data[5] = 0x004;
 269              		.loc 1 75 3 is_stmt 1 view .LVU75
  75:Core/Src/main.c ****   CAN_TxMsg.data[5] = 0x004;
 270              		.loc 1 75 21 is_stmt 0 view .LVU76
 271 0020 2372     		strb	r3, [r4, #8]
  76:Core/Src/main.c ****   CAN_TxMsg.data[6] = 0x004;
 272              		.loc 1 76 3 is_stmt 1 view .LVU77
  76:Core/Src/main.c ****   CAN_TxMsg.data[6] = 0x004;
 273              		.loc 1 76 21 is_stmt 0 view .LVU78
 274 0022 6372     		strb	r3, [r4, #9]
  77:Core/Src/main.c ****   CAN_TxMsg.data[7] = 0x004;
 275              		.loc 1 77 3 is_stmt 1 view .LVU79
  77:Core/Src/main.c ****   CAN_TxMsg.data[7] = 0x004;
 276              		.loc 1 77 21 is_stmt 0 view .LVU80
 277 0024 A372     		strb	r3, [r4, #10]
  78:Core/Src/main.c **** 
 278              		.loc 1 78 3 is_stmt 1 view .LVU81
  78:Core/Src/main.c **** 
 279              		.loc 1 78 21 is_stmt 0 view .LVU82
 280 0026 E372     		strb	r3, [r4, #11]
  85:Core/Src/main.c **** 
 281              		.loc 1 85 3 is_stmt 1 view .LVU83
 282 0028 FFF7FEFF 		bl	HAL_Init
 283              	.LVL5:
  92:Core/Src/main.c **** 
 284              		.loc 1 92 3 view .LVU84
 285 002c FFF7FEFF 		bl	SystemClock_Config
 286              	.LVL6:
  99:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 287              		.loc 1 99 3 view .LVU85
 288 0030 FFF7FEFF 		bl	MX_GPIO_Init
ARM GAS  /tmp/ccYF0Pe4.s 			page 13


 289              	.LVL7:
 101:Core/Src/main.c ****   clock_enable();
 290              		.loc 1 101 3 view .LVU86
 291 0034 FFF7FEFF 		bl	led_init
 292              	.LVL8:
 102:Core/Src/main.c ****   gpio_enable();
 293              		.loc 1 102 3 view .LVU87
 294 0038 FFF7FEFF 		bl	clock_enable
 295              	.LVL9:
 103:Core/Src/main.c ****   can_init();
 296              		.loc 1 103 3 view .LVU88
 297 003c FFF7FEFF 		bl	gpio_enable
 298              	.LVL10:
 104:Core/Src/main.c ****   can_filtre_ayarlama_takay03(0x6FF, 0);
 299              		.loc 1 104 3 view .LVU89
 300 0040 FFF7FEFF 		bl	can_init
 301              	.LVL11:
 105:Core/Src/main.c ****   Set_TxMailBox(0, CAN_TxMsg);
 302              		.loc 1 105 3 view .LVU90
 303 0044 2946     		mov	r1, r5
 304 0046 3046     		mov	r0, r6
 305 0048 FFF7FEFF 		bl	can_filtre_ayarlama_takay03
 306              	.LVL12:
 106:Core/Src/main.c ****   CAN1->RF0R |= CAN_RF0R_RFOM0;                    // Release FIFO 0 output mailbox
 307              		.loc 1 106 3 view .LVU91
 308 004c E368     		ldr	r3, [r4, #12]
 309 004e 0093     		str	r3, [sp]
 310 0050 94E80E00 		ldm	r4, {r1, r2, r3}
 311 0054 2846     		mov	r0, r5
 312 0056 FFF7FEFF 		bl	Set_TxMailBox
 313              	.LVL13:
 107:Core/Src/main.c **** 
 314              		.loc 1 107 3 view .LVU92
 107:Core/Src/main.c **** 
 315              		.loc 1 107 7 is_stmt 0 view .LVU93
 316 005a 054A     		ldr	r2, .L16+4
 317 005c D368     		ldr	r3, [r2, #12]
 107:Core/Src/main.c **** 
 318              		.loc 1 107 14 view .LVU94
 319 005e 43F02003 		orr	r3, r3, #32
 320 0062 D360     		str	r3, [r2, #12]
 109:Core/Src/main.c ****   /* USER CODE END 2 */
 321              		.loc 1 109 3 is_stmt 1 view .LVU95
 322 0064 FFF7FEFF 		bl	can_mesaj_gonderla
 323              	.LVL14:
 324              	.L14:
 113:Core/Src/main.c ****   {
 325              		.loc 1 113 3 view .LVU96
 119:Core/Src/main.c ****   /* USER CODE END 3 */
 326              		.loc 1 119 3 view .LVU97
 113:Core/Src/main.c ****   {
 327              		.loc 1 113 9 view .LVU98
 328 0068 FEE7     		b	.L14
 329              	.L17:
 330 006a 00BF     		.align	2
 331              	.L16:
 332 006c 00000000 		.word	CAN_TxMsg
ARM GAS  /tmp/ccYF0Pe4.s 			page 14


 333 0070 00640040 		.word	1073767424
 334              		.cfi_endproc
 335              	.LFE65:
 337              		.text
 338              	.Letext0:
 339              		.file 3 "/home/bugraaa/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 340              		.file 4 "/home/bugraaa/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 341              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 342              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 343              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 344              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 345              		.file 9 "Core/Inc/can_init.h"
 346              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 347              		.file 11 "<built-in>"
ARM GAS  /tmp/ccYF0Pe4.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccYF0Pe4.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccYF0Pe4.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccYF0Pe4.s:72     .text.MX_GPIO_Init:0000002c $d
     /tmp/ccYF0Pe4.s:77     .text.Error_Handler:00000000 $t
     /tmp/ccYF0Pe4.s:83     .text.Error_Handler:00000000 Error_Handler
     /tmp/ccYF0Pe4.s:115    .text.SystemClock_Config:00000000 $t
     /tmp/ccYF0Pe4.s:121    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccYF0Pe4.s:222    .text.main:00000000 $t
     /tmp/ccYF0Pe4.s:228    .text.main:00000000 main
     /tmp/ccYF0Pe4.s:332    .text.main:0000006c $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
led_init
clock_enable
gpio_enable
can_init
can_filtre_ayarlama_takay03
Set_TxMailBox
can_mesaj_gonderla
CAN_TxMsg
