<module name="McPDM_DSP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCPDM_REVISION" acronym="MCPDM_REVISION" offset="0x0" width="32" description="IP revision identifier (X.Y.R) used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="TI internal data" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="MCPDM_SYSCONFIG" acronym="MCPDM_SYSCONFIG" offset="0x10" width="32" description="This register allows controlling various parameters of the OCP interface.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the idle mode." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDLEMODE_0" description="Force- idle. idle request is acknowledged unconditionally and immediately. No wake-up capability."/>
      <bitenum value="1" id="1" token="IDLEMODE_1" description="No-idle. Idle request is never acknowledged. No wake-up capability."/>
      <bitenum value="2" id="2" token="IDLEMODE_2" description="Smart-idle. The acknowledgment to an idle request is given based on the internal activity. No wake-up capability."/>
      <bitenum value="3" id="3" token="IDLEMODE_3" description="Idle request acknowledged pending internal conditions, asynchronous wake-up enabled. Wakeup capability."/>
    </bitfield>
    <bitfield id="FREEMU" width="1" begin="1" end="1" resetval="0" description="Sensitivity to emulation (debug) suspend input signal." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FREEMU_0" description="McPDM module is sensitive to emulation suspend."/>
      <bitenum value="1" id="1" token="FREEMU_1" description="McPDM module is not sensitive to emulation suspend."/>
    </bitfield>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0" description="McPDM software Reset." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SOFTRESET_0_w" description="No Action"/>
      <bitenum value="0" id="0" token="SOFTRESET_0_r" description="No ongoing software reset"/>
      <bitenum value="1" id="1" token="SOFTRESET_1_r" description="Reset is ongoing"/>
      <bitenum value="1" id="1" token="SOFTRESET_1_w" description="Start software reset"/>
    </bitfield>
  </register>
  <register id="MCPDM_IRQSTATUS_RAW" acronym="MCPDM_IRQSTATUS_RAW" offset="0x24" width="32" description="Interrupt request raw status register (for debug purpose).">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="UP_IRQ_FULL" width="1" begin="11" end="11" resetval="0" description="FIFO-uplink-full signal appears when a write access is performed and the FIFO uplink is already full." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_FULL_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="UP_IRQ_FULL_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_FULL_1_w" description="Set the event (for debug)"/>
      <bitenum value="1" id="1" token="UP_IRQ_FULL_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="UP_IRQ_ALST_FULL" width="1" begin="10" end="10" resetval="0" description="FIFO uplink almost-full signal appears when the FIFO uplink contains (FIFO uplink size &#8211; 1) elements." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_ALST_FULL_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="UP_IRQ_ALST_FULL_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_ALST_FULL_1_w" description="Set the event (for debug)"/>
      <bitenum value="1" id="1" token="UP_IRQ_ALST_FULL_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="UP_IRQ_EMPTY" width="1" begin="9" end="9" resetval="0" description="FIFO uplink empty signal appears when a read access is done and FIFO uplink already empty." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_EMPTY_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="UP_IRQ_EMPTY_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_EMPTY_1_w" description="Set the event (for debug)"/>
      <bitenum value="1" id="1" token="UP_IRQ_EMPTY_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="UP_IRQ" width="1" begin="8" end="8" resetval="0" description="FIFO uplink interrupt appears when the number of data present in the FIFO uplink has reached the value of the FIFO uplink threshold." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="UP_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_1_w" description="Set the event (for debug)"/>
      <bitenum value="1" id="1" token="UP_IRQ_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DN_IRQ_FULL" width="1" begin="3" end="3" resetval="0" description="FIFO downlink full signal appears when the FIFO uplink is full and another a write access is performed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_FULL_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DN_IRQ_FULL_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_FULL_1_w" description="Set the event (for debug)"/>
      <bitenum value="1" id="1" token="DN_IRQ_FULL_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="DN_IRQ_ALST_EMPTY" width="1" begin="2" end="2" resetval="0" description="FIFO downlink almost empty signal appears when the FIFO downlink contains only one element." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_ALST_EMPTY_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DN_IRQ_ALST_EMPTY_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_ALST_EMPTY_1_w" description="Set the event (for debug)"/>
      <bitenum value="1" id="1" token="DN_IRQ_ALST_EMPTY_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="DN_IRQ_EMPTY" width="1" begin="1" end="1" resetval="0" description="FIFO-downlink-empty signal appears when read access is performed and FIFO downlink is already empty." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_EMPTY_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DN_IRQ_EMPTY_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_EMPTY_1_w" description="Set the event (for debug)"/>
      <bitenum value="1" id="1" token="DN_IRQ_EMPTY_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="DN_IRQ" width="1" begin="0" end="0" resetval="0" description="FIFO downlink status is set when the number of data is below the FIFO downlink threshold value." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DN_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_1_w" description="Set the event (for debug)"/>
      <bitenum value="1" id="1" token="DN_IRQ_1_r" description="Event pending"/>
    </bitfield>
  </register>
  <register id="MCPDM_IRQSTATUS" acronym="MCPDM_IRQSTATUS" offset="0x28" width="32" description="Interrupt request status register.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="UP_IRQ_FULL" width="1" begin="11" end="11" resetval="0" description="FIFO-uplink-full signal appears when a write access is performed and the FIFO uplink is already full." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_FULL_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="UP_IRQ_FULL_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_FULL_1_w" description="Clear pending event"/>
      <bitenum value="1" id="1" token="UP_IRQ_FULL_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="UP_IRQ_ALST_FULL" width="1" begin="10" end="10" resetval="0" description="FIFO uplink almost-full signal appears when the FIFO uplink contains (FIFO uplink size &#8211; 1) elements." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_ALST_FULL_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="UP_IRQ_ALST_FULL_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_ALST_FULL_1_w" description="Clear pending event"/>
      <bitenum value="1" id="1" token="UP_IRQ_ALST_FULL_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="UP_IRQ_EMPTY" width="1" begin="9" end="9" resetval="0" description="FIFO uplink empty signal appears when a read access is done and FIFO uplink already empty." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_EMPTY_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="UP_IRQ_EMPTY_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_EMPTY_1_w" description="Clear pending event"/>
      <bitenum value="1" id="1" token="UP_IRQ_EMPTY_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="UP_IRQ" width="1" begin="8" end="8" resetval="0" description="FIFO uplink interrupt appears when the number of data present in the FIFO uplink has reached the value of the FIFO uplink threshold." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="UP_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_1_w" description="Clear pending event"/>
      <bitenum value="1" id="1" token="UP_IRQ_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DN_IRQ_FULL" width="1" begin="3" end="3" resetval="0" description="FIFO downlink full signal appears when the FIFO uplink is full and another a write access is performed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_FULL_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DN_IRQ_FULL_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_FULL_1_w" description="Clear pending event"/>
      <bitenum value="1" id="1" token="DN_IRQ_FULL_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="DN_IRQ_ALST_EMPTY" width="1" begin="2" end="2" resetval="0" description="FIFO downlink almost empty signal appears when the FIFO downlink contains only one element." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_ALST_EMPTY_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DN_IRQ_ALST_EMPTY_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_ALST_EMPTY_1_w" description="Clear pending event"/>
      <bitenum value="1" id="1" token="DN_IRQ_ALST_EMPTY_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="DN_IRQ_EMPTY" width="1" begin="1" end="1" resetval="0" description="FIFO-downlink-empty signal appears when read access is performed and FIFO downlink is already empty." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DN_IRQ_EMPTY_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DN_IRQ_EMPTY_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_EMPTY_1_w" description="Clear pending event"/>
      <bitenum value="1" id="1" token="DN_IRQ_EMPTY_1_r" description="Event pending"/>
    </bitfield>
    <bitfield id="DN_IRQ" width="1" begin="0" end="0" resetval="0" description="FIFO downlink status is set when the number of data is below the FIFO downlink threshold value." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DN_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_1_w" description="Clear pending event"/>
      <bitenum value="1" id="1" token="DN_IRQ_1_r" description="Event pending"/>
    </bitfield>
  </register>
  <register id="MCPDM_IRQENABLE_SET" acronym="MCPDM_IRQENABLE_SET" offset="0x2C" width="32" description="Interrupt request enable set register.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="UP_IRQ_FULL_MASK" width="1" begin="11" end="11" resetval="0" description="FIFO-uplink-full event interrupt enabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_FULL_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="UP_IRQ_FULL_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_FULL_MASK_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="UP_IRQ_FULL_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="UP_IRQ_ALST_FULL_MASK" width="1" begin="10" end="10" resetval="0" description="FIFO-uplink-almost-full event interrupt enabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_ALST_FULL_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="UP_IRQ_ALST_FULL_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_ALST_FULL_MASK_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="UP_IRQ_ALST_FULL_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="UP_IRQ_EMPTY_MASK" width="1" begin="9" end="9" resetval="0" description="FIFO-uplink-empty event interrupt enabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_EMPTY_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="UP_IRQ_EMPTY_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_EMPTY_MASK_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="UP_IRQ_EMPTY_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="UP_IRQ_MASK" width="1" begin="8" end="8" resetval="0" description="FIFO-uplink-read-request event interrupt enabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="UP_IRQ_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_MASK_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="UP_IRQ_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DN_IRQ_FULL_MASK" width="1" begin="3" end="3" resetval="0" description="FIFO-downlink-full event interrupt enabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_FULL_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DN_IRQ_FULL_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_FULL_MASK_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="DN_IRQ_FULL_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DN_IRQ_ALST_EMPTY_MASK" width="1" begin="2" end="2" resetval="0" description="FIFO downlink almost-empty event interrupt enabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_ALST_EMPTY_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DN_IRQ_ALST_EMPTY_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_ALST_EMPTY_MASK_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="DN_IRQ_ALST_EMPTY_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DN_IRQ_EMPTY_MASK" width="1" begin="1" end="1" resetval="0" description="FIFO-downlink-empty event interrupt enabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_EMPTY_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DN_IRQ_EMPTY_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_EMPTY_MASK_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="DN_IRQ_EMPTY_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DN_IRQ_MASK" width="1" begin="0" end="0" resetval="0" description="FIFO downlink write-request event interrupt enabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DN_IRQ_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_MASK_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="DN_IRQ_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
  </register>
  <register id="MCPDM_IRQENABLE_CLR" acronym="MCPDM_IRQENABLE_CLR" offset="0x30" width="32" description="Interrupt request enable clear register.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="UP_IRQ_FULL_MASK" width="1" begin="11" end="11" resetval="0" description="FIFO-uplink-full event interrupt disabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_FULL_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="UP_IRQ_FULL_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_FULL_MASK_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="UP_IRQ_FULL_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="UP_IRQ_ALST_FULL_MASK" width="1" begin="10" end="10" resetval="0" description="FIFO-uplink-almost-full event interrupt disabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_ALST_FULL_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="UP_IRQ_ALST_FULL_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_ALST_FULL_MASK_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="UP_IRQ_ALST_FULL_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="UP_IRQ_EMPTY_MASK" width="1" begin="9" end="9" resetval="0" description="FIFO-uplink-empty event interrupt disabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_EMPTY_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="UP_IRQ_EMPTY_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_EMPTY_MASK_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="UP_IRQ_EMPTY_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="UP_IRQ_MASK" width="1" begin="8" end="8" resetval="0" description="FIFO-uplink-read-request event interrupt disabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="UP_IRQ_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="UP_IRQ_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="UP_IRQ_MASK_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="UP_IRQ_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DN_IRQ_FULL_MASK" width="1" begin="3" end="3" resetval="0" description="FIFO-downlink-full event interrupt disabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_FULL_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DN_IRQ_FULL_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_FULL_MASK_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="DN_IRQ_FULL_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DN_IRQ_ALST_EMPTY_MASK" width="1" begin="2" end="2" resetval="0" description="FIFO downlink almost-empty event interrupt disabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_ALST_EMPTY_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DN_IRQ_ALST_EMPTY_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_ALST_EMPTY_MASK_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="DN_IRQ_ALST_EMPTY_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DN_IRQ_EMPTY_MASK" width="1" begin="1" end="1" resetval="0" description="FIFO-downlink-empty event interrupt disabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_EMPTY_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DN_IRQ_EMPTY_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_EMPTY_MASK_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="DN_IRQ_EMPTY_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DN_IRQ_MASK" width="1" begin="0" end="0" resetval="0" description="FIFO downlink write-request event interrupt disabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_IRQ_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DN_IRQ_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DN_IRQ_MASK_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="DN_IRQ_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
  </register>
  <register id="MCPDM_IRQWAKEEN" acronym="MCPDM_IRQWAKEEN" offset="0x34" width="32" description="Interrupt request wake-up enable register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="IRQ_WAKEUP_UP_EN" width="1" begin="1" end="1" resetval="1" description="Enabling/disabling bit for wake-up request generation upon a FIFO-uplink-read-request event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IRQ_WAKEUP_UP_EN_0" description="Disable the wake-up request generation"/>
      <bitenum value="1" id="1" token="IRQ_WAKEUP_UP_EN_1" description="Enable the wake-up request generation"/>
    </bitfield>
    <bitfield id="IRQ_WAKEUP_DN_EN" width="1" begin="0" end="0" resetval="1" description="Enabling/disabling bit for wake-up by FIFO downlink write-request event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IRQ_WAKEUP_DN_EN_0" description="Disable the wake-up request generation"/>
      <bitenum value="1" id="1" token="IRQ_WAKEUP_DN_EN_1" description="Enable the wake-up request generation"/>
    </bitfield>
  </register>
  <register id="MCPDM_DMAENABLE_SET" acronym="MCPDM_DMAENABLE_SET" offset="0x38" width="32" description="DMA request enable set register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_UP_ENABLE" width="1" begin="1" end="1" resetval="0" description="Uplink path DMA request generation enabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMA_UP_ENABLE_0_r" description="DMA request disabled"/>
      <bitenum value="0" id="0" token="DMA_UP_ENABLE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMA_UP_ENABLE_1_w" description="Enable DMA request"/>
      <bitenum value="1" id="1" token="DMA_UP_ENABLE_1_r" description="DMA request enabled"/>
    </bitfield>
    <bitfield id="DMA_DN_ENABLE" width="1" begin="0" end="0" resetval="0" description="Downlink path DMA request generation enabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMA_DN_ENABLE_0_r" description="DMA request disabled"/>
      <bitenum value="0" id="0" token="DMA_DN_ENABLE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMA_DN_ENABLE_1_w" description="Enable DMA request"/>
      <bitenum value="1" id="1" token="DMA_DN_ENABLE_1_r" description="DMA request enabled"/>
    </bitfield>
  </register>
  <register id="MCPDM_DMAENABLE_CLR" acronym="MCPDM_DMAENABLE_CLR" offset="0x3C" width="32" description="DMA request enable clear register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_UP_ENABLE" width="1" begin="1" end="1" resetval="0" description="Uplink path DMA request generation disabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMA_UP_ENABLE_0_r" description="DMA request disabled"/>
      <bitenum value="0" id="0" token="DMA_UP_ENABLE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMA_UP_ENABLE_1_w" description="Disable DMA request"/>
      <bitenum value="1" id="1" token="DMA_UP_ENABLE_1_r" description="DMA request enabled"/>
    </bitfield>
    <bitfield id="DMA_DN_ENABLE" width="1" begin="0" end="0" resetval="0" description="Downlink path DMA request generation disabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMA_DN_ENABLE_0_r" description="DMA request disabled"/>
      <bitenum value="0" id="0" token="DMA_DN_ENABLE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMA_DN_ENABLE_1_w" description="Disable DMA request"/>
      <bitenum value="1" id="1" token="DMA_DN_ENABLE_1_r" description="DMA request enabled"/>
    </bitfield>
  </register>
  <register id="MCPDM_DMAWAKEEN" acronym="MCPDM_DMAWAKEEN" offset="0x40" width="32" description="DMA request wake-up enable register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_WAKEUP_UP_EN" width="1" begin="1" end="1" resetval="1" description="Enabling/disabling bit for wake-up request generation upon an uplink path DMA request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMA_WAKEUP_UP_EN_0" description="Disable the wake-up request generation"/>
      <bitenum value="1" id="1" token="DMA_WAKEUP_UP_EN_1" description="Enable the wake-up request generation"/>
    </bitfield>
    <bitfield id="DMA_WAKEUP_DN_EN" width="1" begin="0" end="0" resetval="1" description="Enabling/disabling bit for wake-up request generation upon a downlink path DMA request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMA_WAKEUP_DN_EN_0" description="Disable the wake-up request generation"/>
      <bitenum value="1" id="1" token="DMA_WAKEUP_DN_EN_1" description="Enable the wake-up request generation"/>
    </bitfield>
  </register>
  <register id="MCPDM_CTRL" acronym="MCPDM_CTRL" offset="0x44" width="32" description="MCPDM control register.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_EN" width="1" begin="14" end="14" resetval="0" description="This bit is used to enable or disable the pulse-density modulator watchdog logic.0x0: Disabled (default after reset)0x1: Enabled" range="" rwaccess="RW"/>
    <bitfield id="DIV_SEL" width="1" begin="13" end="13" resetval="0" description="Multiply by 2 the FS of the uplink path0x0: FS = 88.2 kHz, or 96 kHz0x1: FS = 176.4 kHz, or 192 kHz" range="" rwaccess="RW"/>
    <bitfield id="SW_DN_RST" width="1" begin="12" end="12" resetval="0" description="Software reset of the downlink path." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SW_DN_RST_0" description="Downlink path is out of reset."/>
      <bitenum value="1" id="1" token="SW_DN_RST_1" description="Reset of the downlink path"/>
    </bitfield>
    <bitfield id="SW_UP_RST" width="1" begin="11" end="11" resetval="0" description="Software reset of the uplink path." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SW_UP_RST_0" description="Uplink path is out of reset."/>
      <bitenum value="1" id="1" token="SW_UP_RST_1" description="Reset of the uplink path"/>
    </bitfield>
    <bitfield id="STATUS_INT" width="1" begin="10" end="10" resetval="0" description="Status channel enabling/disabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STATUS_INT_0" description="Status channel is disabled."/>
      <bitenum value="1" id="1" token="STATUS_INT_1" description="Status channel is enabled."/>
    </bitfield>
    <bitfield id="CMD_INT" width="1" begin="9" end="9" resetval="0" description="Command channel enabling/disabling bit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CMD_INT_0" description="Command channel is disabled."/>
      <bitenum value="1" id="1" token="CMD_INT_1" description="Command channel is enabled."/>
    </bitfield>
    <bitfield id="PDMOUTFORMAT" width="1" begin="8" end="8" resetval="0" description="Audio format selection:" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PDMOUTFORMAT_0" description="Left justification with eight 0-bit padding added for the less significant bits"/>
      <bitenum value="1" id="1" token="PDMOUTFORMAT_1" description="Right justification with sign bit extended to the 8 MSBs"/>
    </bitfield>
    <bitfield id="PDM_DN5_EN" width="1" begin="7" end="7" resetval="0" description="Audio downlink channel 5 enabling/disabling bit" range="" rwaccess="RW"/>
    <bitfield id="PDM_DN4_EN" width="1" begin="6" end="6" resetval="0" description="Audio downlink channel 4 enabling/disabling bit" range="" rwaccess="RW"/>
    <bitfield id="PDM_DN3_EN" width="1" begin="5" end="5" resetval="0" description="Audio downlink channel 3 enabling/disabling bit" range="" rwaccess="RW"/>
    <bitfield id="PDM_DN2_EN" width="1" begin="4" end="4" resetval="0" description="Audio downlink channel 2 enabling/disabling bit" range="" rwaccess="RW"/>
    <bitfield id="PDM_DN1_EN" width="1" begin="3" end="3" resetval="0" description="Audio downlink channel 1 enabling/disabling bit" range="" rwaccess="RW"/>
    <bitfield id="PDM_UP3_EN" width="1" begin="2" end="2" resetval="0" description="Audio uplink channel 3 enabling/disabling bit" range="" rwaccess="RW"/>
    <bitfield id="PDM_UP2_EN" width="1" begin="1" end="1" resetval="0" description="Audio uplink channel 2 enabling/disabling bit" range="" rwaccess="RW"/>
    <bitfield id="PDM_UP1_EN" width="1" begin="0" end="0" resetval="0" description="Audio uplink channel 1 enabling/disabling bit" range="" rwaccess="RW"/>
  </register>
  <register id="MCPDM_DN_DATA" acronym="MCPDM_DN_DATA" offset="0x48" width="32" description="Downlink path data register.">
    <bitfield id="DN_DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="Downlink path data value" range="" rwaccess="RW"/>
  </register>
  <register id="MCPDM_UP_DATA" acronym="MCPDM_UP_DATA" offset="0x4C" width="32" description="Uplink path data register.">
    <bitfield id="UP_DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="Uplink path data value" range="" rwaccess="R"/>
  </register>
  <register id="MCPDM_FIFO_CTRL_DN" acronym="MCPDM_FIFO_CTRL_DN" offset="0x50" width="32" description="FIFO downlink control register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DN_TRESH" width="4" begin="3" end="0" resetval="0x2" description="FIFO downlink threshold value" range="" rwaccess="RW"/>
  </register>
  <register id="MCPDM_FIFO_CTRL_UP" acronym="MCPDM_FIFO_CTRL_UP" offset="0x54" width="32" description="FIFO uplink control register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="UP_TRESH" width="4" begin="3" end="0" resetval="0x2" description="FIFO uplink threshold value" range="" rwaccess="RW"/>
  </register>
  <register id="MCPDM_DN_OFFSET" acronym="MCPDM_DN_OFFSET" offset="0x58" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DN_OFST_RX2" width="5" begin="13" end="9" resetval="0x00" description="Offset value for the audio downlink channel 2" range="" rwaccess="RW"/>
    <bitfield id="DN_OFST_RX2_EN" width="1" begin="8" end="8" resetval="0" description="Offset cancellation feature enabling/disabling bit for the audio downlink channel 2." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_OFST_RX2_EN_0" description="Offset cancellation disabled."/>
      <bitenum value="1" id="1" token="DN_OFST_RX2_EN_1" description="Offset cancellation enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DN_OFST_RX1" width="5" begin="5" end="1" resetval="0x00" description="Offset value for the audio downlink channel 1" range="" rwaccess="RW"/>
    <bitfield id="DN_OFST_RX1_EN" width="1" begin="0" end="0" resetval="0" description="Offset cancellation feature enabling/disabling bit for the audio downlink channel 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DN_OFST_RX1_EN_0" description="Offset cancellation disabled."/>
      <bitenum value="1" id="1" token="DN_OFST_RX1_EN_1" description="Offset cancellation enabled."/>
    </bitfield>
  </register>
</module>
