Classic Timing Analyzer report for Lab1
Sat Feb 27 14:05:05 2021
Quartus II 64-Bit Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 6.547 ns    ; b[1] ; sum[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EPM2210F324C3      ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                              ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                              ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 6.547 ns        ; b[1] ; sum[2] ;
; N/A   ; None              ; 6.340 ns        ; a[2] ; sum[2] ;
; N/A   ; None              ; 6.194 ns        ; b[1] ; sum[3] ;
; N/A   ; None              ; 6.194 ns        ; b[1] ; c_out  ;
; N/A   ; None              ; 6.191 ns        ; a[1] ; sum[2] ;
; N/A   ; None              ; 6.104 ns        ; b[0] ; sum[2] ;
; N/A   ; None              ; 5.973 ns        ; a[0] ; sum[2] ;
; N/A   ; None              ; 5.838 ns        ; a[1] ; sum[3] ;
; N/A   ; None              ; 5.838 ns        ; a[1] ; c_out  ;
; N/A   ; None              ; 5.751 ns        ; b[0] ; sum[3] ;
; N/A   ; None              ; 5.751 ns        ; b[0] ; c_out  ;
; N/A   ; None              ; 5.724 ns        ; a[2] ; sum[3] ;
; N/A   ; None              ; 5.724 ns        ; a[2] ; c_out  ;
; N/A   ; None              ; 5.683 ns        ; b[2] ; sum[2] ;
; N/A   ; None              ; 5.676 ns        ; a[0] ; sum[0] ;
; N/A   ; None              ; 5.620 ns        ; a[0] ; sum[3] ;
; N/A   ; None              ; 5.620 ns        ; a[0] ; c_out  ;
; N/A   ; None              ; 5.470 ns        ; b[0] ; sum[0] ;
; N/A   ; None              ; 5.178 ns        ; b[2] ; sum[3] ;
; N/A   ; None              ; 5.177 ns        ; b[2] ; c_out  ;
; N/A   ; None              ; 5.137 ns        ; b[1] ; sum[1] ;
; N/A   ; None              ; 5.082 ns        ; b[3] ; sum[3] ;
; N/A   ; None              ; 5.081 ns        ; b[3] ; c_out  ;
; N/A   ; None              ; 4.444 ns        ; a[1] ; sum[1] ;
; N/A   ; None              ; 4.364 ns        ; a[3] ; sum[3] ;
; N/A   ; None              ; 4.363 ns        ; a[3] ; c_out  ;
; N/A   ; None              ; 4.226 ns        ; a[0] ; sum[1] ;
; N/A   ; None              ; 4.028 ns        ; b[0] ; sum[1] ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Sat Feb 27 14:04:58 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab1 -c Lab1
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Longest tpd from source pin "b[1]" to destination pin "sum[2]" is 6.547 ns
    Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_P10; Fanout = 2; PIN Node = 'b[1]'
    Info: 2: + IC(2.138 ns) + CELL(0.125 ns) = 2.971 ns; Loc. = LC_X11_Y13_N8; Fanout = 2; COMB Node = 'summator:inst9|inst7~1'
    Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.287 ns; Loc. = LC_X11_Y13_N9; Fanout = 1; COMB Node = 'summator:inst10|inst6~13'
    Info: 4: + IC(1.806 ns) + CELL(1.454 ns) = 6.547 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'sum[2]'
    Info: Total cell delay = 2.412 ns ( 36.84 % )
    Info: Total interconnect delay = 4.135 ns ( 63.16 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 4348 megabytes of memory during processing
    Info: Processing ended: Sat Feb 27 14:05:05 2021
    Info: Elapsed time: 00:00:07


