design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
core,core,matrix_config_8,flow failed,0h9m8s0ms,0h6m34s0ms,112013.74470144193,0.08419601662500001,50406.18511564887,46.63,-1,896.24,3109,0,0,0,0,0,0,91031,0,0,0,-1,-1,154959,31785,0.0,-1,-1,-1,-0.81,0.0,-1,-1,-1,-4.74,119563704.0,0.0,51.74,51.4,21.17,18.91,2.32,3052,7582,207,4737,0,0,0,3546,55,106,66,140,471,137,40,681,615,477,24,3235,1071,0,1567,4244,10117,74446.40000000001,-1,-1,-1,0.0053,0.00434,2.53e-08,-1,-1,-1,8.56,10.81,92.50693802035153,10,1,45,153.18,153.6,0.3,1,0.55,0,sky130_fd_sc_hd,10,AREA 0
