<<<<<<< HEAD
# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do arm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
<<<<<<< HEAD
# vlog -sv -work work +incdir+C:/arm/ALU/Modules {C:/arm/ALU/Modules/mux2a4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:59 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm/ALU/Modules" C:/arm/ALU/Modules/mux2a4.sv 
# -- Compiling module mux2a4
# 
# Top level modules:
# 	mux2a4
# End time: 20:53:59 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm/ALU/Flags {C:/arm/ALU/Flags/flag_overflow.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:59 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm/ALU/Flags" C:/arm/ALU/Flags/flag_overflow.sv 
# -- Compiling module flag_overflow
# 
# Top level modules:
# 	flag_overflow
# End time: 20:54:00 on Aug 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm/ALU/Flags {C:/arm/ALU/Flags/flag_negativo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:00 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm/ALU/Flags" C:/arm/ALU/Flags/flag_negativo.sv 
# -- Compiling module flag_negativo
# 
# Top level modules:
# 	flag_negativo
# End time: 20:54:00 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm/ALU/Flags {C:/arm/ALU/Flags/flag_cero.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:00 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm/ALU/Flags" C:/arm/ALU/Flags/flag_cero.sv 
# -- Compiling module flag_cero
# 
# Top level modules:
# 	flag_cero
# End time: 20:54:00 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm/ALU/Flags {C:/arm/ALU/Flags/flag_carry.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:00 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm/ALU/Flags" C:/arm/ALU/Flags/flag_carry.sv 
# -- Compiling module flag_carry
# 
# Top level modules:
# 	flag_carry
# End time: 20:54:00 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm/ALU/Operaciones {C:/arm/ALU/Operaciones/sumador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:00 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm/ALU/Operaciones" C:/arm/ALU/Operaciones/sumador.sv 
# -- Compiling module sumador
# 
# Top level modules:
# 	sumador
# End time: 20:54:01 on Aug 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm/ALU/Operaciones {C:/arm/ALU/Operaciones/restador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm/ALU/Operaciones" C:/arm/ALU/Operaciones/restador.sv 
# -- Compiling module restador
# 
# Top level modules:
# 	restador
# End time: 20:54:01 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm/ALU/Operaciones {C:/arm/ALU/Operaciones/corrimiento_circular.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm/ALU/Operaciones" C:/arm/ALU/Operaciones/corrimiento_circular.sv 
# -- Compiling module corrimiento_circular
# 
# Top level modules:
# 	corrimiento_circular
# End time: 20:54:01 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm/ALU/Operaciones {C:/arm/ALU/Operaciones/compuerta_xor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm/ALU/Operaciones" C:/arm/ALU/Operaciones/compuerta_xor.sv 
# -- Compiling module compuerta_xor
# 
# Top level modules:
# 	compuerta_xor
# End time: 20:54:01 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm/ALU {C:/arm/ALU/unidad_logico_aritmetica.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm/ALU" C:/arm/ALU/unidad_logico_aritmetica.sv 
# -- Compiling module unidad_logico_aritmetica
# 
# Top level modules:
# 	unidad_logico_aritmetica
# End time: 20:54:01 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 20:54:02 on Aug 03,2020, Elapsed time: 0:00:00
=======
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/Tests {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/dataMem_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:58 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/dataMem_tb.sv 
# -- Compiling module dataMem_tb
# 
# Top level modules:
# 	dataMem_tb
# End time: 15:08:58 on Aug 02,2020, Elapsed time: 0:00:00
>>>>>>> master
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/Modules {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/dataMem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 20:54:02 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 20:54:02 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 20:54:02 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/condlogic.sv 
# -- Compiling module condlogic
# 
# Top level modules:
# 	condlogic
# End time: 20:54:03 on Aug 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/condcheck.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/condcheck.sv 
# -- Compiling module condcheck
# 
# Top level modules:
# 	condcheck
# End time: 20:54:03 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 20:54:03 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:54:03 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:54:03 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 20:54:04 on Aug 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 20:54:04 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 20:54:04 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 20:54:04 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:54:05 on Aug 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:05 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:54:05 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/arm {C:/arm/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:05 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 20:54:05 on Aug 03,2020, Elapsed time: 0:00:00
=======
# Start time: 15:08:58 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/dataMem.sv 
# -- Compiling module dataMem
# 
# Top level modules:
# 	dataMem
# End time: 15:08:59 on Aug 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.dataMem_tb
# vsim work.dataMem_tb 
# Start time: 15:09:01 on Aug 02,2020
# Loading sv_std.std
# Loading work.dataMem_tb
# Loading work.dataMem
add wave -position end  sim:/dataMem_tb/address
add wave -position end  sim:/dataMem_tb/writeData
add wave -position end  sim:/dataMem_tb/readData
add wave -position end  sim:/dataMem_tb/clk
add wave -position end  sim:/dataMem_tb/writeEnable
run 100
# End time: 15:17:18 on Aug 02,2020, Elapsed time: 0:08:17
# Errors: 0, Warnings: 0
=======
# Reading D:/ProgramData/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do arm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/ProgramData/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Isaac\ Porras/Desktop/Decodification_ARM/Modules {C:/Users/Isaac Porras/Desktop/Decodification_ARM/Modules/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:34 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Isaac Porras/Desktop/Decodification_ARM/Modules" C:/Users/Isaac Porras/Desktop/Decodification_ARM/Modules/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:49:34 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Isaac\ Porras/Desktop/Decodification_ARM/Modules {C:/Users/Isaac Porras/Desktop/Decodification_ARM/Modules/PC_selection.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:34 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Isaac Porras/Desktop/Decodification_ARM/Modules" C:/Users/Isaac Porras/Desktop/Decodification_ARM/Modules/PC_selection.sv 
# -- Compiling module PC_selection
# 
# Top level modules:
# 	PC_selection
# End time: 15:49:34 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Isaac\ Porras/Desktop/Decodification_ARM/Tests {C:/Users/Isaac Porras/Desktop/Decodification_ARM/Tests/pc_sel_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:34 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Isaac Porras/Desktop/Decodification_ARM/Tests" C:/Users/Isaac Porras/Desktop/Decodification_ARM/Tests/pc_sel_test.sv 
# -- Compiling module pc_sel_test
# 
# Top level modules:
# 	pc_sel_test
# End time: 15:49:34 on Aug 02,2020, Elapsed time: 0:00:00
>>>>>>> master
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Isaac\ Porras/Desktop/Decodification_ARM/Modules {C:/Users/Isaac Porras/Desktop/Decodification_ARM/Modules/instructionMem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 20:54:05 on Aug 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/arm" C:/arm/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 20:54:05 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 20:54:26 on Aug 03,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.unidad_logico_aritmetica
# Loading work.sumador
# Loading work.restador
# Loading work.compuerta_xor
# Loading work.corrimiento_circular
# Loading work.mux2a4
# Loading work.flag_negativo
# Loading work.flag_cero
# Loading work.flag_overflow
# Loading work.flag_carry
# Loading work.imem
# Loading work.dmem
add wave -position end  sim:/testbench/dut/arm/dp/rf/ra1
add wave -position end  sim:/testbench/dut/arm/dp/rf/ra2
add wave -position end  sim:/testbench/dut/imem/rd
run -all
# Break key hit
# Break in Module regfile at C:/arm/regfile.sv line 13
# End time: 21:03:33 on Aug 03,2020, Elapsed time: 0:09:07
# Errors: 0, Warnings: 0
=======
# Start time: 15:49:34 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Isaac Porras/Desktop/Decodification_ARM/Modules" C:/Users/Isaac Porras/Desktop/Decodification_ARM/Modules/instructionMem.sv 
# -- Compiling module instructionMem
# 
# Top level modules:
# 	instructionMem
# End time: 15:49:34 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.pc_sel_test
# vsim work.pc_sel_test 
# Start time: 15:49:49 on Aug 02,2020
# Loading sv_std.std
# Loading work.pc_sel_test
# Loading work.PC_selection
# Loading work.register
# Loading work.instructionMem
add wave -position insertpoint sim:/pc_sel_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Isaac Porras  Hostname: LAPTOP-OJR01514  ProcessID: 12432
#           Attempting to use alternate WLF file "./wlft22rdhw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft22rdhw
run
# End time: 16:04:06 on Aug 02,2020, Elapsed time: 0:14:17
# Errors: 0, Warnings: 2
>>>>>>> master
>>>>>>> master
