/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [33:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(in_data[88] ^ celloutsig_0_0z);
  assign celloutsig_1_19z = ~(celloutsig_1_9z ^ celloutsig_1_1z);
  assign celloutsig_1_11z = in_data[188:181] + celloutsig_1_8z[9:2];
  reg [22:0] _03_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 23'h000000;
    else _03_ <= { in_data[14], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  assign out_data[22:0] = _03_;
  assign celloutsig_1_10z = celloutsig_1_3z[14:4] & { celloutsig_1_4z[10:1], celloutsig_1_7z };
  assign celloutsig_0_3z = { in_data[90:59], celloutsig_0_0z, celloutsig_0_0z } & { celloutsig_0_1z[14:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[147:135] <= in_data[125:113];
  assign celloutsig_1_5z = celloutsig_1_3z[10:8] <= in_data[151:149];
  assign celloutsig_1_9z = celloutsig_1_8z[13:11] || { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_1z[10:1] < { celloutsig_0_1z[8:1], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z[5:1], celloutsig_1_1z, celloutsig_1_2z } * { celloutsig_1_3z[9:4], celloutsig_1_2z };
  assign celloutsig_1_8z = in_data[115:102] * { celloutsig_1_4z[12:1], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_1z = { in_data[156:155], celloutsig_1_0z } != in_data[173:171];
  assign celloutsig_0_0z = ^ in_data[11:9];
  assign celloutsig_1_7z = ^ { celloutsig_1_3z[7:6], celloutsig_1_5z };
  assign celloutsig_0_4z = { celloutsig_0_3z[25:17], celloutsig_0_2z } - celloutsig_0_1z[14:5];
  assign celloutsig_1_2z = in_data[176:170] - in_data[190:184];
  assign celloutsig_0_1z = { in_data[31:16], celloutsig_0_0z } - in_data[83:67];
  assign celloutsig_1_3z = { in_data[161:147], celloutsig_1_1z } - in_data[133:118];
  assign celloutsig_1_12z = { celloutsig_1_11z[6:2], celloutsig_1_1z } - celloutsig_1_10z[8:3];
  assign celloutsig_1_18z = celloutsig_1_10z[5:2] - celloutsig_1_12z[5:2];
  assign { out_data[131:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z };
endmodule
