Analysis & Synthesis report for FreqPhaseSweeping
Fri Oct 05 01:35:50 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Source assignments for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
 16. Source assignments for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2
 17. Source assignments for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4
 18. Source assignments for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5
 19. Source assignments for pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated
 20. Source assignments for pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le:altpll_dyn_phase_le2
 21. Source assignments for pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le1:altpll_dyn_phase_le4
 22. Source assignments for pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le12:altpll_dyn_phase_le5
 23. Source assignments for pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component
 24. Source assignments for pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|altsyncram:altsyncram4|altsyncram_qft:auto_generated
 25. Parameter Settings for User Entity Instance: rstgen:rstgen_sys
 26. Parameter Settings for User Entity Instance: rstgen:rstgen_sys|lfsr_fb:lfsr_fb_inst
 27. Parameter Settings for User Entity Instance: rstgen:rstgen_pll
 28. Parameter Settings for User Entity Instance: rstgen:rstgen_pll|lfsr_fb:lfsr_fb_inst
 29. Parameter Settings for User Entity Instance: pll:pll_inst
 30. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst
 32. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|altsyncram:altsyncram4
 34. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_add_sub:add_sub5
 35. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_add_sub:add_sub6
 36. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_compare:cmpr7
 37. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1
 38. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr12
 39. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13
 40. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14
 41. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr15
 42. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2
 43. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr3
 44. Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_decode:decode11
 45. Parameter Settings for User Entity Instance: keyfilter:keyfilter_02|lfsr:lfsr_inst
 46. Parameter Settings for User Entity Instance: keyfilter:keyfilter_02|lfsr:lfsr_inst|lfsr_fb:lfsr_fb_inst
 47. Parameter Settings for User Entity Instance: keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg
 48. Parameter Settings for User Entity Instance: keyfilter:keyfilter_03|lfsr:lfsr_inst
 49. Parameter Settings for User Entity Instance: keyfilter:keyfilter_03|lfsr:lfsr_inst|lfsr_fb:lfsr_fb_inst
 50. Parameter Settings for User Entity Instance: keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg
 51. altpll Parameter Settings by Entity Instance
 52. altsyncram Parameter Settings by Entity Instance
 53. lpm_shiftreg Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "freqmeter:freqmeter_inst|bin2bcd16:bin2bcd16_00"
 55. Port Connectivity Checks: "freqmeter:freqmeter_inst"
 56. Port Connectivity Checks: "keyfilter:keyfilter_02|lfsr:lfsr_inst"
 57. Port Connectivity Checks: "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component"
 58. Port Connectivity Checks: "pll:pll_inst"
 59. Port Connectivity Checks: "rstgen:rstgen_pll"
 60. Port Connectivity Checks: "rstgen:rstgen_sys"
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 05 01:35:50 2012          ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Full Version ;
; Revision Name                      ; FreqPhaseSweeping                              ;
; Top-level Entity Name              ; FreqPhaseSweeping                              ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 589                                            ;
;     Total combinational functions  ; 482                                            ;
;     Dedicated logic registers      ; 253                                            ;
; Total registers                    ; 253                                            ;
; Total pins                         ; 106                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 144                                            ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 2                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; FreqPhaseSweeping  ; FreqPhaseSweeping  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                             ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------+
; pll_dyn.mif                      ; yes             ; User Memory Initialization File  ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/pll_dyn.mif           ;
; pll_cfg.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/pll_cfg.v             ;
; rstgen.v                         ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/rstgen.v              ;
; pll.v                            ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/pll.v                 ;
; phasemeter.v                     ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/phasemeter.v          ;
; math.v                           ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/math.v                ;
; lfsr_fb.v                        ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/lfsr_fb.v             ;
; lfsr.v                           ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/lfsr.v                ;
; keyfilter.v                      ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/keyfilter.v           ;
; hex7seg.v                        ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/hex7seg.v             ;
; FreqPhaseSweeping.v              ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/FreqPhaseSweeping.v   ;
; freqmeter.v                      ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/freqmeter.v           ;
; bin2bcd16.v                      ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/bin2bcd16.v           ;
; bin2bcd9.v                       ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/bin2bcd9.v            ;
; pll_dyn.v                        ; yes             ; User Verilog HDL File            ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/pll_dyn.v             ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf                ;
; aglobal111.inc                   ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc            ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc           ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/db/pll_altpll.v       ;
; db/pll_dyn_altpll.v              ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/db/pll_dyn_altpll.v   ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf            ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc               ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc            ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc                ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc                ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc              ;
; db/altsyncram_qft.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/db/altsyncram_qft.tdf ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.tdf           ;
; addcore.inc                      ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/addcore.inc               ;
; look_add.inc                     ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/look_add.inc              ;
; bypassff.inc                     ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/bypassff.inc              ;
; altshift.inc                     ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/altshift.inc              ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc   ;
; db/add_sub_qqa.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/db/add_sub_qqa.tdf    ;
; db/add_sub_t9a.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/db/add_sub_t9a.tdf    ;
; lpm_compare.tdf                  ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_compare.tdf           ;
; comptree.inc                     ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/comptree.inc              ;
; db/cmpr_6pd.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/db/cmpr_6pd.tdf       ;
; lpm_counter.tdf                  ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_counter.tdf           ;
; lpm_constant.inc                 ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_constant.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.inc           ;
; cmpconst.inc                     ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/cmpconst.inc              ;
; lpm_compare.inc                  ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_compare.inc           ;
; lpm_counter.inc                  ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_counter.inc           ;
; dffeea.inc                       ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/dffeea.inc                ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/alt_counter_stratix.inc   ;
; db/cntr_c1l.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/db/cntr_c1l.tdf       ;
; db/cntr_3kj.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/db/cntr_3kj.tdf       ;
; db/cntr_2kj.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/db/cntr_2kj.tdf       ;
; db/cntr_idj.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/db/cntr_idj.tdf       ;
; lpm_decode.tdf                   ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.tdf            ;
; declut.inc                       ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/declut.inc                ;
; db/decode_bbf.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/db/decode_bbf.tdf     ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf          ;
; lpm_constant.tdf                 ; yes             ; Megafunction                     ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_constant.tdf          ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 589            ;
;                                             ;                ;
; Total combinational functions               ; 482            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 286            ;
;     -- 3 input functions                    ; 45             ;
;     -- <=2 input functions                  ; 151            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 372            ;
;     -- arithmetic mode                      ; 110            ;
;                                             ;                ;
; Total registers                             ; 253            ;
;     -- Dedicated logic registers            ; 253            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 106            ;
; Total memory bits                           ; 144            ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 180            ;
; Total fan-out                               ; 2499           ;
; Average fan-out                             ; 2.61           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FreqPhaseSweeping                                               ; 482 (1)           ; 253 (0)      ; 144         ; 0            ; 0       ; 0         ; 106  ; 0            ; |FreqPhaseSweeping                                                                                                                                                       ;              ;
;    |freqmeter:freqmeter_inst|                                    ; 189 (61)          ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|freqmeter:freqmeter_inst                                                                                                                              ;              ;
;       |bin2bcd16:bin2bcd16_00|                                   ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|freqmeter:freqmeter_inst|bin2bcd16:bin2bcd16_00                                                                                                       ;              ;
;    |hex7seg:hex7seg_00|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|hex7seg:hex7seg_00                                                                                                                                    ;              ;
;    |hex7seg:hex7seg_01|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|hex7seg:hex7seg_01                                                                                                                                    ;              ;
;    |hex7seg:hex7seg_02|                                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|hex7seg:hex7seg_02                                                                                                                                    ;              ;
;    |hex7seg:hex7seg_04|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|hex7seg:hex7seg_04                                                                                                                                    ;              ;
;    |hex7seg:hex7seg_05|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|hex7seg:hex7seg_05                                                                                                                                    ;              ;
;    |hex7seg:hex7seg_06|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|hex7seg:hex7seg_06                                                                                                                                    ;              ;
;    |hex7seg:hex7seg_07|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|hex7seg:hex7seg_07                                                                                                                                    ;              ;
;    |keyfilter:keyfilter_02|                                      ; 8 (7)             ; 21 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|keyfilter:keyfilter_02                                                                                                                                ;              ;
;       |lfsr:lfsr_inst|                                           ; 1 (0)             ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|keyfilter:keyfilter_02|lfsr:lfsr_inst                                                                                                                 ;              ;
;          |lfsr_fb:lfsr_fb_inst|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|keyfilter:keyfilter_02|lfsr:lfsr_inst|lfsr_fb:lfsr_fb_inst                                                                                            ;              ;
;          |lpm_shiftreg:lfsr_reg|                                 ; 0 (0)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg                                                                                           ;              ;
;    |keyfilter:keyfilter_03|                                      ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|keyfilter:keyfilter_03                                                                                                                                ;              ;
;    |phasemeter:phasemeter_inst|                                  ; 64 (26)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|phasemeter:phasemeter_inst                                                                                                                            ;              ;
;       |bin2bcd9:bin2bcd9_00|                                     ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|phasemeter:phasemeter_inst|bin2bcd9:bin2bcd9_00                                                                                                       ;              ;
;    |pll:pll_inst|                                                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll:pll_inst                                                                                                                                          ;              ;
;       |altpll:altpll_component|                                  ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll:pll_inst|altpll:altpll_component                                                                                                                  ;              ;
;          |pll_altpll:auto_generated|                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                        ;              ;
;             |pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5|     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5                                         ;              ;
;             |pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4                                          ;              ;
;             |pll_altpll_dyn_phase_le:altpll_dyn_phase_le2|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2                                           ;              ;
;    |pll_dyn:pll_dyn_inst|                                        ; 157 (6)           ; 107 (3)      ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst                                                                                                                                  ;              ;
;       |altpll:altpll_component|                                  ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|altpll:altpll_component                                                                                                          ;              ;
;          |pll_dyn_altpll:auto_generated|                         ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated                                                                            ;              ;
;             |pll_dyn_altpll_dyn_phase_le12:altpll_dyn_phase_le5| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le12:altpll_dyn_phase_le5                         ;              ;
;             |pll_dyn_altpll_dyn_phase_le1:altpll_dyn_phase_le4|  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le1:altpll_dyn_phase_le4                          ;              ;
;             |pll_dyn_altpll_dyn_phase_le:altpll_dyn_phase_le2|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le:altpll_dyn_phase_le2                           ;              ;
;       |pll_cfg:pll_cfg_component|                                ; 148 (0)           ; 103 (0)      ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component                                                                                                        ;              ;
;          |pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|     ; 148 (86)          ; 103 (63)     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component                                                      ;              ;
;             |altsyncram:altsyncram4|                             ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|altsyncram:altsyncram4                               ;              ;
;                |altsyncram_qft:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|altsyncram:altsyncram4|altsyncram_qft:auto_generated ;              ;
;             |lpm_compare:cmpr7|                                  ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_compare:cmpr7                                    ;              ;
;                |cmpr_6pd:auto_generated|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_compare:cmpr7|cmpr_6pd:auto_generated            ;              ;
;             |lpm_counter:cntr12|                                 ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr12                                   ;              ;
;                |cntr_c1l:auto_generated|                         ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr12|cntr_c1l:auto_generated           ;              ;
;             |lpm_counter:cntr13|                                 ; 7 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13                                   ;              ;
;                |cntr_3kj:auto_generated|                         ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13|cntr_3kj:auto_generated           ;              ;
;             |lpm_counter:cntr14|                                 ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14                                   ;              ;
;                |cntr_2kj:auto_generated|                         ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14|cntr_2kj:auto_generated           ;              ;
;             |lpm_counter:cntr15|                                 ; 18 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr15                                   ;              ;
;                |cntr_c1l:auto_generated|                         ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr15|cntr_c1l:auto_generated           ;              ;
;             |lpm_counter:cntr1|                                  ; 13 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1                                    ;              ;
;                |cntr_c1l:auto_generated|                         ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1|cntr_c1l:auto_generated            ;              ;
;             |lpm_counter:cntr3|                                  ; 6 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr3                                    ;              ;
;                |cntr_2kj:auto_generated|                         ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr3|cntr_2kj:auto_generated            ;              ;
;    |rstgen:rstgen_pll|                                           ; 8 (7)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|rstgen:rstgen_pll                                                                                                                                     ;              ;
;       |lfsr_fb:lfsr_fb_inst|                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FreqPhaseSweeping|rstgen:rstgen_pll|lfsr_fb:lfsr_fb_inst                                                                                                                ;              ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|altsyncram:altsyncram4|altsyncram_qft:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 144          ; 1            ; --           ; --           ; 144  ; ./pll_dyn.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                               ;
+--------+-----------------+---------+--------------+--------------+-------------------------------------------------------------------+--------------------------------------------------------------+
; Vendor ; IP Core Name    ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File                                              ;
+--------+-----------------+---------+--------------+--------------+-------------------------------------------------------------------+--------------------------------------------------------------+
; Altera ; ALTPLL_RECONFIG ; N/A     ; N/A          ; N/A          ; |FreqPhaseSweeping|pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component ; C:/Users/Ameer/Desktop/FreqPhaseSweeping.towebsite/pll_cfg.v ;
+--------+-----------------+---------+--------------+--------------+-------------------------------------------------------------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|areset_state                                                  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|idle_state                                                    ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|reconfig_wait_state                                           ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|reconfig_post_state                                           ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|reconfig_seq_data_state                                       ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|C0_data_state                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|C1_data_state                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|C2_data_state                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|C3_data_state                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|C4_data_state                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|configupdate3_state                                           ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|configupdate_state                                            ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|areset_init_state_1                                           ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|write_nominal_state                                           ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[3]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[2]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[1]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[0]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|reset_state                                                   ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|reconfig_seq_ena_state                                        ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|C0_ena_state                                                  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|C1_ena_state                                                  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|C2_ena_state                                                  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|C3_ena_state                                                  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|C4_ena_state                                                  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg17[0]                                                ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[0]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[1]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[2]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[3]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[4]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[5]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[6]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[7]  ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|configupdate2_state                                           ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|write_init_nominal_state                                      ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|counter_param_latch_reg[2]                                    ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|reconfig_counter_state                                        ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|reconfig_init_state                                           ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|tmp_seq_ena_state                                             ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data0[0]                                              ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg16[0]                                                ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data1[0]                                              ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg15[0]                                                ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data2[0]                                              ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg14[0]                                                ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data3[0]                                              ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg13[0]                                                ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data4[0]                                              ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg12[0]                                                ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data5[0]                                              ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg11[0]                                                ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data6[0]                                              ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg10[0]                                                ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data7[0]                                              ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg9[0]                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data8[0]                                              ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg8[0]                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data9[0]                                              ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg7[0]                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data10[0]                                             ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg6[0]                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data11[0]                                             ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg5[0]                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data12[0]                                             ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg4[0]                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data13[0]                                             ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg3[0]                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data14[0]                                             ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg2[0]                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data15[0]                                             ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg1[0]                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data16[0]                                             ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|shift_reg0[0]                                                 ; no                                                               ; yes                                        ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|nominal_data17[0]                                             ; no                                                               ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                    ; Reason for Removal                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|counter_type_latch_reg[1..3]                                    ; Stuck at GND due to stuck port data_in                                                                                                  ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_init_nominal_state                                         ; Stuck at GND due to stuck port data_in                                                                                                  ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_init_state                                                 ; Stuck at GND due to stuck port data_in                                                                                                  ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_first_nominal_state                                        ; Stuck at GND due to stuck port data_in                                                                                                  ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_first_state                                                ; Stuck at GND due to stuck port data_in                                                                                                  ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|write_init_state                                                ; Stuck at GND due to stuck port data_in                                                                                                  ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|counter_type_latch_reg[0]                                       ; Merged with pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|counter_param_latch_reg[0] ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|counter_param_latch_reg[0]                                      ; Merged with pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|counter_param_latch_reg[1] ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|counter_param_latch_reg[1]                                      ; Merged with pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|counter_param_latch_reg[2] ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|write_data_state                                                ; Merged with pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_data_nominal_state    ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_data_state                                                 ; Merged with pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_data_nominal_state    ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[18]                                                                                             ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[18]                                                        ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[17]                                                                                             ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[17]                                                        ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[16]                                                                                             ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[16]                                                        ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[15]                                                                                             ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[15]                                                        ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[14]                                                                                             ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[14]                                                        ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[13]                                                                                             ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[13]                                                        ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[12]                                                                                             ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[12]                                                        ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[11]                                                                                             ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[11]                                                        ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[10]                                                                                             ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[10]                                                        ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[9]                                                                                              ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[9]                                                         ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[8]                                                                                              ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[8]                                                         ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[7]                                                                                              ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[7]                                                         ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[6]                                                                                              ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[6]                                                         ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[5]                                                                                              ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[5]                                                         ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[4]                                                                                              ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[4]                                                         ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[3]                                                                                              ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[3]                                                         ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[2]                                                                                              ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[2]                                                         ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[1]                                                                                              ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[1]                                                         ;
; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[0]                                                                                              ; Merged with keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|dffs[0]                                                         ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_last_state                                                 ; Merged with pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_last_nominal_state    ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_data_nominal_state                                         ; Stuck at GND due to stuck port data_in                                                                                                  ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_last_nominal_state                                         ; Stuck at GND due to stuck port data_in                                                                                                  ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[0..7] ; Stuck at GND due to stuck port clock_enable                                                                                             ;
; Total Number of Removed Registers = 43                                                                                                                           ;                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_init_nominal_state ; Stuck at GND              ; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_first_nominal_state,                                     ;
;                                                                                                                          ; due to stuck port data_in ; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[6], ;
;                                                                                                                          ;                           ; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[5], ;
;                                                                                                                          ;                           ; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[4], ;
;                                                                                                                          ;                           ; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[3], ;
;                                                                                                                          ;                           ; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[2], ;
;                                                                                                                          ;                           ; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[1], ;
;                                                                                                                          ;                           ; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[0]  ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_init_state         ; Stuck at GND              ; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_first_state                                              ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                ;
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|read_data_nominal_state ; Stuck at GND              ; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[7]  ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 253   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 51    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 58    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                           ;
+--------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                            ; Fan out ;
+--------------------------------------------------------------------------------------------------------------+---------+
; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|reset_state ; 2       ;
; Total number of inverted registers = 1                                                                       ;         ;
+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------+
; Source assignments for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated ;
+------------------------------+-------------+------+-----------------------------------+
; Assignment                   ; Value       ; From ; To                                ;
+------------------------------+-------------+------+-----------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_0                ;
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_1                ;
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_2                ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_0                ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_1                ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_2                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_0                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_1                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_2                ;
+------------------------------+-------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2 ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                             ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                              ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                              ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4 ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                              ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                               ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                               ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5 ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                               ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated ;
+------------------------------+-------------+------+-----------------------------------------------+
; Assignment                   ; Value       ; From ; To                                            ;
+------------------------------+-------------+------+-----------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_0                            ;
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_1                            ;
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_2                            ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_0                            ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_1                            ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_2                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_0                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_1                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_2                            ;
+------------------------------+-------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le:altpll_dyn_phase_le2 ;
+------------------------------+-------------+------+------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                             ;
+------------------------------+-------------+------+------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                              ;
+------------------------------+-------------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le1:altpll_dyn_phase_le4 ;
+------------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                              ;
+------------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                               ;
+------------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le12:altpll_dyn_phase_le5 ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                               ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                        ;
; POWER_UP_LEVEL          ; LOW         ; -    ; idle_state                                                               ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_data_nominal_state                                                  ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_data_state                                                          ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_first_nominal_state                                                 ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_first_state                                                         ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_init_nominal_state                                                  ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_init_state                                                          ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_last_nominal_state                                                  ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_last_state                                                          ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_counter_state                                                   ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_init_state                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_post_state                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_seq_data_state                                                  ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_seq_ena_state                                                   ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_wait_state                                                      ;
; POWER_UP_LEVEL          ; HIGH        ; -    ; reset_state                                                              ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_nominal_state                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_data_state                                                         ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_init_nominal_state                                                 ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_init_state                                                         ;
+-------------------------+-------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|altsyncram:altsyncram4|altsyncram_qft:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rstgen:rstgen_sys ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WID            ; 20    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rstgen:rstgen_sys|lfsr_fb:lfsr_fb_inst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WID            ; 20    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rstgen:rstgen_pll ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WID            ; 17    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rstgen:rstgen_pll|lfsr_fb:lfsr_fb_inst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WID            ; 17    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; MUL0           ; 10    ; Signed Integer                   ;
; DIV0           ; 1     ; Signed Integer                   ;
; PHS0           ; -200  ; String                           ;
; MUL1           ; 27    ; Signed Integer                   ;
; DIV1           ; 5     ; Signed Integer                   ;
; PHS1           ; 0     ; String                           ;
; MUL2           ; 27    ; Signed Integer                   ;
; DIV2           ; 5     ; Signed Integer                   ;
; PHS2           ; 0     ; String                           ;
; MUL3           ; 27    ; Signed Integer                   ;
; DIV3           ; 5     ; Signed Integer                   ;
; PHS3           ; 0     ; String                           ;
; MUL4           ; 27    ; Signed Integer                   ;
; DIV4           ; 5     ; Signed Integer                   ;
; PHS4           ; 0     ; String                           ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 27                    ; Signed Integer            ;
; CLK3_MULTIPLY_BY              ; 27                    ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 27                    ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 27                    ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 10                    ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK3_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; -200                  ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_USED             ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_USED             ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_USED             ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_USED             ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_USED             ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; MANUAL_PHASE          ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 200                   ; Signed Integer            ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 3                     ; Signed Integer            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; INIT_FRQ       ; 2     ; String                                   ;
; INIT_PHS       ; 0     ; String                                   ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_dyn ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; HIGH                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 2                         ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 2                         ; Untyped                       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 50                        ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_USED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_USED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_USED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_USED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_USED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_USED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_USED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_USED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_USED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_USED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; pll_dyn_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 3                         ; Signed Integer                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; ./pll_dyn.mif             ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|altsyncram:altsyncram4 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 144                  ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; ./pll_dyn.mif        ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qft       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_add_sub:add_sub5 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                    ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                    ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                    ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                    ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                    ;
; STYLE                  ; FAST         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_qqa  ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_add_sub:add_sub6 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                    ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                    ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                    ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                    ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                    ;
; STYLE                  ; FAST         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_t9a  ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_compare:cmpr7 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8            ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                 ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; cmpr_6pd     ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                          ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                 ;
; LPM_MODULUS            ; 144          ; Signed Integer                                                                                                          ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                 ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                 ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                      ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                 ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                 ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; cntr_c1l     ; Untyped                                                                                                                 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr12 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                           ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                  ;
; LPM_MODULUS            ; 144          ; Signed Integer                                                                                                           ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                       ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                  ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                  ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; cntr_c1l     ; Untyped                                                                                                                  ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                           ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                  ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                  ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                       ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                  ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                  ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; cntr_3kj     ; Untyped                                                                                                                  ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
; LPM_WIDTH              ; 5            ; Signed Integer                                                                                                           ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                  ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                  ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                       ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                  ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                  ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; cntr_2kj     ; Untyped                                                                                                                  ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr15 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                           ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                  ;
; LPM_MODULUS            ; 144          ; Signed Integer                                                                                                           ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                       ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                  ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                  ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; cntr_c1l     ; Untyped                                                                                                                  ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                          ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                 ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                 ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                 ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                 ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                      ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                 ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                 ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; cntr_idj     ; Untyped                                                                                                                 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr3 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTH              ; 5            ; Signed Integer                                                                                                          ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                 ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                 ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                 ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                 ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                      ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                 ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                 ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; cntr_2kj     ; Untyped                                                                                                                 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_decode:decode11 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                      ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3            ; Signed Integer                                                                                                            ;
; LPM_DECODES            ; 5            ; Signed Integer                                                                                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                   ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                   ;
; CBXI_PARAMETER         ; decode_bbf   ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyfilter:keyfilter_02|lfsr:lfsr_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WID            ; 19    ; Signed Integer                                            ;
; INI            ; 0     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyfilter:keyfilter_02|lfsr:lfsr_inst|lfsr_fb:lfsr_fb_inst ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; WID            ; 19    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg ;
+------------------------+--------------+------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                             ;
+------------------------+--------------+------------------------------------------------------------------+
; LPM_WIDTH              ; 19           ; Signed Integer                                                   ;
; LPM_DIRECTION          ; LEFT         ; Untyped                                                          ;
; LPM_AVALUE             ; 0            ; Signed Integer                                                   ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                   ;
+------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyfilter:keyfilter_03|lfsr:lfsr_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WID            ; 19    ; Signed Integer                                            ;
; INI            ; 0     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyfilter:keyfilter_03|lfsr:lfsr_inst|lfsr_fb:lfsr_fb_inst ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; WID            ; 19    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg ;
+------------------------+--------------+------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                             ;
+------------------------+--------------+------------------------------------------------------------------+
; LPM_WIDTH              ; 19           ; Signed Integer                                                   ;
; LPM_DIRECTION          ; LEFT         ; Untyped                                                          ;
; LPM_AVALUE             ; 0            ; Signed Integer                                                   ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                   ;
+------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 2                                            ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component         ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
; Entity Instance               ; pll_dyn:pll_dyn_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                       ;
; Entity Instance                           ; pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|altsyncram:altsyncram4 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 1                                                                                                                       ;
;     -- NUMWORDS_A                         ; 144                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                       ;
+----------------------------+-------------------------------------------------------------+
; Name                       ; Value                                                       ;
+----------------------------+-------------------------------------------------------------+
; Number of entity instances ; 2                                                           ;
; Entity Instance            ; keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg ;
;     -- LPM_WIDTH           ; 19                                                          ;
;     -- LPM_DIRECTION       ; LEFT                                                        ;
; Entity Instance            ; keyfilter:keyfilter_03|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg ;
;     -- LPM_WIDTH           ; 19                                                          ;
;     -- LPM_DIRECTION       ; LEFT                                                        ;
+----------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freqmeter:freqmeter_inst|bin2bcd16:bin2bcd16_00"                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; bcd  ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (16 bits) it drives; bit(s) "bcd[19..16]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freqmeter:freqmeter_inst"                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "keyfilter:keyfilter_02|lfsr:lfsr_inst" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; enb  ; Input ; Info     ; Stuck at VCC                            ;
; rst  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component" ;
+--------------------+--------+----------+-----------------------------------+
; Port               ; Type   ; Severity ; Details                           ;
+--------------------+--------+----------+-----------------------------------+
; counter_param      ; Input  ; Info     ; Stuck at VCC                      ;
; counter_type[3..1] ; Input  ; Info     ; Stuck at GND                      ;
; counter_type[0]    ; Input  ; Info     ; Stuck at VCC                      ;
; read_param         ; Input  ; Info     ; Explicitly unconnected            ;
; data_out           ; Output ; Info     ; Explicitly unconnected            ;
+--------------------+--------+----------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                                                                                       ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clko[4..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phasecntsel ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phasestep   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phaseupdown ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phasedone   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "rstgen:rstgen_pll" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; rsti ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rstgen:rstgen_sys"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rsti ; Input  ; Info     ; Stuck at GND                                                                        ;
; rsto ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 05 01:35:27 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FreqPhaseSweeping -c FreqPhaseSweeping
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file pll_cfg.v
    Info (12023): Found entity 1: pll_cfg_pllrcfg_9mu
    Info (12023): Found entity 2: pll_cfg
Info (12021): Found 1 design units, including 1 entities, in source file rstgen.v
    Info (12023): Found entity 1: rstgen
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file phasemeter.v
    Info (12023): Found entity 1: phasemeter
Info (12021): Found 0 design units, including 0 entities, in source file math.v
Info (12021): Found 1 design units, including 1 entities, in source file lfsr_fb.v
    Info (12023): Found entity 1: lfsr_fb
Info (12021): Found 1 design units, including 1 entities, in source file lfsr.v
    Info (12023): Found entity 1: lfsr
Info (12021): Found 1 design units, including 1 entities, in source file keyfilter.v
    Info (12023): Found entity 1: keyfilter
Info (12021): Found 1 design units, including 1 entities, in source file hex7seg.v
    Info (12023): Found entity 1: hex7seg
Warning (12019): Can't analyze file -- file frqdiv.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file freqphasesweeping.v
    Info (12023): Found entity 1: FreqPhaseSweeping
Info (12021): Found 1 design units, including 1 entities, in source file freqmeter.v
    Info (12023): Found entity 1: freqmeter
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd16.v
    Info (12023): Found entity 1: bin2bcd16
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd9.v
    Info (12023): Found entity 1: bin2bcd9
Info (12021): Found 1 design units, including 1 entities, in source file pll_dyn.v
    Info (12023): Found entity 1: pll_dyn
Info (12127): Elaborating entity "FreqPhaseSweeping" for the top level hierarchy
Info (12128): Elaborating entity "rstgen" for hierarchy "rstgen:rstgen_sys"
Info (12128): Elaborating entity "lfsr_fb" for hierarchy "rstgen:rstgen_sys|lfsr_fb:lfsr_fb_inst"
Info (12128): Elaborating entity "rstgen" for hierarchy "rstgen:rstgen_pll"
Info (12128): Elaborating entity "lfsr_fb" for hierarchy "rstgen:rstgen_pll|lfsr_fb:lfsr_fb_inst"
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "10"
    Info (12134): Parameter "clk0_phase_shift" = "-200"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "27"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "27"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "27"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "5"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "27"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_USED"
    Info (12134): Parameter "port_phasedone" = "PORT_USED"
    Info (12134): Parameter "port_phasestep" = "PORT_USED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_USED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "vco_frequency_control" = "MANUAL_PHASE"
    Info (12134): Parameter "vco_phase_shift_step" = "200"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "width_phasecounterselect" = "3"
Info (12021): Found 4 design units, including 4 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll_dyn_phase_le
    Info (12023): Found entity 2: pll_altpll_dyn_phase_le1
    Info (12023): Found entity 3: pll_altpll_dyn_phase_le12
    Info (12023): Found entity 4: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "pll_altpll_dyn_phase_le" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2"
Info (12128): Elaborating entity "pll_altpll_dyn_phase_le1" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4"
Info (12128): Elaborating entity "pll_altpll_dyn_phase_le12" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5"
Info (12128): Elaborating entity "pll_dyn" for hierarchy "pll_dyn:pll_dyn_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_dyn:pll_dyn_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_dyn:pll_dyn_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_dyn:pll_dyn_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "HIGH"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_dyn"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_USED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_USED"
    Info (12134): Parameter "port_phasedone" = "PORT_USED"
    Info (12134): Parameter "port_phasestep" = "PORT_USED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_USED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_USED"
    Info (12134): Parameter "port_scandata" = "PORT_USED"
    Info (12134): Parameter "port_scandataout" = "PORT_USED"
    Info (12134): Parameter "port_scandone" = "PORT_USED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "width_phasecounterselect" = "3"
    Info (12134): Parameter "scan_chain_mif_file" = "./pll_dyn.mif"
Info (12021): Found 4 design units, including 4 entities, in source file db/pll_dyn_altpll.v
    Info (12023): Found entity 1: pll_dyn_altpll_dyn_phase_le
    Info (12023): Found entity 2: pll_dyn_altpll_dyn_phase_le1
    Info (12023): Found entity 3: pll_dyn_altpll_dyn_phase_le12
    Info (12023): Found entity 4: pll_dyn_altpll
Info (12128): Elaborating entity "pll_dyn_altpll" for hierarchy "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated"
Info (12128): Elaborating entity "pll_dyn_altpll_dyn_phase_le" for hierarchy "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le:altpll_dyn_phase_le2"
Info (12128): Elaborating entity "pll_dyn_altpll_dyn_phase_le1" for hierarchy "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le1:altpll_dyn_phase_le4"
Info (12128): Elaborating entity "pll_dyn_altpll_dyn_phase_le12" for hierarchy "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le12:altpll_dyn_phase_le5"
Info (12128): Elaborating entity "pll_cfg" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component"
Info (12128): Elaborating entity "pll_cfg_pllrcfg_9mu" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|altsyncram:altsyncram4"
Info (12130): Elaborated megafunction instantiation "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|altsyncram:altsyncram4"
Info (12133): Instantiated megafunction "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|altsyncram:altsyncram4" with the following parameter:
    Info (12134): Parameter "init_file" = "./pll_dyn.mif"
    Info (12134): Parameter "numwords_a" = "144"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qft.tdf
    Info (12023): Found entity 1: altsyncram_qft
Info (12128): Elaborating entity "altsyncram_qft" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|altsyncram:altsyncram4|altsyncram_qft:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_add_sub:add_sub5"
Info (12130): Elaborated megafunction instantiation "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_add_sub:add_sub5"
Info (12133): Instantiated megafunction "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_add_sub:add_sub5" with the following parameter:
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqa.tdf
    Info (12023): Found entity 1: add_sub_qqa
Info (12128): Elaborating entity "add_sub_qqa" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_add_sub:add_sub5|add_sub_qqa:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_add_sub:add_sub6"
Info (12130): Elaborated megafunction instantiation "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_add_sub:add_sub6"
Info (12133): Instantiated megafunction "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_add_sub:add_sub6" with the following parameter:
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t9a.tdf
    Info (12023): Found entity 1: add_sub_t9a
Info (12128): Elaborating entity "add_sub_t9a" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_add_sub:add_sub6|add_sub_t9a:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_compare:cmpr7"
Info (12130): Elaborated megafunction instantiation "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_compare:cmpr7"
Info (12133): Instantiated megafunction "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_compare:cmpr7" with the following parameter:
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6pd.tdf
    Info (12023): Found entity 1: cmpr_6pd
Info (12128): Elaborating entity "cmpr_6pd" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_compare:cmpr7|cmpr_6pd:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1"
Info (12133): Instantiated megafunction "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_modulus" = "144"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c1l.tdf
    Info (12023): Found entity 1: cntr_c1l
Info (12128): Elaborating entity "cntr_c1l" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr1|cntr_c1l:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13"
Info (12133): Instantiated megafunction "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3kj.tdf
    Info (12023): Found entity 1: cntr_3kj
Info (12128): Elaborating entity "cntr_3kj" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr13|cntr_3kj:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14"
Info (12133): Instantiated megafunction "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2kj.tdf
    Info (12023): Found entity 1: cntr_2kj
Info (12128): Elaborating entity "cntr_2kj" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr14|cntr_2kj:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2"
Info (12133): Instantiated megafunction "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_idj.tdf
    Info (12023): Found entity 1: cntr_idj
Info (12128): Elaborating entity "cntr_idj" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_counter:cntr2|cntr_idj:auto_generated"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_decode:decode11"
Info (12130): Elaborated megafunction instantiation "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_decode:decode11"
Info (12133): Instantiated megafunction "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_decode:decode11" with the following parameter:
    Info (12134): Parameter "lpm_decodes" = "5"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "lpm_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bbf.tdf
    Info (12023): Found entity 1: decode_bbf
Info (12128): Elaborating entity "decode_bbf" for hierarchy "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|lpm_decode:decode11|decode_bbf:auto_generated"
Info (12128): Elaborating entity "keyfilter" for hierarchy "keyfilter:keyfilter_02"
Info (12128): Elaborating entity "lfsr" for hierarchy "keyfilter:keyfilter_02|lfsr:lfsr_inst"
Info (12128): Elaborating entity "lfsr_fb" for hierarchy "keyfilter:keyfilter_02|lfsr:lfsr_inst|lfsr_fb:lfsr_fb_inst"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg"
Info (12130): Elaborated megafunction instantiation "keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg"
Info (12133): Instantiated megafunction "keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "19"
    Info (12134): Parameter "LPM_DIRECTION" = "LEFT"
    Info (12134): Parameter "LPM_AVALUE" = "0"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|lpm_constant:ac"
Info (12131): Elaborated megafunction instantiation "keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg|lpm_constant:ac", which is child of megafunction instantiation "keyfilter:keyfilter_02|lfsr:lfsr_inst|lpm_shiftreg:lfsr_reg"
Info (12128): Elaborating entity "phasemeter" for hierarchy "phasemeter:phasemeter_inst"
Info (12128): Elaborating entity "bin2bcd9" for hierarchy "phasemeter:phasemeter_inst|bin2bcd9:bin2bcd9_00"
Warning (10230): Verilog HDL assignment warning at bin2bcd9.v(17): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bin2bcd9.v(18): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7seg:hex7seg_00"
Info (12128): Elaborating entity "freqmeter" for hierarchy "freqmeter:freqmeter_inst"
Info (12128): Elaborating entity "bin2bcd16" for hierarchy "freqmeter:freqmeter_inst|bin2bcd16:bin2bcd16_00"
Warning (10230): Verilog HDL assignment warning at bin2bcd16.v(16): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bin2bcd16.v(17): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bin2bcd16.v(18): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bin2bcd16.v(19): truncated value with size 32 to match size of target (4)
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le:altpll_dyn_phase_le2|wire_le_comb6_combout"
    Info (17048): Logic cell "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le1:altpll_dyn_phase_le4|wire_le_comb7_combout"
    Info (17048): Logic cell "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le12:altpll_dyn_phase_le5|wire_le_comb8_combout"
    Info (17048): Logic cell "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|cuda_combout_wire[0]"
    Info (17048): Logic cell "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|cuda_combout_wire[1]"
    Info (17048): Logic cell "pll_dyn:pll_dyn_inst|pll_cfg:pll_cfg_component|pll_cfg_pllrcfg_9mu:pll_cfg_pllrcfg_9mu_component|cuda_combout_wire[2]"
    Info (17048): Logic cell "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2|wire_le_comb6_combout"
    Info (17048): Logic cell "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4|wire_le_comb7_combout"
    Info (17048): Logic cell "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5|wire_le_comb8_combout"
    Info (17048): Logic cell "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|remap_decoy_le3a_0"
    Info (17048): Logic cell "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|remap_decoy_le3a_1"
    Info (17048): Logic cell "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|remap_decoy_le3a_2"
    Info (17048): Logic cell "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|remap_decoy_le3a_0"
    Info (17048): Logic cell "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|remap_decoy_le3a_1"
    Info (17048): Logic cell "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|remap_decoy_le3a_2"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll1"
    Info (16011): Adding node "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le:altpll_dyn_phase_le2|le_comb6"
    Info (16011): Adding node "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le1:altpll_dyn_phase_le4|le_comb7"
    Info (16011): Adding node "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|pll_dyn_altpll_dyn_phase_le12:altpll_dyn_phase_le5|le_comb8"
    Info (16011): Adding node "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1"
    Info (16011): Adding node "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2|le_comb6"
    Info (16011): Adding node "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4|le_comb7"
    Info (16011): Adding node "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5|le_comb8"
    Info (16011): Adding node "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|remap_decoy_le3a_0"
    Info (16011): Adding node "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|remap_decoy_le3a_1"
    Info (16011): Adding node "pll_dyn:pll_dyn_inst|altpll:altpll_component|pll_dyn_altpll:auto_generated|remap_decoy_le3a_2"
    Info (16011): Adding node "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|remap_decoy_le3a_0"
    Info (16011): Adding node "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|remap_decoy_le3a_1"
    Info (16011): Adding node "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|remap_decoy_le3a_2"
Warning (15899): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 718 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 609 logic cells
    Info (21064): Implemented 1 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 306 megabytes
    Info: Processing ended: Fri Oct 05 01:35:50 2012
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:07


