WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500114 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000114 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250115 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250115 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14172407 heartbeat IPC: 1.09 cumulative IPC: 0.6311 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 29771110 heartbeat IPC: 0.6411 cumulative IPC: 0.6377 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 45443879 heartbeat IPC: 0.638 cumulative IPC: 0.6379 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 61497687 heartbeat IPC: 0.6229 cumulative IPC: 0.6335 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 77412799 heartbeat IPC: 0.6283 cumulative IPC: 0.6324 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 93461036 heartbeat IPC: 0.6231 cumulative IPC: 0.6307 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 109315637 heartbeat IPC: 0.6307 cumulative IPC: 0.6307 (Simulation time: 00 hr 07 min 45 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 125232432 heartbeat IPC: 0.6283 cumulative IPC: 0.6303 (Simulation time: 00 hr 08 min 48 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv462.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 141222947 heartbeat IPC: 0.6254 cumulative IPC: 0.6298 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 157007916 heartbeat IPC: 0.6335 cumulative IPC: 0.6301 (Simulation time: 00 hr 10 min 54 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 158735717 cumulative IPC: 0.63 (Simulation time: 00 hr 11 min 26 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 158735717 cumulative IPC: 0.63 (Simulation time: 00 hr 11 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv462.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.63 instructions: 100000001 cycles: 158735717
CPU 0 Branch Prediction Accuracy: 70.56% MPKI: 51.97 Average ROB Occupancy at Mispredict: 4.337
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.826
BRANCH_INDIRECT: 35.2
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 2.26
BRANCH_INDIRECT_CALL: 2.14
BRANCH_RETURN: 1.4

L1D TOTAL        ACCESS:   33995324 HIT:   30832274 MISS:    3163050
L1D LOAD         ACCESS:   20847033 HIT:   19106264 MISS:    1740769
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13142931 HIT:   11725809 MISS:    1417122
L1D TRANSLATION  ACCESS:       5360 HIT:        201 MISS:       5159
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 13.24 cycles
L1I TOTAL        ACCESS:   11259947 HIT:    4737796 MISS:    6522151
L1I LOAD         ACCESS:   11259947 HIT:    4737796 MISS:    6522151
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.305 cycles
L2C TOTAL        ACCESS:    8016942 HIT:    7222175 MISS:     794767
L2C LOAD         ACCESS:    6658099 HIT:    5986417 MISS:     671682
L2C RFO          ACCESS:     509004 HIT:     428890 MISS:      80114
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     844682 HIT:     805466 MISS:      39216
L2C TRANSLATION  ACCESS:       5157 HIT:       1402 MISS:       3755
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 41.74 cycles
LLC TOTAL        ACCESS:     873450 HIT:     799176 MISS:      74274
LLC LOAD         ACCESS:     671682 HIT:     642108 MISS:      29574
LLC RFO          ACCESS:      80114 HIT:      44324 MISS:      35790
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     117899 HIT:     110133 MISS:       7766
LLC TRANSLATION  ACCESS:       3755 HIT:       2611 MISS:       1144
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 242.2 cycles
cpu0_DTLB TOTAL        ACCESS:   27128573 HIT:   26037351 MISS:    1091222
cpu0_DTLB LOAD         ACCESS:   27128573 HIT:   26037351 MISS:    1091222
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.595 cycles
cpu0_ITLB TOTAL        ACCESS:   10036948 HIT:    8291238 MISS:    1745710
cpu0_ITLB LOAD         ACCESS:   10036948 HIT:    8291238 MISS:    1745710
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.13 cycles
cpu0_STLB TOTAL        ACCESS:    1761747 HIT:    1756658 MISS:       5089
cpu0_STLB LOAD         ACCESS:    1761747 HIT:    1756658 MISS:       5089
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 106 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30385
  ROW_BUFFER_MISS:      36091
 AVG DBUS CONGESTED CYCLE: 3.966
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1466
  FULL:      28313
