`timescale 1ns/100ps

module tb_dff;
	reg tb_clk,tb_d;
	wire tb_q,tb_q_bar;
	
	_dff U0_dff(.clk(tb_clk),.d(tb_d),.q(tb_q),.q_bar(tb_q_bar));
	
	always#10 tb_clk=~tb_clk;
	
	initial
	begin
		tb_clk=0; tb_d=0;
		#3 tb_d=1;
		#3 tb_d=0;
		#6 tb_d=1;
		#2 tb_d=0;
		#4 tb_d=1;
		#4 tb_d=0;
		#8 $stop;
	end
endmodule