FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GENERIC_PULSE";
2"GPIO0";
3"CLOCKS_DATA_RDY";
4"GENERIC_DELAY_OUT";
5"CAEN_DATA_RDY";
6"I2C_SCL";
7"GPIO2";
8"GPIO4";
9"GND\G";
10"GND\G";
11"LE<0>";
12"DATA";
13"CLK";
14"TELLIE_PULSE";
15"JX1_SE_1";
16"GT";
17"MTCA_MIMIC_TRIG2";
18"MTCA_MIMIC_TRIG1";
19"MTCA_MIMIC_DATA_RDY";
20"SYNC";
21"SYNC24";
22"CNTRL_RDY";
23"SCALER<4>";
24"I2C_SDA";
25"LE<1>";
26"LE<2>";
27"BCKP_CLK_IN_USE";
28"VCC\G";
29"EXT_TRIG<6>";
30"EXT_TRIG<5>";
31"EXT_TRIG<3>";
32"EXT_TRIG<2>";
33"JX1_GUIDE_PIN2";
34"EXT_TRIG<15>";
35"EXT_TRIG<12>";
36"V3P3\G";
37"EXT_TRIG<8>";
38"EXT_TRIG<10>";
39"EXT_TRIG<11>";
40"EXT_TRIG<9>";
41"EXT_TRIG<13>";
42"EXT_TRIG<14>";
43"V3P3\G";
44"GENERIC_DELAY_IN";
45"TELLIE_PRE_DELAY";
46"JX1_GUIDE_PIN1";
47"JX2_GUIDE_PIN2";
48"JX2_GUIDE_PIN1";
49"SMELLIE_PRE_DELAY";
50"EXT_TRIG<1>";
51"V3P3\G";
52"CLK100_IN";
53"EXT_TRIG<0>";
54"VCC\G";
55"VCC\G";
56"RESET_CLK";
57"EXT_TRIG<7>";
58"EXT_TRIG<4>";
59"VCC\G";
60"TUBII_RT_OUT";
61"GPIO5";
62"GPIO1";
63"CNTRL_REG_CHK";
64"SCALER<6>";
65"SCALER<5>";
66"READ_CNTRL_REG_BIT";
67"GPIO3";
68"JTAG_TDI";
69"V3P3\G";
70"SPKR";
71"SMELLIE_DELAY";
72"TELLIE_DELAY";
73"SMELLIE_PULSE";
74"FPGA_DONE";
75"CARRIER_SRST#";
76"JTAG_TMS";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"46;
"100"
$PN"100"0;
"96"
$PN"96"10;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"10;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"69;
"76"
$PN"76"0;
"78"
$PN"78"69;
"74"
$PN"74"0;
"72"
$PN"72"10;
"70"
$PN"70"0;
"66"
$PN"66"10;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"55;
"58"
$PN"58"55;
"56"
$PN"56"0;
"52"
$PN"52"10;
"50"
$PN"50"72;
"54"
$PN"54"71;
"48"
$PN"48"73;
"46"
$PN"46"10;
"42"
$PN"42"70;
"40"
$PN"40"10;
"44"
$PN"44"14;
"38"
$PN"38"13;
"36"
$PN"36"12;
"34"
$PN"34"10;
"32"
$PN"32"19;
"30"
$PN"30"18;
"28"
$PN"28"10;
"26"
$PN"26"17;
"24"
$PN"24"16;
"22"
$PN"22"10;
"20"
$PN"20"20;
"18"
$PN"18"21;
"16"
$PN"16"10;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"15;
"8"
$PN"8"74;
"6"
$PN"6"75;
"4"
$PN"4"68;
"2"
$PN"2"76;
"101"
$PN"101"33;
"99"
$PN"99"0;
"95"
$PN"95"10;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"10;
"87"
$PN"87"0;
"83"
$PN"83"34;
"81"
$PN"81"35;
"79"
$PN"79"36;
"75"
$PN"75"41;
"77"
$PN"77"10;
"73"
$PN"73"42;
"71"
$PN"71"10;
"69"
$PN"69"39;
"65"
$PN"65"10;
"67"
$PN"67"37;
"63"
$PN"63"40;
"61"
$PN"61"38;
"59"
$PN"59"54;
"57"
$PN"57"54;
"55"
$PN"55"26;
"51"
$PN"51"10;
"49"
$PN"49"11;
"53"
$PN"53"25;
"47"
$PN"47"0;
"45"
$PN"45"10;
"41"
$PN"41"0;
"39"
$PN"39"10;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"10;
"31"
$PN"31"44;
"29"
$PN"29"0;
"27"
$PN"27"10;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"10;
"19"
$PN"19"45;
"15"
$PN"15"10;
"17"
$PN"17"49;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"0;
"7"
$PN"7"0;
"3"
$PN"3"0;
"1"
$PN"1"0;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"70;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"72;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"71;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"48;
"100"
$PN"100"0;
"96"
$PN"96"9;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"9;
"88"
$PN"88"0;
"84"
$PN"84"50;
"82"
$PN"82"32;
"80"
$PN"80"43;
"76"
$PN"76"31;
"78"
$PN"78"43;
"74"
$PN"74"53;
"72"
$PN"72"9;
"70"
$PN"70"30;
"66"
$PN"66"9;
"68"
$PN"68"29;
"64"
$PN"64"57;
"62"
$PN"62"58;
"60"
$PN"60"59;
"58"
$PN"58"59;
"56"
$PN"56"0;
"52"
$PN"52"9;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"9;
"42"
$PN"42"0;
"40"
$PN"40"9;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"22;
"34"
$PN"34"9;
"32"
$PN"32"66;
"30"
$PN"30"63;
"28"
$PN"28"9;
"26"
$PN"26"64;
"24"
$PN"24"65;
"22"
$PN"22"9;
"20"
$PN"20"23;
"18"
$PN"18"60;
"16"
$PN"16"9;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"0;
"8"
$PN"8"61;
"6"
$PN"6"67;
"4"
$PN"4"62;
"2"
$PN"2"24;
"101"
$PN"101"47;
"99"
$PN"99"0;
"95"
$PN"95"9;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"9;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"51;
"75"
$PN"75"0;
"77"
$PN"77"9;
"73"
$PN"73"0;
"71"
$PN"71"9;
"69"
$PN"69"0;
"65"
$PN"65"9;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"28;
"57"
$PN"57"28;
"55"
$PN"55"0;
"51"
$PN"51"9;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"56;
"45"
$PN"45"9;
"41"
$PN"41"52;
"39"
$PN"39"9;
"43"
$PN"43"27;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"9;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"9;
"25"
$PN"25"3;
"23"
$PN"23"4;
"21"
$PN"21"9;
"19"
$PN"19"1;
"15"
$PN"15"9;
"17"
$PN"17"5;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"7;
"7"
$PN"7"8;
"3"
$PN"3"2;
"1"
$PN"1"6;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"49;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"44;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"37;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"60;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"23;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"58;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"57;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"29;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"53;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"50;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"52;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"27;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"5;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"26;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"25;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"11;
%"OUTPORT"
"1","(2850,2725)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"56;
%"OUTPORT"
"1","(700,3325)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"65;
%"OUTPORT"
"1","(700,3275)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"64;
%"OUTPORT"
"1","(700,3025)","2","standard","I88";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"22;
%"INPORT"
"1","(700,3175)","0","standard","I89";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"63;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"OUTPORT"
"1","(700,3125)","2","standard","I90";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"66;
%"INPORT"
"1","(-2800,3250)","0","standard","I91";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"INPORT"
"1","(-2800,3400)","0","standard","I92";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"20;
%"INPORT"
"1","(-2800,3450)","0","standard","I93";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"21;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"INPORT"
"1","(-2800,3150)","0","standard","I95";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"INPORT"
"1","(-2800,3300)","0","standard","I96";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"73;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
END.
