

================================================================
== Vitis HLS Report for 'case_9'
================================================================
* Date:           Wed Jan 21 17:33:37 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.748 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      841|      841|  10.092 us|  10.092 us|  842|  842|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n1_1_L_n1_2  |       69|       69|         6|          1|          1|    64|       yes|
        |- L_s1_1         |       32|       32|         4|          -|          -|     8|        no|
        |- L_n2_1         |      208|      208|        26|          -|          -|     8|        no|
        | + L_n2_2        |       24|       24|         3|          -|          -|     8|        no|
        |- L_n3_1         |      336|      336|        42|          -|          -|     8|        no|
        | + L_n3_2        |       40|       40|         5|          -|          -|     8|        no|
        |- L_n4_1_L_n4_2  |       68|       68|         6|          1|          1|    64|       yes|
        |- L_s2_1         |       48|       48|         6|          -|          -|     8|        no|
        |- L_s3_1         |       48|       48|         6|          -|          -|     8|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 2
  Pipeline-0 : II = 1, D = 6, States = { 4 5 6 7 8 9 }
  Pipeline-1 : II = 1, D = 6, States = { 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 4 
10 --> 11 
11 --> 12 15 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 19 16 
16 --> 17 15 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 27 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 22 
27 --> 28 
28 --> 33 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 27 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 46 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 40 
46 --> 47 52 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 46 
52 --> 53 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add_i5426_phi = alloca i32 1"   --->   Operation 54 'alloca' 'add_i5426_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mul_i6484_phi = alloca i32 1"   --->   Operation 55 'alloca' 'mul_i6484_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mul_i6668_phi = alloca i32 1"   --->   Operation 56 'alloca' 'mul_i6668_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%phi_ln145 = alloca i32 1"   --->   Operation 57 'alloca' 'phi_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%phi_ln140 = alloca i32 1"   --->   Operation 58 'alloca' 'phi_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add_i5493_phi = alloca i32 1"   --->   Operation 59 'alloca' 'add_i5493_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%phi_ln133 = alloca i32 1"   --->   Operation 60 'alloca' 'phi_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%phi_ln130 = alloca i32 1"   --->   Operation 61 'alloca' 'phi_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%phi_ln129 = alloca i32 1"   --->   Operation 62 'alloca' 'phi_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%phi_ln127 = alloca i32 1"   --->   Operation 63 'alloca' 'phi_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%phi_ln124 = alloca i32 1"   --->   Operation 64 'alloca' 'phi_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add_i6304_phi = alloca i32 1"   --->   Operation 65 'alloca' 'add_i6304_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add_i6356_phi = alloca i32 1"   --->   Operation 66 'alloca' 'add_i6356_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add_i6572_phi = alloca i32 1"   --->   Operation 67 'alloca' 'add_i6572_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%phi_ln119 = alloca i32 1"   --->   Operation 68 'alloca' 'phi_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%m16_1 = alloca i32 1" [case_9.cc:22]   --->   Operation 69 'alloca' 'm16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%i_n1_1 = alloca i32 1" [case_9.cc:114]   --->   Operation 70 'alloca' 'i_n1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 71 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%m16_19_loc = alloca i64 1"   --->   Operation 72 'alloca' 'm16_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%in_scalar_addr = getelementptr i8 %in_scalar, i64 0, i64 7"   --->   Operation 73 'getelementptr' 'in_scalar_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%in_scalar_load = load i4 %in_scalar_addr"   --->   Operation 74 'load' 'in_scalar_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%in_scalar_addr_1 = getelementptr i8 %in_scalar, i64 0, i64 13"   --->   Operation 75 'getelementptr' 'in_scalar_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (2.32ns)   --->   "%in_scalar_load_1 = load i4 %in_scalar_addr_1"   --->   Operation 76 'load' 'in_scalar_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln114 = store i4 0, i4 %i_n1_1" [case_9.cc:114]   --->   Operation 78 'store' 'store_ln114' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln22 = store i18 0, i18 %m16_1" [case_9.cc:22]   --->   Operation 79 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 80 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load = load i4 %in_scalar_addr"   --->   Operation 80 'load' 'in_scalar_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty = trunc i8 %in_scalar_load"   --->   Operation 81 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_1 = load i4 %in_scalar_addr_1"   --->   Operation 82 'load' 'in_scalar_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%in_scalar_addr_2 = getelementptr i8 %in_scalar, i64 0, i64 5"   --->   Operation 83 'getelementptr' 'in_scalar_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (2.32ns)   --->   "%in_scalar_load_2 = load i4 %in_scalar_addr_2"   --->   Operation 84 'load' 'in_scalar_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%in_scalar_addr_3 = getelementptr i8 %in_scalar, i64 0, i64 11"   --->   Operation 85 'getelementptr' 'in_scalar_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.32ns)   --->   "%in_scalar_load_3 = load i4 %in_scalar_addr_3"   --->   Operation 86 'load' 'in_scalar_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31" [case_9.cc:7]   --->   Operation 87 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_39, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0" [case_9.cc:7]   --->   Operation 88 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_0, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_0"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_1, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_1"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_2, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_2"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_3, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_3"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_4, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_4"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_5, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_5"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_6, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_6"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_7, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_7"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_8, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_8"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_9, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_9"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_10, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_10"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_11, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_11"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_12, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_12"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_13, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_13"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_14, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_14"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_15, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_15"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_scalar, void @empty_27, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_scalar"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_0"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_0, void @empty_29, i32 4294967295, i32 4294967295, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_1"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_1, void @empty_29, i32 4294967295, i32 4294967295, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_2"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_2, void @empty_29, i32 4294967295, i32 4294967295, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_3"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_3, void @empty_29, i32 4294967295, i32 4294967295, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%in_scalar_load_1_cast24 = sext i8 %in_scalar_load_1"   --->   Operation 131 'sext' 'in_scalar_load_1_cast24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_2 = load i4 %in_scalar_addr_2"   --->   Operation 132 'load' 'in_scalar_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%in_scalar_load_2_cast = sext i8 %in_scalar_load_2"   --->   Operation 133 'sext' 'in_scalar_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_3 = load i4 %in_scalar_addr_3"   --->   Operation 134 'load' 'in_scalar_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.inc" [case_9.cc:113]   --->   Operation 135 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.08>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [case_9.cc:113]   --->   Operation 136 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.87ns)   --->   "%icmp_ln113 = icmp_eq  i7 %indvar_flatten_load, i7 64" [case_9.cc:113]   --->   Operation 137 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (1.87ns)   --->   "%add_ln113 = add i7 %indvar_flatten_load, i7 1" [case_9.cc:113]   --->   Operation 138 'add' 'add_ln113' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %fpga_resource_hint.for.inc.157, void %for.cond.cleanup" [case_9.cc:113]   --->   Operation 139 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%i_n1_1_load = load i4 %i_n1_1" [case_9.cc:114]   --->   Operation 140 'load' 'i_n1_1_load' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.73ns)   --->   "%icmp_ln114 = icmp_eq  i4 %i_n1_1_load, i4 8" [case_9.cc:114]   --->   Operation 141 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln113)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (1.02ns)   --->   "%select_ln1 = select i1 %icmp_ln114, i4 0, i4 %i_n1_1_load" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 142 'select' 'select_ln1' <Predicate = (!icmp_ln113)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %select_ln1" [case_9.cc:114]   --->   Operation 143 'zext' 'zext_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%in_data_8_addr_1 = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln114" [case_9.cc:116]   --->   Operation 144 'getelementptr' 'in_data_8_addr_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 145 [2/2] (2.32ns)   --->   "%in_data_8_load_1 = load i4 %in_data_8_addr_1" [case_9.cc:116]   --->   Operation 145 'load' 'in_data_8_load_1' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%in_data_0_addr_1 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln114" [case_9.cc:119]   --->   Operation 146 'getelementptr' 'in_data_0_addr_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (2.32ns)   --->   "%in_data_0_load_1 = load i4 %in_data_0_addr_1" [case_9.cc:119]   --->   Operation 147 'load' 'in_data_0_load_1' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%in_data_6_addr = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln114" [case_9.cc:120]   --->   Operation 148 'getelementptr' 'in_data_6_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 149 [2/2] (2.32ns)   --->   "%in_data_6_load = load i4 %in_data_6_addr" [case_9.cc:120]   --->   Operation 149 'load' 'in_data_6_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%in_data_10_addr = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln114" [case_9.cc:127]   --->   Operation 150 'getelementptr' 'in_data_10_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 151 [2/2] (2.32ns)   --->   "%in_data_10_load = load i4 %in_data_10_addr" [case_9.cc:127]   --->   Operation 151 'load' 'in_data_10_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 152 [1/1] (1.73ns)   --->   "%add_ln114 = add i4 %select_ln1, i4 1" [case_9.cc:114]   --->   Operation 152 'add' 'add_ln114' <Predicate = (!icmp_ln113)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln113 = store i7 %add_ln113, i7 %indvar_flatten" [case_9.cc:113]   --->   Operation 153 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 1.58>
ST_4 : Operation 154 [1/1] (1.58ns)   --->   "%store_ln114 = store i4 %add_ln114, i4 %i_n1_1" [case_9.cc:114]   --->   Operation 154 'store' 'store_ln114' <Predicate = (!icmp_ln113)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.02>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%in_data_14_addr_1 = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln114" [case_9.cc:115]   --->   Operation 155 'getelementptr' 'in_data_14_addr_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (2.32ns)   --->   "%in_data_14_load_1 = load i4 %in_data_14_addr_1" [case_9.cc:115]   --->   Operation 156 'load' 'in_data_14_load_1' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_5 : Operation 157 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_1 = load i4 %in_data_8_addr_1" [case_9.cc:116]   --->   Operation 157 'load' 'in_data_8_load_1' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i3 %in_data_8_load_1" [case_9.cc:116]   --->   Operation 158 'sext' 'sext_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 159 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_1 = load i4 %in_data_0_addr_1" [case_9.cc:119]   --->   Operation 159 'load' 'in_data_0_load_1' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_5 : Operation 160 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load = load i4 %in_data_6_addr" [case_9.cc:120]   --->   Operation 160 'load' 'in_data_6_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%in_data_12_addr = getelementptr i3 %in_data_12, i64 0, i64 %zext_ln114" [case_9.cc:122]   --->   Operation 161 'getelementptr' 'in_data_12_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 162 [2/2] (2.32ns)   --->   "%in_data_12_load = load i4 %in_data_12_addr" [case_9.cc:122]   --->   Operation 162 'load' 'in_data_12_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_5 : Operation 163 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load = load i4 %in_data_10_addr" [case_9.cc:127]   --->   Operation 163 'load' 'in_data_10_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln127_1 = sext i3 %in_data_10_load" [case_9.cc:127]   --->   Operation 164 'sext' 'sext_ln127_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln127_2 = sext i3 %in_data_8_load_1" [case_9.cc:127]   --->   Operation 165 'sext' 'sext_ln127_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (1.65ns)   --->   "%m28 = add i4 %sext_ln127_1, i4 %sext_ln127_2" [case_9.cc:127]   --->   Operation 166 'add' 'm28' <Predicate = (!icmp_ln113)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i3 %in_data_0_load_1" [case_9.cc:129]   --->   Operation 167 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln132_1 = sext i4 %m28" [case_9.cc:132]   --->   Operation 168 'sext' 'sext_ln132_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln132_2 = sext i3 %in_data_0_load_1" [case_9.cc:132]   --->   Operation 169 'sext' 'sext_ln132_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 170 [3/3] (1.05ns) (grouped into DSP with root node add_ln146_4)   --->   "%m32 = mul i7 %sext_ln132_1, i7 %sext_ln132_2" [case_9.cc:132]   --->   Operation 170 'mul' 'm32' <Predicate = (!icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln144_1 = sext i3 %in_data_6_load" [case_9.cc:144]   --->   Operation 171 'sext' 'sext_ln144_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 172 [3/3] (1.05ns) (grouped into DSP with root node add_ln146_10)   --->   "%m39 = mul i6 %sext_ln144_1, i6 %sext_ln116" [case_9.cc:144]   --->   Operation 172 'mul' 'm39' <Predicate = (!icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln127 = store i4 %m28, i4 %phi_ln127" [case_9.cc:127]   --->   Operation 173 'store' 'store_ln127' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.42>
ST_6 : Operation 174 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_1 = load i4 %in_data_14_addr_1" [case_9.cc:115]   --->   Operation 174 'load' 'in_data_14_load_1' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i3 %in_data_14_load_1" [case_9.cc:118]   --->   Operation 175 'sext' 'sext_ln118_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (1.91ns)   --->   "%m21 = add i9 %sext_ln118_1, i9 %in_scalar_load_1_cast24" [case_9.cc:118]   --->   Operation 176 'add' 'm21' <Predicate = (!icmp_ln113)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (1.62ns)   --->   "%m22 = mul i3 %in_data_0_load_1, i3 %in_data_14_load_1" [case_9.cc:119]   --->   Operation 177 'mul' 'm22' <Predicate = (!icmp_ln113)> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i3 %in_data_6_load" [case_9.cc:120]   --->   Operation 178 'sext' 'sext_ln120' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (6.42ns)   --->   "%m23 = mul i11 %in_scalar_load_2_cast, i11 %sext_ln120" [case_9.cc:120]   --->   Operation 179 'mul' 'm23' <Predicate = (!icmp_ln113)> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%specfucore_ln22 = specfucore void @_ssdm_op_SpecFUCore, i11 %m23, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:22]   --->   Operation 180 'specfucore' 'specfucore_ln22' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_6 : Operation 181 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load = load i4 %in_data_12_addr" [case_9.cc:122]   --->   Operation 181 'load' 'in_data_12_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i9 %m21" [case_9.cc:122]   --->   Operation 182 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i11 %m23" [case_9.cc:134]   --->   Operation 183 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%in_data_2_addr = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln114" [case_9.cc:128]   --->   Operation 184 'getelementptr' 'in_data_2_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_6 : Operation 185 [2/2] (2.32ns)   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_9.cc:128]   --->   Operation 185 'load' 'in_data_2_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 186 [2/3] (1.05ns) (grouped into DSP with root node add_ln146_4)   --->   "%m32 = mul i7 %sext_ln132_1, i7 %sext_ln132_2" [case_9.cc:132]   --->   Operation 186 'mul' 'm32' <Predicate = (!icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 187 [2/3] (1.05ns) (grouped into DSP with root node add_ln146_10)   --->   "%m39 = mul i6 %sext_ln144_1, i6 %sext_ln116" [case_9.cc:144]   --->   Operation 187 'mul' 'm39' <Predicate = (!icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln119 = store i3 %m22, i3 %phi_ln119" [case_9.cc:119]   --->   Operation 188 'store' 'store_ln119' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln118 = store i9 %m21, i9 %add_i6572_phi" [case_9.cc:118]   --->   Operation 189 'store' 'store_ln118' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.48>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i3 %in_data_14_load_1" [case_9.cc:115]   --->   Operation 190 'sext' 'sext_ln115' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (1.82ns)   --->   "%m19 = add i6 %sext_ln115, i6 %empty" [case_9.cc:115]   --->   Operation 191 'add' 'm19' <Predicate = (!icmp_ln113)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (1.62ns)   --->   "%m20 = mul i6 %sext_ln116, i6 %sext_ln115" [case_9.cc:116]   --->   Operation 192 'mul' 'm20' <Predicate = (!icmp_ln113)> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i6 %m19" [case_9.cc:117]   --->   Operation 193 'sext' 'sext_ln117' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i3 %m22" [case_9.cc:121]   --->   Operation 194 'sext' 'sext_ln121' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i3 %in_data_12_load" [case_9.cc:122]   --->   Operation 195 'sext' 'sext_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (1.87ns)   --->   "%m24 = add i7 %sext_ln122, i7 %trunc_ln122" [case_9.cc:122]   --->   Operation 196 'add' 'm24' <Predicate = (!icmp_ln113)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i3 %in_data_0_load_1" [case_9.cc:123]   --->   Operation 197 'sext' 'sext_ln123' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (1.65ns)   --->   "%m25 = add i4 %sext_ln121, i4 %sext_ln123" [case_9.cc:123]   --->   Operation 198 'add' 'm25' <Predicate = (!icmp_ln113)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i4 %m25" [case_9.cc:124]   --->   Operation 199 'sext' 'sext_ln124' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i3 %in_data_6_load" [case_9.cc:124]   --->   Operation 200 'sext' 'sext_ln124_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (1.73ns)   --->   "%m26 = add i5 %sext_ln124, i5 %sext_ln124_1" [case_9.cc:124]   --->   Operation 201 'add' 'm26' <Predicate = (!icmp_ln113)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i5 %m26" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:25]   --->   Operation 202 'sext' 'sext_ln25' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%specfucore_ln25 = specfucore void @_ssdm_op_SpecFUCore, i5 %m26, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:25]   --->   Operation 203 'specfucore' 'specfucore_ln25' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (4.17ns)   --->   "%m27 = mul i8 %in_scalar_load_3, i8 %trunc_ln134" [case_9.cc:125]   --->   Operation 204 'mul' 'm27' <Predicate = (!icmp_ln113)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i7 %m24" [case_9.cc:126]   --->   Operation 205 'sext' 'sext_ln126' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln126_2 = sext i4 %m25" [case_9.cc:126]   --->   Operation 206 'sext' 'sext_ln126_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i8 %m27" [case_9.cc:127]   --->   Operation 207 'sext' 'sext_ln127' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 208 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_9.cc:128]   --->   Operation 208 'load' 'in_data_2_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i3 %in_data_2_load" [case_9.cc:128]   --->   Operation 209 'sext' 'sext_ln128' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (4.34ns)   --->   "%m29 = mul i7 %sext_ln126_2, i7 %sext_ln128" [case_9.cc:128]   --->   Operation 210 'mul' 'm29' <Predicate = (!icmp_ln113)> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i7 %m29, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:28]   --->   Operation 211 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = trunc i7 %m24" [case_9.cc:129]   --->   Operation 212 'trunc' 'trunc_ln129_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i2 %trunc_ln129" [case_9.cc:129]   --->   Operation 213 'sext' 'sext_ln129' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln129_1 = sext i2 %trunc_ln129_1" [case_9.cc:129]   --->   Operation 214 'sext' 'sext_ln129_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (2.09ns)   --->   "%mul_ln129 = mul i4 %sext_ln129_1, i4 %sext_ln129" [case_9.cc:129]   --->   Operation 215 'mul' 'mul_ln129' <Predicate = (!icmp_ln113)> <Delay = 2.09> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%specfucore_ln29 = specfucore void @_ssdm_op_SpecFUCore, i4 %mul_ln129, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:29]   --->   Operation 216 'specfucore' 'specfucore_ln29' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%m30 = trunc i4 %mul_ln129" [case_9.cc:129]   --->   Operation 217 'trunc' 'm30' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln131_1 = sext i7 %m29" [case_9.cc:131]   --->   Operation 218 'sext' 'sext_ln131_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln131_2 = sext i2 %m30" [case_9.cc:131]   --->   Operation 219 'sext' 'sext_ln131_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node add_ln146_4)   --->   "%m32 = mul i7 %sext_ln132_1, i7 %sext_ln132_2" [case_9.cc:132]   --->   Operation 220 'mul' 'm32' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i6 %m19" [case_9.cc:133]   --->   Operation 221 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i3 %in_data_12_load" [case_9.cc:133]   --->   Operation 222 'sext' 'sext_ln133' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (1.73ns)   --->   "%m33 = add i4 %sext_ln133, i4 %trunc_ln133" [case_9.cc:133]   --->   Operation 223 'add' 'm33' <Predicate = (!icmp_ln113)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i4 %m25" [case_9.cc:134]   --->   Operation 224 'sext' 'sext_ln134' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (1.91ns)   --->   "%m34 = add i8 %sext_ln134, i8 %trunc_ln134" [case_9.cc:134]   --->   Operation 225 'add' 'm34' <Predicate = (!icmp_ln113)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%specfucore_ln33 = specfucore void @_ssdm_op_SpecFUCore, i8 %m34, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:33]   --->   Operation 226 'specfucore' 'specfucore_ln33' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node add_ln146_4)   --->   "%sext_ln135 = sext i7 %m32" [case_9.cc:135]   --->   Operation 227 'sext' 'sext_ln135' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln135_1 = sext i4 %m33" [case_9.cc:135]   --->   Operation 228 'sext' 'sext_ln135_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln135_2 = sext i8 %m34" [case_9.cc:135]   --->   Operation 229 'sext' 'sext_ln135_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i5 %m26" [case_9.cc:136]   --->   Operation 230 'sext' 'sext_ln136' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (1.91ns)   --->   "%m35 = add i9 %sext_ln136, i9 %sext_ln127" [case_9.cc:136]   --->   Operation 231 'add' 'm35' <Predicate = (!icmp_ln113)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%specfucore_ln34 = specfucore void @_ssdm_op_SpecFUCore, i9 %m35, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:34]   --->   Operation 232 'specfucore' 'specfucore_ln34' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i2 %m30" [case_9.cc:140]   --->   Operation 233 'sext' 'sext_ln140' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (1.62ns)   --->   "%m37 = mul i4 %sext_ln123, i4 %sext_ln140" [case_9.cc:140]   --->   Operation 234 'mul' 'm37' <Predicate = (!icmp_ln113)> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i4 %m37" [case_9.cc:141]   --->   Operation 235 'sext' 'sext_ln141' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i3 %in_data_12_load" [case_9.cc:142]   --->   Operation 236 'sext' 'sext_ln142' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (1.73ns)   --->   "%m38 = add i5 %sext_ln142, i5 %sext_ln124" [case_9.cc:142]   --->   Operation 237 'add' 'm38' <Predicate = (!icmp_ln113)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i5 %m38, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:37]   --->   Operation 238 'specfucore' 'specfucore_ln37' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i5 %m38" [case_9.cc:144]   --->   Operation 239 'sext' 'sext_ln144' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 240 [1/3] (0.00ns) (grouped into DSP with root node add_ln146_10)   --->   "%m39 = mul i6 %sext_ln144_1, i6 %sext_ln116" [case_9.cc:144]   --->   Operation 240 'mul' 'm39' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 241 [1/1] (2.09ns)   --->   "%mul_ln145 = mul i4 %sext_ln129, i4 %sext_ln129" [case_9.cc:145]   --->   Operation 241 'mul' 'mul_ln145' <Predicate = (!icmp_ln113)> <Delay = 2.09> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i4 %mul_ln145, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:39]   --->   Operation 242 'specfucore' 'specfucore_ln39' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%m40 = trunc i4 %mul_ln145" [case_9.cc:145]   --->   Operation 243 'trunc' 'm40' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln146 = sext i2 %m40" [case_9.cc:146]   --->   Operation 244 'sext' 'sext_ln146' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 245 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln146_4 = add i9 %sext_ln135, i9 %m35" [case_9.cc:146]   --->   Operation 245 'add' 'add_ln146_4' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 246 [1/1] (1.91ns)   --->   "%add_ln146_6 = add i9 %sext_ln127, i9 %sext_ln135_2" [case_9.cc:146]   --->   Operation 246 'add' 'add_ln146_6' <Predicate = (!icmp_ln113)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln146_3 = sext i9 %add_ln146_6" [case_9.cc:146]   --->   Operation 247 'sext' 'sext_ln146_3' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (1.82ns)   --->   "%add_ln146_7 = add i10 %sext_ln146_3, i10 %sext_ln131_1" [case_9.cc:146]   --->   Operation 248 'add' 'add_ln146_7' <Predicate = (!icmp_ln113)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln146_10 = add i6 %sext_ln144, i6 %m39" [case_9.cc:146]   --->   Operation 249 'add' 'add_ln146_10' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln146_11 = add i8 %sext_ln126, i8 %sext_ln117" [case_9.cc:146]   --->   Operation 250 'add' 'add_ln146_11' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 251 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln146_12 = add i8 %add_ln146_11, i8 %sext_ln25" [case_9.cc:146]   --->   Operation 251 'add' 'add_ln146_12' <Predicate = (!icmp_ln113)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 252 [1/1] (1.73ns)   --->   "%add_ln146_14 = add i5 %sext_ln135_1, i5 %sext_ln141" [case_9.cc:146]   --->   Operation 252 'add' 'add_ln146_14' <Predicate = (!icmp_ln113)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (1.56ns)   --->   "%add_ln146_16 = add i3 %sext_ln146, i3 %sext_ln131_2" [case_9.cc:146]   --->   Operation 253 'add' 'add_ln146_16' <Predicate = (!icmp_ln113)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln146_9 = sext i3 %add_ln146_16" [case_9.cc:146]   --->   Operation 254 'sext' 'sext_ln146_9' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (1.65ns)   --->   "%add_ln146_17 = add i4 %sext_ln146_9, i4 %sext_ln121" [case_9.cc:146]   --->   Operation 255 'add' 'add_ln146_17' <Predicate = (!icmp_ln113)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln122 = store i7 %m24, i7 %add_i6356_phi" [case_9.cc:122]   --->   Operation 256 'store' 'store_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln124 = store i5 %m26, i5 %phi_ln124" [case_9.cc:124]   --->   Operation 257 'store' 'store_ln124' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln129 = store i2 %m30, i2 %phi_ln129" [case_9.cc:129]   --->   Operation 258 'store' 'store_ln129' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln133 = store i4 %m33, i4 %phi_ln133" [case_9.cc:133]   --->   Operation 259 'store' 'store_ln133' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln136 = store i9 %m35, i9 %add_i5493_phi" [case_9.cc:136]   --->   Operation 260 'store' 'store_ln136' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln140 = store i4 %m37, i4 %phi_ln140" [case_9.cc:140]   --->   Operation 261 'store' 'store_ln140' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln145 = store i2 %m40, i2 %phi_ln145" [case_9.cc:145]   --->   Operation 262 'store' 'store_ln145' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln116 = store i6 %m20, i6 %mul_i6668_phi" [case_9.cc:116]   --->   Operation 263 'store' 'store_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.10>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%add_i5426_phi_load = load i4 %add_i5426_phi" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 264 'load' 'add_i5426_phi_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%mul_i6484_phi_load = load i11 %mul_i6484_phi" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 265 'load' 'mul_i6484_phi_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%add_i6304_phi_load = load i4 %add_i6304_phi"   --->   Operation 266 'load' 'add_i6304_phi_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i6 %m20" [case_9.cc:118]   --->   Operation 267 'sext' 'sext_ln118' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i4 %m25" [case_9.cc:126]   --->   Operation 268 'sext' 'sext_ln126_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i4 %m25" [case_9.cc:130]   --->   Operation 269 'sext' 'sext_ln130' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln130_1 = sext i9 %m21" [case_9.cc:130]   --->   Operation 270 'sext' 'sext_ln130_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (4.35ns)   --->   "%m31 = mul i10 %sext_ln130_1, i10 %sext_ln130" [case_9.cc:130]   --->   Operation 271 'mul' 'm31' <Predicate = (!icmp_ln113)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i4 %m28" [case_9.cc:131]   --->   Operation 272 'sext' 'sext_ln131' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i10 %m31" [case_9.cc:132]   --->   Operation 273 'sext' 'sext_ln132' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %in_data_2_load, i1 0" [case_9.cc:138]   --->   Operation 274 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i4 %tmp_4" [case_9.cc:138]   --->   Operation 275 'sext' 'sext_ln138' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (1.82ns)   --->   "%add_ln146 = add i9 %sext_ln118, i9 %m21" [case_9.cc:146]   --->   Operation 276 'add' 'add_ln146' <Predicate = (!icmp_ln113)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln146_1 = sext i9 %add_ln146" [case_9.cc:146]   --->   Operation 277 'sext' 'sext_ln146_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (1.73ns)   --->   "%add_ln146_1 = add i5 %sext_ln138, i5 %sext_ln131" [case_9.cc:146]   --->   Operation 278 'add' 'add_ln146_1' <Predicate = (!icmp_ln113)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln146_2 = sext i5 %add_ln146_1" [case_9.cc:146]   --->   Operation 279 'sext' 'sext_ln146_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln146_2 = add i11 %sext_ln146_2, i11 %m23" [case_9.cc:146]   --->   Operation 280 'add' 'add_ln146_2' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 281 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln146_3 = add i11 %add_ln146_2, i11 %sext_ln146_1" [case_9.cc:146]   --->   Operation 281 'add' 'add_ln146_3' <Predicate = (!icmp_ln113)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 282 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln146_4 = add i9 %sext_ln135, i9 %m35" [case_9.cc:146]   --->   Operation 282 'add' 'add_ln146_4' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln146_5 = sext i9 %add_ln146_4" [case_9.cc:146]   --->   Operation 283 'sext' 'sext_ln146_5' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln146_5 = add i11 %sext_ln146_5, i11 %sext_ln132" [case_9.cc:146]   --->   Operation 284 'add' 'add_ln146_5' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln146_12 = sext i10 %add_ln146_7" [case_9.cc:146]   --->   Operation 285 'sext' 'sext_ln146_12' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln146_8 = add i11 %sext_ln146_12, i11 %add_ln146_5" [case_9.cc:146]   --->   Operation 286 'add' 'add_ln146_8' <Predicate = (!icmp_ln113)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 287 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln146_10 = add i6 %sext_ln144, i6 %m39" [case_9.cc:146]   --->   Operation 287 'add' 'add_ln146_10' <Predicate = (!icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln146_6 = sext i6 %add_ln146_10" [case_9.cc:146]   --->   Operation 288 'sext' 'sext_ln146_6' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln146_7 = sext i8 %add_ln146_12" [case_9.cc:146]   --->   Operation 289 'sext' 'sext_ln146_7' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln146_13 = add i9 %sext_ln146_7, i9 %sext_ln146_6" [case_9.cc:146]   --->   Operation 290 'add' 'add_ln146_13' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln146_8 = sext i5 %add_ln146_14" [case_9.cc:146]   --->   Operation 291 'sext' 'sext_ln146_8' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln146_15 = add i6 %sext_ln146_8, i6 %sext_ln126_1" [case_9.cc:146]   --->   Operation 292 'add' 'add_ln146_15' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln146_10 = sext i4 %add_ln146_17" [case_9.cc:146]   --->   Operation 293 'sext' 'sext_ln146_10' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln146_18 = add i6 %sext_ln146_10, i6 %add_ln146_15" [case_9.cc:146]   --->   Operation 294 'add' 'add_ln146_18' <Predicate = (!icmp_ln113)> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln146_11 = sext i6 %add_ln146_18" [case_9.cc:146]   --->   Operation 295 'sext' 'sext_ln146_11' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln146_19 = add i9 %sext_ln146_11, i9 %add_ln146_13" [case_9.cc:146]   --->   Operation 296 'add' 'add_ln146_19' <Predicate = (!icmp_ln113)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln123 = store i4 %m25, i4 %add_i6304_phi" [case_9.cc:123]   --->   Operation 297 'store' 'store_ln123' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%store_ln130 = store i10 %m31, i10 %phi_ln130" [case_9.cc:130]   --->   Operation 298 'store' 'store_ln130' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%store_ln120 = store i11 %m23, i11 %mul_i6484_phi" [case_9.cc:120]   --->   Operation 299 'store' 'store_ln120' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%store_ln138 = store i4 %tmp_4, i4 %add_i5426_phi" [case_9.cc:138]   --->   Operation 300 'store' 'store_ln138' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.51>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%m16_5 = load i18 %m16_1" [case_9.cc:146]   --->   Operation 301 'load' 'm16_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1 = sext i4 %add_i5426_phi_load" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 302 'sext' 'sext_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1_1 = sext i4 %add_i6304_phi_load" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 303 'sext' 'sext_ln1_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1_2 = sext i11 %mul_i6484_phi_load" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 304 'sext' 'sext_ln1_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1_3 = sext i18 %m16_5" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 305 'sext' 'sext_ln1_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%specpipeline_ln1 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 306 'specpipeline' 'specpipeline_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%specpipeline_ln1 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 307 'specpipeline' 'specpipeline_ln1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n1_1_L_n1_2_str"   --->   Operation 308 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 309 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%specpipeline_ln1 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 310 'specpipeline' 'specpipeline_ln1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:2]   --->   Operation 311 'specpipeline' 'specpipeline_ln2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [case_9.cc:119]   --->   Operation 312 'specregionbegin' 'rbegin3' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%rend270 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin3" [case_9.cc:120]   --->   Operation 313 'specregionend' 'rend270' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [case_9.cc:123]   --->   Operation 314 'specregionbegin' 'rbegin4' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin4" [case_9.cc:124]   --->   Operation 315 'specregionend' 'rend268' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [case_9.cc:127]   --->   Operation 316 'specregionbegin' 'rbegin5' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%rend266 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin5" [case_9.cc:128]   --->   Operation 317 'specregionend' 'rend266' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [case_9.cc:128]   --->   Operation 318 'specregionbegin' 'rbegin6' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%rend264 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin6" [case_9.cc:129]   --->   Operation 319 'specregionend' 'rend264' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [case_9.cc:133]   --->   Operation 320 'specregionbegin' 'rbegin7' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin7" [case_9.cc:134]   --->   Operation 321 'specregionend' 'rend262' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [case_9.cc:135]   --->   Operation 322 'specregionbegin' 'rbegin8' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%rend260 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin8" [case_9.cc:136]   --->   Operation 323 'specregionend' 'rend260' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [case_9.cc:141]   --->   Operation 324 'specregionbegin' 'rbegin9' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%rend258 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin9" [case_9.cc:142]   --->   Operation 325 'specregionend' 'rend258' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [case_9.cc:144]   --->   Operation 326 'specregionbegin' 'rbegin10' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin10" [case_9.cc:145]   --->   Operation 327 'specregionend' 'rend256' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln146_4 = sext i11 %add_ln146_3" [case_9.cc:146]   --->   Operation 328 'sext' 'sext_ln146_4' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln146_13 = sext i11 %add_ln146_8" [case_9.cc:146]   --->   Operation 329 'sext' 'sext_ln146_13' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln146_9 = add i12 %sext_ln146_13, i12 %sext_ln146_4" [case_9.cc:146]   --->   Operation 330 'add' 'add_ln146_9' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln146_14 = sext i9 %add_ln146_19" [case_9.cc:146]   --->   Operation 331 'sext' 'sext_ln146_14' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln146_20 = add i12 %sext_ln146_14, i12 %add_ln146_9" [case_9.cc:146]   --->   Operation 332 'add' 'add_ln146_20' <Predicate = (!icmp_ln113)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln146_15 = sext i12 %add_ln146_20" [case_9.cc:146]   --->   Operation 333 'sext' 'sext_ln146_15' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (2.13ns)   --->   "%m16_23 = add i18 %m16_5, i18 %sext_ln146_15" [case_9.cc:146]   --->   Operation 334 'add' 'm16_23' <Predicate = (!icmp_ln113)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [1/1] (1.58ns)   --->   "%store_ln22 = store i18 %m16_23, i18 %m16_1" [case_9.cc:22]   --->   Operation 335 'store' 'store_ln22' <Predicate = (!icmp_ln113)> <Delay = 1.58>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc" [case_9.cc:114]   --->   Operation 336 'br' 'br_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.42>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%add_i5077_phi = alloca i32 1"   --->   Operation 337 'alloca' 'add_i5077_phi' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%m16_2 = alloca i32 1" [case_9.cc:22]   --->   Operation 338 'alloca' 'm16_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%i_s1_0 = alloca i32 1" [case_9.cc:149]   --->   Operation 339 'alloca' 'i_s1_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%mul_i6668_phi_load = load i6 %mul_i6668_phi"   --->   Operation 340 'load' 'mul_i6668_phi_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%add_i5493_phi_load_1 = load i9 %add_i5493_phi"   --->   Operation 341 'load' 'add_i5493_phi_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%phi_ln124_load = load i5 %phi_ln124"   --->   Operation 342 'load' 'phi_ln124_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%empty_47 = trunc i9 %add_i5493_phi_load_1"   --->   Operation 343 'trunc' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%in_scalar_load_1_cast23 = sext i8 %in_scalar_load_1"   --->   Operation 344 'sext' 'in_scalar_load_1_cast23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%phi_ln124_cast = sext i5 %phi_ln124_load"   --->   Operation 345 'sext' 'phi_ln124_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (6.42ns)   --->   "%mul_i5012 = mul i13 %in_scalar_load_1_cast23, i13 %phi_ln124_cast"   --->   Operation 346 'mul' 'mul_i5012' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%m43 = trunc i13 %mul_i5012"   --->   Operation 347 'trunc' 'm43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%empty_48 = trunc i6 %mul_i6668_phi_load"   --->   Operation 348 'trunc' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%conv_i4979_cast = sext i4 %empty_48"   --->   Operation 349 'sext' 'conv_i4979_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%in_scalar_load_cast = sext i8 %in_scalar_load"   --->   Operation 350 'sext' 'in_scalar_load_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i12 %m43" [case_9.cc:46]   --->   Operation 351 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i12 %m43" [case_9.cc:46]   --->   Operation 352 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (1.58ns)   --->   "%store_ln149 = store i4 0, i4 %i_s1_0" [case_9.cc:149]   --->   Operation 353 'store' 'store_ln149' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 354 [1/1] (1.58ns)   --->   "%store_ln22 = store i19 %sext_ln1_3, i19 %m16_2" [case_9.cc:22]   --->   Operation 354 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.inc261" [case_9.cc:149]   --->   Operation 355 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.32>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%m16_7 = load i19 %m16_2" [case_9.cc:156]   --->   Operation 356 'load' 'm16_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%i_s1_0_1 = load i4 %i_s1_0" [case_9.cc:149]   --->   Operation 357 'load' 'i_s1_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i19 %m16_7" [case_9.cc:149]   --->   Operation 358 'sext' 'sext_ln149' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (1.73ns)   --->   "%icmp_ln149 = icmp_eq  i4 %i_s1_0_1, i4 8" [case_9.cc:149]   --->   Operation 359 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 360 [1/1] (1.73ns)   --->   "%add_ln149 = add i4 %i_s1_0_1, i4 1" [case_9.cc:149]   --->   Operation 360 'add' 'add_ln149' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %fpga_resource_hint.for.inc261.149, void %for.cond.cleanup214" [case_9.cc:149]   --->   Operation 361 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i4 %i_s1_0_1" [case_9.cc:149]   --->   Operation 362 'zext' 'zext_ln149' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%in_data_14_addr = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln149" [case_9.cc:150]   --->   Operation 363 'getelementptr' 'in_data_14_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 364 [2/2] (2.32ns)   --->   "%in_data_14_load = load i4 %in_data_14_addr" [case_9.cc:150]   --->   Operation 364 'load' 'in_data_14_load' <Predicate = (!icmp_ln149)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%specfucore_ln41 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_i5012, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:41]   --->   Operation 365 'specfucore' 'specfucore_ln41' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%in_data_0_addr = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln149" [case_9.cc:153]   --->   Operation 366 'getelementptr' 'in_data_0_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 367 [2/2] (2.32ns)   --->   "%in_data_0_load = load i4 %in_data_0_addr" [case_9.cc:153]   --->   Operation 367 'load' 'in_data_0_load' <Predicate = (!icmp_ln149)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%in_data_8_addr = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln149" [case_9.cc:154]   --->   Operation 368 'getelementptr' 'in_data_8_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 369 [2/2] (2.32ns)   --->   "%in_data_8_load = load i4 %in_data_8_addr" [case_9.cc:154]   --->   Operation 369 'load' 'in_data_8_load' <Predicate = (!icmp_ln149)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%in_data_4_addr = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln149" [case_9.cc:155]   --->   Operation 370 'getelementptr' 'in_data_4_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 371 [2/2] (2.32ns)   --->   "%in_data_4_load = load i4 %in_data_4_addr" [case_9.cc:155]   --->   Operation 371 'load' 'in_data_4_load' <Predicate = (!icmp_ln149)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_11 : Operation 372 [1/1] (1.58ns)   --->   "%store_ln149 = store i4 %add_ln149, i4 %i_s1_0" [case_9.cc:149]   --->   Operation 372 'store' 'store_ln149' <Predicate = (!icmp_ln149)> <Delay = 1.58>
ST_11 : Operation 373 [1/1] (0.00ns)   --->   "%i_n2_0 = alloca i32 1" [case_9.cc:158]   --->   Operation 373 'alloca' 'i_n2_0' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%m16_4 = alloca i32 1" [case_9.cc:22]   --->   Operation 374 'alloca' 'm16_4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 375 [1/1] (0.00ns)   --->   "%mul_i4703_lcssa_phi = alloca i32 1"   --->   Operation 375 'alloca' 'mul_i4703_lcssa_phi' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 376 [1/1] (0.00ns)   --->   "%mul_i6668_phi_load_1 = load i6 %mul_i6668_phi"   --->   Operation 376 'load' 'mul_i6668_phi_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 377 [1/1] (0.00ns)   --->   "%add_i6572_phi_load_1 = load i9 %add_i6572_phi" [case_9.cc:122]   --->   Operation 377 'load' 'add_i6572_phi_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = trunc i9 %add_i6572_phi_load_1" [case_9.cc:122]   --->   Operation 378 'trunc' 'trunc_ln122_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (0.00ns)   --->   "%conv_i4714_cast = sext i6 %mul_i6668_phi_load_1"   --->   Operation 379 'sext' 'conv_i4714_cast' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%empty_49 = trunc i8 %in_scalar_load_1"   --->   Operation 380 'trunc' 'empty_49' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_11 : Operation 381 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %sext_ln149, i32 %m16_4" [case_9.cc:22]   --->   Operation 381 'store' 'store_ln22' <Predicate = (icmp_ln149)> <Delay = 1.58>
ST_11 : Operation 382 [1/1] (1.58ns)   --->   "%store_ln158 = store i4 0, i4 %i_n2_0" [case_9.cc:158]   --->   Operation 382 'store' 'store_ln158' <Predicate = (icmp_ln149)> <Delay = 1.58>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln158 = br void %L_n2_2" [case_9.cc:158]   --->   Operation 383 'br' 'br_ln158' <Predicate = (icmp_ln149)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.74>
ST_12 : Operation 384 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load = load i4 %in_data_14_addr" [case_9.cc:150]   --->   Operation 384 'load' 'in_data_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i3 %in_data_14_load" [case_9.cc:150]   --->   Operation 385 'sext' 'sext_ln150' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (1.87ns)   --->   "%m42 = add i7 %empty_47, i7 %sext_ln150" [case_9.cc:150]   --->   Operation 386 'add' 'm42' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i7 %m42" [case_9.cc:151]   --->   Operation 387 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 388 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load = load i4 %in_data_0_addr" [case_9.cc:153]   --->   Operation 388 'load' 'in_data_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i3 %in_data_0_load" [case_9.cc:153]   --->   Operation 389 'sext' 'sext_ln153' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (4.34ns)   --->   "%mul_ln153 = mul i7 %conv_i4979_cast, i7 %sext_ln153" [case_9.cc:153]   --->   Operation 390 'mul' 'mul_ln153' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln153, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:42]   --->   Operation 391 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 392 [1/1] (0.00ns)   --->   "%m44 = trunc i7 %mul_ln153" [case_9.cc:153]   --->   Operation 392 'trunc' 'm44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 393 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load = load i4 %in_data_8_addr" [case_9.cc:154]   --->   Operation 393 'load' 'in_data_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_12 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln154 = sext i3 %in_data_8_load" [case_9.cc:154]   --->   Operation 394 'sext' 'sext_ln154' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (1.91ns)   --->   "%m45 = add i8 %in_scalar_load_1, i8 %sext_ln154" [case_9.cc:154]   --->   Operation 395 'add' 'm45' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 396 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load = load i4 %in_data_4_addr" [case_9.cc:155]   --->   Operation 396 'load' 'in_data_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_12 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i3 %in_data_4_load" [case_9.cc:155]   --->   Operation 397 'sext' 'sext_ln155' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 398 [1/1] (6.42ns)   --->   "%m46 = mul i11 %in_scalar_load_cast, i11 %sext_ln155" [case_9.cc:155]   --->   Operation 398 'mul' 'm46' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 399 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i11 %m46, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:44]   --->   Operation 399 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i4 %m44" [case_9.cc:156]   --->   Operation 400 'sext' 'sext_ln156' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 401 [1/1] (1.87ns)   --->   "%add_ln156_1 = add i8 %sext_ln151, i8 %sext_ln156" [case_9.cc:156]   --->   Operation 401 'add' 'add_ln156_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%store_ln150 = store i7 %m42, i7 %add_i5077_phi" [case_9.cc:150]   --->   Operation 402 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.89>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln156_1 = sext i8 %m45" [case_9.cc:156]   --->   Operation 403 'sext' 'sext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln156_2 = sext i11 %m46" [case_9.cc:156]   --->   Operation 404 'sext' 'sext_ln156_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156 = add i13 %sext_ln46_1, i13 %sext_ln156_2" [case_9.cc:156]   --->   Operation 405 'add' 'add_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln156_3 = sext i8 %add_ln156_1" [case_9.cc:156]   --->   Operation 406 'sext' 'sext_ln156_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 407 [1/1] (1.91ns)   --->   "%add_ln156_2 = add i9 %sext_ln156_3, i9 %sext_ln156_1" [case_9.cc:156]   --->   Operation 407 'add' 'add_ln156_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln156_4 = sext i9 %add_ln156_2" [case_9.cc:156]   --->   Operation 408 'sext' 'sext_ln156_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 409 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln156_3 = add i13 %sext_ln156_4, i13 %add_ln156" [case_9.cc:156]   --->   Operation 409 'add' 'add_ln156_3' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln156_5 = sext i13 %add_ln156_3" [case_9.cc:156]   --->   Operation 410 'sext' 'sext_ln156_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 411 [1/1] (2.16ns)   --->   "%m16 = add i19 %m16_7, i19 %sext_ln156_5" [case_9.cc:156]   --->   Operation 411 'add' 'm16' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.58>
ST_14 : Operation 412 [1/1] (0.00ns)   --->   "%specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:3]   --->   Operation 412 'specpipeline' 'specpipeline_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 413 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_9.cc:22]   --->   Operation 413 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [case_9.cc:149]   --->   Operation 414 'specloopname' 'specloopname_ln149' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 415 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [case_9.cc:151]   --->   Operation 415 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 416 [1/1] (0.00ns)   --->   "%rend276 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin" [case_9.cc:152]   --->   Operation 416 'specregionend' 'rend276' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 417 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [case_9.cc:152]   --->   Operation 417 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 418 [1/1] (0.00ns)   --->   "%rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin1" [case_9.cc:153]   --->   Operation 418 'specregionend' 'rend274' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 419 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [case_9.cc:154]   --->   Operation 419 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%rend272 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin2" [case_9.cc:155]   --->   Operation 420 'specregionend' 'rend272' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 421 [1/1] (1.58ns)   --->   "%store_ln22 = store i19 %m16, i19 %m16_2" [case_9.cc:22]   --->   Operation 421 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.inc261" [case_9.cc:149]   --->   Operation 422 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 3.32>
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "%i_n2_0_1 = load i4 %i_n2_0" [case_9.cc:158]   --->   Operation 423 'load' 'i_n2_0_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 424 [1/1] (0.00ns)   --->   "%m16_9 = load i32 %m16_4"   --->   Operation 424 'load' 'm16_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 425 [1/1] (1.73ns)   --->   "%icmp_ln158 = icmp_eq  i4 %i_n2_0_1, i4 8" [case_9.cc:158]   --->   Operation 425 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 426 [1/1] (1.73ns)   --->   "%i_n2_0_2 = add i4 %i_n2_0_1, i4 1" [case_9.cc:158]   --->   Operation 426 'add' 'i_n2_0_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %L_n2_2.split, void %for.cond.cleanup266" [case_9.cc:158]   --->   Operation 427 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 428 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:4]   --->   Operation 428 'specpipeline' 'specpipeline_ln4' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 429 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_9.cc:22]   --->   Operation 429 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 430 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [case_9.cc:158]   --->   Operation 430 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 431 [1/1] (1.58ns)   --->   "%br_ln159 = br void %for.inc291" [case_9.cc:159]   --->   Operation 431 'br' 'br_ln159' <Predicate = (!icmp_ln158)> <Delay = 1.58>
ST_15 : Operation 432 [1/1] (0.00ns)   --->   "%i_n3_0 = alloca i32 1" [case_9.cc:166]   --->   Operation 432 'alloca' 'i_n3_0' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 433 [1/1] (0.00ns)   --->   "%m16_6 = alloca i32 1" [case_9.cc:22]   --->   Operation 433 'alloca' 'm16_6' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 434 [1/1] (0.00ns)   --->   "%mul_i4387_lcssa_phi = alloca i32 1"   --->   Operation 434 'alloca' 'mul_i4387_lcssa_phi' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 435 [1/1] (0.00ns)   --->   "%mul_i4506_lcssa_phi = alloca i32 1"   --->   Operation 435 'alloca' 'mul_i4506_lcssa_phi' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 436 [1/1] (0.00ns)   --->   "%mul_i3908_lcssa_phi = alloca i32 1"   --->   Operation 436 'alloca' 'mul_i3908_lcssa_phi' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 437 [1/1] (0.00ns)   --->   "%add_i4161_lcssa_phi = alloca i32 1"   --->   Operation 437 'alloca' 'add_i4161_lcssa_phi' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 438 [1/1] (0.00ns)   --->   "%in_scalar_addr_4 = getelementptr i8 %in_scalar, i64 0, i64 9"   --->   Operation 438 'getelementptr' 'in_scalar_addr_4' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_15 : Operation 439 [2/2] (2.32ns)   --->   "%in_scalar_load_4 = load i4 %in_scalar_addr_4"   --->   Operation 439 'load' 'in_scalar_load_4' <Predicate = (icmp_ln158)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_15 : Operation 440 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m16_9, i32 %m16_6" [case_9.cc:22]   --->   Operation 440 'store' 'store_ln22' <Predicate = (icmp_ln158)> <Delay = 1.58>
ST_15 : Operation 441 [1/1] (1.58ns)   --->   "%store_ln166 = store i4 0, i4 %i_n3_0" [case_9.cc:166]   --->   Operation 441 'store' 'store_ln166' <Predicate = (icmp_ln158)> <Delay = 1.58>

State 16 <SV = 12> <Delay = 3.32>
ST_16 : Operation 442 [1/1] (0.00ns)   --->   "%i_n2_1 = phi i4 0, void %L_n2_2.split, i4 %add_ln159, void %for.inc291.split" [case_9.cc:159]   --->   Operation 442 'phi' 'i_n2_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 443 [1/1] (1.73ns)   --->   "%icmp_ln159 = icmp_eq  i4 %i_n2_1, i4 8" [case_9.cc:159]   --->   Operation 443 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 444 [1/1] (1.73ns)   --->   "%add_ln159 = add i4 %i_n2_1, i4 1" [case_9.cc:159]   --->   Operation 444 'add' 'add_ln159' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.inc291.split, void %for.inc294" [case_9.cc:159]   --->   Operation 445 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i4 %i_n2_1" [case_9.cc:159]   --->   Operation 446 'zext' 'zext_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_16 : Operation 447 [1/1] (0.00ns)   --->   "%in_data_2_addr_1 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln159" [case_9.cc:160]   --->   Operation 447 'getelementptr' 'in_data_2_addr_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_16 : Operation 448 [2/2] (2.32ns)   --->   "%in_data_2_load_1 = load i4 %in_data_2_addr_1" [case_9.cc:160]   --->   Operation 448 'load' 'in_data_2_load_1' <Predicate = (!icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_16 : Operation 449 [1/1] (0.00ns)   --->   "%in_data_6_addr_1 = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln159" [case_9.cc:162]   --->   Operation 449 'getelementptr' 'in_data_6_addr_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_16 : Operation 450 [2/2] (2.32ns)   --->   "%in_data_6_load_1 = load i4 %in_data_6_addr_1" [case_9.cc:162]   --->   Operation 450 'load' 'in_data_6_load_1' <Predicate = (!icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_16 : Operation 451 [1/1] (1.58ns)   --->   "%store_ln158 = store i4 %i_n2_0_2, i4 %i_n2_0" [case_9.cc:158]   --->   Operation 451 'store' 'store_ln158' <Predicate = (icmp_ln159)> <Delay = 1.58>
ST_16 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln158 = br void %L_n2_2" [case_9.cc:158]   --->   Operation 452 'br' 'br_ln158' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 7.92>
ST_17 : Operation 453 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_1 = load i4 %in_data_2_addr_1" [case_9.cc:160]   --->   Operation 453 'load' 'in_data_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_17 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln160 = sext i3 %in_data_2_load_1" [case_9.cc:160]   --->   Operation 454 'sext' 'sext_ln160' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 455 [1/1] (3.78ns)   --->   "%mul_ln160 = mul i9 %conv_i4714_cast, i9 %sext_ln160" [case_9.cc:160]   --->   Operation 455 'mul' 'mul_ln160' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln160_1 = sext i9 %mul_ln160" [case_9.cc:160]   --->   Operation 456 'sext' 'sext_ln160_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 457 [1/1] (0.00ns)   --->   "%m49 = trunc i9 %mul_ln160" [case_9.cc:160]   --->   Operation 457 'trunc' 'm49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln162_1 = sext i6 %m49" [case_9.cc:162]   --->   Operation 458 'sext' 'sext_ln162_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 459 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_1 = load i4 %in_data_6_addr_1" [case_9.cc:162]   --->   Operation 459 'load' 'in_data_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_17 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i3 %in_data_6_load_1" [case_9.cc:162]   --->   Operation 460 'sext' 'sext_ln162' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 461 [1/1] (2.34ns)   --->   "%m50 = mul i4 %empty_49, i4 %sext_ln162" [case_9.cc:162]   --->   Operation 461 'mul' 'm50' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i4 %m50" [case_9.cc:163]   --->   Operation 462 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 463 [1/1] (1.82ns)   --->   "%add_ln163 = add i7 %sext_ln163, i7 %sext_ln162_1" [case_9.cc:163]   --->   Operation 463 'add' 'add_ln163' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 464 [1/1] (0.00ns)   --->   "%store_ln160 = store i32 %sext_ln160_1, i32 %mul_i4703_lcssa_phi" [case_9.cc:160]   --->   Operation 464 'store' 'store_ln160' <Predicate = true> <Delay = 0.00>

State 18 <SV = 14> <Delay = 4.14>
ST_18 : Operation 465 [1/1] (0.00ns)   --->   "%m16_4_load = load i32 %m16_4" [case_9.cc:163]   --->   Operation 465 'load' 'm16_4_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 466 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:5]   --->   Operation 466 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 467 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_9.cc:22]   --->   Operation 467 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 468 [1/1] (0.00ns)   --->   "%specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [case_9.cc:159]   --->   Operation 468 'specloopname' 'specloopname_ln159' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln163_1 = sext i7 %add_ln163" [case_9.cc:163]   --->   Operation 469 'sext' 'sext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 470 [1/1] (2.55ns)   --->   "%m16_13 = add i32 %m16_4_load, i32 %sext_ln163_1" [case_9.cc:163]   --->   Operation 470 'add' 'm16_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 471 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m16_13, i32 %m16_4" [case_9.cc:22]   --->   Operation 471 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc291" [case_9.cc:159]   --->   Operation 472 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>

State 19 <SV = 12> <Delay = 2.32>
ST_19 : Operation 473 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_4 = load i4 %in_scalar_addr_4"   --->   Operation 473 'load' 'in_scalar_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_19 : Operation 474 [1/1] (0.00ns)   --->   "%in_scalar_addr_5 = getelementptr i8 %in_scalar, i64 0, i64 1"   --->   Operation 474 'getelementptr' 'in_scalar_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 475 [2/2] (2.32ns)   --->   "%in_scalar_load_5 = load i4 %in_scalar_addr_5"   --->   Operation 475 'load' 'in_scalar_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_19 : Operation 476 [1/1] (0.00ns)   --->   "%in_scalar_addr_6 = getelementptr i8 %in_scalar, i64 0, i64 3"   --->   Operation 476 'getelementptr' 'in_scalar_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 477 [2/2] (2.32ns)   --->   "%in_scalar_load_6 = load i4 %in_scalar_addr_6"   --->   Operation 477 'load' 'in_scalar_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 20 <SV = 13> <Delay = 8.65>
ST_20 : Operation 478 [1/1] (0.00ns)   --->   "%mul_i4703_lcssa_phi_load = load i32 %mul_i4703_lcssa_phi" [case_9.cc:160]   --->   Operation 478 'load' 'mul_i4703_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 479 [1/1] (0.00ns)   --->   "%phi_ln145_load_1 = load i2 %phi_ln145"   --->   Operation 479 'load' 'phi_ln145_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 480 [1/1] (0.00ns)   --->   "%phi_ln140_load = load i4 %phi_ln140"   --->   Operation 480 'load' 'phi_ln140_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 481 [1/1] (0.00ns)   --->   "%phi_ln129_load = load i2 %phi_ln129"   --->   Operation 481 'load' 'phi_ln129_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 482 [1/1] (0.00ns)   --->   "%add_i6356_phi_load = load i7 %add_i6356_phi"   --->   Operation 482 'load' 'add_i6356_phi_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 483 [1/1] (0.00ns)   --->   "%phi_ln119_load = load i3 %phi_ln119"   --->   Operation 483 'load' 'phi_ln119_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i32 %mul_i4703_lcssa_phi_load" [case_9.cc:160]   --->   Operation 484 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 485 [1/1] (0.00ns)   --->   "%in_scalar_load_4_cast = sext i8 %in_scalar_load_4"   --->   Operation 485 'sext' 'in_scalar_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 486 [1/1] (0.00ns)   --->   "%empty_50 = trunc i4 %add_i6304_phi_load"   --->   Operation 486 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 487 [1/1] (1.34ns)   --->   "%m55 = mul i2 %empty_50, i2 %empty_50"   --->   Operation 487 'mul' 'm55' <Predicate = true> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln160_cast = sext i6 %trunc_ln160" [case_9.cc:160]   --->   Operation 488 'sext' 'trunc_ln160_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln129_cast = sext i2 %phi_ln129_load"   --->   Operation 489 'sext' 'trunc_ln129_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 490 [1/1] (5.38ns)   --->   "%mul_i4343 = mul i8 %trunc_ln160_cast, i8 %trunc_ln129_cast" [case_9.cc:160]   --->   Operation 490 'mul' 'mul_i4343' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 491 [1/1] (0.00ns)   --->   "%m57 = trunc i8 %mul_i4343" [case_9.cc:160]   --->   Operation 491 'trunc' 'm57' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 492 [1/1] (0.00ns)   --->   "%m55_cast = sext i2 %m55"   --->   Operation 492 'sext' 'm55_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 493 [1/1] (0.00ns)   --->   "%mul_i4343_cast_cast = sext i6 %m57" [case_9.cc:160]   --->   Operation 493 'sext' 'mul_i4343_cast_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 494 [1/1] (0.00ns)   --->   "%phi_ln145_cast = sext i2 %phi_ln145_load_1"   --->   Operation 494 'sext' 'phi_ln145_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 495 [1/1] (0.00ns)   --->   "%conv3_i_i4149133_cast_cast_cast = sext i2 %phi_ln145_load_1"   --->   Operation 495 'sext' 'conv3_i_i4149133_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 496 [1/1] (0.00ns)   --->   "%conv3_i_i4149133_cast_cast_cast_cast = zext i7 %conv3_i_i4149133_cast_cast_cast"   --->   Operation 496 'zext' 'conv3_i_i4149133_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 497 [1/1] (0.00ns)   --->   "%conv_i6325_phi_cast = sext i3 %phi_ln119_load"   --->   Operation 497 'sext' 'conv_i6325_phi_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 498 [1/1] (0.00ns)   --->   "%empty_51 = trunc i7 %add_i6356_phi_load"   --->   Operation 498 'trunc' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 499 [1/1] (0.00ns)   --->   "%conv_i3929_cast = sext i5 %empty_51"   --->   Operation 499 'sext' 'conv_i3929_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 500 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_5 = load i4 %in_scalar_addr_5"   --->   Operation 500 'load' 'in_scalar_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_20 : Operation 501 [1/1] (0.00ns)   --->   "%in_scalar_load_5_cast = sext i8 %in_scalar_load_5"   --->   Operation 501 'sext' 'in_scalar_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln140_cast = sext i4 %phi_ln140_load"   --->   Operation 502 'sext' 'trunc_ln140_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (4.17ns)   --->   "%mul_i3800 = mul i12 %in_scalar_load_5_cast, i12 %trunc_ln140_cast"   --->   Operation 503 'mul' 'mul_i3800' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 504 [1/1] (0.00ns)   --->   "%m64 = trunc i12 %mul_i3800"   --->   Operation 504 'trunc' 'm64' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 505 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_6 = load i4 %in_scalar_addr_6"   --->   Operation 505 'load' 'in_scalar_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_20 : Operation 506 [1/1] (0.00ns)   --->   "%empty_52 = trunc i8 %in_scalar_load_6"   --->   Operation 506 'trunc' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 507 [1/1] (0.00ns)   --->   "%empty_53 = trunc i8 %mul_i4343" [case_9.cc:160]   --->   Operation 507 'trunc' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 508 [1/1] (1.62ns)   --->   "%m65 = mul i3 %empty_52, i3 %empty_53" [case_9.cc:160]   --->   Operation 508 'mul' 'm65' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 509 [1/1] (0.00ns)   --->   "%m64_cast = sext i10 %m64"   --->   Operation 509 'sext' 'm64_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i3 %m65" [case_9.cc:22]   --->   Operation 510 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 511 [1/1] (1.65ns)   --->   "%add_ln185_8 = add i4 %sext_ln22, i4 %m55_cast" [case_9.cc:185]   --->   Operation 511 'add' 'add_ln185_8' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln185_5 = sext i4 %add_ln185_8" [case_9.cc:185]   --->   Operation 512 'sext' 'sext_ln185_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln166 = br void %L_n3_2" [case_9.cc:166]   --->   Operation 513 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>

State 21 <SV = 14> <Delay = 5.38>
ST_21 : Operation 514 [1/1] (0.00ns)   --->   "%i_n3_0_1 = load i4 %i_n3_0" [case_9.cc:166]   --->   Operation 514 'load' 'i_n3_0_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 515 [1/1] (0.00ns)   --->   "%m16_12 = load i32 %m16_6"   --->   Operation 515 'load' 'm16_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 516 [1/1] (1.73ns)   --->   "%icmp_ln166 = icmp_eq  i4 %i_n3_0_1, i4 8" [case_9.cc:166]   --->   Operation 516 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 517 [1/1] (1.73ns)   --->   "%i_n3_0_2 = add i4 %i_n3_0_1, i4 1" [case_9.cc:166]   --->   Operation 517 'add' 'i_n3_0_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %L_n3_2.split, void %for.cond.cleanup299" [case_9.cc:166]   --->   Operation 518 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 519 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:6]   --->   Operation 519 'specpipeline' 'specpipeline_ln6' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 520 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_9.cc:22]   --->   Operation 520 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 521 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [case_9.cc:166]   --->   Operation 521 'specloopname' 'specloopname_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 522 [1/1] (1.58ns)   --->   "%br_ln167 = br void %for.inc416" [case_9.cc:167]   --->   Operation 522 'br' 'br_ln167' <Predicate = (!icmp_ln166)> <Delay = 1.58>
ST_21 : Operation 523 [1/1] (0.00ns)   --->   "%mul_i3533_phi = alloca i32 1"   --->   Operation 523 'alloca' 'mul_i3533_phi' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 524 [1/1] (0.00ns)   --->   "%add_i2039_phi = alloca i32 1"   --->   Operation 524 'alloca' 'add_i2039_phi' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 525 [1/1] (0.00ns)   --->   "%add_i2636_phi = alloca i32 1"   --->   Operation 525 'alloca' 'add_i2636_phi' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 526 [1/1] (0.00ns)   --->   "%phi_ln193 = alloca i32 1"   --->   Operation 526 'alloca' 'phi_ln193' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 527 [1/1] (0.00ns)   --->   "%phi_ln190 = alloca i32 1"   --->   Operation 527 'alloca' 'phi_ln190' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 528 [1/1] (0.00ns)   --->   "%m16_10 = alloca i32 1" [case_9.cc:22]   --->   Operation 528 'alloca' 'm16_10' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 529 [1/1] (0.00ns)   --->   "%i_n4_1 = alloca i32 1" [case_9.cc:189]   --->   Operation 529 'alloca' 'i_n4_1' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 530 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 530 'alloca' 'indvar_flatten6' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 531 [1/1] (0.00ns)   --->   "%mul_i4387_lcssa_phi_load_1 = load i32 %mul_i4387_lcssa_phi"   --->   Operation 531 'load' 'mul_i4387_lcssa_phi_load_1' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 532 [1/1] (0.00ns)   --->   "%mul_i4506_lcssa_phi_load = load i8 %mul_i4506_lcssa_phi"   --->   Operation 532 'load' 'mul_i4506_lcssa_phi_load' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 533 [1/1] (0.00ns)   --->   "%add_i4161_lcssa_phi_load = load i8 %add_i4161_lcssa_phi" [case_9.cc:177]   --->   Operation 533 'load' 'add_i4161_lcssa_phi_load' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 534 [1/1] (0.00ns)   --->   "%add_i5077_phi_load = load i7 %add_i5077_phi"   --->   Operation 534 'load' 'add_i5077_phi_load' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 535 [1/1] (0.00ns)   --->   "%phi_ln145_load = load i2 %phi_ln145"   --->   Operation 535 'load' 'phi_ln145_load' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 536 [1/1] (0.00ns)   --->   "%add_i5493_phi_load_2 = load i9 %add_i5493_phi"   --->   Operation 536 'load' 'add_i5493_phi_load_2' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 537 [1/1] (0.00ns)   --->   "%phi_ln133_load = load i4 %phi_ln133"   --->   Operation 537 'load' 'phi_ln133_load' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 538 [1/1] (0.00ns)   --->   "%add_i6356_phi_load_1 = load i7 %add_i6356_phi"   --->   Operation 538 'load' 'add_i6356_phi_load_1' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 539 [1/1] (0.00ns)   --->   "%phi_ln119_load_1 = load i3 %phi_ln119"   --->   Operation 539 'load' 'phi_ln119_load_1' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i8 %add_i4161_lcssa_phi_load" [case_9.cc:177]   --->   Operation 540 'trunc' 'trunc_ln177' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 541 [1/1] (0.00ns)   --->   "%add_i5077_phi_cast = sext i7 %add_i5077_phi_load"   --->   Operation 541 'sext' 'add_i5077_phi_cast' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 542 [1/1] (0.00ns)   --->   "%add_i6356_phi_cast37 = sext i7 %add_i6356_phi_load_1"   --->   Operation 542 'sext' 'add_i6356_phi_cast37' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 543 [1/1] (0.00ns)   --->   "%empty_54 = trunc i8 %in_scalar_load_1"   --->   Operation 543 'trunc' 'empty_54' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 544 [1/1] (0.00ns)   --->   "%conv_i3502_cast112 = sext i6 %empty_54"   --->   Operation 544 'sext' 'conv_i3502_cast112' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 545 [1/1] (0.00ns)   --->   "%conv_i3502_cast = sext i6 %empty_54"   --->   Operation 545 'sext' 'conv_i3502_cast' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 546 [1/1] (0.00ns)   --->   "%empty_55 = trunc i8 %in_scalar_load_2"   --->   Operation 546 'trunc' 'empty_55' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 547 [1/1] (0.00ns)   --->   "%conv_i3211 = sext i3 %phi_ln119_load_1"   --->   Operation 547 'sext' 'conv_i3211' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 548 [1/1] (1.78ns)   --->   "%m73 = add i5 %empty_55, i5 %conv_i3211"   --->   Operation 548 'add' 'm73' <Predicate = (icmp_ln166)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 549 [1/1] (0.00ns)   --->   "%m73_cast = sext i5 %m73"   --->   Operation 549 'sext' 'm73_cast' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 550 [1/1] (0.00ns)   --->   "%empty_56 = trunc i8 %in_scalar_load_2"   --->   Operation 550 'trunc' 'empty_56' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 551 [1/1] (0.00ns)   --->   "%conv_i3154_cast = sext i6 %empty_56"   --->   Operation 551 'sext' 'conv_i3154_cast' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 552 [1/1] (5.38ns)   --->   "%mul_i3133 = mul i12 %conv_i3154_cast, i12 %conv_i3502_cast"   --->   Operation 552 'mul' 'mul_i3133' <Predicate = (icmp_ln166)> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 553 [1/1] (0.00ns)   --->   "%m74 = trunc i12 %mul_i3133"   --->   Operation 553 'trunc' 'm74' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 554 [1/1] (0.00ns)   --->   "%m74_cast = sext i6 %m74"   --->   Operation 554 'sext' 'm74_cast' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 555 [1/1] (0.00ns)   --->   "%empty_57 = trunc i32 %mul_i4387_lcssa_phi_load_1"   --->   Operation 555 'trunc' 'empty_57' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 556 [1/1] (0.00ns)   --->   "%empty_58 = trunc i8 %in_scalar_load_1"   --->   Operation 556 'trunc' 'empty_58' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 557 [1/1] (0.00ns)   --->   "%empty_59 = trunc i8 %in_scalar_load_1"   --->   Operation 557 'trunc' 'empty_59' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln211 = trunc i12 %mul_i3800" [case_9.cc:211]   --->   Operation 558 'trunc' 'trunc_ln211' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 559 [1/1] (0.00ns)   --->   "%conv25_i4067_cast = sext i9 %add_i5493_phi_load_2"   --->   Operation 559 'sext' 'conv25_i4067_cast' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln177_cast = sext i7 %trunc_ln177" [case_9.cc:177]   --->   Operation 560 'sext' 'trunc_ln177_cast' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln133_cast = sext i4 %phi_ln133_load"   --->   Operation 561 'sext' 'trunc_ln133_cast' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 562 [1/1] (0.00ns)   --->   "%mul_i4506_lcssa_phi_cast = sext i8 %mul_i4506_lcssa_phi_load"   --->   Operation 562 'sext' 'mul_i4506_lcssa_phi_cast' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 563 [1/1] (1.91ns)   --->   "%m88 = add i9 %mul_i4506_lcssa_phi_cast, i9 %trunc_ln133_cast"   --->   Operation 563 'add' 'm88' <Predicate = (icmp_ln166)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln145_cast = sext i2 %phi_ln145_load"   --->   Operation 564 'sext' 'trunc_ln145_cast' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 565 [1/1] (0.00ns)   --->   "%in_scalar_load_6_cast = sext i8 %in_scalar_load_6"   --->   Operation 565 'sext' 'in_scalar_load_6_cast' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 566 [1/1] (4.17ns)   --->   "%m90 = mul i10 %in_scalar_load_6_cast, i10 %trunc_ln145_cast"   --->   Operation 566 'mul' 'm90' <Predicate = (icmp_ln166)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 567 [1/1] (0.00ns)   --->   "%in_scalar_load_6_cast122 = sext i8 %in_scalar_load_6"   --->   Operation 567 'sext' 'in_scalar_load_6_cast122' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_21 : Operation 568 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten6"   --->   Operation 568 'store' 'store_ln0' <Predicate = (icmp_ln166)> <Delay = 1.58>
ST_21 : Operation 569 [1/1] (1.58ns)   --->   "%store_ln189 = store i4 0, i4 %i_n4_1" [case_9.cc:189]   --->   Operation 569 'store' 'store_ln189' <Predicate = (icmp_ln166)> <Delay = 1.58>
ST_21 : Operation 570 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m16_12, i32 %m16_10" [case_9.cc:22]   --->   Operation 570 'store' 'store_ln22' <Predicate = (icmp_ln166)> <Delay = 1.58>
ST_21 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln188 = br void %for.inc663" [case_9.cc:188]   --->   Operation 571 'br' 'br_ln188' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 22 <SV = 15> <Delay = 3.32>
ST_22 : Operation 572 [1/1] (0.00ns)   --->   "%i_n3_1 = phi i4 0, void %L_n3_2.split, i4 %add_ln167, void %fpga_resource_hint.for.inc416.146" [case_9.cc:167]   --->   Operation 572 'phi' 'i_n3_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 573 [1/1] (1.73ns)   --->   "%icmp_ln167 = icmp_eq  i4 %i_n3_1, i4 8" [case_9.cc:167]   --->   Operation 573 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 574 [1/1] (1.73ns)   --->   "%add_ln167 = add i4 %i_n3_1, i4 1" [case_9.cc:167]   --->   Operation 574 'add' 'add_ln167' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %fpga_resource_hint.for.inc416.146, void %for.inc419" [case_9.cc:167]   --->   Operation 575 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i4 %i_n3_1" [case_9.cc:167]   --->   Operation 576 'zext' 'zext_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_22 : Operation 577 [1/1] (0.00ns)   --->   "%in_data_8_addr_10 = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln167" [case_9.cc:168]   --->   Operation 577 'getelementptr' 'in_data_8_addr_10' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_22 : Operation 578 [2/2] (2.32ns)   --->   "%in_data_8_load_10 = load i4 %in_data_8_addr_10" [case_9.cc:168]   --->   Operation 578 'load' 'in_data_8_load_10' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_22 : Operation 579 [1/1] (0.00ns)   --->   "%in_data_10_addr_9 = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln167" [case_9.cc:170]   --->   Operation 579 'getelementptr' 'in_data_10_addr_9' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_22 : Operation 580 [2/2] (2.32ns)   --->   "%in_data_10_load_9 = load i4 %in_data_10_addr_9" [case_9.cc:170]   --->   Operation 580 'load' 'in_data_10_load_9' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_22 : Operation 581 [1/1] (0.00ns)   --->   "%in_data_0_addr_2 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln167" [case_9.cc:173]   --->   Operation 581 'getelementptr' 'in_data_0_addr_2' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_22 : Operation 582 [2/2] (2.32ns)   --->   "%in_data_0_load_2 = load i4 %in_data_0_addr_2" [case_9.cc:173]   --->   Operation 582 'load' 'in_data_0_load_2' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_22 : Operation 583 [1/1] (0.00ns)   --->   "%specfucore_ln51 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_i4343, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:51]   --->   Operation 583 'specfucore' 'specfucore_ln51' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_22 : Operation 584 [1/1] (0.00ns)   --->   "%in_data_2_addr_2 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln167" [case_9.cc:176]   --->   Operation 584 'getelementptr' 'in_data_2_addr_2' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_22 : Operation 585 [2/2] (2.32ns)   --->   "%in_data_2_load_2 = load i4 %in_data_2_addr_2" [case_9.cc:176]   --->   Operation 585 'load' 'in_data_2_load_2' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_22 : Operation 586 [1/1] (0.00ns)   --->   "%in_data_14_addr_10 = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln167" [case_9.cc:177]   --->   Operation 586 'getelementptr' 'in_data_14_addr_10' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_22 : Operation 587 [2/2] (2.32ns)   --->   "%in_data_14_load_10 = load i4 %in_data_14_addr_10" [case_9.cc:177]   --->   Operation 587 'load' 'in_data_14_load_10' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_22 : Operation 588 [1/1] (0.00ns)   --->   "%in_data_4_addr_1 = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln167" [case_9.cc:181]   --->   Operation 588 'getelementptr' 'in_data_4_addr_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_22 : Operation 589 [2/2] (2.32ns)   --->   "%in_data_4_load_1 = load i4 %in_data_4_addr_1" [case_9.cc:181]   --->   Operation 589 'load' 'in_data_4_load_1' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_22 : Operation 590 [1/1] (0.00ns)   --->   "%in_data_12_addr_1 = getelementptr i3 %in_data_12, i64 0, i64 %zext_ln167" [case_9.cc:182]   --->   Operation 590 'getelementptr' 'in_data_12_addr_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_22 : Operation 591 [2/2] (2.32ns)   --->   "%in_data_12_load_1 = load i4 %in_data_12_addr_1" [case_9.cc:182]   --->   Operation 591 'load' 'in_data_12_load_1' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_22 : Operation 592 [1/1] (1.58ns)   --->   "%store_ln166 = store i4 %i_n3_0_2, i4 %i_n3_0" [case_9.cc:166]   --->   Operation 592 'store' 'store_ln166' <Predicate = (icmp_ln167)> <Delay = 1.58>
ST_22 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln166 = br void %L_n3_2" [case_9.cc:166]   --->   Operation 593 'br' 'br_ln166' <Predicate = (icmp_ln167)> <Delay = 0.00>

State 23 <SV = 16> <Delay = 8.28>
ST_23 : Operation 594 [1/1] (0.00ns)   --->   "%add_i5493_phi_load = load i9 %add_i5493_phi" [case_9.cc:179]   --->   Operation 594 'load' 'add_i5493_phi_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 595 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_10 = load i4 %in_data_8_addr_10" [case_9.cc:168]   --->   Operation 595 'load' 'in_data_8_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_23 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i3 %in_data_8_load_10" [case_9.cc:168]   --->   Operation 596 'sext' 'sext_ln168' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 597 [1/1] (1.91ns)   --->   "%m53 = add i9 %in_scalar_load_4_cast, i9 %sext_ln168" [case_9.cc:168]   --->   Operation 597 'add' 'm53' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln170_1 = sext i3 %in_data_8_load_10" [case_9.cc:170]   --->   Operation 598 'sext' 'sext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 599 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_9 = load i4 %in_data_10_addr_9" [case_9.cc:170]   --->   Operation 599 'load' 'in_data_10_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_23 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln170_2 = sext i3 %in_data_10_load_9" [case_9.cc:170]   --->   Operation 600 'sext' 'sext_ln170_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 601 [1/1] (1.62ns)   --->   "%m54 = mul i6 %sext_ln170_2, i6 %sext_ln170_1" [case_9.cc:170]   --->   Operation 601 'mul' 'm54' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i6 %m54" [case_9.cc:171]   --->   Operation 602 'sext' 'sext_ln171' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i6 %m54" [case_9.cc:54]   --->   Operation 603 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 604 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_2 = load i4 %in_data_0_addr_2" [case_9.cc:173]   --->   Operation 604 'load' 'in_data_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_23 : Operation 605 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_2 = load i4 %in_data_2_addr_2" [case_9.cc:176]   --->   Operation 605 'load' 'in_data_2_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_23 : Operation 606 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_10 = load i4 %in_data_14_addr_10" [case_9.cc:177]   --->   Operation 606 'load' 'in_data_14_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_23 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln177 = sext i3 %in_data_14_load_10" [case_9.cc:177]   --->   Operation 607 'sext' 'sext_ln177' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln177_1 = sext i3 %in_data_14_load_10" [case_9.cc:177]   --->   Operation 608 'sext' 'sext_ln177_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i7 %sext_ln177_1" [case_9.cc:177]   --->   Operation 609 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 610 [1/1] (1.65ns)   --->   "%m59 = add i4 %sext_ln177, i4 %phi_ln145_cast" [case_9.cc:177]   --->   Operation 610 'add' 'm59' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 611 [1/1] (1.87ns)   --->   "%add_ln177 = add i8 %zext_ln177, i8 %conv3_i_i4149133_cast_cast_cast_cast" [case_9.cc:177]   --->   Operation 611 'add' 'add_ln177' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i6 %m54" [case_9.cc:178]   --->   Operation 612 'trunc' 'trunc_ln178' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln178 = sext i4 %trunc_ln178" [case_9.cc:178]   --->   Operation 613 'sext' 'sext_ln178' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 614 [1/1] (4.34ns)   --->   "%mul_ln178 = mul i7 %sext_ln178, i7 %conv_i6325_phi_cast" [case_9.cc:178]   --->   Operation 614 'mul' 'mul_ln178' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 615 [1/1] (0.00ns)   --->   "%specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln178, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:54]   --->   Operation 615 'specfucore' 'specfucore_ln54' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 616 [1/1] (0.00ns)   --->   "%m60 = trunc i7 %mul_ln178" [case_9.cc:178]   --->   Operation 616 'trunc' 'm60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i3 %in_data_2_load_2" [case_9.cc:179]   --->   Operation 617 'sext' 'sext_ln179' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 618 [1/1] (1.82ns)   --->   "%m61 = add i9 %sext_ln179, i9 %add_i5493_phi_load" [case_9.cc:179]   --->   Operation 618 'add' 'm61' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 619 [1/1] (0.00ns)   --->   "%specfucore_ln55 = specfucore void @_ssdm_op_SpecFUCore, i9 %m61, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:55]   --->   Operation 619 'specfucore' 'specfucore_ln55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln180_1 = sext i4 %m59" [case_9.cc:180]   --->   Operation 620 'sext' 'sext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i9 %m61" [case_9.cc:181]   --->   Operation 621 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 622 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_1 = load i4 %in_data_4_addr_1" [case_9.cc:181]   --->   Operation 622 'load' 'in_data_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_23 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln181_1 = sext i3 %in_data_4_load_1" [case_9.cc:181]   --->   Operation 623 'sext' 'sext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 624 [1/1] (3.49ns)   --->   "%mul_ln181 = mul i8 %conv_i3929_cast, i8 %sext_ln181_1" [case_9.cc:181]   --->   Operation 624 'mul' 'mul_ln181' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln181_2 = sext i8 %mul_ln181" [case_9.cc:181]   --->   Operation 625 'sext' 'sext_ln181_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 626 [1/1] (0.00ns)   --->   "%m62 = trunc i8 %mul_ln181" [case_9.cc:181]   --->   Operation 626 'trunc' 'm62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 627 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_1 = load i4 %in_data_12_addr_1" [case_9.cc:182]   --->   Operation 627 'load' 'in_data_12_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_23 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i3 %in_data_12_load_1" [case_9.cc:182]   --->   Operation 628 'sext' 'sext_ln182' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 629 [1/1] (1.65ns)   --->   "%m63 = add i4 %sext_ln182, i4 %sext_ln177" [case_9.cc:182]   --->   Operation 629 'add' 'm63' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln185_1 = sext i4 %m63" [case_9.cc:185]   --->   Operation 630 'sext' 'sext_ln185_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 631 [1/1] (1.82ns)   --->   "%add_ln185_2 = add i10 %sext_ln181, i10 %sext_ln185_1" [case_9.cc:185]   --->   Operation 631 'add' 'add_ln185_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln185_3 = sext i10 %add_ln185_2" [case_9.cc:185]   --->   Operation 632 'sext' 'sext_ln185_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 633 [1/1] (1.73ns)   --->   "%add_ln185_3 = add i11 %sext_ln185_3, i11 %m64_cast" [case_9.cc:185]   --->   Operation 633 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_5 = add i7 %sext_ln180_1, i7 %mul_i4343_cast_cast" [case_9.cc:185]   --->   Operation 634 'add' 'add_ln185_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 635 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln185_6 = add i7 %add_ln185_5, i7 %sext_ln54" [case_9.cc:185]   --->   Operation 635 'add' 'add_ln185_6' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 636 [1/1] (0.00ns)   --->   "%store_ln177 = store i8 %add_ln177, i8 %add_i4161_lcssa_phi" [case_9.cc:177]   --->   Operation 636 'store' 'store_ln177' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 637 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %sext_ln181_2, i32 %mul_i3908_lcssa_phi" [case_9.cc:181]   --->   Operation 637 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 638 [1/1] (0.00ns)   --->   "%store_ln171 = store i8 %sext_ln171, i8 %mul_i4506_lcssa_phi" [case_9.cc:171]   --->   Operation 638 'store' 'store_ln171' <Predicate = true> <Delay = 0.00>

State 24 <SV = 17> <Delay = 7.85>
ST_24 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i3 %in_data_0_load_2" [case_9.cc:173]   --->   Operation 639 'sext' 'sext_ln173' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 640 [1/1] (7.85ns)   --->   "%mul_ln173 = mul i15 %sext_ln46, i15 %sext_ln173" [case_9.cc:173]   --->   Operation 640 'mul' 'mul_ln173' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i15 %mul_ln173" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:50]   --->   Operation 641 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 642 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln173, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:50]   --->   Operation 642 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 643 [1/1] (0.00ns)   --->   "%m56 = trunc i15 %mul_ln173" [case_9.cc:173]   --->   Operation 643 'trunc' 'm56' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln180_2 = sext i4 %m60" [case_9.cc:180]   --->   Operation 644 'sext' 'sext_ln180_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i5 %m62" [case_9.cc:185]   --->   Operation 645 'sext' 'sext_ln185' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln185_6 = sext i7 %add_ln185_6" [case_9.cc:185]   --->   Operation 646 'sext' 'sext_ln185_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_7 = add i6 %sext_ln185, i6 %sext_ln180_2" [case_9.cc:185]   --->   Operation 647 'add' 'add_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 648 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln185_9 = add i6 %sext_ln185_5, i6 %add_ln185_7" [case_9.cc:185]   --->   Operation 648 'add' 'add_ln185_9' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln185_7 = sext i6 %add_ln185_9" [case_9.cc:185]   --->   Operation 649 'sext' 'sext_ln185_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 650 [1/1] (1.87ns)   --->   "%add_ln185_10 = add i8 %sext_ln185_7, i8 %sext_ln185_6" [case_9.cc:185]   --->   Operation 650 'add' 'add_ln185_10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 651 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %sext_ln50, i32 %mul_i4387_lcssa_phi" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:50]   --->   Operation 651 'store' 'store_ln50' <Predicate = true> <Delay = 0.00>

State 25 <SV = 18> <Delay = 7.36>
ST_25 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i9 %m53" [case_9.cc:170]   --->   Operation 652 'sext' 'sext_ln170' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln176 = sext i13 %m56" [case_9.cc:176]   --->   Operation 653 'sext' 'sext_ln176' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln176_1 = sext i3 %in_data_2_load_2" [case_9.cc:176]   --->   Operation 654 'sext' 'sext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 655 [1/1] (1.67ns)   --->   "%m58 = add i14 %sext_ln176, i14 %sext_ln176_1" [case_9.cc:176]   --->   Operation 655 'add' 'm58' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i14 %m58" [case_9.cc:180]   --->   Operation 656 'sext' 'sext_ln180' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 657 [1/1] (1.67ns)   --->   "%add_ln185 = add i14 %sext_ln176, i14 %sext_ln170" [case_9.cc:185]   --->   Operation 657 'add' 'add_ln185' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln185_2 = sext i14 %add_ln185" [case_9.cc:185]   --->   Operation 658 'sext' 'sext_ln185_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 659 [1/1] (1.81ns)   --->   "%add_ln185_1 = add i15 %sext_ln185_2, i15 %sext_ln180" [case_9.cc:185]   --->   Operation 659 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln185_4 = sext i11 %add_ln185_3" [case_9.cc:185]   --->   Operation 660 'sext' 'sext_ln185_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_4 = add i15 %sext_ln185_4, i15 %add_ln185_1" [case_9.cc:185]   --->   Operation 661 'add' 'add_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln185_8 = sext i8 %add_ln185_10" [case_9.cc:185]   --->   Operation 662 'sext' 'sext_ln185_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 663 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln185_11 = add i15 %sext_ln185_8, i15 %add_ln185_4" [case_9.cc:185]   --->   Operation 663 'add' 'add_ln185_11' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 19> <Delay = 4.14>
ST_26 : Operation 664 [1/1] (0.00ns)   --->   "%m16_6_load = load i32 %m16_6" [case_9.cc:185]   --->   Operation 664 'load' 'm16_6_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 665 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:7]   --->   Operation 665 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 666 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_9.cc:22]   --->   Operation 666 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 667 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [case_9.cc:167]   --->   Operation 667 'specloopname' 'specloopname_ln167' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 668 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [case_9.cc:172]   --->   Operation 668 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 669 [1/1] (0.00ns)   --->   "%rend284 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin11" [case_9.cc:173]   --->   Operation 669 'specregionend' 'rend284' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 670 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [case_9.cc:173]   --->   Operation 670 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 671 [1/1] (0.00ns)   --->   "%rend282 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin12" [case_9.cc:174]   --->   Operation 671 'specregionend' 'rend282' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 672 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [case_9.cc:177]   --->   Operation 672 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 673 [1/1] (0.00ns)   --->   "%rend280 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin13" [case_9.cc:178]   --->   Operation 673 'specregionend' 'rend280' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 674 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [case_9.cc:178]   --->   Operation 674 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 675 [1/1] (0.00ns)   --->   "%rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin14" [case_9.cc:179]   --->   Operation 675 'specregionend' 'rend278' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln185_9 = sext i15 %add_ln185_11" [case_9.cc:185]   --->   Operation 676 'sext' 'sext_ln185_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 677 [1/1] (2.55ns)   --->   "%m16_19 = add i32 %m16_6_load, i32 %sext_ln185_9" [case_9.cc:185]   --->   Operation 677 'add' 'm16_19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 678 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m16_19, i32 %m16_6" [case_9.cc:22]   --->   Operation 678 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc416" [case_9.cc:167]   --->   Operation 679 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 27 <SV = 15> <Delay = 6.08>
ST_27 : Operation 680 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i7 %indvar_flatten6" [case_9.cc:188]   --->   Operation 680 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 681 [1/1] (1.87ns)   --->   "%icmp_ln188 = icmp_eq  i7 %indvar_flatten6_load, i7 64" [case_9.cc:188]   --->   Operation 681 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 682 [1/1] (1.87ns)   --->   "%add_ln188 = add i7 %indvar_flatten6_load, i7 1" [case_9.cc:188]   --->   Operation 682 'add' 'add_ln188' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %fpga_resource_hint.for.inc663.142, void %for.cond.cleanup424" [case_9.cc:188]   --->   Operation 683 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 684 [1/1] (0.00ns)   --->   "%i_n4_1_load = load i4 %i_n4_1" [case_9.cc:189]   --->   Operation 684 'load' 'i_n4_1_load' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_27 : Operation 685 [1/1] (1.73ns)   --->   "%icmp_ln189 = icmp_eq  i4 %i_n4_1_load, i4 8" [case_9.cc:189]   --->   Operation 685 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln188)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 686 [1/1] (1.02ns)   --->   "%select_ln8 = select i1 %icmp_ln189, i4 0, i4 %i_n4_1_load" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:8]   --->   Operation 686 'select' 'select_ln8' <Predicate = (!icmp_ln188)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i4 %select_ln8" [case_9.cc:189]   --->   Operation 687 'zext' 'zext_ln189' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_27 : Operation 688 [1/1] (0.00ns)   --->   "%in_data_4_addr_2 = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln189" [case_9.cc:190]   --->   Operation 688 'getelementptr' 'in_data_4_addr_2' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_27 : Operation 689 [2/2] (2.32ns)   --->   "%in_data_4_load_2 = load i4 %in_data_4_addr_2" [case_9.cc:190]   --->   Operation 689 'load' 'in_data_4_load_2' <Predicate = (!icmp_ln188)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_27 : Operation 690 [1/1] (0.00ns)   --->   "%in_data_12_addr_2 = getelementptr i3 %in_data_12, i64 0, i64 %zext_ln189" [case_9.cc:192]   --->   Operation 690 'getelementptr' 'in_data_12_addr_2' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_27 : Operation 691 [2/2] (2.32ns)   --->   "%in_data_12_load_2 = load i4 %in_data_12_addr_2" [case_9.cc:192]   --->   Operation 691 'load' 'in_data_12_load_2' <Predicate = (!icmp_ln188)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_27 : Operation 692 [1/1] (0.00ns)   --->   "%specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_i3133, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:66]   --->   Operation 692 'specfucore' 'specfucore_ln66' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_27 : Operation 693 [1/1] (1.73ns)   --->   "%add_ln189 = add i4 %select_ln8, i4 1" [case_9.cc:189]   --->   Operation 693 'add' 'add_ln189' <Predicate = (!icmp_ln188)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 694 [1/1] (1.58ns)   --->   "%store_ln188 = store i7 %add_ln188, i7 %indvar_flatten6" [case_9.cc:188]   --->   Operation 694 'store' 'store_ln188' <Predicate = (!icmp_ln188)> <Delay = 1.58>
ST_27 : Operation 695 [1/1] (1.58ns)   --->   "%store_ln189 = store i4 %add_ln189, i4 %i_n4_1" [case_9.cc:189]   --->   Operation 695 'store' 'store_ln189' <Predicate = (!icmp_ln188)> <Delay = 1.58>

State 28 <SV = 16> <Delay = 8.36>
ST_28 : Operation 696 [1/1] (0.00ns)   --->   "%mul_i3533_phi_load = load i15 %mul_i3533_phi" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:8]   --->   Operation 696 'load' 'mul_i3533_phi_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i15 %mul_i3533_phi_load" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:8]   --->   Operation 697 'sext' 'sext_ln8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 698 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:8]   --->   Operation 698 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 699 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_2 = load i4 %in_data_4_addr_2" [case_9.cc:190]   --->   Operation 699 'load' 'in_data_4_load_2' <Predicate = (!icmp_ln188)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_28 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i3 %in_data_4_load_2" [case_9.cc:190]   --->   Operation 700 'sext' 'sext_ln190' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_28 : Operation 701 [1/1] (1.87ns)   --->   "%m68 = add i8 %sext_ln190, i8 %add_i5077_phi_cast" [case_9.cc:190]   --->   Operation 701 'add' 'm68' <Predicate = (!icmp_ln188)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 702 [1/1] (0.00ns)   --->   "%specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i8 %m68, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:60]   --->   Operation 702 'specfucore' 'specfucore_ln60' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_28 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i8 %m68" [case_9.cc:191]   --->   Operation 703 'sext' 'sext_ln191' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_28 : Operation 704 [1/1] (4.17ns)   --->   "%m69 = mul i15 %sext_ln191, i15 %add_i6356_phi_cast37" [case_9.cc:191]   --->   Operation 704 'mul' 'm69' <Predicate = (!icmp_ln188)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 705 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_2 = load i4 %in_data_12_addr_2" [case_9.cc:192]   --->   Operation 705 'load' 'in_data_12_load_2' <Predicate = (!icmp_ln188)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_28 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i15 %m69" [case_9.cc:194]   --->   Operation 706 'trunc' 'trunc_ln194' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_28 : Operation 707 [1/1] (0.00ns)   --->   "%in_data_14_addr_11 = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln189" [case_9.cc:207]   --->   Operation 707 'getelementptr' 'in_data_14_addr_11' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_28 : Operation 708 [2/2] (2.32ns)   --->   "%in_data_14_load_11 = load i4 %in_data_14_addr_11" [case_9.cc:207]   --->   Operation 708 'load' 'in_data_14_load_11' <Predicate = (!icmp_ln188)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_28 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln211 = sext i3 %in_data_12_load_2" [case_9.cc:211]   --->   Operation 709 'sext' 'sext_ln211' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_28 : Operation 710 [3/3] (1.05ns) (grouped into DSP with root node add_ln222_3)   --->   "%m83 = mul i12 %conv25_i4067_cast, i12 %sext_ln211" [case_9.cc:211]   --->   Operation 710 'mul' 'm83' <Predicate = (!icmp_ln188)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln221_1 = sext i3 %in_data_4_load_2" [case_9.cc:221]   --->   Operation 711 'sext' 'sext_ln221_1' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_28 : Operation 712 [3/3] (1.05ns) (grouped into DSP with root node add_ln222_1)   --->   "%m91 = mul i11 %in_scalar_load_6_cast122, i11 %sext_ln221_1" [case_9.cc:221]   --->   Operation 712 'mul' 'm91' <Predicate = (!icmp_ln188)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 713 [1/1] (0.00ns)   --->   "%store_ln190 = store i8 %m68, i8 %phi_ln190" [case_9.cc:190]   --->   Operation 713 'store' 'store_ln190' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_28 : Operation 714 [1/1] (0.00ns)   --->   "%store_ln191 = store i15 %m69, i15 %mul_i3533_phi" [case_9.cc:191]   --->   Operation 714 'store' 'store_ln191' <Predicate = (!icmp_ln188)> <Delay = 0.00>

State 29 <SV = 17> <Delay = 2.32>
ST_29 : Operation 715 [1/1] (0.00ns)   --->   "%in_data_8_addr_11 = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln189" [case_9.cc:193]   --->   Operation 715 'getelementptr' 'in_data_8_addr_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 716 [2/2] (2.32ns)   --->   "%in_data_8_load_11 = load i4 %in_data_8_addr_11" [case_9.cc:193]   --->   Operation 716 'load' 'in_data_8_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_29 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln194 = sext i8 %m68" [case_9.cc:194]   --->   Operation 717 'sext' 'sext_ln194' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 718 [1/1] (0.00ns)   --->   "%in_data_0_addr_3 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln189" [case_9.cc:195]   --->   Operation 718 'getelementptr' 'in_data_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 719 [2/2] (2.32ns)   --->   "%in_data_0_load_3 = load i4 %in_data_0_addr_3" [case_9.cc:195]   --->   Operation 719 'load' 'in_data_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_29 : Operation 720 [1/1] (0.00ns)   --->   "%in_data_2_addr_3 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln189" [case_9.cc:195]   --->   Operation 720 'getelementptr' 'in_data_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 721 [2/2] (2.32ns)   --->   "%in_data_2_load_3 = load i4 %in_data_2_addr_3" [case_9.cc:195]   --->   Operation 721 'load' 'in_data_2_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_29 : Operation 722 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_11 = load i4 %in_data_14_addr_11" [case_9.cc:207]   --->   Operation 722 'load' 'in_data_14_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_29 : Operation 723 [1/1] (0.00ns)   --->   "%in_data_6_addr_2 = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln189" [case_9.cc:210]   --->   Operation 723 'getelementptr' 'in_data_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 724 [2/2] (2.32ns)   --->   "%in_data_6_load_2 = load i4 %in_data_6_addr_2" [case_9.cc:210]   --->   Operation 724 'load' 'in_data_6_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_29 : Operation 725 [2/3] (1.05ns) (grouped into DSP with root node add_ln222_3)   --->   "%m83 = mul i12 %conv25_i4067_cast, i12 %sext_ln211" [case_9.cc:211]   --->   Operation 725 'mul' 'm83' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 726 [1/1] (0.00ns)   --->   "%in_data_10_addr_10 = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln189" [case_9.cc:213]   --->   Operation 726 'getelementptr' 'in_data_10_addr_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 727 [2/2] (2.32ns)   --->   "%in_data_10_load_10 = load i4 %in_data_10_addr_10" [case_9.cc:213]   --->   Operation 727 'load' 'in_data_10_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_29 : Operation 728 [2/3] (1.05ns) (grouped into DSP with root node add_ln222_1)   --->   "%m91 = mul i11 %in_scalar_load_6_cast122, i11 %sext_ln221_1" [case_9.cc:221]   --->   Operation 728 'mul' 'm91' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 729 [1/1] (1.81ns)   --->   "%add_ln222 = add i14 %trunc_ln194, i14 %sext_ln194" [case_9.cc:222]   --->   Operation 729 'add' 'add_ln222' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 18> <Delay = 8.11>
ST_30 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln192 = sext i3 %in_data_12_load_2" [case_9.cc:192]   --->   Operation 730 'sext' 'sext_ln192' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln192_1 = sext i3 %in_data_12_load_2" [case_9.cc:192]   --->   Operation 731 'sext' 'sext_ln192_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 732 [1/1] (5.38ns)   --->   "%mul_ln192 = mul i9 %conv_i3502_cast112, i9 %sext_ln192" [case_9.cc:192]   --->   Operation 732 'mul' 'mul_ln192' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 733 [1/1] (0.00ns)   --->   "%specfucore_ln62 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln192, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:62]   --->   Operation 733 'specfucore' 'specfucore_ln62' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 734 [1/1] (0.00ns)   --->   "%m70 = trunc i9 %mul_ln192" [case_9.cc:192]   --->   Operation 734 'trunc' 'm70' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 735 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_11 = load i4 %in_data_8_addr_11" [case_9.cc:193]   --->   Operation 735 'load' 'in_data_8_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_30 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i3 %in_data_8_load_11" [case_9.cc:193]   --->   Operation 736 'sext' 'sext_ln193' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln193_1 = sext i3 %in_data_4_load_2" [case_9.cc:193]   --->   Operation 737 'sext' 'sext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 738 [1/1] (1.65ns)   --->   "%m71 = add i4 %sext_ln193, i4 %sext_ln193_1" [case_9.cc:193]   --->   Operation 738 'add' 'm71' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 739 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_3 = load i4 %in_data_0_addr_3" [case_9.cc:195]   --->   Operation 739 'load' 'in_data_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_30 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln195_1 = sext i3 %in_data_0_load_3" [case_9.cc:195]   --->   Operation 740 'sext' 'sext_ln195_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 741 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_3 = load i4 %in_data_2_addr_3" [case_9.cc:195]   --->   Operation 741 'load' 'in_data_2_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_30 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln195_2 = sext i3 %in_data_2_load_3" [case_9.cc:195]   --->   Operation 742 'sext' 'sext_ln195_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 743 [1/1] (1.65ns)   --->   "%m72 = add i4 %sext_ln195_2, i4 %sext_ln195_1" [case_9.cc:195]   --->   Operation 743 'add' 'm72' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln201 = sext i3 %in_data_8_load_11" [case_9.cc:201]   --->   Operation 744 'sext' 'sext_ln201' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i5 %sext_ln201" [case_9.cc:201]   --->   Operation 745 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 746 [1/1] (0.00ns)   --->   "%m75 = shl i6 %zext_ln201, i6 1" [case_9.cc:201]   --->   Operation 746 'shl' 'm75' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 747 [1/1] (0.00ns)   --->   "%specfucore_ln67 = specfucore void @_ssdm_op_SpecFUCore, i6 %m75, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:67]   --->   Operation 747 'specfucore' 'specfucore_ln67' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln202 = sext i3 %in_data_8_load_11" [case_9.cc:202]   --->   Operation 748 'sext' 'sext_ln202' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 749 [1/1] (4.35ns)   --->   "%m76 = mul i9 %empty_57, i9 %sext_ln202" [case_9.cc:202]   --->   Operation 749 'mul' 'm76' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i3 %in_data_0_load_3" [case_9.cc:203]   --->   Operation 750 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 751 [1/1] (3.74ns)   --->   "%m77 = mul i7 %empty_58, i7 %sext_ln203" [case_9.cc:203]   --->   Operation 751 'mul' 'm77' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 752 [1/1] (1.65ns)   --->   "%m78 = add i4 %sext_ln195_1, i4 %sext_ln193_1" [case_9.cc:204]   --->   Operation 752 'add' 'm78' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln205 = sext i6 %m75" [case_9.cc:205]   --->   Operation 753 'sext' 'sext_ln205' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln205_2 = sext i7 %m77" [case_9.cc:205]   --->   Operation 754 'sext' 'sext_ln205_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 755 [1/1] (0.00ns)   --->   "%specfucore_ln71 = specfucore void @_ssdm_op_SpecFUCore, i4 %m72, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:71]   --->   Operation 755 'specfucore' 'specfucore_ln71' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln207 = sext i3 %in_data_14_load_11" [case_9.cc:207]   --->   Operation 756 'sext' 'sext_ln207' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 757 [1/1] (3.49ns)   --->   "%m80 = mul i5 %empty_59, i5 %sext_ln207" [case_9.cc:207]   --->   Operation 757 'mul' 'm80' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 758 [1/1] (1.91ns)   --->   "%m81 = add i8 %sext_ln192_1, i8 %trunc_ln211" [case_9.cc:208]   --->   Operation 758 'add' 'm81' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 759 [1/1] (0.00ns)   --->   "%specfucore_ln73 = specfucore void @_ssdm_op_SpecFUCore, i8 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:73]   --->   Operation 759 'specfucore' 'specfucore_ln73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln209 = sext i4 %m72" [case_9.cc:209]   --->   Operation 760 'sext' 'sext_ln209' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln209_1 = sext i5 %m80" [case_9.cc:209]   --->   Operation 761 'sext' 'sext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln209_2 = sext i8 %m81" [case_9.cc:209]   --->   Operation 762 'sext' 'sext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 763 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_2 = load i4 %in_data_6_addr_2" [case_9.cc:210]   --->   Operation 763 'load' 'in_data_6_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_30 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i3 %in_data_6_load_2" [case_9.cc:210]   --->   Operation 764 'sext' 'sext_ln210' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 765 [1/1] (1.65ns)   --->   "%m82 = add i4 %sext_ln210, i4 %sext_ln195_2" [case_9.cc:210]   --->   Operation 765 'add' 'm82' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 766 [1/1] (0.00ns)   --->   "%specfucore_ln74 = specfucore void @_ssdm_op_SpecFUCore, i4 %m82, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:74]   --->   Operation 766 'specfucore' 'specfucore_ln74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 767 [1/3] (0.00ns) (grouped into DSP with root node add_ln222_3)   --->   "%m83 = mul i12 %conv25_i4067_cast, i12 %sext_ln211" [case_9.cc:211]   --->   Operation 767 'mul' 'm83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln212 = sext i3 %in_data_12_load_2" [case_9.cc:212]   --->   Operation 768 'sext' 'sext_ln212' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln212_1 = sext i3 %in_data_12_load_2" [case_9.cc:212]   --->   Operation 769 'sext' 'sext_ln212_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 770 [1/1] (1.73ns)   --->   "%m84 = add i5 %sext_ln1, i5 %sext_ln212_1" [case_9.cc:212]   --->   Operation 770 'add' 'm84' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 771 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i5 %m84, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:76]   --->   Operation 771 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 772 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_10 = load i4 %in_data_10_addr_10" [case_9.cc:213]   --->   Operation 772 'load' 'in_data_10_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_30 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i3 %in_data_10_load_10" [case_9.cc:213]   --->   Operation 773 'sext' 'sext_ln213' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 774 [1/1] (1.87ns)   --->   "%m85 = add i8 %trunc_ln177_cast, i8 %sext_ln213" [case_9.cc:213]   --->   Operation 774 'add' 'm85' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i4 %m82" [case_9.cc:214]   --->   Operation 775 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i5 %m84" [case_9.cc:214]   --->   Operation 776 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i8 %m85" [case_9.cc:215]   --->   Operation 777 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 778 [1/1] (3.74ns)   --->   "%m86 = mul i7 %trunc_ln177, i7 %sext_ln212" [case_9.cc:215]   --->   Operation 778 'mul' 'm86' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i3 %in_data_14_load_11" [case_9.cc:216]   --->   Operation 779 'zext' 'zext_ln216' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 780 [1/1] (0.00ns)   --->   "%m87 = shl i4 %zext_ln216, i4 1" [case_9.cc:216]   --->   Operation 780 'shl' 'm87' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 781 [1/1] (0.00ns)   --->   "%specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i4 %m87, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:79]   --->   Operation 781 'specfucore' 'specfucore_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 782 [1/1] (0.00ns)   --->   "%specfucore_ln81 = specfucore void @_ssdm_op_SpecFUCore, i4 %m72, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:81]   --->   Operation 782 'specfucore' 'specfucore_ln81' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i7 %m86" [case_9.cc:219]   --->   Operation 783 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln219_1 = sext i4 %m87" [case_9.cc:219]   --->   Operation 784 'sext' 'sext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 785 [1/3] (0.00ns) (grouped into DSP with root node add_ln222_1)   --->   "%m91 = mul i11 %in_scalar_load_6_cast122, i11 %sext_ln221_1" [case_9.cc:221]   --->   Operation 785 'mul' 'm91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 786 [1/1] (0.00ns) (grouped into DSP with root node add_ln222_1)   --->   "%sext_ln222 = sext i11 %m91" [case_9.cc:222]   --->   Operation 786 'sext' 'sext_ln222' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 787 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln222_1 = add i14 %add_ln222, i14 %sext_ln222" [case_9.cc:222]   --->   Operation 787 'add' 'add_ln222_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 788 [1/1] (1.82ns)   --->   "%add_ln222_2 = add i9 %sext_ln215, i9 %m88" [case_9.cc:222]   --->   Operation 788 'add' 'add_ln222_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln222_1 = sext i9 %add_ln222_2" [case_9.cc:222]   --->   Operation 789 'sext' 'sext_ln222_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 790 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln222_3 = add i12 %sext_ln222_1, i12 %m83" [case_9.cc:222]   --->   Operation 790 'add' 'add_ln222_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 791 [1/1] (1.87ns)   --->   "%add_ln222_11 = add i8 %sext_ln219, i8 %sext_ln214_1" [case_9.cc:222]   --->   Operation 791 'add' 'add_ln222_11' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln222_7 = sext i8 %add_ln222_11" [case_9.cc:222]   --->   Operation 792 'sext' 'sext_ln222_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 793 [1/1] (1.91ns)   --->   "%add_ln222_12 = add i9 %sext_ln222_7, i9 %sext_ln209_2" [case_9.cc:222]   --->   Operation 793 'add' 'add_ln222_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 794 [1/1] (1.82ns)   --->   "%add_ln222_13 = add i7 %sext_ln219_1, i7 %m74_cast" [case_9.cc:222]   --->   Operation 794 'add' 'add_ln222_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln222_9 = sext i7 %add_ln222_13" [case_9.cc:222]   --->   Operation 795 'sext' 'sext_ln222_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 796 [1/1] (1.87ns)   --->   "%add_ln222_14 = add i8 %sext_ln222_9, i8 %sext_ln205_2" [case_9.cc:222]   --->   Operation 796 'add' 'add_ln222_14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 797 [1/1] (1.82ns)   --->   "%add_ln222_16 = add i7 %sext_ln205, i7 %sext_ln214" [case_9.cc:222]   --->   Operation 797 'add' 'add_ln222_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 798 [1/1] (1.78ns)   --->   "%add_ln222_18 = add i6 %sext_ln209_1, i6 %sext_ln209" [case_9.cc:222]   --->   Operation 798 'add' 'add_ln222_18' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln222_12 = sext i6 %add_ln222_18" [case_9.cc:222]   --->   Operation 799 'sext' 'sext_ln222_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 800 [1/1] (1.82ns)   --->   "%add_ln222_19 = add i7 %sext_ln222_12, i7 %m73_cast" [case_9.cc:222]   --->   Operation 800 'add' 'add_ln222_19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 801 [1/1] (0.00ns)   --->   "%store_ln193 = store i4 %m71, i4 %phi_ln193" [case_9.cc:193]   --->   Operation 801 'store' 'store_ln193' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 802 [1/1] (0.00ns)   --->   "%store_ln208 = store i8 %m81, i8 %add_i2636_phi" [case_9.cc:208]   --->   Operation 802 'store' 'store_ln208' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 803 [1/1] (0.00ns)   --->   "%store_ln195 = store i4 %m72, i4 %add_i2039_phi" [case_9.cc:195]   --->   Operation 803 'store' 'store_ln195' <Predicate = true> <Delay = 0.00>

State 31 <SV = 19> <Delay = 7.39>
ST_31 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln194_1 = sext i6 %m70" [case_9.cc:194]   --->   Operation 804 'sext' 'sext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln195 = sext i4 %m71" [case_9.cc:195]   --->   Operation 805 'sext' 'sext_ln195' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i4 %m72" [case_9.cc:70]   --->   Operation 806 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln205_1 = sext i9 %m76" [case_9.cc:205]   --->   Operation 807 'sext' 'sext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln205_3 = sext i4 %m78" [case_9.cc:205]   --->   Operation 808 'sext' 'sext_ln205_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln221 = sext i4 %m72" [case_9.cc:221]   --->   Operation 809 'sext' 'sext_ln221' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 810 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln222_1 = add i14 %add_ln222, i14 %sext_ln222" [case_9.cc:222]   --->   Operation 810 'add' 'add_ln222_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 811 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln222_3 = add i12 %sext_ln222_1, i12 %m83" [case_9.cc:222]   --->   Operation 811 'add' 'add_ln222_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln222_2 = sext i12 %add_ln222_3" [case_9.cc:222]   --->   Operation 812 'sext' 'sext_ln222_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 813 [1/1] (1.81ns)   --->   "%add_ln222_4 = add i14 %sext_ln222_2, i14 %add_ln222_1" [case_9.cc:222]   --->   Operation 813 'add' 'add_ln222_4' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 814 [1/1] (1.73ns)   --->   "%add_ln222_5 = add i5 %sext_ln195, i5 %sext_ln70" [case_9.cc:222]   --->   Operation 814 'add' 'add_ln222_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln222_3 = sext i5 %add_ln222_5" [case_9.cc:222]   --->   Operation 815 'sext' 'sext_ln222_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 816 [1/1] (1.73ns)   --->   "%add_ln222_6 = add i10 %sext_ln222_3, i10 %m90" [case_9.cc:222]   --->   Operation 816 'add' 'add_ln222_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln222_4 = sext i10 %add_ln222_6" [case_9.cc:222]   --->   Operation 817 'sext' 'sext_ln222_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln222_7 = add i10 %sext_ln205_1, i10 %sext_ln205_3" [case_9.cc:222]   --->   Operation 818 'add' 'add_ln222_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 819 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln222_8 = add i10 %add_ln222_7, i10 %sext_ln221" [case_9.cc:222]   --->   Operation 819 'add' 'add_ln222_8' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln222_5 = sext i10 %add_ln222_8" [case_9.cc:222]   --->   Operation 820 'sext' 'sext_ln222_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 821 [1/1] (1.73ns)   --->   "%add_ln222_9 = add i11 %sext_ln222_5, i11 %sext_ln222_4" [case_9.cc:222]   --->   Operation 821 'add' 'add_ln222_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln222_8 = sext i9 %add_ln222_12" [case_9.cc:222]   --->   Operation 822 'sext' 'sext_ln222_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln222_10 = sext i8 %add_ln222_14" [case_9.cc:222]   --->   Operation 823 'sext' 'sext_ln222_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln222_15 = add i10 %sext_ln222_10, i10 %sext_ln222_8" [case_9.cc:222]   --->   Operation 824 'add' 'add_ln222_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln222_11 = sext i7 %add_ln222_16" [case_9.cc:222]   --->   Operation 825 'sext' 'sext_ln222_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln222_17 = add i8 %sext_ln222_11, i8 %sext_ln194_1" [case_9.cc:222]   --->   Operation 826 'add' 'add_ln222_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln222_13 = sext i7 %add_ln222_19" [case_9.cc:222]   --->   Operation 827 'sext' 'sext_ln222_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 828 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln222_20 = add i8 %sext_ln222_13, i8 %add_ln222_17" [case_9.cc:222]   --->   Operation 828 'add' 'add_ln222_20' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln222_14 = sext i8 %add_ln222_20" [case_9.cc:222]   --->   Operation 829 'sext' 'sext_ln222_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 830 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln222_21 = add i10 %sext_ln222_14, i10 %add_ln222_15" [case_9.cc:222]   --->   Operation 830 'add' 'add_ln222_21' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 20> <Delay = 7.98>
ST_32 : Operation 831 [1/1] (0.00ns)   --->   "%m16_10_load = load i32 %m16_10" [case_9.cc:222]   --->   Operation 831 'load' 'm16_10_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 832 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:8]   --->   Operation 832 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 833 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n4_1_L_n4_2_str"   --->   Operation 833 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 834 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 834 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 835 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:8]   --->   Operation 835 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 836 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:9]   --->   Operation 836 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 837 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [case_9.cc:189]   --->   Operation 837 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 838 [1/1] (0.00ns)   --->   "%rend304 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin15" [case_9.cc:190]   --->   Operation 838 'specregionend' 'rend304' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 839 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [case_9.cc:191]   --->   Operation 839 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 840 [1/1] (0.00ns)   --->   "%rend302 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin16" [case_9.cc:192]   --->   Operation 840 'specregionend' 'rend302' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 841 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [case_9.cc:198]   --->   Operation 841 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 842 [1/1] (0.00ns)   --->   "%rend300 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin17" [case_9.cc:199]   --->   Operation 842 'specregionend' 'rend300' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 843 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [case_9.cc:200]   --->   Operation 843 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 844 [1/1] (0.00ns)   --->   "%rend298 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin18" [case_9.cc:201]   --->   Operation 844 'specregionend' 'rend298' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 845 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [case_9.cc:205]   --->   Operation 845 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 846 [1/1] (0.00ns)   --->   "%rend296 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin19" [case_9.cc:206]   --->   Operation 846 'specregionend' 'rend296' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 847 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [case_9.cc:207]   --->   Operation 847 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 848 [1/1] (0.00ns)   --->   "%rend294 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin20" [case_9.cc:208]   --->   Operation 848 'specregionend' 'rend294' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 849 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [case_9.cc:209]   --->   Operation 849 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 850 [1/1] (0.00ns)   --->   "%rend292 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin21" [case_9.cc:210]   --->   Operation 850 'specregionend' 'rend292' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 851 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [case_9.cc:211]   --->   Operation 851 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 852 [1/1] (0.00ns)   --->   "%rend290 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin22" [case_9.cc:212]   --->   Operation 852 'specregionend' 'rend290' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 853 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [case_9.cc:215]   --->   Operation 853 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 854 [1/1] (0.00ns)   --->   "%rend288 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin23" [case_9.cc:216]   --->   Operation 854 'specregionend' 'rend288' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 855 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [case_9.cc:217]   --->   Operation 855 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 856 [1/1] (0.00ns)   --->   "%rend286 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin24" [case_9.cc:218]   --->   Operation 856 'specregionend' 'rend286' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln222_6 = sext i11 %add_ln222_9" [case_9.cc:222]   --->   Operation 857 'sext' 'sext_ln222_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln222_10 = add i14 %sext_ln222_6, i14 %add_ln222_4" [case_9.cc:222]   --->   Operation 858 'add' 'add_ln222_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln222_15 = sext i10 %add_ln222_21" [case_9.cc:222]   --->   Operation 859 'sext' 'sext_ln222_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 860 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln222_22 = add i14 %sext_ln222_15, i14 %add_ln222_10" [case_9.cc:222]   --->   Operation 860 'add' 'add_ln222_22' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln222_16 = sext i14 %add_ln222_22" [case_9.cc:222]   --->   Operation 861 'sext' 'sext_ln222_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 862 [1/1] (2.55ns)   --->   "%m16_24 = add i32 %m16_10_load, i32 %sext_ln222_16" [case_9.cc:222]   --->   Operation 862 'add' 'm16_24' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 863 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m16_24, i32 %m16_10" [case_9.cc:22]   --->   Operation 863 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_32 : Operation 864 [1/1] (0.00ns)   --->   "%br_ln189 = br void %for.inc663" [case_9.cc:189]   --->   Operation 864 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>

State 33 <SV = 17> <Delay = 5.59>
ST_33 : Operation 865 [1/1] (0.00ns)   --->   "%mul_i1148_phi = alloca i32 1"   --->   Operation 865 'alloca' 'mul_i1148_phi' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 866 [1/1] (0.00ns)   --->   "%i_s2_0 = alloca i32 1" [case_9.cc:240]   --->   Operation 866 'alloca' 'i_s2_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 867 [1/1] (0.00ns)   --->   "%m16_14 = alloca i32 1" [case_9.cc:22]   --->   Operation 867 'alloca' 'm16_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 868 [1/1] (0.00ns)   --->   "%add_i2039_phi_load = load i4 %add_i2039_phi"   --->   Operation 868 'load' 'add_i2039_phi_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 869 [1/1] (0.00ns)   --->   "%in_data_14_addr_2 = getelementptr i3 %in_data_14, i64 0, i64 0"   --->   Operation 869 'getelementptr' 'in_data_14_addr_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 870 [2/2] (2.32ns)   --->   "%in_data_14_load_2 = load i4 %in_data_14_addr_2"   --->   Operation 870 'load' 'in_data_14_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_33 : Operation 871 [1/1] (0.00ns)   --->   "%in_data_14_addr_3 = getelementptr i3 %in_data_14, i64 0, i64 1"   --->   Operation 871 'getelementptr' 'in_data_14_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 872 [2/2] (2.32ns)   --->   "%in_data_14_load_3 = load i4 %in_data_14_addr_3"   --->   Operation 872 'load' 'in_data_14_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_33 : Operation 873 [1/1] (0.00ns)   --->   "%add_i2039_phi_cast = sext i4 %add_i2039_phi_load"   --->   Operation 873 'sext' 'add_i2039_phi_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 874 [1/1] (3.49ns)   --->   "%mul_i1663 = mul i5 %add_i2039_phi_cast, i5 %empty_55"   --->   Operation 874 'mul' 'mul_i1663' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 875 [1/1] (0.00ns)   --->   "%in_data_10_addr_1 = getelementptr i3 %in_data_10, i64 0, i64 0"   --->   Operation 875 'getelementptr' 'in_data_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 876 [2/2] (2.32ns)   --->   "%in_data_10_load_1 = load i4 %in_data_10_addr_1"   --->   Operation 876 'load' 'in_data_10_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_33 : Operation 877 [1/1] (0.00ns)   --->   "%in_data_8_addr_2 = getelementptr i3 %in_data_8, i64 0, i64 0"   --->   Operation 877 'getelementptr' 'in_data_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 878 [2/2] (2.32ns)   --->   "%in_data_8_load_2 = load i4 %in_data_8_addr_2"   --->   Operation 878 'load' 'in_data_8_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_33 : Operation 879 [1/1] (0.00ns)   --->   "%in_data_10_addr_4 = getelementptr i3 %in_data_10, i64 0, i64 3"   --->   Operation 879 'getelementptr' 'in_data_10_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 880 [2/2] (2.32ns)   --->   "%in_data_10_load_4 = load i4 %in_data_10_addr_4"   --->   Operation 880 'load' 'in_data_10_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_33 : Operation 881 [1/1] (0.00ns)   --->   "%in_data_8_addr_5 = getelementptr i3 %in_data_8, i64 0, i64 3"   --->   Operation 881 'getelementptr' 'in_data_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 882 [2/2] (2.32ns)   --->   "%in_data_8_load_5 = load i4 %in_data_8_addr_5"   --->   Operation 882 'load' 'in_data_8_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_33 : Operation 883 [1/1] (1.73ns)   --->   "%m101 = add i5 %sext_ln1, i5 %sext_ln1_1" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 883 'add' 'm101' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 884 [1/1] (0.00ns)   --->   "%conv_i1370 = sext i4 %add_i2039_phi_load"   --->   Operation 884 'sext' 'conv_i1370' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 885 [1/1] (5.59ns)   --->   "%m104 = mul i16 %sext_ln8, i16 %conv_i1370" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:8]   --->   Operation 885 'mul' 'm104' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 886 [1/1] (1.58ns)   --->   "%store_ln240 = store i4 0, i4 %i_s2_0" [case_9.cc:240]   --->   Operation 886 'store' 'store_ln240' <Predicate = true> <Delay = 1.58>

State 34 <SV = 18> <Delay = 3.37>
ST_34 : Operation 887 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_2 = load i4 %in_data_14_addr_2"   --->   Operation 887 'load' 'in_data_14_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_34 : Operation 888 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_3 = load i4 %in_data_14_addr_3"   --->   Operation 888 'load' 'in_data_14_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_34 : Operation 889 [1/1] (0.00ns)   --->   "%in_data_14_addr_4 = getelementptr i3 %in_data_14, i64 0, i64 2"   --->   Operation 889 'getelementptr' 'in_data_14_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 890 [2/2] (2.32ns)   --->   "%in_data_14_load_4 = load i4 %in_data_14_addr_4"   --->   Operation 890 'load' 'in_data_14_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_34 : Operation 891 [1/1] (0.00ns)   --->   "%in_data_14_addr_5 = getelementptr i3 %in_data_14, i64 0, i64 3"   --->   Operation 891 'getelementptr' 'in_data_14_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 892 [2/2] (2.32ns)   --->   "%in_data_14_load_5 = load i4 %in_data_14_addr_5"   --->   Operation 892 'load' 'in_data_14_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_34 : Operation 893 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_1 = load i4 %in_data_10_addr_1"   --->   Operation 893 'load' 'in_data_10_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_34 : Operation 894 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_2 = load i4 %in_data_8_addr_2"   --->   Operation 894 'load' 'in_data_8_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_34 : Operation 895 [1/1] (0.00ns)   --->   "%in_data_10_load_1_cast = sext i3 %in_data_10_load_1"   --->   Operation 895 'sext' 'in_data_10_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 896 [1/1] (0.00ns)   --->   "%in_data_8_load_2_cast = sext i3 %in_data_8_load_2"   --->   Operation 896 'sext' 'in_data_8_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 897 [3/3] (1.05ns) (grouped into DSP with root node add_ln231)   --->   "%mul_i1609 = mul i6 %in_data_8_load_2_cast, i6 %in_data_10_load_1_cast"   --->   Operation 897 'mul' 'mul_i1609' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 898 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_4 = load i4 %in_data_10_addr_4"   --->   Operation 898 'load' 'in_data_10_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_34 : Operation 899 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_5 = load i4 %in_data_8_addr_5"   --->   Operation 899 'load' 'in_data_8_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_34 : Operation 900 [1/1] (0.00ns)   --->   "%in_data_10_load_4_cast = sext i3 %in_data_10_load_4"   --->   Operation 900 'sext' 'in_data_10_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 901 [1/1] (0.00ns)   --->   "%in_data_8_load_5_cast = sext i3 %in_data_8_load_5"   --->   Operation 901 'sext' 'in_data_8_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 902 [3/3] (1.05ns) (grouped into DSP with root node add_ln231_1)   --->   "%mul_i1609_3315 = mul i6 %in_data_8_load_5_cast, i6 %in_data_10_load_4_cast"   --->   Operation 902 'mul' 'mul_i1609_3315' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 903 [1/1] (0.00ns)   --->   "%in_data_10_addr_6 = getelementptr i3 %in_data_10, i64 0, i64 5"   --->   Operation 903 'getelementptr' 'in_data_10_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 904 [2/2] (2.32ns)   --->   "%in_data_10_load_6 = load i4 %in_data_10_addr_6"   --->   Operation 904 'load' 'in_data_10_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_34 : Operation 905 [1/1] (0.00ns)   --->   "%in_data_8_addr_7 = getelementptr i3 %in_data_8, i64 0, i64 5"   --->   Operation 905 'getelementptr' 'in_data_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 906 [2/2] (2.32ns)   --->   "%in_data_8_load_7 = load i4 %in_data_8_addr_7"   --->   Operation 906 'load' 'in_data_8_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_34 : Operation 907 [1/1] (0.00ns)   --->   "%in_data_10_addr_7 = getelementptr i3 %in_data_10, i64 0, i64 6"   --->   Operation 907 'getelementptr' 'in_data_10_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 908 [2/2] (2.32ns)   --->   "%in_data_10_load_7 = load i4 %in_data_10_addr_7"   --->   Operation 908 'load' 'in_data_10_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_34 : Operation 909 [1/1] (0.00ns)   --->   "%in_data_8_addr_8 = getelementptr i3 %in_data_8, i64 0, i64 6"   --->   Operation 909 'getelementptr' 'in_data_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 910 [2/2] (2.32ns)   --->   "%in_data_8_load_8 = load i4 %in_data_8_addr_8"   --->   Operation 910 'load' 'in_data_8_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>

State 35 <SV = 19> <Delay = 3.37>
ST_35 : Operation 911 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_4 = load i4 %in_data_14_addr_4"   --->   Operation 911 'load' 'in_data_14_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_35 : Operation 912 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_5 = load i4 %in_data_14_addr_5"   --->   Operation 912 'load' 'in_data_14_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_35 : Operation 913 [1/1] (0.00ns)   --->   "%in_data_14_addr_6 = getelementptr i3 %in_data_14, i64 0, i64 4"   --->   Operation 913 'getelementptr' 'in_data_14_addr_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 914 [2/2] (2.32ns)   --->   "%in_data_14_load_6 = load i4 %in_data_14_addr_6"   --->   Operation 914 'load' 'in_data_14_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_35 : Operation 915 [1/1] (0.00ns)   --->   "%in_data_14_addr_7 = getelementptr i3 %in_data_14, i64 0, i64 5"   --->   Operation 915 'getelementptr' 'in_data_14_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 916 [2/2] (2.32ns)   --->   "%in_data_14_load_7 = load i4 %in_data_14_addr_7"   --->   Operation 916 'load' 'in_data_14_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_35 : Operation 917 [2/3] (1.05ns) (grouped into DSP with root node add_ln231)   --->   "%mul_i1609 = mul i6 %in_data_8_load_2_cast, i6 %in_data_10_load_1_cast"   --->   Operation 917 'mul' 'mul_i1609' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 918 [1/1] (0.00ns)   --->   "%in_data_10_addr_2 = getelementptr i3 %in_data_10, i64 0, i64 1"   --->   Operation 918 'getelementptr' 'in_data_10_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 919 [2/2] (2.32ns)   --->   "%in_data_10_load_2 = load i4 %in_data_10_addr_2"   --->   Operation 919 'load' 'in_data_10_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_35 : Operation 920 [1/1] (0.00ns)   --->   "%in_data_8_addr_3 = getelementptr i3 %in_data_8, i64 0, i64 1"   --->   Operation 920 'getelementptr' 'in_data_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 921 [2/2] (2.32ns)   --->   "%in_data_8_load_3 = load i4 %in_data_8_addr_3"   --->   Operation 921 'load' 'in_data_8_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_35 : Operation 922 [1/1] (0.00ns)   --->   "%in_data_10_addr_3 = getelementptr i3 %in_data_10, i64 0, i64 2"   --->   Operation 922 'getelementptr' 'in_data_10_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 923 [2/2] (2.32ns)   --->   "%in_data_10_load_3 = load i4 %in_data_10_addr_3"   --->   Operation 923 'load' 'in_data_10_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_35 : Operation 924 [1/1] (0.00ns)   --->   "%in_data_8_addr_4 = getelementptr i3 %in_data_8, i64 0, i64 2"   --->   Operation 924 'getelementptr' 'in_data_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 925 [2/2] (2.32ns)   --->   "%in_data_8_load_4 = load i4 %in_data_8_addr_4"   --->   Operation 925 'load' 'in_data_8_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_35 : Operation 926 [2/3] (1.05ns) (grouped into DSP with root node add_ln231_1)   --->   "%mul_i1609_3315 = mul i6 %in_data_8_load_5_cast, i6 %in_data_10_load_4_cast"   --->   Operation 926 'mul' 'mul_i1609_3315' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 927 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_6 = load i4 %in_data_10_addr_6"   --->   Operation 927 'load' 'in_data_10_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_35 : Operation 928 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_7 = load i4 %in_data_8_addr_7"   --->   Operation 928 'load' 'in_data_8_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_35 : Operation 929 [1/1] (0.00ns)   --->   "%in_data_10_load_6_cast = sext i3 %in_data_10_load_6"   --->   Operation 929 'sext' 'in_data_10_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 930 [1/1] (0.00ns)   --->   "%in_data_8_load_7_cast = sext i3 %in_data_8_load_7"   --->   Operation 930 'sext' 'in_data_8_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 931 [3/3] (1.05ns) (grouped into DSP with root node add_ln231_3)   --->   "%mul_i1609_5343 = mul i6 %in_data_8_load_7_cast, i6 %in_data_10_load_6_cast"   --->   Operation 931 'mul' 'mul_i1609_5343' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 932 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_7 = load i4 %in_data_10_addr_7"   --->   Operation 932 'load' 'in_data_10_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_35 : Operation 933 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_8 = load i4 %in_data_8_addr_8"   --->   Operation 933 'load' 'in_data_8_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_35 : Operation 934 [1/1] (0.00ns)   --->   "%in_data_10_load_7_cast = sext i3 %in_data_10_load_7"   --->   Operation 934 'sext' 'in_data_10_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 935 [1/1] (0.00ns)   --->   "%in_data_8_load_8_cast = sext i3 %in_data_8_load_8"   --->   Operation 935 'sext' 'in_data_8_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 936 [3/3] (1.05ns) (grouped into DSP with root node add_ln231_4)   --->   "%mul_i1609_6357 = mul i6 %in_data_8_load_8_cast, i6 %in_data_10_load_7_cast"   --->   Operation 936 'mul' 'mul_i1609_6357' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 937 [1/1] (0.00ns)   --->   "%empty_61 = trunc i10 %m90"   --->   Operation 937 'trunc' 'empty_61' <Predicate = true> <Delay = 0.00>

State 36 <SV = 20> <Delay = 6.04>
ST_36 : Operation 938 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_6 = load i4 %in_data_14_addr_6"   --->   Operation 938 'load' 'in_data_14_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_36 : Operation 939 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_7 = load i4 %in_data_14_addr_7"   --->   Operation 939 'load' 'in_data_14_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_36 : Operation 940 [1/1] (0.00ns)   --->   "%in_data_14_addr_8 = getelementptr i3 %in_data_14, i64 0, i64 6"   --->   Operation 940 'getelementptr' 'in_data_14_addr_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 941 [2/2] (2.32ns)   --->   "%in_data_14_load_8 = load i4 %in_data_14_addr_8"   --->   Operation 941 'load' 'in_data_14_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_36 : Operation 942 [1/1] (0.00ns)   --->   "%in_data_14_addr_9 = getelementptr i3 %in_data_14, i64 0, i64 7"   --->   Operation 942 'getelementptr' 'in_data_14_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 943 [2/2] (2.32ns)   --->   "%in_data_14_load_9 = load i4 %in_data_14_addr_9"   --->   Operation 943 'load' 'in_data_14_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_36 : Operation 944 [1/3] (0.00ns) (grouped into DSP with root node add_ln231)   --->   "%mul_i1609 = mul i6 %in_data_8_load_2_cast, i6 %in_data_10_load_1_cast"   --->   Operation 944 'mul' 'mul_i1609' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 945 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_2 = load i4 %in_data_10_addr_2"   --->   Operation 945 'load' 'in_data_10_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_36 : Operation 946 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_3 = load i4 %in_data_8_addr_3"   --->   Operation 946 'load' 'in_data_8_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_36 : Operation 947 [1/1] (0.00ns)   --->   "%in_data_10_load_2_cast = sext i3 %in_data_10_load_2"   --->   Operation 947 'sext' 'in_data_10_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 948 [1/1] (0.00ns)   --->   "%in_data_8_load_3_cast = sext i3 %in_data_8_load_3"   --->   Operation 948 'sext' 'in_data_8_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 949 [1/1] (1.62ns)   --->   "%mul_i1609_1287 = mul i6 %in_data_8_load_3_cast, i6 %in_data_10_load_2_cast"   --->   Operation 949 'mul' 'mul_i1609_1287' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 950 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_3 = load i4 %in_data_10_addr_3"   --->   Operation 950 'load' 'in_data_10_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_36 : Operation 951 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_4 = load i4 %in_data_8_addr_4"   --->   Operation 951 'load' 'in_data_8_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_36 : Operation 952 [1/1] (0.00ns)   --->   "%in_data_10_load_3_cast = sext i3 %in_data_10_load_3"   --->   Operation 952 'sext' 'in_data_10_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 953 [1/1] (0.00ns)   --->   "%in_data_8_load_4_cast = sext i3 %in_data_8_load_4"   --->   Operation 953 'sext' 'in_data_8_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 954 [1/1] (1.62ns)   --->   "%mul_i1609_2301 = mul i6 %in_data_8_load_4_cast, i6 %in_data_10_load_3_cast"   --->   Operation 954 'mul' 'mul_i1609_2301' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 955 [1/3] (0.00ns) (grouped into DSP with root node add_ln231_1)   --->   "%mul_i1609_3315 = mul i6 %in_data_8_load_5_cast, i6 %in_data_10_load_4_cast"   --->   Operation 955 'mul' 'mul_i1609_3315' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 956 [1/1] (0.00ns)   --->   "%in_data_10_addr_5 = getelementptr i3 %in_data_10, i64 0, i64 4"   --->   Operation 956 'getelementptr' 'in_data_10_addr_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 957 [2/2] (2.32ns)   --->   "%in_data_10_load_5 = load i4 %in_data_10_addr_5"   --->   Operation 957 'load' 'in_data_10_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_36 : Operation 958 [1/1] (0.00ns)   --->   "%in_data_8_addr_6 = getelementptr i3 %in_data_8, i64 0, i64 4"   --->   Operation 958 'getelementptr' 'in_data_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 959 [2/2] (2.32ns)   --->   "%in_data_8_load_6 = load i4 %in_data_8_addr_6"   --->   Operation 959 'load' 'in_data_8_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_36 : Operation 960 [2/3] (1.05ns) (grouped into DSP with root node add_ln231_3)   --->   "%mul_i1609_5343 = mul i6 %in_data_8_load_7_cast, i6 %in_data_10_load_6_cast"   --->   Operation 960 'mul' 'mul_i1609_5343' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 961 [2/3] (1.05ns) (grouped into DSP with root node add_ln231_4)   --->   "%mul_i1609_6357 = mul i6 %in_data_8_load_8_cast, i6 %in_data_10_load_7_cast"   --->   Operation 961 'mul' 'mul_i1609_6357' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 962 [1/1] (0.00ns)   --->   "%in_data_10_addr_8 = getelementptr i3 %in_data_10, i64 0, i64 7"   --->   Operation 962 'getelementptr' 'in_data_10_addr_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 963 [2/2] (2.32ns)   --->   "%in_data_10_load_8 = load i4 %in_data_10_addr_8"   --->   Operation 963 'load' 'in_data_10_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_36 : Operation 964 [1/1] (0.00ns)   --->   "%in_data_8_addr_9 = getelementptr i3 %in_data_8, i64 0, i64 7"   --->   Operation 964 'getelementptr' 'in_data_8_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 965 [2/2] (2.32ns)   --->   "%in_data_8_load_9 = load i4 %in_data_8_addr_9"   --->   Operation 965 'load' 'in_data_8_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_36 : Operation 966 [1/1] (0.00ns) (grouped into DSP with root node add_ln231)   --->   "%sext_ln231 = sext i6 %mul_i1609" [case_9.cc:231]   --->   Operation 966 'sext' 'sext_ln231' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln231_1 = sext i6 %mul_i1609_1287" [case_9.cc:231]   --->   Operation 967 'sext' 'sext_ln231_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln231_2 = sext i6 %mul_i1609_2301" [case_9.cc:231]   --->   Operation 968 'sext' 'sext_ln231_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 969 [1/1] (0.00ns) (grouped into DSP with root node add_ln231_1)   --->   "%sext_ln231_3 = sext i6 %mul_i1609_3315" [case_9.cc:231]   --->   Operation 969 'sext' 'sext_ln231_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 970 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln231 = add i7 %sext_ln231_1, i7 %sext_ln231" [case_9.cc:231]   --->   Operation 970 'add' 'add_ln231' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 971 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln231_1 = add i7 %sext_ln231_2, i7 %sext_ln231_3" [case_9.cc:231]   --->   Operation 971 'add' 'add_ln231_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 21> <Delay = 7.72>
ST_37 : Operation 972 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_8 = load i4 %in_data_14_addr_8"   --->   Operation 972 'load' 'in_data_14_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_37 : Operation 973 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_9 = load i4 %in_data_14_addr_9"   --->   Operation 973 'load' 'in_data_14_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_37 : Operation 974 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_5 = load i4 %in_data_10_addr_5"   --->   Operation 974 'load' 'in_data_10_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_37 : Operation 975 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_6 = load i4 %in_data_8_addr_6"   --->   Operation 975 'load' 'in_data_8_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_37 : Operation 976 [1/1] (0.00ns)   --->   "%in_data_10_load_5_cast = sext i3 %in_data_10_load_5"   --->   Operation 976 'sext' 'in_data_10_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 977 [1/1] (0.00ns)   --->   "%in_data_8_load_6_cast = sext i3 %in_data_8_load_6"   --->   Operation 977 'sext' 'in_data_8_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 978 [1/1] (1.62ns)   --->   "%mul_i1609_4329 = mul i6 %in_data_8_load_6_cast, i6 %in_data_10_load_5_cast"   --->   Operation 978 'mul' 'mul_i1609_4329' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 979 [1/3] (0.00ns) (grouped into DSP with root node add_ln231_3)   --->   "%mul_i1609_5343 = mul i6 %in_data_8_load_7_cast, i6 %in_data_10_load_6_cast"   --->   Operation 979 'mul' 'mul_i1609_5343' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 980 [1/3] (0.00ns) (grouped into DSP with root node add_ln231_4)   --->   "%mul_i1609_6357 = mul i6 %in_data_8_load_8_cast, i6 %in_data_10_load_7_cast"   --->   Operation 980 'mul' 'mul_i1609_6357' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 981 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_8 = load i4 %in_data_10_addr_8"   --->   Operation 981 'load' 'in_data_10_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_37 : Operation 982 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_9 = load i4 %in_data_8_addr_9"   --->   Operation 982 'load' 'in_data_8_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_37 : Operation 983 [1/1] (0.00ns)   --->   "%in_data_10_load_8_cast = sext i3 %in_data_10_load_8"   --->   Operation 983 'sext' 'in_data_10_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 984 [1/1] (0.00ns)   --->   "%in_data_8_load_9_cast = sext i3 %in_data_8_load_9"   --->   Operation 984 'sext' 'in_data_8_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 985 [1/1] (1.62ns)   --->   "%conv_i1223 = mul i6 %in_data_8_load_9_cast, i6 %in_data_10_load_8_cast"   --->   Operation 985 'mul' 'conv_i1223' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln231_4 = sext i6 %mul_i1609_4329" [case_9.cc:231]   --->   Operation 986 'sext' 'sext_ln231_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 987 [1/1] (0.00ns) (grouped into DSP with root node add_ln231_3)   --->   "%sext_ln231_5 = sext i6 %mul_i1609_5343" [case_9.cc:231]   --->   Operation 987 'sext' 'sext_ln231_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 988 [1/1] (0.00ns) (grouped into DSP with root node add_ln231_4)   --->   "%sext_ln231_6 = sext i6 %mul_i1609_6357" [case_9.cc:231]   --->   Operation 988 'sext' 'sext_ln231_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 989 [1/1] (0.00ns)   --->   "%mul_i1609_7371_cast = sext i6 %conv_i1223"   --->   Operation 989 'sext' 'mul_i1609_7371_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 990 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln231 = add i7 %sext_ln231_1, i7 %sext_ln231" [case_9.cc:231]   --->   Operation 990 'add' 'add_ln231' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln231_8 = sext i7 %add_ln231" [case_9.cc:231]   --->   Operation 991 'sext' 'sext_ln231_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 992 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln231_1 = add i7 %sext_ln231_2, i7 %sext_ln231_3" [case_9.cc:231]   --->   Operation 992 'add' 'add_ln231_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln231_9 = sext i7 %add_ln231_1" [case_9.cc:231]   --->   Operation 993 'sext' 'sext_ln231_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 994 [1/1] (1.87ns)   --->   "%add_ln231_2 = add i8 %sext_ln231_9, i8 %sext_ln231_8" [case_9.cc:231]   --->   Operation 994 'add' 'add_ln231_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 995 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln231_3 = add i7 %sext_ln231_4, i7 %sext_ln231_5" [case_9.cc:231]   --->   Operation 995 'add' 'add_ln231_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 996 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln231_4 = add i7 %sext_ln231_6, i7 %mul_i1609_7371_cast" [case_9.cc:231]   --->   Operation 996 'add' 'add_ln231_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 997 [1/1] (3.78ns)   --->   "%m105 = mul i6 %conv_i1223, i6 %empty_61"   --->   Operation 997 'mul' 'm105' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 22> <Delay = 8.61>
ST_38 : Operation 998 [1/1] (0.00ns)   --->   "%mul_i4387_lcssa_phi_load = load i32 %mul_i4387_lcssa_phi"   --->   Operation 998 'load' 'mul_i4387_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 999 [1/1] (0.00ns)   --->   "%empty_60 = trunc i32 %mul_i4387_lcssa_phi_load"   --->   Operation 999 'trunc' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1000 [1/1] (0.00ns)   --->   "%conv_i1751 = sext i3 %in_data_14_load_2"   --->   Operation 1000 'sext' 'conv_i1751' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1001 [1/1] (1.63ns)   --->   "%add_i1730 = add i11 %empty_60, i11 %conv_i1751"   --->   Operation 1001 'add' 'add_i1730' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1002 [1/1] (0.00ns)   --->   "%conv_i1751_1 = sext i3 %in_data_14_load_3"   --->   Operation 1002 'sext' 'conv_i1751_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1003 [1/1] (1.63ns)   --->   "%add_i1730_1 = add i11 %empty_60, i11 %conv_i1751_1"   --->   Operation 1003 'add' 'add_i1730_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1004 [1/1] (0.00ns)   --->   "%conv_i1751_2 = sext i3 %in_data_14_load_4"   --->   Operation 1004 'sext' 'conv_i1751_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1005 [1/1] (1.63ns)   --->   "%add_i1730_2 = add i11 %empty_60, i11 %conv_i1751_2"   --->   Operation 1005 'add' 'add_i1730_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1006 [1/1] (0.00ns)   --->   "%conv_i1751_3 = sext i3 %in_data_14_load_5"   --->   Operation 1006 'sext' 'conv_i1751_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1007 [1/1] (1.63ns)   --->   "%add_i1730_3 = add i11 %empty_60, i11 %conv_i1751_3"   --->   Operation 1007 'add' 'add_i1730_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1008 [1/1] (0.00ns)   --->   "%conv_i1751_4 = sext i3 %in_data_14_load_6"   --->   Operation 1008 'sext' 'conv_i1751_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1009 [1/1] (0.00ns)   --->   "%conv_i1751_5 = sext i3 %in_data_14_load_7"   --->   Operation 1009 'sext' 'conv_i1751_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1010 [1/1] (0.00ns)   --->   "%conv_i1751_6 = sext i3 %in_data_14_load_8"   --->   Operation 1010 'sext' 'conv_i1751_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1011 [1/1] (0.00ns)   --->   "%conv_i1751_7 = sext i3 %in_data_14_load_9"   --->   Operation 1011 'sext' 'conv_i1751_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1012 [1/1] (1.63ns)   --->   "%add_i1730_4 = add i11 %empty_60, i11 %conv_i1751_4"   --->   Operation 1012 'add' 'add_i1730_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1013 [1/1] (1.63ns)   --->   "%add_i1730_5 = add i11 %empty_60, i11 %conv_i1751_5"   --->   Operation 1013 'add' 'add_i1730_5' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1014 [1/1] (1.63ns)   --->   "%add_i1730_6 = add i11 %empty_60, i11 %conv_i1751_6"   --->   Operation 1014 'add' 'add_i1730_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1015 [1/1] (1.63ns)   --->   "%add_i1730_7 = add i11 %empty_60, i11 %conv_i1751_7"   --->   Operation 1015 'add' 'add_i1730_7' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i11 %add_i1730" [case_9.cc:225]   --->   Operation 1016 'sext' 'sext_ln225' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln225_1 = sext i11 %add_i1730_1" [case_9.cc:225]   --->   Operation 1017 'sext' 'sext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln225_2 = sext i11 %add_i1730_2" [case_9.cc:225]   --->   Operation 1018 'sext' 'sext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln225_3 = sext i11 %add_i1730_3" [case_9.cc:225]   --->   Operation 1019 'sext' 'sext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln225_4 = sext i11 %add_i1730_4" [case_9.cc:225]   --->   Operation 1020 'sext' 'sext_ln225_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln225_5 = sext i11 %add_i1730_5" [case_9.cc:225]   --->   Operation 1021 'sext' 'sext_ln225_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln225_6 = sext i11 %add_i1730_6" [case_9.cc:225]   --->   Operation 1022 'sext' 'sext_ln225_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1023 [1/1] (0.00ns)   --->   "%add_i1730_7_cast = sext i11 %add_i1730_7"   --->   Operation 1023 'sext' 'add_i1730_7_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1024 [1/1] (1.63ns)   --->   "%add_ln225 = add i12 %sext_ln225_1, i12 %sext_ln225" [case_9.cc:225]   --->   Operation 1024 'add' 'add_ln225' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln225_7 = sext i12 %add_ln225" [case_9.cc:225]   --->   Operation 1025 'sext' 'sext_ln225_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1026 [1/1] (1.63ns)   --->   "%add_ln225_1 = add i12 %sext_ln225_2, i12 %sext_ln225_3" [case_9.cc:225]   --->   Operation 1026 'add' 'add_ln225_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln225_8 = sext i12 %add_ln225_1" [case_9.cc:225]   --->   Operation 1027 'sext' 'sext_ln225_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1028 [1/1] (1.54ns)   --->   "%add_ln225_2 = add i13 %sext_ln225_8, i13 %sext_ln225_7" [case_9.cc:225]   --->   Operation 1028 'add' 'add_ln225_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln225_9 = sext i13 %add_ln225_2" [case_9.cc:225]   --->   Operation 1029 'sext' 'sext_ln225_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1030 [1/1] (1.63ns)   --->   "%add_ln225_3 = add i12 %sext_ln225_4, i12 %sext_ln225_5" [case_9.cc:225]   --->   Operation 1030 'add' 'add_ln225_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln225_10 = sext i12 %add_ln225_3" [case_9.cc:225]   --->   Operation 1031 'sext' 'sext_ln225_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1032 [1/1] (1.63ns)   --->   "%add_ln225_4 = add i12 %sext_ln225_6, i12 %add_i1730_7_cast" [case_9.cc:225]   --->   Operation 1032 'add' 'add_ln225_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln225_11 = sext i12 %add_ln225_4" [case_9.cc:225]   --->   Operation 1033 'sext' 'sext_ln225_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1034 [1/1] (1.54ns)   --->   "%add_ln225_5 = add i13 %sext_ln225_11, i13 %sext_ln225_10" [case_9.cc:225]   --->   Operation 1034 'add' 'add_ln225_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln225_12 = sext i13 %add_ln225_5" [case_9.cc:225]   --->   Operation 1035 'sext' 'sext_ln225_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1036 [1/1] (1.67ns)   --->   "%add_ln225_6 = add i14 %sext_ln225_12, i14 %sext_ln225_9" [case_9.cc:225]   --->   Operation 1036 'add' 'add_ln225_6' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %add_ln225_6, i3 0" [case_9.cc:225]   --->   Operation 1037 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln231_14 = sext i17 %tmp_6" [case_9.cc:231]   --->   Operation 1038 'sext' 'sext_ln231_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln231_10 = sext i8 %add_ln231_2" [case_9.cc:231]   --->   Operation 1039 'sext' 'sext_ln231_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1040 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln231_3 = add i7 %sext_ln231_4, i7 %sext_ln231_5" [case_9.cc:231]   --->   Operation 1040 'add' 'add_ln231_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln231_11 = sext i7 %add_ln231_3" [case_9.cc:231]   --->   Operation 1041 'sext' 'sext_ln231_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1042 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln231_4 = add i7 %sext_ln231_6, i7 %mul_i1609_7371_cast" [case_9.cc:231]   --->   Operation 1042 'add' 'add_ln231_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln231_12 = sext i7 %add_ln231_4" [case_9.cc:231]   --->   Operation 1043 'sext' 'sext_ln231_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1044 [1/1] (1.87ns)   --->   "%add_ln231_5 = add i8 %sext_ln231_12, i8 %sext_ln231_11" [case_9.cc:231]   --->   Operation 1044 'add' 'add_ln231_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln231_13 = sext i8 %add_ln231_5" [case_9.cc:231]   --->   Operation 1045 'sext' 'sext_ln231_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1046 [1/1] (1.91ns)   --->   "%add_ln231_6 = add i9 %sext_ln231_13, i9 %sext_ln231_10" [case_9.cc:231]   --->   Operation 1046 'add' 'add_ln231_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %add_ln231_6, i6 0" [case_9.cc:231]   --->   Operation 1047 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln231_15 = sext i15 %tmp_7" [case_9.cc:231]   --->   Operation 1048 'sext' 'sext_ln231_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1049 [1/1] (2.10ns)   --->   "%add_ln231_8 = add i18 %sext_ln231_14, i18 %sext_ln231_15" [case_9.cc:231]   --->   Operation 1049 'add' 'add_ln231_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 23> <Delay = 5.95>
ST_39 : Operation 1050 [1/1] (0.00ns)   --->   "%add_i2636_phi_load_1 = load i8 %add_i2636_phi"   --->   Operation 1050 'load' 'add_i2636_phi_load_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1051 [1/1] (0.00ns)   --->   "%m16_10_load_1 = load i32 %m16_10" [case_9.cc:231]   --->   Operation 1051 'load' 'm16_10_load_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1052 [1/1] (0.00ns)   --->   "%mul_i3908_lcssa_phi_load = load i32 %mul_i3908_lcssa_phi" [case_9.cc:181]   --->   Operation 1052 'load' 'mul_i3908_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1053 [1/1] (0.00ns)   --->   "%phi_ln127_load = load i4 %phi_ln127"   --->   Operation 1053 'load' 'phi_ln127_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i32 %mul_i3908_lcssa_phi_load" [case_9.cc:181]   --->   Operation 1054 'trunc' 'trunc_ln181' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1055 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %mul_i1663, i9 0" [case_9.cc:231]   --->   Operation 1055 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln231_7 = sext i14 %shl_ln" [case_9.cc:231]   --->   Operation 1056 'sext' 'sext_ln231_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln231_7 = add i32 %sext_ln231_7, i32 %m16_10_load_1" [case_9.cc:231]   --->   Operation 1057 'add' 'add_ln231_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln231_16 = sext i18 %add_ln231_8" [case_9.cc:231]   --->   Operation 1058 'sext' 'sext_ln231_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1059 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln231_9 = add i32 %sext_ln231_16, i32 %add_ln231_7" [case_9.cc:231]   --->   Operation 1059 'add' 'add_ln231_9' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1060 [1/1] (0.00ns)   --->   "%phi_ln127_cast = sext i4 %phi_ln127_load"   --->   Operation 1060 'sext' 'phi_ln127_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1061 [1/1] (0.00ns)   --->   "%m101_cast149 = sext i5 %m101" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 1061 'sext' 'm101_cast149' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1062 [1/1] (0.00ns)   --->   "%m104_cast = sext i16 %m104" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:8]   --->   Operation 1062 'sext' 'm104_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln208_cast = sext i8 %add_i2636_phi_load_1"   --->   Operation 1063 'sext' 'trunc_ln208_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln240 = sext i6 %m105" [case_9.cc:240]   --->   Operation 1064 'sext' 'sext_ln240' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1065 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %add_ln231_9, i32 %m16_14" [case_9.cc:22]   --->   Operation 1065 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_39 : Operation 1066 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.inc817" [case_9.cc:240]   --->   Operation 1066 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>

State 40 <SV = 24> <Delay = 3.74>
ST_40 : Operation 1067 [1/1] (0.00ns)   --->   "%i_s2_0_1 = load i4 %i_s2_0" [case_9.cc:240]   --->   Operation 1067 'load' 'i_s2_0_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1068 [1/1] (0.00ns)   --->   "%m16_20 = load i32 %m16_14" [case_9.cc:252]   --->   Operation 1068 'load' 'm16_20' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1069 [1/1] (1.73ns)   --->   "%icmp_ln240 = icmp_eq  i4 %i_s2_0_1, i4 8" [case_9.cc:240]   --->   Operation 1069 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1070 [1/1] (1.73ns)   --->   "%add_ln240 = add i4 %i_s2_0_1, i4 1" [case_9.cc:240]   --->   Operation 1070 'add' 'add_ln240' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1071 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %fpga_resource_hint.for.inc817.4, void %for.cond.cleanup734" [case_9.cc:240]   --->   Operation 1071 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i4 %i_s2_0_1" [case_9.cc:240]   --->   Operation 1072 'zext' 'zext_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1073 [1/1] (0.00ns)   --->   "%specfucore_ln87 = specfucore void @_ssdm_op_SpecFUCore, i5 %m101, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:87]   --->   Operation 1073 'specfucore' 'specfucore_ln87' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1074 [1/1] (0.00ns)   --->   "%in_data_12_addr_3 = getelementptr i3 %in_data_12, i64 0, i64 %zext_ln240" [case_9.cc:242]   --->   Operation 1074 'getelementptr' 'in_data_12_addr_3' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1075 [2/2] (2.32ns)   --->   "%in_data_12_load_3 = load i4 %in_data_12_addr_3" [case_9.cc:242]   --->   Operation 1075 'load' 'in_data_12_load_3' <Predicate = (!icmp_ln240)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_40 : Operation 1076 [1/1] (0.00ns)   --->   "%in_data_0_addr_4 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln240" [case_9.cc:243]   --->   Operation 1076 'getelementptr' 'in_data_0_addr_4' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1077 [2/2] (2.32ns)   --->   "%in_data_0_load_4 = load i4 %in_data_0_addr_4" [case_9.cc:243]   --->   Operation 1077 'load' 'in_data_0_load_4' <Predicate = (!icmp_ln240)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_40 : Operation 1078 [1/1] (0.00ns)   --->   "%in_data_6_addr_3 = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln240" [case_9.cc:243]   --->   Operation 1078 'getelementptr' 'in_data_6_addr_3' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1079 [2/2] (2.32ns)   --->   "%in_data_6_load_3 = load i4 %in_data_6_addr_3" [case_9.cc:243]   --->   Operation 1079 'load' 'in_data_6_load_3' <Predicate = (!icmp_ln240)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_40 : Operation 1080 [1/1] (0.00ns)   --->   "%in_data_4_addr_3 = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln240" [case_9.cc:247]   --->   Operation 1080 'getelementptr' 'in_data_4_addr_3' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1081 [2/2] (2.32ns)   --->   "%in_data_4_load_3 = load i4 %in_data_4_addr_3" [case_9.cc:247]   --->   Operation 1081 'load' 'in_data_4_load_3' <Predicate = (!icmp_ln240)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_40 : Operation 1082 [1/1] (0.00ns)   --->   "%in_data_10_addr_11 = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln240" [case_9.cc:249]   --->   Operation 1082 'getelementptr' 'in_data_10_addr_11' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1083 [2/2] (2.32ns)   --->   "%in_data_10_load_11 = load i4 %in_data_10_addr_11" [case_9.cc:249]   --->   Operation 1083 'load' 'in_data_10_load_11' <Predicate = (!icmp_ln240)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_40 : Operation 1084 [1/1] (0.00ns)   --->   "%in_data_2_addr_4 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln240" [case_9.cc:251]   --->   Operation 1084 'getelementptr' 'in_data_2_addr_4' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1085 [2/2] (2.32ns)   --->   "%in_data_2_load_4 = load i4 %in_data_2_addr_4" [case_9.cc:251]   --->   Operation 1085 'load' 'in_data_2_load_4' <Predicate = (!icmp_ln240)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_40 : Operation 1086 [1/1] (1.58ns)   --->   "%store_ln240 = store i4 %add_ln240, i4 %i_s2_0" [case_9.cc:240]   --->   Operation 1086 'store' 'store_ln240' <Predicate = (!icmp_ln240)> <Delay = 1.58>
ST_40 : Operation 1087 [1/1] (0.00ns)   --->   "%m16_17 = alloca i32 1" [case_9.cc:22]   --->   Operation 1087 'alloca' 'm16_17' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1088 [1/1] (0.00ns)   --->   "%i_s3_0 = alloca i32 1" [case_9.cc:254]   --->   Operation 1088 'alloca' 'i_s3_0' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1089 [1/1] (0.00ns)   --->   "%add_i2636_phi_load = load i8 %add_i2636_phi"   --->   Operation 1089 'load' 'add_i2636_phi_load' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1090 [1/1] (0.00ns)   --->   "%phi_ln193_load = load i4 %phi_ln193" [case_9.cc:22]   --->   Operation 1090 'load' 'phi_ln193_load' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1091 [1/1] (0.00ns)   --->   "%phi_ln190_load = load i8 %phi_ln190"   --->   Operation 1091 'load' 'phi_ln190_load' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln255 = sext i5 %mul_i1663" [case_9.cc:255]   --->   Operation 1092 'sext' 'sext_ln255' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1093 [1/1] (0.00ns)   --->   "%empty_62 = trunc i8 %add_i2636_phi_load"   --->   Operation 1093 'trunc' 'empty_62' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1094 [1/1] (3.74ns)   --->   "%m112 = mul i7 %empty_62, i7 %trunc_ln122_1" [case_9.cc:122]   --->   Operation 1094 'mul' 'm112' <Predicate = (icmp_ln240)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln259 = sext i7 %m112" [case_9.cc:259]   --->   Operation 1095 'sext' 'sext_ln259' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1096 [1/1] (0.00ns)   --->   "%phi_ln190_cast = sext i8 %phi_ln190_load"   --->   Operation 1096 'sext' 'phi_ln190_cast' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1097 [1/1] (0.00ns)   --->   "%in_scalar_load_4_cast124 = sext i8 %in_scalar_load_4"   --->   Operation 1097 'sext' 'in_scalar_load_4_cast124' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1098 [1/1] (0.00ns)   --->   "%conv_i519 = sext i5 %trunc_ln181" [case_9.cc:181]   --->   Operation 1098 'sext' 'conv_i519' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1099 [1/1] (1.63ns)   --->   "%m116 = add i12 %sext_ln1_2, i12 %conv_i519" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1]   --->   Operation 1099 'add' 'm116' <Predicate = (icmp_ln240)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i4 %phi_ln193_load" [case_9.cc:22]   --->   Operation 1100 'sext' 'sext_ln22_1' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_40 : Operation 1101 [1/1] (1.58ns)   --->   "%store_ln254 = store i4 0, i4 %i_s3_0" [case_9.cc:254]   --->   Operation 1101 'store' 'store_ln254' <Predicate = (icmp_ln240)> <Delay = 1.58>
ST_40 : Operation 1102 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m16_20, i32 %m16_17" [case_9.cc:22]   --->   Operation 1102 'store' 'store_ln22' <Predicate = (icmp_ln240)> <Delay = 1.58>
ST_40 : Operation 1103 [1/1] (0.00ns)   --->   "%br_ln254 = br void %for.inc882" [case_9.cc:254]   --->   Operation 1103 'br' 'br_ln254' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 41 <SV = 25> <Delay = 8.74>
ST_41 : Operation 1104 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_3 = load i4 %in_data_12_addr_3" [case_9.cc:242]   --->   Operation 1104 'load' 'in_data_12_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_41 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln242 = sext i3 %in_data_12_load_3" [case_9.cc:242]   --->   Operation 1105 'sext' 'sext_ln242' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1106 [1/1] (1.73ns)   --->   "%m102 = add i5 %phi_ln127_cast, i5 %sext_ln242" [case_9.cc:242]   --->   Operation 1106 'add' 'm102' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1107 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_4 = load i4 %in_data_0_addr_4" [case_9.cc:243]   --->   Operation 1107 'load' 'in_data_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_41 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i3 %in_data_0_load_4" [case_9.cc:243]   --->   Operation 1108 'sext' 'sext_ln243' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1109 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_3 = load i4 %in_data_6_addr_3" [case_9.cc:243]   --->   Operation 1109 'load' 'in_data_6_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_41 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln243_1 = sext i3 %in_data_6_load_3" [case_9.cc:243]   --->   Operation 1110 'sext' 'sext_ln243_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1111 [1/1] (1.65ns)   --->   "%m103 = add i4 %sext_ln243_1, i4 %sext_ln243" [case_9.cc:243]   --->   Operation 1111 'add' 'm103' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i4 %m103" [case_9.cc:94]   --->   Operation 1112 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1113 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_3 = load i4 %in_data_4_addr_3" [case_9.cc:247]   --->   Operation 1113 'load' 'in_data_4_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_41 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln247 = sext i3 %in_data_4_load_3" [case_9.cc:247]   --->   Operation 1114 'sext' 'sext_ln247' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1115 [1/1] (6.42ns)   --->   "%m106 = mul i11 %trunc_ln208_cast, i11 %sext_ln247" [case_9.cc:247]   --->   Operation 1115 'mul' 'm106' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1116 [1/1] (0.00ns)   --->   "%specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i11 %m106, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:92]   --->   Operation 1116 'specfucore' 'specfucore_ln92' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_4)   --->   "%m107 = shl i3 %in_data_0_load_4, i3 1" [case_9.cc:248]   --->   Operation 1117 'shl' 'm107' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1118 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_11 = load i4 %in_data_10_addr_11" [case_9.cc:249]   --->   Operation 1118 'load' 'in_data_10_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_41 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln249 = sext i3 %in_data_10_load_11" [case_9.cc:249]   --->   Operation 1119 'sext' 'sext_ln249' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1120 [3/3] (1.05ns) (grouped into DSP with root node add_ln252_3)   --->   "%m108 = mul i7 %sext_ln94, i7 %sext_ln249" [case_9.cc:249]   --->   Operation 1120 'mul' 'm108' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node add_ln252_4)   --->   "%sext_ln250 = sext i3 %m107" [case_9.cc:250]   --->   Operation 1121 'sext' 'sext_ln250' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1122 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_4 = load i4 %in_data_2_addr_4" [case_9.cc:251]   --->   Operation 1122 'load' 'in_data_2_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_41 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln251 = sext i3 %in_data_12_load_3" [case_9.cc:251]   --->   Operation 1123 'sext' 'sext_ln251' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln251_1 = sext i3 %in_data_2_load_4" [case_9.cc:251]   --->   Operation 1124 'sext' 'sext_ln251_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1125 [3/3] (1.05ns) (grouped into DSP with root node add_ln252)   --->   "%m109 = mul i6 %sext_ln251_1, i6 %sext_ln251" [case_9.cc:251]   --->   Operation 1125 'mul' 'm109' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1126 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln252_4 = add i7 %sext_ln240, i7 %sext_ln250" [case_9.cc:252]   --->   Operation 1126 'add' 'add_ln252_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln252_3 = sext i7 %add_ln252_4" [case_9.cc:252]   --->   Operation 1127 'sext' 'sext_ln252_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1128 [1/1] (1.87ns)   --->   "%add_ln252_5 = add i8 %sext_ln252_3, i8 %m101_cast149" [case_9.cc:252]   --->   Operation 1128 'add' 'add_ln252_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln240 = trunc i11 %m106" [case_9.cc:240]   --->   Operation 1129 'trunc' 'trunc_ln240' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1130 [1/1] (0.00ns)   --->   "%store_ln240 = store i7 %trunc_ln240, i7 %mul_i1148_phi" [case_9.cc:240]   --->   Operation 1130 'store' 'store_ln240' <Predicate = true> <Delay = 0.00>

State 42 <SV = 26> <Delay = 1.63>
ST_42 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i5 %m102" [case_9.cc:93]   --->   Operation 1131 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1132 [2/3] (1.05ns) (grouped into DSP with root node add_ln252_3)   --->   "%m108 = mul i7 %sext_ln94, i7 %sext_ln249" [case_9.cc:249]   --->   Operation 1132 'mul' 'm108' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1133 [2/3] (1.05ns) (grouped into DSP with root node add_ln252)   --->   "%m109 = mul i6 %sext_ln251_1, i6 %sext_ln251" [case_9.cc:251]   --->   Operation 1133 'mul' 'm109' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1134 [1/1] (1.63ns)   --->   "%add_ln252_1 = add i11 %m106, i11 %sext_ln93" [case_9.cc:252]   --->   Operation 1134 'add' 'add_ln252_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 27> <Delay = 2.10>
ST_43 : Operation 1135 [1/3] (0.00ns) (grouped into DSP with root node add_ln252_3)   --->   "%m108 = mul i7 %sext_ln94, i7 %sext_ln249" [case_9.cc:249]   --->   Operation 1135 'mul' 'm108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1136 [1/3] (0.00ns) (grouped into DSP with root node add_ln252)   --->   "%m109 = mul i6 %sext_ln251_1, i6 %sext_ln251" [case_9.cc:251]   --->   Operation 1136 'mul' 'm109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1137 [1/1] (0.00ns) (grouped into DSP with root node add_ln252)   --->   "%sext_ln252 = sext i6 %m109" [case_9.cc:252]   --->   Operation 1137 'sext' 'sext_ln252' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1138 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln252 = add i17 %m104_cast, i17 %sext_ln252" [case_9.cc:252]   --->   Operation 1138 'add' 'add_ln252' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1139 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln252_3 = add i7 %sext_ln94, i7 %m108" [case_9.cc:252]   --->   Operation 1139 'add' 'add_ln252_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 28> <Delay = 7.94>
ST_44 : Operation 1140 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln252 = add i17 %m104_cast, i17 %sext_ln252" [case_9.cc:252]   --->   Operation 1140 'add' 'add_ln252' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln252_1 = sext i11 %add_ln252_1" [case_9.cc:252]   --->   Operation 1141 'sext' 'sext_ln252_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln252_2 = add i17 %sext_ln252_1, i17 %add_ln252" [case_9.cc:252]   --->   Operation 1142 'add' 'add_ln252_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1143 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln252_3 = add i7 %sext_ln94, i7 %m108" [case_9.cc:252]   --->   Operation 1143 'add' 'add_ln252_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1144 [1/1] (0.00ns)   --->   "%sext_ln252_2 = sext i7 %add_ln252_3" [case_9.cc:252]   --->   Operation 1144 'sext' 'sext_ln252_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln252_6 = sext i8 %add_ln252_5" [case_9.cc:252]   --->   Operation 1145 'sext' 'sext_ln252_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1146 [1/1] (1.91ns)   --->   "%add_ln252_6 = add i9 %sext_ln252_6, i9 %sext_ln252_2" [case_9.cc:252]   --->   Operation 1146 'add' 'add_ln252_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln252_4 = sext i9 %add_ln252_6" [case_9.cc:252]   --->   Operation 1147 'sext' 'sext_ln252_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1148 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln252_7 = add i17 %sext_ln252_4, i17 %add_ln252_2" [case_9.cc:252]   --->   Operation 1148 'add' 'add_ln252_7' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 29> <Delay = 4.14>
ST_45 : Operation 1149 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:15]   --->   Operation 1149 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_9.cc:22]   --->   Operation 1150 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1151 [1/1] (0.00ns)   --->   "%specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [case_9.cc:240]   --->   Operation 1151 'specloopname' 'specloopname_ln240' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1152 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [case_9.cc:240]   --->   Operation 1152 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1153 [1/1] (0.00ns)   --->   "%rend308 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin25" [case_9.cc:241]   --->   Operation 1153 'specregionend' 'rend308' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1154 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [case_9.cc:246]   --->   Operation 1154 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1155 [1/1] (0.00ns)   --->   "%rend306 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin26" [case_9.cc:247]   --->   Operation 1155 'specregionend' 'rend306' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln252_5 = sext i17 %add_ln252_7" [case_9.cc:252]   --->   Operation 1156 'sext' 'sext_ln252_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1157 [1/1] (2.55ns)   --->   "%m16_21 = add i32 %m16_20, i32 %sext_ln252_5" [case_9.cc:252]   --->   Operation 1157 'add' 'm16_21' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1158 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m16_21, i32 %m16_14" [case_9.cc:22]   --->   Operation 1158 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_45 : Operation 1159 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.inc817" [case_9.cc:240]   --->   Operation 1159 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>

State 46 <SV = 25> <Delay = 3.32>
ST_46 : Operation 1160 [1/1] (0.00ns)   --->   "%i_s3_0_1 = load i4 %i_s3_0" [case_9.cc:254]   --->   Operation 1160 'load' 'i_s3_0_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1161 [1/1] (1.73ns)   --->   "%icmp_ln254 = icmp_eq  i4 %i_s3_0_1, i4 8" [case_9.cc:254]   --->   Operation 1161 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1162 [1/1] (1.73ns)   --->   "%add_ln254 = add i4 %i_s3_0_1, i4 1" [case_9.cc:254]   --->   Operation 1162 'add' 'add_ln254' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1163 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %icmp_ln254, void %fpga_resource_hint.for.inc882.2, void %L_s4_1" [case_9.cc:254]   --->   Operation 1163 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i4 %i_s3_0_1" [case_9.cc:254]   --->   Operation 1164 'zext' 'zext_ln254' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_46 : Operation 1165 [1/1] (0.00ns)   --->   "%in_data_0_addr_5 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln254" [case_9.cc:255]   --->   Operation 1165 'getelementptr' 'in_data_0_addr_5' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_46 : Operation 1166 [2/2] (2.32ns)   --->   "%in_data_0_load_5 = load i4 %in_data_0_addr_5" [case_9.cc:255]   --->   Operation 1166 'load' 'in_data_0_load_5' <Predicate = (!icmp_ln254)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_46 : Operation 1167 [1/1] (0.00ns)   --->   "%in_data_10_addr_12 = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln254" [case_9.cc:257]   --->   Operation 1167 'getelementptr' 'in_data_10_addr_12' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_46 : Operation 1168 [2/2] (2.32ns)   --->   "%in_data_10_load_12 = load i4 %in_data_10_addr_12" [case_9.cc:257]   --->   Operation 1168 'load' 'in_data_10_load_12' <Predicate = (!icmp_ln254)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_46 : Operation 1169 [1/1] (0.00ns)   --->   "%in_data_2_addr_5 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln254" [case_9.cc:259]   --->   Operation 1169 'getelementptr' 'in_data_2_addr_5' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_46 : Operation 1170 [2/2] (2.32ns)   --->   "%in_data_2_load_5 = load i4 %in_data_2_addr_5" [case_9.cc:259]   --->   Operation 1170 'load' 'in_data_2_load_5' <Predicate = (!icmp_ln254)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_46 : Operation 1171 [1/1] (0.00ns)   --->   "%in_data_14_addr_12 = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln254" [case_9.cc:260]   --->   Operation 1171 'getelementptr' 'in_data_14_addr_12' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_46 : Operation 1172 [2/2] (2.32ns)   --->   "%in_data_14_load_12 = load i4 %in_data_14_addr_12" [case_9.cc:260]   --->   Operation 1172 'load' 'in_data_14_load_12' <Predicate = (!icmp_ln254)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_46 : Operation 1173 [1/1] (0.00ns)   --->   "%in_data_6_addr_4 = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln254" [case_9.cc:262]   --->   Operation 1173 'getelementptr' 'in_data_6_addr_4' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_46 : Operation 1174 [2/2] (2.32ns)   --->   "%in_data_6_load_4 = load i4 %in_data_6_addr_4" [case_9.cc:262]   --->   Operation 1174 'load' 'in_data_6_load_4' <Predicate = (!icmp_ln254)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_46 : Operation 1175 [1/1] (1.58ns)   --->   "%store_ln254 = store i4 %add_ln254, i4 %i_s3_0" [case_9.cc:254]   --->   Operation 1175 'store' 'store_ln254' <Predicate = (!icmp_ln254)> <Delay = 1.58>
ST_46 : Operation 1176 [1/1] (0.00ns)   --->   "%m16_17_load_1 = load i32 %m16_17"   --->   Operation 1176 'load' 'm16_17_load_1' <Predicate = (icmp_ln254)> <Delay = 0.00>
ST_46 : Operation 1177 [1/1] (0.00ns)   --->   "%mul_i1148_phi_load = load i7 %mul_i1148_phi"   --->   Operation 1177 'load' 'mul_i1148_phi_load' <Predicate = (icmp_ln254)> <Delay = 0.00>
ST_46 : Operation 1178 [1/1] (0.00ns)   --->   "%phi_ln130_load = load i10 %phi_ln130"   --->   Operation 1178 'load' 'phi_ln130_load' <Predicate = (icmp_ln254)> <Delay = 0.00>
ST_46 : Operation 1179 [1/1] (0.00ns)   --->   "%m = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_i6304_phi_load, i1 0"   --->   Operation 1179 'bitconcatenate' 'm' <Predicate = (icmp_ln254)> <Delay = 0.00>
ST_46 : Operation 1180 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_9_Pipeline_L_s4_1, i32 %m16_17_load_1, i3 %in_data_4, i7 %mul_i1148_phi_load, i3 %in_data_14, i10 %phi_ln130_load, i5 %m, i32 %m16_19_loc"   --->   Operation 1180 'call' 'call_ln0' <Predicate = (icmp_ln254)> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 26> <Delay = 8.74>
ST_47 : Operation 1181 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_5 = load i4 %in_data_0_addr_5" [case_9.cc:255]   --->   Operation 1181 'load' 'in_data_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_47 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln255_1 = sext i3 %in_data_0_load_5" [case_9.cc:255]   --->   Operation 1182 'sext' 'sext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1183 [1/1] (3.49ns)   --->   "%m111 = mul i6 %sext_ln255, i6 %sext_ln255_1" [case_9.cc:255]   --->   Operation 1183 'mul' 'm111' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1184 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_12 = load i4 %in_data_10_addr_12" [case_9.cc:257]   --->   Operation 1184 'load' 'in_data_10_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_47 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln258 = sext i6 %m111" [case_9.cc:258]   --->   Operation 1185 'sext' 'sext_ln258' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1186 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_5 = load i4 %in_data_2_addr_5" [case_9.cc:259]   --->   Operation 1186 'load' 'in_data_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_47 : Operation 1187 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_12 = load i4 %in_data_14_addr_12" [case_9.cc:260]   --->   Operation 1187 'load' 'in_data_14_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_47 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i3 %in_data_14_load_12" [case_9.cc:260]   --->   Operation 1188 'sext' 'sext_ln260' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1189 [1/1] (6.42ns)   --->   "%mul_ln260 = mul i11 %in_scalar_load_4_cast124, i11 %sext_ln260" [case_9.cc:260]   --->   Operation 1189 'mul' 'mul_ln260' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1190 [1/1] (0.00ns)   --->   "%specfucore_ln100 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln260, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:100]   --->   Operation 1190 'specfucore' 'specfucore_ln100' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1191 [1/1] (0.00ns)   --->   "%m115 = trunc i11 %mul_ln260" [case_9.cc:260]   --->   Operation 1191 'trunc' 'm115' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1192 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_4 = load i4 %in_data_6_addr_4" [case_9.cc:262]   --->   Operation 1192 'load' 'in_data_6_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 16> <RAM>
ST_47 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln262 = sext i3 %in_data_6_load_4" [case_9.cc:262]   --->   Operation 1193 'sext' 'sext_ln262' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1194 [3/3] (1.05ns) (grouped into DSP with root node add_ln263)   --->   "%m117 = mul i7 %sext_ln22_1, i7 %sext_ln262" [case_9.cc:262]   --->   Operation 1194 'mul' 'm117' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1195 [1/1] (1.87ns)   --->   "%add_ln263_3 = add i8 %sext_ln259, i8 %sext_ln258" [case_9.cc:263]   --->   Operation 1195 'add' 'add_ln263_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 27> <Delay = 5.57>
ST_48 : Operation 1196 [1/1] (0.00ns)   --->   "%add_i6572_phi_load = load i9 %add_i6572_phi" [case_9.cc:257]   --->   Operation 1196 'load' 'add_i6572_phi_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln257 = sext i3 %in_data_10_load_12" [case_9.cc:257]   --->   Operation 1197 'sext' 'sext_ln257' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1198 [1/1] (1.82ns)   --->   "%m113 = add i9 %sext_ln257, i9 %add_i6572_phi_load" [case_9.cc:257]   --->   Operation 1198 'add' 'm113' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1199 [1/1] (0.00ns)   --->   "%specfucore_ln98 = specfucore void @_ssdm_op_SpecFUCore, i9 %m113, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:98]   --->   Operation 1199 'specfucore' 'specfucore_ln98' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln259_1 = sext i9 %m113" [case_9.cc:259]   --->   Operation 1200 'sext' 'sext_ln259_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln259_2 = sext i3 %in_data_2_load_5" [case_9.cc:259]   --->   Operation 1201 'sext' 'sext_ln259_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1202 [3/3] (1.05ns) (grouped into DSP with root node add_ln263_1)   --->   "%m114 = mul i11 %phi_ln190_cast, i11 %sext_ln259_2" [case_9.cc:259]   --->   Operation 1202 'mul' 'm114' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1203 [2/3] (1.05ns) (grouped into DSP with root node add_ln263)   --->   "%m117 = mul i7 %sext_ln22_1, i7 %sext_ln262" [case_9.cc:262]   --->   Operation 1203 'mul' 'm117' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln263_1 = sext i10 %m115" [case_9.cc:263]   --->   Operation 1204 'sext' 'sext_ln263_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln263_2 = add i11 %sext_ln263_1, i11 %sext_ln259_1" [case_9.cc:263]   --->   Operation 1205 'add' 'add_ln263_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln263_4 = sext i8 %add_ln263_3" [case_9.cc:263]   --->   Operation 1206 'sext' 'sext_ln263_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1207 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln263_4 = add i11 %sext_ln263_4, i11 %add_ln263_2" [case_9.cc:263]   --->   Operation 1207 'add' 'add_ln263_4' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 28> <Delay = 2.10>
ST_49 : Operation 1208 [2/3] (1.05ns) (grouped into DSP with root node add_ln263_1)   --->   "%m114 = mul i11 %phi_ln190_cast, i11 %sext_ln259_2" [case_9.cc:259]   --->   Operation 1208 'mul' 'm114' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1209 [1/3] (0.00ns) (grouped into DSP with root node add_ln263)   --->   "%m117 = mul i7 %sext_ln22_1, i7 %sext_ln262" [case_9.cc:262]   --->   Operation 1209 'mul' 'm117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1210 [1/1] (0.00ns) (grouped into DSP with root node add_ln263)   --->   "%sext_ln263_2 = sext i7 %m117" [case_9.cc:263]   --->   Operation 1210 'sext' 'sext_ln263_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1211 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln263 = add i12 %m116, i12 %sext_ln263_2" [case_9.cc:263]   --->   Operation 1211 'add' 'add_ln263' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 29> <Delay = 4.20>
ST_50 : Operation 1212 [1/3] (0.00ns) (grouped into DSP with root node add_ln263_1)   --->   "%m114 = mul i11 %phi_ln190_cast, i11 %sext_ln259_2" [case_9.cc:259]   --->   Operation 1212 'mul' 'm114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1213 [1/1] (0.00ns) (grouped into DSP with root node add_ln263_1)   --->   "%sext_ln263 = sext i11 %m114" [case_9.cc:263]   --->   Operation 1213 'sext' 'sext_ln263' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln263 = add i12 %m116, i12 %sext_ln263_2" [case_9.cc:263]   --->   Operation 1214 'add' 'add_ln263' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1215 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln263_1 = add i12 %add_ln263, i12 %sext_ln263" [case_9.cc:263]   --->   Operation 1215 'add' 'add_ln263_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 30> <Delay = 7.78>
ST_51 : Operation 1216 [1/1] (0.00ns)   --->   "%m16_17_load = load i32 %m16_17" [case_9.cc:263]   --->   Operation 1216 'load' 'm16_17_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1217 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_28" [/home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:16]   --->   Operation 1217 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1218 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_9.cc:22]   --->   Operation 1218 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1219 [1/1] (0.00ns)   --->   "%specloopname_ln254 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [case_9.cc:254]   --->   Operation 1219 'specloopname' 'specloopname_ln254' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1220 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [case_9.cc:256]   --->   Operation 1220 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1221 [1/1] (0.00ns)   --->   "%rend312 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin27" [case_9.cc:257]   --->   Operation 1221 'specregionend' 'rend312' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1222 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [case_9.cc:259]   --->   Operation 1222 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1223 [1/1] (0.00ns)   --->   "%rend310 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin28" [case_9.cc:260]   --->   Operation 1223 'specregionend' 'rend310' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1224 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln263_1 = add i12 %add_ln263, i12 %sext_ln263" [case_9.cc:263]   --->   Operation 1224 'add' 'add_ln263_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln263_3 = sext i12 %add_ln263_1" [case_9.cc:263]   --->   Operation 1225 'sext' 'sext_ln263_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln263_5 = sext i11 %add_ln263_4" [case_9.cc:263]   --->   Operation 1226 'sext' 'sext_ln263_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1227 [1/1] (1.54ns)   --->   "%add_ln263_5 = add i13 %sext_ln263_5, i13 %sext_ln263_3" [case_9.cc:263]   --->   Operation 1227 'add' 'add_ln263_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln263_6 = sext i13 %add_ln263_5" [case_9.cc:263]   --->   Operation 1228 'sext' 'sext_ln263_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1229 [1/1] (2.55ns)   --->   "%m16_22 = add i32 %m16_17_load, i32 %sext_ln263_6" [case_9.cc:263]   --->   Operation 1229 'add' 'm16_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1230 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m16_22, i32 %m16_17" [case_9.cc:22]   --->   Operation 1230 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_51 : Operation 1231 [1/1] (0.00ns)   --->   "%br_ln254 = br void %for.inc882" [case_9.cc:254]   --->   Operation 1231 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>

State 52 <SV = 26> <Delay = 0.00>
ST_52 : Operation 1232 [1/2] (0.00ns)   --->   "%call_ln0 = call void @case_9_Pipeline_L_s4_1, i32 %m16_17_load_1, i3 %in_data_4, i7 %mul_i1148_phi_load, i3 %in_data_14, i10 %phi_ln130_load, i5 %m, i32 %m16_19_loc"   --->   Operation 1232 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 27> <Delay = 0.00>
ST_53 : Operation 1233 [1/1] (0.00ns)   --->   "%m16_19_loc_load = load i32 %m16_19_loc"   --->   Operation 1233 'load' 'm16_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln273 = trunc i32 %m16_19_loc_load" [case_9.cc:273]   --->   Operation 1234 'trunc' 'trunc_ln273' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m16_19_loc_load, i32 8" [case_9.cc:274]   --->   Operation 1235 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m16_19_loc_load, i32 16" [case_9.cc:275]   --->   Operation 1236 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1237 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m16_19_loc_load, i32 24" [case_9.cc:276]   --->   Operation 1237 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1238 [1/1] (0.00ns)   --->   "%write_ln273 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_0, i8 %trunc_ln273" [case_9.cc:273]   --->   Operation 1238 'write' 'write_ln273' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1239 [1/1] (0.00ns)   --->   "%write_ln274 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_1, i8 %tmp_1" [case_9.cc:274]   --->   Operation 1239 'write' 'write_ln274' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1240 [1/1] (0.00ns)   --->   "%write_ln275 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_2, i8 %tmp_2" [case_9.cc:275]   --->   Operation 1240 'write' 'write_ln275' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1241 [1/1] (0.00ns)   --->   "%write_ln276 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_3, i8 %tmp_3" [case_9.cc:276]   --->   Operation 1241 'write' 'write_ln276' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1242 [1/1] (0.00ns)   --->   "%ret_ln278 = ret" [case_9.cc:278]   --->   Operation 1242 'ret' 'ret_ln278' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('in_scalar_addr') [85]  (0.000 ns)
	'load' operation 8 bit ('in_scalar_load') on array 'in_scalar' [86]  (2.322 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('in_scalar_load') on array 'in_scalar' [86]  (2.322 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('in_scalar_load_2') on array 'in_scalar' [92]  (2.322 ns)

 <State 4>: 6.082ns
The critical path consists of the following:
	'load' operation 4 bit ('i_n1_1_load', case_9.cc:114) on local variable 'i_n1_1', case_9.cc:114 [115]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln114', case_9.cc:114) [119]  (1.735 ns)
	'select' operation 4 bit ('select_ln1', /home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:1) [120]  (1.024 ns)
	'add' operation 4 bit ('add_ln114', case_9.cc:114) [270]  (1.735 ns)
	'store' operation 0 bit ('store_ln114', case_9.cc:114) of variable 'add_ln114', case_9.cc:114 on local variable 'i_n1_1', case_9.cc:114 [272]  (1.588 ns)

 <State 5>: 5.022ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_8_load_1', case_9.cc:116) on array 'in_data_8' [129]  (2.322 ns)
	'add' operation 4 bit ('m28', case_9.cc:127) [172]  (1.650 ns)
	'mul' operation 7 bit of DSP[240] ('m32', case_9.cc:132) [197]  (1.050 ns)

 <State 6>: 6.426ns
The critical path consists of the following:
	'mul' operation 11 bit ('m23', case_9.cc:120) [143]  (6.426 ns)

 <State 7>: 8.489ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load', case_9.cc:128) on array 'in_data_2' [175]  (2.322 ns)
	'mul' operation 7 bit ('m29', case_9.cc:128) [177]  (4.344 ns)
	'add' operation 10 bit ('add_ln146_7', case_9.cc:146) [245]  (1.823 ns)

 <State 8>: 8.107ns
The critical path consists of the following:
	'mul' operation 10 bit ('m31', case_9.cc:130) [190]  (4.350 ns)
	'add' operation 11 bit ('add_ln146_5', case_9.cc:146) [242]  (0.000 ns)
	'add' operation 11 bit ('add_ln146_8', case_9.cc:146) [247]  (3.757 ns)

 <State 9>: 7.510ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln146_9', case_9.cc:146) [249]  (0.000 ns)
	'add' operation 12 bit ('add_ln146_20', case_9.cc:146) [267]  (3.786 ns)
	'add' operation 18 bit ('m16', case_9.cc:146) [269]  (2.136 ns)
	'store' operation 0 bit ('store_ln22', case_9.cc:22) of variable 'm16', case_9.cc:146 on local variable 'm16', case_9.cc:22 [273]  (1.588 ns)

 <State 10>: 6.426ns
The critical path consists of the following:
	'load' operation 5 bit ('phi_ln124_load') on local variable 'phi_ln124' [296]  (0.000 ns)
	'mul' operation 13 bit ('mul_i5012') [300]  (6.426 ns)

 <State 11>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('i_s1_0', case_9.cc:149) on local variable 'i_s1_0', case_9.cc:149 [312]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln149', case_9.cc:149) [314]  (1.735 ns)
	'store' operation 0 bit ('store_ln22', case_9.cc:22) of variable 'sext_ln149', case_9.cc:149 on local variable 'm16', case_9.cc:22 [373]  (1.588 ns)

 <State 12>: 8.748ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_4_load', case_9.cc:155) on array 'in_data_4' [344]  (2.322 ns)
	'mul' operation 11 bit ('m46', case_9.cc:155) [346]  (6.426 ns)

 <State 13>: 7.896ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln156_2', case_9.cc:156) [355]  (1.915 ns)
	'add' operation 13 bit ('add_ln156_3', case_9.cc:156) [357]  (3.815 ns)
	'add' operation 19 bit ('m16', case_9.cc:156) [359]  (2.166 ns)

 <State 14>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', case_9.cc:22) of variable 'm16', case_9.cc:156 on local variable 'm16', case_9.cc:22 [361]  (1.588 ns)

 <State 15>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('i_n2_0', case_9.cc:158) on local variable 'i_n2_0', case_9.cc:158 [377]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln158', case_9.cc:158) [379]  (1.735 ns)
	'store' operation 0 bit ('store_ln22', case_9.cc:22) of variable 'm16' on local variable 'm16', case_9.cc:22 [465]  (1.588 ns)

 <State 16>: 3.323ns
The critical path consists of the following:
	'phi' operation 4 bit ('i_n2_1', case_9.cc:159) with incoming values : ('add_ln159', case_9.cc:159) [388]  (0.000 ns)
	'getelementptr' operation 4 bit ('in_data_2_addr_1', case_9.cc:160) [398]  (0.000 ns)
	'load' operation 3 bit ('in_data_2_load_1', case_9.cc:160) on array 'in_data_2' [399]  (2.322 ns)
	blocking operation 1.001 ns on control path)

 <State 17>: 7.927ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_1', case_9.cc:160) on array 'in_data_2' [399]  (2.322 ns)
	'mul' operation 9 bit ('mul_ln160', case_9.cc:160) [401]  (3.780 ns)
	'add' operation 7 bit ('add_ln163', case_9.cc:163) [410]  (1.825 ns)

 <State 18>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('m16_4_load', case_9.cc:163) on local variable 'm16', case_9.cc:22 [393]  (0.000 ns)
	'add' operation 32 bit ('m16', case_9.cc:163) [412]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', case_9.cc:22) of variable 'm16', case_9.cc:163 on local variable 'm16', case_9.cc:22 [414]  (1.588 ns)

 <State 19>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('in_scalar_load_4') on array 'in_scalar' [434]  (2.322 ns)

 <State 20>: 8.655ns
The critical path consists of the following:
	'load' operation 32 bit ('mul_i4703_lcssa_phi_load', case_9.cc:160) on local variable 'mul_i4703_lcssa_phi' [426]  (0.000 ns)
	'mul' operation 8 bit ('mul_i4343', case_9.cc:160) [440]  (5.385 ns)
	'mul' operation 3 bit ('m65', case_9.cc:160) [460]  (1.620 ns)
	'add' operation 4 bit ('add_ln185_8', case_9.cc:185) [463]  (1.650 ns)

 <State 21>: 5.385ns
The critical path consists of the following:
	'mul' operation 12 bit ('mul_i3133') [613]  (5.385 ns)

 <State 22>: 3.323ns
The critical path consists of the following:
	'phi' operation 4 bit ('i_n3_1', case_9.cc:167) with incoming values : ('add_ln167', case_9.cc:167) [480]  (0.000 ns)
	'getelementptr' operation 4 bit ('in_data_8_addr_10', case_9.cc:168) [491]  (0.000 ns)
	'load' operation 3 bit ('in_data_8_load_10', case_9.cc:168) on array 'in_data_8' [492]  (2.322 ns)
	blocking operation 1.001 ns on control path)

 <State 23>: 8.286ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_8_load_10', case_9.cc:168) on array 'in_data_8' [492]  (2.322 ns)
	'mul' operation 6 bit ('m54', case_9.cc:170) [500]  (1.620 ns)
	'mul' operation 7 bit ('mul_ln178', case_9.cc:178) [530]  (4.344 ns)

 <State 24>: 7.851ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln173', case_9.cc:173) [507]  (7.851 ns)

 <State 25>: 7.365ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln185', case_9.cc:185) [555]  (1.679 ns)
	'add' operation 15 bit ('add_ln185_1', case_9.cc:185) [557]  (1.812 ns)
	'add' operation 15 bit ('add_ln185_4', case_9.cc:185) [562]  (0.000 ns)
	'add' operation 15 bit ('add_ln185_11', case_9.cc:185) [571]  (3.874 ns)

 <State 26>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('m16_6_load', case_9.cc:185) on local variable 'm16', case_9.cc:22 [485]  (0.000 ns)
	'add' operation 32 bit ('m16', case_9.cc:185) [573]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', case_9.cc:22) of variable 'm16', case_9.cc:185 on local variable 'm16', case_9.cc:22 [578]  (1.588 ns)

 <State 27>: 6.082ns
The critical path consists of the following:
	'load' operation 4 bit ('i_n4_1_load', case_9.cc:189) on local variable 'i_n4_1', case_9.cc:189 [643]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln189', case_9.cc:189) [647]  (1.735 ns)
	'select' operation 4 bit ('select_ln8', /home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:8) [648]  (1.024 ns)
	'add' operation 4 bit ('add_ln189', case_9.cc:189) [796]  (1.735 ns)
	'store' operation 0 bit ('store_ln189', case_9.cc:189) of variable 'add_ln189', case_9.cc:189 on local variable 'i_n4_1', case_9.cc:189 [798]  (1.588 ns)

 <State 28>: 8.362ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_4_load_2', case_9.cc:190) on array 'in_data_4' [654]  (2.322 ns)
	'add' operation 8 bit ('m68', case_9.cc:190) [656]  (1.870 ns)
	'mul' operation 15 bit ('m69', case_9.cc:191) [660]  (4.170 ns)

 <State 29>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('in_data_8_addr_11', case_9.cc:193) [670]  (0.000 ns)
	'load' operation 3 bit ('in_data_8_load_11', case_9.cc:193) on array 'in_data_8' [671]  (2.322 ns)

 <State 30>: 8.115ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_10', case_9.cc:213) on array 'in_data_10' [735]  (2.322 ns)
	'add' operation 8 bit ('m85', case_9.cc:213) [737]  (1.870 ns)
	'add' operation 9 bit ('add_ln222_2', case_9.cc:222) [758]  (1.823 ns)
	'add' operation 12 bit of DSP[760] ('add_ln222_3', case_9.cc:222) [760]  (2.100 ns)

 <State 31>: 7.396ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln222_17', case_9.cc:222) [784]  (0.000 ns)
	'add' operation 8 bit ('add_ln222_20', case_9.cc:222) [789]  (3.669 ns)
	'add' operation 10 bit ('add_ln222_21', case_9.cc:222) [791]  (3.728 ns)

 <State 32>: 7.984ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln222_10', case_9.cc:222) [772]  (0.000 ns)
	'add' operation 14 bit ('add_ln222_22', case_9.cc:222) [793]  (3.845 ns)
	'add' operation 32 bit ('m16', case_9.cc:222) [795]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', case_9.cc:22) of variable 'm16', case_9.cc:222 on local variable 'm16', case_9.cc:22 [799]  (1.588 ns)

 <State 33>: 5.590ns
The critical path consists of the following:
	'load' operation 4 bit ('add_i2039_phi_load') on local variable 'add_i2039_phi' [810]  (0.000 ns)
	'mul' operation 16 bit ('m104', /home/jjh/RL_test/for_ironman/synthesis/directive_tmp.tcl:8) [963]  (5.590 ns)

 <State 34>: 3.372ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_1') on array 'in_data_10' [849]  (2.322 ns)
	'mul' operation 6 bit of DSP[941] ('mul_i1609') [854]  (1.050 ns)

 <State 35>: 3.372ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_6') on array 'in_data_10' [884]  (2.322 ns)
	'mul' operation 6 bit of DSP[947] ('mul_i1609_5343') [889]  (1.050 ns)

 <State 36>: 6.042ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_2') on array 'in_data_10' [856]  (2.322 ns)
	'mul' operation 6 bit ('mul_i1609_1287') [861]  (1.620 ns)
	'add' operation 7 bit of DSP[941] ('add_ln231', case_9.cc:231) [941]  (2.100 ns)

 <State 37>: 7.722ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_8') on array 'in_data_10' [898]  (2.322 ns)
	'mul' operation 6 bit ('conv_i1223') [903]  (1.620 ns)
	'mul' operation 6 bit ('m105') [967]  (3.780 ns)

 <State 38>: 8.611ns
The critical path consists of the following:
	'load' operation 32 bit ('mul_i4387_lcssa_phi_load') on local variable 'mul_i4387_lcssa_phi' [813]  (0.000 ns)
	'add' operation 11 bit ('add_i1730') [821]  (1.639 ns)
	'add' operation 12 bit ('add_ln225', case_9.cc:225) [916]  (1.639 ns)
	'add' operation 13 bit ('add_ln225_2', case_9.cc:225) [920]  (1.547 ns)
	'add' operation 14 bit ('add_ln225_6', case_9.cc:225) [928]  (1.679 ns)
	'add' operation 18 bit ('add_ln231_8', case_9.cc:231) [957]  (2.107 ns)

 <State 39>: 5.959ns
The critical path consists of the following:
	'load' operation 32 bit ('m16_10_load_1', case_9.cc:231) on local variable 'm16', case_9.cc:22 [812]  (0.000 ns)
	'add' operation 32 bit ('add_ln231_7', case_9.cc:231) [956]  (0.000 ns)
	'add' operation 32 bit ('add_ln231_9', case_9.cc:231) [959]  (4.371 ns)
	'store' operation 0 bit ('store_ln22', case_9.cc:22) of variable 'add_ln231_9', case_9.cc:231 on local variable 'm16', case_9.cc:22 [970]  (1.588 ns)

 <State 40>: 3.740ns
The critical path consists of the following:
	'load' operation 8 bit ('add_i2636_phi_load') on local variable 'add_i2636_phi' [1042]  (0.000 ns)
	'mul' operation 7 bit ('m112', case_9.cc:122) [1047]  (3.740 ns)

 <State 41>: 8.748ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_4_load_3', case_9.cc:247) on array 'in_data_4' [1002]  (2.322 ns)
	'mul' operation 11 bit ('m106', case_9.cc:247) [1004]  (6.426 ns)

 <State 42>: 1.639ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln252_1', case_9.cc:252) [1020]  (1.639 ns)

 <State 43>: 2.100ns
The critical path consists of the following:
	'mul' operation 6 bit of DSP[1019] ('m109', case_9.cc:251) [1017]  (0.000 ns)
	'add' operation 17 bit of DSP[1019] ('add_ln252', case_9.cc:252) [1019]  (2.100 ns)

 <State 44>: 7.947ns
The critical path consists of the following:
	'add' operation 7 bit of DSP[1023] ('add_ln252_3', case_9.cc:252) [1023]  (2.100 ns)
	'add' operation 9 bit ('add_ln252_6', case_9.cc:252) [1029]  (1.915 ns)
	'add' operation 17 bit ('add_ln252_7', case_9.cc:252) [1031]  (3.932 ns)

 <State 45>: 4.140ns
The critical path consists of the following:
	'add' operation 32 bit ('m16', case_9.cc:252) [1033]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', case_9.cc:22) of variable 'm16', case_9.cc:252 on local variable 'm16', case_9.cc:22 [1035]  (1.588 ns)

 <State 46>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('i_s3_0', case_9.cc:254) on local variable 'i_s3_0', case_9.cc:254 [1058]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln254', case_9.cc:254) [1059]  (1.735 ns)
	'call' operation 0 bit ('call_ln0') to 'case_9_Pipeline_L_s4_1' [1120]  (1.588 ns)

 <State 47>: 8.748ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_14_load_12', case_9.cc:260) on array 'in_data_14' [1088]  (2.322 ns)
	'mul' operation 11 bit ('mul_ln260', case_9.cc:260) [1090]  (6.426 ns)

 <State 48>: 5.580ns
The critical path consists of the following:
	'load' operation 9 bit ('add_i6572_phi_load', case_9.cc:257) on local variable 'add_i6572_phi' [1064]  (0.000 ns)
	'add' operation 9 bit ('m113', case_9.cc:257) [1077]  (1.823 ns)
	'add' operation 11 bit ('add_ln263_2', case_9.cc:263) [1104]  (0.000 ns)
	'add' operation 11 bit ('add_ln263_4', case_9.cc:263) [1107]  (3.757 ns)

 <State 49>: 2.100ns
The critical path consists of the following:
	'mul' operation 7 bit of DSP[1101] ('m117', case_9.cc:262) [1097]  (0.000 ns)
	'add' operation 12 bit of DSP[1101] ('add_ln263', case_9.cc:263) [1101]  (2.100 ns)

 <State 50>: 4.200ns
The critical path consists of the following:
	'add' operation 12 bit of DSP[1101] ('add_ln263', case_9.cc:263) [1101]  (2.100 ns)
	'add' operation 12 bit of DSP[1102] ('add_ln263_1', case_9.cc:263) [1102]  (2.100 ns)

 <State 51>: 7.787ns
The critical path consists of the following:
	'add' operation 12 bit of DSP[1102] ('add_ln263_1', case_9.cc:263) [1102]  (2.100 ns)
	'add' operation 13 bit ('add_ln263_5', case_9.cc:263) [1109]  (1.547 ns)
	'add' operation 32 bit ('m16', case_9.cc:263) [1111]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', case_9.cc:22) of variable 'm16', case_9.cc:263 on local variable 'm16', case_9.cc:22 [1113]  (1.588 ns)

 <State 52>: 0.000ns
The critical path consists of the following:

 <State 53>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
