<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>CMP (extended register)</h2> 
  <p>Compare (extended register) subtracts a sign or zero-extended register value, followed by an optional left shift amount, from a register value. The argument that is extended from the &lt;Rm&gt; register can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result, and discards the result.</p> 
  <p> This is an alias of <a href="SUBS--extended-register---Subtract--extended-register---setting-flags-.html" class="document-topic">SUBS (extended register)</a>. This means: </p> 
  <ul> 
   <li> The encodings in this description are named to match the encodings of <a href="SUBS--extended-register---Subtract--extended-register---setting-flags-.html" class="document-topic">SUBS (extended register)</a>. </li> 
   <li>The description of <a href="SUBS--extended-register---Subtract--extended-register---setting-flags-.html" class="document-topic">SUBS (extended register)</a> gives the operational pseudocode, any <small>constrained unpredictable</small> behavior, and any operational information for this instruction.</li> 
  </ul> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>sf</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td colspan="5">Rm</td> 
      <td colspan="3">option</td> 
      <td colspan="3">imm3</td> 
      <td colspan="5">Rn</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
     </tr> 
     <tr> 
      <td></td> 
      <td>op</td> 
      <td>S</td> 
      <td colspan="5"></td> 
      <td colspan="2"></td> 
      <td></td> 
      <td colspan="5"></td> 
      <td colspan="3"></td> 
      <td colspan="3"></td> 
      <td colspan="5"></td> 
      <td colspan="5">Rd</td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4>32-bit<span> (sf == 0)</span></h4> 
   <a id="CMP_SUBS_32S_addsub_ext"></a> 
   <p>CMP <a title="First 32-bit source general-purpose register or WSP (field &quot;Rn&quot;)" class="document-topic">&lt;Wn|WSP&gt;</a>, <a title="Second 32-bit general-purpose source register (field &quot;Rm&quot;)" class="document-topic">&lt;Wm&gt;</a>{, <a title="Extension applied to second source operand (field &quot;option&quot;) [LSL,SXTB,SXTH,SXTW,SXTX,UXTB,UXTH,UXTW,UXTX]" class="document-topic">&lt;extend&gt;</a> {#<a title="Left shift amount applied after extension [0-4], default 0 (field &quot;imm3&quot;)" class="document-topic">&lt;amount&gt;</a>}}</p> 
   <p> is equivalent to </p> 
   <p><a href="SUBS--extended-register---Subtract--extended-register---setting-flags-.html" class="document-topic">SUBS</a> WZR, <a title="First 32-bit source general-purpose register or WSP (field &quot;Rn&quot;)" class="document-topic">&lt;Wn|WSP&gt;</a>, <a title="Second 32-bit general-purpose source register (field &quot;Rm&quot;)" class="document-topic">&lt;Wm&gt;</a>{, <a title="Extension applied to second source operand (field &quot;option&quot;) [LSL,SXTB,SXTH,SXTW,SXTX,UXTB,UXTH,UXTW,UXTX]" class="document-topic">&lt;extend&gt;</a> {#<a title="Left shift amount applied after extension [0-4], default 0 (field &quot;imm3&quot;)" class="document-topic">&lt;amount&gt;</a>}}</p> 
   <p> and is always the preferred disassembly. </p> 
  </div> 
  <div> 
   <h4>64-bit<span> (sf == 1)</span></h4> 
   <a id="CMP_SUBS_64S_addsub_ext"></a> 
   <p>CMP <a title="First 64-bit source general-purpose register or SP (field &quot;Rn&quot;)" class="document-topic">&lt;Xn|SP&gt;</a>, <a title="Width specifier (field &quot;option&quot;) [W,X]" class="document-topic">&lt;R&gt;</a><a title="Second general-purpose source register number [0-30] or ZR (31) (field &quot;Rm&quot;)" class="document-topic">&lt;m&gt;</a>{, <a title="Extension applied to second source operand (field &quot;option&quot;) [LSL,SXTB,SXTH,SXTW,SXTX,UXTB,UXTH,UXTW,UXTX]" class="document-topic">&lt;extend&gt;</a> {#<a title="Left shift amount applied after extension [0-4], default 0 (field &quot;imm3&quot;)" class="document-topic">&lt;amount&gt;</a>}}</p> 
   <p> is equivalent to </p> 
   <p><a href="SUBS--extended-register---Subtract--extended-register---setting-flags-.html" class="document-topic">SUBS</a> XZR, <a title="First 64-bit source general-purpose register or SP (field &quot;Rn&quot;)" class="document-topic">&lt;Xn|SP&gt;</a>, <a title="Width specifier (field &quot;option&quot;) [W,X]" class="document-topic">&lt;R&gt;</a><a title="Second general-purpose source register number [0-30] or ZR (31) (field &quot;Rm&quot;)" class="document-topic">&lt;m&gt;</a>{, <a title="Extension applied to second source operand (field &quot;option&quot;) [LSL,SXTB,SXTH,SXTW,SXTX,UXTB,UXTH,UXTW,UXTX]" class="document-topic">&lt;extend&gt;</a> {#<a title="Left shift amount applied after extension [0-4], default 0 (field &quot;imm3&quot;)" class="document-topic">&lt;amount&gt;</a>}}</p> 
   <p> and is always the preferred disassembly. </p> 
  </div> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Wn|WSP&gt;</td> 
      <td><a id="sa_wn_wsp"></a> <p>Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Wm&gt;</td> 
      <td><a id="sa_wm"></a> <p>Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Xn|SP&gt;</td> 
      <td><a id="sa_xn_sp"></a> <p>Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;R&gt;</td> 
      <td><a id="sa_r"></a> <p>Is a width specifier, encoded in <q>option</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>option</th> 
          <th>&lt;R&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>00x</td> 
          <td>W</td> 
         </tr> 
         <tr> 
          <td>010</td> 
          <td>W</td> 
         </tr> 
         <tr> 
          <td>x11</td> 
          <td>X</td> 
         </tr> 
         <tr> 
          <td>10x</td> 
          <td>W</td> 
         </tr> 
         <tr> 
          <td>110</td> 
          <td>W</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;m&gt;</td> 
      <td><a id="sa_m"></a> <p>Is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;extend&gt;</td> 
      <td><a id="sa_extend"></a> <p>For the 32-bit variant: is the extension to be applied to the second source operand, encoded in <q>option</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>option</th> 
          <th>&lt;extend&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>000</td> 
          <td>UXTB</td> 
         </tr> 
         <tr> 
          <td>001</td> 
          <td>UXTH</td> 
         </tr> 
         <tr> 
          <td>010</td> 
          <td>LSL|UXTW</td> 
         </tr> 
         <tr> 
          <td>011</td> 
          <td>UXTX</td> 
         </tr> 
         <tr> 
          <td>100</td> 
          <td>SXTB</td> 
         </tr> 
         <tr> 
          <td>101</td> 
          <td>SXTH</td> 
         </tr> 
         <tr> 
          <td>110</td> 
          <td>SXTW</td> 
         </tr> 
         <tr> 
          <td>111</td> 
          <td>SXTX</td> 
         </tr> 
        </tbody> 
       </table> If "Rn" is '11111' (WSP) and "option" is '010' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases &lt;extend&gt; is required and must be UXTW when "option" is '010'. </td> 
     </tr> 
     <tr> 
      <td></td> 
      <td><a id="sa_extend_1"></a> <p>For the 64-bit variant: is the extension to be applied to the second source operand, encoded in <q>option</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>option</th> 
          <th>&lt;extend&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>000</td> 
          <td>UXTB</td> 
         </tr> 
         <tr> 
          <td>001</td> 
          <td>UXTH</td> 
         </tr> 
         <tr> 
          <td>010</td> 
          <td>UXTW</td> 
         </tr> 
         <tr> 
          <td>011</td> 
          <td>LSL|UXTX</td> 
         </tr> 
         <tr> 
          <td>100</td> 
          <td>SXTB</td> 
         </tr> 
         <tr> 
          <td>101</td> 
          <td>SXTH</td> 
         </tr> 
         <tr> 
          <td>110</td> 
          <td>SXTW</td> 
         </tr> 
         <tr> 
          <td>111</td> 
          <td>SXTX</td> 
         </tr> 
        </tbody> 
       </table> If "Rn" is '11111' (SP) and "option" is '011' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases &lt;extend&gt; is required and must be UXTX when "option" is '011'. </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;amount&gt;</td> 
      <td><a id="sa_amount"></a> <p>Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when &lt;extend&gt; is absent, is required when &lt;extend&gt; is LSL, and is optional when &lt;extend&gt; is present but not LSL.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <h3>Operation</h3> 
   <p>The description of <a href="SUBS--extended-register---Subtract--extended-register---setting-flags-.html" class="document-topic">SUBS (extended register)</a> gives the operational pseudocode for this instruction.</p> 
  </div> 
  <h3>Operational information</h3> 
  <p>If PSTATE.DIT is 1:</p> 
  <ul> 
   <li>The execution time of this instruction is independent of: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
   <li>The response of this instruction to asynchronous exceptions does not vary based on: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
  </ul>  
 </body>
</html>