Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 18 00:00:29 2021
| Host         : Geb running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.494        0.000                      0                  563        0.080        0.000                      0                  563        4.500        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.494        0.000                      0                  563        0.080        0.000                      0                  563        4.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_Address_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.516ns  (logic 2.539ns (29.813%)  route 5.977ns (70.187%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT5=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=17, routed)          5.977    12.459    ISA/PC/clk_IBUF
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.583 r  ISA/PC/s_Address_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    12.583    ISA/Pointer/s_Address_reg_reg[3][3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.959 r  ISA/Pointer/s_Address_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.959    ISA/Pointer/s_Address_reg_reg[3]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  ISA/Pointer/s_Address_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.076    ISA/Pointer/s_Address_reg_reg[7]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  ISA/Pointer/s_Address_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.193    ISA/Pointer/s_Address_reg_reg[11]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.516 r  ISA/Pointer/s_Address_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.516    ISA/work_mem/s_Address_reg_reg[15]_0[13]
    SLICE_X8Y81          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.514    14.937    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[13]/C
                         clock pessimism              0.000    14.937    
                         clock uncertainty           -0.035    14.901    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109    15.010    ISA/work_mem/s_Address_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_Address_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.508ns  (logic 2.531ns (29.747%)  route 5.977ns (70.253%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT5=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=17, routed)          5.977    12.459    ISA/PC/clk_IBUF
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.583 r  ISA/PC/s_Address_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    12.583    ISA/Pointer/s_Address_reg_reg[3][3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.959 r  ISA/Pointer/s_Address_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.959    ISA/Pointer/s_Address_reg_reg[3]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  ISA/Pointer/s_Address_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.076    ISA/Pointer/s_Address_reg_reg[7]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  ISA/Pointer/s_Address_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.193    ISA/Pointer/s_Address_reg_reg[11]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.508 r  ISA/Pointer/s_Address_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.508    ISA/work_mem/s_Address_reg_reg[15]_0[15]
    SLICE_X8Y81          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.514    14.937    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[15]/C
                         clock pessimism              0.000    14.937    
                         clock uncertainty           -0.035    14.901    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109    15.010    ISA/work_mem/s_Address_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_Address_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.432ns  (logic 2.455ns (29.113%)  route 5.977ns (70.887%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT5=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=17, routed)          5.977    12.459    ISA/PC/clk_IBUF
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.583 r  ISA/PC/s_Address_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    12.583    ISA/Pointer/s_Address_reg_reg[3][3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.959 r  ISA/Pointer/s_Address_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.959    ISA/Pointer/s_Address_reg_reg[3]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  ISA/Pointer/s_Address_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.076    ISA/Pointer/s_Address_reg_reg[7]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  ISA/Pointer/s_Address_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.193    ISA/Pointer/s_Address_reg_reg[11]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.432 r  ISA/Pointer/s_Address_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.432    ISA/work_mem/s_Address_reg_reg[15]_0[14]
    SLICE_X8Y81          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.514    14.937    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[14]/C
                         clock pessimism              0.000    14.937    
                         clock uncertainty           -0.035    14.901    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109    15.010    ISA/work_mem/s_Address_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_Address_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.412ns  (logic 2.435ns (28.945%)  route 5.977ns (71.055%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT5=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=17, routed)          5.977    12.459    ISA/PC/clk_IBUF
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.583 r  ISA/PC/s_Address_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    12.583    ISA/Pointer/s_Address_reg_reg[3][3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.959 r  ISA/Pointer/s_Address_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.959    ISA/Pointer/s_Address_reg_reg[3]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  ISA/Pointer/s_Address_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.076    ISA/Pointer/s_Address_reg_reg[7]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  ISA/Pointer/s_Address_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.193    ISA/Pointer/s_Address_reg_reg[11]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.412 r  ISA/Pointer/s_Address_reg_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.412    ISA/work_mem/s_Address_reg_reg[15]_0[12]
    SLICE_X8Y81          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.514    14.937    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[12]/C
                         clock pessimism              0.000    14.937    
                         clock uncertainty           -0.035    14.901    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109    15.010    ISA/work_mem/s_Address_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -13.412    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_Address_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.399ns  (logic 2.422ns (28.835%)  route 5.977ns (71.165%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT5=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=17, routed)          5.977    12.459    ISA/PC/clk_IBUF
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.583 r  ISA/PC/s_Address_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    12.583    ISA/Pointer/s_Address_reg_reg[3][3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.959 r  ISA/Pointer/s_Address_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.959    ISA/Pointer/s_Address_reg_reg[3]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  ISA/Pointer/s_Address_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.076    ISA/Pointer/s_Address_reg_reg[7]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.399 r  ISA/Pointer/s_Address_reg_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.399    ISA/work_mem/s_Address_reg_reg[15]_0[9]
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.513    14.936    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[9]/C
                         clock pessimism              0.000    14.936    
                         clock uncertainty           -0.035    14.900    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109    15.009    ISA/work_mem/s_Address_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -13.399    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_Address_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.391ns  (logic 2.414ns (28.767%)  route 5.977ns (71.233%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT5=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=17, routed)          5.977    12.459    ISA/PC/clk_IBUF
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.583 r  ISA/PC/s_Address_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    12.583    ISA/Pointer/s_Address_reg_reg[3][3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.959 r  ISA/Pointer/s_Address_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.959    ISA/Pointer/s_Address_reg_reg[3]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  ISA/Pointer/s_Address_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.076    ISA/Pointer/s_Address_reg_reg[7]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.391 r  ISA/Pointer/s_Address_reg_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.391    ISA/work_mem/s_Address_reg_reg[15]_0[11]
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.513    14.936    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[11]/C
                         clock pessimism              0.000    14.936    
                         clock uncertainty           -0.035    14.900    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109    15.009    ISA/work_mem/s_Address_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -13.391    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_Address_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.315ns  (logic 2.338ns (28.116%)  route 5.977ns (71.884%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT5=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=17, routed)          5.977    12.459    ISA/PC/clk_IBUF
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.583 r  ISA/PC/s_Address_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    12.583    ISA/Pointer/s_Address_reg_reg[3][3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.959 r  ISA/Pointer/s_Address_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.959    ISA/Pointer/s_Address_reg_reg[3]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  ISA/Pointer/s_Address_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.076    ISA/Pointer/s_Address_reg_reg[7]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.315 r  ISA/Pointer/s_Address_reg_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.315    ISA/work_mem/s_Address_reg_reg[15]_0[10]
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.513    14.936    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[10]/C
                         clock pessimism              0.000    14.936    
                         clock uncertainty           -0.035    14.900    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109    15.009    ISA/work_mem/s_Address_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_Address_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.295ns  (logic 2.318ns (27.943%)  route 5.977ns (72.057%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT5=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=17, routed)          5.977    12.459    ISA/PC/clk_IBUF
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.583 r  ISA/PC/s_Address_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    12.583    ISA/Pointer/s_Address_reg_reg[3][3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.959 r  ISA/Pointer/s_Address_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.959    ISA/Pointer/s_Address_reg_reg[3]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  ISA/Pointer/s_Address_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.076    ISA/Pointer/s_Address_reg_reg[7]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.295 r  ISA/Pointer/s_Address_reg_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.295    ISA/work_mem/s_Address_reg_reg[15]_0[8]
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.513    14.936    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[8]/C
                         clock pessimism              0.000    14.936    
                         clock uncertainty           -0.035    14.900    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109    15.009    ISA/work_mem/s_Address_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -13.295    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_Address_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.282ns  (logic 2.305ns (27.829%)  route 5.977ns (72.171%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=17, routed)          5.977    12.459    ISA/PC/clk_IBUF
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.583 r  ISA/PC/s_Address_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    12.583    ISA/Pointer/s_Address_reg_reg[3][3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.959 r  ISA/Pointer/s_Address_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.959    ISA/Pointer/s_Address_reg_reg[3]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.282 r  ISA/Pointer/s_Address_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.282    ISA/work_mem/s_Address_reg_reg[15]_0[5]
    SLICE_X8Y79          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.513    14.936    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[5]/C
                         clock pessimism              0.000    14.936    
                         clock uncertainty           -0.035    14.900    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.109    15.009    ISA/work_mem/s_Address_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -13.282    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_Address_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.274ns  (logic 2.297ns (27.760%)  route 5.977ns (72.240%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=17, routed)          5.977    12.459    ISA/PC/clk_IBUF
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.583 r  ISA/PC/s_Address_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    12.583    ISA/Pointer/s_Address_reg_reg[3][3]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.959 r  ISA/Pointer/s_Address_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.959    ISA/Pointer/s_Address_reg_reg[3]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.274 r  ISA/Pointer/s_Address_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.274    ISA/work_mem/s_Address_reg_reg[15]_0[7]
    SLICE_X8Y79          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.513    14.936    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[7]/C
                         clock pessimism              0.000    14.936    
                         clock uncertainty           -0.035    14.900    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.109    15.009    ISA/work_mem/s_Address_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -13.274    
  -------------------------------------------------------------------
                         slack                                  1.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ISA/work_mem/s_Address_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.567     1.486    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  ISA/work_mem/s_Address_reg_reg[11]/Q
                         net (fo=16, routed)          0.158     1.808    ISA/work_mem/s_Address_reg[11]
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.881     2.046    ISA/work_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.729    ISA/work_mem/s_mem_contents_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ISA/work_mem/s_Address_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_mem_contents_reg_1_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.348%)  route 0.168ns (50.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.566     1.485    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  ISA/work_mem/s_Address_reg_reg[5]/Q
                         net (fo=16, routed)          0.168     1.818    ISA/work_mem/s_Address_reg[5]
    RAMB36_X0Y15         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_1_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.876     2.041    ISA/work_mem/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_1_2/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.724    ISA/work_mem/s_mem_contents_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ISA/work_mem/s_Address_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.387%)  route 0.214ns (56.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.567     1.486    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  ISA/work_mem/s_Address_reg_reg[10]/Q
                         net (fo=16, routed)          0.214     1.864    ISA/work_mem/s_Address_reg[10]
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.881     2.046    ISA/work_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.729    ISA/work_mem/s_mem_contents_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ISA/work_mem/s_Address_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.565     1.484    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  ISA/work_mem/s_Address_reg_reg[1]/Q
                         net (fo=16, routed)          0.216     1.865    ISA/work_mem/s_Address_reg[1]
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.881     2.046    ISA/work_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.729    ISA/work_mem/s_mem_contents_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ISA/work_mem/s_Address_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.567     1.486    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  ISA/work_mem/s_Address_reg_reg[9]/Q
                         net (fo=16, routed)          0.216     1.867    ISA/work_mem/s_Address_reg[9]
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.881     2.046    ISA/work_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.729    ISA/work_mem/s_mem_contents_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ISA/work_mem/s_Address_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.567     1.486    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  ISA/work_mem/s_Address_reg_reg[8]/Q
                         net (fo=16, routed)          0.219     1.869    ISA/work_mem/s_Address_reg[8]
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.881     2.046    ISA/work_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.729    ISA/work_mem/s_mem_contents_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ISA/work_mem/s_Address_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.949%)  route 0.218ns (57.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.568     1.487    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164     1.651 r  ISA/work_mem/s_Address_reg_reg[14]/Q
                         net (fo=16, routed)          0.218     1.869    ISA/work_mem/s_Address_reg[14]
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.881     2.046    ISA/work_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.729    ISA/work_mem/s_mem_contents_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ISA/work_mem/s_Address_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.657%)  route 0.220ns (57.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.568     1.487    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164     1.651 r  ISA/work_mem/s_Address_reg_reg[13]/Q
                         net (fo=16, routed)          0.220     1.872    ISA/work_mem/s_Address_reg[13]
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.881     2.046    ISA/work_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_0_3/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.729    ISA/work_mem/s_mem_contents_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ISA/work_mem/s_Address_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_mem_contents_reg_1_2/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.245%)  route 0.224ns (57.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.565     1.484    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  ISA/work_mem/s_Address_reg_reg[0]/Q
                         net (fo=16, routed)          0.224     1.873    ISA/work_mem/s_Address_reg[0]
    RAMB36_X0Y15         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_1_2/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.876     2.041    ISA/work_mem/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_1_2/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.724    ISA/work_mem/s_mem_contents_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ISA/work_mem/s_Address_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISA/work_mem/s_mem_contents_reg_1_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.306%)  route 0.264ns (61.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.567     1.486    ISA/work_mem/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ISA/work_mem/s_Address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  ISA/work_mem/s_Address_reg_reg[11]/Q
                         net (fo=16, routed)          0.264     1.914    ISA/work_mem/s_Address_reg[11]
    RAMB36_X0Y17         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_1_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=17, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.886     2.051    ISA/work_mem/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ISA/work_mem/s_mem_contents_reg_1_3/CLKARDCLK
                         clock pessimism             -0.500     1.551    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.734    ISA/work_mem/s_mem_contents_reg_1_3
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y18  ISA/work_mem/s_mem_contents_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16  ISA/work_mem/s_mem_contents_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y22  ISA/work_mem/s_mem_contents_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   ISA/work_mem/s_mem_contents_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19  ISA/work_mem/s_mem_contents_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17  ISA/work_mem/s_mem_contents_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y23  ISA/work_mem/s_mem_contents_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   ISA/work_mem/s_mem_contents_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14  ISA/work_mem/s_mem_contents_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  ISA/work_mem/s_mem_contents_reg_0_4/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82   ce_dbcr/dbcr/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82   ce_dbcr/dbcr/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82   ce_dbcr/dbcr/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82   ce_dbcr/dbcr/count_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82   ce_dbcr/dbcr/flipflops_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y80   iv_dbcr/dbcr/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y80   iv_dbcr/dbcr/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y80   iv_dbcr/dbcr/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y80   iv_dbcr/dbcr/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y84   ISA/work_mem/s_DataInReg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83   iv_dbcr/dbcr/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83   iv_dbcr/dbcr/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83   iv_dbcr/dbcr/count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83   iv_dbcr/dbcr/count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y84   ISA/work_mem/s_DataInReg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y84   ISA/work_mem/s_DataInReg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y84   ISA/work_mem/s_DataInReg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y84   ISA/work_mem/s_DataInReg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y81   ce_dbcr/dbcr/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y81   ce_dbcr/dbcr/count_reg[14]/C



