Simulation Parameters:
Trace Prefix: false2
Set Index Bits: 2
Associativity: 1
Block Bits: 7
Block Size (Bytes): 128
Number of Sets: 4
Cache Size (KB per core): 0.5
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU
Bus: Central snooping bus

Core 0 Statistics:
Total Instructions: 4
Total Reads: 0
Total Writes: 4
Total Execution Cycles: 604
Idle Cycles: 0
Cache Misses: 4
Cache Miss Rate: 100.00%
Cache Evictions: 2
Writebacks: 2
Bus Invalidations: 0
Data Traffic (Bytes): 768

Core 1 Statistics:
Total Instructions: 4
Total Reads: 0
Total Writes: 4
Total Execution Cycles: 604
Idle Cycles: 604
Cache Misses: 4
Cache Miss Rate: 100.00%
Cache Evictions: 2
Writebacks: 2
Bus Invalidations: 0
Data Traffic (Bytes): 768

Core 2 Statistics:
Total Instructions: 4
Total Reads: 0
Total Writes: 4
Total Execution Cycles: 604
Idle Cycles: 1208
Cache Misses: 4
Cache Miss Rate: 100.00%
Cache Evictions: 2
Writebacks: 2
Bus Invalidations: 0
Data Traffic (Bytes): 768

Core 3 Statistics:
Total Instructions: 4
Total Reads: 0
Total Writes: 4
Total Execution Cycles: 604
Idle Cycles: 1812
Cache Misses: 4
Cache Miss Rate: 100.00%
Cache Evictions: 2
Writebacks: 2
Bus Invalidations: 0
Data Traffic (Bytes): 768

Overall Bus Summary:
Total Bus Transactions: 16
Total Bus Traffic (Bytes): 3072
