/* Generated by Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3) */

module TopModule(clk, reset, q);
  input clk;
  wire clk;
  input reset;
  wire reset;
  output [3:0] q;
  reg [3:0] q;
  wire _00_;
  wire [1:0] _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [3:0] _05_;
  wire [3:0] _06_;
  wire [3:0] _07_;
  always @(posedge clk)
    if (_04_) q[0] <= 1'h0;
    else q[0] <= _06_[0];
  always @(posedge clk)
    if (_04_) q[1] <= 1'h0;
    else q[1] <= _07_[1];
  always @(posedge clk)
    if (_04_) q[2] <= 1'h0;
    else q[2] <= _07_[2];
  always @(posedge clk)
    if (_04_) q[3] <= 1'h0;
    else q[3] <= _07_[3];
  assign _06_[0] = ~q[0];
  assign _00_ = ~q[3];
  assign _07_[1] = q[1] ^ q[0];
  assign _07_[2] = q[2] ^ _05_[1];
  assign _07_[3] = q[3] ^ _05_[2];
  assign _05_[1] = q[1] & q[0];
  assign _05_[2] = q[2] & _05_[1];
  assign _02_ = _01_[0] | _01_[1];
  assign _01_[0] = _06_[0] | q[1];
  assign _01_[1] = q[2] | _00_;
  assign _03_ = ~_02_;
  assign _04_ = reset | _03_;
  assign _05_[0] = q[0];
  assign _06_[3:1] = q[3:1];
  assign _07_[0] = _06_[0];
endmodule
