`timescale 1ns/10ps

module test;

    // Inputs
    reg clrn;
    reg clk;
    reg Ldn;
    reg Sh;
    reg Di;
    reg D3;
    reg D2;
    reg D1;
    reg D0;

    // Outputs
    wire Q3;
    wire Q2;
    wire Q1;
    wire Q0;
    
    lab08_1 DUT (
        .clrn(clrn), 
        .clk(clk), 
        .Ldn(Ldn), 
        .Sh(Sh), 
        .Di(Di), 
        .D3(D3), 
        .D2(D2), 
        .D1(D1), 
        .D0(D0), 
        .Q3(Q3), 
        .Q2(Q2), 
        .Q1(Q1), 
        .Q0(Q0)
    );

    initial begin
        // Initialize Inputs
        clrn = 1;
        clk = 0;
        Ldn = 1;
        Sh = 0;
        Di = 1;
        D3 = 0;
        D2 = 1;
        D1 = 1;
        D0 = 0;

        #600; clrn = 0;
        #100; clrn = 1;

    end
    
    always #50 clk = ~clk;
    initial #100 Ldn = 0;
    initial #100 Sh = 1;
endmodule
