#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fd829619180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x7fd829505bf0 .enum4 (7)
   "r_type_op" 7'b0110011,
   "i_type_alu_op" 7'b0010011,
   "lw_op" 7'b0000011,
   "sw_op" 7'b0100011,
   "beq_op" 7'b1100011,
   "jal_op" 7'b1101111
 ;
S_0x7fd8296192f0 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
v0x7fd8296381b0_0 .net "DataAdr", 31 0, L_0x7fd829638c10;  1 drivers
v0x7fd829638240_0 .net "MemWrite", 0 0, v0x7fd82962baf0_0;  1 drivers
v0x7fd8296382e0_0 .net "WriteData", 31 0, v0x7fd829632110_0;  1 drivers
v0x7fd829638370_0 .var "clk", 0 0;
v0x7fd829638400_0 .var "hash", 31 0;
v0x7fd8296384d0_0 .var "reset", 0 0;
E_0x7fd829618c20 .event negedge, v0x7fd829629d60_0;
S_0x7fd829617870 .scope module, "dut" "top" 3 12, 4 397 0, S_0x7fd8296192f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x7fd829637db0_0 .net "DataAdr", 31 0, L_0x7fd829638c10;  alias, 1 drivers
v0x7fd829637e40_0 .net "MemWrite", 0 0, v0x7fd82962baf0_0;  alias, 1 drivers
v0x7fd829637f50_0 .net "ReadData", 31 0, L_0x7fd82963cf00;  1 drivers
v0x7fd829637fe0_0 .net "WriteData", 31 0, v0x7fd829632110_0;  alias, 1 drivers
v0x7fd829638070_0 .net "clk", 0 0, v0x7fd829638370_0;  1 drivers
v0x7fd829638100_0 .net "reset", 0 0, v0x7fd8296384d0_0;  1 drivers
S_0x7fd8296179e0 .scope module, "mem" "mem" 4 406, 4 416 0, S_0x7fd829617870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x7fd82963cf00 .functor BUFZ 32, L_0x7fd82963cdc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd82961a850 .array "RAM", 0 63, 31 0;
v0x7fd8296174b0_0 .net *"_ivl_0", 31 0, L_0x7fd82963cdc0;  1 drivers
v0x7fd829629bf0_0 .net *"_ivl_3", 29 0, L_0x7fd82963ce60;  1 drivers
v0x7fd829629cb0_0 .net "a", 31 0, L_0x7fd829638c10;  alias, 1 drivers
v0x7fd829629d60_0 .net "clk", 0 0, v0x7fd829638370_0;  alias, 1 drivers
v0x7fd829629e40_0 .net "rd", 31 0, L_0x7fd82963cf00;  alias, 1 drivers
v0x7fd829629ef0_0 .net "wd", 31 0, v0x7fd829632110_0;  alias, 1 drivers
v0x7fd829629fa0_0 .net "we", 0 0, v0x7fd82962baf0_0;  alias, 1 drivers
E_0x7fd829613120 .event posedge, v0x7fd829629d60_0;
L_0x7fd82963cdc0 .array/port v0x7fd82961a850, L_0x7fd82963ce60;
L_0x7fd82963ce60 .part L_0x7fd829638c10, 2, 30;
S_0x7fd82962a0c0 .scope module, "rvmulti" "riscvmulti" 4 404, 4 437 0, S_0x7fd829617870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 32 "WriteData";
    .port_info 5 /INPUT 32 "ReadData";
v0x7fd82962c800_0 .net "ALUControl", 2 0, v0x7fd82962b0c0_0;  1 drivers
v0x7fd8296371b0_0 .net "ALUSrcA", 1 0, v0x7fd82962b6d0_0;  1 drivers
v0x7fd829637240_0 .net "ALUSrcB", 1 0, v0x7fd82962b780_0;  1 drivers
v0x7fd8296372d0_0 .net "Adr", 31 0, L_0x7fd829638c10;  alias, 1 drivers
v0x7fd829637360_0 .net "AdrSrc", 0 0, v0x7fd82962b820_0;  1 drivers
v0x7fd8296373f0_0 .net "IRWrite", 0 0, v0x7fd82962b9a0_0;  1 drivers
v0x7fd829637500_0 .net "ImmSrc", 1 0, v0x7fd82962ba40_0;  1 drivers
v0x7fd829637590_0 .net "Instr", 31 0, v0x7fd8296306b0_0;  1 drivers
v0x7fd829637620_0 .net "MemWrite", 0 0, v0x7fd82962baf0_0;  alias, 1 drivers
v0x7fd829637730_0 .net "PCWrite", 0 0, L_0x7fd829638860;  1 drivers
v0x7fd8296377c0_0 .net "ReadData", 31 0, L_0x7fd82963cf00;  alias, 1 drivers
v0x7fd8296378d0_0 .net "RegWrite", 0 0, v0x7fd82962bd20_0;  1 drivers
v0x7fd829637960_0 .net "ResultSrc", 1 0, v0x7fd82962bdb0_0;  1 drivers
v0x7fd8296379f0_0 .net "WriteData", 31 0, v0x7fd829632110_0;  alias, 1 drivers
v0x7fd829637b00_0 .net "Zero", 0 0, L_0x7fd82963c320;  1 drivers
v0x7fd829637b90_0 .net "clk", 0 0, v0x7fd829638370_0;  alias, 1 drivers
v0x7fd829637c20_0 .net "reset", 0 0, v0x7fd8296384d0_0;  alias, 1 drivers
L_0x7fd829638970 .part v0x7fd8296306b0_0, 0, 7;
L_0x7fd829638a10 .part v0x7fd8296306b0_0, 12, 3;
L_0x7fd829638b70 .part v0x7fd8296306b0_0, 30, 1;
S_0x7fd82962a310 .scope module, "c" "controller" 4 449, 4 77 0, S_0x7fd82962a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 1 "funct7b5";
    .port_info 5 /INPUT 1 "Zero";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 2 "ALUSrcA";
    .port_info 8 /OUTPUT 2 "ALUSrcB";
    .port_info 9 /OUTPUT 2 "ResultSrc";
    .port_info 10 /OUTPUT 1 "AdrSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
    .port_info 12 /OUTPUT 1 "IRWrite";
    .port_info 13 /OUTPUT 1 "PCWrite";
    .port_info 14 /OUTPUT 1 "RegWrite";
    .port_info 15 /OUTPUT 1 "MemWrite";
P_0x7fd82962a4d0 .param/l "S0_FETCH" 0 4 97, C4<0000>;
P_0x7fd82962a510 .param/l "S10_BEQ" 0 4 107, C4<1010>;
P_0x7fd82962a550 .param/l "S1_DECODE" 0 4 98, C4<0001>;
P_0x7fd82962a590 .param/l "S2_MEM_ADR" 0 4 99, C4<0010>;
P_0x7fd82962a5d0 .param/l "S3_MEM_READ" 0 4 100, C4<0011>;
P_0x7fd82962a610 .param/l "S4_MEM_WB" 0 4 101, C4<0100>;
P_0x7fd82962a650 .param/l "S5_MEM_WRITE" 0 4 102, C4<0101>;
P_0x7fd82962a690 .param/l "S6_EXEC_R" 0 4 103, C4<0110>;
P_0x7fd82962a6d0 .param/l "S7_ALUWB" 0 4 104, C4<0111>;
P_0x7fd82962a710 .param/l "S8_EXEC_L" 0 4 105, C4<1000>;
P_0x7fd82962a750 .param/l "S9_JAL" 0 4 106, C4<1001>;
L_0x7fd829638710 .functor AND 1, v0x7fd82962b900_0, L_0x7fd82963c320, C4<1>, C4<1>;
L_0x7fd829638860 .functor OR 1, L_0x7fd829638710, v0x7fd82962bc00_0, C4<0>, C4<0>;
v0x7fd82962b590_0 .net "ALUControl", 2 0, v0x7fd82962b0c0_0;  alias, 1 drivers
v0x7fd82962b640_0 .var "ALUOp", 1 0;
v0x7fd82962b6d0_0 .var "ALUSrcA", 1 0;
v0x7fd82962b780_0 .var "ALUSrcB", 1 0;
v0x7fd82962b820_0 .var "AdrSrc", 0 0;
v0x7fd82962b900_0 .var "Branch", 0 0;
v0x7fd82962b9a0_0 .var "IRWrite", 0 0;
v0x7fd82962ba40_0 .var "ImmSrc", 1 0;
v0x7fd82962baf0_0 .var "MemWrite", 0 0;
v0x7fd82962bc00_0 .var "PCUpdate", 0 0;
v0x7fd82962bc90_0 .net "PCWrite", 0 0, L_0x7fd829638860;  alias, 1 drivers
v0x7fd82962bd20_0 .var "RegWrite", 0 0;
v0x7fd82962bdb0_0 .var "ResultSrc", 1 0;
v0x7fd82962be40_0 .net "Zero", 0 0, L_0x7fd82963c320;  alias, 1 drivers
v0x7fd82962bee0_0 .net *"_ivl_2", 0 0, L_0x7fd829638710;  1 drivers
v0x7fd82962bf90_0 .net "clk", 0 0, v0x7fd829638370_0;  alias, 1 drivers
v0x7fd82962c040_0 .net "funct3", 2 0, L_0x7fd829638a10;  1 drivers
v0x7fd82962c1f0_0 .net "funct7b5", 0 0, L_0x7fd829638b70;  1 drivers
v0x7fd82962c280_0 .var "next_state", 3 0;
v0x7fd82962c310_0 .net "op", 6 0, L_0x7fd829638970;  1 drivers
v0x7fd82962c3a0_0 .net "reset", 0 0, v0x7fd8296384d0_0;  alias, 1 drivers
v0x7fd82962c430_0 .var "state", 3 0;
E_0x7fd82962ad00 .event edge, v0x7fd82962c3a0_0, v0x7fd82962c430_0;
E_0x7fd82962ad40 .event edge, v0x7fd82962c310_0;
E_0x7fd82962ad80 .event edge, v0x7fd82962c3a0_0, v0x7fd82962c430_0, v0x7fd82962c310_0;
L_0x7fd829638630 .part L_0x7fd829638970, 5, 1;
S_0x7fd82962adf0 .scope module, "alud" "aludec" 4 95, 4 50 0, S_0x7fd82962a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_0x7fd829638560 .functor AND 1, L_0x7fd829638b70, L_0x7fd829638630, C4<1>, C4<1>;
v0x7fd82962b0c0_0 .var "ALUControl", 2 0;
v0x7fd82962b180_0 .net "ALUOp", 1 0, v0x7fd82962b640_0;  1 drivers
v0x7fd82962b230_0 .net "RtypeSub", 0 0, L_0x7fd829638560;  1 drivers
v0x7fd82962b2e0_0 .net "funct3", 2 0, L_0x7fd829638a10;  alias, 1 drivers
v0x7fd82962b390_0 .net "funct7b5", 0 0, L_0x7fd829638b70;  alias, 1 drivers
v0x7fd82962b470_0 .net "opb5", 0 0, L_0x7fd829638630;  1 drivers
E_0x7fd82962b060 .event edge, v0x7fd82962b180_0, v0x7fd82962b2e0_0, v0x7fd82962b230_0;
S_0x7fd82962c630 .scope module, "dp" "datapath" 4 453, 4 343 0, S_0x7fd82962a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCWrite";
    .port_info 4 /INPUT 1 "AdrSrc";
    .port_info 5 /INPUT 1 "MemWrite";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "IRWrite";
    .port_info 8 /INPUT 2 "ImmSrc";
    .port_info 9 /INPUT 2 "ALUSrcA";
    .port_info 10 /INPUT 2 "ALUSrcB";
    .port_info 11 /INPUT 3 "ALUControl";
    .port_info 12 /INPUT 32 "ReadData";
    .port_info 13 /OUTPUT 1 "Zero";
    .port_info 14 /OUTPUT 32 "Adr";
    .port_info 15 /OUTPUT 32 "Instr";
    .port_info 16 /OUTPUT 32 "WriteData";
v0x7fd829635930_0 .net "A", 31 0, v0x7fd829631b10_0;  1 drivers
v0x7fd829635a20_0 .net "ALUControl", 2 0, v0x7fd82962b0c0_0;  alias, 1 drivers
v0x7fd829635ab0_0 .net "ALUOut", 31 0, v0x7fd82962f3f0_0;  1 drivers
v0x7fd829635b80_0 .net "ALUResult", 31 0, v0x7fd82962dee0_0;  1 drivers
v0x7fd829635c10_0 .net "ALUSrcA", 1 0, v0x7fd82962b6d0_0;  alias, 1 drivers
v0x7fd829635d20_0 .net "ALUSrcB", 1 0, v0x7fd82962b780_0;  alias, 1 drivers
v0x7fd829635df0_0 .net "Adr", 31 0, L_0x7fd829638c10;  alias, 1 drivers
v0x7fd829635ec0_0 .net "AdrSrc", 0 0, v0x7fd82962b820_0;  alias, 1 drivers
v0x7fd829635f90_0 .net "Data", 31 0, v0x7fd8296327c0_0;  1 drivers
v0x7fd8296360a0_0 .net "IRWrite", 0 0, v0x7fd82962b9a0_0;  alias, 1 drivers
v0x7fd829636130_0 .net "ImmExt", 31 0, v0x7fd82962f7e0_0;  1 drivers
v0x7fd8296361c0_0 .net "ImmSrc", 1 0, v0x7fd82962ba40_0;  alias, 1 drivers
v0x7fd829636290_0 .net "Instr", 31 0, v0x7fd8296306b0_0;  alias, 1 drivers
v0x7fd829636320_0 .net "MemWrite", 0 0, v0x7fd82962baf0_0;  alias, 1 drivers
v0x7fd8296363f0_0 .net "OldPC", 31 0, v0x7fd829630df0_0;  1 drivers
v0x7fd8296364c0_0 .net "PC", 31 0, v0x7fd8296314a0_0;  1 drivers
v0x7fd8296365d0_0 .net "PCWrite", 0 0, L_0x7fd829638860;  alias, 1 drivers
v0x7fd829636760_0 .net "ReadData", 31 0, L_0x7fd82963cf00;  alias, 1 drivers
v0x7fd8296367f0_0 .net "RegWrite", 0 0, v0x7fd82962bd20_0;  alias, 1 drivers
v0x7fd829636880_0 .net "Result", 31 0, L_0x7fd829638f90;  1 drivers
v0x7fd829636990_0 .net "ResultSrc", 1 0, v0x7fd82962bdb0_0;  alias, 1 drivers
v0x7fd829636a20_0 .net "SrcA", 31 0, L_0x7fd82963ab90;  1 drivers
v0x7fd829636ab0_0 .net "SrcB", 31 0, L_0x7fd82963af50;  1 drivers
v0x7fd829636b80_0 .net "WriteData", 31 0, v0x7fd829632110_0;  alias, 1 drivers
v0x7fd829636c10_0 .net "Zero", 0 0, L_0x7fd82963c320;  alias, 1 drivers
v0x7fd829636ce0_0 .net "clk", 0 0, v0x7fd829638370_0;  alias, 1 drivers
v0x7fd829636d70_0 .net "rd1", 31 0, L_0x7fd829639590;  1 drivers
v0x7fd829636e40_0 .net "rd2", 31 0, L_0x7fd829639bb0;  1 drivers
v0x7fd829636f10_0 .net "reset", 0 0, v0x7fd8296384d0_0;  alias, 1 drivers
L_0x7fd829639cd0 .part v0x7fd8296306b0_0, 15, 5;
L_0x7fd829639d70 .part v0x7fd8296306b0_0, 20, 5;
L_0x7fd829639e10 .part v0x7fd8296306b0_0, 7, 5;
L_0x7fd82963a850 .part v0x7fd8296306b0_0, 7, 25;
S_0x7fd82962ca30 .scope module, "adrmux" "mux2" 4 382, 4 287 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fd82962cba0 .param/l "WIDTH" 0 4 287, +C4<00000000000000000000000000100000>;
v0x7fd82962cd20_0 .net "d0", 31 0, v0x7fd8296314a0_0;  alias, 1 drivers
v0x7fd82962cdd0_0 .net "d1", 31 0, L_0x7fd829638f90;  alias, 1 drivers
v0x7fd82962ce70_0 .net "s", 0 0, v0x7fd82962b820_0;  alias, 1 drivers
v0x7fd82962cf00_0 .net "y", 31 0, L_0x7fd829638c10;  alias, 1 drivers
L_0x7fd829638c10 .functor MUXZ 32, v0x7fd8296314a0_0, L_0x7fd829638f90, v0x7fd82962b820_0, C4<>;
S_0x7fd82962cfc0 .scope module, "alu" "alu" 4 394, 4 253 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7fd82963b1d0 .functor NOT 32, L_0x7fd82963af50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd82963bb60 .functor NOT 1, L_0x7fd82963bac0, C4<0>, C4<0>, C4<0>;
L_0x7fd829637130 .functor NOT 1, L_0x7fd82963bbd0, C4<0>, C4<0>, C4<0>;
L_0x7fd82963bdd0 .functor AND 1, L_0x7fd82963bb60, L_0x7fd829637130, C4<1>, C4<1>;
L_0x7fd82963bf60 .functor NOT 1, L_0x7fd82963bec0, C4<0>, C4<0>, C4<0>;
L_0x7fd82963c120 .functor AND 1, L_0x7fd82963bf60, L_0x7fd82963c010, C4<1>, C4<1>;
L_0x7fd82963c1f0 .functor OR 1, L_0x7fd82963bdd0, L_0x7fd82963c120, C4<0>, C4<0>;
L_0x7fd82963c0b0 .functor XOR 1, L_0x7fd82963c400, L_0x7fd82963c520, C4<0>, C4<0>;
L_0x7fd82963c770 .functor XOR 1, L_0x7fd82963c0b0, L_0x7fd82963c640, C4<0>, C4<0>;
L_0x7fd82963c850 .functor NOT 1, L_0x7fd82963c770, C4<0>, C4<0>, C4<0>;
L_0x7fd82963caa0 .functor XOR 1, L_0x7fd82963c8c0, L_0x7fd82963c960, C4<0>, C4<0>;
L_0x7fd82963cbb0 .functor AND 1, L_0x7fd82963c850, L_0x7fd82963caa0, C4<1>, C4<1>;
L_0x7fd82963cc60 .functor AND 1, L_0x7fd82963cbb0, L_0x7fd82963c1f0, C4<1>, C4<1>;
v0x7fd82962d2b0_0 .net *"_ivl_1", 0 0, L_0x7fd82963b130;  1 drivers
v0x7fd82962d350_0 .net *"_ivl_10", 31 0, L_0x7fd82963b580;  1 drivers
L_0x7fd829763290 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd82962d400_0 .net *"_ivl_13", 30 0, L_0x7fd829763290;  1 drivers
v0x7fd82962d4c0_0 .net *"_ivl_19", 4 0, L_0x7fd82963b8f0;  1 drivers
v0x7fd82962d570_0 .net *"_ivl_2", 31 0, L_0x7fd82963b1d0;  1 drivers
v0x7fd82962d660_0 .net *"_ivl_23", 0 0, L_0x7fd82963bac0;  1 drivers
v0x7fd82962d710_0 .net *"_ivl_24", 0 0, L_0x7fd82963bb60;  1 drivers
v0x7fd82962d7c0_0 .net *"_ivl_27", 0 0, L_0x7fd82963bbd0;  1 drivers
v0x7fd82962d870_0 .net *"_ivl_28", 0 0, L_0x7fd829637130;  1 drivers
v0x7fd82962d980_0 .net *"_ivl_30", 0 0, L_0x7fd82963bdd0;  1 drivers
v0x7fd82962da30_0 .net *"_ivl_33", 0 0, L_0x7fd82963bec0;  1 drivers
v0x7fd82962dae0_0 .net *"_ivl_34", 0 0, L_0x7fd82963bf60;  1 drivers
v0x7fd82962db90_0 .net *"_ivl_37", 0 0, L_0x7fd82963c010;  1 drivers
v0x7fd82962dc40_0 .net *"_ivl_38", 0 0, L_0x7fd82963c120;  1 drivers
L_0x7fd8297632d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd82962dcf0_0 .net/2u *"_ivl_42", 31 0, L_0x7fd8297632d8;  1 drivers
v0x7fd82962dda0_0 .net *"_ivl_47", 0 0, L_0x7fd82963c400;  1 drivers
v0x7fd82962de50_0 .net *"_ivl_49", 0 0, L_0x7fd82963c520;  1 drivers
v0x7fd82962dfe0_0 .net *"_ivl_50", 0 0, L_0x7fd82963c0b0;  1 drivers
v0x7fd82962e070_0 .net *"_ivl_53", 0 0, L_0x7fd82963c640;  1 drivers
v0x7fd82962e120_0 .net *"_ivl_54", 0 0, L_0x7fd82963c770;  1 drivers
v0x7fd82962e1d0_0 .net *"_ivl_56", 0 0, L_0x7fd82963c850;  1 drivers
v0x7fd82962e280_0 .net *"_ivl_59", 0 0, L_0x7fd82963c8c0;  1 drivers
v0x7fd82962e330_0 .net *"_ivl_6", 31 0, L_0x7fd82963b360;  1 drivers
v0x7fd82962e3e0_0 .net *"_ivl_61", 0 0, L_0x7fd82963c960;  1 drivers
v0x7fd82962e490_0 .net *"_ivl_62", 0 0, L_0x7fd82963caa0;  1 drivers
v0x7fd82962e540_0 .net *"_ivl_64", 0 0, L_0x7fd82963cbb0;  1 drivers
v0x7fd82962e5f0_0 .net *"_ivl_9", 0 0, L_0x7fd82963b4e0;  1 drivers
v0x7fd82962e6a0_0 .net "a", 31 0, L_0x7fd82963ab90;  alias, 1 drivers
v0x7fd82962e750_0 .net "alucontrol", 2 0, v0x7fd82962b0c0_0;  alias, 1 drivers
v0x7fd82962e830_0 .net "b", 31 0, L_0x7fd82963af50;  alias, 1 drivers
v0x7fd82962e8c0_0 .net "b40", 0 0, L_0x7fd82963b990;  1 drivers
v0x7fd82962e950_0 .net "condinvb", 31 0, L_0x7fd82963b2c0;  1 drivers
v0x7fd82962e9e0_0 .net "isAddSub", 0 0, L_0x7fd82963c1f0;  1 drivers
v0x7fd82962dee0_0 .var "result", 31 0;
v0x7fd82962ec70_0 .net "sum", 31 0, L_0x7fd82963b690;  1 drivers
v0x7fd82962ed00_0 .net "sum31", 0 0, L_0x7fd82963b7d0;  1 drivers
v0x7fd82962ed90_0 .net "v", 0 0, L_0x7fd82963cc60;  1 drivers
v0x7fd82962ee20_0 .net "zero", 0 0, L_0x7fd82963c320;  alias, 1 drivers
E_0x7fd82962d240/0 .event edge, v0x7fd82962b0c0_0, v0x7fd82962ec70_0, v0x7fd82962e6a0_0, v0x7fd82962e830_0;
E_0x7fd82962d240/1 .event edge, v0x7fd82962ed00_0, v0x7fd82962ed90_0, v0x7fd82962e8c0_0;
E_0x7fd82962d240 .event/or E_0x7fd82962d240/0, E_0x7fd82962d240/1;
L_0x7fd82963b130 .part v0x7fd82962b0c0_0, 0, 1;
L_0x7fd82963b2c0 .functor MUXZ 32, L_0x7fd82963af50, L_0x7fd82963b1d0, L_0x7fd82963b130, C4<>;
L_0x7fd82963b360 .arith/sum 32, L_0x7fd82963ab90, L_0x7fd82963b2c0;
L_0x7fd82963b4e0 .part v0x7fd82962b0c0_0, 0, 1;
L_0x7fd82963b580 .concat [ 1 31 0 0], L_0x7fd82963b4e0, L_0x7fd829763290;
L_0x7fd82963b690 .arith/sum 32, L_0x7fd82963b360, L_0x7fd82963b580;
L_0x7fd82963b7d0 .part L_0x7fd82963b690, 31, 1;
L_0x7fd82963b8f0 .part L_0x7fd82963af50, 0, 5;
L_0x7fd82963b990 .part L_0x7fd82963b8f0, 0, 1;
L_0x7fd82963bac0 .part v0x7fd82962b0c0_0, 2, 1;
L_0x7fd82963bbd0 .part v0x7fd82962b0c0_0, 1, 1;
L_0x7fd82963bec0 .part v0x7fd82962b0c0_0, 1, 1;
L_0x7fd82963c010 .part v0x7fd82962b0c0_0, 0, 1;
L_0x7fd82963c320 .cmp/eq 32, v0x7fd82962dee0_0, L_0x7fd8297632d8;
L_0x7fd82963c400 .part v0x7fd82962b0c0_0, 0, 1;
L_0x7fd82963c520 .part L_0x7fd82963ab90, 31, 1;
L_0x7fd82963c640 .part L_0x7fd82963af50, 31, 1;
L_0x7fd82963c8c0 .part L_0x7fd82963ab90, 31, 1;
L_0x7fd82963c960 .part L_0x7fd82963b690, 31, 1;
S_0x7fd82962eef0 .scope module, "alureg" "flopr" 4 378, 4 333 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7fd82962f0d0 .param/l "WIDTH" 0 4 333, +C4<00000000000000000000000000100000>;
v0x7fd82962f280_0 .net "clk", 0 0, v0x7fd829638370_0;  alias, 1 drivers
v0x7fd82962f360_0 .net "d", 31 0, v0x7fd82962dee0_0;  alias, 1 drivers
v0x7fd82962f3f0_0 .var "q", 31 0;
v0x7fd82962f480_0 .net "reset", 0 0, v0x7fd8296384d0_0;  alias, 1 drivers
E_0x7fd82962f250 .event posedge, v0x7fd82962c3a0_0, v0x7fd829629d60_0;
S_0x7fd82962f530 .scope module, "ext" "extend" 4 389, 4 9 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x7fd82962f7e0_0 .var "immext", 31 0;
v0x7fd82962f8a0_0 .net "immsrc", 1 0, v0x7fd82962ba40_0;  alias, 1 drivers
v0x7fd82962f960_0 .net "instr", 31 7, L_0x7fd82963a850;  1 drivers
v0x7fd82962fa10_0 .net "instr11_7", 11 7, L_0x7fd82963a3d0;  1 drivers
v0x7fd82962fac0_0 .net "instr11_8", 11 8, L_0x7fd82963a530;  1 drivers
v0x7fd82962fbb0_0 .net "instr19_12", 19 12, L_0x7fd82963a6f0;  1 drivers
v0x7fd82962fc60_0 .net "instr20", 0 0, L_0x7fd82963a130;  1 drivers
v0x7fd82962fd00_0 .net "instr30_21", 30 21, L_0x7fd82963a7b0;  1 drivers
v0x7fd82962fdb0_0 .net "instr30_25", 30 25, L_0x7fd82963a470;  1 drivers
v0x7fd82962fec0_0 .net "instr31", 0 0, L_0x7fd829639fb0;  1 drivers
v0x7fd82962ff60_0 .net "instr31_20", 31 20, L_0x7fd82963a1d0;  1 drivers
v0x7fd829630010_0 .net "instr31_25", 31 25, L_0x7fd82963a310;  1 drivers
v0x7fd8296300c0_0 .net "instr7", 0 0, L_0x7fd82963a050;  1 drivers
E_0x7fd82962f740/0 .event edge, v0x7fd82962ba40_0, v0x7fd82962fec0_0, v0x7fd82962ff60_0, v0x7fd829630010_0;
E_0x7fd82962f740/1 .event edge, v0x7fd82962fa10_0, v0x7fd8296300c0_0, v0x7fd82962fdb0_0, v0x7fd82962fac0_0;
E_0x7fd82962f740/2 .event edge, v0x7fd82962fbb0_0, v0x7fd82962fc60_0, v0x7fd82962fd00_0;
E_0x7fd82962f740 .event/or E_0x7fd82962f740/0, E_0x7fd82962f740/1, E_0x7fd82962f740/2;
L_0x7fd829639fb0 .part L_0x7fd82963a850, 24, 1;
L_0x7fd82963a050 .part L_0x7fd82963a850, 0, 1;
L_0x7fd82963a130 .part L_0x7fd82963a850, 13, 1;
L_0x7fd82963a1d0 .part L_0x7fd82963a850, 13, 12;
L_0x7fd82963a310 .part L_0x7fd82963a850, 18, 7;
L_0x7fd82963a3d0 .part L_0x7fd82963a850, 0, 5;
L_0x7fd82963a470 .part L_0x7fd82963a850, 18, 6;
L_0x7fd82963a530 .part L_0x7fd82963a850, 1, 4;
L_0x7fd82963a6f0 .part L_0x7fd82963a850, 5, 8;
L_0x7fd82963a7b0 .part L_0x7fd82963a850, 14, 10;
S_0x7fd8296301b0 .scope module, "instrreg" "flopr_en" 4 374, 4 323 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enabled";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x7fd829630370 .param/l "WIDTH" 0 4 323, +C4<00000000000000000000000000100000>;
v0x7fd8296304a0_0 .net "clk", 0 0, v0x7fd829638370_0;  alias, 1 drivers
v0x7fd829630530_0 .net "d", 31 0, L_0x7fd82963cf00;  alias, 1 drivers
v0x7fd8296305e0_0 .net "enabled", 0 0, v0x7fd82962b9a0_0;  alias, 1 drivers
v0x7fd8296306b0_0 .var "q", 31 0;
v0x7fd829630740_0 .net "reset", 0 0, v0x7fd8296384d0_0;  alias, 1 drivers
S_0x7fd8296308a0 .scope module, "oldpcreg" "flopr_en" 4 373, 4 323 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enabled";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x7fd829630a60 .param/l "WIDTH" 0 4 323, +C4<00000000000000000000000000100000>;
v0x7fd829630b60_0 .net "clk", 0 0, v0x7fd829638370_0;  alias, 1 drivers
v0x7fd829630c80_0 .net "d", 31 0, v0x7fd8296314a0_0;  alias, 1 drivers
v0x7fd829630d20_0 .net "enabled", 0 0, v0x7fd82962b9a0_0;  alias, 1 drivers
v0x7fd829630df0_0 .var "q", 31 0;
v0x7fd829630e80_0 .net "reset", 0 0, v0x7fd8296384d0_0;  alias, 1 drivers
S_0x7fd829630fb0 .scope module, "pcreg" "flopr_en" 4 380, 4 323 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enabled";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x7fd829631170 .param/l "WIDTH" 0 4 323, +C4<00000000000000000000000000100000>;
v0x7fd829631270_0 .net "clk", 0 0, v0x7fd829638370_0;  alias, 1 drivers
v0x7fd829631310_0 .net "d", 31 0, L_0x7fd829638f90;  alias, 1 drivers
v0x7fd8296313d0_0 .net "enabled", 0 0, L_0x7fd829638860;  alias, 1 drivers
v0x7fd8296314a0_0 .var "q", 31 0;
v0x7fd829631570_0 .net "reset", 0 0, v0x7fd8296384d0_0;  alias, 1 drivers
S_0x7fd8296316f0 .scope module, "rd1reg" "flopr" 4 370, 4 333 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7fd829630810 .param/l "WIDTH" 0 4 333, +C4<00000000000000000000000000100000>;
v0x7fd8296319f0_0 .net "clk", 0 0, v0x7fd829638370_0;  alias, 1 drivers
v0x7fd829631a80_0 .net "d", 31 0, L_0x7fd829639590;  alias, 1 drivers
v0x7fd829631b10_0 .var "q", 31 0;
v0x7fd829631ba0_0 .net "reset", 0 0, v0x7fd8296384d0_0;  alias, 1 drivers
S_0x7fd829631c50 .scope module, "rd2reg" "flopr" 4 371, 4 333 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7fd82962fb50 .param/l "WIDTH" 0 4 333, +C4<00000000000000000000000000100000>;
v0x7fd829631fd0_0 .net "clk", 0 0, v0x7fd829638370_0;  alias, 1 drivers
v0x7fd829632070_0 .net "d", 31 0, L_0x7fd829639bb0;  alias, 1 drivers
v0x7fd829632110_0 .var "q", 31 0;
v0x7fd8296321a0_0 .net "reset", 0 0, v0x7fd8296384d0_0;  alias, 1 drivers
S_0x7fd829632250 .scope module, "readdatareg" "flopr" 4 376, 4 333 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7fd829632410 .param/l "WIDTH" 0 4 333, +C4<00000000000000000000000000100000>;
v0x7fd829632590_0 .net "clk", 0 0, v0x7fd829638370_0;  alias, 1 drivers
v0x7fd829632730_0 .net "d", 31 0, L_0x7fd82963cf00;  alias, 1 drivers
v0x7fd8296327c0_0 .var "q", 31 0;
v0x7fd829632850_0 .net "reset", 0 0, v0x7fd8296384d0_0;  alias, 1 drivers
S_0x7fd8296328e0 .scope module, "resultmux" "mux3" 4 384, 4 295 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x7fd829630c40 .param/l "WIDTH" 0 4 295, +C4<00000000000000000000000000100000>;
v0x7fd829632b90_0 .net *"_ivl_1", 0 0, L_0x7fd829638d30;  1 drivers
v0x7fd829632c50_0 .net *"_ivl_3", 0 0, L_0x7fd829638e50;  1 drivers
v0x7fd829632d00_0 .net *"_ivl_4", 31 0, L_0x7fd829638ef0;  1 drivers
v0x7fd829632dc0_0 .net "d0", 31 0, v0x7fd82962f3f0_0;  alias, 1 drivers
v0x7fd829632e80_0 .net "d1", 31 0, v0x7fd8296327c0_0;  alias, 1 drivers
v0x7fd829632f50_0 .net "d2", 31 0, v0x7fd82962dee0_0;  alias, 1 drivers
v0x7fd829633020_0 .net "s", 1 0, v0x7fd82962bdb0_0;  alias, 1 drivers
v0x7fd8296330c0_0 .net "y", 31 0, L_0x7fd829638f90;  alias, 1 drivers
L_0x7fd829638d30 .part v0x7fd82962bdb0_0, 1, 1;
L_0x7fd829638e50 .part v0x7fd82962bdb0_0, 0, 1;
L_0x7fd829638ef0 .functor MUXZ 32, v0x7fd82962f3f0_0, v0x7fd8296327c0_0, L_0x7fd829638e50, C4<>;
L_0x7fd829638f90 .functor MUXZ 32, L_0x7fd829638ef0, v0x7fd82962dee0_0, L_0x7fd829638d30, C4<>;
S_0x7fd829633210 .scope module, "rf" "regfile" 4 387, 4 303 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x7fd8296334d0_0 .net *"_ivl_0", 31 0, L_0x7fd829639130;  1 drivers
v0x7fd829633570_0 .net *"_ivl_10", 6 0, L_0x7fd829639410;  1 drivers
L_0x7fd829763098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd829633610_0 .net *"_ivl_13", 1 0, L_0x7fd829763098;  1 drivers
L_0x7fd8297630e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd8296336b0_0 .net/2u *"_ivl_14", 31 0, L_0x7fd8297630e0;  1 drivers
v0x7fd829633760_0 .net *"_ivl_18", 31 0, L_0x7fd829639720;  1 drivers
L_0x7fd829763128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd829633850_0 .net *"_ivl_21", 26 0, L_0x7fd829763128;  1 drivers
L_0x7fd829763170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd829633900_0 .net/2u *"_ivl_22", 31 0, L_0x7fd829763170;  1 drivers
v0x7fd8296339b0_0 .net *"_ivl_24", 0 0, L_0x7fd829639840;  1 drivers
v0x7fd829633a50_0 .net *"_ivl_26", 31 0, L_0x7fd8296399a0;  1 drivers
v0x7fd829633b60_0 .net *"_ivl_28", 6 0, L_0x7fd829639a40;  1 drivers
L_0x7fd829763008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd829633c10_0 .net *"_ivl_3", 26 0, L_0x7fd829763008;  1 drivers
L_0x7fd8297631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd829633cc0_0 .net *"_ivl_31", 1 0, L_0x7fd8297631b8;  1 drivers
L_0x7fd829763200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd829633d70_0 .net/2u *"_ivl_32", 31 0, L_0x7fd829763200;  1 drivers
L_0x7fd829763050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd829633e20_0 .net/2u *"_ivl_4", 31 0, L_0x7fd829763050;  1 drivers
v0x7fd829633ed0_0 .net *"_ivl_6", 0 0, L_0x7fd829639210;  1 drivers
v0x7fd829633f70_0 .net *"_ivl_8", 31 0, L_0x7fd829639350;  1 drivers
v0x7fd829634020_0 .net "a1", 4 0, L_0x7fd829639cd0;  1 drivers
v0x7fd8296341b0_0 .net "a2", 4 0, L_0x7fd829639d70;  1 drivers
v0x7fd829634240_0 .net "a3", 4 0, L_0x7fd829639e10;  1 drivers
v0x7fd8296342f0_0 .net "clk", 0 0, v0x7fd829638370_0;  alias, 1 drivers
v0x7fd829634380_0 .net "rd1", 31 0, L_0x7fd829639590;  alias, 1 drivers
v0x7fd829634440_0 .net "rd2", 31 0, L_0x7fd829639bb0;  alias, 1 drivers
v0x7fd8296344d0 .array "rf", 0 31, 31 0;
v0x7fd829634560_0 .net "wd3", 31 0, L_0x7fd829638f90;  alias, 1 drivers
v0x7fd8296345f0_0 .net "we3", 0 0, v0x7fd82962bd20_0;  alias, 1 drivers
L_0x7fd829639130 .concat [ 5 27 0 0], L_0x7fd829639cd0, L_0x7fd829763008;
L_0x7fd829639210 .cmp/ne 32, L_0x7fd829639130, L_0x7fd829763050;
L_0x7fd829639350 .array/port v0x7fd8296344d0, L_0x7fd829639410;
L_0x7fd829639410 .concat [ 5 2 0 0], L_0x7fd829639cd0, L_0x7fd829763098;
L_0x7fd829639590 .functor MUXZ 32, L_0x7fd8297630e0, L_0x7fd829639350, L_0x7fd829639210, C4<>;
L_0x7fd829639720 .concat [ 5 27 0 0], L_0x7fd829639d70, L_0x7fd829763128;
L_0x7fd829639840 .cmp/ne 32, L_0x7fd829639720, L_0x7fd829763170;
L_0x7fd8296399a0 .array/port v0x7fd8296344d0, L_0x7fd829639a40;
L_0x7fd829639a40 .concat [ 5 2 0 0], L_0x7fd829639d70, L_0x7fd8297631b8;
L_0x7fd829639bb0 .functor MUXZ 32, L_0x7fd829763200, L_0x7fd8296399a0, L_0x7fd829639840, C4<>;
S_0x7fd829634700 .scope module, "srcamux" "mux3" 4 392, 4 295 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x7fd8296333d0 .param/l "WIDTH" 0 4 295, +C4<00000000000000000000000000100000>;
v0x7fd8296349d0_0 .net *"_ivl_1", 0 0, L_0x7fd82963a8f0;  1 drivers
v0x7fd829634a90_0 .net *"_ivl_3", 0 0, L_0x7fd82963aa10;  1 drivers
v0x7fd829634b40_0 .net *"_ivl_4", 31 0, L_0x7fd82963aab0;  1 drivers
v0x7fd829634c00_0 .net "d0", 31 0, v0x7fd8296314a0_0;  alias, 1 drivers
v0x7fd829634ca0_0 .net "d1", 31 0, v0x7fd829630df0_0;  alias, 1 drivers
v0x7fd829634d80_0 .net "d2", 31 0, v0x7fd829631b10_0;  alias, 1 drivers
v0x7fd829634e30_0 .net "s", 1 0, v0x7fd82962b6d0_0;  alias, 1 drivers
v0x7fd829634ee0_0 .net "y", 31 0, L_0x7fd82963ab90;  alias, 1 drivers
L_0x7fd82963a8f0 .part v0x7fd82962b6d0_0, 1, 1;
L_0x7fd82963aa10 .part v0x7fd82962b6d0_0, 0, 1;
L_0x7fd82963aab0 .functor MUXZ 32, v0x7fd8296314a0_0, v0x7fd829630df0_0, L_0x7fd82963aa10, C4<>;
L_0x7fd82963ab90 .functor MUXZ 32, L_0x7fd82963aab0, v0x7fd829631b10_0, L_0x7fd82963a8f0, C4<>;
S_0x7fd829635000 .scope module, "srcbmux" "mux3" 4 393, 4 295 0, S_0x7fd82962c630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x7fd8296351c0 .param/l "WIDTH" 0 4 295, +C4<00000000000000000000000000100000>;
v0x7fd8296352e0_0 .net *"_ivl_1", 0 0, L_0x7fd82963acb0;  1 drivers
v0x7fd8296353a0_0 .net *"_ivl_3", 0 0, L_0x7fd82963add0;  1 drivers
v0x7fd829635450_0 .net *"_ivl_4", 31 0, L_0x7fd82963ae70;  1 drivers
v0x7fd829635510_0 .net "d0", 31 0, v0x7fd829632110_0;  alias, 1 drivers
v0x7fd8296355f0_0 .net "d1", 31 0, v0x7fd82962f7e0_0;  alias, 1 drivers
L_0x7fd829763248 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fd8296356c0_0 .net "d2", 31 0, L_0x7fd829763248;  1 drivers
v0x7fd829635750_0 .net "s", 1 0, v0x7fd82962b780_0;  alias, 1 drivers
v0x7fd829635810_0 .net "y", 31 0, L_0x7fd82963af50;  alias, 1 drivers
L_0x7fd82963acb0 .part v0x7fd82962b780_0, 1, 1;
L_0x7fd82963add0 .part v0x7fd82962b780_0, 0, 1;
L_0x7fd82963ae70 .functor MUXZ 32, v0x7fd829632110_0, v0x7fd82962f7e0_0, L_0x7fd82963add0, C4<>;
L_0x7fd82963af50 .functor MUXZ 32, L_0x7fd82963ae70, L_0x7fd829763248, L_0x7fd82963acb0, C4<>;
    .scope S_0x7fd82962adf0;
T_0 ;
Ewait_0 .event/or E_0x7fd82962b060, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fd82962b180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %load/vec4 v0x7fd82962b2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7fd82962b0c0_0, 0, 3;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0x7fd82962b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fd82962b0c0_0, 0, 3;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fd82962b0c0_0, 0, 3;
T_0.12 ;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fd82962b0c0_0, 0, 3;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fd82962b0c0_0, 0, 3;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fd82962b0c0_0, 0, 3;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fd82962b0c0_0, 0, 3;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fd82962b0c0_0, 0, 3;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fd82962b0c0_0, 0, 3;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fd82962a310;
T_1 ;
Ewait_1 .event/or E_0x7fd82962ad80, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fd82962c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fd82962c430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %jmp T_1.13;
T_1.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.13;
T_1.3 ;
    %load/vec4 v0x7fd82962c310_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %jmp T_1.20;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.20;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.20;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.20;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.20;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.20;
T_1.20 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v0x7fd82962c310_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %jmp T_1.23;
T_1.21 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.23;
T_1.23 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd82962c280_0, 0, 4;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fd82962a310;
T_2 ;
Ewait_2 .event/or E_0x7fd82962ad40, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fd82962c310_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x7fd82962ba40_0, 0, 2;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962ba40_0, 0, 2;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd82962ba40_0, 0, 2;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x7fd82962ba40_0, 0, 2;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd82962ba40_0, 0, 2;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962ba40_0, 0, 2;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fd82962ba40_0, 0, 2;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fd82962a310;
T_3 ;
Ewait_3 .event/or E_0x7fd82962ad00, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd82962b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd82962bc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd82962bd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd82962baf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd82962b820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd82962b900_0, 0, 1;
    %load/vec4 v0x7fd82962c3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fd82962c430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd82962b820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd82962b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962b6d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd82962b780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962b640_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd82962bdb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd82962bc00_0, 0, 1;
    %jmp T_3.13;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd82962b6d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd82962b780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962b640_0, 0, 2;
    %jmp T_3.13;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd82962b6d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd82962b780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962b640_0, 0, 2;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962bdb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd82962b820_0, 0, 1;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd82962bdb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd82962bd20_0, 0, 1;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962bdb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd82962b820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd82962baf0_0, 0, 1;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd82962b6d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962b780_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd82962b640_0, 0, 2;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962bdb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd82962bd20_0, 0, 1;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd82962b6d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd82962b780_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd82962b640_0, 0, 2;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd82962b6d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd82962b780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962b640_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962bdb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd82962bc00_0, 0, 1;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd82962b6d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962b780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd82962b640_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd82962bdb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd82962b900_0, 0, 1;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd82962a310;
T_4 ;
    %wait E_0x7fd829613120;
    %load/vec4 v0x7fd82962c3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fd82962c280_0;
    %assign/vec4 v0x7fd82962c430_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd8296316f0;
T_5 ;
    %wait E_0x7fd82962f250;
    %load/vec4 v0x7fd829631ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd829631b10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fd829631a80_0;
    %assign/vec4 v0x7fd829631b10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd829631c50;
T_6 ;
    %wait E_0x7fd82962f250;
    %load/vec4 v0x7fd8296321a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd829632110_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fd829632070_0;
    %assign/vec4 v0x7fd829632110_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd8296308a0;
T_7 ;
    %wait E_0x7fd82962f250;
    %load/vec4 v0x7fd829630e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd829630df0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fd829630d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fd829630c80_0;
    %assign/vec4 v0x7fd829630df0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fd8296301b0;
T_8 ;
    %wait E_0x7fd82962f250;
    %load/vec4 v0x7fd829630740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd8296306b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fd8296305e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fd829630530_0;
    %assign/vec4 v0x7fd8296306b0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fd829632250;
T_9 ;
    %wait E_0x7fd82962f250;
    %load/vec4 v0x7fd829632850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd8296327c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fd829632730_0;
    %assign/vec4 v0x7fd8296327c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fd82962eef0;
T_10 ;
    %wait E_0x7fd82962f250;
    %load/vec4 v0x7fd82962f480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd82962f3f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fd82962f360_0;
    %assign/vec4 v0x7fd82962f3f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fd829630fb0;
T_11 ;
    %wait E_0x7fd82962f250;
    %load/vec4 v0x7fd829631570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd8296314a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fd8296313d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fd829631310_0;
    %assign/vec4 v0x7fd8296314a0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd829633210;
T_12 ;
    %wait E_0x7fd829613120;
    %load/vec4 v0x7fd8296345f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fd829634560_0;
    %load/vec4 v0x7fd829634240_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd8296344d0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fd82962f530;
T_13 ;
Ewait_4 .event/or E_0x7fd82962f740, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7fd82962f8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fd82962f7e0_0, 0, 32;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x7fd82962fec0_0;
    %replicate 20;
    %load/vec4 v0x7fd82962ff60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd82962f7e0_0, 0, 32;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x7fd82962fec0_0;
    %replicate 20;
    %load/vec4 v0x7fd829630010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd82962fa10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd82962f7e0_0, 0, 32;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x7fd82962fec0_0;
    %replicate 20;
    %load/vec4 v0x7fd8296300c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd82962fdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd82962fac0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fd82962f7e0_0, 0, 32;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x7fd82962fec0_0;
    %replicate 12;
    %load/vec4 v0x7fd82962fbb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd82962fc60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd82962fd00_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fd82962f7e0_0, 0, 32;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fd82962cfc0;
T_14 ;
Ewait_5 .event/or E_0x7fd82962d240, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7fd82962e750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fd82962dee0_0, 0, 32;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x7fd82962ec70_0;
    %store/vec4 v0x7fd82962dee0_0, 0, 32;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x7fd82962ec70_0;
    %store/vec4 v0x7fd82962dee0_0, 0, 32;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0x7fd82962e6a0_0;
    %load/vec4 v0x7fd82962e830_0;
    %and;
    %store/vec4 v0x7fd82962dee0_0, 0, 32;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x7fd82962e6a0_0;
    %load/vec4 v0x7fd82962e830_0;
    %or;
    %store/vec4 v0x7fd82962dee0_0, 0, 32;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x7fd82962e6a0_0;
    %load/vec4 v0x7fd82962e830_0;
    %xor;
    %store/vec4 v0x7fd82962dee0_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x7fd82962ed00_0;
    %pad/u 32;
    %load/vec4 v0x7fd82962ed90_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x7fd82962dee0_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x7fd82962e6a0_0;
    %ix/getv 4, v0x7fd82962e8c0_0;
    %shiftl 4;
    %store/vec4 v0x7fd82962dee0_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x7fd82962e6a0_0;
    %ix/getv 4, v0x7fd82962e8c0_0;
    %shiftr 4;
    %store/vec4 v0x7fd82962dee0_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fd8296179e0;
T_15 ;
    %vpi_call/w 4 423 "$readmemh", "riscvtest.txt", v0x7fd82961a850 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fd8296179e0;
T_16 ;
    %wait E_0x7fd829613120;
    %load/vec4 v0x7fd829629fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7fd829629ef0_0;
    %load/vec4 v0x7fd829629cb0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd82961a850, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fd8296192f0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd829638400_0, 0;
    %vpi_call/w 3 19 "$dumpfile", "riscvmulti.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd8296192f0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8296384d0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8296384d0_0, 0;
    %end;
    .thread T_17;
    .scope S_0x7fd8296192f0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd829638370_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd829638370_0, 0;
    %delay 5, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fd8296192f0;
T_19 ;
    %wait E_0x7fd829618c20;
    %load/vec4 v0x7fd829638240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fd8296381b0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fd8296382e0_0;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %vpi_call/w 3 36 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 37 "$display", "hash = %h", v0x7fd829638400_0 {0 0 0};
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7fd8296381b0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_19.4, 6;
    %vpi_call/w 3 40 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 41 "$finish" {0 0 0};
T_19.4 ;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fd8296192f0;
T_20 ;
    %wait E_0x7fd829618c20;
    %load/vec4 v0x7fd8296384d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7fd829638400_0;
    %load/vec4 v0x7fd829636290_0;
    %xor;
    %load/vec4 v0x7fd8296364c0_0;
    %xor;
    %store/vec4 v0x7fd829638400_0, 0, 32;
    %load/vec4 v0x7fd829638240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7fd829638400_0;
    %load/vec4 v0x7fd8296382e0_0;
    %xor;
    %store/vec4 v0x7fd829638400_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7fd829638400_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x7fd829638400_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x7fd829638400_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x7fd829638400_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x7fd829638400_0;
    %parti/s 1, 31, 6;
    %xor;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd829638400_0, 0, 32;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "riscv_testbench.sv";
    "riscvmulti.sv";
