<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='337'/>
<inh f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='189' c='llvm::MCRegisterInfo::DiffListIterator'/>
<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='587' ll='596'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='601'/>
<size>16</size>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='578'>//===----------------------------------------------------------------------===//
//                          Register List Iterators
//===----------------------------------------------------------------------===//

// MCRegisterInfo provides lists of super-registers, sub-registers, and
// aliasing registers. Use these iterator classes to traverse the lists.

/// MCSubRegIterator enumerates all sub-registers of Reg.
/// If IncludeSelf is set, Reg itself is included in the list.</doc>
<fun r='_ZN4llvm16MCSubRegIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb'/>
<use f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='82' c='_ZN4llvm12LivePhysRegs6addRegEt'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='251' c='_ZN4llvm24AggressiveAntiDepBreaker15GetPassthruRegsERNS_12MachineInstrERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='329' c='_ZN4llvm24AggressiveAntiDepBreaker13HandleLastUseEjjPKcS2_S2_'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='145' c='_ZN4llvm15DwarfExpression13addMachineRegERKNS_18TargetRegisterInfoENS_8RegisterEj'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='1878' c='_ZL28findHoistingInsertPosAndDepsPN4llvm17MachineBasicBlockEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERNS_8SmallSetINS_8RegisterELj4ESt4lessIS9_EEESD_'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='229' c='_ZN4llvm22CriticalAntiDepBreaker18PrescanInstructionERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='241' c='_ZN4llvm22CriticalAntiDepBreaker18PrescanInstructionERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='263' c='_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='296' c='_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/DeadMachineInstructionElim.cpp' l='169' c='_ZN12_GLOBAL__N_126DeadMachineInstructionElim15eliminateDeadMIERN4llvm15MachineFunctionE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1521' c='_ZL16UpdatePredRedefsRN4llvm12MachineInstrERNS_12LivePhysRegsE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1963' c='_ZN12_GLOBAL__N_111IfConverter22IfConvertDiamondCommonERNS0_6BBInfoES2_S2_jjbbbb'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1971' c='_ZN12_GLOBAL__N_111IfConverter22IfConvertDiamondCommonERNS0_6BBInfoES2_S2_jjbbbb'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='197' c='_ZN4llvm13LiveVariables18FindLastPartialDefENS_8RegisterERNS_8SmallSetIjLj4ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='220' c='_ZN4llvm13LiveVariables18FindLastPartialDefENS_8RegisterERNS_8SmallSetIjLj4ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='251' c='_ZN4llvm13LiveVariables16HandlePhysRegUseENS_8RegisterERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='263' c='_ZN4llvm13LiveVariables16HandlePhysRegUseENS_8RegisterERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='274' c='_ZN4llvm13LiveVariables16HandlePhysRegUseENS_8RegisterERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='290' c='_ZN4llvm13LiveVariables20FindLastRefOrPartRefENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='339' c='_ZN4llvm13LiveVariables17HandlePhysRegKillENS_8RegisterEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='353' c='_ZN4llvm13LiveVariables17HandlePhysRegKillENS_8RegisterEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='370' c='_ZN4llvm13LiveVariables17HandlePhysRegKillENS_8RegisterEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='390' c='_ZN4llvm13LiveVariables17HandlePhysRegKillENS_8RegisterEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='394' c='_ZN4llvm13LiveVariables17HandlePhysRegKillENS_8RegisterEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='448' c='_ZN4llvm13LiveVariables16HandlePhysRegDefENS_8RegisterEPNS_12MachineInstrERNS_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='452' c='_ZN4llvm13LiveVariables16HandlePhysRegDefENS_8RegisterEPNS_12MachineInstrERNS_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='463' c='_ZN4llvm13LiveVariables16HandlePhysRegDefENS_8RegisterEPNS_12MachineInstrERNS_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='474' c='_ZN4llvm13LiveVariables16HandlePhysRegDefENS_8RegisterEPNS_12MachineInstrERNS_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='491' c='_ZN4llvm13LiveVariables17UpdatePhysRegDefsERNS_12MachineInstrERNS_15SmallVectorImplIjEE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/MachineFrameInfo.cpp' l='131' c='_ZNK4llvm16MachineFrameInfo15getPristineRegsERKNS_15MachineFunctionE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='199' c='_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1446' c='_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='952' c='_ZN4llvm3rdf8Liveness10resetKillsEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='970' c='_ZN4llvm3rdf8Liveness10resetKillsEPNS_17MachineBasicBlockE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='212' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='340' c='_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj'/>
<size>16</size>
<use f='llvm/llvm/lib/MC/MCRegisterInfo.cpp' l='38' c='_ZNK4llvm14MCRegisterInfo9getSubRegENS_10MCRegisterEj'/>
<use f='llvm/llvm/lib/MC/MCRegisterInfo.cpp' l='50' c='_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_'/>
<size>16</size>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='104' c='_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='200' c='_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='209' c='_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='266' c='_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='334' c='_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='364' c='_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='267' c='_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='214' c='_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/ARM/Thumb2ITBlockPass.cpp' l='101' c='_ZL12TrackDefUsesPN4llvm12MachineInstrERNS_8SmallSetIjLj4ESt4lessIjEEES6_PKNS_18TargetRegisterInfoE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='272' c='_ZN4llvm18HexagonBlockRanges15expandToSubRegsENS0_11RegisterRefERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='358' c='_ZN4llvm18HexagonBlockRanges24computeInitialLiveRangesERNS0_13InstrIndexMapERSt3mapINS0_11RegisterRefENS0_9RangeListESt4lessIS4_ESaISt4pairIKS4_S5_EEE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp' l='449' c='_ZN12_GLOBAL__N_120HexagonCopyToCombine27findPotentialNewifiableTFRsERN4llvm17MachineBasicBlockE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='251' c='_ZL22getMax32BitSubRegisterjRKN4llvm18TargetRegisterInfoEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='311' c='_ZL15needsStackFrameRKN4llvm17MachineBasicBlockERKNS_9BitVectorERKNS_19HexagonRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='440' c='_ZNK4llvm20HexagonFrameLowering22findShrunkPrologEpilogERNS_15MachineFunctionERPNS_17MachineBasicBlockES5_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1627' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1659' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenMux.cpp' l='147' c='_ZNK12_GLOBAL__N_113HexagonGenMux10getSubRegsEjRN4llvm9BitVectorE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenMux.cpp' l='358' c='_ZN12_GLOBAL__N_113HexagonGenMux13genMuxInBlockERN4llvm17MachineBasicBlockE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2137' c='_ZNK4llvm16HexagonInstrInfo11isDependentERKNS_12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2142' c='_ZNK4llvm16HexagonInstrInfo11isDependentERKNS_12MachineInstrES3_'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='79' c='_ZN4llvm16HexagonMCChecker7initRegERKNS_6MCInstEjRjRb'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='81' c='_ZN4llvm16HexagonMCChecker7initRegERKNS_6MCInstEjRjRb'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='144' c='_ZN4llvm16HexagonMCChecker4initERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='146' c='_ZN4llvm16HexagonMCChecker4initERKNS_6MCInstE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3052' c='_ZNK4llvm17X86TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEPj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4379' c='_ZNK4llvm17X86TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<size>16</size>
