==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.473 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:74:72)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:74:89)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:74:106)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:74:153)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.51 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.02 seconds; current allocated memory: 642.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_4> at ../source/hls.cpp:86:19 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.5 seconds. CPU system time: 0.38 seconds. Elapsed time: 6.86 seconds; current allocated memory: 652.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 652.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 652.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 652.418 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 673.355 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_84_3'(../source/hls.cpp:84:18) and 'VITIS_LOOP_86_4'(../source/hls.cpp:86:19) in function 'convn_valid' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_81_2'(../source/hls.cpp:81:18) and 'VITIS_LOOP_84_3'(../source/hls.cpp:84:18) in function 'convn_valid' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_3' (../source/hls.cpp:84:18) in function 'convn_valid'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_2' (../source/hls.cpp:81:18) in function 'convn_valid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 673.844 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convn_valid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln88_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln88) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'.
WARNING: [HLS 200-880] The II Violation in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78.
WARNING: [HLS 200-880] The II Violation in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78.
WARNING: [HLS 200-880] The II Violation in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78.
WARNING: [HLS 200-880] The II Violation in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78.
WARNING: [HLS 200-880] The II Violation in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78.
WARNING: [HLS 200-880] The II Violation in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 24, loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'
WARNING: [HLS 200-871] Estimated clock period (2.692 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' consists of the following:
	'add' operation 10 bit of DSP[51] ('empty_11', ../source/hls.cpp:84) [44]  (1.696 ns)
	'mul' operation 10 bit of DSP[51] ('empty_12', ../source/hls.cpp:84) [45]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 674.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 674.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convn_valid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 674.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 674.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_84_3_VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_10ns_10ns_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_5s_5ns_5_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 674.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convn_valid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/in_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/in_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/in_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/out_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/out_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/out_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convn_valid' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'convn_valid/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convn_valid/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convn_valid/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
