
05.TIMER_n_SENSORS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b58  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  08007d08  08007d08  00017d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e4c  08007e4c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08007e4c  08007e4c  00017e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e54  08007e54  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e54  08007e54  00017e54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e58  08007e58  00017e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08007e5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00000da8  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000e10  20000e10  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   00018eb5  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000339d  00000000  00000000  00038f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001600  00000000  00000000  0003c330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000114c  00000000  00000000  0003d930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00027356  00000000  00000000  0003ea7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001ada0  00000000  00000000  00065dd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e7652  00000000  00000000  00080b72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006880  00000000  00000000  001681c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  0016ea44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007cf0 	.word	0x08007cf0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	08007cf0 	.word	0x08007cf0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b970 	b.w	8000d74 <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9e08      	ldr	r6, [sp, #32]
 8000ab2:	460d      	mov	r5, r1
 8000ab4:	4604      	mov	r4, r0
 8000ab6:	460f      	mov	r7, r1
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d14a      	bne.n	8000b52 <__udivmoddi4+0xa6>
 8000abc:	428a      	cmp	r2, r1
 8000abe:	4694      	mov	ip, r2
 8000ac0:	d965      	bls.n	8000b8e <__udivmoddi4+0xe2>
 8000ac2:	fab2 f382 	clz	r3, r2
 8000ac6:	b143      	cbz	r3, 8000ada <__udivmoddi4+0x2e>
 8000ac8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000acc:	f1c3 0220 	rsb	r2, r3, #32
 8000ad0:	409f      	lsls	r7, r3
 8000ad2:	fa20 f202 	lsr.w	r2, r0, r2
 8000ad6:	4317      	orrs	r7, r2
 8000ad8:	409c      	lsls	r4, r3
 8000ada:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000ade:	fa1f f58c 	uxth.w	r5, ip
 8000ae2:	fbb7 f1fe 	udiv	r1, r7, lr
 8000ae6:	0c22      	lsrs	r2, r4, #16
 8000ae8:	fb0e 7711 	mls	r7, lr, r1, r7
 8000aec:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000af0:	fb01 f005 	mul.w	r0, r1, r5
 8000af4:	4290      	cmp	r0, r2
 8000af6:	d90a      	bls.n	8000b0e <__udivmoddi4+0x62>
 8000af8:	eb1c 0202 	adds.w	r2, ip, r2
 8000afc:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b00:	f080 811c 	bcs.w	8000d3c <__udivmoddi4+0x290>
 8000b04:	4290      	cmp	r0, r2
 8000b06:	f240 8119 	bls.w	8000d3c <__udivmoddi4+0x290>
 8000b0a:	3902      	subs	r1, #2
 8000b0c:	4462      	add	r2, ip
 8000b0e:	1a12      	subs	r2, r2, r0
 8000b10:	b2a4      	uxth	r4, r4
 8000b12:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b16:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b1a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b1e:	fb00 f505 	mul.w	r5, r0, r5
 8000b22:	42a5      	cmp	r5, r4
 8000b24:	d90a      	bls.n	8000b3c <__udivmoddi4+0x90>
 8000b26:	eb1c 0404 	adds.w	r4, ip, r4
 8000b2a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b2e:	f080 8107 	bcs.w	8000d40 <__udivmoddi4+0x294>
 8000b32:	42a5      	cmp	r5, r4
 8000b34:	f240 8104 	bls.w	8000d40 <__udivmoddi4+0x294>
 8000b38:	4464      	add	r4, ip
 8000b3a:	3802      	subs	r0, #2
 8000b3c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b40:	1b64      	subs	r4, r4, r5
 8000b42:	2100      	movs	r1, #0
 8000b44:	b11e      	cbz	r6, 8000b4e <__udivmoddi4+0xa2>
 8000b46:	40dc      	lsrs	r4, r3
 8000b48:	2300      	movs	r3, #0
 8000b4a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d908      	bls.n	8000b68 <__udivmoddi4+0xbc>
 8000b56:	2e00      	cmp	r6, #0
 8000b58:	f000 80ed 	beq.w	8000d36 <__udivmoddi4+0x28a>
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b62:	4608      	mov	r0, r1
 8000b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b68:	fab3 f183 	clz	r1, r3
 8000b6c:	2900      	cmp	r1, #0
 8000b6e:	d149      	bne.n	8000c04 <__udivmoddi4+0x158>
 8000b70:	42ab      	cmp	r3, r5
 8000b72:	d302      	bcc.n	8000b7a <__udivmoddi4+0xce>
 8000b74:	4282      	cmp	r2, r0
 8000b76:	f200 80f8 	bhi.w	8000d6a <__udivmoddi4+0x2be>
 8000b7a:	1a84      	subs	r4, r0, r2
 8000b7c:	eb65 0203 	sbc.w	r2, r5, r3
 8000b80:	2001      	movs	r0, #1
 8000b82:	4617      	mov	r7, r2
 8000b84:	2e00      	cmp	r6, #0
 8000b86:	d0e2      	beq.n	8000b4e <__udivmoddi4+0xa2>
 8000b88:	e9c6 4700 	strd	r4, r7, [r6]
 8000b8c:	e7df      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000b8e:	b902      	cbnz	r2, 8000b92 <__udivmoddi4+0xe6>
 8000b90:	deff      	udf	#255	; 0xff
 8000b92:	fab2 f382 	clz	r3, r2
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	f040 8090 	bne.w	8000cbc <__udivmoddi4+0x210>
 8000b9c:	1a8a      	subs	r2, r1, r2
 8000b9e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ba2:	fa1f fe8c 	uxth.w	lr, ip
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	fbb2 f5f7 	udiv	r5, r2, r7
 8000bac:	fb07 2015 	mls	r0, r7, r5, r2
 8000bb0:	0c22      	lsrs	r2, r4, #16
 8000bb2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000bb6:	fb0e f005 	mul.w	r0, lr, r5
 8000bba:	4290      	cmp	r0, r2
 8000bbc:	d908      	bls.n	8000bd0 <__udivmoddi4+0x124>
 8000bbe:	eb1c 0202 	adds.w	r2, ip, r2
 8000bc2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x122>
 8000bc8:	4290      	cmp	r0, r2
 8000bca:	f200 80cb 	bhi.w	8000d64 <__udivmoddi4+0x2b8>
 8000bce:	4645      	mov	r5, r8
 8000bd0:	1a12      	subs	r2, r2, r0
 8000bd2:	b2a4      	uxth	r4, r4
 8000bd4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bd8:	fb07 2210 	mls	r2, r7, r0, r2
 8000bdc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000be0:	fb0e fe00 	mul.w	lr, lr, r0
 8000be4:	45a6      	cmp	lr, r4
 8000be6:	d908      	bls.n	8000bfa <__udivmoddi4+0x14e>
 8000be8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bec:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bf0:	d202      	bcs.n	8000bf8 <__udivmoddi4+0x14c>
 8000bf2:	45a6      	cmp	lr, r4
 8000bf4:	f200 80bb 	bhi.w	8000d6e <__udivmoddi4+0x2c2>
 8000bf8:	4610      	mov	r0, r2
 8000bfa:	eba4 040e 	sub.w	r4, r4, lr
 8000bfe:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c02:	e79f      	b.n	8000b44 <__udivmoddi4+0x98>
 8000c04:	f1c1 0720 	rsb	r7, r1, #32
 8000c08:	408b      	lsls	r3, r1
 8000c0a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c0e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c12:	fa05 f401 	lsl.w	r4, r5, r1
 8000c16:	fa20 f307 	lsr.w	r3, r0, r7
 8000c1a:	40fd      	lsrs	r5, r7
 8000c1c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c20:	4323      	orrs	r3, r4
 8000c22:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c26:	fa1f fe8c 	uxth.w	lr, ip
 8000c2a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c2e:	0c1c      	lsrs	r4, r3, #16
 8000c30:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c34:	fb08 f50e 	mul.w	r5, r8, lr
 8000c38:	42a5      	cmp	r5, r4
 8000c3a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c3e:	fa00 f001 	lsl.w	r0, r0, r1
 8000c42:	d90b      	bls.n	8000c5c <__udivmoddi4+0x1b0>
 8000c44:	eb1c 0404 	adds.w	r4, ip, r4
 8000c48:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c4c:	f080 8088 	bcs.w	8000d60 <__udivmoddi4+0x2b4>
 8000c50:	42a5      	cmp	r5, r4
 8000c52:	f240 8085 	bls.w	8000d60 <__udivmoddi4+0x2b4>
 8000c56:	f1a8 0802 	sub.w	r8, r8, #2
 8000c5a:	4464      	add	r4, ip
 8000c5c:	1b64      	subs	r4, r4, r5
 8000c5e:	b29d      	uxth	r5, r3
 8000c60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c64:	fb09 4413 	mls	r4, r9, r3, r4
 8000c68:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c6c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c70:	45a6      	cmp	lr, r4
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x1da>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c7c:	d26c      	bcs.n	8000d58 <__udivmoddi4+0x2ac>
 8000c7e:	45a6      	cmp	lr, r4
 8000c80:	d96a      	bls.n	8000d58 <__udivmoddi4+0x2ac>
 8000c82:	3b02      	subs	r3, #2
 8000c84:	4464      	add	r4, ip
 8000c86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8a:	fba3 9502 	umull	r9, r5, r3, r2
 8000c8e:	eba4 040e 	sub.w	r4, r4, lr
 8000c92:	42ac      	cmp	r4, r5
 8000c94:	46c8      	mov	r8, r9
 8000c96:	46ae      	mov	lr, r5
 8000c98:	d356      	bcc.n	8000d48 <__udivmoddi4+0x29c>
 8000c9a:	d053      	beq.n	8000d44 <__udivmoddi4+0x298>
 8000c9c:	b156      	cbz	r6, 8000cb4 <__udivmoddi4+0x208>
 8000c9e:	ebb0 0208 	subs.w	r2, r0, r8
 8000ca2:	eb64 040e 	sbc.w	r4, r4, lr
 8000ca6:	fa04 f707 	lsl.w	r7, r4, r7
 8000caa:	40ca      	lsrs	r2, r1
 8000cac:	40cc      	lsrs	r4, r1
 8000cae:	4317      	orrs	r7, r2
 8000cb0:	e9c6 7400 	strd	r7, r4, [r6]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbc:	f1c3 0120 	rsb	r1, r3, #32
 8000cc0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cc4:	fa20 f201 	lsr.w	r2, r0, r1
 8000cc8:	fa25 f101 	lsr.w	r1, r5, r1
 8000ccc:	409d      	lsls	r5, r3
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd4:	fa1f fe8c 	uxth.w	lr, ip
 8000cd8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cdc:	fb07 1510 	mls	r5, r7, r0, r1
 8000ce0:	0c11      	lsrs	r1, r2, #16
 8000ce2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ce6:	fb00 f50e 	mul.w	r5, r0, lr
 8000cea:	428d      	cmp	r5, r1
 8000cec:	fa04 f403 	lsl.w	r4, r4, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x258>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cfa:	d22f      	bcs.n	8000d5c <__udivmoddi4+0x2b0>
 8000cfc:	428d      	cmp	r5, r1
 8000cfe:	d92d      	bls.n	8000d5c <__udivmoddi4+0x2b0>
 8000d00:	3802      	subs	r0, #2
 8000d02:	4461      	add	r1, ip
 8000d04:	1b49      	subs	r1, r1, r5
 8000d06:	b292      	uxth	r2, r2
 8000d08:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d0c:	fb07 1115 	mls	r1, r7, r5, r1
 8000d10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d14:	fb05 f10e 	mul.w	r1, r5, lr
 8000d18:	4291      	cmp	r1, r2
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x282>
 8000d1c:	eb1c 0202 	adds.w	r2, ip, r2
 8000d20:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d24:	d216      	bcs.n	8000d54 <__udivmoddi4+0x2a8>
 8000d26:	4291      	cmp	r1, r2
 8000d28:	d914      	bls.n	8000d54 <__udivmoddi4+0x2a8>
 8000d2a:	3d02      	subs	r5, #2
 8000d2c:	4462      	add	r2, ip
 8000d2e:	1a52      	subs	r2, r2, r1
 8000d30:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d34:	e738      	b.n	8000ba8 <__udivmoddi4+0xfc>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e708      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000d3c:	4639      	mov	r1, r7
 8000d3e:	e6e6      	b.n	8000b0e <__udivmoddi4+0x62>
 8000d40:	4610      	mov	r0, r2
 8000d42:	e6fb      	b.n	8000b3c <__udivmoddi4+0x90>
 8000d44:	4548      	cmp	r0, r9
 8000d46:	d2a9      	bcs.n	8000c9c <__udivmoddi4+0x1f0>
 8000d48:	ebb9 0802 	subs.w	r8, r9, r2
 8000d4c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d50:	3b01      	subs	r3, #1
 8000d52:	e7a3      	b.n	8000c9c <__udivmoddi4+0x1f0>
 8000d54:	4645      	mov	r5, r8
 8000d56:	e7ea      	b.n	8000d2e <__udivmoddi4+0x282>
 8000d58:	462b      	mov	r3, r5
 8000d5a:	e794      	b.n	8000c86 <__udivmoddi4+0x1da>
 8000d5c:	4640      	mov	r0, r8
 8000d5e:	e7d1      	b.n	8000d04 <__udivmoddi4+0x258>
 8000d60:	46d0      	mov	r8, sl
 8000d62:	e77b      	b.n	8000c5c <__udivmoddi4+0x1b0>
 8000d64:	3d02      	subs	r5, #2
 8000d66:	4462      	add	r2, ip
 8000d68:	e732      	b.n	8000bd0 <__udivmoddi4+0x124>
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e70a      	b.n	8000b84 <__udivmoddi4+0xd8>
 8000d6e:	4464      	add	r4, ip
 8000d70:	3802      	subs	r0, #2
 8000d72:	e742      	b.n	8000bfa <__udivmoddi4+0x14e>

08000d74 <__aeabi_idiv0>:
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop

08000d78 <DHT11_main>:
extern volatile int TDHT11_timer_counter;

void DHT11_main(void);

void DHT11_main(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
	uint8_t i_RH, d_RH, i_Tmp, d_Tmp;
	
	// HAL_TIM_Base_Start_IT(&htim2);
	DHT11_Init();
 8000d7e:	f000 f877 	bl	8000e70 <DHT11_Init>
	
	while(1)
	{
		DHT11_trriger();
 8000d82:	f000 f885 	bl	8000e90 <DHT11_trriger>
		DHT11_DataLine_Input();
 8000d86:	f000 f899 	bl	8000ebc <DHT11_DataLine_Input>
		DHT11_dumi_read();
 8000d8a:	f000 f907 	bl	8000f9c <DHT11_dumi_read>
		
		i_RH = DHT11_rx_Data();
 8000d8e:	f000 f8cf 	bl	8000f30 <DHT11_rx_Data>
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
		d_RH = DHT11_rx_Data();
 8000d96:	f000 f8cb 	bl	8000f30 <DHT11_rx_Data>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71bb      	strb	r3, [r7, #6]
		i_Tmp = DHT11_rx_Data();
 8000d9e:	f000 f8c7 	bl	8000f30 <DHT11_rx_Data>
 8000da2:	4603      	mov	r3, r0
 8000da4:	717b      	strb	r3, [r7, #5]
		d_Tmp = DHT11_rx_Data();
 8000da6:	f000 f8c3 	bl	8000f30 <DHT11_rx_Data>
 8000daa:	4603      	mov	r3, r0
 8000dac:	713b      	strb	r3, [r7, #4]
		
		DHT11_DataLine_Output();
 8000dae:	f000 f8a1 	bl	8000ef4 <DHT11_DataLine_Output>
		HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000db2:	2201      	movs	r2, #1
 8000db4:	2101      	movs	r1, #1
 8000db6:	4809      	ldr	r0, [pc, #36]	; (8000ddc <DHT11_main+0x64>)
 8000db8:	f002 f9ae 	bl	8003118 <HAL_GPIO_WritePin>
		printf("[Tmp]%d\n",(int)i_Tmp);
 8000dbc:	797b      	ldrb	r3, [r7, #5]
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4807      	ldr	r0, [pc, #28]	; (8000de0 <DHT11_main+0x68>)
 8000dc2:	f005 feed 	bl	8006ba0 <iprintf>
		printf("[Wet]%d\n",(int)i_RH);
 8000dc6:	79fb      	ldrb	r3, [r7, #7]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	4806      	ldr	r0, [pc, #24]	; (8000de4 <DHT11_main+0x6c>)
 8000dcc:	f005 fee8 	bl	8006ba0 <iprintf>

		// FND_Update(i_Tmp*100 + i_RH);
		HAL_Delay(1500);
 8000dd0:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000dd4:	f001 faec 	bl	80023b0 <HAL_Delay>
		DHT11_trriger();
 8000dd8:	e7d3      	b.n	8000d82 <DHT11_main+0xa>
 8000dda:	bf00      	nop
 8000ddc:	40020000 	.word	0x40020000
 8000de0:	08007d08 	.word	0x08007d08
 8000de4:	08007d14 	.word	0x08007d14

08000de8 <DHT11_processing>:
	}
	
}

void DHT11_processing(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b086      	sub	sp, #24
 8000dec:	af00      	add	r7, sp, #0
	uint8_t i_RH, d_RH, i_Tmp, d_Tmp;
	char lcd_buff[20];

	DHT11_trriger();
 8000dee:	f000 f84f 	bl	8000e90 <DHT11_trriger>
	DHT11_DataLine_Input();
 8000df2:	f000 f863 	bl	8000ebc <DHT11_DataLine_Input>
	DHT11_dumi_read();
 8000df6:	f000 f8d1 	bl	8000f9c <DHT11_dumi_read>

	i_RH = DHT11_rx_Data();
 8000dfa:	f000 f899 	bl	8000f30 <DHT11_rx_Data>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	75fb      	strb	r3, [r7, #23]
	d_RH = DHT11_rx_Data();
 8000e02:	f000 f895 	bl	8000f30 <DHT11_rx_Data>
 8000e06:	4603      	mov	r3, r0
 8000e08:	75bb      	strb	r3, [r7, #22]
	i_Tmp = DHT11_rx_Data();
 8000e0a:	f000 f891 	bl	8000f30 <DHT11_rx_Data>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	757b      	strb	r3, [r7, #21]
	d_Tmp = DHT11_rx_Data();
 8000e12:	f000 f88d 	bl	8000f30 <DHT11_rx_Data>
 8000e16:	4603      	mov	r3, r0
 8000e18:	753b      	strb	r3, [r7, #20]

	DHT11_DataLine_Output();
 8000e1a:	f000 f86b 	bl	8000ef4 <DHT11_DataLine_Output>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000e1e:	2201      	movs	r2, #1
 8000e20:	2101      	movs	r1, #1
 8000e22:	480f      	ldr	r0, [pc, #60]	; (8000e60 <DHT11_processing+0x78>)
 8000e24:	f002 f978 	bl	8003118 <HAL_GPIO_WritePin>
	printf("[Tmp]%d\n",(int)i_Tmp);
 8000e28:	7d7b      	ldrb	r3, [r7, #21]
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	480d      	ldr	r0, [pc, #52]	; (8000e64 <DHT11_processing+0x7c>)
 8000e2e:	f005 feb7 	bl	8006ba0 <iprintf>
	printf("[Wet]%d\n",(int)i_RH);
 8000e32:	7dfb      	ldrb	r3, [r7, #23]
 8000e34:	4619      	mov	r1, r3
 8000e36:	480c      	ldr	r0, [pc, #48]	; (8000e68 <DHT11_processing+0x80>)
 8000e38:	f005 feb2 	bl	8006ba0 <iprintf>

	sprintf(lcd_buff, "[Tmp]%d [Wet]%d", (int)i_Tmp, (int)i_RH);
 8000e3c:	7d7a      	ldrb	r2, [r7, #21]
 8000e3e:	7dfb      	ldrb	r3, [r7, #23]
 8000e40:	4638      	mov	r0, r7
 8000e42:	490a      	ldr	r1, [pc, #40]	; (8000e6c <DHT11_processing+0x84>)
 8000e44:	f005 ff1a 	bl	8006c7c <siprintf>
	move_cursor(0,0);
 8000e48:	2100      	movs	r1, #0
 8000e4a:	2000      	movs	r0, #0
 8000e4c:	f000 f95a 	bl	8001104 <move_cursor>
	lcd_string(lcd_buff);
 8000e50:	463b      	mov	r3, r7
 8000e52:	4618      	mov	r0, r3
 8000e54:	f000 f941 	bl	80010da <lcd_string>
}
 8000e58:	bf00      	nop
 8000e5a:	3718      	adds	r7, #24
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	40020000 	.word	0x40020000
 8000e64:	08007d08 	.word	0x08007d08
 8000e68:	08007d14 	.word	0x08007d14
 8000e6c:	08007d20 	.word	0x08007d20

08000e70 <DHT11_Init>:
void DHT11_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2101      	movs	r1, #1
 8000e78:	4804      	ldr	r0, [pc, #16]	; (8000e8c <DHT11_Init+0x1c>)
 8000e7a:	f002 f94d 	bl	8003118 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 8000e7e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000e82:	f001 fa95 	bl	80023b0 <HAL_Delay>
	return;
 8000e86:	bf00      	nop
}
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40020000 	.word	0x40020000

08000e90 <DHT11_trriger>:


void DHT11_trriger(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_RESET);
 8000e94:	2200      	movs	r2, #0
 8000e96:	2101      	movs	r1, #1
 8000e98:	4807      	ldr	r0, [pc, #28]	; (8000eb8 <DHT11_trriger+0x28>)
 8000e9a:	f002 f93d 	bl	8003118 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000e9e:	2014      	movs	r0, #20
 8000ea0:	f001 fa86 	bl	80023b0 <HAL_Delay>
	
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	4803      	ldr	r0, [pc, #12]	; (8000eb8 <DHT11_trriger+0x28>)
 8000eaa:	f002 f935 	bl	8003118 <HAL_GPIO_WritePin>
	delay_us(7);
 8000eae:	2007      	movs	r0, #7
 8000eb0:	f000 f980 	bl	80011b4 <delay_us>
	return;
 8000eb4:	bf00      	nop
}
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	40020000 	.word	0x40020000

08000ebc <DHT11_DataLine_Input>:


void DHT11_DataLine_Input(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec2:	1d3b      	adds	r3, r7, #4
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
 8000ece:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pin : PH0 */
  GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;			//Change Output to Input
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000edc:	1d3b      	adds	r3, r7, #4
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4803      	ldr	r0, [pc, #12]	; (8000ef0 <DHT11_DataLine_Input+0x34>)
 8000ee2:	f001 ff55 	bl	8002d90 <HAL_GPIO_Init>
	
	return;
 8000ee6:	bf00      	nop
}
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40020000 	.word	0x40020000

08000ef4 <DHT11_DataLine_Output>:


void DHT11_DataLine_Output(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efa:	1d3b      	adds	r3, r7, #4
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]
 8000f06:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pin : PH0 */
  GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;			//Change Input to Output 
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f14:	2300      	movs	r3, #0
 8000f16:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000f18:	1d3b      	adds	r3, r7, #4
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4803      	ldr	r0, [pc, #12]	; (8000f2c <DHT11_DataLine_Output+0x38>)
 8000f1e:	f001 ff37 	bl	8002d90 <HAL_GPIO_Init>
	
	return;
 8000f22:	bf00      	nop
}
 8000f24:	3718      	adds	r7, #24
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40020000 	.word	0x40020000

08000f30 <DHT11_rx_Data>:


uint8_t DHT11_rx_Data(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
	uint8_t rx_data = 0;
 8000f36:	2300      	movs	r3, #0
 8000f38:	71fb      	strb	r3, [r7, #7]
	
	for(int i = 0; i < 8; i++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	603b      	str	r3, [r7, #0]
 8000f3e:	e023      	b.n	8000f88 <DHT11_rx_Data+0x58>
	{
		//when Input Data == 0
		while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f40:	bf00      	nop
 8000f42:	2101      	movs	r1, #1
 8000f44:	4814      	ldr	r0, [pc, #80]	; (8000f98 <DHT11_rx_Data+0x68>)
 8000f46:	f002 f8cf 	bl	80030e8 <HAL_GPIO_ReadPin>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d0f8      	beq.n	8000f42 <DHT11_rx_Data+0x12>
#if 1
		delay_us(40);
 8000f50:	2028      	movs	r0, #40	; 0x28
 8000f52:	f000 f92f 	bl	80011b4 <delay_us>
#else  // org
		delay_us(16);
#endif
		rx_data<<=1;
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	71fb      	strb	r3, [r7, #7]
		
		//when Input Data == 1
		if(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN))
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	480e      	ldr	r0, [pc, #56]	; (8000f98 <DHT11_rx_Data+0x68>)
 8000f60:	f002 f8c2 	bl	80030e8 <HAL_GPIO_ReadPin>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d003      	beq.n	8000f72 <DHT11_rx_Data+0x42>
		{
			rx_data |= 1;
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	71fb      	strb	r3, [r7, #7]
		}
		while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f72:	bf00      	nop
 8000f74:	2101      	movs	r1, #1
 8000f76:	4808      	ldr	r0, [pc, #32]	; (8000f98 <DHT11_rx_Data+0x68>)
 8000f78:	f002 f8b6 	bl	80030e8 <HAL_GPIO_ReadPin>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d0f8      	beq.n	8000f74 <DHT11_rx_Data+0x44>
	for(int i = 0; i < 8; i++)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	3301      	adds	r3, #1
 8000f86:	603b      	str	r3, [r7, #0]
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	2b07      	cmp	r3, #7
 8000f8c:	ddd8      	ble.n	8000f40 <DHT11_rx_Data+0x10>
	}
	return rx_data;
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40020000 	.word	0x40020000

08000f9c <DHT11_dumi_read>:


void DHT11_dumi_read(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000fa0:	bf00      	nop
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	480b      	ldr	r0, [pc, #44]	; (8000fd4 <DHT11_dumi_read+0x38>)
 8000fa6:	f002 f89f 	bl	80030e8 <HAL_GPIO_ReadPin>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d0f8      	beq.n	8000fa2 <DHT11_dumi_read+0x6>
	while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000fb0:	bf00      	nop
 8000fb2:	2101      	movs	r1, #1
 8000fb4:	4807      	ldr	r0, [pc, #28]	; (8000fd4 <DHT11_dumi_read+0x38>)
 8000fb6:	f002 f897 	bl	80030e8 <HAL_GPIO_ReadPin>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d0f8      	beq.n	8000fb2 <DHT11_dumi_read+0x16>
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000fc0:	bf00      	nop
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	4803      	ldr	r0, [pc, #12]	; (8000fd4 <DHT11_dumi_read+0x38>)
 8000fc6:	f002 f88f 	bl	80030e8 <HAL_GPIO_ReadPin>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d0f8      	beq.n	8000fc2 <DHT11_dumi_read+0x26>
	return;
 8000fd0:	bf00      	nop
}
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40020000 	.word	0x40020000

08000fd8 <lcd_command>:
		HAL_Delay(500);
	}
}

void lcd_command(uint8_t command)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af02      	add	r7, sp, #8
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	f023 030f 	bic.w	r3, r3, #15
 8000fe8:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command<<4) & 0xf0;
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	011b      	lsls	r3, r3, #4
 8000fee:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	f043 030c 	orr.w	r3, r3, #12
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
 8000ffc:	f043 0308 	orr.w	r3, r3, #8
 8001000:	b2db      	uxtb	r3, r3
 8001002:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8001004:	7bbb      	ldrb	r3, [r7, #14]
 8001006:	f043 030c 	orr.w	r3, r3, #12
 800100a:	b2db      	uxtb	r3, r3
 800100c:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 800100e:	7bbb      	ldrb	r3, [r7, #14]
 8001010:	f043 0308 	orr.w	r3, r3, #8
 8001014:	b2db      	uxtb	r3, r3
 8001016:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8001018:	bf00      	nop
 800101a:	f107 0208 	add.w	r2, r7, #8
 800101e:	2364      	movs	r3, #100	; 0x64
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	2304      	movs	r3, #4
 8001024:	214e      	movs	r1, #78	; 0x4e
 8001026:	4805      	ldr	r0, [pc, #20]	; (800103c <lcd_command+0x64>)
 8001028:	f002 f9d4 	bl	80033d4 <HAL_I2C_Master_Transmit>
 800102c:	4603      	mov	r3, r0
			i2c_buffer, 4, 100)!=HAL_OK){
 800102e:	2b00      	cmp	r3, #0
 8001030:	d1f3      	bne.n	800101a <lcd_command+0x42>
		//HAL_Delay(1);
	}
	return;
 8001032:	bf00      	nop
}
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	200002ac 	.word	0x200002ac

08001040 <lcd_data>:

// 1 byte write
void lcd_data(uint8_t data)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af02      	add	r7, sp, #8
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	f023 030f 	bic.w	r3, r3, #15
 8001050:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data<<4) & 0xf0;
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	011b      	lsls	r3, r3, #4
 8001056:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	f043 030d 	orr.w	r3, r3, #13
 800105e:	b2db      	uxtb	r3, r3
 8001060:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 8001062:	7bfb      	ldrb	r3, [r7, #15]
 8001064:	f043 0309 	orr.w	r3, r3, #9
 8001068:	b2db      	uxtb	r3, r3
 800106a:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 800106c:	7bbb      	ldrb	r3, [r7, #14]
 800106e:	f043 030d 	orr.w	r3, r3, #13
 8001072:	b2db      	uxtb	r3, r3
 8001074:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 8001076:	7bbb      	ldrb	r3, [r7, #14]
 8001078:	f043 0309 	orr.w	r3, r3, #9
 800107c:	b2db      	uxtb	r3, r3
 800107e:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8001080:	bf00      	nop
 8001082:	f107 0208 	add.w	r2, r7, #8
 8001086:	2364      	movs	r3, #100	; 0x64
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	2304      	movs	r3, #4
 800108c:	214e      	movs	r1, #78	; 0x4e
 800108e:	4805      	ldr	r0, [pc, #20]	; (80010a4 <lcd_data+0x64>)
 8001090:	f002 f9a0 	bl	80033d4 <HAL_I2C_Master_Transmit>
 8001094:	4603      	mov	r3, r0
			i2c_buffer, 4, 100)!=HAL_OK){
 8001096:	2b00      	cmp	r3, #0
 8001098:	d1f3      	bne.n	8001082 <lcd_data+0x42>
		//HAL_Delay(1);
	}
	return;
 800109a:	bf00      	nop
}
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	200002ac 	.word	0x200002ac

080010a8 <i2c_lcd_init>:
// lcd 
void i2c_lcd_init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0

	lcd_command(0x33);
 80010ac:	2033      	movs	r0, #51	; 0x33
 80010ae:	f7ff ff93 	bl	8000fd8 <lcd_command>
	lcd_command(0x32);
 80010b2:	2032      	movs	r0, #50	; 0x32
 80010b4:	f7ff ff90 	bl	8000fd8 <lcd_command>
	lcd_command(0x28);	//Function Set 4-bit mode
 80010b8:	2028      	movs	r0, #40	; 0x28
 80010ba:	f7ff ff8d 	bl	8000fd8 <lcd_command>
	lcd_command(DISPLAY_ON);
 80010be:	200c      	movs	r0, #12
 80010c0:	f7ff ff8a 	bl	8000fd8 <lcd_command>
	lcd_command(0x06);	//Entry mode set
 80010c4:	2006      	movs	r0, #6
 80010c6:	f7ff ff87 	bl	8000fd8 <lcd_command>
	lcd_command(CLEAR_DISPLAY);
 80010ca:	2001      	movs	r0, #1
 80010cc:	f7ff ff84 	bl	8000fd8 <lcd_command>
	HAL_Delay(2);
 80010d0:	2002      	movs	r0, #2
 80010d2:	f001 f96d 	bl	80023b0 <HAL_Delay>
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}

080010da <lcd_string>:

// null   string LCD 
void lcd_string(uint8_t *str)
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	b082      	sub	sp, #8
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
	while(*str)
 80010e2:	e006      	b.n	80010f2 <lcd_string+0x18>
	{
		lcd_data(*str++);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	1c5a      	adds	r2, r3, #1
 80010e8:	607a      	str	r2, [r7, #4]
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ffa7 	bl	8001040 <lcd_data>
	while(*str)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d1f4      	bne.n	80010e4 <lcd_string+0xa>
	}
}
 80010fa:	bf00      	nop
 80010fc:	bf00      	nop
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <move_cursor>:

//  ,col   
void move_cursor(uint8_t row, uint8_t column)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	460a      	mov	r2, r1
 800110e:	71fb      	strb	r3, [r7, #7]
 8001110:	4613      	mov	r3, r2
 8001112:	71bb      	strb	r3, [r7, #6]
	lcd_command(0x80 | row<<6 | column);
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	019b      	lsls	r3, r3, #6
 8001118:	b2da      	uxtb	r2, r3
 800111a:	79bb      	ldrb	r3, [r7, #6]
 800111c:	4313      	orrs	r3, r2
 800111e:	b2db      	uxtb	r3, r3
 8001120:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001124:	b2db      	uxtb	r3, r3
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff ff56 	bl	8000fd8 <lcd_command>
	return;
 800112c:	bf00      	nop
}
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <HAL_SYSTICK_Handler>:
// call by SysTick_Handler of stm3244xx_it.c
// ARM default timer
// enter here every 1ms
volatile int t1ms_counter = 0; // volatile : ??? ?? ? ?
void HAL_SYSTICK_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
	t1ms_counter++;
 8001138:	4b04      	ldr	r3, [pc, #16]	; (800114c <HAL_SYSTICK_Handler+0x18>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	3301      	adds	r3, #1
 800113e:	4a03      	ldr	r2, [pc, #12]	; (800114c <HAL_SYSTICK_Handler+0x18>)
 8001140:	6013      	str	r3, [r2, #0]
}
 8001142:	bf00      	nop
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	20000970 	.word	0x20000970

08001150 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for CUSTOM printf
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8001158:	1d39      	adds	r1, r7, #4
 800115a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800115e:	2201      	movs	r2, #1
 8001160:	4803      	ldr	r0, [pc, #12]	; (8001170 <__io_putchar+0x20>)
 8001162:	f004 f92e 	bl	80053c2 <HAL_UART_Transmit>

  return ch;
 8001166:	687b      	ldr	r3, [r7, #4]
}
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	200003d8 	.word	0x200003d8

08001174 <HAL_TIM_PeriodElapsedCallback>:
  * @retval None
  */
volatile int TIM10_10ms_counter = 0;
volatile int TIM10_10ms_ultrasonic = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM10)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a09      	ldr	r2, [pc, #36]	; (80011a8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d109      	bne.n	800119a <HAL_TIM_PeriodElapsedCallback+0x26>
	{
		TIM10_10ms_counter++;
 8001186:	4b09      	ldr	r3, [pc, #36]	; (80011ac <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	3301      	adds	r3, #1
 800118c:	4a07      	ldr	r2, [pc, #28]	; (80011ac <HAL_TIM_PeriodElapsedCallback+0x38>)
 800118e:	6013      	str	r3, [r2, #0]
		TIM10_10ms_ultrasonic++;
 8001190:	4b07      	ldr	r3, [pc, #28]	; (80011b0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	3301      	adds	r3, #1
 8001196:	4a06      	ldr	r2, [pc, #24]	; (80011b0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001198:	6013      	str	r3, [r2, #0]
	}
}
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	40014400 	.word	0x40014400
 80011ac:	20000974 	.word	0x20000974
 80011b0:	20000978 	.word	0x20000978

080011b4 <delay_us>:

void delay_us(unsigned long us)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim11, 0);
 80011bc:	4b08      	ldr	r3, [pc, #32]	; (80011e0 <delay_us+0x2c>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2200      	movs	r2, #0
 80011c2:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim11) < us); // ?  ????? us  ???? ?? ????? ?????  
 80011c4:	bf00      	nop
 80011c6:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <delay_us+0x2c>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d8f9      	bhi.n	80011c6 <delay_us+0x12>
}
 80011d2:	bf00      	nop
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	20000390 	.word	0x20000390

080011e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e8:	f001 f870 	bl	80022cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ec:	f000 f842 	bl	8001274 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f0:	f000 fa56 	bl	80016a0 <MX_GPIO_Init>
  MX_ETH_Init();
 80011f4:	f000 f8a8 	bl	8001348 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80011f8:	f000 f9d0 	bl	800159c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80011fc:	f000 fa22 	bl	8001644 <MX_USB_OTG_FS_PCD_Init>
  MX_USART6_UART_Init();
 8001200:	f000 f9f6 	bl	80015f0 <MX_USART6_UART_Init>
  MX_TIM10_Init();
 8001204:	f000 f982 	bl	800150c <MX_TIM10_Init>
  MX_TIM11_Init();
 8001208:	f000 f9a4 	bl	8001554 <MX_TIM11_Init>
  MX_TIM3_Init();
 800120c:	f000 f92a 	bl	8001464 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001210:	f000 f8e8 	bl	80013e4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, &rx_data, 1);   // Assign to RX INT
 8001214:	2201      	movs	r2, #1
 8001216:	490f      	ldr	r1, [pc, #60]	; (8001254 <main+0x70>)
 8001218:	480f      	ldr	r0, [pc, #60]	; (8001258 <main+0x74>)
 800121a:	f004 f964 	bl	80054e6 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);
 800121e:	2201      	movs	r2, #1
 8001220:	490e      	ldr	r1, [pc, #56]	; (800125c <main+0x78>)
 8001222:	480f      	ldr	r0, [pc, #60]	; (8001260 <main+0x7c>)
 8001224:	f004 f95f 	bl	80054e6 <HAL_UART_Receive_IT>

  HAL_TIM_Base_Start_IT(&htim10); // Added 2023.10.11
 8001228:	480e      	ldr	r0, [pc, #56]	; (8001264 <main+0x80>)
 800122a:	f003 fa5b 	bl	80046e4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11); // Added 2023.10.11 for DHT11
 800122e:	480e      	ldr	r0, [pc, #56]	; (8001268 <main+0x84>)
 8001230:	f003 fa58 	bl	80046e4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_1); // Added 2023.10.12 for ultrasonic; for pulse count (rising edge & falling edge)
 8001234:	2100      	movs	r1, #0
 8001236:	480d      	ldr	r0, [pc, #52]	; (800126c <main+0x88>)
 8001238:	f003 fb14 	bl	8004864 <HAL_TIM_IC_Start>

//  DHT11_init();
  i2c_lcd_init();
 800123c:	f7ff ff34 	bl	80010a8 <i2c_lcd_init>

  TIM10_10ms_counter = 0;
 8001240:	4b0b      	ldr	r3, [pc, #44]	; (8001270 <main+0x8c>)
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
  DHT11_main();
 8001246:	f7ff fd97 	bl	8000d78 <DHT11_main>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	DHT11_processing();
 800124a:	f7ff fdcd 	bl	8000de8 <DHT11_processing>
	ultrasonic_processing();
 800124e:	f000 ffab 	bl	80021a8 <ultrasonic_processing>
	DHT11_processing();
 8001252:	e7fa      	b.n	800124a <main+0x66>
 8001254:	2000096c 	.word	0x2000096c
 8001258:	200003d8 	.word	0x200003d8
 800125c:	2000096d 	.word	0x2000096d
 8001260:	2000041c 	.word	0x2000041c
 8001264:	20000348 	.word	0x20000348
 8001268:	20000390 	.word	0x20000390
 800126c:	20000300 	.word	0x20000300
 8001270:	20000974 	.word	0x20000974

08001274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b094      	sub	sp, #80	; 0x50
 8001278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800127a:	f107 0320 	add.w	r3, r7, #32
 800127e:	2230      	movs	r2, #48	; 0x30
 8001280:	2100      	movs	r1, #0
 8001282:	4618      	mov	r0, r3
 8001284:	f005 fdf2 	bl	8006e6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001288:	f107 030c 	add.w	r3, r7, #12
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
 8001296:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001298:	2300      	movs	r3, #0
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	4b28      	ldr	r3, [pc, #160]	; (8001340 <SystemClock_Config+0xcc>)
 800129e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a0:	4a27      	ldr	r2, [pc, #156]	; (8001340 <SystemClock_Config+0xcc>)
 80012a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a6:	6413      	str	r3, [r2, #64]	; 0x40
 80012a8:	4b25      	ldr	r3, [pc, #148]	; (8001340 <SystemClock_Config+0xcc>)
 80012aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b0:	60bb      	str	r3, [r7, #8]
 80012b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012b4:	2300      	movs	r3, #0
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	4b22      	ldr	r3, [pc, #136]	; (8001344 <SystemClock_Config+0xd0>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a21      	ldr	r2, [pc, #132]	; (8001344 <SystemClock_Config+0xd0>)
 80012be:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012c2:	6013      	str	r3, [r2, #0]
 80012c4:	4b1f      	ldr	r3, [pc, #124]	; (8001344 <SystemClock_Config+0xd0>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012cc:	607b      	str	r3, [r7, #4]
 80012ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012d0:	2301      	movs	r3, #1
 80012d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80012d4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80012d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012da:	2302      	movs	r3, #2
 80012dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80012e4:	2304      	movs	r3, #4
 80012e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80012e8:	23a8      	movs	r3, #168	; 0xa8
 80012ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012ec:	2302      	movs	r3, #2
 80012ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80012f0:	2307      	movs	r3, #7
 80012f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f4:	f107 0320 	add.w	r3, r7, #32
 80012f8:	4618      	mov	r0, r3
 80012fa:	f002 fd0b 	bl	8003d14 <HAL_RCC_OscConfig>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001304:	f000 fae6 	bl	80018d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001308:	230f      	movs	r3, #15
 800130a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800130c:	2302      	movs	r3, #2
 800130e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001310:	2300      	movs	r3, #0
 8001312:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001314:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001318:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800131a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800131e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001320:	f107 030c 	add.w	r3, r7, #12
 8001324:	2105      	movs	r1, #5
 8001326:	4618      	mov	r0, r3
 8001328:	f002 ff6c 	bl	8004204 <HAL_RCC_ClockConfig>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001332:	f000 facf 	bl	80018d4 <Error_Handler>
  }
}
 8001336:	bf00      	nop
 8001338:	3750      	adds	r7, #80	; 0x50
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800
 8001344:	40007000 	.word	0x40007000

08001348 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800134c:	4b1f      	ldr	r3, [pc, #124]	; (80013cc <MX_ETH_Init+0x84>)
 800134e:	4a20      	ldr	r2, [pc, #128]	; (80013d0 <MX_ETH_Init+0x88>)
 8001350:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001352:	4b20      	ldr	r3, [pc, #128]	; (80013d4 <MX_ETH_Init+0x8c>)
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001358:	4b1e      	ldr	r3, [pc, #120]	; (80013d4 <MX_ETH_Init+0x8c>)
 800135a:	2280      	movs	r2, #128	; 0x80
 800135c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800135e:	4b1d      	ldr	r3, [pc, #116]	; (80013d4 <MX_ETH_Init+0x8c>)
 8001360:	22e1      	movs	r2, #225	; 0xe1
 8001362:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001364:	4b1b      	ldr	r3, [pc, #108]	; (80013d4 <MX_ETH_Init+0x8c>)
 8001366:	2200      	movs	r2, #0
 8001368:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800136a:	4b1a      	ldr	r3, [pc, #104]	; (80013d4 <MX_ETH_Init+0x8c>)
 800136c:	2200      	movs	r2, #0
 800136e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001370:	4b18      	ldr	r3, [pc, #96]	; (80013d4 <MX_ETH_Init+0x8c>)
 8001372:	2200      	movs	r2, #0
 8001374:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001376:	4b15      	ldr	r3, [pc, #84]	; (80013cc <MX_ETH_Init+0x84>)
 8001378:	4a16      	ldr	r2, [pc, #88]	; (80013d4 <MX_ETH_Init+0x8c>)
 800137a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800137c:	4b13      	ldr	r3, [pc, #76]	; (80013cc <MX_ETH_Init+0x84>)
 800137e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001382:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001384:	4b11      	ldr	r3, [pc, #68]	; (80013cc <MX_ETH_Init+0x84>)
 8001386:	4a14      	ldr	r2, [pc, #80]	; (80013d8 <MX_ETH_Init+0x90>)
 8001388:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800138a:	4b10      	ldr	r3, [pc, #64]	; (80013cc <MX_ETH_Init+0x84>)
 800138c:	4a13      	ldr	r2, [pc, #76]	; (80013dc <MX_ETH_Init+0x94>)
 800138e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001390:	4b0e      	ldr	r3, [pc, #56]	; (80013cc <MX_ETH_Init+0x84>)
 8001392:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001396:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001398:	480c      	ldr	r0, [pc, #48]	; (80013cc <MX_ETH_Init+0x84>)
 800139a:	f001 f9d1 	bl	8002740 <HAL_ETH_Init>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80013a4:	f000 fa96 	bl	80018d4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80013a8:	2238      	movs	r2, #56	; 0x38
 80013aa:	2100      	movs	r1, #0
 80013ac:	480c      	ldr	r0, [pc, #48]	; (80013e0 <MX_ETH_Init+0x98>)
 80013ae:	f005 fd5d 	bl	8006e6c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80013b2:	4b0b      	ldr	r3, [pc, #44]	; (80013e0 <MX_ETH_Init+0x98>)
 80013b4:	2221      	movs	r2, #33	; 0x21
 80013b6:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80013b8:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <MX_ETH_Init+0x98>)
 80013ba:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80013be:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80013c0:	4b07      	ldr	r3, [pc, #28]	; (80013e0 <MX_ETH_Init+0x98>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200001fc 	.word	0x200001fc
 80013d0:	40028000 	.word	0x40028000
 80013d4:	2000097c 	.word	0x2000097c
 80013d8:	2000015c 	.word	0x2000015c
 80013dc:	200000bc 	.word	0x200000bc
 80013e0:	20000084 	.word	0x20000084

080013e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013e8:	4b1b      	ldr	r3, [pc, #108]	; (8001458 <MX_I2C1_Init+0x74>)
 80013ea:	4a1c      	ldr	r2, [pc, #112]	; (800145c <MX_I2C1_Init+0x78>)
 80013ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013ee:	4b1a      	ldr	r3, [pc, #104]	; (8001458 <MX_I2C1_Init+0x74>)
 80013f0:	4a1b      	ldr	r2, [pc, #108]	; (8001460 <MX_I2C1_Init+0x7c>)
 80013f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013f4:	4b18      	ldr	r3, [pc, #96]	; (8001458 <MX_I2C1_Init+0x74>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013fa:	4b17      	ldr	r3, [pc, #92]	; (8001458 <MX_I2C1_Init+0x74>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001400:	4b15      	ldr	r3, [pc, #84]	; (8001458 <MX_I2C1_Init+0x74>)
 8001402:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001406:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001408:	4b13      	ldr	r3, [pc, #76]	; (8001458 <MX_I2C1_Init+0x74>)
 800140a:	2200      	movs	r2, #0
 800140c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800140e:	4b12      	ldr	r3, [pc, #72]	; (8001458 <MX_I2C1_Init+0x74>)
 8001410:	2200      	movs	r2, #0
 8001412:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001414:	4b10      	ldr	r3, [pc, #64]	; (8001458 <MX_I2C1_Init+0x74>)
 8001416:	2200      	movs	r2, #0
 8001418:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800141a:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <MX_I2C1_Init+0x74>)
 800141c:	2200      	movs	r2, #0
 800141e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001420:	480d      	ldr	r0, [pc, #52]	; (8001458 <MX_I2C1_Init+0x74>)
 8001422:	f001 fe93 	bl	800314c <HAL_I2C_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800142c:	f000 fa52 	bl	80018d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001430:	2100      	movs	r1, #0
 8001432:	4809      	ldr	r0, [pc, #36]	; (8001458 <MX_I2C1_Init+0x74>)
 8001434:	f002 fad5 	bl	80039e2 <HAL_I2CEx_ConfigAnalogFilter>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800143e:	f000 fa49 	bl	80018d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001442:	2100      	movs	r1, #0
 8001444:	4804      	ldr	r0, [pc, #16]	; (8001458 <MX_I2C1_Init+0x74>)
 8001446:	f002 fb08 	bl	8003a5a <HAL_I2CEx_ConfigDigitalFilter>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001450:	f000 fa40 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	200002ac 	.word	0x200002ac
 800145c:	40005400 	.word	0x40005400
 8001460:	000186a0 	.word	0x000186a0

08001464 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800146a:	f107 0310 	add.w	r3, r7, #16
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001474:	463b      	mov	r3, r7
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001480:	4b20      	ldr	r3, [pc, #128]	; (8001504 <MX_TIM3_Init+0xa0>)
 8001482:	4a21      	ldr	r2, [pc, #132]	; (8001508 <MX_TIM3_Init+0xa4>)
 8001484:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001486:	4b1f      	ldr	r3, [pc, #124]	; (8001504 <MX_TIM3_Init+0xa0>)
 8001488:	2253      	movs	r2, #83	; 0x53
 800148a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148c:	4b1d      	ldr	r3, [pc, #116]	; (8001504 <MX_TIM3_Init+0xa0>)
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001492:	4b1c      	ldr	r3, [pc, #112]	; (8001504 <MX_TIM3_Init+0xa0>)
 8001494:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001498:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800149a:	4b1a      	ldr	r3, [pc, #104]	; (8001504 <MX_TIM3_Init+0xa0>)
 800149c:	2200      	movs	r2, #0
 800149e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014a0:	4b18      	ldr	r3, [pc, #96]	; (8001504 <MX_TIM3_Init+0xa0>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80014a6:	4817      	ldr	r0, [pc, #92]	; (8001504 <MX_TIM3_Init+0xa0>)
 80014a8:	f003 f98c 	bl	80047c4 <HAL_TIM_IC_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80014b2:	f000 fa0f 	bl	80018d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b6:	2300      	movs	r3, #0
 80014b8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014be:	f107 0310 	add.w	r3, r7, #16
 80014c2:	4619      	mov	r1, r3
 80014c4:	480f      	ldr	r0, [pc, #60]	; (8001504 <MX_TIM3_Init+0xa0>)
 80014c6:	f003 fe9f 	bl	8005208 <HAL_TIMEx_MasterConfigSynchronization>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80014d0:	f000 fa00 	bl	80018d4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80014d4:	230a      	movs	r3, #10
 80014d6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80014d8:	2301      	movs	r3, #1
 80014da:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80014dc:	2300      	movs	r3, #0
 80014de:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80014e4:	463b      	mov	r3, r7
 80014e6:	2200      	movs	r2, #0
 80014e8:	4619      	mov	r1, r3
 80014ea:	4806      	ldr	r0, [pc, #24]	; (8001504 <MX_TIM3_Init+0xa0>)
 80014ec:	f003 fb9e 	bl	8004c2c <HAL_TIM_IC_ConfigChannel>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80014f6:	f000 f9ed 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014fa:	bf00      	nop
 80014fc:	3718      	adds	r7, #24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000300 	.word	0x20000300
 8001508:	40000400 	.word	0x40000400

0800150c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001510:	4b0e      	ldr	r3, [pc, #56]	; (800154c <MX_TIM10_Init+0x40>)
 8001512:	4a0f      	ldr	r2, [pc, #60]	; (8001550 <MX_TIM10_Init+0x44>)
 8001514:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 8001516:	4b0d      	ldr	r3, [pc, #52]	; (800154c <MX_TIM10_Init+0x40>)
 8001518:	22a7      	movs	r2, #167	; 0xa7
 800151a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800151c:	4b0b      	ldr	r3, [pc, #44]	; (800154c <MX_TIM10_Init+0x40>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 8001522:	4b0a      	ldr	r3, [pc, #40]	; (800154c <MX_TIM10_Init+0x40>)
 8001524:	f242 720f 	movw	r2, #9999	; 0x270f
 8001528:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800152a:	4b08      	ldr	r3, [pc, #32]	; (800154c <MX_TIM10_Init+0x40>)
 800152c:	2200      	movs	r2, #0
 800152e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001530:	4b06      	ldr	r3, [pc, #24]	; (800154c <MX_TIM10_Init+0x40>)
 8001532:	2200      	movs	r2, #0
 8001534:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001536:	4805      	ldr	r0, [pc, #20]	; (800154c <MX_TIM10_Init+0x40>)
 8001538:	f003 f884 	bl	8004644 <HAL_TIM_Base_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001542:	f000 f9c7 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000348 	.word	0x20000348
 8001550:	40014400 	.word	0x40014400

08001554 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001558:	4b0e      	ldr	r3, [pc, #56]	; (8001594 <MX_TIM11_Init+0x40>)
 800155a:	4a0f      	ldr	r2, [pc, #60]	; (8001598 <MX_TIM11_Init+0x44>)
 800155c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 168-1;
 800155e:	4b0d      	ldr	r3, [pc, #52]	; (8001594 <MX_TIM11_Init+0x40>)
 8001560:	22a7      	movs	r2, #167	; 0xa7
 8001562:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001564:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <MX_TIM11_Init+0x40>)
 8001566:	2200      	movs	r2, #0
 8001568:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800156a:	4b0a      	ldr	r3, [pc, #40]	; (8001594 <MX_TIM11_Init+0x40>)
 800156c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001570:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001572:	4b08      	ldr	r3, [pc, #32]	; (8001594 <MX_TIM11_Init+0x40>)
 8001574:	2200      	movs	r2, #0
 8001576:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001578:	4b06      	ldr	r3, [pc, #24]	; (8001594 <MX_TIM11_Init+0x40>)
 800157a:	2200      	movs	r2, #0
 800157c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800157e:	4805      	ldr	r0, [pc, #20]	; (8001594 <MX_TIM11_Init+0x40>)
 8001580:	f003 f860 	bl	8004644 <HAL_TIM_Base_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800158a:	f000 f9a3 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000390 	.word	0x20000390
 8001598:	40014800 	.word	0x40014800

0800159c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015a0:	4b11      	ldr	r3, [pc, #68]	; (80015e8 <MX_USART3_UART_Init+0x4c>)
 80015a2:	4a12      	ldr	r2, [pc, #72]	; (80015ec <MX_USART3_UART_Init+0x50>)
 80015a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80015a6:	4b10      	ldr	r3, [pc, #64]	; (80015e8 <MX_USART3_UART_Init+0x4c>)
 80015a8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015ae:	4b0e      	ldr	r3, [pc, #56]	; (80015e8 <MX_USART3_UART_Init+0x4c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80015b4:	4b0c      	ldr	r3, [pc, #48]	; (80015e8 <MX_USART3_UART_Init+0x4c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80015ba:	4b0b      	ldr	r3, [pc, #44]	; (80015e8 <MX_USART3_UART_Init+0x4c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015c0:	4b09      	ldr	r3, [pc, #36]	; (80015e8 <MX_USART3_UART_Init+0x4c>)
 80015c2:	220c      	movs	r2, #12
 80015c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015c6:	4b08      	ldr	r3, [pc, #32]	; (80015e8 <MX_USART3_UART_Init+0x4c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015cc:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <MX_USART3_UART_Init+0x4c>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80015d2:	4805      	ldr	r0, [pc, #20]	; (80015e8 <MX_USART3_UART_Init+0x4c>)
 80015d4:	f003 fea8 	bl	8005328 <HAL_UART_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80015de:	f000 f979 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200003d8 	.word	0x200003d8
 80015ec:	40004800 	.word	0x40004800

080015f0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80015f4:	4b11      	ldr	r3, [pc, #68]	; (800163c <MX_USART6_UART_Init+0x4c>)
 80015f6:	4a12      	ldr	r2, [pc, #72]	; (8001640 <MX_USART6_UART_Init+0x50>)
 80015f8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80015fa:	4b10      	ldr	r3, [pc, #64]	; (800163c <MX_USART6_UART_Init+0x4c>)
 80015fc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001600:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001602:	4b0e      	ldr	r3, [pc, #56]	; (800163c <MX_USART6_UART_Init+0x4c>)
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001608:	4b0c      	ldr	r3, [pc, #48]	; (800163c <MX_USART6_UART_Init+0x4c>)
 800160a:	2200      	movs	r2, #0
 800160c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800160e:	4b0b      	ldr	r3, [pc, #44]	; (800163c <MX_USART6_UART_Init+0x4c>)
 8001610:	2200      	movs	r2, #0
 8001612:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001614:	4b09      	ldr	r3, [pc, #36]	; (800163c <MX_USART6_UART_Init+0x4c>)
 8001616:	220c      	movs	r2, #12
 8001618:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800161a:	4b08      	ldr	r3, [pc, #32]	; (800163c <MX_USART6_UART_Init+0x4c>)
 800161c:	2200      	movs	r2, #0
 800161e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001620:	4b06      	ldr	r3, [pc, #24]	; (800163c <MX_USART6_UART_Init+0x4c>)
 8001622:	2200      	movs	r2, #0
 8001624:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001626:	4805      	ldr	r0, [pc, #20]	; (800163c <MX_USART6_UART_Init+0x4c>)
 8001628:	f003 fe7e 	bl	8005328 <HAL_UART_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001632:	f000 f94f 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	2000041c 	.word	0x2000041c
 8001640:	40011400 	.word	0x40011400

08001644 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001648:	4b14      	ldr	r3, [pc, #80]	; (800169c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800164a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800164e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001650:	4b12      	ldr	r3, [pc, #72]	; (800169c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001652:	2204      	movs	r2, #4
 8001654:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001656:	4b11      	ldr	r3, [pc, #68]	; (800169c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001658:	2202      	movs	r2, #2
 800165a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800165c:	4b0f      	ldr	r3, [pc, #60]	; (800169c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800165e:	2200      	movs	r2, #0
 8001660:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001662:	4b0e      	ldr	r3, [pc, #56]	; (800169c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001664:	2202      	movs	r2, #2
 8001666:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001668:	4b0c      	ldr	r3, [pc, #48]	; (800169c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800166a:	2201      	movs	r2, #1
 800166c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800166e:	4b0b      	ldr	r3, [pc, #44]	; (800169c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001670:	2200      	movs	r2, #0
 8001672:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001674:	4b09      	ldr	r3, [pc, #36]	; (800169c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001676:	2200      	movs	r2, #0
 8001678:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800167a:	4b08      	ldr	r3, [pc, #32]	; (800169c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800167c:	2201      	movs	r2, #1
 800167e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001680:	4b06      	ldr	r3, [pc, #24]	; (800169c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001682:	2200      	movs	r2, #0
 8001684:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001686:	4805      	ldr	r0, [pc, #20]	; (800169c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001688:	f002 fa26 	bl	8003ad8 <HAL_PCD_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001692:	f000 f91f 	bl	80018d4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000460 	.word	0x20000460

080016a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08e      	sub	sp, #56	; 0x38
 80016a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	609a      	str	r2, [r3, #8]
 80016b2:	60da      	str	r2, [r3, #12]
 80016b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	623b      	str	r3, [r7, #32]
 80016ba:	4b7e      	ldr	r3, [pc, #504]	; (80018b4 <MX_GPIO_Init+0x214>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	4a7d      	ldr	r2, [pc, #500]	; (80018b4 <MX_GPIO_Init+0x214>)
 80016c0:	f043 0304 	orr.w	r3, r3, #4
 80016c4:	6313      	str	r3, [r2, #48]	; 0x30
 80016c6:	4b7b      	ldr	r3, [pc, #492]	; (80018b4 <MX_GPIO_Init+0x214>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	f003 0304 	and.w	r3, r3, #4
 80016ce:	623b      	str	r3, [r7, #32]
 80016d0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	61fb      	str	r3, [r7, #28]
 80016d6:	4b77      	ldr	r3, [pc, #476]	; (80018b4 <MX_GPIO_Init+0x214>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	4a76      	ldr	r2, [pc, #472]	; (80018b4 <MX_GPIO_Init+0x214>)
 80016dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016e0:	6313      	str	r3, [r2, #48]	; 0x30
 80016e2:	4b74      	ldr	r3, [pc, #464]	; (80018b4 <MX_GPIO_Init+0x214>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016ea:	61fb      	str	r3, [r7, #28]
 80016ec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	61bb      	str	r3, [r7, #24]
 80016f2:	4b70      	ldr	r3, [pc, #448]	; (80018b4 <MX_GPIO_Init+0x214>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	4a6f      	ldr	r2, [pc, #444]	; (80018b4 <MX_GPIO_Init+0x214>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	6313      	str	r3, [r2, #48]	; 0x30
 80016fe:	4b6d      	ldr	r3, [pc, #436]	; (80018b4 <MX_GPIO_Init+0x214>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	61bb      	str	r3, [r7, #24]
 8001708:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
 800170e:	4b69      	ldr	r3, [pc, #420]	; (80018b4 <MX_GPIO_Init+0x214>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a68      	ldr	r2, [pc, #416]	; (80018b4 <MX_GPIO_Init+0x214>)
 8001714:	f043 0302 	orr.w	r3, r3, #2
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b66      	ldr	r3, [pc, #408]	; (80018b4 <MX_GPIO_Init+0x214>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	617b      	str	r3, [r7, #20]
 8001724:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	613b      	str	r3, [r7, #16]
 800172a:	4b62      	ldr	r3, [pc, #392]	; (80018b4 <MX_GPIO_Init+0x214>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	4a61      	ldr	r2, [pc, #388]	; (80018b4 <MX_GPIO_Init+0x214>)
 8001730:	f043 0320 	orr.w	r3, r3, #32
 8001734:	6313      	str	r3, [r2, #48]	; 0x30
 8001736:	4b5f      	ldr	r3, [pc, #380]	; (80018b4 <MX_GPIO_Init+0x214>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	f003 0320 	and.w	r3, r3, #32
 800173e:	613b      	str	r3, [r7, #16]
 8001740:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	4b5b      	ldr	r3, [pc, #364]	; (80018b4 <MX_GPIO_Init+0x214>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	4a5a      	ldr	r2, [pc, #360]	; (80018b4 <MX_GPIO_Init+0x214>)
 800174c:	f043 0310 	orr.w	r3, r3, #16
 8001750:	6313      	str	r3, [r2, #48]	; 0x30
 8001752:	4b58      	ldr	r3, [pc, #352]	; (80018b4 <MX_GPIO_Init+0x214>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	f003 0310 	and.w	r3, r3, #16
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	4b54      	ldr	r3, [pc, #336]	; (80018b4 <MX_GPIO_Init+0x214>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	4a53      	ldr	r2, [pc, #332]	; (80018b4 <MX_GPIO_Init+0x214>)
 8001768:	f043 0308 	orr.w	r3, r3, #8
 800176c:	6313      	str	r3, [r2, #48]	; 0x30
 800176e:	4b51      	ldr	r3, [pc, #324]	; (80018b4 <MX_GPIO_Init+0x214>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	f003 0308 	and.w	r3, r3, #8
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	607b      	str	r3, [r7, #4]
 800177e:	4b4d      	ldr	r3, [pc, #308]	; (80018b4 <MX_GPIO_Init+0x214>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	4a4c      	ldr	r2, [pc, #304]	; (80018b4 <MX_GPIO_Init+0x214>)
 8001784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001788:	6313      	str	r3, [r2, #48]	; 0x30
 800178a:	4b4a      	ldr	r3, [pc, #296]	; (80018b4 <MX_GPIO_Init+0x214>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001792:	607b      	str	r3, [r7, #4]
 8001794:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8001796:	2200      	movs	r2, #0
 8001798:	2101      	movs	r1, #1
 800179a:	4847      	ldr	r0, [pc, #284]	; (80018b8 <MX_GPIO_Init+0x218>)
 800179c:	f001 fcbc 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80017a0:	2200      	movs	r2, #0
 80017a2:	f244 0181 	movw	r1, #16513	; 0x4081
 80017a6:	4845      	ldr	r0, [pc, #276]	; (80018bc <MX_GPIO_Init+0x21c>)
 80017a8:	f001 fcb6 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, GPIO_PIN_RESET);
 80017ac:	2200      	movs	r2, #0
 80017ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017b2:	4843      	ldr	r0, [pc, #268]	; (80018c0 <MX_GPIO_Init+0x220>)
 80017b4:	f001 fcb0 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80017b8:	2200      	movs	r2, #0
 80017ba:	2140      	movs	r1, #64	; 0x40
 80017bc:	4841      	ldr	r0, [pc, #260]	; (80018c4 <MX_GPIO_Init+0x224>)
 80017be:	f001 fcab 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_BAR_0_Pin|LED_BAR_1_Pin|LED_BAR_2_Pin|LED_BAR_3_Pin
 80017c2:	2200      	movs	r2, #0
 80017c4:	21ff      	movs	r1, #255	; 0xff
 80017c6:	4840      	ldr	r0, [pc, #256]	; (80018c8 <MX_GPIO_Init+0x228>)
 80017c8:	f001 fca6 	bl	8003118 <HAL_GPIO_WritePin>
                          |LED_BAR_4_Pin|LED_BAR_5_Pin|LED_BAR_6_Pin|LED_BAR_7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80017cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017d2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80017dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017e0:	4619      	mov	r1, r3
 80017e2:	483a      	ldr	r0, [pc, #232]	; (80018cc <MX_GPIO_Init+0x22c>)
 80017e4:	f001 fad4 	bl	8002d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 80017e8:	2301      	movs	r3, #1
 80017ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ec:	2301      	movs	r3, #1
 80017ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f4:	2300      	movs	r3, #0
 80017f6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80017f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017fc:	4619      	mov	r1, r3
 80017fe:	482e      	ldr	r0, [pc, #184]	; (80018b8 <MX_GPIO_Init+0x218>)
 8001800:	f001 fac6 	bl	8002d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001804:	f244 0381 	movw	r3, #16513	; 0x4081
 8001808:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800180a:	2301      	movs	r3, #1
 800180c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2300      	movs	r3, #0
 8001814:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001816:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800181a:	4619      	mov	r1, r3
 800181c:	4827      	ldr	r0, [pc, #156]	; (80018bc <MX_GPIO_Init+0x21c>)
 800181e:	f001 fab7 	bl	8002d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULTRASONIC_TRIGGER_Pin */
  GPIO_InitStruct.Pin = ULTRASONIC_TRIGGER_Pin;
 8001822:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001826:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001828:	2301      	movs	r3, #1
 800182a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001830:	2300      	movs	r3, #0
 8001832:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ULTRASONIC_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 8001834:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001838:	4619      	mov	r1, r3
 800183a:	4821      	ldr	r0, [pc, #132]	; (80018c0 <MX_GPIO_Init+0x220>)
 800183c:	f001 faa8 	bl	8002d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_3_Pin BUTTON_2_Pin BUTTON_1_Pin BUTTON_0_Pin */
  GPIO_InitStruct.Pin = BUTTON_3_Pin|BUTTON_2_Pin|BUTTON_1_Pin|BUTTON_0_Pin;
 8001840:	f44f 4354 	mov.w	r3, #54272	; 0xd400
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001846:	2300      	movs	r3, #0
 8001848:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800184e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001852:	4619      	mov	r1, r3
 8001854:	481e      	ldr	r0, [pc, #120]	; (80018d0 <MX_GPIO_Init+0x230>)
 8001856:	f001 fa9b 	bl	8002d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800185a:	2340      	movs	r3, #64	; 0x40
 800185c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185e:	2301      	movs	r3, #1
 8001860:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001866:	2300      	movs	r3, #0
 8001868:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800186a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800186e:	4619      	mov	r1, r3
 8001870:	4814      	ldr	r0, [pc, #80]	; (80018c4 <MX_GPIO_Init+0x224>)
 8001872:	f001 fa8d 	bl	8002d90 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001876:	2380      	movs	r3, #128	; 0x80
 8001878:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800187a:	2300      	movs	r3, #0
 800187c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001882:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001886:	4619      	mov	r1, r3
 8001888:	480e      	ldr	r0, [pc, #56]	; (80018c4 <MX_GPIO_Init+0x224>)
 800188a:	f001 fa81 	bl	8002d90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_BAR_0_Pin LED_BAR_1_Pin LED_BAR_2_Pin LED_BAR_3_Pin
                           LED_BAR_4_Pin LED_BAR_5_Pin LED_BAR_6_Pin LED_BAR_7_Pin */
  GPIO_InitStruct.Pin = LED_BAR_0_Pin|LED_BAR_1_Pin|LED_BAR_2_Pin|LED_BAR_3_Pin
 800188e:	23ff      	movs	r3, #255	; 0xff
 8001890:	627b      	str	r3, [r7, #36]	; 0x24
                          |LED_BAR_4_Pin|LED_BAR_5_Pin|LED_BAR_6_Pin|LED_BAR_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001892:	2301      	movs	r3, #1
 8001894:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189a:	2300      	movs	r3, #0
 800189c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800189e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018a2:	4619      	mov	r1, r3
 80018a4:	4808      	ldr	r0, [pc, #32]	; (80018c8 <MX_GPIO_Init+0x228>)
 80018a6:	f001 fa73 	bl	8002d90 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018aa:	bf00      	nop
 80018ac:	3738      	adds	r7, #56	; 0x38
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40023800 	.word	0x40023800
 80018b8:	40020000 	.word	0x40020000
 80018bc:	40020400 	.word	0x40020400
 80018c0:	40021400 	.word	0x40021400
 80018c4:	40021800 	.word	0x40021800
 80018c8:	40020c00 	.word	0x40020c00
 80018cc:	40020800 	.word	0x40020800
 80018d0:	40021000 	.word	0x40021000

080018d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018d8:	b672      	cpsid	i
}
 80018da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018dc:	e7fe      	b.n	80018dc <Error_Handler+0x8>
	...

080018e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	4b10      	ldr	r3, [pc, #64]	; (800192c <HAL_MspInit+0x4c>)
 80018ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ee:	4a0f      	ldr	r2, [pc, #60]	; (800192c <HAL_MspInit+0x4c>)
 80018f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018f4:	6453      	str	r3, [r2, #68]	; 0x44
 80018f6:	4b0d      	ldr	r3, [pc, #52]	; (800192c <HAL_MspInit+0x4c>)
 80018f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018fe:	607b      	str	r3, [r7, #4]
 8001900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	603b      	str	r3, [r7, #0]
 8001906:	4b09      	ldr	r3, [pc, #36]	; (800192c <HAL_MspInit+0x4c>)
 8001908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190a:	4a08      	ldr	r2, [pc, #32]	; (800192c <HAL_MspInit+0x4c>)
 800190c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001910:	6413      	str	r3, [r2, #64]	; 0x40
 8001912:	4b06      	ldr	r3, [pc, #24]	; (800192c <HAL_MspInit+0x4c>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800191a:	603b      	str	r3, [r7, #0]
 800191c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800191e:	bf00      	nop
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	40023800 	.word	0x40023800

08001930 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08e      	sub	sp, #56	; 0x38
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001938:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a55      	ldr	r2, [pc, #340]	; (8001aa4 <HAL_ETH_MspInit+0x174>)
 800194e:	4293      	cmp	r3, r2
 8001950:	f040 80a4 	bne.w	8001a9c <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001954:	2300      	movs	r3, #0
 8001956:	623b      	str	r3, [r7, #32]
 8001958:	4b53      	ldr	r3, [pc, #332]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 800195a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195c:	4a52      	ldr	r2, [pc, #328]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 800195e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001962:	6313      	str	r3, [r2, #48]	; 0x30
 8001964:	4b50      	ldr	r3, [pc, #320]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 8001966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800196c:	623b      	str	r3, [r7, #32]
 800196e:	6a3b      	ldr	r3, [r7, #32]
 8001970:	2300      	movs	r3, #0
 8001972:	61fb      	str	r3, [r7, #28]
 8001974:	4b4c      	ldr	r3, [pc, #304]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 8001976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001978:	4a4b      	ldr	r2, [pc, #300]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 800197a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800197e:	6313      	str	r3, [r2, #48]	; 0x30
 8001980:	4b49      	ldr	r3, [pc, #292]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 8001982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001984:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001988:	61fb      	str	r3, [r7, #28]
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	2300      	movs	r3, #0
 800198e:	61bb      	str	r3, [r7, #24]
 8001990:	4b45      	ldr	r3, [pc, #276]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 8001992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001994:	4a44      	ldr	r2, [pc, #272]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 8001996:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800199a:	6313      	str	r3, [r2, #48]	; 0x30
 800199c:	4b42      	ldr	r3, [pc, #264]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 800199e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80019a4:	61bb      	str	r3, [r7, #24]
 80019a6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	4b3e      	ldr	r3, [pc, #248]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 80019ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b0:	4a3d      	ldr	r2, [pc, #244]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 80019b2:	f043 0304 	orr.w	r3, r3, #4
 80019b6:	6313      	str	r3, [r2, #48]	; 0x30
 80019b8:	4b3b      	ldr	r3, [pc, #236]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 80019ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019bc:	f003 0304 	and.w	r3, r3, #4
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c4:	2300      	movs	r3, #0
 80019c6:	613b      	str	r3, [r7, #16]
 80019c8:	4b37      	ldr	r3, [pc, #220]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 80019ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019cc:	4a36      	ldr	r2, [pc, #216]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 80019ce:	f043 0301 	orr.w	r3, r3, #1
 80019d2:	6313      	str	r3, [r2, #48]	; 0x30
 80019d4:	4b34      	ldr	r3, [pc, #208]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 80019d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d8:	f003 0301 	and.w	r3, r3, #1
 80019dc:	613b      	str	r3, [r7, #16]
 80019de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e0:	2300      	movs	r3, #0
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	4b30      	ldr	r3, [pc, #192]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 80019e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e8:	4a2f      	ldr	r2, [pc, #188]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 80019ea:	f043 0302 	orr.w	r3, r3, #2
 80019ee:	6313      	str	r3, [r2, #48]	; 0x30
 80019f0:	4b2d      	ldr	r3, [pc, #180]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 80019f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	60fb      	str	r3, [r7, #12]
 80019fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80019fc:	2300      	movs	r3, #0
 80019fe:	60bb      	str	r3, [r7, #8]
 8001a00:	4b29      	ldr	r3, [pc, #164]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 8001a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a04:	4a28      	ldr	r2, [pc, #160]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 8001a06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a0a:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0c:	4b26      	ldr	r3, [pc, #152]	; (8001aa8 <HAL_ETH_MspInit+0x178>)
 8001a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a14:	60bb      	str	r3, [r7, #8]
 8001a16:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001a18:	2332      	movs	r3, #50	; 0x32
 8001a1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a24:	2303      	movs	r3, #3
 8001a26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a28:	230b      	movs	r3, #11
 8001a2a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a30:	4619      	mov	r1, r3
 8001a32:	481e      	ldr	r0, [pc, #120]	; (8001aac <HAL_ETH_MspInit+0x17c>)
 8001a34:	f001 f9ac 	bl	8002d90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001a38:	2386      	movs	r3, #134	; 0x86
 8001a3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a44:	2303      	movs	r3, #3
 8001a46:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a48:	230b      	movs	r3, #11
 8001a4a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a50:	4619      	mov	r1, r3
 8001a52:	4817      	ldr	r0, [pc, #92]	; (8001ab0 <HAL_ETH_MspInit+0x180>)
 8001a54:	f001 f99c 	bl	8002d90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001a58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a62:	2300      	movs	r3, #0
 8001a64:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a66:	2303      	movs	r3, #3
 8001a68:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a6a:	230b      	movs	r3, #11
 8001a6c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001a6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a72:	4619      	mov	r1, r3
 8001a74:	480f      	ldr	r0, [pc, #60]	; (8001ab4 <HAL_ETH_MspInit+0x184>)
 8001a76:	f001 f98b 	bl	8002d90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001a7a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001a7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	2302      	movs	r3, #2
 8001a82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a8c:	230b      	movs	r3, #11
 8001a8e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a94:	4619      	mov	r1, r3
 8001a96:	4808      	ldr	r0, [pc, #32]	; (8001ab8 <HAL_ETH_MspInit+0x188>)
 8001a98:	f001 f97a 	bl	8002d90 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001a9c:	bf00      	nop
 8001a9e:	3738      	adds	r7, #56	; 0x38
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40028000 	.word	0x40028000
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	40020800 	.word	0x40020800
 8001ab0:	40020000 	.word	0x40020000
 8001ab4:	40020400 	.word	0x40020400
 8001ab8:	40021800 	.word	0x40021800

08001abc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b08a      	sub	sp, #40	; 0x28
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]
 8001ace:	609a      	str	r2, [r3, #8]
 8001ad0:	60da      	str	r2, [r3, #12]
 8001ad2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a19      	ldr	r2, [pc, #100]	; (8001b40 <HAL_I2C_MspInit+0x84>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d12c      	bne.n	8001b38 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	613b      	str	r3, [r7, #16]
 8001ae2:	4b18      	ldr	r3, [pc, #96]	; (8001b44 <HAL_I2C_MspInit+0x88>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	4a17      	ldr	r2, [pc, #92]	; (8001b44 <HAL_I2C_MspInit+0x88>)
 8001ae8:	f043 0302 	orr.w	r3, r3, #2
 8001aec:	6313      	str	r3, [r2, #48]	; 0x30
 8001aee:	4b15      	ldr	r3, [pc, #84]	; (8001b44 <HAL_I2C_MspInit+0x88>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	613b      	str	r3, [r7, #16]
 8001af8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001afa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b00:	2312      	movs	r3, #18
 8001b02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b0c:	2304      	movs	r3, #4
 8001b0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	4619      	mov	r1, r3
 8001b16:	480c      	ldr	r0, [pc, #48]	; (8001b48 <HAL_I2C_MspInit+0x8c>)
 8001b18:	f001 f93a 	bl	8002d90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	4b08      	ldr	r3, [pc, #32]	; (8001b44 <HAL_I2C_MspInit+0x88>)
 8001b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b24:	4a07      	ldr	r2, [pc, #28]	; (8001b44 <HAL_I2C_MspInit+0x88>)
 8001b26:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b2a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b2c:	4b05      	ldr	r3, [pc, #20]	; (8001b44 <HAL_I2C_MspInit+0x88>)
 8001b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b38:	bf00      	nop
 8001b3a:	3728      	adds	r7, #40	; 0x28
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40005400 	.word	0x40005400
 8001b44:	40023800 	.word	0x40023800
 8001b48:	40020400 	.word	0x40020400

08001b4c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08a      	sub	sp, #40	; 0x28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
 8001b62:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a1d      	ldr	r2, [pc, #116]	; (8001be0 <HAL_TIM_IC_MspInit+0x94>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d133      	bne.n	8001bd6 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	4b1c      	ldr	r3, [pc, #112]	; (8001be4 <HAL_TIM_IC_MspInit+0x98>)
 8001b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b76:	4a1b      	ldr	r2, [pc, #108]	; (8001be4 <HAL_TIM_IC_MspInit+0x98>)
 8001b78:	f043 0302 	orr.w	r3, r3, #2
 8001b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b7e:	4b19      	ldr	r3, [pc, #100]	; (8001be4 <HAL_TIM_IC_MspInit+0x98>)
 8001b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	613b      	str	r3, [r7, #16]
 8001b88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	4b15      	ldr	r3, [pc, #84]	; (8001be4 <HAL_TIM_IC_MspInit+0x98>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b92:	4a14      	ldr	r2, [pc, #80]	; (8001be4 <HAL_TIM_IC_MspInit+0x98>)
 8001b94:	f043 0301 	orr.w	r3, r3, #1
 8001b98:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9a:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <HAL_TIM_IC_MspInit+0x98>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ULTRASONIC_TIM3_CH1_Pin;
 8001ba6:	2340      	movs	r3, #64	; 0x40
 8001ba8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001baa:	2302      	movs	r3, #2
 8001bac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ULTRASONIC_TIM3_CH1_GPIO_Port, &GPIO_InitStruct);
 8001bba:	f107 0314 	add.w	r3, r7, #20
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4809      	ldr	r0, [pc, #36]	; (8001be8 <HAL_TIM_IC_MspInit+0x9c>)
 8001bc2:	f001 f8e5 	bl	8002d90 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	2100      	movs	r1, #0
 8001bca:	201d      	movs	r0, #29
 8001bcc:	f000 fcef 	bl	80025ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001bd0:	201d      	movs	r0, #29
 8001bd2:	f000 fd08 	bl	80025e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001bd6:	bf00      	nop
 8001bd8:	3728      	adds	r7, #40	; 0x28
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40000400 	.word	0x40000400
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40020000 	.word	0x40020000

08001bec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a1c      	ldr	r2, [pc, #112]	; (8001c6c <HAL_TIM_Base_MspInit+0x80>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d116      	bne.n	8001c2c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	4b1b      	ldr	r3, [pc, #108]	; (8001c70 <HAL_TIM_Base_MspInit+0x84>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c06:	4a1a      	ldr	r2, [pc, #104]	; (8001c70 <HAL_TIM_Base_MspInit+0x84>)
 8001c08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c0e:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <HAL_TIM_Base_MspInit+0x84>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	2019      	movs	r0, #25
 8001c20:	f000 fcc5 	bl	80025ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001c24:	2019      	movs	r0, #25
 8001c26:	f000 fcde 	bl	80025e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001c2a:	e01a      	b.n	8001c62 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM11)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a10      	ldr	r2, [pc, #64]	; (8001c74 <HAL_TIM_Base_MspInit+0x88>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d115      	bne.n	8001c62 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	60bb      	str	r3, [r7, #8]
 8001c3a:	4b0d      	ldr	r3, [pc, #52]	; (8001c70 <HAL_TIM_Base_MspInit+0x84>)
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3e:	4a0c      	ldr	r2, [pc, #48]	; (8001c70 <HAL_TIM_Base_MspInit+0x84>)
 8001c40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c44:	6453      	str	r3, [r2, #68]	; 0x44
 8001c46:	4b0a      	ldr	r3, [pc, #40]	; (8001c70 <HAL_TIM_Base_MspInit+0x84>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c4e:	60bb      	str	r3, [r7, #8]
 8001c50:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2100      	movs	r1, #0
 8001c56:	201a      	movs	r0, #26
 8001c58:	f000 fca9 	bl	80025ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001c5c:	201a      	movs	r0, #26
 8001c5e:	f000 fcc2 	bl	80025e6 <HAL_NVIC_EnableIRQ>
}
 8001c62:	bf00      	nop
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40014400 	.word	0x40014400
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40014800 	.word	0x40014800

08001c78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08c      	sub	sp, #48	; 0x30
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c80:	f107 031c 	add.w	r3, r7, #28
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a3a      	ldr	r2, [pc, #232]	; (8001d80 <HAL_UART_MspInit+0x108>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d135      	bne.n	8001d06 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	61bb      	str	r3, [r7, #24]
 8001c9e:	4b39      	ldr	r3, [pc, #228]	; (8001d84 <HAL_UART_MspInit+0x10c>)
 8001ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca2:	4a38      	ldr	r2, [pc, #224]	; (8001d84 <HAL_UART_MspInit+0x10c>)
 8001ca4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ca8:	6413      	str	r3, [r2, #64]	; 0x40
 8001caa:	4b36      	ldr	r3, [pc, #216]	; (8001d84 <HAL_UART_MspInit+0x10c>)
 8001cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cb2:	61bb      	str	r3, [r7, #24]
 8001cb4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]
 8001cba:	4b32      	ldr	r3, [pc, #200]	; (8001d84 <HAL_UART_MspInit+0x10c>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	4a31      	ldr	r2, [pc, #196]	; (8001d84 <HAL_UART_MspInit+0x10c>)
 8001cc0:	f043 0308 	orr.w	r3, r3, #8
 8001cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc6:	4b2f      	ldr	r3, [pc, #188]	; (8001d84 <HAL_UART_MspInit+0x10c>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001cd2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001cd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ce4:	2307      	movs	r3, #7
 8001ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ce8:	f107 031c 	add.w	r3, r7, #28
 8001cec:	4619      	mov	r1, r3
 8001cee:	4826      	ldr	r0, [pc, #152]	; (8001d88 <HAL_UART_MspInit+0x110>)
 8001cf0:	f001 f84e 	bl	8002d90 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	2027      	movs	r0, #39	; 0x27
 8001cfa:	f000 fc58 	bl	80025ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001cfe:	2027      	movs	r0, #39	; 0x27
 8001d00:	f000 fc71 	bl	80025e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001d04:	e038      	b.n	8001d78 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a20      	ldr	r2, [pc, #128]	; (8001d8c <HAL_UART_MspInit+0x114>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d133      	bne.n	8001d78 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001d10:	2300      	movs	r3, #0
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	4b1b      	ldr	r3, [pc, #108]	; (8001d84 <HAL_UART_MspInit+0x10c>)
 8001d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d18:	4a1a      	ldr	r2, [pc, #104]	; (8001d84 <HAL_UART_MspInit+0x10c>)
 8001d1a:	f043 0320 	orr.w	r3, r3, #32
 8001d1e:	6453      	str	r3, [r2, #68]	; 0x44
 8001d20:	4b18      	ldr	r3, [pc, #96]	; (8001d84 <HAL_UART_MspInit+0x10c>)
 8001d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d24:	f003 0320 	and.w	r3, r3, #32
 8001d28:	613b      	str	r3, [r7, #16]
 8001d2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	4b14      	ldr	r3, [pc, #80]	; (8001d84 <HAL_UART_MspInit+0x10c>)
 8001d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d34:	4a13      	ldr	r2, [pc, #76]	; (8001d84 <HAL_UART_MspInit+0x10c>)
 8001d36:	f043 0304 	orr.w	r3, r3, #4
 8001d3a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3c:	4b11      	ldr	r3, [pc, #68]	; (8001d84 <HAL_UART_MspInit+0x10c>)
 8001d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d40:	f003 0304 	and.w	r3, r3, #4
 8001d44:	60fb      	str	r3, [r7, #12]
 8001d46:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d48:	23c0      	movs	r3, #192	; 0xc0
 8001d4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d54:	2303      	movs	r3, #3
 8001d56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001d58:	2308      	movs	r3, #8
 8001d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d5c:	f107 031c 	add.w	r3, r7, #28
 8001d60:	4619      	mov	r1, r3
 8001d62:	480b      	ldr	r0, [pc, #44]	; (8001d90 <HAL_UART_MspInit+0x118>)
 8001d64:	f001 f814 	bl	8002d90 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001d68:	2200      	movs	r2, #0
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	2047      	movs	r0, #71	; 0x47
 8001d6e:	f000 fc1e 	bl	80025ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001d72:	2047      	movs	r0, #71	; 0x47
 8001d74:	f000 fc37 	bl	80025e6 <HAL_NVIC_EnableIRQ>
}
 8001d78:	bf00      	nop
 8001d7a:	3730      	adds	r7, #48	; 0x30
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40004800 	.word	0x40004800
 8001d84:	40023800 	.word	0x40023800
 8001d88:	40020c00 	.word	0x40020c00
 8001d8c:	40011400 	.word	0x40011400
 8001d90:	40020800 	.word	0x40020800

08001d94 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b08a      	sub	sp, #40	; 0x28
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9c:	f107 0314 	add.w	r3, r7, #20
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	605a      	str	r2, [r3, #4]
 8001da6:	609a      	str	r2, [r3, #8]
 8001da8:	60da      	str	r2, [r3, #12]
 8001daa:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001db4:	d13f      	bne.n	8001e36 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	613b      	str	r3, [r7, #16]
 8001dba:	4b21      	ldr	r3, [pc, #132]	; (8001e40 <HAL_PCD_MspInit+0xac>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbe:	4a20      	ldr	r2, [pc, #128]	; (8001e40 <HAL_PCD_MspInit+0xac>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc6:	4b1e      	ldr	r3, [pc, #120]	; (8001e40 <HAL_PCD_MspInit+0xac>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	613b      	str	r3, [r7, #16]
 8001dd0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001dd2:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001dd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de0:	2303      	movs	r3, #3
 8001de2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001de4:	230a      	movs	r3, #10
 8001de6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de8:	f107 0314 	add.w	r3, r7, #20
 8001dec:	4619      	mov	r1, r3
 8001dee:	4815      	ldr	r0, [pc, #84]	; (8001e44 <HAL_PCD_MspInit+0xb0>)
 8001df0:	f000 ffce 	bl	8002d90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001df4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001e02:	f107 0314 	add.w	r3, r7, #20
 8001e06:	4619      	mov	r1, r3
 8001e08:	480e      	ldr	r0, [pc, #56]	; (8001e44 <HAL_PCD_MspInit+0xb0>)
 8001e0a:	f000 ffc1 	bl	8002d90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001e0e:	4b0c      	ldr	r3, [pc, #48]	; (8001e40 <HAL_PCD_MspInit+0xac>)
 8001e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e12:	4a0b      	ldr	r2, [pc, #44]	; (8001e40 <HAL_PCD_MspInit+0xac>)
 8001e14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e18:	6353      	str	r3, [r2, #52]	; 0x34
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60fb      	str	r3, [r7, #12]
 8001e1e:	4b08      	ldr	r3, [pc, #32]	; (8001e40 <HAL_PCD_MspInit+0xac>)
 8001e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e22:	4a07      	ldr	r2, [pc, #28]	; (8001e40 <HAL_PCD_MspInit+0xac>)
 8001e24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e28:	6453      	str	r3, [r2, #68]	; 0x44
 8001e2a:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <HAL_PCD_MspInit+0xac>)
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001e36:	bf00      	nop
 8001e38:	3728      	adds	r7, #40	; 0x28
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40023800 	.word	0x40023800
 8001e44:	40020000 	.word	0x40020000

08001e48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e4c:	e7fe      	b.n	8001e4c <NMI_Handler+0x4>

08001e4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e52:	e7fe      	b.n	8001e52 <HardFault_Handler+0x4>

08001e54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e58:	e7fe      	b.n	8001e58 <MemManage_Handler+0x4>

08001e5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e5e:	e7fe      	b.n	8001e5e <BusFault_Handler+0x4>

08001e60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e64:	e7fe      	b.n	8001e64 <UsageFault_Handler+0x4>

08001e66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e66:	b480      	push	{r7}
 8001e68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e82:	b480      	push	{r7}
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e94:	f000 fa6c 	bl	8002370 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Handler();
 8001e98:	f7ff f94c 	bl	8001134 <HAL_SYSTICK_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001ea4:	4802      	ldr	r0, [pc, #8]	; (8001eb0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001ea6:	f002 fdb9 	bl	8004a1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20000348 	.word	0x20000348

08001eb4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001eb8:	4802      	ldr	r0, [pc, #8]	; (8001ec4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001eba:	f002 fdaf 	bl	8004a1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	20000390 	.word	0x20000390

08001ec8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ecc:	4802      	ldr	r0, [pc, #8]	; (8001ed8 <TIM3_IRQHandler+0x10>)
 8001ece:	f002 fda5 	bl	8004a1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	20000300 	.word	0x20000300

08001edc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ee0:	4802      	ldr	r0, [pc, #8]	; (8001eec <USART3_IRQHandler+0x10>)
 8001ee2:	f003 fb31 	bl	8005548 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	200003d8 	.word	0x200003d8

08001ef0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001ef4:	4802      	ldr	r0, [pc, #8]	; (8001f00 <USART6_IRQHandler+0x10>)
 8001ef6:	f003 fb27 	bl	8005548 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	2000041c 	.word	0x2000041c

08001f04 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]
 8001f14:	e00a      	b.n	8001f2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f16:	f3af 8000 	nop.w
 8001f1a:	4601      	mov	r1, r0
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	1c5a      	adds	r2, r3, #1
 8001f20:	60ba      	str	r2, [r7, #8]
 8001f22:	b2ca      	uxtb	r2, r1
 8001f24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	617b      	str	r3, [r7, #20]
 8001f2c:	697a      	ldr	r2, [r7, #20]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	dbf0      	blt.n	8001f16 <_read+0x12>
  }

  return len;
 8001f34:	687b      	ldr	r3, [r7, #4]
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b086      	sub	sp, #24
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	60f8      	str	r0, [r7, #12]
 8001f46:	60b9      	str	r1, [r7, #8]
 8001f48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	e009      	b.n	8001f64 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	1c5a      	adds	r2, r3, #1
 8001f54:	60ba      	str	r2, [r7, #8]
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff f8f9 	bl	8001150 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	3301      	adds	r3, #1
 8001f62:	617b      	str	r3, [r7, #20]
 8001f64:	697a      	ldr	r2, [r7, #20]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	dbf1      	blt.n	8001f50 <_write+0x12>
  }
  return len;
 8001f6c:	687b      	ldr	r3, [r7, #4]
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <_close>:

int _close(int file)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b083      	sub	sp, #12
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
 8001f96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f9e:	605a      	str	r2, [r3, #4]
  return 0;
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <_isatty>:

int _isatty(int file)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fb6:	2301      	movs	r3, #1
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	60f8      	str	r0, [r7, #12]
 8001fcc:	60b9      	str	r1, [r7, #8]
 8001fce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3714      	adds	r7, #20
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
	...

08001fe0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fe8:	4a14      	ldr	r2, [pc, #80]	; (800203c <_sbrk+0x5c>)
 8001fea:	4b15      	ldr	r3, [pc, #84]	; (8002040 <_sbrk+0x60>)
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ff4:	4b13      	ldr	r3, [pc, #76]	; (8002044 <_sbrk+0x64>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d102      	bne.n	8002002 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ffc:	4b11      	ldr	r3, [pc, #68]	; (8002044 <_sbrk+0x64>)
 8001ffe:	4a12      	ldr	r2, [pc, #72]	; (8002048 <_sbrk+0x68>)
 8002000:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002002:	4b10      	ldr	r3, [pc, #64]	; (8002044 <_sbrk+0x64>)
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4413      	add	r3, r2
 800200a:	693a      	ldr	r2, [r7, #16]
 800200c:	429a      	cmp	r2, r3
 800200e:	d207      	bcs.n	8002020 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002010:	f004 ff7a 	bl	8006f08 <__errno>
 8002014:	4603      	mov	r3, r0
 8002016:	220c      	movs	r2, #12
 8002018:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800201a:	f04f 33ff 	mov.w	r3, #4294967295
 800201e:	e009      	b.n	8002034 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002020:	4b08      	ldr	r3, [pc, #32]	; (8002044 <_sbrk+0x64>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002026:	4b07      	ldr	r3, [pc, #28]	; (8002044 <_sbrk+0x64>)
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4413      	add	r3, r2
 800202e:	4a05      	ldr	r2, [pc, #20]	; (8002044 <_sbrk+0x64>)
 8002030:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002032:	68fb      	ldr	r3, [r7, #12]
}
 8002034:	4618      	mov	r0, r3
 8002036:	3718      	adds	r7, #24
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	20030000 	.word	0x20030000
 8002040:	00000400 	.word	0x00000400
 8002044:	20000984 	.word	0x20000984
 8002048:	20000e10 	.word	0x20000e10

0800204c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002050:	4b06      	ldr	r3, [pc, #24]	; (800206c <SystemInit+0x20>)
 8002052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002056:	4a05      	ldr	r2, [pc, #20]	; (800206c <SystemInit+0x20>)
 8002058:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800205c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002060:	bf00      	nop
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <HAL_UART_RxCpltCallback>:
volatile int newline_detect_flag = 0; 			// new line   indicator  ) ledallon\n)
volatile int x_idx = 0;
volatile int y_idx = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002070:	b590      	push	{r4, r7, lr}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
	// 2 : [X][Y].. each [X] is one line of command with max Y characters
	if(huart == &huart3) // ComPortMaster  uart 
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a29      	ldr	r2, [pc, #164]	; (8002120 <HAL_UART_RxCpltCallback+0xb0>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d14b      	bne.n	8002118 <HAL_UART_RxCpltCallback+0xa8>
	{
		if(x_idx < COMMAND_NUM)
 8002080:	4b28      	ldr	r3, [pc, #160]	; (8002124 <HAL_UART_RxCpltCallback+0xb4>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2b13      	cmp	r3, #19
 8002086:	dc3c      	bgt.n	8002102 <HAL_UART_RxCpltCallback+0x92>
		{
			if(y_idx < COMMAND_LENGTH)
 8002088:	4b27      	ldr	r3, [pc, #156]	; (8002128 <HAL_UART_RxCpltCallback+0xb8>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2b27      	cmp	r3, #39	; 0x27
 800208e:	dc34      	bgt.n	80020fa <HAL_UART_RxCpltCallback+0x8a>
			{
				if(rx_data == '\n' || rx_data == '\r')
 8002090:	4b26      	ldr	r3, [pc, #152]	; (800212c <HAL_UART_RxCpltCallback+0xbc>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	2b0a      	cmp	r3, #10
 8002096:	d003      	beq.n	80020a0 <HAL_UART_RxCpltCallback+0x30>
 8002098:	4b24      	ldr	r3, [pc, #144]	; (800212c <HAL_UART_RxCpltCallback+0xbc>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b0d      	cmp	r3, #13
 800209e:	d119      	bne.n	80020d4 <HAL_UART_RxCpltCallback+0x64>
				{
					rx_buff[x_idx][y_idx+1] = 0; // '\0'
 80020a0:	4b20      	ldr	r3, [pc, #128]	; (8002124 <HAL_UART_RxCpltCallback+0xb4>)
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	4b20      	ldr	r3, [pc, #128]	; (8002128 <HAL_UART_RxCpltCallback+0xb8>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	1c59      	adds	r1, r3, #1
 80020aa:	4821      	ldr	r0, [pc, #132]	; (8002130 <HAL_UART_RxCpltCallback+0xc0>)
 80020ac:	4613      	mov	r3, r2
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	4413      	add	r3, r2
 80020b2:	00db      	lsls	r3, r3, #3
 80020b4:	4403      	add	r3, r0
 80020b6:	440b      	add	r3, r1
 80020b8:	2200      	movs	r2, #0
 80020ba:	701a      	strb	r2, [r3, #0]
					newline_detect_flag = 1; // new line  flag set.
 80020bc:	4b1d      	ldr	r3, [pc, #116]	; (8002134 <HAL_UART_RxCpltCallback+0xc4>)
 80020be:	2201      	movs	r2, #1
 80020c0:	601a      	str	r2, [r3, #0]
					y_idx = 0; //  message   y_idx 0 .
 80020c2:	4b19      	ldr	r3, [pc, #100]	; (8002128 <HAL_UART_RxCpltCallback+0xb8>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
					x_idx++; //  command  (2     )
 80020c8:	4b16      	ldr	r3, [pc, #88]	; (8002124 <HAL_UART_RxCpltCallback+0xb4>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	3301      	adds	r3, #1
 80020ce:	4a15      	ldr	r2, [pc, #84]	; (8002124 <HAL_UART_RxCpltCallback+0xb4>)
 80020d0:	6013      	str	r3, [r2, #0]
 80020d2:	e01c      	b.n	800210e <HAL_UART_RxCpltCallback+0x9e>
				}
				else
				{
					rx_buff[x_idx][y_idx++] = rx_data;
 80020d4:	4b13      	ldr	r3, [pc, #76]	; (8002124 <HAL_UART_RxCpltCallback+0xb4>)
 80020d6:	6819      	ldr	r1, [r3, #0]
 80020d8:	4b13      	ldr	r3, [pc, #76]	; (8002128 <HAL_UART_RxCpltCallback+0xb8>)
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	1c53      	adds	r3, r2, #1
 80020de:	4812      	ldr	r0, [pc, #72]	; (8002128 <HAL_UART_RxCpltCallback+0xb8>)
 80020e0:	6003      	str	r3, [r0, #0]
 80020e2:	4b12      	ldr	r3, [pc, #72]	; (800212c <HAL_UART_RxCpltCallback+0xbc>)
 80020e4:	781c      	ldrb	r4, [r3, #0]
 80020e6:	4812      	ldr	r0, [pc, #72]	; (8002130 <HAL_UART_RxCpltCallback+0xc0>)
 80020e8:	460b      	mov	r3, r1
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	440b      	add	r3, r1
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	4403      	add	r3, r0
 80020f2:	4413      	add	r3, r2
 80020f4:	4622      	mov	r2, r4
 80020f6:	701a      	strb	r2, [r3, #0]
 80020f8:	e009      	b.n	800210e <HAL_UART_RxCpltCallback+0x9e>
				}
			}
			else
			{
				y_idx = 0;
 80020fa:	4b0b      	ldr	r3, [pc, #44]	; (8002128 <HAL_UART_RxCpltCallback+0xb8>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	e005      	b.n	800210e <HAL_UART_RxCpltCallback+0x9e>
			}
		}
		else // COMMAND_NUM    ,   
		{
			x_idx = 0;
 8002102:	4b08      	ldr	r3, [pc, #32]	; (8002124 <HAL_UART_RxCpltCallback+0xb4>)
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
			printf("Commands overflow !! Cycling back to start !!\n");
 8002108:	480b      	ldr	r0, [pc, #44]	; (8002138 <HAL_UART_RxCpltCallback+0xc8>)
 800210a:	f004 fdaf 	bl	8006c6c <puts>
		}
		// :  HAL_UART_Receive_IT call  INT .
		HAL_UART_Receive_IT(&huart3, &rx_data, 1);
 800210e:	2201      	movs	r2, #1
 8002110:	4906      	ldr	r1, [pc, #24]	; (800212c <HAL_UART_RxCpltCallback+0xbc>)
 8002112:	4803      	ldr	r0, [pc, #12]	; (8002120 <HAL_UART_RxCpltCallback+0xb0>)
 8002114:	f003 f9e7 	bl	80054e6 <HAL_UART_Receive_IT>
	}
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	bd90      	pop	{r4, r7, pc}
 8002120:	200003d8 	.word	0x200003d8
 8002124:	20000cac 	.word	0x20000cac
 8002128:	20000cb0 	.word	0x20000cb0
 800212c:	2000096c 	.word	0x2000096c
 8002130:	20000988 	.word	0x20000988
 8002134:	20000ca8 	.word	0x20000ca8
 8002138:	08007d30 	.word	0x08007d30

0800213c <HAL_TIM_IC_CaptureCallback>:
  * @param  htim TIM IC handle
  * @retval None
  */
volatile uint8_t is_first_capture = 0; // 0: , 1: 
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a12      	ldr	r2, [pc, #72]	; (8002194 <HAL_TIM_IC_CaptureCallback+0x58>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d11d      	bne.n	800218a <HAL_TIM_IC_CaptureCallback+0x4e>
	{
printf("T3\n");
 800214e:	4812      	ldr	r0, [pc, #72]	; (8002198 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8002150:	f004 fd8c 	bl	8006c6c <puts>
		if(is_first_capture == 0) // 
 8002154:	4b11      	ldr	r3, [pc, #68]	; (800219c <HAL_TIM_IC_CaptureCallback+0x60>)
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d107      	bne.n	800216e <HAL_TIM_IC_CaptureCallback+0x32>
		{
			__HAL_TIM_SET_COUNTER(htim, 0); // clear HW counter
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2200      	movs	r2, #0
 8002164:	625a      	str	r2, [r3, #36]	; 0x24
			is_first_capture = 1; //     , set flag indicator
 8002166:	4b0d      	ldr	r3, [pc, #52]	; (800219c <HAL_TIM_IC_CaptureCallback+0x60>)
 8002168:	2201      	movs	r2, #1
 800216a:	701a      	strb	r2, [r3, #0]
			distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); //     
			ic_cpt_finish_flag=1;
		}

	}
}
 800216c:	e00d      	b.n	800218a <HAL_TIM_IC_CaptureCallback+0x4e>
			is_first_capture = 0; // reset flag indicator in anticipation of next echo pulse
 800216e:	4b0b      	ldr	r3, [pc, #44]	; (800219c <HAL_TIM_IC_CaptureCallback+0x60>)
 8002170:	2200      	movs	r2, #0
 8002172:	701a      	strb	r2, [r3, #0]
			distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); //     
 8002174:	2100      	movs	r1, #0
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f002 fdf4 	bl	8004d64 <HAL_TIM_ReadCapturedValue>
 800217c:	4603      	mov	r3, r0
 800217e:	461a      	mov	r2, r3
 8002180:	4b07      	ldr	r3, [pc, #28]	; (80021a0 <HAL_TIM_IC_CaptureCallback+0x64>)
 8002182:	601a      	str	r2, [r3, #0]
			ic_cpt_finish_flag=1;
 8002184:	4b07      	ldr	r3, [pc, #28]	; (80021a4 <HAL_TIM_IC_CaptureCallback+0x68>)
 8002186:	2201      	movs	r2, #1
 8002188:	601a      	str	r2, [r3, #0]
}
 800218a:	bf00      	nop
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	40000400 	.word	0x40000400
 8002198:	08007dd8 	.word	0x08007dd8
 800219c:	20000cbc 	.word	0x20000cbc
 80021a0:	20000cb4 	.word	0x20000cb4
 80021a4:	20000cb8 	.word	0x20000cb8

080021a8 <ultrasonic_processing>:

void ultrasonic_processing(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
	int dis; //      

	if(TIM10_10ms_ultrasonic >= 100) // 1
 80021ae:	4b1e      	ldr	r3, [pc, #120]	; (8002228 <ultrasonic_processing+0x80>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2b63      	cmp	r3, #99	; 0x63
 80021b4:	dd2f      	ble.n	8002216 <ultrasonic_processing+0x6e>
	{
printf("TIM10_10ms_ultrasonic\n");
 80021b6:	481d      	ldr	r0, [pc, #116]	; (800222c <ultrasonic_processing+0x84>)
 80021b8:	f004 fd58 	bl	8006c6c <puts>

		TIM10_10ms_ultrasonic = 0;
 80021bc:	4b1a      	ldr	r3, [pc, #104]	; (8002228 <ultrasonic_processing+0x80>)
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
		make_trigger();
 80021c2:	f000 f83b 	bl	800223c <make_trigger>
		if(ic_cpt_finish_flag) //   
 80021c6:	4b1a      	ldr	r3, [pc, #104]	; (8002230 <ultrasonic_processing+0x88>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d023      	beq.n	8002216 <ultrasonic_processing+0x6e>
		{
			ic_cpt_finish_flag = 0;
 80021ce:	4b18      	ldr	r3, [pc, #96]	; (8002230 <ultrasonic_processing+0x88>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
			dis = distance;
 80021d4:	4b17      	ldr	r3, [pc, #92]	; (8002234 <ultrasonic_processing+0x8c>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	607b      	str	r3, [r7, #4]
			dis = dis * 0.034 / 2; // 1us(microsecond) 0.034cm ,   2 .
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7fe f9aa 	bl	8000534 <__aeabi_i2d>
 80021e0:	a30f      	add	r3, pc, #60	; (adr r3, 8002220 <ultrasonic_processing+0x78>)
 80021e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e6:	f7fe fa0f 	bl	8000608 <__aeabi_dmul>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4610      	mov	r0, r2
 80021f0:	4619      	mov	r1, r3
 80021f2:	f04f 0200 	mov.w	r2, #0
 80021f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021fa:	f7fe fb2f 	bl	800085c <__aeabi_ddiv>
 80021fe:	4602      	mov	r2, r0
 8002200:	460b      	mov	r3, r1
 8002202:	4610      	mov	r0, r2
 8002204:	4619      	mov	r1, r3
 8002206:	f7fe fc11 	bl	8000a2c <__aeabi_d2iz>
 800220a:	4603      	mov	r3, r0
 800220c:	607b      	str	r3, [r7, #4]
			printf("dis: %dcm\n", dis);
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	4809      	ldr	r0, [pc, #36]	; (8002238 <ultrasonic_processing+0x90>)
 8002212:	f004 fcc5 	bl	8006ba0 <iprintf>
		}
	}
}
 8002216:	bf00      	nop
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	b020c49c 	.word	0xb020c49c
 8002224:	3fa16872 	.word	0x3fa16872
 8002228:	20000978 	.word	0x20000978
 800222c:	08007ddc 	.word	0x08007ddc
 8002230:	20000cb8 	.word	0x20000cb8
 8002234:	20000cb4 	.word	0x20000cb4
 8002238:	08007df4 	.word	0x08007df4

0800223c <make_trigger>:

void make_trigger(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 8002240:	2200      	movs	r2, #0
 8002242:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002246:	480b      	ldr	r0, [pc, #44]	; (8002274 <make_trigger+0x38>)
 8002248:	f000 ff66 	bl	8003118 <HAL_GPIO_WritePin>
	delay_us(2);
 800224c:	2002      	movs	r0, #2
 800224e:	f7fe ffb1 	bl	80011b4 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 1);
 8002252:	2201      	movs	r2, #1
 8002254:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002258:	4806      	ldr	r0, [pc, #24]	; (8002274 <make_trigger+0x38>)
 800225a:	f000 ff5d 	bl	8003118 <HAL_GPIO_WritePin>
	delay_us(10);
 800225e:	200a      	movs	r0, #10
 8002260:	f7fe ffa8 	bl	80011b4 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 8002264:	2200      	movs	r2, #0
 8002266:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800226a:	4802      	ldr	r0, [pc, #8]	; (8002274 <make_trigger+0x38>)
 800226c:	f000 ff54 	bl	8003118 <HAL_GPIO_WritePin>
}
 8002270:	bf00      	nop
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40021400 	.word	0x40021400

08002278 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002278:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022b0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800227c:	480d      	ldr	r0, [pc, #52]	; (80022b4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800227e:	490e      	ldr	r1, [pc, #56]	; (80022b8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002280:	4a0e      	ldr	r2, [pc, #56]	; (80022bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002284:	e002      	b.n	800228c <LoopCopyDataInit>

08002286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800228a:	3304      	adds	r3, #4

0800228c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800228c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800228e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002290:	d3f9      	bcc.n	8002286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002292:	4a0b      	ldr	r2, [pc, #44]	; (80022c0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002294:	4c0b      	ldr	r4, [pc, #44]	; (80022c4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002298:	e001      	b.n	800229e <LoopFillZerobss>

0800229a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800229a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800229c:	3204      	adds	r2, #4

0800229e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800229e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022a0:	d3fb      	bcc.n	800229a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022a2:	f7ff fed3 	bl	800204c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022a6:	f004 fe35 	bl	8006f14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022aa:	f7fe ff9b 	bl	80011e4 <main>
  bx  lr    
 80022ae:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80022b0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80022b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022b8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80022bc:	08007e5c 	.word	0x08007e5c
  ldr r2, =_sbss
 80022c0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80022c4:	20000e10 	.word	0x20000e10

080022c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022c8:	e7fe      	b.n	80022c8 <ADC_IRQHandler>
	...

080022cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022d0:	4b0e      	ldr	r3, [pc, #56]	; (800230c <HAL_Init+0x40>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a0d      	ldr	r2, [pc, #52]	; (800230c <HAL_Init+0x40>)
 80022d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022dc:	4b0b      	ldr	r3, [pc, #44]	; (800230c <HAL_Init+0x40>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a0a      	ldr	r2, [pc, #40]	; (800230c <HAL_Init+0x40>)
 80022e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022e8:	4b08      	ldr	r3, [pc, #32]	; (800230c <HAL_Init+0x40>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a07      	ldr	r2, [pc, #28]	; (800230c <HAL_Init+0x40>)
 80022ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022f4:	2003      	movs	r0, #3
 80022f6:	f000 f94f 	bl	8002598 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022fa:	2000      	movs	r0, #0
 80022fc:	f000 f808 	bl	8002310 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002300:	f7ff faee 	bl	80018e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40023c00 	.word	0x40023c00

08002310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002318:	4b12      	ldr	r3, [pc, #72]	; (8002364 <HAL_InitTick+0x54>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	4b12      	ldr	r3, [pc, #72]	; (8002368 <HAL_InitTick+0x58>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	4619      	mov	r1, r3
 8002322:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002326:	fbb3 f3f1 	udiv	r3, r3, r1
 800232a:	fbb2 f3f3 	udiv	r3, r2, r3
 800232e:	4618      	mov	r0, r3
 8002330:	f000 f967 	bl	8002602 <HAL_SYSTICK_Config>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e00e      	b.n	800235c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2b0f      	cmp	r3, #15
 8002342:	d80a      	bhi.n	800235a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002344:	2200      	movs	r2, #0
 8002346:	6879      	ldr	r1, [r7, #4]
 8002348:	f04f 30ff 	mov.w	r0, #4294967295
 800234c:	f000 f92f 	bl	80025ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002350:	4a06      	ldr	r2, [pc, #24]	; (800236c <HAL_InitTick+0x5c>)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002356:	2300      	movs	r3, #0
 8002358:	e000      	b.n	800235c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20000000 	.word	0x20000000
 8002368:	20000008 	.word	0x20000008
 800236c:	20000004 	.word	0x20000004

08002370 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002374:	4b06      	ldr	r3, [pc, #24]	; (8002390 <HAL_IncTick+0x20>)
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	461a      	mov	r2, r3
 800237a:	4b06      	ldr	r3, [pc, #24]	; (8002394 <HAL_IncTick+0x24>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4413      	add	r3, r2
 8002380:	4a04      	ldr	r2, [pc, #16]	; (8002394 <HAL_IncTick+0x24>)
 8002382:	6013      	str	r3, [r2, #0]
}
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	20000008 	.word	0x20000008
 8002394:	20000cc0 	.word	0x20000cc0

08002398 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  return uwTick;
 800239c:	4b03      	ldr	r3, [pc, #12]	; (80023ac <HAL_GetTick+0x14>)
 800239e:	681b      	ldr	r3, [r3, #0]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	20000cc0 	.word	0x20000cc0

080023b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023b8:	f7ff ffee 	bl	8002398 <HAL_GetTick>
 80023bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c8:	d005      	beq.n	80023d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023ca:	4b0a      	ldr	r3, [pc, #40]	; (80023f4 <HAL_Delay+0x44>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	461a      	mov	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	4413      	add	r3, r2
 80023d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023d6:	bf00      	nop
 80023d8:	f7ff ffde 	bl	8002398 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d8f7      	bhi.n	80023d8 <HAL_Delay+0x28>
  {
  }
}
 80023e8:	bf00      	nop
 80023ea:	bf00      	nop
 80023ec:	3710      	adds	r7, #16
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000008 	.word	0x20000008

080023f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002408:	4b0c      	ldr	r3, [pc, #48]	; (800243c <__NVIC_SetPriorityGrouping+0x44>)
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800240e:	68ba      	ldr	r2, [r7, #8]
 8002410:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002414:	4013      	ands	r3, r2
 8002416:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002420:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002424:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002428:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800242a:	4a04      	ldr	r2, [pc, #16]	; (800243c <__NVIC_SetPriorityGrouping+0x44>)
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	60d3      	str	r3, [r2, #12]
}
 8002430:	bf00      	nop
 8002432:	3714      	adds	r7, #20
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	e000ed00 	.word	0xe000ed00

08002440 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002444:	4b04      	ldr	r3, [pc, #16]	; (8002458 <__NVIC_GetPriorityGrouping+0x18>)
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	0a1b      	lsrs	r3, r3, #8
 800244a:	f003 0307 	and.w	r3, r3, #7
}
 800244e:	4618      	mov	r0, r3
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr
 8002458:	e000ed00 	.word	0xe000ed00

0800245c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246a:	2b00      	cmp	r3, #0
 800246c:	db0b      	blt.n	8002486 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	f003 021f 	and.w	r2, r3, #31
 8002474:	4907      	ldr	r1, [pc, #28]	; (8002494 <__NVIC_EnableIRQ+0x38>)
 8002476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247a:	095b      	lsrs	r3, r3, #5
 800247c:	2001      	movs	r0, #1
 800247e:	fa00 f202 	lsl.w	r2, r0, r2
 8002482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	e000e100 	.word	0xe000e100

08002498 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	4603      	mov	r3, r0
 80024a0:	6039      	str	r1, [r7, #0]
 80024a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	db0a      	blt.n	80024c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	b2da      	uxtb	r2, r3
 80024b0:	490c      	ldr	r1, [pc, #48]	; (80024e4 <__NVIC_SetPriority+0x4c>)
 80024b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b6:	0112      	lsls	r2, r2, #4
 80024b8:	b2d2      	uxtb	r2, r2
 80024ba:	440b      	add	r3, r1
 80024bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024c0:	e00a      	b.n	80024d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	b2da      	uxtb	r2, r3
 80024c6:	4908      	ldr	r1, [pc, #32]	; (80024e8 <__NVIC_SetPriority+0x50>)
 80024c8:	79fb      	ldrb	r3, [r7, #7]
 80024ca:	f003 030f 	and.w	r3, r3, #15
 80024ce:	3b04      	subs	r3, #4
 80024d0:	0112      	lsls	r2, r2, #4
 80024d2:	b2d2      	uxtb	r2, r2
 80024d4:	440b      	add	r3, r1
 80024d6:	761a      	strb	r2, [r3, #24]
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	e000e100 	.word	0xe000e100
 80024e8:	e000ed00 	.word	0xe000ed00

080024ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b089      	sub	sp, #36	; 0x24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	f1c3 0307 	rsb	r3, r3, #7
 8002506:	2b04      	cmp	r3, #4
 8002508:	bf28      	it	cs
 800250a:	2304      	movcs	r3, #4
 800250c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	3304      	adds	r3, #4
 8002512:	2b06      	cmp	r3, #6
 8002514:	d902      	bls.n	800251c <NVIC_EncodePriority+0x30>
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	3b03      	subs	r3, #3
 800251a:	e000      	b.n	800251e <NVIC_EncodePriority+0x32>
 800251c:	2300      	movs	r3, #0
 800251e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002520:	f04f 32ff 	mov.w	r2, #4294967295
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43da      	mvns	r2, r3
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	401a      	ands	r2, r3
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002534:	f04f 31ff 	mov.w	r1, #4294967295
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	fa01 f303 	lsl.w	r3, r1, r3
 800253e:	43d9      	mvns	r1, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002544:	4313      	orrs	r3, r2
         );
}
 8002546:	4618      	mov	r0, r3
 8002548:	3724      	adds	r7, #36	; 0x24
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
	...

08002554 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3b01      	subs	r3, #1
 8002560:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002564:	d301      	bcc.n	800256a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002566:	2301      	movs	r3, #1
 8002568:	e00f      	b.n	800258a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800256a:	4a0a      	ldr	r2, [pc, #40]	; (8002594 <SysTick_Config+0x40>)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3b01      	subs	r3, #1
 8002570:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002572:	210f      	movs	r1, #15
 8002574:	f04f 30ff 	mov.w	r0, #4294967295
 8002578:	f7ff ff8e 	bl	8002498 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800257c:	4b05      	ldr	r3, [pc, #20]	; (8002594 <SysTick_Config+0x40>)
 800257e:	2200      	movs	r2, #0
 8002580:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002582:	4b04      	ldr	r3, [pc, #16]	; (8002594 <SysTick_Config+0x40>)
 8002584:	2207      	movs	r2, #7
 8002586:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002588:	2300      	movs	r3, #0
}
 800258a:	4618      	mov	r0, r3
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	e000e010 	.word	0xe000e010

08002598 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f7ff ff29 	bl	80023f8 <__NVIC_SetPriorityGrouping>
}
 80025a6:	bf00      	nop
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b086      	sub	sp, #24
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	4603      	mov	r3, r0
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	607a      	str	r2, [r7, #4]
 80025ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025c0:	f7ff ff3e 	bl	8002440 <__NVIC_GetPriorityGrouping>
 80025c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	68b9      	ldr	r1, [r7, #8]
 80025ca:	6978      	ldr	r0, [r7, #20]
 80025cc:	f7ff ff8e 	bl	80024ec <NVIC_EncodePriority>
 80025d0:	4602      	mov	r2, r0
 80025d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025d6:	4611      	mov	r1, r2
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff ff5d 	bl	8002498 <__NVIC_SetPriority>
}
 80025de:	bf00      	nop
 80025e0:	3718      	adds	r7, #24
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b082      	sub	sp, #8
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	4603      	mov	r3, r0
 80025ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff ff31 	bl	800245c <__NVIC_EnableIRQ>
}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b082      	sub	sp, #8
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff ffa2 	bl	8002554 <SysTick_Config>
 8002610:	4603      	mov	r3, r0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b084      	sub	sp, #16
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002626:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002628:	f7ff feb6 	bl	8002398 <HAL_GetTick>
 800262c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d008      	beq.n	800264c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2280      	movs	r2, #128	; 0x80
 800263e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e052      	b.n	80026f2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 0216 	bic.w	r2, r2, #22
 800265a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	695a      	ldr	r2, [r3, #20]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800266a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002670:	2b00      	cmp	r3, #0
 8002672:	d103      	bne.n	800267c <HAL_DMA_Abort+0x62>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002678:	2b00      	cmp	r3, #0
 800267a:	d007      	beq.n	800268c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f022 0208 	bic.w	r2, r2, #8
 800268a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 0201 	bic.w	r2, r2, #1
 800269a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800269c:	e013      	b.n	80026c6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800269e:	f7ff fe7b 	bl	8002398 <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	2b05      	cmp	r3, #5
 80026aa:	d90c      	bls.n	80026c6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2220      	movs	r2, #32
 80026b0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2203      	movs	r2, #3
 80026b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e015      	b.n	80026f2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0301 	and.w	r3, r3, #1
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1e4      	bne.n	800269e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026d8:	223f      	movs	r2, #63	; 0x3f
 80026da:	409a      	lsls	r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b083      	sub	sp, #12
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b02      	cmp	r3, #2
 800270c:	d004      	beq.n	8002718 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2280      	movs	r2, #128	; 0x80
 8002712:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e00c      	b.n	8002732 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2205      	movs	r2, #5
 800271c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f022 0201 	bic.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
	...

08002740 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e06c      	b.n	800282c <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002758:	2b00      	cmp	r3, #0
 800275a:	d106      	bne.n	800276a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2223      	movs	r2, #35	; 0x23
 8002760:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f7ff f8e3 	bl	8001930 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	60bb      	str	r3, [r7, #8]
 800276e:	4b31      	ldr	r3, [pc, #196]	; (8002834 <HAL_ETH_Init+0xf4>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002772:	4a30      	ldr	r2, [pc, #192]	; (8002834 <HAL_ETH_Init+0xf4>)
 8002774:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002778:	6453      	str	r3, [r2, #68]	; 0x44
 800277a:	4b2e      	ldr	r3, [pc, #184]	; (8002834 <HAL_ETH_Init+0xf4>)
 800277c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002782:	60bb      	str	r3, [r7, #8]
 8002784:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002786:	4b2c      	ldr	r3, [pc, #176]	; (8002838 <HAL_ETH_Init+0xf8>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	4a2b      	ldr	r2, [pc, #172]	; (8002838 <HAL_ETH_Init+0xf8>)
 800278c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002790:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002792:	4b29      	ldr	r3, [pc, #164]	; (8002838 <HAL_ETH_Init+0xf8>)
 8002794:	685a      	ldr	r2, [r3, #4]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	4927      	ldr	r1, [pc, #156]	; (8002838 <HAL_ETH_Init+0xf8>)
 800279c:	4313      	orrs	r3, r2
 800279e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80027a0:	4b25      	ldr	r3, [pc, #148]	; (8002838 <HAL_ETH_Init+0xf8>)
 80027a2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	6812      	ldr	r2, [r2, #0]
 80027b2:	f043 0301 	orr.w	r3, r3, #1
 80027b6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80027ba:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027bc:	f7ff fdec 	bl	8002398 <HAL_GetTick>
 80027c0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80027c2:	e011      	b.n	80027e8 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80027c4:	f7ff fde8 	bl	8002398 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80027d2:	d909      	bls.n	80027e8 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2204      	movs	r2, #4
 80027d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	22e0      	movs	r2, #224	; 0xe0
 80027e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e021      	b.n	800282c <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d1e4      	bne.n	80027c4 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 f958 	bl	8002ab0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f000 f9ff 	bl	8002c04 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f000 fa55 	bl	8002cb6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	461a      	mov	r2, r3
 8002812:	2100      	movs	r1, #0
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f000 f9bd 	bl	8002b94 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2210      	movs	r2, #16
 8002826:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800282a:	2300      	movs	r3, #0
}
 800282c:	4618      	mov	r0, r3
 800282e:	3710      	adds	r7, #16
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	40023800 	.word	0x40023800
 8002838:	40013800 	.word	0x40013800

0800283c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	4b51      	ldr	r3, [pc, #324]	; (8002998 <ETH_SetMACConfig+0x15c>)
 8002852:	4013      	ands	r3, r2
 8002854:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	7c1b      	ldrb	r3, [r3, #16]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d102      	bne.n	8002864 <ETH_SetMACConfig+0x28>
 800285e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002862:	e000      	b.n	8002866 <ETH_SetMACConfig+0x2a>
 8002864:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	7c5b      	ldrb	r3, [r3, #17]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d102      	bne.n	8002874 <ETH_SetMACConfig+0x38>
 800286e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002872:	e000      	b.n	8002876 <ETH_SetMACConfig+0x3a>
 8002874:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002876:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800287c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	7fdb      	ldrb	r3, [r3, #31]
 8002882:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002884:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800288a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800288c:	683a      	ldr	r2, [r7, #0]
 800288e:	7f92      	ldrb	r2, [r2, #30]
 8002890:	2a00      	cmp	r2, #0
 8002892:	d102      	bne.n	800289a <ETH_SetMACConfig+0x5e>
 8002894:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002898:	e000      	b.n	800289c <ETH_SetMACConfig+0x60>
 800289a:	2200      	movs	r2, #0
                        macconf->Speed |
 800289c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	7f1b      	ldrb	r3, [r3, #28]
 80028a2:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80028a4:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80028aa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	791b      	ldrb	r3, [r3, #4]
 80028b0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80028b2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80028b4:	683a      	ldr	r2, [r7, #0]
 80028b6:	f892 2020 	ldrb.w	r2, [r2, #32]
 80028ba:	2a00      	cmp	r2, #0
 80028bc:	d102      	bne.n	80028c4 <ETH_SetMACConfig+0x88>
 80028be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028c2:	e000      	b.n	80028c6 <ETH_SetMACConfig+0x8a>
 80028c4:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80028c6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	7bdb      	ldrb	r3, [r3, #15]
 80028cc:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80028ce:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80028d4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80028dc:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80028de:	4313      	orrs	r3, r2
 80028e0:	68fa      	ldr	r2, [r7, #12]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80028f6:	2001      	movs	r0, #1
 80028f8:	f7ff fd5a 	bl	80023b0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68fa      	ldr	r2, [r7, #12]
 8002902:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800290c:	68fa      	ldr	r2, [r7, #12]
 800290e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002912:	4013      	ands	r3, r2
 8002914:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800291a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002922:	2a00      	cmp	r2, #0
 8002924:	d101      	bne.n	800292a <ETH_SetMACConfig+0xee>
 8002926:	2280      	movs	r2, #128	; 0x80
 8002928:	e000      	b.n	800292c <ETH_SetMACConfig+0xf0>
 800292a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800292c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002932:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002934:	683a      	ldr	r2, [r7, #0]
 8002936:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800293a:	2a01      	cmp	r2, #1
 800293c:	d101      	bne.n	8002942 <ETH_SetMACConfig+0x106>
 800293e:	2208      	movs	r2, #8
 8002940:	e000      	b.n	8002944 <ETH_SetMACConfig+0x108>
 8002942:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002944:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002946:	683a      	ldr	r2, [r7, #0]
 8002948:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 800294c:	2a01      	cmp	r2, #1
 800294e:	d101      	bne.n	8002954 <ETH_SetMACConfig+0x118>
 8002950:	2204      	movs	r2, #4
 8002952:	e000      	b.n	8002956 <ETH_SetMACConfig+0x11a>
 8002954:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002956:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002958:	683a      	ldr	r2, [r7, #0]
 800295a:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800295e:	2a01      	cmp	r2, #1
 8002960:	d101      	bne.n	8002966 <ETH_SetMACConfig+0x12a>
 8002962:	2202      	movs	r2, #2
 8002964:	e000      	b.n	8002968 <ETH_SetMACConfig+0x12c>
 8002966:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002968:	4313      	orrs	r3, r2
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	4313      	orrs	r3, r2
 800296e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68fa      	ldr	r2, [r7, #12]
 8002976:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002980:	2001      	movs	r0, #1
 8002982:	f7ff fd15 	bl	80023b0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	68fa      	ldr	r2, [r7, #12]
 800298c:	619a      	str	r2, [r3, #24]
}
 800298e:	bf00      	nop
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	ff20810f 	.word	0xff20810f

0800299c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	4b3d      	ldr	r3, [pc, #244]	; (8002aac <ETH_SetDMAConfig+0x110>)
 80029b6:	4013      	ands	r3, r2
 80029b8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	7b1b      	ldrb	r3, [r3, #12]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d102      	bne.n	80029c8 <ETH_SetDMAConfig+0x2c>
 80029c2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80029c6:	e000      	b.n	80029ca <ETH_SetDMAConfig+0x2e>
 80029c8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	7b5b      	ldrb	r3, [r3, #13]
 80029ce:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80029d0:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80029d2:	683a      	ldr	r2, [r7, #0]
 80029d4:	7f52      	ldrb	r2, [r2, #29]
 80029d6:	2a00      	cmp	r2, #0
 80029d8:	d102      	bne.n	80029e0 <ETH_SetDMAConfig+0x44>
 80029da:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80029de:	e000      	b.n	80029e2 <ETH_SetDMAConfig+0x46>
 80029e0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80029e2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	7b9b      	ldrb	r3, [r3, #14]
 80029e8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80029ea:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80029f0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	7f1b      	ldrb	r3, [r3, #28]
 80029f6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80029f8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	7f9b      	ldrb	r3, [r3, #30]
 80029fe:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002a00:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002a06:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a0e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002a10:	4313      	orrs	r3, r2
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a20:	461a      	mov	r2, r3
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002a32:	2001      	movs	r0, #1
 8002a34:	f7ff fcbc 	bl	80023b0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a40:	461a      	mov	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	791b      	ldrb	r3, [r3, #4]
 8002a4a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002a50:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002a56:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002a5c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002a64:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002a66:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002a6e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002a74:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	6812      	ldr	r2, [r2, #0]
 8002a7a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a7e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002a82:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002a90:	2001      	movs	r0, #1
 8002a92:	f7ff fc8d 	bl	80023b0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6013      	str	r3, [r2, #0]
}
 8002aa4:	bf00      	nop
 8002aa6:	3710      	adds	r7, #16
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	f8de3f23 	.word	0xf8de3f23

08002ab0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b0a6      	sub	sp, #152	; 0x98
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002ada:	2301      	movs	r3, #1
 8002adc:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002aec:	2300      	movs	r3, #0
 8002aee:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002af0:	2300      	movs	r3, #0
 8002af2:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002af6:	2300      	movs	r3, #0
 8002af8:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002afa:	2300      	movs	r3, #0
 8002afc:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002b00:	2300      	movs	r3, #0
 8002b02:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002b06:	2300      	movs	r3, #0
 8002b08:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002b12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002b16:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002b18:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002b1c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002b24:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002b28:	4619      	mov	r1, r3
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f7ff fe86 	bl	800283c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002b30:	2301      	movs	r3, #1
 8002b32:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002b34:	2301      	movs	r3, #1
 8002b36:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002b42:	2300      	movs	r3, #0
 8002b44:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002b46:	2300      	movs	r3, #0
 8002b48:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002b52:	2300      	movs	r3, #0
 8002b54:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002b56:	2301      	movs	r3, #1
 8002b58:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002b60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b64:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002b66:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002b6a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002b6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b70:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002b72:	2301      	movs	r3, #1
 8002b74:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002b80:	f107 0308 	add.w	r3, r7, #8
 8002b84:	4619      	mov	r1, r3
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f7ff ff08 	bl	800299c <ETH_SetDMAConfig>
}
 8002b8c:	bf00      	nop
 8002b8e:	3798      	adds	r7, #152	; 0x98
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b087      	sub	sp, #28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	3305      	adds	r3, #5
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	021b      	lsls	r3, r3, #8
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	3204      	adds	r2, #4
 8002bac:	7812      	ldrb	r2, [r2, #0]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002bb2:	68ba      	ldr	r2, [r7, #8]
 8002bb4:	4b11      	ldr	r3, [pc, #68]	; (8002bfc <ETH_MACAddressConfig+0x68>)
 8002bb6:	4413      	add	r3, r2
 8002bb8:	461a      	mov	r2, r3
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	3303      	adds	r3, #3
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	061a      	lsls	r2, r3, #24
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	3302      	adds	r3, #2
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	041b      	lsls	r3, r3, #16
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	021b      	lsls	r3, r3, #8
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	7812      	ldrb	r2, [r2, #0]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002be2:	68ba      	ldr	r2, [r7, #8]
 8002be4:	4b06      	ldr	r3, [pc, #24]	; (8002c00 <ETH_MACAddressConfig+0x6c>)
 8002be6:	4413      	add	r3, r2
 8002be8:	461a      	mov	r2, r3
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	6013      	str	r3, [r2, #0]
}
 8002bee:	bf00      	nop
 8002bf0:	371c      	adds	r7, #28
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	40028040 	.word	0x40028040
 8002c00:	40028044 	.word	0x40028044

08002c04 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b085      	sub	sp, #20
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	60fb      	str	r3, [r7, #12]
 8002c10:	e03e      	b.n	8002c90 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68d9      	ldr	r1, [r3, #12]
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	4413      	add	r3, r2
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	440b      	add	r3, r1
 8002c22:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	2200      	movs	r2, #0
 8002c28:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	2200      	movs	r2, #0
 8002c34:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002c3c:	68b9      	ldr	r1, [r7, #8]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	68fa      	ldr	r2, [r7, #12]
 8002c42:	3206      	adds	r2, #6
 8002c44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d80c      	bhi.n	8002c74 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	68d9      	ldr	r1, [r3, #12]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	1c5a      	adds	r2, r3, #1
 8002c62:	4613      	mov	r3, r2
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	4413      	add	r3, r2
 8002c68:	00db      	lsls	r3, r3, #3
 8002c6a:	440b      	add	r3, r1
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	60da      	str	r2, [r3, #12]
 8002c72:	e004      	b.n	8002c7e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	461a      	mov	r2, r3
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	60fb      	str	r3, [r7, #12]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2b03      	cmp	r3, #3
 8002c94:	d9bd      	bls.n	8002c12 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	68da      	ldr	r2, [r3, #12]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ca8:	611a      	str	r2, [r3, #16]
}
 8002caa:	bf00      	nop
 8002cac:	3714      	adds	r7, #20
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr

08002cb6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b085      	sub	sp, #20
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	60fb      	str	r3, [r7, #12]
 8002cc2:	e046      	b.n	8002d52 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6919      	ldr	r1, [r3, #16]
 8002cc8:	68fa      	ldr	r2, [r7, #12]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	4413      	add	r3, r2
 8002cd0:	00db      	lsls	r3, r3, #3
 8002cd2:	440b      	add	r3, r1
 8002cd4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	2200      	movs	r2, #0
 8002cec:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002d00:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002d08:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002d16:	68b9      	ldr	r1, [r7, #8]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	3212      	adds	r2, #18
 8002d1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d80c      	bhi.n	8002d42 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6919      	ldr	r1, [r3, #16]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	1c5a      	adds	r2, r3, #1
 8002d30:	4613      	mov	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	440b      	add	r3, r1
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	60da      	str	r2, [r3, #12]
 8002d40:	e004      	b.n	8002d4c <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	461a      	mov	r2, r3
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	60fb      	str	r3, [r7, #12]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2b03      	cmp	r3, #3
 8002d56:	d9b5      	bls.n	8002cc4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	691a      	ldr	r2, [r3, #16]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d82:	60da      	str	r2, [r3, #12]
}
 8002d84:	bf00      	nop
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b089      	sub	sp, #36	; 0x24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002da6:	2300      	movs	r3, #0
 8002da8:	61fb      	str	r3, [r7, #28]
 8002daa:	e177      	b.n	800309c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dac:	2201      	movs	r2, #1
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	f040 8166 	bne.w	8003096 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d005      	beq.n	8002de2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d130      	bne.n	8002e44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	2203      	movs	r2, #3
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	43db      	mvns	r3, r3
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	4013      	ands	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	68da      	ldr	r2, [r3, #12]
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	69ba      	ldr	r2, [r7, #24]
 8002e10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e18:	2201      	movs	r2, #1
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	43db      	mvns	r3, r3
 8002e22:	69ba      	ldr	r2, [r7, #24]
 8002e24:	4013      	ands	r3, r2
 8002e26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	091b      	lsrs	r3, r3, #4
 8002e2e:	f003 0201 	and.w	r2, r3, #1
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	fa02 f303 	lsl.w	r3, r2, r3
 8002e38:	69ba      	ldr	r2, [r7, #24]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f003 0303 	and.w	r3, r3, #3
 8002e4c:	2b03      	cmp	r3, #3
 8002e4e:	d017      	beq.n	8002e80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	2203      	movs	r2, #3
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	43db      	mvns	r3, r3
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	4013      	ands	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f003 0303 	and.w	r3, r3, #3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d123      	bne.n	8002ed4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	08da      	lsrs	r2, r3, #3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3208      	adds	r2, #8
 8002e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	220f      	movs	r2, #15
 8002ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea8:	43db      	mvns	r3, r3
 8002eaa:	69ba      	ldr	r2, [r7, #24]
 8002eac:	4013      	ands	r3, r2
 8002eae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	691a      	ldr	r2, [r3, #16]
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	f003 0307 	and.w	r3, r3, #7
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	08da      	lsrs	r2, r3, #3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	3208      	adds	r2, #8
 8002ece:	69b9      	ldr	r1, [r7, #24]
 8002ed0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	2203      	movs	r2, #3
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f003 0203 	and.w	r2, r3, #3
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 80c0 	beq.w	8003096 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	4b66      	ldr	r3, [pc, #408]	; (80030b4 <HAL_GPIO_Init+0x324>)
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1e:	4a65      	ldr	r2, [pc, #404]	; (80030b4 <HAL_GPIO_Init+0x324>)
 8002f20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f24:	6453      	str	r3, [r2, #68]	; 0x44
 8002f26:	4b63      	ldr	r3, [pc, #396]	; (80030b4 <HAL_GPIO_Init+0x324>)
 8002f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f2e:	60fb      	str	r3, [r7, #12]
 8002f30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f32:	4a61      	ldr	r2, [pc, #388]	; (80030b8 <HAL_GPIO_Init+0x328>)
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	089b      	lsrs	r3, r3, #2
 8002f38:	3302      	adds	r3, #2
 8002f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	f003 0303 	and.w	r3, r3, #3
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	220f      	movs	r2, #15
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	43db      	mvns	r3, r3
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	4013      	ands	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a58      	ldr	r2, [pc, #352]	; (80030bc <HAL_GPIO_Init+0x32c>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d037      	beq.n	8002fce <HAL_GPIO_Init+0x23e>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a57      	ldr	r2, [pc, #348]	; (80030c0 <HAL_GPIO_Init+0x330>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d031      	beq.n	8002fca <HAL_GPIO_Init+0x23a>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a56      	ldr	r2, [pc, #344]	; (80030c4 <HAL_GPIO_Init+0x334>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d02b      	beq.n	8002fc6 <HAL_GPIO_Init+0x236>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a55      	ldr	r2, [pc, #340]	; (80030c8 <HAL_GPIO_Init+0x338>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d025      	beq.n	8002fc2 <HAL_GPIO_Init+0x232>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a54      	ldr	r2, [pc, #336]	; (80030cc <HAL_GPIO_Init+0x33c>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d01f      	beq.n	8002fbe <HAL_GPIO_Init+0x22e>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a53      	ldr	r2, [pc, #332]	; (80030d0 <HAL_GPIO_Init+0x340>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d019      	beq.n	8002fba <HAL_GPIO_Init+0x22a>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a52      	ldr	r2, [pc, #328]	; (80030d4 <HAL_GPIO_Init+0x344>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d013      	beq.n	8002fb6 <HAL_GPIO_Init+0x226>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a51      	ldr	r2, [pc, #324]	; (80030d8 <HAL_GPIO_Init+0x348>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d00d      	beq.n	8002fb2 <HAL_GPIO_Init+0x222>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a50      	ldr	r2, [pc, #320]	; (80030dc <HAL_GPIO_Init+0x34c>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d007      	beq.n	8002fae <HAL_GPIO_Init+0x21e>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a4f      	ldr	r2, [pc, #316]	; (80030e0 <HAL_GPIO_Init+0x350>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d101      	bne.n	8002faa <HAL_GPIO_Init+0x21a>
 8002fa6:	2309      	movs	r3, #9
 8002fa8:	e012      	b.n	8002fd0 <HAL_GPIO_Init+0x240>
 8002faa:	230a      	movs	r3, #10
 8002fac:	e010      	b.n	8002fd0 <HAL_GPIO_Init+0x240>
 8002fae:	2308      	movs	r3, #8
 8002fb0:	e00e      	b.n	8002fd0 <HAL_GPIO_Init+0x240>
 8002fb2:	2307      	movs	r3, #7
 8002fb4:	e00c      	b.n	8002fd0 <HAL_GPIO_Init+0x240>
 8002fb6:	2306      	movs	r3, #6
 8002fb8:	e00a      	b.n	8002fd0 <HAL_GPIO_Init+0x240>
 8002fba:	2305      	movs	r3, #5
 8002fbc:	e008      	b.n	8002fd0 <HAL_GPIO_Init+0x240>
 8002fbe:	2304      	movs	r3, #4
 8002fc0:	e006      	b.n	8002fd0 <HAL_GPIO_Init+0x240>
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e004      	b.n	8002fd0 <HAL_GPIO_Init+0x240>
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	e002      	b.n	8002fd0 <HAL_GPIO_Init+0x240>
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e000      	b.n	8002fd0 <HAL_GPIO_Init+0x240>
 8002fce:	2300      	movs	r3, #0
 8002fd0:	69fa      	ldr	r2, [r7, #28]
 8002fd2:	f002 0203 	and.w	r2, r2, #3
 8002fd6:	0092      	lsls	r2, r2, #2
 8002fd8:	4093      	lsls	r3, r2
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fe0:	4935      	ldr	r1, [pc, #212]	; (80030b8 <HAL_GPIO_Init+0x328>)
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	089b      	lsrs	r3, r3, #2
 8002fe6:	3302      	adds	r3, #2
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fee:	4b3d      	ldr	r3, [pc, #244]	; (80030e4 <HAL_GPIO_Init+0x354>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	43db      	mvns	r3, r3
 8002ff8:	69ba      	ldr	r2, [r7, #24]
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d003      	beq.n	8003012 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	4313      	orrs	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003012:	4a34      	ldr	r2, [pc, #208]	; (80030e4 <HAL_GPIO_Init+0x354>)
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003018:	4b32      	ldr	r3, [pc, #200]	; (80030e4 <HAL_GPIO_Init+0x354>)
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	43db      	mvns	r3, r3
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	4013      	ands	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d003      	beq.n	800303c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	4313      	orrs	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800303c:	4a29      	ldr	r2, [pc, #164]	; (80030e4 <HAL_GPIO_Init+0x354>)
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003042:	4b28      	ldr	r3, [pc, #160]	; (80030e4 <HAL_GPIO_Init+0x354>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	43db      	mvns	r3, r3
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	4013      	ands	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d003      	beq.n	8003066 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	4313      	orrs	r3, r2
 8003064:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003066:	4a1f      	ldr	r2, [pc, #124]	; (80030e4 <HAL_GPIO_Init+0x354>)
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800306c:	4b1d      	ldr	r3, [pc, #116]	; (80030e4 <HAL_GPIO_Init+0x354>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	43db      	mvns	r3, r3
 8003076:	69ba      	ldr	r2, [r7, #24]
 8003078:	4013      	ands	r3, r2
 800307a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d003      	beq.n	8003090 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	4313      	orrs	r3, r2
 800308e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003090:	4a14      	ldr	r2, [pc, #80]	; (80030e4 <HAL_GPIO_Init+0x354>)
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	3301      	adds	r3, #1
 800309a:	61fb      	str	r3, [r7, #28]
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	2b0f      	cmp	r3, #15
 80030a0:	f67f ae84 	bls.w	8002dac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030a4:	bf00      	nop
 80030a6:	bf00      	nop
 80030a8:	3724      	adds	r7, #36	; 0x24
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	40023800 	.word	0x40023800
 80030b8:	40013800 	.word	0x40013800
 80030bc:	40020000 	.word	0x40020000
 80030c0:	40020400 	.word	0x40020400
 80030c4:	40020800 	.word	0x40020800
 80030c8:	40020c00 	.word	0x40020c00
 80030cc:	40021000 	.word	0x40021000
 80030d0:	40021400 	.word	0x40021400
 80030d4:	40021800 	.word	0x40021800
 80030d8:	40021c00 	.word	0x40021c00
 80030dc:	40022000 	.word	0x40022000
 80030e0:	40022400 	.word	0x40022400
 80030e4:	40013c00 	.word	0x40013c00

080030e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	460b      	mov	r3, r1
 80030f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	691a      	ldr	r2, [r3, #16]
 80030f8:	887b      	ldrh	r3, [r7, #2]
 80030fa:	4013      	ands	r3, r2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d002      	beq.n	8003106 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003100:	2301      	movs	r3, #1
 8003102:	73fb      	strb	r3, [r7, #15]
 8003104:	e001      	b.n	800310a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003106:	2300      	movs	r3, #0
 8003108:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800310a:	7bfb      	ldrb	r3, [r7, #15]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3714      	adds	r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	460b      	mov	r3, r1
 8003122:	807b      	strh	r3, [r7, #2]
 8003124:	4613      	mov	r3, r2
 8003126:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003128:	787b      	ldrb	r3, [r7, #1]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800312e:	887a      	ldrh	r2, [r7, #2]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003134:	e003      	b.n	800313e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003136:	887b      	ldrh	r3, [r7, #2]
 8003138:	041a      	lsls	r2, r3, #16
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	619a      	str	r2, [r3, #24]
}
 800313e:	bf00      	nop
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
	...

0800314c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e12b      	b.n	80033b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d106      	bne.n	8003178 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7fe fca2 	bl	8001abc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2224      	movs	r2, #36	; 0x24
 800317c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 0201 	bic.w	r2, r2, #1
 800318e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800319e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031b0:	f001 fa20 	bl	80045f4 <HAL_RCC_GetPCLK1Freq>
 80031b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	4a81      	ldr	r2, [pc, #516]	; (80033c0 <HAL_I2C_Init+0x274>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d807      	bhi.n	80031d0 <HAL_I2C_Init+0x84>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	4a80      	ldr	r2, [pc, #512]	; (80033c4 <HAL_I2C_Init+0x278>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	bf94      	ite	ls
 80031c8:	2301      	movls	r3, #1
 80031ca:	2300      	movhi	r3, #0
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	e006      	b.n	80031de <HAL_I2C_Init+0x92>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	4a7d      	ldr	r2, [pc, #500]	; (80033c8 <HAL_I2C_Init+0x27c>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	bf94      	ite	ls
 80031d8:	2301      	movls	r3, #1
 80031da:	2300      	movhi	r3, #0
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e0e7      	b.n	80033b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	4a78      	ldr	r2, [pc, #480]	; (80033cc <HAL_I2C_Init+0x280>)
 80031ea:	fba2 2303 	umull	r2, r3, r2, r3
 80031ee:	0c9b      	lsrs	r3, r3, #18
 80031f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	68ba      	ldr	r2, [r7, #8]
 8003202:	430a      	orrs	r2, r1
 8003204:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6a1b      	ldr	r3, [r3, #32]
 800320c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	4a6a      	ldr	r2, [pc, #424]	; (80033c0 <HAL_I2C_Init+0x274>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d802      	bhi.n	8003220 <HAL_I2C_Init+0xd4>
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	3301      	adds	r3, #1
 800321e:	e009      	b.n	8003234 <HAL_I2C_Init+0xe8>
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003226:	fb02 f303 	mul.w	r3, r2, r3
 800322a:	4a69      	ldr	r2, [pc, #420]	; (80033d0 <HAL_I2C_Init+0x284>)
 800322c:	fba2 2303 	umull	r2, r3, r2, r3
 8003230:	099b      	lsrs	r3, r3, #6
 8003232:	3301      	adds	r3, #1
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	6812      	ldr	r2, [r2, #0]
 8003238:	430b      	orrs	r3, r1
 800323a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003246:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	495c      	ldr	r1, [pc, #368]	; (80033c0 <HAL_I2C_Init+0x274>)
 8003250:	428b      	cmp	r3, r1
 8003252:	d819      	bhi.n	8003288 <HAL_I2C_Init+0x13c>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	1e59      	subs	r1, r3, #1
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	005b      	lsls	r3, r3, #1
 800325e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003262:	1c59      	adds	r1, r3, #1
 8003264:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003268:	400b      	ands	r3, r1
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00a      	beq.n	8003284 <HAL_I2C_Init+0x138>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	1e59      	subs	r1, r3, #1
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	005b      	lsls	r3, r3, #1
 8003278:	fbb1 f3f3 	udiv	r3, r1, r3
 800327c:	3301      	adds	r3, #1
 800327e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003282:	e051      	b.n	8003328 <HAL_I2C_Init+0x1dc>
 8003284:	2304      	movs	r3, #4
 8003286:	e04f      	b.n	8003328 <HAL_I2C_Init+0x1dc>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d111      	bne.n	80032b4 <HAL_I2C_Init+0x168>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	1e58      	subs	r0, r3, #1
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6859      	ldr	r1, [r3, #4]
 8003298:	460b      	mov	r3, r1
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	440b      	add	r3, r1
 800329e:	fbb0 f3f3 	udiv	r3, r0, r3
 80032a2:	3301      	adds	r3, #1
 80032a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	bf0c      	ite	eq
 80032ac:	2301      	moveq	r3, #1
 80032ae:	2300      	movne	r3, #0
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	e012      	b.n	80032da <HAL_I2C_Init+0x18e>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	1e58      	subs	r0, r3, #1
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6859      	ldr	r1, [r3, #4]
 80032bc:	460b      	mov	r3, r1
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	440b      	add	r3, r1
 80032c2:	0099      	lsls	r1, r3, #2
 80032c4:	440b      	add	r3, r1
 80032c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80032ca:	3301      	adds	r3, #1
 80032cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	bf0c      	ite	eq
 80032d4:	2301      	moveq	r3, #1
 80032d6:	2300      	movne	r3, #0
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <HAL_I2C_Init+0x196>
 80032de:	2301      	movs	r3, #1
 80032e0:	e022      	b.n	8003328 <HAL_I2C_Init+0x1dc>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d10e      	bne.n	8003308 <HAL_I2C_Init+0x1bc>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	1e58      	subs	r0, r3, #1
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6859      	ldr	r1, [r3, #4]
 80032f2:	460b      	mov	r3, r1
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	440b      	add	r3, r1
 80032f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80032fc:	3301      	adds	r3, #1
 80032fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003302:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003306:	e00f      	b.n	8003328 <HAL_I2C_Init+0x1dc>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	1e58      	subs	r0, r3, #1
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6859      	ldr	r1, [r3, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	440b      	add	r3, r1
 8003316:	0099      	lsls	r1, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	fbb0 f3f3 	udiv	r3, r0, r3
 800331e:	3301      	adds	r3, #1
 8003320:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003324:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003328:	6879      	ldr	r1, [r7, #4]
 800332a:	6809      	ldr	r1, [r1, #0]
 800332c:	4313      	orrs	r3, r2
 800332e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	69da      	ldr	r2, [r3, #28]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	431a      	orrs	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	430a      	orrs	r2, r1
 800334a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003356:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	6911      	ldr	r1, [r2, #16]
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	68d2      	ldr	r2, [r2, #12]
 8003362:	4311      	orrs	r1, r2
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	6812      	ldr	r2, [r2, #0]
 8003368:	430b      	orrs	r3, r1
 800336a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	695a      	ldr	r2, [r3, #20]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	431a      	orrs	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f042 0201 	orr.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2220      	movs	r2, #32
 80033a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3710      	adds	r7, #16
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	000186a0 	.word	0x000186a0
 80033c4:	001e847f 	.word	0x001e847f
 80033c8:	003d08ff 	.word	0x003d08ff
 80033cc:	431bde83 	.word	0x431bde83
 80033d0:	10624dd3 	.word	0x10624dd3

080033d4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b088      	sub	sp, #32
 80033d8:	af02      	add	r7, sp, #8
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	607a      	str	r2, [r7, #4]
 80033de:	461a      	mov	r2, r3
 80033e0:	460b      	mov	r3, r1
 80033e2:	817b      	strh	r3, [r7, #10]
 80033e4:	4613      	mov	r3, r2
 80033e6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033e8:	f7fe ffd6 	bl	8002398 <HAL_GetTick>
 80033ec:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	2b20      	cmp	r3, #32
 80033f8:	f040 80e0 	bne.w	80035bc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	9300      	str	r3, [sp, #0]
 8003400:	2319      	movs	r3, #25
 8003402:	2201      	movs	r2, #1
 8003404:	4970      	ldr	r1, [pc, #448]	; (80035c8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f000 f964 	bl	80036d4 <I2C_WaitOnFlagUntilTimeout>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003412:	2302      	movs	r3, #2
 8003414:	e0d3      	b.n	80035be <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800341c:	2b01      	cmp	r3, #1
 800341e:	d101      	bne.n	8003424 <HAL_I2C_Master_Transmit+0x50>
 8003420:	2302      	movs	r3, #2
 8003422:	e0cc      	b.n	80035be <HAL_I2C_Master_Transmit+0x1ea>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b01      	cmp	r3, #1
 8003438:	d007      	beq.n	800344a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f042 0201 	orr.w	r2, r2, #1
 8003448:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003458:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2221      	movs	r2, #33	; 0x21
 800345e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2210      	movs	r2, #16
 8003466:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2200      	movs	r2, #0
 800346e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	893a      	ldrh	r2, [r7, #8]
 800347a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003480:	b29a      	uxth	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	4a50      	ldr	r2, [pc, #320]	; (80035cc <HAL_I2C_Master_Transmit+0x1f8>)
 800348a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800348c:	8979      	ldrh	r1, [r7, #10]
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	6a3a      	ldr	r2, [r7, #32]
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f000 f89c 	bl	80035d0 <I2C_MasterRequestWrite>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e08d      	b.n	80035be <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034a2:	2300      	movs	r3, #0
 80034a4:	613b      	str	r3, [r7, #16]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	613b      	str	r3, [r7, #16]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	613b      	str	r3, [r7, #16]
 80034b6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80034b8:	e066      	b.n	8003588 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034ba:	697a      	ldr	r2, [r7, #20]
 80034bc:	6a39      	ldr	r1, [r7, #32]
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f000 f9de 	bl	8003880 <I2C_WaitOnTXEFlagUntilTimeout>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00d      	beq.n	80034e6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d107      	bne.n	80034e2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034e0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e06b      	b.n	80035be <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ea:	781a      	ldrb	r2, [r3, #0]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f6:	1c5a      	adds	r2, r3, #1
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003500:	b29b      	uxth	r3, r3
 8003502:	3b01      	subs	r3, #1
 8003504:	b29a      	uxth	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800350e:	3b01      	subs	r3, #1
 8003510:	b29a      	uxth	r2, r3
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	f003 0304 	and.w	r3, r3, #4
 8003520:	2b04      	cmp	r3, #4
 8003522:	d11b      	bne.n	800355c <HAL_I2C_Master_Transmit+0x188>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003528:	2b00      	cmp	r3, #0
 800352a:	d017      	beq.n	800355c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003530:	781a      	ldrb	r2, [r3, #0]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353c:	1c5a      	adds	r2, r3, #1
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003546:	b29b      	uxth	r3, r3
 8003548:	3b01      	subs	r3, #1
 800354a:	b29a      	uxth	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003554:	3b01      	subs	r3, #1
 8003556:	b29a      	uxth	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800355c:	697a      	ldr	r2, [r7, #20]
 800355e:	6a39      	ldr	r1, [r7, #32]
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	f000 f9ce 	bl	8003902 <I2C_WaitOnBTFFlagUntilTimeout>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00d      	beq.n	8003588 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003570:	2b04      	cmp	r3, #4
 8003572:	d107      	bne.n	8003584 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003582:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e01a      	b.n	80035be <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800358c:	2b00      	cmp	r3, #0
 800358e:	d194      	bne.n	80034ba <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800359e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2220      	movs	r2, #32
 80035a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80035b8:	2300      	movs	r3, #0
 80035ba:	e000      	b.n	80035be <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80035bc:	2302      	movs	r3, #2
  }
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3718      	adds	r7, #24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	00100002 	.word	0x00100002
 80035cc:	ffff0000 	.word	0xffff0000

080035d0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b088      	sub	sp, #32
 80035d4:	af02      	add	r7, sp, #8
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	607a      	str	r2, [r7, #4]
 80035da:	603b      	str	r3, [r7, #0]
 80035dc:	460b      	mov	r3, r1
 80035de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d006      	beq.n	80035fa <I2C_MasterRequestWrite+0x2a>
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d003      	beq.n	80035fa <I2C_MasterRequestWrite+0x2a>
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80035f8:	d108      	bne.n	800360c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003608:	601a      	str	r2, [r3, #0]
 800360a:	e00b      	b.n	8003624 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003610:	2b12      	cmp	r3, #18
 8003612:	d107      	bne.n	8003624 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003622:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f000 f84f 	bl	80036d4 <I2C_WaitOnFlagUntilTimeout>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00d      	beq.n	8003658 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003646:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800364a:	d103      	bne.n	8003654 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003652:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e035      	b.n	80036c4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003660:	d108      	bne.n	8003674 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003662:	897b      	ldrh	r3, [r7, #10]
 8003664:	b2db      	uxtb	r3, r3
 8003666:	461a      	mov	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003670:	611a      	str	r2, [r3, #16]
 8003672:	e01b      	b.n	80036ac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003674:	897b      	ldrh	r3, [r7, #10]
 8003676:	11db      	asrs	r3, r3, #7
 8003678:	b2db      	uxtb	r3, r3
 800367a:	f003 0306 	and.w	r3, r3, #6
 800367e:	b2db      	uxtb	r3, r3
 8003680:	f063 030f 	orn	r3, r3, #15
 8003684:	b2da      	uxtb	r2, r3
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	490e      	ldr	r1, [pc, #56]	; (80036cc <I2C_MasterRequestWrite+0xfc>)
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f000 f875 	bl	8003782 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e010      	b.n	80036c4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80036a2:	897b      	ldrh	r3, [r7, #10]
 80036a4:	b2da      	uxtb	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	4907      	ldr	r1, [pc, #28]	; (80036d0 <I2C_MasterRequestWrite+0x100>)
 80036b2:	68f8      	ldr	r0, [r7, #12]
 80036b4:	f000 f865 	bl	8003782 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e000      	b.n	80036c4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	00010008 	.word	0x00010008
 80036d0:	00010002 	.word	0x00010002

080036d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	603b      	str	r3, [r7, #0]
 80036e0:	4613      	mov	r3, r2
 80036e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036e4:	e025      	b.n	8003732 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ec:	d021      	beq.n	8003732 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ee:	f7fe fe53 	bl	8002398 <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d302      	bcc.n	8003704 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d116      	bne.n	8003732 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2200      	movs	r2, #0
 8003708:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2220      	movs	r2, #32
 800370e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371e:	f043 0220 	orr.w	r2, r3, #32
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e023      	b.n	800377a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	0c1b      	lsrs	r3, r3, #16
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2b01      	cmp	r3, #1
 800373a:	d10d      	bne.n	8003758 <I2C_WaitOnFlagUntilTimeout+0x84>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	43da      	mvns	r2, r3
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	4013      	ands	r3, r2
 8003748:	b29b      	uxth	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	bf0c      	ite	eq
 800374e:	2301      	moveq	r3, #1
 8003750:	2300      	movne	r3, #0
 8003752:	b2db      	uxtb	r3, r3
 8003754:	461a      	mov	r2, r3
 8003756:	e00c      	b.n	8003772 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	43da      	mvns	r2, r3
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	4013      	ands	r3, r2
 8003764:	b29b      	uxth	r3, r3
 8003766:	2b00      	cmp	r3, #0
 8003768:	bf0c      	ite	eq
 800376a:	2301      	moveq	r3, #1
 800376c:	2300      	movne	r3, #0
 800376e:	b2db      	uxtb	r3, r3
 8003770:	461a      	mov	r2, r3
 8003772:	79fb      	ldrb	r3, [r7, #7]
 8003774:	429a      	cmp	r2, r3
 8003776:	d0b6      	beq.n	80036e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b084      	sub	sp, #16
 8003786:	af00      	add	r7, sp, #0
 8003788:	60f8      	str	r0, [r7, #12]
 800378a:	60b9      	str	r1, [r7, #8]
 800378c:	607a      	str	r2, [r7, #4]
 800378e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003790:	e051      	b.n	8003836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800379c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037a0:	d123      	bne.n	80037ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037b0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037ba:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2200      	movs	r2, #0
 80037c0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2220      	movs	r2, #32
 80037c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d6:	f043 0204 	orr.w	r2, r3, #4
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e046      	b.n	8003878 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037f0:	d021      	beq.n	8003836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037f2:	f7fe fdd1 	bl	8002398 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d302      	bcc.n	8003808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d116      	bne.n	8003836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2220      	movs	r2, #32
 8003812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	f043 0220 	orr.w	r2, r3, #32
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e020      	b.n	8003878 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	0c1b      	lsrs	r3, r3, #16
 800383a:	b2db      	uxtb	r3, r3
 800383c:	2b01      	cmp	r3, #1
 800383e:	d10c      	bne.n	800385a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	695b      	ldr	r3, [r3, #20]
 8003846:	43da      	mvns	r2, r3
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	4013      	ands	r3, r2
 800384c:	b29b      	uxth	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	bf14      	ite	ne
 8003852:	2301      	movne	r3, #1
 8003854:	2300      	moveq	r3, #0
 8003856:	b2db      	uxtb	r3, r3
 8003858:	e00b      	b.n	8003872 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	43da      	mvns	r2, r3
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	4013      	ands	r3, r2
 8003866:	b29b      	uxth	r3, r3
 8003868:	2b00      	cmp	r3, #0
 800386a:	bf14      	ite	ne
 800386c:	2301      	movne	r3, #1
 800386e:	2300      	moveq	r3, #0
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d18d      	bne.n	8003792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3710      	adds	r7, #16
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800388c:	e02d      	b.n	80038ea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800388e:	68f8      	ldr	r0, [r7, #12]
 8003890:	f000 f878 	bl	8003984 <I2C_IsAcknowledgeFailed>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d001      	beq.n	800389e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e02d      	b.n	80038fa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a4:	d021      	beq.n	80038ea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038a6:	f7fe fd77 	bl	8002398 <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	68ba      	ldr	r2, [r7, #8]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d302      	bcc.n	80038bc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d116      	bne.n	80038ea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2220      	movs	r2, #32
 80038c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d6:	f043 0220 	orr.w	r2, r3, #32
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e007      	b.n	80038fa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	695b      	ldr	r3, [r3, #20]
 80038f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038f4:	2b80      	cmp	r3, #128	; 0x80
 80038f6:	d1ca      	bne.n	800388e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}

08003902 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003902:	b580      	push	{r7, lr}
 8003904:	b084      	sub	sp, #16
 8003906:	af00      	add	r7, sp, #0
 8003908:	60f8      	str	r0, [r7, #12]
 800390a:	60b9      	str	r1, [r7, #8]
 800390c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800390e:	e02d      	b.n	800396c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f000 f837 	bl	8003984 <I2C_IsAcknowledgeFailed>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d001      	beq.n	8003920 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e02d      	b.n	800397c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003926:	d021      	beq.n	800396c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003928:	f7fe fd36 	bl	8002398 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	68ba      	ldr	r2, [r7, #8]
 8003934:	429a      	cmp	r2, r3
 8003936:	d302      	bcc.n	800393e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d116      	bne.n	800396c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2220      	movs	r2, #32
 8003948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003958:	f043 0220 	orr.w	r2, r3, #32
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e007      	b.n	800397c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	f003 0304 	and.w	r3, r3, #4
 8003976:	2b04      	cmp	r3, #4
 8003978:	d1ca      	bne.n	8003910 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	3710      	adds	r7, #16
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	695b      	ldr	r3, [r3, #20]
 8003992:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003996:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800399a:	d11b      	bne.n	80039d4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80039a4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2220      	movs	r2, #32
 80039b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c0:	f043 0204 	orr.w	r2, r3, #4
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e000      	b.n	80039d6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr

080039e2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80039e2:	b480      	push	{r7}
 80039e4:	b083      	sub	sp, #12
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
 80039ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2b20      	cmp	r3, #32
 80039f6:	d129      	bne.n	8003a4c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2224      	movs	r2, #36	; 0x24
 80039fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0201 	bic.w	r2, r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 0210 	bic.w	r2, r2, #16
 8003a1e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	430a      	orrs	r2, r1
 8003a2e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f042 0201 	orr.w	r2, r2, #1
 8003a3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2220      	movs	r2, #32
 8003a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	e000      	b.n	8003a4e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003a4c:	2302      	movs	r3, #2
  }
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr

08003a5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a5a:	b480      	push	{r7}
 8003a5c:	b085      	sub	sp, #20
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	6078      	str	r0, [r7, #4]
 8003a62:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003a64:	2300      	movs	r3, #0
 8003a66:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	2b20      	cmp	r3, #32
 8003a72:	d12a      	bne.n	8003aca <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2224      	movs	r2, #36	; 0x24
 8003a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 0201 	bic.w	r2, r2, #1
 8003a8a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a92:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003a94:	89fb      	ldrh	r3, [r7, #14]
 8003a96:	f023 030f 	bic.w	r3, r3, #15
 8003a9a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	b29a      	uxth	r2, r3
 8003aa0:	89fb      	ldrh	r3, [r7, #14]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	89fa      	ldrh	r2, [r7, #14]
 8003aac:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f042 0201 	orr.w	r2, r2, #1
 8003abc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2220      	movs	r2, #32
 8003ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	e000      	b.n	8003acc <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003aca:	2302      	movs	r3, #2
  }
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ada:	b08f      	sub	sp, #60	; 0x3c
 8003adc:	af0a      	add	r7, sp, #40	; 0x28
 8003ade:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e10f      	b.n	8003d0a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d106      	bne.n	8003b0a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f7fe f945 	bl	8001d94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2203      	movs	r2, #3
 8003b0e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d102      	bne.n	8003b24 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f002 fcd6 	bl	80064da <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	603b      	str	r3, [r7, #0]
 8003b34:	687e      	ldr	r6, [r7, #4]
 8003b36:	466d      	mov	r5, sp
 8003b38:	f106 0410 	add.w	r4, r6, #16
 8003b3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b44:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003b48:	e885 0003 	stmia.w	r5, {r0, r1}
 8003b4c:	1d33      	adds	r3, r6, #4
 8003b4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b50:	6838      	ldr	r0, [r7, #0]
 8003b52:	f002 fc61 	bl	8006418 <USB_CoreInit>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d005      	beq.n	8003b68 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e0d0      	b.n	8003d0a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f002 fcc4 	bl	80064fc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b74:	2300      	movs	r3, #0
 8003b76:	73fb      	strb	r3, [r7, #15]
 8003b78:	e04a      	b.n	8003c10 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003b7a:	7bfa      	ldrb	r2, [r7, #15]
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4613      	mov	r3, r2
 8003b80:	00db      	lsls	r3, r3, #3
 8003b82:	4413      	add	r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	440b      	add	r3, r1
 8003b88:	333d      	adds	r3, #61	; 0x3d
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b8e:	7bfa      	ldrb	r2, [r7, #15]
 8003b90:	6879      	ldr	r1, [r7, #4]
 8003b92:	4613      	mov	r3, r2
 8003b94:	00db      	lsls	r3, r3, #3
 8003b96:	4413      	add	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	440b      	add	r3, r1
 8003b9c:	333c      	adds	r3, #60	; 0x3c
 8003b9e:	7bfa      	ldrb	r2, [r7, #15]
 8003ba0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003ba2:	7bfa      	ldrb	r2, [r7, #15]
 8003ba4:	7bfb      	ldrb	r3, [r7, #15]
 8003ba6:	b298      	uxth	r0, r3
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	4613      	mov	r3, r2
 8003bac:	00db      	lsls	r3, r3, #3
 8003bae:	4413      	add	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	440b      	add	r3, r1
 8003bb4:	3344      	adds	r3, #68	; 0x44
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003bba:	7bfa      	ldrb	r2, [r7, #15]
 8003bbc:	6879      	ldr	r1, [r7, #4]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	4413      	add	r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	440b      	add	r3, r1
 8003bc8:	3340      	adds	r3, #64	; 0x40
 8003bca:	2200      	movs	r2, #0
 8003bcc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003bce:	7bfa      	ldrb	r2, [r7, #15]
 8003bd0:	6879      	ldr	r1, [r7, #4]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	4413      	add	r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	440b      	add	r3, r1
 8003bdc:	3348      	adds	r3, #72	; 0x48
 8003bde:	2200      	movs	r2, #0
 8003be0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003be2:	7bfa      	ldrb	r2, [r7, #15]
 8003be4:	6879      	ldr	r1, [r7, #4]
 8003be6:	4613      	mov	r3, r2
 8003be8:	00db      	lsls	r3, r3, #3
 8003bea:	4413      	add	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	440b      	add	r3, r1
 8003bf0:	334c      	adds	r3, #76	; 0x4c
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003bf6:	7bfa      	ldrb	r2, [r7, #15]
 8003bf8:	6879      	ldr	r1, [r7, #4]
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	00db      	lsls	r3, r3, #3
 8003bfe:	4413      	add	r3, r2
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	440b      	add	r3, r1
 8003c04:	3354      	adds	r3, #84	; 0x54
 8003c06:	2200      	movs	r2, #0
 8003c08:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c0a:	7bfb      	ldrb	r3, [r7, #15]
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	73fb      	strb	r3, [r7, #15]
 8003c10:	7bfa      	ldrb	r2, [r7, #15]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d3af      	bcc.n	8003b7a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	73fb      	strb	r3, [r7, #15]
 8003c1e:	e044      	b.n	8003caa <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003c20:	7bfa      	ldrb	r2, [r7, #15]
 8003c22:	6879      	ldr	r1, [r7, #4]
 8003c24:	4613      	mov	r3, r2
 8003c26:	00db      	lsls	r3, r3, #3
 8003c28:	4413      	add	r3, r2
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	440b      	add	r3, r1
 8003c2e:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003c32:	2200      	movs	r2, #0
 8003c34:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003c36:	7bfa      	ldrb	r2, [r7, #15]
 8003c38:	6879      	ldr	r1, [r7, #4]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	00db      	lsls	r3, r3, #3
 8003c3e:	4413      	add	r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	440b      	add	r3, r1
 8003c44:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003c48:	7bfa      	ldrb	r2, [r7, #15]
 8003c4a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003c4c:	7bfa      	ldrb	r2, [r7, #15]
 8003c4e:	6879      	ldr	r1, [r7, #4]
 8003c50:	4613      	mov	r3, r2
 8003c52:	00db      	lsls	r3, r3, #3
 8003c54:	4413      	add	r3, r2
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	440b      	add	r3, r1
 8003c5a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003c5e:	2200      	movs	r2, #0
 8003c60:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003c62:	7bfa      	ldrb	r2, [r7, #15]
 8003c64:	6879      	ldr	r1, [r7, #4]
 8003c66:	4613      	mov	r3, r2
 8003c68:	00db      	lsls	r3, r3, #3
 8003c6a:	4413      	add	r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	440b      	add	r3, r1
 8003c70:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003c78:	7bfa      	ldrb	r2, [r7, #15]
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	00db      	lsls	r3, r3, #3
 8003c80:	4413      	add	r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003c8e:	7bfa      	ldrb	r2, [r7, #15]
 8003c90:	6879      	ldr	r1, [r7, #4]
 8003c92:	4613      	mov	r3, r2
 8003c94:	00db      	lsls	r3, r3, #3
 8003c96:	4413      	add	r3, r2
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	440b      	add	r3, r1
 8003c9c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ca4:	7bfb      	ldrb	r3, [r7, #15]
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	73fb      	strb	r3, [r7, #15]
 8003caa:	7bfa      	ldrb	r2, [r7, #15]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d3b5      	bcc.n	8003c20 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	603b      	str	r3, [r7, #0]
 8003cba:	687e      	ldr	r6, [r7, #4]
 8003cbc:	466d      	mov	r5, sp
 8003cbe:	f106 0410 	add.w	r4, r6, #16
 8003cc2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003cc4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cc6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003cc8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cca:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003cce:	e885 0003 	stmia.w	r5, {r0, r1}
 8003cd2:	1d33      	adds	r3, r6, #4
 8003cd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003cd6:	6838      	ldr	r0, [r7, #0]
 8003cd8:	f002 fc5c 	bl	8006594 <USB_DevInit>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d005      	beq.n	8003cee <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e00d      	b.n	8003d0a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f002 fe27 	bl	8006956 <USB_DevDisconnect>

  return HAL_OK;
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3714      	adds	r7, #20
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003d14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b086      	sub	sp, #24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e267      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d075      	beq.n	8003e1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d32:	4b88      	ldr	r3, [pc, #544]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f003 030c 	and.w	r3, r3, #12
 8003d3a:	2b04      	cmp	r3, #4
 8003d3c:	d00c      	beq.n	8003d58 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d3e:	4b85      	ldr	r3, [pc, #532]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d46:	2b08      	cmp	r3, #8
 8003d48:	d112      	bne.n	8003d70 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d4a:	4b82      	ldr	r3, [pc, #520]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d56:	d10b      	bne.n	8003d70 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d58:	4b7e      	ldr	r3, [pc, #504]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d05b      	beq.n	8003e1c <HAL_RCC_OscConfig+0x108>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d157      	bne.n	8003e1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e242      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d78:	d106      	bne.n	8003d88 <HAL_RCC_OscConfig+0x74>
 8003d7a:	4b76      	ldr	r3, [pc, #472]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a75      	ldr	r2, [pc, #468]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003d80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d84:	6013      	str	r3, [r2, #0]
 8003d86:	e01d      	b.n	8003dc4 <HAL_RCC_OscConfig+0xb0>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d90:	d10c      	bne.n	8003dac <HAL_RCC_OscConfig+0x98>
 8003d92:	4b70      	ldr	r3, [pc, #448]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a6f      	ldr	r2, [pc, #444]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003d98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d9c:	6013      	str	r3, [r2, #0]
 8003d9e:	4b6d      	ldr	r3, [pc, #436]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a6c      	ldr	r2, [pc, #432]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003da4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003da8:	6013      	str	r3, [r2, #0]
 8003daa:	e00b      	b.n	8003dc4 <HAL_RCC_OscConfig+0xb0>
 8003dac:	4b69      	ldr	r3, [pc, #420]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a68      	ldr	r2, [pc, #416]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003db2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003db6:	6013      	str	r3, [r2, #0]
 8003db8:	4b66      	ldr	r3, [pc, #408]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a65      	ldr	r2, [pc, #404]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003dbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d013      	beq.n	8003df4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dcc:	f7fe fae4 	bl	8002398 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dd4:	f7fe fae0 	bl	8002398 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b64      	cmp	r3, #100	; 0x64
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e207      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003de6:	4b5b      	ldr	r3, [pc, #364]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d0f0      	beq.n	8003dd4 <HAL_RCC_OscConfig+0xc0>
 8003df2:	e014      	b.n	8003e1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df4:	f7fe fad0 	bl	8002398 <HAL_GetTick>
 8003df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dfa:	e008      	b.n	8003e0e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dfc:	f7fe facc 	bl	8002398 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b64      	cmp	r3, #100	; 0x64
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e1f3      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e0e:	4b51      	ldr	r3, [pc, #324]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d1f0      	bne.n	8003dfc <HAL_RCC_OscConfig+0xe8>
 8003e1a:	e000      	b.n	8003e1e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0302 	and.w	r3, r3, #2
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d063      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e2a:	4b4a      	ldr	r3, [pc, #296]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	f003 030c 	and.w	r3, r3, #12
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00b      	beq.n	8003e4e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e36:	4b47      	ldr	r3, [pc, #284]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e3e:	2b08      	cmp	r3, #8
 8003e40:	d11c      	bne.n	8003e7c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e42:	4b44      	ldr	r3, [pc, #272]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d116      	bne.n	8003e7c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e4e:	4b41      	ldr	r3, [pc, #260]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d005      	beq.n	8003e66 <HAL_RCC_OscConfig+0x152>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d001      	beq.n	8003e66 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e1c7      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e66:	4b3b      	ldr	r3, [pc, #236]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	691b      	ldr	r3, [r3, #16]
 8003e72:	00db      	lsls	r3, r3, #3
 8003e74:	4937      	ldr	r1, [pc, #220]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e7a:	e03a      	b.n	8003ef2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d020      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e84:	4b34      	ldr	r3, [pc, #208]	; (8003f58 <HAL_RCC_OscConfig+0x244>)
 8003e86:	2201      	movs	r2, #1
 8003e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8a:	f7fe fa85 	bl	8002398 <HAL_GetTick>
 8003e8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e92:	f7fe fa81 	bl	8002398 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e1a8      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ea4:	4b2b      	ldr	r3, [pc, #172]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0f0      	beq.n	8003e92 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eb0:	4b28      	ldr	r3, [pc, #160]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	00db      	lsls	r3, r3, #3
 8003ebe:	4925      	ldr	r1, [pc, #148]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	600b      	str	r3, [r1, #0]
 8003ec4:	e015      	b.n	8003ef2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ec6:	4b24      	ldr	r3, [pc, #144]	; (8003f58 <HAL_RCC_OscConfig+0x244>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ecc:	f7fe fa64 	bl	8002398 <HAL_GetTick>
 8003ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ed2:	e008      	b.n	8003ee6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ed4:	f7fe fa60 	bl	8002398 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e187      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ee6:	4b1b      	ldr	r3, [pc, #108]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1f0      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0308 	and.w	r3, r3, #8
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d036      	beq.n	8003f6c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d016      	beq.n	8003f34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f06:	4b15      	ldr	r3, [pc, #84]	; (8003f5c <HAL_RCC_OscConfig+0x248>)
 8003f08:	2201      	movs	r2, #1
 8003f0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f0c:	f7fe fa44 	bl	8002398 <HAL_GetTick>
 8003f10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f12:	e008      	b.n	8003f26 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f14:	f7fe fa40 	bl	8002398 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e167      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f26:	4b0b      	ldr	r3, [pc, #44]	; (8003f54 <HAL_RCC_OscConfig+0x240>)
 8003f28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d0f0      	beq.n	8003f14 <HAL_RCC_OscConfig+0x200>
 8003f32:	e01b      	b.n	8003f6c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f34:	4b09      	ldr	r3, [pc, #36]	; (8003f5c <HAL_RCC_OscConfig+0x248>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f3a:	f7fe fa2d 	bl	8002398 <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f40:	e00e      	b.n	8003f60 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f42:	f7fe fa29 	bl	8002398 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d907      	bls.n	8003f60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e150      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
 8003f54:	40023800 	.word	0x40023800
 8003f58:	42470000 	.word	0x42470000
 8003f5c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f60:	4b88      	ldr	r3, [pc, #544]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8003f62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1ea      	bne.n	8003f42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0304 	and.w	r3, r3, #4
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	f000 8097 	beq.w	80040a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f7e:	4b81      	ldr	r3, [pc, #516]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8003f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d10f      	bne.n	8003faa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	60bb      	str	r3, [r7, #8]
 8003f8e:	4b7d      	ldr	r3, [pc, #500]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	4a7c      	ldr	r2, [pc, #496]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8003f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f98:	6413      	str	r3, [r2, #64]	; 0x40
 8003f9a:	4b7a      	ldr	r3, [pc, #488]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fa2:	60bb      	str	r3, [r7, #8]
 8003fa4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003faa:	4b77      	ldr	r3, [pc, #476]	; (8004188 <HAL_RCC_OscConfig+0x474>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d118      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fb6:	4b74      	ldr	r3, [pc, #464]	; (8004188 <HAL_RCC_OscConfig+0x474>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a73      	ldr	r2, [pc, #460]	; (8004188 <HAL_RCC_OscConfig+0x474>)
 8003fbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fc2:	f7fe f9e9 	bl	8002398 <HAL_GetTick>
 8003fc6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc8:	e008      	b.n	8003fdc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fca:	f7fe f9e5 	bl	8002398 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d901      	bls.n	8003fdc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e10c      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fdc:	4b6a      	ldr	r3, [pc, #424]	; (8004188 <HAL_RCC_OscConfig+0x474>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d0f0      	beq.n	8003fca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d106      	bne.n	8003ffe <HAL_RCC_OscConfig+0x2ea>
 8003ff0:	4b64      	ldr	r3, [pc, #400]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8003ff2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ff4:	4a63      	ldr	r2, [pc, #396]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8003ff6:	f043 0301 	orr.w	r3, r3, #1
 8003ffa:	6713      	str	r3, [r2, #112]	; 0x70
 8003ffc:	e01c      	b.n	8004038 <HAL_RCC_OscConfig+0x324>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	2b05      	cmp	r3, #5
 8004004:	d10c      	bne.n	8004020 <HAL_RCC_OscConfig+0x30c>
 8004006:	4b5f      	ldr	r3, [pc, #380]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8004008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800400a:	4a5e      	ldr	r2, [pc, #376]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 800400c:	f043 0304 	orr.w	r3, r3, #4
 8004010:	6713      	str	r3, [r2, #112]	; 0x70
 8004012:	4b5c      	ldr	r3, [pc, #368]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8004014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004016:	4a5b      	ldr	r2, [pc, #364]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8004018:	f043 0301 	orr.w	r3, r3, #1
 800401c:	6713      	str	r3, [r2, #112]	; 0x70
 800401e:	e00b      	b.n	8004038 <HAL_RCC_OscConfig+0x324>
 8004020:	4b58      	ldr	r3, [pc, #352]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8004022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004024:	4a57      	ldr	r2, [pc, #348]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8004026:	f023 0301 	bic.w	r3, r3, #1
 800402a:	6713      	str	r3, [r2, #112]	; 0x70
 800402c:	4b55      	ldr	r3, [pc, #340]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 800402e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004030:	4a54      	ldr	r2, [pc, #336]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8004032:	f023 0304 	bic.w	r3, r3, #4
 8004036:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d015      	beq.n	800406c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004040:	f7fe f9aa 	bl	8002398 <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004046:	e00a      	b.n	800405e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004048:	f7fe f9a6 	bl	8002398 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	f241 3288 	movw	r2, #5000	; 0x1388
 8004056:	4293      	cmp	r3, r2
 8004058:	d901      	bls.n	800405e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e0cb      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800405e:	4b49      	ldr	r3, [pc, #292]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8004060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d0ee      	beq.n	8004048 <HAL_RCC_OscConfig+0x334>
 800406a:	e014      	b.n	8004096 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800406c:	f7fe f994 	bl	8002398 <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004072:	e00a      	b.n	800408a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004074:	f7fe f990 	bl	8002398 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004082:	4293      	cmp	r3, r2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e0b5      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800408a:	4b3e      	ldr	r3, [pc, #248]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 800408c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800408e:	f003 0302 	and.w	r3, r3, #2
 8004092:	2b00      	cmp	r3, #0
 8004094:	d1ee      	bne.n	8004074 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004096:	7dfb      	ldrb	r3, [r7, #23]
 8004098:	2b01      	cmp	r3, #1
 800409a:	d105      	bne.n	80040a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800409c:	4b39      	ldr	r3, [pc, #228]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 800409e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a0:	4a38      	ldr	r2, [pc, #224]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 80040a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040a6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	699b      	ldr	r3, [r3, #24]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f000 80a1 	beq.w	80041f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040b2:	4b34      	ldr	r3, [pc, #208]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 030c 	and.w	r3, r3, #12
 80040ba:	2b08      	cmp	r3, #8
 80040bc:	d05c      	beq.n	8004178 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	699b      	ldr	r3, [r3, #24]
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d141      	bne.n	800414a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040c6:	4b31      	ldr	r3, [pc, #196]	; (800418c <HAL_RCC_OscConfig+0x478>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040cc:	f7fe f964 	bl	8002398 <HAL_GetTick>
 80040d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040d2:	e008      	b.n	80040e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040d4:	f7fe f960 	bl	8002398 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e087      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040e6:	4b27      	ldr	r3, [pc, #156]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1f0      	bne.n	80040d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	69da      	ldr	r2, [r3, #28]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	431a      	orrs	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004100:	019b      	lsls	r3, r3, #6
 8004102:	431a      	orrs	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004108:	085b      	lsrs	r3, r3, #1
 800410a:	3b01      	subs	r3, #1
 800410c:	041b      	lsls	r3, r3, #16
 800410e:	431a      	orrs	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004114:	061b      	lsls	r3, r3, #24
 8004116:	491b      	ldr	r1, [pc, #108]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 8004118:	4313      	orrs	r3, r2
 800411a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800411c:	4b1b      	ldr	r3, [pc, #108]	; (800418c <HAL_RCC_OscConfig+0x478>)
 800411e:	2201      	movs	r2, #1
 8004120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004122:	f7fe f939 	bl	8002398 <HAL_GetTick>
 8004126:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004128:	e008      	b.n	800413c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800412a:	f7fe f935 	bl	8002398 <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	2b02      	cmp	r3, #2
 8004136:	d901      	bls.n	800413c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004138:	2303      	movs	r3, #3
 800413a:	e05c      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800413c:	4b11      	ldr	r3, [pc, #68]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d0f0      	beq.n	800412a <HAL_RCC_OscConfig+0x416>
 8004148:	e054      	b.n	80041f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800414a:	4b10      	ldr	r3, [pc, #64]	; (800418c <HAL_RCC_OscConfig+0x478>)
 800414c:	2200      	movs	r2, #0
 800414e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004150:	f7fe f922 	bl	8002398 <HAL_GetTick>
 8004154:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004156:	e008      	b.n	800416a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004158:	f7fe f91e 	bl	8002398 <HAL_GetTick>
 800415c:	4602      	mov	r2, r0
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	2b02      	cmp	r3, #2
 8004164:	d901      	bls.n	800416a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e045      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800416a:	4b06      	ldr	r3, [pc, #24]	; (8004184 <HAL_RCC_OscConfig+0x470>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d1f0      	bne.n	8004158 <HAL_RCC_OscConfig+0x444>
 8004176:	e03d      	b.n	80041f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	699b      	ldr	r3, [r3, #24]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d107      	bne.n	8004190 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e038      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
 8004184:	40023800 	.word	0x40023800
 8004188:	40007000 	.word	0x40007000
 800418c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004190:	4b1b      	ldr	r3, [pc, #108]	; (8004200 <HAL_RCC_OscConfig+0x4ec>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d028      	beq.n	80041f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d121      	bne.n	80041f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d11a      	bne.n	80041f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80041c0:	4013      	ands	r3, r2
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80041c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d111      	bne.n	80041f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d6:	085b      	lsrs	r3, r3, #1
 80041d8:	3b01      	subs	r3, #1
 80041da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041dc:	429a      	cmp	r2, r3
 80041de:	d107      	bne.n	80041f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d001      	beq.n	80041f4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e000      	b.n	80041f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3718      	adds	r7, #24
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	40023800 	.word	0x40023800

08004204 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d101      	bne.n	8004218 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e0cc      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004218:	4b68      	ldr	r3, [pc, #416]	; (80043bc <HAL_RCC_ClockConfig+0x1b8>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 030f 	and.w	r3, r3, #15
 8004220:	683a      	ldr	r2, [r7, #0]
 8004222:	429a      	cmp	r2, r3
 8004224:	d90c      	bls.n	8004240 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004226:	4b65      	ldr	r3, [pc, #404]	; (80043bc <HAL_RCC_ClockConfig+0x1b8>)
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	b2d2      	uxtb	r2, r2
 800422c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800422e:	4b63      	ldr	r3, [pc, #396]	; (80043bc <HAL_RCC_ClockConfig+0x1b8>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 030f 	and.w	r3, r3, #15
 8004236:	683a      	ldr	r2, [r7, #0]
 8004238:	429a      	cmp	r2, r3
 800423a:	d001      	beq.n	8004240 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e0b8      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d020      	beq.n	800428e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0304 	and.w	r3, r3, #4
 8004254:	2b00      	cmp	r3, #0
 8004256:	d005      	beq.n	8004264 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004258:	4b59      	ldr	r3, [pc, #356]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	4a58      	ldr	r2, [pc, #352]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 800425e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004262:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0308 	and.w	r3, r3, #8
 800426c:	2b00      	cmp	r3, #0
 800426e:	d005      	beq.n	800427c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004270:	4b53      	ldr	r3, [pc, #332]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	4a52      	ldr	r2, [pc, #328]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004276:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800427a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800427c:	4b50      	ldr	r3, [pc, #320]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	494d      	ldr	r1, [pc, #308]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 800428a:	4313      	orrs	r3, r2
 800428c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d044      	beq.n	8004324 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d107      	bne.n	80042b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042a2:	4b47      	ldr	r3, [pc, #284]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d119      	bne.n	80042e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e07f      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d003      	beq.n	80042c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042be:	2b03      	cmp	r3, #3
 80042c0:	d107      	bne.n	80042d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042c2:	4b3f      	ldr	r3, [pc, #252]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d109      	bne.n	80042e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e06f      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042d2:	4b3b      	ldr	r3, [pc, #236]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0302 	and.w	r3, r3, #2
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d101      	bne.n	80042e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e067      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042e2:	4b37      	ldr	r3, [pc, #220]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	f023 0203 	bic.w	r2, r3, #3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	4934      	ldr	r1, [pc, #208]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 80042f0:	4313      	orrs	r3, r2
 80042f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042f4:	f7fe f850 	bl	8002398 <HAL_GetTick>
 80042f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042fa:	e00a      	b.n	8004312 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042fc:	f7fe f84c 	bl	8002398 <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	f241 3288 	movw	r2, #5000	; 0x1388
 800430a:	4293      	cmp	r3, r2
 800430c:	d901      	bls.n	8004312 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800430e:	2303      	movs	r3, #3
 8004310:	e04f      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004312:	4b2b      	ldr	r3, [pc, #172]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f003 020c 	and.w	r2, r3, #12
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	429a      	cmp	r2, r3
 8004322:	d1eb      	bne.n	80042fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004324:	4b25      	ldr	r3, [pc, #148]	; (80043bc <HAL_RCC_ClockConfig+0x1b8>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 030f 	and.w	r3, r3, #15
 800432c:	683a      	ldr	r2, [r7, #0]
 800432e:	429a      	cmp	r2, r3
 8004330:	d20c      	bcs.n	800434c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004332:	4b22      	ldr	r3, [pc, #136]	; (80043bc <HAL_RCC_ClockConfig+0x1b8>)
 8004334:	683a      	ldr	r2, [r7, #0]
 8004336:	b2d2      	uxtb	r2, r2
 8004338:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800433a:	4b20      	ldr	r3, [pc, #128]	; (80043bc <HAL_RCC_ClockConfig+0x1b8>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 030f 	and.w	r3, r3, #15
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	429a      	cmp	r2, r3
 8004346:	d001      	beq.n	800434c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e032      	b.n	80043b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b00      	cmp	r3, #0
 8004356:	d008      	beq.n	800436a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004358:	4b19      	ldr	r3, [pc, #100]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	4916      	ldr	r1, [pc, #88]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004366:	4313      	orrs	r3, r2
 8004368:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0308 	and.w	r3, r3, #8
 8004372:	2b00      	cmp	r3, #0
 8004374:	d009      	beq.n	800438a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004376:	4b12      	ldr	r3, [pc, #72]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	490e      	ldr	r1, [pc, #56]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004386:	4313      	orrs	r3, r2
 8004388:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800438a:	f000 f821 	bl	80043d0 <HAL_RCC_GetSysClockFreq>
 800438e:	4602      	mov	r2, r0
 8004390:	4b0b      	ldr	r3, [pc, #44]	; (80043c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	091b      	lsrs	r3, r3, #4
 8004396:	f003 030f 	and.w	r3, r3, #15
 800439a:	490a      	ldr	r1, [pc, #40]	; (80043c4 <HAL_RCC_ClockConfig+0x1c0>)
 800439c:	5ccb      	ldrb	r3, [r1, r3]
 800439e:	fa22 f303 	lsr.w	r3, r2, r3
 80043a2:	4a09      	ldr	r2, [pc, #36]	; (80043c8 <HAL_RCC_ClockConfig+0x1c4>)
 80043a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80043a6:	4b09      	ldr	r3, [pc, #36]	; (80043cc <HAL_RCC_ClockConfig+0x1c8>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7fd ffb0 	bl	8002310 <HAL_InitTick>

  return HAL_OK;
 80043b0:	2300      	movs	r3, #0
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	40023c00 	.word	0x40023c00
 80043c0:	40023800 	.word	0x40023800
 80043c4:	08007e00 	.word	0x08007e00
 80043c8:	20000000 	.word	0x20000000
 80043cc:	20000004 	.word	0x20000004

080043d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043d4:	b094      	sub	sp, #80	; 0x50
 80043d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80043d8:	2300      	movs	r3, #0
 80043da:	647b      	str	r3, [r7, #68]	; 0x44
 80043dc:	2300      	movs	r3, #0
 80043de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043e0:	2300      	movs	r3, #0
 80043e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043e8:	4b79      	ldr	r3, [pc, #484]	; (80045d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f003 030c 	and.w	r3, r3, #12
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d00d      	beq.n	8004410 <HAL_RCC_GetSysClockFreq+0x40>
 80043f4:	2b08      	cmp	r3, #8
 80043f6:	f200 80e1 	bhi.w	80045bc <HAL_RCC_GetSysClockFreq+0x1ec>
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d002      	beq.n	8004404 <HAL_RCC_GetSysClockFreq+0x34>
 80043fe:	2b04      	cmp	r3, #4
 8004400:	d003      	beq.n	800440a <HAL_RCC_GetSysClockFreq+0x3a>
 8004402:	e0db      	b.n	80045bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004404:	4b73      	ldr	r3, [pc, #460]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004406:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004408:	e0db      	b.n	80045c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800440a:	4b73      	ldr	r3, [pc, #460]	; (80045d8 <HAL_RCC_GetSysClockFreq+0x208>)
 800440c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800440e:	e0d8      	b.n	80045c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004410:	4b6f      	ldr	r3, [pc, #444]	; (80045d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004418:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800441a:	4b6d      	ldr	r3, [pc, #436]	; (80045d0 <HAL_RCC_GetSysClockFreq+0x200>)
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d063      	beq.n	80044ee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004426:	4b6a      	ldr	r3, [pc, #424]	; (80045d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	099b      	lsrs	r3, r3, #6
 800442c:	2200      	movs	r2, #0
 800442e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004430:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004434:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004438:	633b      	str	r3, [r7, #48]	; 0x30
 800443a:	2300      	movs	r3, #0
 800443c:	637b      	str	r3, [r7, #52]	; 0x34
 800443e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004442:	4622      	mov	r2, r4
 8004444:	462b      	mov	r3, r5
 8004446:	f04f 0000 	mov.w	r0, #0
 800444a:	f04f 0100 	mov.w	r1, #0
 800444e:	0159      	lsls	r1, r3, #5
 8004450:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004454:	0150      	lsls	r0, r2, #5
 8004456:	4602      	mov	r2, r0
 8004458:	460b      	mov	r3, r1
 800445a:	4621      	mov	r1, r4
 800445c:	1a51      	subs	r1, r2, r1
 800445e:	6139      	str	r1, [r7, #16]
 8004460:	4629      	mov	r1, r5
 8004462:	eb63 0301 	sbc.w	r3, r3, r1
 8004466:	617b      	str	r3, [r7, #20]
 8004468:	f04f 0200 	mov.w	r2, #0
 800446c:	f04f 0300 	mov.w	r3, #0
 8004470:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004474:	4659      	mov	r1, fp
 8004476:	018b      	lsls	r3, r1, #6
 8004478:	4651      	mov	r1, sl
 800447a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800447e:	4651      	mov	r1, sl
 8004480:	018a      	lsls	r2, r1, #6
 8004482:	4651      	mov	r1, sl
 8004484:	ebb2 0801 	subs.w	r8, r2, r1
 8004488:	4659      	mov	r1, fp
 800448a:	eb63 0901 	sbc.w	r9, r3, r1
 800448e:	f04f 0200 	mov.w	r2, #0
 8004492:	f04f 0300 	mov.w	r3, #0
 8004496:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800449a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800449e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044a2:	4690      	mov	r8, r2
 80044a4:	4699      	mov	r9, r3
 80044a6:	4623      	mov	r3, r4
 80044a8:	eb18 0303 	adds.w	r3, r8, r3
 80044ac:	60bb      	str	r3, [r7, #8]
 80044ae:	462b      	mov	r3, r5
 80044b0:	eb49 0303 	adc.w	r3, r9, r3
 80044b4:	60fb      	str	r3, [r7, #12]
 80044b6:	f04f 0200 	mov.w	r2, #0
 80044ba:	f04f 0300 	mov.w	r3, #0
 80044be:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80044c2:	4629      	mov	r1, r5
 80044c4:	024b      	lsls	r3, r1, #9
 80044c6:	4621      	mov	r1, r4
 80044c8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80044cc:	4621      	mov	r1, r4
 80044ce:	024a      	lsls	r2, r1, #9
 80044d0:	4610      	mov	r0, r2
 80044d2:	4619      	mov	r1, r3
 80044d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044d6:	2200      	movs	r2, #0
 80044d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80044da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80044dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80044e0:	f7fc facc 	bl	8000a7c <__aeabi_uldivmod>
 80044e4:	4602      	mov	r2, r0
 80044e6:	460b      	mov	r3, r1
 80044e8:	4613      	mov	r3, r2
 80044ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044ec:	e058      	b.n	80045a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044ee:	4b38      	ldr	r3, [pc, #224]	; (80045d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	099b      	lsrs	r3, r3, #6
 80044f4:	2200      	movs	r2, #0
 80044f6:	4618      	mov	r0, r3
 80044f8:	4611      	mov	r1, r2
 80044fa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80044fe:	623b      	str	r3, [r7, #32]
 8004500:	2300      	movs	r3, #0
 8004502:	627b      	str	r3, [r7, #36]	; 0x24
 8004504:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004508:	4642      	mov	r2, r8
 800450a:	464b      	mov	r3, r9
 800450c:	f04f 0000 	mov.w	r0, #0
 8004510:	f04f 0100 	mov.w	r1, #0
 8004514:	0159      	lsls	r1, r3, #5
 8004516:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800451a:	0150      	lsls	r0, r2, #5
 800451c:	4602      	mov	r2, r0
 800451e:	460b      	mov	r3, r1
 8004520:	4641      	mov	r1, r8
 8004522:	ebb2 0a01 	subs.w	sl, r2, r1
 8004526:	4649      	mov	r1, r9
 8004528:	eb63 0b01 	sbc.w	fp, r3, r1
 800452c:	f04f 0200 	mov.w	r2, #0
 8004530:	f04f 0300 	mov.w	r3, #0
 8004534:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004538:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800453c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004540:	ebb2 040a 	subs.w	r4, r2, sl
 8004544:	eb63 050b 	sbc.w	r5, r3, fp
 8004548:	f04f 0200 	mov.w	r2, #0
 800454c:	f04f 0300 	mov.w	r3, #0
 8004550:	00eb      	lsls	r3, r5, #3
 8004552:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004556:	00e2      	lsls	r2, r4, #3
 8004558:	4614      	mov	r4, r2
 800455a:	461d      	mov	r5, r3
 800455c:	4643      	mov	r3, r8
 800455e:	18e3      	adds	r3, r4, r3
 8004560:	603b      	str	r3, [r7, #0]
 8004562:	464b      	mov	r3, r9
 8004564:	eb45 0303 	adc.w	r3, r5, r3
 8004568:	607b      	str	r3, [r7, #4]
 800456a:	f04f 0200 	mov.w	r2, #0
 800456e:	f04f 0300 	mov.w	r3, #0
 8004572:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004576:	4629      	mov	r1, r5
 8004578:	028b      	lsls	r3, r1, #10
 800457a:	4621      	mov	r1, r4
 800457c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004580:	4621      	mov	r1, r4
 8004582:	028a      	lsls	r2, r1, #10
 8004584:	4610      	mov	r0, r2
 8004586:	4619      	mov	r1, r3
 8004588:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800458a:	2200      	movs	r2, #0
 800458c:	61bb      	str	r3, [r7, #24]
 800458e:	61fa      	str	r2, [r7, #28]
 8004590:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004594:	f7fc fa72 	bl	8000a7c <__aeabi_uldivmod>
 8004598:	4602      	mov	r2, r0
 800459a:	460b      	mov	r3, r1
 800459c:	4613      	mov	r3, r2
 800459e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80045a0:	4b0b      	ldr	r3, [pc, #44]	; (80045d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	0c1b      	lsrs	r3, r3, #16
 80045a6:	f003 0303 	and.w	r3, r3, #3
 80045aa:	3301      	adds	r3, #1
 80045ac:	005b      	lsls	r3, r3, #1
 80045ae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80045b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80045b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80045ba:	e002      	b.n	80045c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80045bc:	4b05      	ldr	r3, [pc, #20]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80045be:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80045c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3750      	adds	r7, #80	; 0x50
 80045c8:	46bd      	mov	sp, r7
 80045ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045ce:	bf00      	nop
 80045d0:	40023800 	.word	0x40023800
 80045d4:	00f42400 	.word	0x00f42400
 80045d8:	007a1200 	.word	0x007a1200

080045dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045dc:	b480      	push	{r7}
 80045de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045e0:	4b03      	ldr	r3, [pc, #12]	; (80045f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80045e2:	681b      	ldr	r3, [r3, #0]
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop
 80045f0:	20000000 	.word	0x20000000

080045f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045f8:	f7ff fff0 	bl	80045dc <HAL_RCC_GetHCLKFreq>
 80045fc:	4602      	mov	r2, r0
 80045fe:	4b05      	ldr	r3, [pc, #20]	; (8004614 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	0a9b      	lsrs	r3, r3, #10
 8004604:	f003 0307 	and.w	r3, r3, #7
 8004608:	4903      	ldr	r1, [pc, #12]	; (8004618 <HAL_RCC_GetPCLK1Freq+0x24>)
 800460a:	5ccb      	ldrb	r3, [r1, r3]
 800460c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004610:	4618      	mov	r0, r3
 8004612:	bd80      	pop	{r7, pc}
 8004614:	40023800 	.word	0x40023800
 8004618:	08007e10 	.word	0x08007e10

0800461c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004620:	f7ff ffdc 	bl	80045dc <HAL_RCC_GetHCLKFreq>
 8004624:	4602      	mov	r2, r0
 8004626:	4b05      	ldr	r3, [pc, #20]	; (800463c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	0b5b      	lsrs	r3, r3, #13
 800462c:	f003 0307 	and.w	r3, r3, #7
 8004630:	4903      	ldr	r1, [pc, #12]	; (8004640 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004632:	5ccb      	ldrb	r3, [r1, r3]
 8004634:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004638:	4618      	mov	r0, r3
 800463a:	bd80      	pop	{r7, pc}
 800463c:	40023800 	.word	0x40023800
 8004640:	08007e10 	.word	0x08007e10

08004644 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e041      	b.n	80046da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d106      	bne.n	8004670 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f7fd fabe 	bl	8001bec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2202      	movs	r2, #2
 8004674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	3304      	adds	r3, #4
 8004680:	4619      	mov	r1, r3
 8004682:	4610      	mov	r0, r2
 8004684:	f000 fbd0 	bl	8004e28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
	...

080046e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d001      	beq.n	80046fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e04e      	b.n	800479a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68da      	ldr	r2, [r3, #12]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f042 0201 	orr.w	r2, r2, #1
 8004712:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a23      	ldr	r2, [pc, #140]	; (80047a8 <HAL_TIM_Base_Start_IT+0xc4>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d022      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x80>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004726:	d01d      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x80>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a1f      	ldr	r2, [pc, #124]	; (80047ac <HAL_TIM_Base_Start_IT+0xc8>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d018      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x80>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a1e      	ldr	r2, [pc, #120]	; (80047b0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d013      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x80>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a1c      	ldr	r2, [pc, #112]	; (80047b4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d00e      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x80>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a1b      	ldr	r2, [pc, #108]	; (80047b8 <HAL_TIM_Base_Start_IT+0xd4>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d009      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x80>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a19      	ldr	r2, [pc, #100]	; (80047bc <HAL_TIM_Base_Start_IT+0xd8>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d004      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x80>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a18      	ldr	r2, [pc, #96]	; (80047c0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d111      	bne.n	8004788 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f003 0307 	and.w	r3, r3, #7
 800476e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2b06      	cmp	r3, #6
 8004774:	d010      	beq.n	8004798 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f042 0201 	orr.w	r2, r2, #1
 8004784:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004786:	e007      	b.n	8004798 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f042 0201 	orr.w	r2, r2, #1
 8004796:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3714      	adds	r7, #20
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	40010000 	.word	0x40010000
 80047ac:	40000400 	.word	0x40000400
 80047b0:	40000800 	.word	0x40000800
 80047b4:	40000c00 	.word	0x40000c00
 80047b8:	40010400 	.word	0x40010400
 80047bc:	40014000 	.word	0x40014000
 80047c0:	40001800 	.word	0x40001800

080047c4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e041      	b.n	800485a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d106      	bne.n	80047f0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fd f9ae 	bl	8001b4c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	3304      	adds	r3, #4
 8004800:	4619      	mov	r1, r3
 8004802:	4610      	mov	r0, r2
 8004804:	f000 fb10 	bl	8004e28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3708      	adds	r7, #8
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
	...

08004864 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d104      	bne.n	800487e <HAL_TIM_IC_Start+0x1a>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800487a:	b2db      	uxtb	r3, r3
 800487c:	e013      	b.n	80048a6 <HAL_TIM_IC_Start+0x42>
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	2b04      	cmp	r3, #4
 8004882:	d104      	bne.n	800488e <HAL_TIM_IC_Start+0x2a>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800488a:	b2db      	uxtb	r3, r3
 800488c:	e00b      	b.n	80048a6 <HAL_TIM_IC_Start+0x42>
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	2b08      	cmp	r3, #8
 8004892:	d104      	bne.n	800489e <HAL_TIM_IC_Start+0x3a>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800489a:	b2db      	uxtb	r3, r3
 800489c:	e003      	b.n	80048a6 <HAL_TIM_IC_Start+0x42>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d104      	bne.n	80048b8 <HAL_TIM_IC_Start+0x54>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	e013      	b.n	80048e0 <HAL_TIM_IC_Start+0x7c>
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d104      	bne.n	80048c8 <HAL_TIM_IC_Start+0x64>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	e00b      	b.n	80048e0 <HAL_TIM_IC_Start+0x7c>
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	2b08      	cmp	r3, #8
 80048cc:	d104      	bne.n	80048d8 <HAL_TIM_IC_Start+0x74>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	e003      	b.n	80048e0 <HAL_TIM_IC_Start+0x7c>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80048e2:	7bfb      	ldrb	r3, [r7, #15]
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d102      	bne.n	80048ee <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80048e8:	7bbb      	ldrb	r3, [r7, #14]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d001      	beq.n	80048f2 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e081      	b.n	80049f6 <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d104      	bne.n	8004902 <HAL_TIM_IC_Start+0x9e>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2202      	movs	r2, #2
 80048fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004900:	e013      	b.n	800492a <HAL_TIM_IC_Start+0xc6>
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	2b04      	cmp	r3, #4
 8004906:	d104      	bne.n	8004912 <HAL_TIM_IC_Start+0xae>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2202      	movs	r2, #2
 800490c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004910:	e00b      	b.n	800492a <HAL_TIM_IC_Start+0xc6>
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	2b08      	cmp	r3, #8
 8004916:	d104      	bne.n	8004922 <HAL_TIM_IC_Start+0xbe>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2202      	movs	r2, #2
 800491c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004920:	e003      	b.n	800492a <HAL_TIM_IC_Start+0xc6>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2202      	movs	r2, #2
 8004926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d104      	bne.n	800493a <HAL_TIM_IC_Start+0xd6>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2202      	movs	r2, #2
 8004934:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004938:	e013      	b.n	8004962 <HAL_TIM_IC_Start+0xfe>
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	2b04      	cmp	r3, #4
 800493e:	d104      	bne.n	800494a <HAL_TIM_IC_Start+0xe6>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2202      	movs	r2, #2
 8004944:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004948:	e00b      	b.n	8004962 <HAL_TIM_IC_Start+0xfe>
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	2b08      	cmp	r3, #8
 800494e:	d104      	bne.n	800495a <HAL_TIM_IC_Start+0xf6>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2202      	movs	r2, #2
 8004954:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004958:	e003      	b.n	8004962 <HAL_TIM_IC_Start+0xfe>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2202      	movs	r2, #2
 800495e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2201      	movs	r2, #1
 8004968:	6839      	ldr	r1, [r7, #0]
 800496a:	4618      	mov	r0, r3
 800496c:	f000 fc26 	bl	80051bc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a22      	ldr	r2, [pc, #136]	; (8004a00 <HAL_TIM_IC_Start+0x19c>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d022      	beq.n	80049c0 <HAL_TIM_IC_Start+0x15c>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004982:	d01d      	beq.n	80049c0 <HAL_TIM_IC_Start+0x15c>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a1e      	ldr	r2, [pc, #120]	; (8004a04 <HAL_TIM_IC_Start+0x1a0>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d018      	beq.n	80049c0 <HAL_TIM_IC_Start+0x15c>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a1d      	ldr	r2, [pc, #116]	; (8004a08 <HAL_TIM_IC_Start+0x1a4>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d013      	beq.n	80049c0 <HAL_TIM_IC_Start+0x15c>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a1b      	ldr	r2, [pc, #108]	; (8004a0c <HAL_TIM_IC_Start+0x1a8>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d00e      	beq.n	80049c0 <HAL_TIM_IC_Start+0x15c>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a1a      	ldr	r2, [pc, #104]	; (8004a10 <HAL_TIM_IC_Start+0x1ac>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d009      	beq.n	80049c0 <HAL_TIM_IC_Start+0x15c>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a18      	ldr	r2, [pc, #96]	; (8004a14 <HAL_TIM_IC_Start+0x1b0>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d004      	beq.n	80049c0 <HAL_TIM_IC_Start+0x15c>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a17      	ldr	r2, [pc, #92]	; (8004a18 <HAL_TIM_IC_Start+0x1b4>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d111      	bne.n	80049e4 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f003 0307 	and.w	r3, r3, #7
 80049ca:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	2b06      	cmp	r3, #6
 80049d0:	d010      	beq.n	80049f4 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f042 0201 	orr.w	r2, r2, #1
 80049e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049e2:	e007      	b.n	80049f4 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f042 0201 	orr.w	r2, r2, #1
 80049f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40010000 	.word	0x40010000
 8004a04:	40000400 	.word	0x40000400
 8004a08:	40000800 	.word	0x40000800
 8004a0c:	40000c00 	.word	0x40000c00
 8004a10:	40010400 	.word	0x40010400
 8004a14:	40014000 	.word	0x40014000
 8004a18:	40001800 	.word	0x40001800

08004a1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d122      	bne.n	8004a78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d11b      	bne.n	8004a78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f06f 0202 	mvn.w	r2, #2
 8004a48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	f003 0303 	and.w	r3, r3, #3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d003      	beq.n	8004a66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f7fd fb6c 	bl	800213c <HAL_TIM_IC_CaptureCallback>
 8004a64:	e005      	b.n	8004a72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 f9c0 	bl	8004dec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f000 f9c7 	bl	8004e00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	f003 0304 	and.w	r3, r3, #4
 8004a82:	2b04      	cmp	r3, #4
 8004a84:	d122      	bne.n	8004acc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	f003 0304 	and.w	r3, r3, #4
 8004a90:	2b04      	cmp	r3, #4
 8004a92:	d11b      	bne.n	8004acc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f06f 0204 	mvn.w	r2, #4
 8004a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2202      	movs	r2, #2
 8004aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d003      	beq.n	8004aba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f7fd fb42 	bl	800213c <HAL_TIM_IC_CaptureCallback>
 8004ab8:	e005      	b.n	8004ac6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f000 f996 	bl	8004dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f000 f99d 	bl	8004e00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	f003 0308 	and.w	r3, r3, #8
 8004ad6:	2b08      	cmp	r3, #8
 8004ad8:	d122      	bne.n	8004b20 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	f003 0308 	and.w	r3, r3, #8
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d11b      	bne.n	8004b20 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f06f 0208 	mvn.w	r2, #8
 8004af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2204      	movs	r2, #4
 8004af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	69db      	ldr	r3, [r3, #28]
 8004afe:	f003 0303 	and.w	r3, r3, #3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d003      	beq.n	8004b0e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f7fd fb18 	bl	800213c <HAL_TIM_IC_CaptureCallback>
 8004b0c:	e005      	b.n	8004b1a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 f96c 	bl	8004dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 f973 	bl	8004e00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	f003 0310 	and.w	r3, r3, #16
 8004b2a:	2b10      	cmp	r3, #16
 8004b2c:	d122      	bne.n	8004b74 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	2b10      	cmp	r3, #16
 8004b3a:	d11b      	bne.n	8004b74 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f06f 0210 	mvn.w	r2, #16
 8004b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2208      	movs	r2, #8
 8004b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d003      	beq.n	8004b62 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fd faee 	bl	800213c <HAL_TIM_IC_CaptureCallback>
 8004b60:	e005      	b.n	8004b6e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f942 	bl	8004dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 f949 	bl	8004e00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d10e      	bne.n	8004ba0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d107      	bne.n	8004ba0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f06f 0201 	mvn.w	r2, #1
 8004b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f7fc faea 	bl	8001174 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004baa:	2b80      	cmp	r3, #128	; 0x80
 8004bac:	d10e      	bne.n	8004bcc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb8:	2b80      	cmp	r3, #128	; 0x80
 8004bba:	d107      	bne.n	8004bcc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 fba4 	bl	8005314 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	691b      	ldr	r3, [r3, #16]
 8004bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd6:	2b40      	cmp	r3, #64	; 0x40
 8004bd8:	d10e      	bne.n	8004bf8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be4:	2b40      	cmp	r3, #64	; 0x40
 8004be6:	d107      	bne.n	8004bf8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 f90e 	bl	8004e14 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	f003 0320 	and.w	r3, r3, #32
 8004c02:	2b20      	cmp	r3, #32
 8004c04:	d10e      	bne.n	8004c24 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	f003 0320 	and.w	r3, r3, #32
 8004c10:	2b20      	cmp	r3, #32
 8004c12:	d107      	bne.n	8004c24 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f06f 0220 	mvn.w	r2, #32
 8004c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 fb6e 	bl	8005300 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c24:	bf00      	nop
 8004c26:	3708      	adds	r7, #8
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b086      	sub	sp, #24
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d101      	bne.n	8004c4a <HAL_TIM_IC_ConfigChannel+0x1e>
 8004c46:	2302      	movs	r3, #2
 8004c48:	e088      	b.n	8004d5c <HAL_TIM_IC_ConfigChannel+0x130>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d11b      	bne.n	8004c90 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6818      	ldr	r0, [r3, #0]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	6819      	ldr	r1, [r3, #0]
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	685a      	ldr	r2, [r3, #4]
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	f000 f97e 	bl	8004f68 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	699a      	ldr	r2, [r3, #24]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f022 020c 	bic.w	r2, r2, #12
 8004c7a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	6999      	ldr	r1, [r3, #24]
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	689a      	ldr	r2, [r3, #8]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	619a      	str	r2, [r3, #24]
 8004c8e:	e060      	b.n	8004d52 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2b04      	cmp	r3, #4
 8004c94:	d11c      	bne.n	8004cd0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6818      	ldr	r0, [r3, #0]
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	6819      	ldr	r1, [r3, #0]
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	685a      	ldr	r2, [r3, #4]
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	f000 f9d3 	bl	8005050 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	699a      	ldr	r2, [r3, #24]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004cb8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	6999      	ldr	r1, [r3, #24]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	021a      	lsls	r2, r3, #8
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	619a      	str	r2, [r3, #24]
 8004cce:	e040      	b.n	8004d52 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b08      	cmp	r3, #8
 8004cd4:	d11b      	bne.n	8004d0e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6818      	ldr	r0, [r3, #0]
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	6819      	ldr	r1, [r3, #0]
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	685a      	ldr	r2, [r3, #4]
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	f000 f9f0 	bl	80050ca <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	69da      	ldr	r2, [r3, #28]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f022 020c 	bic.w	r2, r2, #12
 8004cf8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	69d9      	ldr	r1, [r3, #28]
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	689a      	ldr	r2, [r3, #8]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	61da      	str	r2, [r3, #28]
 8004d0c:	e021      	b.n	8004d52 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2b0c      	cmp	r3, #12
 8004d12:	d11c      	bne.n	8004d4e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6818      	ldr	r0, [r3, #0]
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	6819      	ldr	r1, [r3, #0]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	685a      	ldr	r2, [r3, #4]
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	f000 fa0d 	bl	8005142 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	69da      	ldr	r2, [r3, #28]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004d36:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	69d9      	ldr	r1, [r3, #28]
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	021a      	lsls	r2, r3, #8
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	61da      	str	r2, [r3, #28]
 8004d4c:	e001      	b.n	8004d52 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3718      	adds	r7, #24
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b085      	sub	sp, #20
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	2b0c      	cmp	r3, #12
 8004d76:	d831      	bhi.n	8004ddc <HAL_TIM_ReadCapturedValue+0x78>
 8004d78:	a201      	add	r2, pc, #4	; (adr r2, 8004d80 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d7e:	bf00      	nop
 8004d80:	08004db5 	.word	0x08004db5
 8004d84:	08004ddd 	.word	0x08004ddd
 8004d88:	08004ddd 	.word	0x08004ddd
 8004d8c:	08004ddd 	.word	0x08004ddd
 8004d90:	08004dbf 	.word	0x08004dbf
 8004d94:	08004ddd 	.word	0x08004ddd
 8004d98:	08004ddd 	.word	0x08004ddd
 8004d9c:	08004ddd 	.word	0x08004ddd
 8004da0:	08004dc9 	.word	0x08004dc9
 8004da4:	08004ddd 	.word	0x08004ddd
 8004da8:	08004ddd 	.word	0x08004ddd
 8004dac:	08004ddd 	.word	0x08004ddd
 8004db0:	08004dd3 	.word	0x08004dd3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dba:	60fb      	str	r3, [r7, #12]

      break;
 8004dbc:	e00f      	b.n	8004dde <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc4:	60fb      	str	r3, [r7, #12]

      break;
 8004dc6:	e00a      	b.n	8004dde <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dce:	60fb      	str	r3, [r7, #12]

      break;
 8004dd0:	e005      	b.n	8004dde <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd8:	60fb      	str	r3, [r7, #12]

      break;
 8004dda:	e000      	b.n	8004dde <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004ddc:	bf00      	nop
  }

  return tmpreg;
 8004dde:	68fb      	ldr	r3, [r7, #12]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3714      	adds	r7, #20
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004df4:	bf00      	nop
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b083      	sub	sp, #12
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e1c:	bf00      	nop
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a40      	ldr	r2, [pc, #256]	; (8004f3c <TIM_Base_SetConfig+0x114>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d013      	beq.n	8004e68 <TIM_Base_SetConfig+0x40>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e46:	d00f      	beq.n	8004e68 <TIM_Base_SetConfig+0x40>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4a3d      	ldr	r2, [pc, #244]	; (8004f40 <TIM_Base_SetConfig+0x118>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d00b      	beq.n	8004e68 <TIM_Base_SetConfig+0x40>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a3c      	ldr	r2, [pc, #240]	; (8004f44 <TIM_Base_SetConfig+0x11c>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d007      	beq.n	8004e68 <TIM_Base_SetConfig+0x40>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a3b      	ldr	r2, [pc, #236]	; (8004f48 <TIM_Base_SetConfig+0x120>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d003      	beq.n	8004e68 <TIM_Base_SetConfig+0x40>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a3a      	ldr	r2, [pc, #232]	; (8004f4c <TIM_Base_SetConfig+0x124>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d108      	bne.n	8004e7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a2f      	ldr	r2, [pc, #188]	; (8004f3c <TIM_Base_SetConfig+0x114>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d02b      	beq.n	8004eda <TIM_Base_SetConfig+0xb2>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e88:	d027      	beq.n	8004eda <TIM_Base_SetConfig+0xb2>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a2c      	ldr	r2, [pc, #176]	; (8004f40 <TIM_Base_SetConfig+0x118>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d023      	beq.n	8004eda <TIM_Base_SetConfig+0xb2>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a2b      	ldr	r2, [pc, #172]	; (8004f44 <TIM_Base_SetConfig+0x11c>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d01f      	beq.n	8004eda <TIM_Base_SetConfig+0xb2>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a2a      	ldr	r2, [pc, #168]	; (8004f48 <TIM_Base_SetConfig+0x120>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d01b      	beq.n	8004eda <TIM_Base_SetConfig+0xb2>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a29      	ldr	r2, [pc, #164]	; (8004f4c <TIM_Base_SetConfig+0x124>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d017      	beq.n	8004eda <TIM_Base_SetConfig+0xb2>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a28      	ldr	r2, [pc, #160]	; (8004f50 <TIM_Base_SetConfig+0x128>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d013      	beq.n	8004eda <TIM_Base_SetConfig+0xb2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a27      	ldr	r2, [pc, #156]	; (8004f54 <TIM_Base_SetConfig+0x12c>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d00f      	beq.n	8004eda <TIM_Base_SetConfig+0xb2>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a26      	ldr	r2, [pc, #152]	; (8004f58 <TIM_Base_SetConfig+0x130>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d00b      	beq.n	8004eda <TIM_Base_SetConfig+0xb2>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a25      	ldr	r2, [pc, #148]	; (8004f5c <TIM_Base_SetConfig+0x134>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d007      	beq.n	8004eda <TIM_Base_SetConfig+0xb2>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a24      	ldr	r2, [pc, #144]	; (8004f60 <TIM_Base_SetConfig+0x138>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d003      	beq.n	8004eda <TIM_Base_SetConfig+0xb2>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a23      	ldr	r2, [pc, #140]	; (8004f64 <TIM_Base_SetConfig+0x13c>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d108      	bne.n	8004eec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ee0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	68fa      	ldr	r2, [r7, #12]
 8004efe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4a0a      	ldr	r2, [pc, #40]	; (8004f3c <TIM_Base_SetConfig+0x114>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d003      	beq.n	8004f20 <TIM_Base_SetConfig+0xf8>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a0c      	ldr	r2, [pc, #48]	; (8004f4c <TIM_Base_SetConfig+0x124>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d103      	bne.n	8004f28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	691a      	ldr	r2, [r3, #16]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	615a      	str	r2, [r3, #20]
}
 8004f2e:	bf00      	nop
 8004f30:	3714      	adds	r7, #20
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	40010000 	.word	0x40010000
 8004f40:	40000400 	.word	0x40000400
 8004f44:	40000800 	.word	0x40000800
 8004f48:	40000c00 	.word	0x40000c00
 8004f4c:	40010400 	.word	0x40010400
 8004f50:	40014000 	.word	0x40014000
 8004f54:	40014400 	.word	0x40014400
 8004f58:	40014800 	.word	0x40014800
 8004f5c:	40001800 	.word	0x40001800
 8004f60:	40001c00 	.word	0x40001c00
 8004f64:	40002000 	.word	0x40002000

08004f68 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b087      	sub	sp, #28
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	607a      	str	r2, [r7, #4]
 8004f74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6a1b      	ldr	r3, [r3, #32]
 8004f7a:	f023 0201 	bic.w	r2, r3, #1
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	4a28      	ldr	r2, [pc, #160]	; (8005034 <TIM_TI1_SetConfig+0xcc>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d01b      	beq.n	8004fce <TIM_TI1_SetConfig+0x66>
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f9c:	d017      	beq.n	8004fce <TIM_TI1_SetConfig+0x66>
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	4a25      	ldr	r2, [pc, #148]	; (8005038 <TIM_TI1_SetConfig+0xd0>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d013      	beq.n	8004fce <TIM_TI1_SetConfig+0x66>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	4a24      	ldr	r2, [pc, #144]	; (800503c <TIM_TI1_SetConfig+0xd4>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d00f      	beq.n	8004fce <TIM_TI1_SetConfig+0x66>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	4a23      	ldr	r2, [pc, #140]	; (8005040 <TIM_TI1_SetConfig+0xd8>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d00b      	beq.n	8004fce <TIM_TI1_SetConfig+0x66>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	4a22      	ldr	r2, [pc, #136]	; (8005044 <TIM_TI1_SetConfig+0xdc>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d007      	beq.n	8004fce <TIM_TI1_SetConfig+0x66>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	4a21      	ldr	r2, [pc, #132]	; (8005048 <TIM_TI1_SetConfig+0xe0>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d003      	beq.n	8004fce <TIM_TI1_SetConfig+0x66>
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	4a20      	ldr	r2, [pc, #128]	; (800504c <TIM_TI1_SetConfig+0xe4>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d101      	bne.n	8004fd2 <TIM_TI1_SetConfig+0x6a>
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e000      	b.n	8004fd4 <TIM_TI1_SetConfig+0x6c>
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d008      	beq.n	8004fea <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	f023 0303 	bic.w	r3, r3, #3
 8004fde:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004fe0:	697a      	ldr	r2, [r7, #20]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	617b      	str	r3, [r7, #20]
 8004fe8:	e003      	b.n	8004ff2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	f043 0301 	orr.w	r3, r3, #1
 8004ff0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ff8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	011b      	lsls	r3, r3, #4
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	697a      	ldr	r2, [r7, #20]
 8005002:	4313      	orrs	r3, r2
 8005004:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	f023 030a 	bic.w	r3, r3, #10
 800500c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	f003 030a 	and.w	r3, r3, #10
 8005014:	693a      	ldr	r2, [r7, #16]
 8005016:	4313      	orrs	r3, r2
 8005018:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	621a      	str	r2, [r3, #32]
}
 8005026:	bf00      	nop
 8005028:	371c      	adds	r7, #28
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr
 8005032:	bf00      	nop
 8005034:	40010000 	.word	0x40010000
 8005038:	40000400 	.word	0x40000400
 800503c:	40000800 	.word	0x40000800
 8005040:	40000c00 	.word	0x40000c00
 8005044:	40010400 	.word	0x40010400
 8005048:	40014000 	.word	0x40014000
 800504c:	40001800 	.word	0x40001800

08005050 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
 800505c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	f023 0210 	bic.w	r2, r3, #16
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800507c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	021b      	lsls	r3, r3, #8
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	4313      	orrs	r3, r2
 8005086:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800508e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	031b      	lsls	r3, r3, #12
 8005094:	b29b      	uxth	r3, r3
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	4313      	orrs	r3, r2
 800509a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80050a2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	011b      	lsls	r3, r3, #4
 80050a8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	621a      	str	r2, [r3, #32]
}
 80050be:	bf00      	nop
 80050c0:	371c      	adds	r7, #28
 80050c2:	46bd      	mov	sp, r7
 80050c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c8:	4770      	bx	lr

080050ca <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80050ca:	b480      	push	{r7}
 80050cc:	b087      	sub	sp, #28
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	60f8      	str	r0, [r7, #12]
 80050d2:	60b9      	str	r1, [r7, #8]
 80050d4:	607a      	str	r2, [r7, #4]
 80050d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6a1b      	ldr	r3, [r3, #32]
 80050dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	69db      	ldr	r3, [r3, #28]
 80050e8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	f023 0303 	bic.w	r3, r3, #3
 80050f6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80050f8:	697a      	ldr	r2, [r7, #20]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005106:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	011b      	lsls	r3, r3, #4
 800510c:	b2db      	uxtb	r3, r3
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	4313      	orrs	r3, r2
 8005112:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800511a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	021b      	lsls	r3, r3, #8
 8005120:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	4313      	orrs	r3, r2
 8005128:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	697a      	ldr	r2, [r7, #20]
 800512e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	621a      	str	r2, [r3, #32]
}
 8005136:	bf00      	nop
 8005138:	371c      	adds	r7, #28
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr

08005142 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005142:	b480      	push	{r7}
 8005144:	b087      	sub	sp, #28
 8005146:	af00      	add	r7, sp, #0
 8005148:	60f8      	str	r0, [r7, #12]
 800514a:	60b9      	str	r1, [r7, #8]
 800514c:	607a      	str	r2, [r7, #4]
 800514e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	69db      	ldr	r3, [r3, #28]
 8005160:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800516e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	021b      	lsls	r3, r3, #8
 8005174:	697a      	ldr	r2, [r7, #20]
 8005176:	4313      	orrs	r3, r2
 8005178:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005180:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	031b      	lsls	r3, r3, #12
 8005186:	b29b      	uxth	r3, r3
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	4313      	orrs	r3, r2
 800518c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005194:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	031b      	lsls	r3, r3, #12
 800519a:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	697a      	ldr	r2, [r7, #20]
 80051a8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	693a      	ldr	r2, [r7, #16]
 80051ae:	621a      	str	r2, [r3, #32]
}
 80051b0:	bf00      	nop
 80051b2:	371c      	adds	r7, #28
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80051bc:	b480      	push	{r7}
 80051be:	b087      	sub	sp, #28
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	f003 031f 	and.w	r3, r3, #31
 80051ce:	2201      	movs	r2, #1
 80051d0:	fa02 f303 	lsl.w	r3, r2, r3
 80051d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6a1a      	ldr	r2, [r3, #32]
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	43db      	mvns	r3, r3
 80051de:	401a      	ands	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6a1a      	ldr	r2, [r3, #32]
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	f003 031f 	and.w	r3, r3, #31
 80051ee:	6879      	ldr	r1, [r7, #4]
 80051f0:	fa01 f303 	lsl.w	r3, r1, r3
 80051f4:	431a      	orrs	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	621a      	str	r2, [r3, #32]
}
 80051fa:	bf00      	nop
 80051fc:	371c      	adds	r7, #28
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
	...

08005208 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005218:	2b01      	cmp	r3, #1
 800521a:	d101      	bne.n	8005220 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800521c:	2302      	movs	r3, #2
 800521e:	e05a      	b.n	80052d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2202      	movs	r2, #2
 800522c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005246:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	4313      	orrs	r3, r2
 8005250:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68fa      	ldr	r2, [r7, #12]
 8005258:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a21      	ldr	r2, [pc, #132]	; (80052e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d022      	beq.n	80052aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800526c:	d01d      	beq.n	80052aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a1d      	ldr	r2, [pc, #116]	; (80052e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d018      	beq.n	80052aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a1b      	ldr	r2, [pc, #108]	; (80052ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d013      	beq.n	80052aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a1a      	ldr	r2, [pc, #104]	; (80052f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d00e      	beq.n	80052aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a18      	ldr	r2, [pc, #96]	; (80052f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d009      	beq.n	80052aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a17      	ldr	r2, [pc, #92]	; (80052f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d004      	beq.n	80052aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a15      	ldr	r2, [pc, #84]	; (80052fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d10c      	bne.n	80052c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	68ba      	ldr	r2, [r7, #8]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68ba      	ldr	r2, [r7, #8]
 80052c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3714      	adds	r7, #20
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	40010000 	.word	0x40010000
 80052e8:	40000400 	.word	0x40000400
 80052ec:	40000800 	.word	0x40000800
 80052f0:	40000c00 	.word	0x40000c00
 80052f4:	40010400 	.word	0x40010400
 80052f8:	40014000 	.word	0x40014000
 80052fc:	40001800 	.word	0x40001800

08005300 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005308:	bf00      	nop
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d101      	bne.n	800533a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e03f      	b.n	80053ba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005340:	b2db      	uxtb	r3, r3
 8005342:	2b00      	cmp	r3, #0
 8005344:	d106      	bne.n	8005354 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f7fc fc92 	bl	8001c78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2224      	movs	r2, #36	; 0x24
 8005358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68da      	ldr	r2, [r3, #12]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800536a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 fddf 	bl	8005f30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	691a      	ldr	r2, [r3, #16]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005380:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	695a      	ldr	r2, [r3, #20]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005390:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68da      	ldr	r2, [r3, #12]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2220      	movs	r2, #32
 80053ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2220      	movs	r2, #32
 80053b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3708      	adds	r7, #8
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b08a      	sub	sp, #40	; 0x28
 80053c6:	af02      	add	r7, sp, #8
 80053c8:	60f8      	str	r0, [r7, #12]
 80053ca:	60b9      	str	r1, [r7, #8]
 80053cc:	603b      	str	r3, [r7, #0]
 80053ce:	4613      	mov	r3, r2
 80053d0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80053d2:	2300      	movs	r3, #0
 80053d4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b20      	cmp	r3, #32
 80053e0:	d17c      	bne.n	80054dc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d002      	beq.n	80053ee <HAL_UART_Transmit+0x2c>
 80053e8:	88fb      	ldrh	r3, [r7, #6]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e075      	b.n	80054de <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d101      	bne.n	8005400 <HAL_UART_Transmit+0x3e>
 80053fc:	2302      	movs	r3, #2
 80053fe:	e06e      	b.n	80054de <HAL_UART_Transmit+0x11c>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2200      	movs	r2, #0
 800540c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2221      	movs	r2, #33	; 0x21
 8005412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005416:	f7fc ffbf 	bl	8002398 <HAL_GetTick>
 800541a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	88fa      	ldrh	r2, [r7, #6]
 8005420:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	88fa      	ldrh	r2, [r7, #6]
 8005426:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005430:	d108      	bne.n	8005444 <HAL_UART_Transmit+0x82>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d104      	bne.n	8005444 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800543a:	2300      	movs	r3, #0
 800543c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	61bb      	str	r3, [r7, #24]
 8005442:	e003      	b.n	800544c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005448:	2300      	movs	r3, #0
 800544a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005454:	e02a      	b.n	80054ac <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	9300      	str	r3, [sp, #0]
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	2200      	movs	r2, #0
 800545e:	2180      	movs	r1, #128	; 0x80
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f000 fb1f 	bl	8005aa4 <UART_WaitOnFlagUntilTimeout>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d001      	beq.n	8005470 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	e036      	b.n	80054de <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d10b      	bne.n	800548e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	881b      	ldrh	r3, [r3, #0]
 800547a:	461a      	mov	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005484:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005486:	69bb      	ldr	r3, [r7, #24]
 8005488:	3302      	adds	r3, #2
 800548a:	61bb      	str	r3, [r7, #24]
 800548c:	e007      	b.n	800549e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	781a      	ldrb	r2, [r3, #0]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	3301      	adds	r3, #1
 800549c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	3b01      	subs	r3, #1
 80054a6:	b29a      	uxth	r2, r3
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d1cf      	bne.n	8005456 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	9300      	str	r3, [sp, #0]
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	2200      	movs	r2, #0
 80054be:	2140      	movs	r1, #64	; 0x40
 80054c0:	68f8      	ldr	r0, [r7, #12]
 80054c2:	f000 faef 	bl	8005aa4 <UART_WaitOnFlagUntilTimeout>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d001      	beq.n	80054d0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e006      	b.n	80054de <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2220      	movs	r2, #32
 80054d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80054d8:	2300      	movs	r3, #0
 80054da:	e000      	b.n	80054de <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80054dc:	2302      	movs	r3, #2
  }
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3720      	adds	r7, #32
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b084      	sub	sp, #16
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	60f8      	str	r0, [r7, #12]
 80054ee:	60b9      	str	r1, [r7, #8]
 80054f0:	4613      	mov	r3, r2
 80054f2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	2b20      	cmp	r3, #32
 80054fe:	d11d      	bne.n	800553c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d002      	beq.n	800550c <HAL_UART_Receive_IT+0x26>
 8005506:	88fb      	ldrh	r3, [r7, #6]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d101      	bne.n	8005510 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e016      	b.n	800553e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005516:	2b01      	cmp	r3, #1
 8005518:	d101      	bne.n	800551e <HAL_UART_Receive_IT+0x38>
 800551a:	2302      	movs	r3, #2
 800551c:	e00f      	b.n	800553e <HAL_UART_Receive_IT+0x58>
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2201      	movs	r2, #1
 8005522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2200      	movs	r2, #0
 800552a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800552c:	88fb      	ldrh	r3, [r7, #6]
 800552e:	461a      	mov	r2, r3
 8005530:	68b9      	ldr	r1, [r7, #8]
 8005532:	68f8      	ldr	r0, [r7, #12]
 8005534:	f000 fb24 	bl	8005b80 <UART_Start_Receive_IT>
 8005538:	4603      	mov	r3, r0
 800553a:	e000      	b.n	800553e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800553c:	2302      	movs	r3, #2
  }
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
	...

08005548 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b0ba      	sub	sp, #232	; 0xe8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	695b      	ldr	r3, [r3, #20]
 800556a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800556e:	2300      	movs	r3, #0
 8005570:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005574:	2300      	movs	r3, #0
 8005576:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800557a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800557e:	f003 030f 	and.w	r3, r3, #15
 8005582:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005586:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800558a:	2b00      	cmp	r3, #0
 800558c:	d10f      	bne.n	80055ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800558e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005592:	f003 0320 	and.w	r3, r3, #32
 8005596:	2b00      	cmp	r3, #0
 8005598:	d009      	beq.n	80055ae <HAL_UART_IRQHandler+0x66>
 800559a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800559e:	f003 0320 	and.w	r3, r3, #32
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d003      	beq.n	80055ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f000 fc07 	bl	8005dba <UART_Receive_IT>
      return;
 80055ac:	e256      	b.n	8005a5c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80055ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	f000 80de 	beq.w	8005774 <HAL_UART_IRQHandler+0x22c>
 80055b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055bc:	f003 0301 	and.w	r3, r3, #1
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d106      	bne.n	80055d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80055c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055c8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f000 80d1 	beq.w	8005774 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80055d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00b      	beq.n	80055f6 <HAL_UART_IRQHandler+0xae>
 80055de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d005      	beq.n	80055f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ee:	f043 0201 	orr.w	r2, r3, #1
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055fa:	f003 0304 	and.w	r3, r3, #4
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d00b      	beq.n	800561a <HAL_UART_IRQHandler+0xd2>
 8005602:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005606:	f003 0301 	and.w	r3, r3, #1
 800560a:	2b00      	cmp	r3, #0
 800560c:	d005      	beq.n	800561a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005612:	f043 0202 	orr.w	r2, r3, #2
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800561a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00b      	beq.n	800563e <HAL_UART_IRQHandler+0xf6>
 8005626:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800562a:	f003 0301 	and.w	r3, r3, #1
 800562e:	2b00      	cmp	r3, #0
 8005630:	d005      	beq.n	800563e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005636:	f043 0204 	orr.w	r2, r3, #4
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800563e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005642:	f003 0308 	and.w	r3, r3, #8
 8005646:	2b00      	cmp	r3, #0
 8005648:	d011      	beq.n	800566e <HAL_UART_IRQHandler+0x126>
 800564a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800564e:	f003 0320 	and.w	r3, r3, #32
 8005652:	2b00      	cmp	r3, #0
 8005654:	d105      	bne.n	8005662 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005656:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800565a:	f003 0301 	and.w	r3, r3, #1
 800565e:	2b00      	cmp	r3, #0
 8005660:	d005      	beq.n	800566e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005666:	f043 0208 	orr.w	r2, r3, #8
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005672:	2b00      	cmp	r3, #0
 8005674:	f000 81ed 	beq.w	8005a52 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800567c:	f003 0320 	and.w	r3, r3, #32
 8005680:	2b00      	cmp	r3, #0
 8005682:	d008      	beq.n	8005696 <HAL_UART_IRQHandler+0x14e>
 8005684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005688:	f003 0320 	and.w	r3, r3, #32
 800568c:	2b00      	cmp	r3, #0
 800568e:	d002      	beq.n	8005696 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f000 fb92 	bl	8005dba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	695b      	ldr	r3, [r3, #20]
 800569c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056a0:	2b40      	cmp	r3, #64	; 0x40
 80056a2:	bf0c      	ite	eq
 80056a4:	2301      	moveq	r3, #1
 80056a6:	2300      	movne	r3, #0
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b2:	f003 0308 	and.w	r3, r3, #8
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d103      	bne.n	80056c2 <HAL_UART_IRQHandler+0x17a>
 80056ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d04f      	beq.n	8005762 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 fa9a 	bl	8005bfc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	695b      	ldr	r3, [r3, #20]
 80056ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d2:	2b40      	cmp	r3, #64	; 0x40
 80056d4:	d141      	bne.n	800575a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	3314      	adds	r3, #20
 80056dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80056e4:	e853 3f00 	ldrex	r3, [r3]
 80056e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80056ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80056f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	3314      	adds	r3, #20
 80056fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005702:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005706:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800570a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800570e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005712:	e841 2300 	strex	r3, r2, [r1]
 8005716:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800571a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1d9      	bne.n	80056d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005726:	2b00      	cmp	r3, #0
 8005728:	d013      	beq.n	8005752 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800572e:	4a7d      	ldr	r2, [pc, #500]	; (8005924 <HAL_UART_IRQHandler+0x3dc>)
 8005730:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005736:	4618      	mov	r0, r3
 8005738:	f7fc ffdf 	bl	80026fa <HAL_DMA_Abort_IT>
 800573c:	4603      	mov	r3, r0
 800573e:	2b00      	cmp	r3, #0
 8005740:	d016      	beq.n	8005770 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005746:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800574c:	4610      	mov	r0, r2
 800574e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005750:	e00e      	b.n	8005770 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f000 f990 	bl	8005a78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005758:	e00a      	b.n	8005770 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f000 f98c 	bl	8005a78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005760:	e006      	b.n	8005770 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f988 	bl	8005a78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800576e:	e170      	b.n	8005a52 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005770:	bf00      	nop
    return;
 8005772:	e16e      	b.n	8005a52 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005778:	2b01      	cmp	r3, #1
 800577a:	f040 814a 	bne.w	8005a12 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800577e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005782:	f003 0310 	and.w	r3, r3, #16
 8005786:	2b00      	cmp	r3, #0
 8005788:	f000 8143 	beq.w	8005a12 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800578c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005790:	f003 0310 	and.w	r3, r3, #16
 8005794:	2b00      	cmp	r3, #0
 8005796:	f000 813c 	beq.w	8005a12 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800579a:	2300      	movs	r3, #0
 800579c:	60bb      	str	r3, [r7, #8]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	60bb      	str	r3, [r7, #8]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	60bb      	str	r3, [r7, #8]
 80057ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ba:	2b40      	cmp	r3, #64	; 0x40
 80057bc:	f040 80b4 	bne.w	8005928 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80057cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	f000 8140 	beq.w	8005a56 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057de:	429a      	cmp	r2, r3
 80057e0:	f080 8139 	bcs.w	8005a56 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057ea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f0:	69db      	ldr	r3, [r3, #28]
 80057f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057f6:	f000 8088 	beq.w	800590a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	330c      	adds	r3, #12
 8005800:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005804:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005808:	e853 3f00 	ldrex	r3, [r3]
 800580c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005810:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005814:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005818:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	330c      	adds	r3, #12
 8005822:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005826:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800582a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005832:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005836:	e841 2300 	strex	r3, r2, [r1]
 800583a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800583e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1d9      	bne.n	80057fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	3314      	adds	r3, #20
 800584c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005850:	e853 3f00 	ldrex	r3, [r3]
 8005854:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005856:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005858:	f023 0301 	bic.w	r3, r3, #1
 800585c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	3314      	adds	r3, #20
 8005866:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800586a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800586e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005870:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005872:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005876:	e841 2300 	strex	r3, r2, [r1]
 800587a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800587c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1e1      	bne.n	8005846 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	3314      	adds	r3, #20
 8005888:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800588a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800588c:	e853 3f00 	ldrex	r3, [r3]
 8005890:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005892:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005894:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005898:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	3314      	adds	r3, #20
 80058a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80058a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80058a8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80058ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80058ae:	e841 2300 	strex	r3, r2, [r1]
 80058b2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80058b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1e3      	bne.n	8005882 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2220      	movs	r2, #32
 80058be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	330c      	adds	r3, #12
 80058ce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058d2:	e853 3f00 	ldrex	r3, [r3]
 80058d6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80058d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058da:	f023 0310 	bic.w	r3, r3, #16
 80058de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	330c      	adds	r3, #12
 80058e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80058ec:	65ba      	str	r2, [r7, #88]	; 0x58
 80058ee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80058f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80058f4:	e841 2300 	strex	r3, r2, [r1]
 80058f8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80058fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d1e3      	bne.n	80058c8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005904:	4618      	mov	r0, r3
 8005906:	f7fc fe88 	bl	800261a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005912:	b29b      	uxth	r3, r3
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	b29b      	uxth	r3, r3
 8005918:	4619      	mov	r1, r3
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f8b6 	bl	8005a8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005920:	e099      	b.n	8005a56 <HAL_UART_IRQHandler+0x50e>
 8005922:	bf00      	nop
 8005924:	08005cc3 	.word	0x08005cc3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005930:	b29b      	uxth	r3, r3
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800593c:	b29b      	uxth	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	f000 808b 	beq.w	8005a5a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005944:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 8086 	beq.w	8005a5a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	330c      	adds	r3, #12
 8005954:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005958:	e853 3f00 	ldrex	r3, [r3]
 800595c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800595e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005960:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005964:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	330c      	adds	r3, #12
 800596e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005972:	647a      	str	r2, [r7, #68]	; 0x44
 8005974:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005976:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005978:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800597a:	e841 2300 	strex	r3, r2, [r1]
 800597e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005980:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005982:	2b00      	cmp	r3, #0
 8005984:	d1e3      	bne.n	800594e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	3314      	adds	r3, #20
 800598c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005990:	e853 3f00 	ldrex	r3, [r3]
 8005994:	623b      	str	r3, [r7, #32]
   return(result);
 8005996:	6a3b      	ldr	r3, [r7, #32]
 8005998:	f023 0301 	bic.w	r3, r3, #1
 800599c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	3314      	adds	r3, #20
 80059a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80059aa:	633a      	str	r2, [r7, #48]	; 0x30
 80059ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059b2:	e841 2300 	strex	r3, r2, [r1]
 80059b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1e3      	bne.n	8005986 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2220      	movs	r2, #32
 80059c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	330c      	adds	r3, #12
 80059d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	e853 3f00 	ldrex	r3, [r3]
 80059da:	60fb      	str	r3, [r7, #12]
   return(result);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f023 0310 	bic.w	r3, r3, #16
 80059e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	330c      	adds	r3, #12
 80059ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80059f0:	61fa      	str	r2, [r7, #28]
 80059f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f4:	69b9      	ldr	r1, [r7, #24]
 80059f6:	69fa      	ldr	r2, [r7, #28]
 80059f8:	e841 2300 	strex	r3, r2, [r1]
 80059fc:	617b      	str	r3, [r7, #20]
   return(result);
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1e3      	bne.n	80059cc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005a08:	4619      	mov	r1, r3
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 f83e 	bl	8005a8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a10:	e023      	b.n	8005a5a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d009      	beq.n	8005a32 <HAL_UART_IRQHandler+0x4ea>
 8005a1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d003      	beq.n	8005a32 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 f95d 	bl	8005cea <UART_Transmit_IT>
    return;
 8005a30:	e014      	b.n	8005a5c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d00e      	beq.n	8005a5c <HAL_UART_IRQHandler+0x514>
 8005a3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d008      	beq.n	8005a5c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 f99d 	bl	8005d8a <UART_EndTransmit_IT>
    return;
 8005a50:	e004      	b.n	8005a5c <HAL_UART_IRQHandler+0x514>
    return;
 8005a52:	bf00      	nop
 8005a54:	e002      	b.n	8005a5c <HAL_UART_IRQHandler+0x514>
      return;
 8005a56:	bf00      	nop
 8005a58:	e000      	b.n	8005a5c <HAL_UART_IRQHandler+0x514>
      return;
 8005a5a:	bf00      	nop
  }
}
 8005a5c:	37e8      	adds	r7, #232	; 0xe8
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
 8005a62:	bf00      	nop

08005a64 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a6c:	bf00      	nop
 8005a6e:	370c      	adds	r7, #12
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	460b      	mov	r3, r1
 8005a96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b090      	sub	sp, #64	; 0x40
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	603b      	str	r3, [r7, #0]
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ab4:	e050      	b.n	8005b58 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ab6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005abc:	d04c      	beq.n	8005b58 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005abe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d007      	beq.n	8005ad4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ac4:	f7fc fc68 	bl	8002398 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d241      	bcs.n	8005b58 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	330c      	adds	r3, #12
 8005ada:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ade:	e853 3f00 	ldrex	r3, [r3]
 8005ae2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005aea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	330c      	adds	r3, #12
 8005af2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005af4:	637a      	str	r2, [r7, #52]	; 0x34
 8005af6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005afa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005afc:	e841 2300 	strex	r3, r2, [r1]
 8005b00:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d1e5      	bne.n	8005ad4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	3314      	adds	r3, #20
 8005b0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	e853 3f00 	ldrex	r3, [r3]
 8005b16:	613b      	str	r3, [r7, #16]
   return(result);
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	f023 0301 	bic.w	r3, r3, #1
 8005b1e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	3314      	adds	r3, #20
 8005b26:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b28:	623a      	str	r2, [r7, #32]
 8005b2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2c:	69f9      	ldr	r1, [r7, #28]
 8005b2e:	6a3a      	ldr	r2, [r7, #32]
 8005b30:	e841 2300 	strex	r3, r2, [r1]
 8005b34:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b36:	69bb      	ldr	r3, [r7, #24]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1e5      	bne.n	8005b08 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2220      	movs	r2, #32
 8005b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e00f      	b.n	8005b78 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	4013      	ands	r3, r2
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	bf0c      	ite	eq
 8005b68:	2301      	moveq	r3, #1
 8005b6a:	2300      	movne	r3, #0
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	461a      	mov	r2, r3
 8005b70:	79fb      	ldrb	r3, [r7, #7]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d09f      	beq.n	8005ab6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3740      	adds	r7, #64	; 0x40
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b085      	sub	sp, #20
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	68ba      	ldr	r2, [r7, #8]
 8005b92:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	88fa      	ldrh	r2, [r7, #6]
 8005b98:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	88fa      	ldrh	r2, [r7, #6]
 8005b9e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2222      	movs	r2, #34	; 0x22
 8005baa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d007      	beq.n	8005bce <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68da      	ldr	r2, [r3, #12]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bcc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	695a      	ldr	r2, [r3, #20]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f042 0201 	orr.w	r2, r2, #1
 8005bdc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	68da      	ldr	r2, [r3, #12]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f042 0220 	orr.w	r2, r2, #32
 8005bec:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3714      	adds	r7, #20
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b095      	sub	sp, #84	; 0x54
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	330c      	adds	r3, #12
 8005c0a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c0e:	e853 3f00 	ldrex	r3, [r3]
 8005c12:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c16:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	330c      	adds	r3, #12
 8005c22:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005c24:	643a      	str	r2, [r7, #64]	; 0x40
 8005c26:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c28:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005c2a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005c2c:	e841 2300 	strex	r3, r2, [r1]
 8005c30:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1e5      	bne.n	8005c04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	3314      	adds	r3, #20
 8005c3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c40:	6a3b      	ldr	r3, [r7, #32]
 8005c42:	e853 3f00 	ldrex	r3, [r3]
 8005c46:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	f023 0301 	bic.w	r3, r3, #1
 8005c4e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	3314      	adds	r3, #20
 8005c56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c58:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c5a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c60:	e841 2300 	strex	r3, r2, [r1]
 8005c64:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1e5      	bne.n	8005c38 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d119      	bne.n	8005ca8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	330c      	adds	r3, #12
 8005c7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	e853 3f00 	ldrex	r3, [r3]
 8005c82:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	f023 0310 	bic.w	r3, r3, #16
 8005c8a:	647b      	str	r3, [r7, #68]	; 0x44
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	330c      	adds	r3, #12
 8005c92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005c94:	61ba      	str	r2, [r7, #24]
 8005c96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c98:	6979      	ldr	r1, [r7, #20]
 8005c9a:	69ba      	ldr	r2, [r7, #24]
 8005c9c:	e841 2300 	strex	r3, r2, [r1]
 8005ca0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1e5      	bne.n	8005c74 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2220      	movs	r2, #32
 8005cac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005cb6:	bf00      	nop
 8005cb8:	3754      	adds	r7, #84	; 0x54
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr

08005cc2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005cc2:	b580      	push	{r7, lr}
 8005cc4:	b084      	sub	sp, #16
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005cdc:	68f8      	ldr	r0, [r7, #12]
 8005cde:	f7ff fecb 	bl	8005a78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ce2:	bf00      	nop
 8005ce4:	3710      	adds	r7, #16
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}

08005cea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005cea:	b480      	push	{r7}
 8005cec:	b085      	sub	sp, #20
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	2b21      	cmp	r3, #33	; 0x21
 8005cfc:	d13e      	bne.n	8005d7c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d06:	d114      	bne.n	8005d32 <UART_Transmit_IT+0x48>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d110      	bne.n	8005d32 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a1b      	ldr	r3, [r3, #32]
 8005d14:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	881b      	ldrh	r3, [r3, #0]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d24:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a1b      	ldr	r3, [r3, #32]
 8005d2a:	1c9a      	adds	r2, r3, #2
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	621a      	str	r2, [r3, #32]
 8005d30:	e008      	b.n	8005d44 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	1c59      	adds	r1, r3, #1
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	6211      	str	r1, [r2, #32]
 8005d3c:	781a      	ldrb	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	3b01      	subs	r3, #1
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	4619      	mov	r1, r3
 8005d52:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10f      	bne.n	8005d78 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68da      	ldr	r2, [r3, #12]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d66:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68da      	ldr	r2, [r3, #12]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d76:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	e000      	b.n	8005d7e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d7c:	2302      	movs	r3, #2
  }
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3714      	adds	r7, #20
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr

08005d8a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b082      	sub	sp, #8
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68da      	ldr	r2, [r3, #12]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005da0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2220      	movs	r2, #32
 8005da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f7ff fe5a 	bl	8005a64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}

08005dba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005dba:	b580      	push	{r7, lr}
 8005dbc:	b08c      	sub	sp, #48	; 0x30
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	2b22      	cmp	r3, #34	; 0x22
 8005dcc:	f040 80ab 	bne.w	8005f26 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dd8:	d117      	bne.n	8005e0a <UART_Receive_IT+0x50>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	691b      	ldr	r3, [r3, #16]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d113      	bne.n	8005e0a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005de2:	2300      	movs	r3, #0
 8005de4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dea:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005df8:	b29a      	uxth	r2, r3
 8005dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dfc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e02:	1c9a      	adds	r2, r3, #2
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	629a      	str	r2, [r3, #40]	; 0x28
 8005e08:	e026      	b.n	8005e58 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005e10:	2300      	movs	r3, #0
 8005e12:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e1c:	d007      	beq.n	8005e2e <UART_Receive_IT+0x74>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d10a      	bne.n	8005e3c <UART_Receive_IT+0x82>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d106      	bne.n	8005e3c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	b2da      	uxtb	r2, r3
 8005e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e38:	701a      	strb	r2, [r3, #0]
 8005e3a:	e008      	b.n	8005e4e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e48:	b2da      	uxtb	r2, r3
 8005e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e4c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e52:	1c5a      	adds	r2, r3, #1
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	687a      	ldr	r2, [r7, #4]
 8005e64:	4619      	mov	r1, r3
 8005e66:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d15a      	bne.n	8005f22 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68da      	ldr	r2, [r3, #12]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f022 0220 	bic.w	r2, r2, #32
 8005e7a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68da      	ldr	r2, [r3, #12]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e8a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	695a      	ldr	r2, [r3, #20]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f022 0201 	bic.w	r2, r2, #1
 8005e9a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d135      	bne.n	8005f18 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	330c      	adds	r3, #12
 8005eb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	e853 3f00 	ldrex	r3, [r3]
 8005ec0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	f023 0310 	bic.w	r3, r3, #16
 8005ec8:	627b      	str	r3, [r7, #36]	; 0x24
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	330c      	adds	r3, #12
 8005ed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ed2:	623a      	str	r2, [r7, #32]
 8005ed4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed6:	69f9      	ldr	r1, [r7, #28]
 8005ed8:	6a3a      	ldr	r2, [r7, #32]
 8005eda:	e841 2300 	strex	r3, r2, [r1]
 8005ede:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d1e5      	bne.n	8005eb2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0310 	and.w	r3, r3, #16
 8005ef0:	2b10      	cmp	r3, #16
 8005ef2:	d10a      	bne.n	8005f0a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	60fb      	str	r3, [r7, #12]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	60fb      	str	r3, [r7, #12]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	60fb      	str	r3, [r7, #12]
 8005f08:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f0e:	4619      	mov	r1, r3
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f7ff fdbb 	bl	8005a8c <HAL_UARTEx_RxEventCallback>
 8005f16:	e002      	b.n	8005f1e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f7fc f8a9 	bl	8002070 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	e002      	b.n	8005f28 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005f22:	2300      	movs	r3, #0
 8005f24:	e000      	b.n	8005f28 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005f26:	2302      	movs	r3, #2
  }
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3730      	adds	r7, #48	; 0x30
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f34:	b0c0      	sub	sp, #256	; 0x100
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	691b      	ldr	r3, [r3, #16]
 8005f44:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f4c:	68d9      	ldr	r1, [r3, #12]
 8005f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	ea40 0301 	orr.w	r3, r0, r1
 8005f58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f5e:	689a      	ldr	r2, [r3, #8]
 8005f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	431a      	orrs	r2, r3
 8005f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f6c:	695b      	ldr	r3, [r3, #20]
 8005f6e:	431a      	orrs	r2, r3
 8005f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f74:	69db      	ldr	r3, [r3, #28]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005f88:	f021 010c 	bic.w	r1, r1, #12
 8005f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005f96:	430b      	orrs	r3, r1
 8005f98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	695b      	ldr	r3, [r3, #20]
 8005fa2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005faa:	6999      	ldr	r1, [r3, #24]
 8005fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	ea40 0301 	orr.w	r3, r0, r1
 8005fb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	4b8f      	ldr	r3, [pc, #572]	; (80061fc <UART_SetConfig+0x2cc>)
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d005      	beq.n	8005fd0 <UART_SetConfig+0xa0>
 8005fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	4b8d      	ldr	r3, [pc, #564]	; (8006200 <UART_SetConfig+0x2d0>)
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d104      	bne.n	8005fda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005fd0:	f7fe fb24 	bl	800461c <HAL_RCC_GetPCLK2Freq>
 8005fd4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005fd8:	e003      	b.n	8005fe2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005fda:	f7fe fb0b 	bl	80045f4 <HAL_RCC_GetPCLK1Freq>
 8005fde:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fe6:	69db      	ldr	r3, [r3, #28]
 8005fe8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fec:	f040 810c 	bne.w	8006208 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ff0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005ffa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005ffe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006002:	4622      	mov	r2, r4
 8006004:	462b      	mov	r3, r5
 8006006:	1891      	adds	r1, r2, r2
 8006008:	65b9      	str	r1, [r7, #88]	; 0x58
 800600a:	415b      	adcs	r3, r3
 800600c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800600e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006012:	4621      	mov	r1, r4
 8006014:	eb12 0801 	adds.w	r8, r2, r1
 8006018:	4629      	mov	r1, r5
 800601a:	eb43 0901 	adc.w	r9, r3, r1
 800601e:	f04f 0200 	mov.w	r2, #0
 8006022:	f04f 0300 	mov.w	r3, #0
 8006026:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800602a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800602e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006032:	4690      	mov	r8, r2
 8006034:	4699      	mov	r9, r3
 8006036:	4623      	mov	r3, r4
 8006038:	eb18 0303 	adds.w	r3, r8, r3
 800603c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006040:	462b      	mov	r3, r5
 8006042:	eb49 0303 	adc.w	r3, r9, r3
 8006046:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800604a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006056:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800605a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800605e:	460b      	mov	r3, r1
 8006060:	18db      	adds	r3, r3, r3
 8006062:	653b      	str	r3, [r7, #80]	; 0x50
 8006064:	4613      	mov	r3, r2
 8006066:	eb42 0303 	adc.w	r3, r2, r3
 800606a:	657b      	str	r3, [r7, #84]	; 0x54
 800606c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006070:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006074:	f7fa fd02 	bl	8000a7c <__aeabi_uldivmod>
 8006078:	4602      	mov	r2, r0
 800607a:	460b      	mov	r3, r1
 800607c:	4b61      	ldr	r3, [pc, #388]	; (8006204 <UART_SetConfig+0x2d4>)
 800607e:	fba3 2302 	umull	r2, r3, r3, r2
 8006082:	095b      	lsrs	r3, r3, #5
 8006084:	011c      	lsls	r4, r3, #4
 8006086:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800608a:	2200      	movs	r2, #0
 800608c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006090:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006094:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006098:	4642      	mov	r2, r8
 800609a:	464b      	mov	r3, r9
 800609c:	1891      	adds	r1, r2, r2
 800609e:	64b9      	str	r1, [r7, #72]	; 0x48
 80060a0:	415b      	adcs	r3, r3
 80060a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80060a8:	4641      	mov	r1, r8
 80060aa:	eb12 0a01 	adds.w	sl, r2, r1
 80060ae:	4649      	mov	r1, r9
 80060b0:	eb43 0b01 	adc.w	fp, r3, r1
 80060b4:	f04f 0200 	mov.w	r2, #0
 80060b8:	f04f 0300 	mov.w	r3, #0
 80060bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80060c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80060c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060c8:	4692      	mov	sl, r2
 80060ca:	469b      	mov	fp, r3
 80060cc:	4643      	mov	r3, r8
 80060ce:	eb1a 0303 	adds.w	r3, sl, r3
 80060d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80060d6:	464b      	mov	r3, r9
 80060d8:	eb4b 0303 	adc.w	r3, fp, r3
 80060dc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80060e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80060ec:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80060f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80060f4:	460b      	mov	r3, r1
 80060f6:	18db      	adds	r3, r3, r3
 80060f8:	643b      	str	r3, [r7, #64]	; 0x40
 80060fa:	4613      	mov	r3, r2
 80060fc:	eb42 0303 	adc.w	r3, r2, r3
 8006100:	647b      	str	r3, [r7, #68]	; 0x44
 8006102:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006106:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800610a:	f7fa fcb7 	bl	8000a7c <__aeabi_uldivmod>
 800610e:	4602      	mov	r2, r0
 8006110:	460b      	mov	r3, r1
 8006112:	4611      	mov	r1, r2
 8006114:	4b3b      	ldr	r3, [pc, #236]	; (8006204 <UART_SetConfig+0x2d4>)
 8006116:	fba3 2301 	umull	r2, r3, r3, r1
 800611a:	095b      	lsrs	r3, r3, #5
 800611c:	2264      	movs	r2, #100	; 0x64
 800611e:	fb02 f303 	mul.w	r3, r2, r3
 8006122:	1acb      	subs	r3, r1, r3
 8006124:	00db      	lsls	r3, r3, #3
 8006126:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800612a:	4b36      	ldr	r3, [pc, #216]	; (8006204 <UART_SetConfig+0x2d4>)
 800612c:	fba3 2302 	umull	r2, r3, r3, r2
 8006130:	095b      	lsrs	r3, r3, #5
 8006132:	005b      	lsls	r3, r3, #1
 8006134:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006138:	441c      	add	r4, r3
 800613a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800613e:	2200      	movs	r2, #0
 8006140:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006144:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006148:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800614c:	4642      	mov	r2, r8
 800614e:	464b      	mov	r3, r9
 8006150:	1891      	adds	r1, r2, r2
 8006152:	63b9      	str	r1, [r7, #56]	; 0x38
 8006154:	415b      	adcs	r3, r3
 8006156:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006158:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800615c:	4641      	mov	r1, r8
 800615e:	1851      	adds	r1, r2, r1
 8006160:	6339      	str	r1, [r7, #48]	; 0x30
 8006162:	4649      	mov	r1, r9
 8006164:	414b      	adcs	r3, r1
 8006166:	637b      	str	r3, [r7, #52]	; 0x34
 8006168:	f04f 0200 	mov.w	r2, #0
 800616c:	f04f 0300 	mov.w	r3, #0
 8006170:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006174:	4659      	mov	r1, fp
 8006176:	00cb      	lsls	r3, r1, #3
 8006178:	4651      	mov	r1, sl
 800617a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800617e:	4651      	mov	r1, sl
 8006180:	00ca      	lsls	r2, r1, #3
 8006182:	4610      	mov	r0, r2
 8006184:	4619      	mov	r1, r3
 8006186:	4603      	mov	r3, r0
 8006188:	4642      	mov	r2, r8
 800618a:	189b      	adds	r3, r3, r2
 800618c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006190:	464b      	mov	r3, r9
 8006192:	460a      	mov	r2, r1
 8006194:	eb42 0303 	adc.w	r3, r2, r3
 8006198:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800619c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80061a8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80061ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80061b0:	460b      	mov	r3, r1
 80061b2:	18db      	adds	r3, r3, r3
 80061b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80061b6:	4613      	mov	r3, r2
 80061b8:	eb42 0303 	adc.w	r3, r2, r3
 80061bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80061be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80061c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80061c6:	f7fa fc59 	bl	8000a7c <__aeabi_uldivmod>
 80061ca:	4602      	mov	r2, r0
 80061cc:	460b      	mov	r3, r1
 80061ce:	4b0d      	ldr	r3, [pc, #52]	; (8006204 <UART_SetConfig+0x2d4>)
 80061d0:	fba3 1302 	umull	r1, r3, r3, r2
 80061d4:	095b      	lsrs	r3, r3, #5
 80061d6:	2164      	movs	r1, #100	; 0x64
 80061d8:	fb01 f303 	mul.w	r3, r1, r3
 80061dc:	1ad3      	subs	r3, r2, r3
 80061de:	00db      	lsls	r3, r3, #3
 80061e0:	3332      	adds	r3, #50	; 0x32
 80061e2:	4a08      	ldr	r2, [pc, #32]	; (8006204 <UART_SetConfig+0x2d4>)
 80061e4:	fba2 2303 	umull	r2, r3, r2, r3
 80061e8:	095b      	lsrs	r3, r3, #5
 80061ea:	f003 0207 	and.w	r2, r3, #7
 80061ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4422      	add	r2, r4
 80061f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80061f8:	e106      	b.n	8006408 <UART_SetConfig+0x4d8>
 80061fa:	bf00      	nop
 80061fc:	40011000 	.word	0x40011000
 8006200:	40011400 	.word	0x40011400
 8006204:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006208:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800620c:	2200      	movs	r2, #0
 800620e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006212:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006216:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800621a:	4642      	mov	r2, r8
 800621c:	464b      	mov	r3, r9
 800621e:	1891      	adds	r1, r2, r2
 8006220:	6239      	str	r1, [r7, #32]
 8006222:	415b      	adcs	r3, r3
 8006224:	627b      	str	r3, [r7, #36]	; 0x24
 8006226:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800622a:	4641      	mov	r1, r8
 800622c:	1854      	adds	r4, r2, r1
 800622e:	4649      	mov	r1, r9
 8006230:	eb43 0501 	adc.w	r5, r3, r1
 8006234:	f04f 0200 	mov.w	r2, #0
 8006238:	f04f 0300 	mov.w	r3, #0
 800623c:	00eb      	lsls	r3, r5, #3
 800623e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006242:	00e2      	lsls	r2, r4, #3
 8006244:	4614      	mov	r4, r2
 8006246:	461d      	mov	r5, r3
 8006248:	4643      	mov	r3, r8
 800624a:	18e3      	adds	r3, r4, r3
 800624c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006250:	464b      	mov	r3, r9
 8006252:	eb45 0303 	adc.w	r3, r5, r3
 8006256:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800625a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006266:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800626a:	f04f 0200 	mov.w	r2, #0
 800626e:	f04f 0300 	mov.w	r3, #0
 8006272:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006276:	4629      	mov	r1, r5
 8006278:	008b      	lsls	r3, r1, #2
 800627a:	4621      	mov	r1, r4
 800627c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006280:	4621      	mov	r1, r4
 8006282:	008a      	lsls	r2, r1, #2
 8006284:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006288:	f7fa fbf8 	bl	8000a7c <__aeabi_uldivmod>
 800628c:	4602      	mov	r2, r0
 800628e:	460b      	mov	r3, r1
 8006290:	4b60      	ldr	r3, [pc, #384]	; (8006414 <UART_SetConfig+0x4e4>)
 8006292:	fba3 2302 	umull	r2, r3, r3, r2
 8006296:	095b      	lsrs	r3, r3, #5
 8006298:	011c      	lsls	r4, r3, #4
 800629a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800629e:	2200      	movs	r2, #0
 80062a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80062a4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80062a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80062ac:	4642      	mov	r2, r8
 80062ae:	464b      	mov	r3, r9
 80062b0:	1891      	adds	r1, r2, r2
 80062b2:	61b9      	str	r1, [r7, #24]
 80062b4:	415b      	adcs	r3, r3
 80062b6:	61fb      	str	r3, [r7, #28]
 80062b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062bc:	4641      	mov	r1, r8
 80062be:	1851      	adds	r1, r2, r1
 80062c0:	6139      	str	r1, [r7, #16]
 80062c2:	4649      	mov	r1, r9
 80062c4:	414b      	adcs	r3, r1
 80062c6:	617b      	str	r3, [r7, #20]
 80062c8:	f04f 0200 	mov.w	r2, #0
 80062cc:	f04f 0300 	mov.w	r3, #0
 80062d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80062d4:	4659      	mov	r1, fp
 80062d6:	00cb      	lsls	r3, r1, #3
 80062d8:	4651      	mov	r1, sl
 80062da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062de:	4651      	mov	r1, sl
 80062e0:	00ca      	lsls	r2, r1, #3
 80062e2:	4610      	mov	r0, r2
 80062e4:	4619      	mov	r1, r3
 80062e6:	4603      	mov	r3, r0
 80062e8:	4642      	mov	r2, r8
 80062ea:	189b      	adds	r3, r3, r2
 80062ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80062f0:	464b      	mov	r3, r9
 80062f2:	460a      	mov	r2, r1
 80062f4:	eb42 0303 	adc.w	r3, r2, r3
 80062f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80062fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	67bb      	str	r3, [r7, #120]	; 0x78
 8006306:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006308:	f04f 0200 	mov.w	r2, #0
 800630c:	f04f 0300 	mov.w	r3, #0
 8006310:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006314:	4649      	mov	r1, r9
 8006316:	008b      	lsls	r3, r1, #2
 8006318:	4641      	mov	r1, r8
 800631a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800631e:	4641      	mov	r1, r8
 8006320:	008a      	lsls	r2, r1, #2
 8006322:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006326:	f7fa fba9 	bl	8000a7c <__aeabi_uldivmod>
 800632a:	4602      	mov	r2, r0
 800632c:	460b      	mov	r3, r1
 800632e:	4611      	mov	r1, r2
 8006330:	4b38      	ldr	r3, [pc, #224]	; (8006414 <UART_SetConfig+0x4e4>)
 8006332:	fba3 2301 	umull	r2, r3, r3, r1
 8006336:	095b      	lsrs	r3, r3, #5
 8006338:	2264      	movs	r2, #100	; 0x64
 800633a:	fb02 f303 	mul.w	r3, r2, r3
 800633e:	1acb      	subs	r3, r1, r3
 8006340:	011b      	lsls	r3, r3, #4
 8006342:	3332      	adds	r3, #50	; 0x32
 8006344:	4a33      	ldr	r2, [pc, #204]	; (8006414 <UART_SetConfig+0x4e4>)
 8006346:	fba2 2303 	umull	r2, r3, r2, r3
 800634a:	095b      	lsrs	r3, r3, #5
 800634c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006350:	441c      	add	r4, r3
 8006352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006356:	2200      	movs	r2, #0
 8006358:	673b      	str	r3, [r7, #112]	; 0x70
 800635a:	677a      	str	r2, [r7, #116]	; 0x74
 800635c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006360:	4642      	mov	r2, r8
 8006362:	464b      	mov	r3, r9
 8006364:	1891      	adds	r1, r2, r2
 8006366:	60b9      	str	r1, [r7, #8]
 8006368:	415b      	adcs	r3, r3
 800636a:	60fb      	str	r3, [r7, #12]
 800636c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006370:	4641      	mov	r1, r8
 8006372:	1851      	adds	r1, r2, r1
 8006374:	6039      	str	r1, [r7, #0]
 8006376:	4649      	mov	r1, r9
 8006378:	414b      	adcs	r3, r1
 800637a:	607b      	str	r3, [r7, #4]
 800637c:	f04f 0200 	mov.w	r2, #0
 8006380:	f04f 0300 	mov.w	r3, #0
 8006384:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006388:	4659      	mov	r1, fp
 800638a:	00cb      	lsls	r3, r1, #3
 800638c:	4651      	mov	r1, sl
 800638e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006392:	4651      	mov	r1, sl
 8006394:	00ca      	lsls	r2, r1, #3
 8006396:	4610      	mov	r0, r2
 8006398:	4619      	mov	r1, r3
 800639a:	4603      	mov	r3, r0
 800639c:	4642      	mov	r2, r8
 800639e:	189b      	adds	r3, r3, r2
 80063a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80063a2:	464b      	mov	r3, r9
 80063a4:	460a      	mov	r2, r1
 80063a6:	eb42 0303 	adc.w	r3, r2, r3
 80063aa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80063ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	663b      	str	r3, [r7, #96]	; 0x60
 80063b6:	667a      	str	r2, [r7, #100]	; 0x64
 80063b8:	f04f 0200 	mov.w	r2, #0
 80063bc:	f04f 0300 	mov.w	r3, #0
 80063c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80063c4:	4649      	mov	r1, r9
 80063c6:	008b      	lsls	r3, r1, #2
 80063c8:	4641      	mov	r1, r8
 80063ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063ce:	4641      	mov	r1, r8
 80063d0:	008a      	lsls	r2, r1, #2
 80063d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80063d6:	f7fa fb51 	bl	8000a7c <__aeabi_uldivmod>
 80063da:	4602      	mov	r2, r0
 80063dc:	460b      	mov	r3, r1
 80063de:	4b0d      	ldr	r3, [pc, #52]	; (8006414 <UART_SetConfig+0x4e4>)
 80063e0:	fba3 1302 	umull	r1, r3, r3, r2
 80063e4:	095b      	lsrs	r3, r3, #5
 80063e6:	2164      	movs	r1, #100	; 0x64
 80063e8:	fb01 f303 	mul.w	r3, r1, r3
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	011b      	lsls	r3, r3, #4
 80063f0:	3332      	adds	r3, #50	; 0x32
 80063f2:	4a08      	ldr	r2, [pc, #32]	; (8006414 <UART_SetConfig+0x4e4>)
 80063f4:	fba2 2303 	umull	r2, r3, r2, r3
 80063f8:	095b      	lsrs	r3, r3, #5
 80063fa:	f003 020f 	and.w	r2, r3, #15
 80063fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4422      	add	r2, r4
 8006406:	609a      	str	r2, [r3, #8]
}
 8006408:	bf00      	nop
 800640a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800640e:	46bd      	mov	sp, r7
 8006410:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006414:	51eb851f 	.word	0x51eb851f

08006418 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006418:	b084      	sub	sp, #16
 800641a:	b580      	push	{r7, lr}
 800641c:	b084      	sub	sp, #16
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]
 8006422:	f107 001c 	add.w	r0, r7, #28
 8006426:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800642a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800642c:	2b01      	cmp	r3, #1
 800642e:	d122      	bne.n	8006476 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006434:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006444:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006458:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800645a:	2b01      	cmp	r3, #1
 800645c:	d105      	bne.n	800646a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 faa2 	bl	80069b4 <USB_CoreReset>
 8006470:	4603      	mov	r3, r0
 8006472:	73fb      	strb	r3, [r7, #15]
 8006474:	e01a      	b.n	80064ac <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f000 fa96 	bl	80069b4 <USB_CoreReset>
 8006488:	4603      	mov	r3, r0
 800648a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800648c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800648e:	2b00      	cmp	r3, #0
 8006490:	d106      	bne.n	80064a0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006496:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	639a      	str	r2, [r3, #56]	; 0x38
 800649e:	e005      	b.n	80064ac <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80064ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d10b      	bne.n	80064ca <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f043 0206 	orr.w	r2, r3, #6
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	f043 0220 	orr.w	r2, r3, #32
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80064ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3710      	adds	r7, #16
 80064d0:	46bd      	mov	sp, r7
 80064d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064d6:	b004      	add	sp, #16
 80064d8:	4770      	bx	lr

080064da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064da:	b480      	push	{r7}
 80064dc:	b083      	sub	sp, #12
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	f023 0201 	bic.w	r2, r3, #1
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	370c      	adds	r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	460b      	mov	r3, r1
 8006506:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006508:	2300      	movs	r3, #0
 800650a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006518:	78fb      	ldrb	r3, [r7, #3]
 800651a:	2b01      	cmp	r3, #1
 800651c:	d115      	bne.n	800654a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800652a:	2001      	movs	r0, #1
 800652c:	f7fb ff40 	bl	80023b0 <HAL_Delay>
      ms++;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	3301      	adds	r3, #1
 8006534:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f000 fa2e 	bl	8006998 <USB_GetMode>
 800653c:	4603      	mov	r3, r0
 800653e:	2b01      	cmp	r3, #1
 8006540:	d01e      	beq.n	8006580 <USB_SetCurrentMode+0x84>
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2b31      	cmp	r3, #49	; 0x31
 8006546:	d9f0      	bls.n	800652a <USB_SetCurrentMode+0x2e>
 8006548:	e01a      	b.n	8006580 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800654a:	78fb      	ldrb	r3, [r7, #3]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d115      	bne.n	800657c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800655c:	2001      	movs	r0, #1
 800655e:	f7fb ff27 	bl	80023b0 <HAL_Delay>
      ms++;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	3301      	adds	r3, #1
 8006566:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f000 fa15 	bl	8006998 <USB_GetMode>
 800656e:	4603      	mov	r3, r0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d005      	beq.n	8006580 <USB_SetCurrentMode+0x84>
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2b31      	cmp	r3, #49	; 0x31
 8006578:	d9f0      	bls.n	800655c <USB_SetCurrentMode+0x60>
 800657a:	e001      	b.n	8006580 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800657c:	2301      	movs	r3, #1
 800657e:	e005      	b.n	800658c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2b32      	cmp	r3, #50	; 0x32
 8006584:	d101      	bne.n	800658a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e000      	b.n	800658c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800658a:	2300      	movs	r3, #0
}
 800658c:	4618      	mov	r0, r3
 800658e:	3710      	adds	r7, #16
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}

08006594 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006594:	b084      	sub	sp, #16
 8006596:	b580      	push	{r7, lr}
 8006598:	b086      	sub	sp, #24
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]
 800659e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80065a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80065a6:	2300      	movs	r3, #0
 80065a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80065ae:	2300      	movs	r3, #0
 80065b0:	613b      	str	r3, [r7, #16]
 80065b2:	e009      	b.n	80065c8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	3340      	adds	r3, #64	; 0x40
 80065ba:	009b      	lsls	r3, r3, #2
 80065bc:	4413      	add	r3, r2
 80065be:	2200      	movs	r2, #0
 80065c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	3301      	adds	r3, #1
 80065c6:	613b      	str	r3, [r7, #16]
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	2b0e      	cmp	r3, #14
 80065cc:	d9f2      	bls.n	80065b4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80065ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d11c      	bne.n	800660e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065e2:	f043 0302 	orr.w	r3, r3, #2
 80065e6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ec:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006604:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	639a      	str	r2, [r3, #56]	; 0x38
 800660c:	e00b      	b.n	8006626 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006612:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800661e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800662c:	461a      	mov	r2, r3
 800662e:	2300      	movs	r3, #0
 8006630:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006638:	4619      	mov	r1, r3
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006640:	461a      	mov	r2, r3
 8006642:	680b      	ldr	r3, [r1, #0]
 8006644:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006648:	2b01      	cmp	r3, #1
 800664a:	d10c      	bne.n	8006666 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800664c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800664e:	2b00      	cmp	r3, #0
 8006650:	d104      	bne.n	800665c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006652:	2100      	movs	r1, #0
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 f965 	bl	8006924 <USB_SetDevSpeed>
 800665a:	e008      	b.n	800666e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800665c:	2101      	movs	r1, #1
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 f960 	bl	8006924 <USB_SetDevSpeed>
 8006664:	e003      	b.n	800666e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006666:	2103      	movs	r1, #3
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f000 f95b 	bl	8006924 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800666e:	2110      	movs	r1, #16
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f000 f8f3 	bl	800685c <USB_FlushTxFifo>
 8006676:	4603      	mov	r3, r0
 8006678:	2b00      	cmp	r3, #0
 800667a:	d001      	beq.n	8006680 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 f91f 	bl	80068c4 <USB_FlushRxFifo>
 8006686:	4603      	mov	r3, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d001      	beq.n	8006690 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006696:	461a      	mov	r2, r3
 8006698:	2300      	movs	r3, #0
 800669a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066a2:	461a      	mov	r2, r3
 80066a4:	2300      	movs	r3, #0
 80066a6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066ae:	461a      	mov	r2, r3
 80066b0:	2300      	movs	r3, #0
 80066b2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80066b4:	2300      	movs	r3, #0
 80066b6:	613b      	str	r3, [r7, #16]
 80066b8:	e043      	b.n	8006742 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	015a      	lsls	r2, r3, #5
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	4413      	add	r3, r2
 80066c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80066cc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80066d0:	d118      	bne.n	8006704 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d10a      	bne.n	80066ee <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	015a      	lsls	r2, r3, #5
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	4413      	add	r3, r2
 80066e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066e4:	461a      	mov	r2, r3
 80066e6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80066ea:	6013      	str	r3, [r2, #0]
 80066ec:	e013      	b.n	8006716 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	015a      	lsls	r2, r3, #5
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	4413      	add	r3, r2
 80066f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066fa:	461a      	mov	r2, r3
 80066fc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006700:	6013      	str	r3, [r2, #0]
 8006702:	e008      	b.n	8006716 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	015a      	lsls	r2, r3, #5
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	4413      	add	r3, r2
 800670c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006710:	461a      	mov	r2, r3
 8006712:	2300      	movs	r3, #0
 8006714:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	015a      	lsls	r2, r3, #5
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	4413      	add	r3, r2
 800671e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006722:	461a      	mov	r2, r3
 8006724:	2300      	movs	r3, #0
 8006726:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	015a      	lsls	r2, r3, #5
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	4413      	add	r3, r2
 8006730:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006734:	461a      	mov	r2, r3
 8006736:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800673a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	3301      	adds	r3, #1
 8006740:	613b      	str	r3, [r7, #16]
 8006742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006744:	693a      	ldr	r2, [r7, #16]
 8006746:	429a      	cmp	r2, r3
 8006748:	d3b7      	bcc.n	80066ba <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800674a:	2300      	movs	r3, #0
 800674c:	613b      	str	r3, [r7, #16]
 800674e:	e043      	b.n	80067d8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	015a      	lsls	r2, r3, #5
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	4413      	add	r3, r2
 8006758:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006762:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006766:	d118      	bne.n	800679a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d10a      	bne.n	8006784 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	015a      	lsls	r2, r3, #5
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	4413      	add	r3, r2
 8006776:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800677a:	461a      	mov	r2, r3
 800677c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006780:	6013      	str	r3, [r2, #0]
 8006782:	e013      	b.n	80067ac <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	015a      	lsls	r2, r3, #5
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	4413      	add	r3, r2
 800678c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006790:	461a      	mov	r2, r3
 8006792:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006796:	6013      	str	r3, [r2, #0]
 8006798:	e008      	b.n	80067ac <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	015a      	lsls	r2, r3, #5
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	4413      	add	r3, r2
 80067a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067a6:	461a      	mov	r2, r3
 80067a8:	2300      	movs	r3, #0
 80067aa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	015a      	lsls	r2, r3, #5
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	4413      	add	r3, r2
 80067b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067b8:	461a      	mov	r2, r3
 80067ba:	2300      	movs	r3, #0
 80067bc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	015a      	lsls	r2, r3, #5
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	4413      	add	r3, r2
 80067c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067ca:	461a      	mov	r2, r3
 80067cc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80067d0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	3301      	adds	r3, #1
 80067d6:	613b      	str	r3, [r7, #16]
 80067d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067da:	693a      	ldr	r2, [r7, #16]
 80067dc:	429a      	cmp	r2, r3
 80067de:	d3b7      	bcc.n	8006750 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067e6:	691b      	ldr	r3, [r3, #16]
 80067e8:	68fa      	ldr	r2, [r7, #12]
 80067ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067f2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006800:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006804:	2b00      	cmp	r3, #0
 8006806:	d105      	bne.n	8006814 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	699b      	ldr	r3, [r3, #24]
 800680c:	f043 0210 	orr.w	r2, r3, #16
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	699a      	ldr	r2, [r3, #24]
 8006818:	4b0f      	ldr	r3, [pc, #60]	; (8006858 <USB_DevInit+0x2c4>)
 800681a:	4313      	orrs	r3, r2
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006820:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006822:	2b00      	cmp	r3, #0
 8006824:	d005      	beq.n	8006832 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	699b      	ldr	r3, [r3, #24]
 800682a:	f043 0208 	orr.w	r2, r3, #8
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006832:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006834:	2b01      	cmp	r3, #1
 8006836:	d107      	bne.n	8006848 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	699b      	ldr	r3, [r3, #24]
 800683c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006840:	f043 0304 	orr.w	r3, r3, #4
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006848:	7dfb      	ldrb	r3, [r7, #23]
}
 800684a:	4618      	mov	r0, r3
 800684c:	3718      	adds	r7, #24
 800684e:	46bd      	mov	sp, r7
 8006850:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006854:	b004      	add	sp, #16
 8006856:	4770      	bx	lr
 8006858:	803c3800 	.word	0x803c3800

0800685c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800685c:	b480      	push	{r7}
 800685e:	b085      	sub	sp, #20
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
 8006864:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006866:	2300      	movs	r3, #0
 8006868:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	3301      	adds	r3, #1
 800686e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	4a13      	ldr	r2, [pc, #76]	; (80068c0 <USB_FlushTxFifo+0x64>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d901      	bls.n	800687c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006878:	2303      	movs	r3, #3
 800687a:	e01b      	b.n	80068b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	691b      	ldr	r3, [r3, #16]
 8006880:	2b00      	cmp	r3, #0
 8006882:	daf2      	bge.n	800686a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006884:	2300      	movs	r3, #0
 8006886:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	019b      	lsls	r3, r3, #6
 800688c:	f043 0220 	orr.w	r2, r3, #32
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	3301      	adds	r3, #1
 8006898:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	4a08      	ldr	r2, [pc, #32]	; (80068c0 <USB_FlushTxFifo+0x64>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d901      	bls.n	80068a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e006      	b.n	80068b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	f003 0320 	and.w	r3, r3, #32
 80068ae:	2b20      	cmp	r3, #32
 80068b0:	d0f0      	beq.n	8006894 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80068b2:	2300      	movs	r3, #0
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3714      	adds	r7, #20
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr
 80068c0:	00030d40 	.word	0x00030d40

080068c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b085      	sub	sp, #20
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80068cc:	2300      	movs	r3, #0
 80068ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	3301      	adds	r3, #1
 80068d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	4a11      	ldr	r2, [pc, #68]	; (8006920 <USB_FlushRxFifo+0x5c>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d901      	bls.n	80068e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80068de:	2303      	movs	r3, #3
 80068e0:	e018      	b.n	8006914 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	691b      	ldr	r3, [r3, #16]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	daf2      	bge.n	80068d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80068ea:	2300      	movs	r3, #0
 80068ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2210      	movs	r2, #16
 80068f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	3301      	adds	r3, #1
 80068f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	4a08      	ldr	r2, [pc, #32]	; (8006920 <USB_FlushRxFifo+0x5c>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d901      	bls.n	8006906 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e006      	b.n	8006914 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	f003 0310 	and.w	r3, r3, #16
 800690e:	2b10      	cmp	r3, #16
 8006910:	d0f0      	beq.n	80068f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006912:	2300      	movs	r3, #0
}
 8006914:	4618      	mov	r0, r3
 8006916:	3714      	adds	r7, #20
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr
 8006920:	00030d40 	.word	0x00030d40

08006924 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	460b      	mov	r3, r1
 800692e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	78fb      	ldrb	r3, [r7, #3]
 800693e:	68f9      	ldr	r1, [r7, #12]
 8006940:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006944:	4313      	orrs	r3, r2
 8006946:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006948:	2300      	movs	r3, #0
}
 800694a:	4618      	mov	r0, r3
 800694c:	3714      	adds	r7, #20
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr

08006956 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006956:	b480      	push	{r7}
 8006958:	b085      	sub	sp, #20
 800695a:	af00      	add	r7, sp, #0
 800695c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	68fa      	ldr	r2, [r7, #12]
 800696c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006970:	f023 0303 	bic.w	r3, r3, #3
 8006974:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006984:	f043 0302 	orr.w	r3, r3, #2
 8006988:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800698a:	2300      	movs	r3, #0
}
 800698c:	4618      	mov	r0, r3
 800698e:	3714      	adds	r7, #20
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	695b      	ldr	r3, [r3, #20]
 80069a4:	f003 0301 	and.w	r3, r3, #1
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b085      	sub	sp, #20
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80069bc:	2300      	movs	r3, #0
 80069be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	3301      	adds	r3, #1
 80069c4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	4a13      	ldr	r2, [pc, #76]	; (8006a18 <USB_CoreReset+0x64>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d901      	bls.n	80069d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e01b      	b.n	8006a0a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	daf2      	bge.n	80069c0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80069da:	2300      	movs	r3, #0
 80069dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	691b      	ldr	r3, [r3, #16]
 80069e2:	f043 0201 	orr.w	r2, r3, #1
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	3301      	adds	r3, #1
 80069ee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	4a09      	ldr	r2, [pc, #36]	; (8006a18 <USB_CoreReset+0x64>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d901      	bls.n	80069fc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80069f8:	2303      	movs	r3, #3
 80069fa:	e006      	b.n	8006a0a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	f003 0301 	and.w	r3, r3, #1
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d0f0      	beq.n	80069ea <USB_CoreReset+0x36>

  return HAL_OK;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3714      	adds	r7, #20
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	00030d40 	.word	0x00030d40

08006a1c <std>:
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	b510      	push	{r4, lr}
 8006a20:	4604      	mov	r4, r0
 8006a22:	e9c0 3300 	strd	r3, r3, [r0]
 8006a26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a2a:	6083      	str	r3, [r0, #8]
 8006a2c:	8181      	strh	r1, [r0, #12]
 8006a2e:	6643      	str	r3, [r0, #100]	; 0x64
 8006a30:	81c2      	strh	r2, [r0, #14]
 8006a32:	6183      	str	r3, [r0, #24]
 8006a34:	4619      	mov	r1, r3
 8006a36:	2208      	movs	r2, #8
 8006a38:	305c      	adds	r0, #92	; 0x5c
 8006a3a:	f000 fa17 	bl	8006e6c <memset>
 8006a3e:	4b0d      	ldr	r3, [pc, #52]	; (8006a74 <std+0x58>)
 8006a40:	6263      	str	r3, [r4, #36]	; 0x24
 8006a42:	4b0d      	ldr	r3, [pc, #52]	; (8006a78 <std+0x5c>)
 8006a44:	62a3      	str	r3, [r4, #40]	; 0x28
 8006a46:	4b0d      	ldr	r3, [pc, #52]	; (8006a7c <std+0x60>)
 8006a48:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006a4a:	4b0d      	ldr	r3, [pc, #52]	; (8006a80 <std+0x64>)
 8006a4c:	6323      	str	r3, [r4, #48]	; 0x30
 8006a4e:	4b0d      	ldr	r3, [pc, #52]	; (8006a84 <std+0x68>)
 8006a50:	6224      	str	r4, [r4, #32]
 8006a52:	429c      	cmp	r4, r3
 8006a54:	d006      	beq.n	8006a64 <std+0x48>
 8006a56:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006a5a:	4294      	cmp	r4, r2
 8006a5c:	d002      	beq.n	8006a64 <std+0x48>
 8006a5e:	33d0      	adds	r3, #208	; 0xd0
 8006a60:	429c      	cmp	r4, r3
 8006a62:	d105      	bne.n	8006a70 <std+0x54>
 8006a64:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006a68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a6c:	f000 ba76 	b.w	8006f5c <__retarget_lock_init_recursive>
 8006a70:	bd10      	pop	{r4, pc}
 8006a72:	bf00      	nop
 8006a74:	08006cbd 	.word	0x08006cbd
 8006a78:	08006cdf 	.word	0x08006cdf
 8006a7c:	08006d17 	.word	0x08006d17
 8006a80:	08006d3b 	.word	0x08006d3b
 8006a84:	20000cc4 	.word	0x20000cc4

08006a88 <stdio_exit_handler>:
 8006a88:	4a02      	ldr	r2, [pc, #8]	; (8006a94 <stdio_exit_handler+0xc>)
 8006a8a:	4903      	ldr	r1, [pc, #12]	; (8006a98 <stdio_exit_handler+0x10>)
 8006a8c:	4803      	ldr	r0, [pc, #12]	; (8006a9c <stdio_exit_handler+0x14>)
 8006a8e:	f000 b869 	b.w	8006b64 <_fwalk_sglue>
 8006a92:	bf00      	nop
 8006a94:	2000000c 	.word	0x2000000c
 8006a98:	08007ab9 	.word	0x08007ab9
 8006a9c:	20000018 	.word	0x20000018

08006aa0 <cleanup_stdio>:
 8006aa0:	6841      	ldr	r1, [r0, #4]
 8006aa2:	4b0c      	ldr	r3, [pc, #48]	; (8006ad4 <cleanup_stdio+0x34>)
 8006aa4:	4299      	cmp	r1, r3
 8006aa6:	b510      	push	{r4, lr}
 8006aa8:	4604      	mov	r4, r0
 8006aaa:	d001      	beq.n	8006ab0 <cleanup_stdio+0x10>
 8006aac:	f001 f804 	bl	8007ab8 <_fflush_r>
 8006ab0:	68a1      	ldr	r1, [r4, #8]
 8006ab2:	4b09      	ldr	r3, [pc, #36]	; (8006ad8 <cleanup_stdio+0x38>)
 8006ab4:	4299      	cmp	r1, r3
 8006ab6:	d002      	beq.n	8006abe <cleanup_stdio+0x1e>
 8006ab8:	4620      	mov	r0, r4
 8006aba:	f000 fffd 	bl	8007ab8 <_fflush_r>
 8006abe:	68e1      	ldr	r1, [r4, #12]
 8006ac0:	4b06      	ldr	r3, [pc, #24]	; (8006adc <cleanup_stdio+0x3c>)
 8006ac2:	4299      	cmp	r1, r3
 8006ac4:	d004      	beq.n	8006ad0 <cleanup_stdio+0x30>
 8006ac6:	4620      	mov	r0, r4
 8006ac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006acc:	f000 bff4 	b.w	8007ab8 <_fflush_r>
 8006ad0:	bd10      	pop	{r4, pc}
 8006ad2:	bf00      	nop
 8006ad4:	20000cc4 	.word	0x20000cc4
 8006ad8:	20000d2c 	.word	0x20000d2c
 8006adc:	20000d94 	.word	0x20000d94

08006ae0 <global_stdio_init.part.0>:
 8006ae0:	b510      	push	{r4, lr}
 8006ae2:	4b0b      	ldr	r3, [pc, #44]	; (8006b10 <global_stdio_init.part.0+0x30>)
 8006ae4:	4c0b      	ldr	r4, [pc, #44]	; (8006b14 <global_stdio_init.part.0+0x34>)
 8006ae6:	4a0c      	ldr	r2, [pc, #48]	; (8006b18 <global_stdio_init.part.0+0x38>)
 8006ae8:	601a      	str	r2, [r3, #0]
 8006aea:	4620      	mov	r0, r4
 8006aec:	2200      	movs	r2, #0
 8006aee:	2104      	movs	r1, #4
 8006af0:	f7ff ff94 	bl	8006a1c <std>
 8006af4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006af8:	2201      	movs	r2, #1
 8006afa:	2109      	movs	r1, #9
 8006afc:	f7ff ff8e 	bl	8006a1c <std>
 8006b00:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006b04:	2202      	movs	r2, #2
 8006b06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b0a:	2112      	movs	r1, #18
 8006b0c:	f7ff bf86 	b.w	8006a1c <std>
 8006b10:	20000dfc 	.word	0x20000dfc
 8006b14:	20000cc4 	.word	0x20000cc4
 8006b18:	08006a89 	.word	0x08006a89

08006b1c <__sfp_lock_acquire>:
 8006b1c:	4801      	ldr	r0, [pc, #4]	; (8006b24 <__sfp_lock_acquire+0x8>)
 8006b1e:	f000 ba1e 	b.w	8006f5e <__retarget_lock_acquire_recursive>
 8006b22:	bf00      	nop
 8006b24:	20000e05 	.word	0x20000e05

08006b28 <__sfp_lock_release>:
 8006b28:	4801      	ldr	r0, [pc, #4]	; (8006b30 <__sfp_lock_release+0x8>)
 8006b2a:	f000 ba19 	b.w	8006f60 <__retarget_lock_release_recursive>
 8006b2e:	bf00      	nop
 8006b30:	20000e05 	.word	0x20000e05

08006b34 <__sinit>:
 8006b34:	b510      	push	{r4, lr}
 8006b36:	4604      	mov	r4, r0
 8006b38:	f7ff fff0 	bl	8006b1c <__sfp_lock_acquire>
 8006b3c:	6a23      	ldr	r3, [r4, #32]
 8006b3e:	b11b      	cbz	r3, 8006b48 <__sinit+0x14>
 8006b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b44:	f7ff bff0 	b.w	8006b28 <__sfp_lock_release>
 8006b48:	4b04      	ldr	r3, [pc, #16]	; (8006b5c <__sinit+0x28>)
 8006b4a:	6223      	str	r3, [r4, #32]
 8006b4c:	4b04      	ldr	r3, [pc, #16]	; (8006b60 <__sinit+0x2c>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1f5      	bne.n	8006b40 <__sinit+0xc>
 8006b54:	f7ff ffc4 	bl	8006ae0 <global_stdio_init.part.0>
 8006b58:	e7f2      	b.n	8006b40 <__sinit+0xc>
 8006b5a:	bf00      	nop
 8006b5c:	08006aa1 	.word	0x08006aa1
 8006b60:	20000dfc 	.word	0x20000dfc

08006b64 <_fwalk_sglue>:
 8006b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b68:	4607      	mov	r7, r0
 8006b6a:	4688      	mov	r8, r1
 8006b6c:	4614      	mov	r4, r2
 8006b6e:	2600      	movs	r6, #0
 8006b70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b74:	f1b9 0901 	subs.w	r9, r9, #1
 8006b78:	d505      	bpl.n	8006b86 <_fwalk_sglue+0x22>
 8006b7a:	6824      	ldr	r4, [r4, #0]
 8006b7c:	2c00      	cmp	r4, #0
 8006b7e:	d1f7      	bne.n	8006b70 <_fwalk_sglue+0xc>
 8006b80:	4630      	mov	r0, r6
 8006b82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b86:	89ab      	ldrh	r3, [r5, #12]
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d907      	bls.n	8006b9c <_fwalk_sglue+0x38>
 8006b8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b90:	3301      	adds	r3, #1
 8006b92:	d003      	beq.n	8006b9c <_fwalk_sglue+0x38>
 8006b94:	4629      	mov	r1, r5
 8006b96:	4638      	mov	r0, r7
 8006b98:	47c0      	blx	r8
 8006b9a:	4306      	orrs	r6, r0
 8006b9c:	3568      	adds	r5, #104	; 0x68
 8006b9e:	e7e9      	b.n	8006b74 <_fwalk_sglue+0x10>

08006ba0 <iprintf>:
 8006ba0:	b40f      	push	{r0, r1, r2, r3}
 8006ba2:	b507      	push	{r0, r1, r2, lr}
 8006ba4:	4906      	ldr	r1, [pc, #24]	; (8006bc0 <iprintf+0x20>)
 8006ba6:	ab04      	add	r3, sp, #16
 8006ba8:	6808      	ldr	r0, [r1, #0]
 8006baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bae:	6881      	ldr	r1, [r0, #8]
 8006bb0:	9301      	str	r3, [sp, #4]
 8006bb2:	f000 fc51 	bl	8007458 <_vfiprintf_r>
 8006bb6:	b003      	add	sp, #12
 8006bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006bbc:	b004      	add	sp, #16
 8006bbe:	4770      	bx	lr
 8006bc0:	20000064 	.word	0x20000064

08006bc4 <_puts_r>:
 8006bc4:	6a03      	ldr	r3, [r0, #32]
 8006bc6:	b570      	push	{r4, r5, r6, lr}
 8006bc8:	6884      	ldr	r4, [r0, #8]
 8006bca:	4605      	mov	r5, r0
 8006bcc:	460e      	mov	r6, r1
 8006bce:	b90b      	cbnz	r3, 8006bd4 <_puts_r+0x10>
 8006bd0:	f7ff ffb0 	bl	8006b34 <__sinit>
 8006bd4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006bd6:	07db      	lsls	r3, r3, #31
 8006bd8:	d405      	bmi.n	8006be6 <_puts_r+0x22>
 8006bda:	89a3      	ldrh	r3, [r4, #12]
 8006bdc:	0598      	lsls	r0, r3, #22
 8006bde:	d402      	bmi.n	8006be6 <_puts_r+0x22>
 8006be0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006be2:	f000 f9bc 	bl	8006f5e <__retarget_lock_acquire_recursive>
 8006be6:	89a3      	ldrh	r3, [r4, #12]
 8006be8:	0719      	lsls	r1, r3, #28
 8006bea:	d513      	bpl.n	8006c14 <_puts_r+0x50>
 8006bec:	6923      	ldr	r3, [r4, #16]
 8006bee:	b18b      	cbz	r3, 8006c14 <_puts_r+0x50>
 8006bf0:	3e01      	subs	r6, #1
 8006bf2:	68a3      	ldr	r3, [r4, #8]
 8006bf4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006bf8:	3b01      	subs	r3, #1
 8006bfa:	60a3      	str	r3, [r4, #8]
 8006bfc:	b9e9      	cbnz	r1, 8006c3a <_puts_r+0x76>
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	da2e      	bge.n	8006c60 <_puts_r+0x9c>
 8006c02:	4622      	mov	r2, r4
 8006c04:	210a      	movs	r1, #10
 8006c06:	4628      	mov	r0, r5
 8006c08:	f000 f89b 	bl	8006d42 <__swbuf_r>
 8006c0c:	3001      	adds	r0, #1
 8006c0e:	d007      	beq.n	8006c20 <_puts_r+0x5c>
 8006c10:	250a      	movs	r5, #10
 8006c12:	e007      	b.n	8006c24 <_puts_r+0x60>
 8006c14:	4621      	mov	r1, r4
 8006c16:	4628      	mov	r0, r5
 8006c18:	f000 f8d0 	bl	8006dbc <__swsetup_r>
 8006c1c:	2800      	cmp	r0, #0
 8006c1e:	d0e7      	beq.n	8006bf0 <_puts_r+0x2c>
 8006c20:	f04f 35ff 	mov.w	r5, #4294967295
 8006c24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c26:	07da      	lsls	r2, r3, #31
 8006c28:	d405      	bmi.n	8006c36 <_puts_r+0x72>
 8006c2a:	89a3      	ldrh	r3, [r4, #12]
 8006c2c:	059b      	lsls	r3, r3, #22
 8006c2e:	d402      	bmi.n	8006c36 <_puts_r+0x72>
 8006c30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c32:	f000 f995 	bl	8006f60 <__retarget_lock_release_recursive>
 8006c36:	4628      	mov	r0, r5
 8006c38:	bd70      	pop	{r4, r5, r6, pc}
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	da04      	bge.n	8006c48 <_puts_r+0x84>
 8006c3e:	69a2      	ldr	r2, [r4, #24]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	dc06      	bgt.n	8006c52 <_puts_r+0x8e>
 8006c44:	290a      	cmp	r1, #10
 8006c46:	d004      	beq.n	8006c52 <_puts_r+0x8e>
 8006c48:	6823      	ldr	r3, [r4, #0]
 8006c4a:	1c5a      	adds	r2, r3, #1
 8006c4c:	6022      	str	r2, [r4, #0]
 8006c4e:	7019      	strb	r1, [r3, #0]
 8006c50:	e7cf      	b.n	8006bf2 <_puts_r+0x2e>
 8006c52:	4622      	mov	r2, r4
 8006c54:	4628      	mov	r0, r5
 8006c56:	f000 f874 	bl	8006d42 <__swbuf_r>
 8006c5a:	3001      	adds	r0, #1
 8006c5c:	d1c9      	bne.n	8006bf2 <_puts_r+0x2e>
 8006c5e:	e7df      	b.n	8006c20 <_puts_r+0x5c>
 8006c60:	6823      	ldr	r3, [r4, #0]
 8006c62:	250a      	movs	r5, #10
 8006c64:	1c5a      	adds	r2, r3, #1
 8006c66:	6022      	str	r2, [r4, #0]
 8006c68:	701d      	strb	r5, [r3, #0]
 8006c6a:	e7db      	b.n	8006c24 <_puts_r+0x60>

08006c6c <puts>:
 8006c6c:	4b02      	ldr	r3, [pc, #8]	; (8006c78 <puts+0xc>)
 8006c6e:	4601      	mov	r1, r0
 8006c70:	6818      	ldr	r0, [r3, #0]
 8006c72:	f7ff bfa7 	b.w	8006bc4 <_puts_r>
 8006c76:	bf00      	nop
 8006c78:	20000064 	.word	0x20000064

08006c7c <siprintf>:
 8006c7c:	b40e      	push	{r1, r2, r3}
 8006c7e:	b500      	push	{lr}
 8006c80:	b09c      	sub	sp, #112	; 0x70
 8006c82:	ab1d      	add	r3, sp, #116	; 0x74
 8006c84:	9002      	str	r0, [sp, #8]
 8006c86:	9006      	str	r0, [sp, #24]
 8006c88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006c8c:	4809      	ldr	r0, [pc, #36]	; (8006cb4 <siprintf+0x38>)
 8006c8e:	9107      	str	r1, [sp, #28]
 8006c90:	9104      	str	r1, [sp, #16]
 8006c92:	4909      	ldr	r1, [pc, #36]	; (8006cb8 <siprintf+0x3c>)
 8006c94:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c98:	9105      	str	r1, [sp, #20]
 8006c9a:	6800      	ldr	r0, [r0, #0]
 8006c9c:	9301      	str	r3, [sp, #4]
 8006c9e:	a902      	add	r1, sp, #8
 8006ca0:	f000 fab2 	bl	8007208 <_svfiprintf_r>
 8006ca4:	9b02      	ldr	r3, [sp, #8]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	701a      	strb	r2, [r3, #0]
 8006caa:	b01c      	add	sp, #112	; 0x70
 8006cac:	f85d eb04 	ldr.w	lr, [sp], #4
 8006cb0:	b003      	add	sp, #12
 8006cb2:	4770      	bx	lr
 8006cb4:	20000064 	.word	0x20000064
 8006cb8:	ffff0208 	.word	0xffff0208

08006cbc <__sread>:
 8006cbc:	b510      	push	{r4, lr}
 8006cbe:	460c      	mov	r4, r1
 8006cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cc4:	f000 f8fc 	bl	8006ec0 <_read_r>
 8006cc8:	2800      	cmp	r0, #0
 8006cca:	bfab      	itete	ge
 8006ccc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006cce:	89a3      	ldrhlt	r3, [r4, #12]
 8006cd0:	181b      	addge	r3, r3, r0
 8006cd2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006cd6:	bfac      	ite	ge
 8006cd8:	6563      	strge	r3, [r4, #84]	; 0x54
 8006cda:	81a3      	strhlt	r3, [r4, #12]
 8006cdc:	bd10      	pop	{r4, pc}

08006cde <__swrite>:
 8006cde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ce2:	461f      	mov	r7, r3
 8006ce4:	898b      	ldrh	r3, [r1, #12]
 8006ce6:	05db      	lsls	r3, r3, #23
 8006ce8:	4605      	mov	r5, r0
 8006cea:	460c      	mov	r4, r1
 8006cec:	4616      	mov	r6, r2
 8006cee:	d505      	bpl.n	8006cfc <__swrite+0x1e>
 8006cf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f000 f8d0 	bl	8006e9c <_lseek_r>
 8006cfc:	89a3      	ldrh	r3, [r4, #12]
 8006cfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d06:	81a3      	strh	r3, [r4, #12]
 8006d08:	4632      	mov	r2, r6
 8006d0a:	463b      	mov	r3, r7
 8006d0c:	4628      	mov	r0, r5
 8006d0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d12:	f000 b8e7 	b.w	8006ee4 <_write_r>

08006d16 <__sseek>:
 8006d16:	b510      	push	{r4, lr}
 8006d18:	460c      	mov	r4, r1
 8006d1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d1e:	f000 f8bd 	bl	8006e9c <_lseek_r>
 8006d22:	1c43      	adds	r3, r0, #1
 8006d24:	89a3      	ldrh	r3, [r4, #12]
 8006d26:	bf15      	itete	ne
 8006d28:	6560      	strne	r0, [r4, #84]	; 0x54
 8006d2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006d2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006d32:	81a3      	strheq	r3, [r4, #12]
 8006d34:	bf18      	it	ne
 8006d36:	81a3      	strhne	r3, [r4, #12]
 8006d38:	bd10      	pop	{r4, pc}

08006d3a <__sclose>:
 8006d3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d3e:	f000 b89d 	b.w	8006e7c <_close_r>

08006d42 <__swbuf_r>:
 8006d42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d44:	460e      	mov	r6, r1
 8006d46:	4614      	mov	r4, r2
 8006d48:	4605      	mov	r5, r0
 8006d4a:	b118      	cbz	r0, 8006d54 <__swbuf_r+0x12>
 8006d4c:	6a03      	ldr	r3, [r0, #32]
 8006d4e:	b90b      	cbnz	r3, 8006d54 <__swbuf_r+0x12>
 8006d50:	f7ff fef0 	bl	8006b34 <__sinit>
 8006d54:	69a3      	ldr	r3, [r4, #24]
 8006d56:	60a3      	str	r3, [r4, #8]
 8006d58:	89a3      	ldrh	r3, [r4, #12]
 8006d5a:	071a      	lsls	r2, r3, #28
 8006d5c:	d525      	bpl.n	8006daa <__swbuf_r+0x68>
 8006d5e:	6923      	ldr	r3, [r4, #16]
 8006d60:	b31b      	cbz	r3, 8006daa <__swbuf_r+0x68>
 8006d62:	6823      	ldr	r3, [r4, #0]
 8006d64:	6922      	ldr	r2, [r4, #16]
 8006d66:	1a98      	subs	r0, r3, r2
 8006d68:	6963      	ldr	r3, [r4, #20]
 8006d6a:	b2f6      	uxtb	r6, r6
 8006d6c:	4283      	cmp	r3, r0
 8006d6e:	4637      	mov	r7, r6
 8006d70:	dc04      	bgt.n	8006d7c <__swbuf_r+0x3a>
 8006d72:	4621      	mov	r1, r4
 8006d74:	4628      	mov	r0, r5
 8006d76:	f000 fe9f 	bl	8007ab8 <_fflush_r>
 8006d7a:	b9e0      	cbnz	r0, 8006db6 <__swbuf_r+0x74>
 8006d7c:	68a3      	ldr	r3, [r4, #8]
 8006d7e:	3b01      	subs	r3, #1
 8006d80:	60a3      	str	r3, [r4, #8]
 8006d82:	6823      	ldr	r3, [r4, #0]
 8006d84:	1c5a      	adds	r2, r3, #1
 8006d86:	6022      	str	r2, [r4, #0]
 8006d88:	701e      	strb	r6, [r3, #0]
 8006d8a:	6962      	ldr	r2, [r4, #20]
 8006d8c:	1c43      	adds	r3, r0, #1
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d004      	beq.n	8006d9c <__swbuf_r+0x5a>
 8006d92:	89a3      	ldrh	r3, [r4, #12]
 8006d94:	07db      	lsls	r3, r3, #31
 8006d96:	d506      	bpl.n	8006da6 <__swbuf_r+0x64>
 8006d98:	2e0a      	cmp	r6, #10
 8006d9a:	d104      	bne.n	8006da6 <__swbuf_r+0x64>
 8006d9c:	4621      	mov	r1, r4
 8006d9e:	4628      	mov	r0, r5
 8006da0:	f000 fe8a 	bl	8007ab8 <_fflush_r>
 8006da4:	b938      	cbnz	r0, 8006db6 <__swbuf_r+0x74>
 8006da6:	4638      	mov	r0, r7
 8006da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006daa:	4621      	mov	r1, r4
 8006dac:	4628      	mov	r0, r5
 8006dae:	f000 f805 	bl	8006dbc <__swsetup_r>
 8006db2:	2800      	cmp	r0, #0
 8006db4:	d0d5      	beq.n	8006d62 <__swbuf_r+0x20>
 8006db6:	f04f 37ff 	mov.w	r7, #4294967295
 8006dba:	e7f4      	b.n	8006da6 <__swbuf_r+0x64>

08006dbc <__swsetup_r>:
 8006dbc:	b538      	push	{r3, r4, r5, lr}
 8006dbe:	4b2a      	ldr	r3, [pc, #168]	; (8006e68 <__swsetup_r+0xac>)
 8006dc0:	4605      	mov	r5, r0
 8006dc2:	6818      	ldr	r0, [r3, #0]
 8006dc4:	460c      	mov	r4, r1
 8006dc6:	b118      	cbz	r0, 8006dd0 <__swsetup_r+0x14>
 8006dc8:	6a03      	ldr	r3, [r0, #32]
 8006dca:	b90b      	cbnz	r3, 8006dd0 <__swsetup_r+0x14>
 8006dcc:	f7ff feb2 	bl	8006b34 <__sinit>
 8006dd0:	89a3      	ldrh	r3, [r4, #12]
 8006dd2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006dd6:	0718      	lsls	r0, r3, #28
 8006dd8:	d422      	bmi.n	8006e20 <__swsetup_r+0x64>
 8006dda:	06d9      	lsls	r1, r3, #27
 8006ddc:	d407      	bmi.n	8006dee <__swsetup_r+0x32>
 8006dde:	2309      	movs	r3, #9
 8006de0:	602b      	str	r3, [r5, #0]
 8006de2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006de6:	81a3      	strh	r3, [r4, #12]
 8006de8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dec:	e034      	b.n	8006e58 <__swsetup_r+0x9c>
 8006dee:	0758      	lsls	r0, r3, #29
 8006df0:	d512      	bpl.n	8006e18 <__swsetup_r+0x5c>
 8006df2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006df4:	b141      	cbz	r1, 8006e08 <__swsetup_r+0x4c>
 8006df6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006dfa:	4299      	cmp	r1, r3
 8006dfc:	d002      	beq.n	8006e04 <__swsetup_r+0x48>
 8006dfe:	4628      	mov	r0, r5
 8006e00:	f000 f8b0 	bl	8006f64 <_free_r>
 8006e04:	2300      	movs	r3, #0
 8006e06:	6363      	str	r3, [r4, #52]	; 0x34
 8006e08:	89a3      	ldrh	r3, [r4, #12]
 8006e0a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e0e:	81a3      	strh	r3, [r4, #12]
 8006e10:	2300      	movs	r3, #0
 8006e12:	6063      	str	r3, [r4, #4]
 8006e14:	6923      	ldr	r3, [r4, #16]
 8006e16:	6023      	str	r3, [r4, #0]
 8006e18:	89a3      	ldrh	r3, [r4, #12]
 8006e1a:	f043 0308 	orr.w	r3, r3, #8
 8006e1e:	81a3      	strh	r3, [r4, #12]
 8006e20:	6923      	ldr	r3, [r4, #16]
 8006e22:	b94b      	cbnz	r3, 8006e38 <__swsetup_r+0x7c>
 8006e24:	89a3      	ldrh	r3, [r4, #12]
 8006e26:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e2e:	d003      	beq.n	8006e38 <__swsetup_r+0x7c>
 8006e30:	4621      	mov	r1, r4
 8006e32:	4628      	mov	r0, r5
 8006e34:	f000 fe8e 	bl	8007b54 <__smakebuf_r>
 8006e38:	89a0      	ldrh	r0, [r4, #12]
 8006e3a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e3e:	f010 0301 	ands.w	r3, r0, #1
 8006e42:	d00a      	beq.n	8006e5a <__swsetup_r+0x9e>
 8006e44:	2300      	movs	r3, #0
 8006e46:	60a3      	str	r3, [r4, #8]
 8006e48:	6963      	ldr	r3, [r4, #20]
 8006e4a:	425b      	negs	r3, r3
 8006e4c:	61a3      	str	r3, [r4, #24]
 8006e4e:	6923      	ldr	r3, [r4, #16]
 8006e50:	b943      	cbnz	r3, 8006e64 <__swsetup_r+0xa8>
 8006e52:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e56:	d1c4      	bne.n	8006de2 <__swsetup_r+0x26>
 8006e58:	bd38      	pop	{r3, r4, r5, pc}
 8006e5a:	0781      	lsls	r1, r0, #30
 8006e5c:	bf58      	it	pl
 8006e5e:	6963      	ldrpl	r3, [r4, #20]
 8006e60:	60a3      	str	r3, [r4, #8]
 8006e62:	e7f4      	b.n	8006e4e <__swsetup_r+0x92>
 8006e64:	2000      	movs	r0, #0
 8006e66:	e7f7      	b.n	8006e58 <__swsetup_r+0x9c>
 8006e68:	20000064 	.word	0x20000064

08006e6c <memset>:
 8006e6c:	4402      	add	r2, r0
 8006e6e:	4603      	mov	r3, r0
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d100      	bne.n	8006e76 <memset+0xa>
 8006e74:	4770      	bx	lr
 8006e76:	f803 1b01 	strb.w	r1, [r3], #1
 8006e7a:	e7f9      	b.n	8006e70 <memset+0x4>

08006e7c <_close_r>:
 8006e7c:	b538      	push	{r3, r4, r5, lr}
 8006e7e:	4d06      	ldr	r5, [pc, #24]	; (8006e98 <_close_r+0x1c>)
 8006e80:	2300      	movs	r3, #0
 8006e82:	4604      	mov	r4, r0
 8006e84:	4608      	mov	r0, r1
 8006e86:	602b      	str	r3, [r5, #0]
 8006e88:	f7fb f875 	bl	8001f76 <_close>
 8006e8c:	1c43      	adds	r3, r0, #1
 8006e8e:	d102      	bne.n	8006e96 <_close_r+0x1a>
 8006e90:	682b      	ldr	r3, [r5, #0]
 8006e92:	b103      	cbz	r3, 8006e96 <_close_r+0x1a>
 8006e94:	6023      	str	r3, [r4, #0]
 8006e96:	bd38      	pop	{r3, r4, r5, pc}
 8006e98:	20000e00 	.word	0x20000e00

08006e9c <_lseek_r>:
 8006e9c:	b538      	push	{r3, r4, r5, lr}
 8006e9e:	4d07      	ldr	r5, [pc, #28]	; (8006ebc <_lseek_r+0x20>)
 8006ea0:	4604      	mov	r4, r0
 8006ea2:	4608      	mov	r0, r1
 8006ea4:	4611      	mov	r1, r2
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	602a      	str	r2, [r5, #0]
 8006eaa:	461a      	mov	r2, r3
 8006eac:	f7fb f88a 	bl	8001fc4 <_lseek>
 8006eb0:	1c43      	adds	r3, r0, #1
 8006eb2:	d102      	bne.n	8006eba <_lseek_r+0x1e>
 8006eb4:	682b      	ldr	r3, [r5, #0]
 8006eb6:	b103      	cbz	r3, 8006eba <_lseek_r+0x1e>
 8006eb8:	6023      	str	r3, [r4, #0]
 8006eba:	bd38      	pop	{r3, r4, r5, pc}
 8006ebc:	20000e00 	.word	0x20000e00

08006ec0 <_read_r>:
 8006ec0:	b538      	push	{r3, r4, r5, lr}
 8006ec2:	4d07      	ldr	r5, [pc, #28]	; (8006ee0 <_read_r+0x20>)
 8006ec4:	4604      	mov	r4, r0
 8006ec6:	4608      	mov	r0, r1
 8006ec8:	4611      	mov	r1, r2
 8006eca:	2200      	movs	r2, #0
 8006ecc:	602a      	str	r2, [r5, #0]
 8006ece:	461a      	mov	r2, r3
 8006ed0:	f7fb f818 	bl	8001f04 <_read>
 8006ed4:	1c43      	adds	r3, r0, #1
 8006ed6:	d102      	bne.n	8006ede <_read_r+0x1e>
 8006ed8:	682b      	ldr	r3, [r5, #0]
 8006eda:	b103      	cbz	r3, 8006ede <_read_r+0x1e>
 8006edc:	6023      	str	r3, [r4, #0]
 8006ede:	bd38      	pop	{r3, r4, r5, pc}
 8006ee0:	20000e00 	.word	0x20000e00

08006ee4 <_write_r>:
 8006ee4:	b538      	push	{r3, r4, r5, lr}
 8006ee6:	4d07      	ldr	r5, [pc, #28]	; (8006f04 <_write_r+0x20>)
 8006ee8:	4604      	mov	r4, r0
 8006eea:	4608      	mov	r0, r1
 8006eec:	4611      	mov	r1, r2
 8006eee:	2200      	movs	r2, #0
 8006ef0:	602a      	str	r2, [r5, #0]
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	f7fb f823 	bl	8001f3e <_write>
 8006ef8:	1c43      	adds	r3, r0, #1
 8006efa:	d102      	bne.n	8006f02 <_write_r+0x1e>
 8006efc:	682b      	ldr	r3, [r5, #0]
 8006efe:	b103      	cbz	r3, 8006f02 <_write_r+0x1e>
 8006f00:	6023      	str	r3, [r4, #0]
 8006f02:	bd38      	pop	{r3, r4, r5, pc}
 8006f04:	20000e00 	.word	0x20000e00

08006f08 <__errno>:
 8006f08:	4b01      	ldr	r3, [pc, #4]	; (8006f10 <__errno+0x8>)
 8006f0a:	6818      	ldr	r0, [r3, #0]
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop
 8006f10:	20000064 	.word	0x20000064

08006f14 <__libc_init_array>:
 8006f14:	b570      	push	{r4, r5, r6, lr}
 8006f16:	4d0d      	ldr	r5, [pc, #52]	; (8006f4c <__libc_init_array+0x38>)
 8006f18:	4c0d      	ldr	r4, [pc, #52]	; (8006f50 <__libc_init_array+0x3c>)
 8006f1a:	1b64      	subs	r4, r4, r5
 8006f1c:	10a4      	asrs	r4, r4, #2
 8006f1e:	2600      	movs	r6, #0
 8006f20:	42a6      	cmp	r6, r4
 8006f22:	d109      	bne.n	8006f38 <__libc_init_array+0x24>
 8006f24:	4d0b      	ldr	r5, [pc, #44]	; (8006f54 <__libc_init_array+0x40>)
 8006f26:	4c0c      	ldr	r4, [pc, #48]	; (8006f58 <__libc_init_array+0x44>)
 8006f28:	f000 fee2 	bl	8007cf0 <_init>
 8006f2c:	1b64      	subs	r4, r4, r5
 8006f2e:	10a4      	asrs	r4, r4, #2
 8006f30:	2600      	movs	r6, #0
 8006f32:	42a6      	cmp	r6, r4
 8006f34:	d105      	bne.n	8006f42 <__libc_init_array+0x2e>
 8006f36:	bd70      	pop	{r4, r5, r6, pc}
 8006f38:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f3c:	4798      	blx	r3
 8006f3e:	3601      	adds	r6, #1
 8006f40:	e7ee      	b.n	8006f20 <__libc_init_array+0xc>
 8006f42:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f46:	4798      	blx	r3
 8006f48:	3601      	adds	r6, #1
 8006f4a:	e7f2      	b.n	8006f32 <__libc_init_array+0x1e>
 8006f4c:	08007e54 	.word	0x08007e54
 8006f50:	08007e54 	.word	0x08007e54
 8006f54:	08007e54 	.word	0x08007e54
 8006f58:	08007e58 	.word	0x08007e58

08006f5c <__retarget_lock_init_recursive>:
 8006f5c:	4770      	bx	lr

08006f5e <__retarget_lock_acquire_recursive>:
 8006f5e:	4770      	bx	lr

08006f60 <__retarget_lock_release_recursive>:
 8006f60:	4770      	bx	lr
	...

08006f64 <_free_r>:
 8006f64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f66:	2900      	cmp	r1, #0
 8006f68:	d044      	beq.n	8006ff4 <_free_r+0x90>
 8006f6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f6e:	9001      	str	r0, [sp, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	f1a1 0404 	sub.w	r4, r1, #4
 8006f76:	bfb8      	it	lt
 8006f78:	18e4      	addlt	r4, r4, r3
 8006f7a:	f000 f8df 	bl	800713c <__malloc_lock>
 8006f7e:	4a1e      	ldr	r2, [pc, #120]	; (8006ff8 <_free_r+0x94>)
 8006f80:	9801      	ldr	r0, [sp, #4]
 8006f82:	6813      	ldr	r3, [r2, #0]
 8006f84:	b933      	cbnz	r3, 8006f94 <_free_r+0x30>
 8006f86:	6063      	str	r3, [r4, #4]
 8006f88:	6014      	str	r4, [r2, #0]
 8006f8a:	b003      	add	sp, #12
 8006f8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f90:	f000 b8da 	b.w	8007148 <__malloc_unlock>
 8006f94:	42a3      	cmp	r3, r4
 8006f96:	d908      	bls.n	8006faa <_free_r+0x46>
 8006f98:	6825      	ldr	r5, [r4, #0]
 8006f9a:	1961      	adds	r1, r4, r5
 8006f9c:	428b      	cmp	r3, r1
 8006f9e:	bf01      	itttt	eq
 8006fa0:	6819      	ldreq	r1, [r3, #0]
 8006fa2:	685b      	ldreq	r3, [r3, #4]
 8006fa4:	1949      	addeq	r1, r1, r5
 8006fa6:	6021      	streq	r1, [r4, #0]
 8006fa8:	e7ed      	b.n	8006f86 <_free_r+0x22>
 8006faa:	461a      	mov	r2, r3
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	b10b      	cbz	r3, 8006fb4 <_free_r+0x50>
 8006fb0:	42a3      	cmp	r3, r4
 8006fb2:	d9fa      	bls.n	8006faa <_free_r+0x46>
 8006fb4:	6811      	ldr	r1, [r2, #0]
 8006fb6:	1855      	adds	r5, r2, r1
 8006fb8:	42a5      	cmp	r5, r4
 8006fba:	d10b      	bne.n	8006fd4 <_free_r+0x70>
 8006fbc:	6824      	ldr	r4, [r4, #0]
 8006fbe:	4421      	add	r1, r4
 8006fc0:	1854      	adds	r4, r2, r1
 8006fc2:	42a3      	cmp	r3, r4
 8006fc4:	6011      	str	r1, [r2, #0]
 8006fc6:	d1e0      	bne.n	8006f8a <_free_r+0x26>
 8006fc8:	681c      	ldr	r4, [r3, #0]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	6053      	str	r3, [r2, #4]
 8006fce:	440c      	add	r4, r1
 8006fd0:	6014      	str	r4, [r2, #0]
 8006fd2:	e7da      	b.n	8006f8a <_free_r+0x26>
 8006fd4:	d902      	bls.n	8006fdc <_free_r+0x78>
 8006fd6:	230c      	movs	r3, #12
 8006fd8:	6003      	str	r3, [r0, #0]
 8006fda:	e7d6      	b.n	8006f8a <_free_r+0x26>
 8006fdc:	6825      	ldr	r5, [r4, #0]
 8006fde:	1961      	adds	r1, r4, r5
 8006fe0:	428b      	cmp	r3, r1
 8006fe2:	bf04      	itt	eq
 8006fe4:	6819      	ldreq	r1, [r3, #0]
 8006fe6:	685b      	ldreq	r3, [r3, #4]
 8006fe8:	6063      	str	r3, [r4, #4]
 8006fea:	bf04      	itt	eq
 8006fec:	1949      	addeq	r1, r1, r5
 8006fee:	6021      	streq	r1, [r4, #0]
 8006ff0:	6054      	str	r4, [r2, #4]
 8006ff2:	e7ca      	b.n	8006f8a <_free_r+0x26>
 8006ff4:	b003      	add	sp, #12
 8006ff6:	bd30      	pop	{r4, r5, pc}
 8006ff8:	20000e08 	.word	0x20000e08

08006ffc <sbrk_aligned>:
 8006ffc:	b570      	push	{r4, r5, r6, lr}
 8006ffe:	4e0e      	ldr	r6, [pc, #56]	; (8007038 <sbrk_aligned+0x3c>)
 8007000:	460c      	mov	r4, r1
 8007002:	6831      	ldr	r1, [r6, #0]
 8007004:	4605      	mov	r5, r0
 8007006:	b911      	cbnz	r1, 800700e <sbrk_aligned+0x12>
 8007008:	f000 fe1c 	bl	8007c44 <_sbrk_r>
 800700c:	6030      	str	r0, [r6, #0]
 800700e:	4621      	mov	r1, r4
 8007010:	4628      	mov	r0, r5
 8007012:	f000 fe17 	bl	8007c44 <_sbrk_r>
 8007016:	1c43      	adds	r3, r0, #1
 8007018:	d00a      	beq.n	8007030 <sbrk_aligned+0x34>
 800701a:	1cc4      	adds	r4, r0, #3
 800701c:	f024 0403 	bic.w	r4, r4, #3
 8007020:	42a0      	cmp	r0, r4
 8007022:	d007      	beq.n	8007034 <sbrk_aligned+0x38>
 8007024:	1a21      	subs	r1, r4, r0
 8007026:	4628      	mov	r0, r5
 8007028:	f000 fe0c 	bl	8007c44 <_sbrk_r>
 800702c:	3001      	adds	r0, #1
 800702e:	d101      	bne.n	8007034 <sbrk_aligned+0x38>
 8007030:	f04f 34ff 	mov.w	r4, #4294967295
 8007034:	4620      	mov	r0, r4
 8007036:	bd70      	pop	{r4, r5, r6, pc}
 8007038:	20000e0c 	.word	0x20000e0c

0800703c <_malloc_r>:
 800703c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007040:	1ccd      	adds	r5, r1, #3
 8007042:	f025 0503 	bic.w	r5, r5, #3
 8007046:	3508      	adds	r5, #8
 8007048:	2d0c      	cmp	r5, #12
 800704a:	bf38      	it	cc
 800704c:	250c      	movcc	r5, #12
 800704e:	2d00      	cmp	r5, #0
 8007050:	4607      	mov	r7, r0
 8007052:	db01      	blt.n	8007058 <_malloc_r+0x1c>
 8007054:	42a9      	cmp	r1, r5
 8007056:	d905      	bls.n	8007064 <_malloc_r+0x28>
 8007058:	230c      	movs	r3, #12
 800705a:	603b      	str	r3, [r7, #0]
 800705c:	2600      	movs	r6, #0
 800705e:	4630      	mov	r0, r6
 8007060:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007064:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007138 <_malloc_r+0xfc>
 8007068:	f000 f868 	bl	800713c <__malloc_lock>
 800706c:	f8d8 3000 	ldr.w	r3, [r8]
 8007070:	461c      	mov	r4, r3
 8007072:	bb5c      	cbnz	r4, 80070cc <_malloc_r+0x90>
 8007074:	4629      	mov	r1, r5
 8007076:	4638      	mov	r0, r7
 8007078:	f7ff ffc0 	bl	8006ffc <sbrk_aligned>
 800707c:	1c43      	adds	r3, r0, #1
 800707e:	4604      	mov	r4, r0
 8007080:	d155      	bne.n	800712e <_malloc_r+0xf2>
 8007082:	f8d8 4000 	ldr.w	r4, [r8]
 8007086:	4626      	mov	r6, r4
 8007088:	2e00      	cmp	r6, #0
 800708a:	d145      	bne.n	8007118 <_malloc_r+0xdc>
 800708c:	2c00      	cmp	r4, #0
 800708e:	d048      	beq.n	8007122 <_malloc_r+0xe6>
 8007090:	6823      	ldr	r3, [r4, #0]
 8007092:	4631      	mov	r1, r6
 8007094:	4638      	mov	r0, r7
 8007096:	eb04 0903 	add.w	r9, r4, r3
 800709a:	f000 fdd3 	bl	8007c44 <_sbrk_r>
 800709e:	4581      	cmp	r9, r0
 80070a0:	d13f      	bne.n	8007122 <_malloc_r+0xe6>
 80070a2:	6821      	ldr	r1, [r4, #0]
 80070a4:	1a6d      	subs	r5, r5, r1
 80070a6:	4629      	mov	r1, r5
 80070a8:	4638      	mov	r0, r7
 80070aa:	f7ff ffa7 	bl	8006ffc <sbrk_aligned>
 80070ae:	3001      	adds	r0, #1
 80070b0:	d037      	beq.n	8007122 <_malloc_r+0xe6>
 80070b2:	6823      	ldr	r3, [r4, #0]
 80070b4:	442b      	add	r3, r5
 80070b6:	6023      	str	r3, [r4, #0]
 80070b8:	f8d8 3000 	ldr.w	r3, [r8]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d038      	beq.n	8007132 <_malloc_r+0xf6>
 80070c0:	685a      	ldr	r2, [r3, #4]
 80070c2:	42a2      	cmp	r2, r4
 80070c4:	d12b      	bne.n	800711e <_malloc_r+0xe2>
 80070c6:	2200      	movs	r2, #0
 80070c8:	605a      	str	r2, [r3, #4]
 80070ca:	e00f      	b.n	80070ec <_malloc_r+0xb0>
 80070cc:	6822      	ldr	r2, [r4, #0]
 80070ce:	1b52      	subs	r2, r2, r5
 80070d0:	d41f      	bmi.n	8007112 <_malloc_r+0xd6>
 80070d2:	2a0b      	cmp	r2, #11
 80070d4:	d917      	bls.n	8007106 <_malloc_r+0xca>
 80070d6:	1961      	adds	r1, r4, r5
 80070d8:	42a3      	cmp	r3, r4
 80070da:	6025      	str	r5, [r4, #0]
 80070dc:	bf18      	it	ne
 80070de:	6059      	strne	r1, [r3, #4]
 80070e0:	6863      	ldr	r3, [r4, #4]
 80070e2:	bf08      	it	eq
 80070e4:	f8c8 1000 	streq.w	r1, [r8]
 80070e8:	5162      	str	r2, [r4, r5]
 80070ea:	604b      	str	r3, [r1, #4]
 80070ec:	4638      	mov	r0, r7
 80070ee:	f104 060b 	add.w	r6, r4, #11
 80070f2:	f000 f829 	bl	8007148 <__malloc_unlock>
 80070f6:	f026 0607 	bic.w	r6, r6, #7
 80070fa:	1d23      	adds	r3, r4, #4
 80070fc:	1af2      	subs	r2, r6, r3
 80070fe:	d0ae      	beq.n	800705e <_malloc_r+0x22>
 8007100:	1b9b      	subs	r3, r3, r6
 8007102:	50a3      	str	r3, [r4, r2]
 8007104:	e7ab      	b.n	800705e <_malloc_r+0x22>
 8007106:	42a3      	cmp	r3, r4
 8007108:	6862      	ldr	r2, [r4, #4]
 800710a:	d1dd      	bne.n	80070c8 <_malloc_r+0x8c>
 800710c:	f8c8 2000 	str.w	r2, [r8]
 8007110:	e7ec      	b.n	80070ec <_malloc_r+0xb0>
 8007112:	4623      	mov	r3, r4
 8007114:	6864      	ldr	r4, [r4, #4]
 8007116:	e7ac      	b.n	8007072 <_malloc_r+0x36>
 8007118:	4634      	mov	r4, r6
 800711a:	6876      	ldr	r6, [r6, #4]
 800711c:	e7b4      	b.n	8007088 <_malloc_r+0x4c>
 800711e:	4613      	mov	r3, r2
 8007120:	e7cc      	b.n	80070bc <_malloc_r+0x80>
 8007122:	230c      	movs	r3, #12
 8007124:	603b      	str	r3, [r7, #0]
 8007126:	4638      	mov	r0, r7
 8007128:	f000 f80e 	bl	8007148 <__malloc_unlock>
 800712c:	e797      	b.n	800705e <_malloc_r+0x22>
 800712e:	6025      	str	r5, [r4, #0]
 8007130:	e7dc      	b.n	80070ec <_malloc_r+0xb0>
 8007132:	605b      	str	r3, [r3, #4]
 8007134:	deff      	udf	#255	; 0xff
 8007136:	bf00      	nop
 8007138:	20000e08 	.word	0x20000e08

0800713c <__malloc_lock>:
 800713c:	4801      	ldr	r0, [pc, #4]	; (8007144 <__malloc_lock+0x8>)
 800713e:	f7ff bf0e 	b.w	8006f5e <__retarget_lock_acquire_recursive>
 8007142:	bf00      	nop
 8007144:	20000e04 	.word	0x20000e04

08007148 <__malloc_unlock>:
 8007148:	4801      	ldr	r0, [pc, #4]	; (8007150 <__malloc_unlock+0x8>)
 800714a:	f7ff bf09 	b.w	8006f60 <__retarget_lock_release_recursive>
 800714e:	bf00      	nop
 8007150:	20000e04 	.word	0x20000e04

08007154 <__ssputs_r>:
 8007154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007158:	688e      	ldr	r6, [r1, #8]
 800715a:	461f      	mov	r7, r3
 800715c:	42be      	cmp	r6, r7
 800715e:	680b      	ldr	r3, [r1, #0]
 8007160:	4682      	mov	sl, r0
 8007162:	460c      	mov	r4, r1
 8007164:	4690      	mov	r8, r2
 8007166:	d82c      	bhi.n	80071c2 <__ssputs_r+0x6e>
 8007168:	898a      	ldrh	r2, [r1, #12]
 800716a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800716e:	d026      	beq.n	80071be <__ssputs_r+0x6a>
 8007170:	6965      	ldr	r5, [r4, #20]
 8007172:	6909      	ldr	r1, [r1, #16]
 8007174:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007178:	eba3 0901 	sub.w	r9, r3, r1
 800717c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007180:	1c7b      	adds	r3, r7, #1
 8007182:	444b      	add	r3, r9
 8007184:	106d      	asrs	r5, r5, #1
 8007186:	429d      	cmp	r5, r3
 8007188:	bf38      	it	cc
 800718a:	461d      	movcc	r5, r3
 800718c:	0553      	lsls	r3, r2, #21
 800718e:	d527      	bpl.n	80071e0 <__ssputs_r+0x8c>
 8007190:	4629      	mov	r1, r5
 8007192:	f7ff ff53 	bl	800703c <_malloc_r>
 8007196:	4606      	mov	r6, r0
 8007198:	b360      	cbz	r0, 80071f4 <__ssputs_r+0xa0>
 800719a:	6921      	ldr	r1, [r4, #16]
 800719c:	464a      	mov	r2, r9
 800719e:	f000 fd61 	bl	8007c64 <memcpy>
 80071a2:	89a3      	ldrh	r3, [r4, #12]
 80071a4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80071a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071ac:	81a3      	strh	r3, [r4, #12]
 80071ae:	6126      	str	r6, [r4, #16]
 80071b0:	6165      	str	r5, [r4, #20]
 80071b2:	444e      	add	r6, r9
 80071b4:	eba5 0509 	sub.w	r5, r5, r9
 80071b8:	6026      	str	r6, [r4, #0]
 80071ba:	60a5      	str	r5, [r4, #8]
 80071bc:	463e      	mov	r6, r7
 80071be:	42be      	cmp	r6, r7
 80071c0:	d900      	bls.n	80071c4 <__ssputs_r+0x70>
 80071c2:	463e      	mov	r6, r7
 80071c4:	6820      	ldr	r0, [r4, #0]
 80071c6:	4632      	mov	r2, r6
 80071c8:	4641      	mov	r1, r8
 80071ca:	f000 fcff 	bl	8007bcc <memmove>
 80071ce:	68a3      	ldr	r3, [r4, #8]
 80071d0:	1b9b      	subs	r3, r3, r6
 80071d2:	60a3      	str	r3, [r4, #8]
 80071d4:	6823      	ldr	r3, [r4, #0]
 80071d6:	4433      	add	r3, r6
 80071d8:	6023      	str	r3, [r4, #0]
 80071da:	2000      	movs	r0, #0
 80071dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071e0:	462a      	mov	r2, r5
 80071e2:	f000 fd4d 	bl	8007c80 <_realloc_r>
 80071e6:	4606      	mov	r6, r0
 80071e8:	2800      	cmp	r0, #0
 80071ea:	d1e0      	bne.n	80071ae <__ssputs_r+0x5a>
 80071ec:	6921      	ldr	r1, [r4, #16]
 80071ee:	4650      	mov	r0, sl
 80071f0:	f7ff feb8 	bl	8006f64 <_free_r>
 80071f4:	230c      	movs	r3, #12
 80071f6:	f8ca 3000 	str.w	r3, [sl]
 80071fa:	89a3      	ldrh	r3, [r4, #12]
 80071fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007200:	81a3      	strh	r3, [r4, #12]
 8007202:	f04f 30ff 	mov.w	r0, #4294967295
 8007206:	e7e9      	b.n	80071dc <__ssputs_r+0x88>

08007208 <_svfiprintf_r>:
 8007208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800720c:	4698      	mov	r8, r3
 800720e:	898b      	ldrh	r3, [r1, #12]
 8007210:	061b      	lsls	r3, r3, #24
 8007212:	b09d      	sub	sp, #116	; 0x74
 8007214:	4607      	mov	r7, r0
 8007216:	460d      	mov	r5, r1
 8007218:	4614      	mov	r4, r2
 800721a:	d50e      	bpl.n	800723a <_svfiprintf_r+0x32>
 800721c:	690b      	ldr	r3, [r1, #16]
 800721e:	b963      	cbnz	r3, 800723a <_svfiprintf_r+0x32>
 8007220:	2140      	movs	r1, #64	; 0x40
 8007222:	f7ff ff0b 	bl	800703c <_malloc_r>
 8007226:	6028      	str	r0, [r5, #0]
 8007228:	6128      	str	r0, [r5, #16]
 800722a:	b920      	cbnz	r0, 8007236 <_svfiprintf_r+0x2e>
 800722c:	230c      	movs	r3, #12
 800722e:	603b      	str	r3, [r7, #0]
 8007230:	f04f 30ff 	mov.w	r0, #4294967295
 8007234:	e0d0      	b.n	80073d8 <_svfiprintf_r+0x1d0>
 8007236:	2340      	movs	r3, #64	; 0x40
 8007238:	616b      	str	r3, [r5, #20]
 800723a:	2300      	movs	r3, #0
 800723c:	9309      	str	r3, [sp, #36]	; 0x24
 800723e:	2320      	movs	r3, #32
 8007240:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007244:	f8cd 800c 	str.w	r8, [sp, #12]
 8007248:	2330      	movs	r3, #48	; 0x30
 800724a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80073f0 <_svfiprintf_r+0x1e8>
 800724e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007252:	f04f 0901 	mov.w	r9, #1
 8007256:	4623      	mov	r3, r4
 8007258:	469a      	mov	sl, r3
 800725a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800725e:	b10a      	cbz	r2, 8007264 <_svfiprintf_r+0x5c>
 8007260:	2a25      	cmp	r2, #37	; 0x25
 8007262:	d1f9      	bne.n	8007258 <_svfiprintf_r+0x50>
 8007264:	ebba 0b04 	subs.w	fp, sl, r4
 8007268:	d00b      	beq.n	8007282 <_svfiprintf_r+0x7a>
 800726a:	465b      	mov	r3, fp
 800726c:	4622      	mov	r2, r4
 800726e:	4629      	mov	r1, r5
 8007270:	4638      	mov	r0, r7
 8007272:	f7ff ff6f 	bl	8007154 <__ssputs_r>
 8007276:	3001      	adds	r0, #1
 8007278:	f000 80a9 	beq.w	80073ce <_svfiprintf_r+0x1c6>
 800727c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800727e:	445a      	add	r2, fp
 8007280:	9209      	str	r2, [sp, #36]	; 0x24
 8007282:	f89a 3000 	ldrb.w	r3, [sl]
 8007286:	2b00      	cmp	r3, #0
 8007288:	f000 80a1 	beq.w	80073ce <_svfiprintf_r+0x1c6>
 800728c:	2300      	movs	r3, #0
 800728e:	f04f 32ff 	mov.w	r2, #4294967295
 8007292:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007296:	f10a 0a01 	add.w	sl, sl, #1
 800729a:	9304      	str	r3, [sp, #16]
 800729c:	9307      	str	r3, [sp, #28]
 800729e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80072a2:	931a      	str	r3, [sp, #104]	; 0x68
 80072a4:	4654      	mov	r4, sl
 80072a6:	2205      	movs	r2, #5
 80072a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072ac:	4850      	ldr	r0, [pc, #320]	; (80073f0 <_svfiprintf_r+0x1e8>)
 80072ae:	f7f8 ff9f 	bl	80001f0 <memchr>
 80072b2:	9a04      	ldr	r2, [sp, #16]
 80072b4:	b9d8      	cbnz	r0, 80072ee <_svfiprintf_r+0xe6>
 80072b6:	06d0      	lsls	r0, r2, #27
 80072b8:	bf44      	itt	mi
 80072ba:	2320      	movmi	r3, #32
 80072bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072c0:	0711      	lsls	r1, r2, #28
 80072c2:	bf44      	itt	mi
 80072c4:	232b      	movmi	r3, #43	; 0x2b
 80072c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072ca:	f89a 3000 	ldrb.w	r3, [sl]
 80072ce:	2b2a      	cmp	r3, #42	; 0x2a
 80072d0:	d015      	beq.n	80072fe <_svfiprintf_r+0xf6>
 80072d2:	9a07      	ldr	r2, [sp, #28]
 80072d4:	4654      	mov	r4, sl
 80072d6:	2000      	movs	r0, #0
 80072d8:	f04f 0c0a 	mov.w	ip, #10
 80072dc:	4621      	mov	r1, r4
 80072de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072e2:	3b30      	subs	r3, #48	; 0x30
 80072e4:	2b09      	cmp	r3, #9
 80072e6:	d94d      	bls.n	8007384 <_svfiprintf_r+0x17c>
 80072e8:	b1b0      	cbz	r0, 8007318 <_svfiprintf_r+0x110>
 80072ea:	9207      	str	r2, [sp, #28]
 80072ec:	e014      	b.n	8007318 <_svfiprintf_r+0x110>
 80072ee:	eba0 0308 	sub.w	r3, r0, r8
 80072f2:	fa09 f303 	lsl.w	r3, r9, r3
 80072f6:	4313      	orrs	r3, r2
 80072f8:	9304      	str	r3, [sp, #16]
 80072fa:	46a2      	mov	sl, r4
 80072fc:	e7d2      	b.n	80072a4 <_svfiprintf_r+0x9c>
 80072fe:	9b03      	ldr	r3, [sp, #12]
 8007300:	1d19      	adds	r1, r3, #4
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	9103      	str	r1, [sp, #12]
 8007306:	2b00      	cmp	r3, #0
 8007308:	bfbb      	ittet	lt
 800730a:	425b      	neglt	r3, r3
 800730c:	f042 0202 	orrlt.w	r2, r2, #2
 8007310:	9307      	strge	r3, [sp, #28]
 8007312:	9307      	strlt	r3, [sp, #28]
 8007314:	bfb8      	it	lt
 8007316:	9204      	strlt	r2, [sp, #16]
 8007318:	7823      	ldrb	r3, [r4, #0]
 800731a:	2b2e      	cmp	r3, #46	; 0x2e
 800731c:	d10c      	bne.n	8007338 <_svfiprintf_r+0x130>
 800731e:	7863      	ldrb	r3, [r4, #1]
 8007320:	2b2a      	cmp	r3, #42	; 0x2a
 8007322:	d134      	bne.n	800738e <_svfiprintf_r+0x186>
 8007324:	9b03      	ldr	r3, [sp, #12]
 8007326:	1d1a      	adds	r2, r3, #4
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	9203      	str	r2, [sp, #12]
 800732c:	2b00      	cmp	r3, #0
 800732e:	bfb8      	it	lt
 8007330:	f04f 33ff 	movlt.w	r3, #4294967295
 8007334:	3402      	adds	r4, #2
 8007336:	9305      	str	r3, [sp, #20]
 8007338:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007400 <_svfiprintf_r+0x1f8>
 800733c:	7821      	ldrb	r1, [r4, #0]
 800733e:	2203      	movs	r2, #3
 8007340:	4650      	mov	r0, sl
 8007342:	f7f8 ff55 	bl	80001f0 <memchr>
 8007346:	b138      	cbz	r0, 8007358 <_svfiprintf_r+0x150>
 8007348:	9b04      	ldr	r3, [sp, #16]
 800734a:	eba0 000a 	sub.w	r0, r0, sl
 800734e:	2240      	movs	r2, #64	; 0x40
 8007350:	4082      	lsls	r2, r0
 8007352:	4313      	orrs	r3, r2
 8007354:	3401      	adds	r4, #1
 8007356:	9304      	str	r3, [sp, #16]
 8007358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800735c:	4825      	ldr	r0, [pc, #148]	; (80073f4 <_svfiprintf_r+0x1ec>)
 800735e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007362:	2206      	movs	r2, #6
 8007364:	f7f8 ff44 	bl	80001f0 <memchr>
 8007368:	2800      	cmp	r0, #0
 800736a:	d038      	beq.n	80073de <_svfiprintf_r+0x1d6>
 800736c:	4b22      	ldr	r3, [pc, #136]	; (80073f8 <_svfiprintf_r+0x1f0>)
 800736e:	bb1b      	cbnz	r3, 80073b8 <_svfiprintf_r+0x1b0>
 8007370:	9b03      	ldr	r3, [sp, #12]
 8007372:	3307      	adds	r3, #7
 8007374:	f023 0307 	bic.w	r3, r3, #7
 8007378:	3308      	adds	r3, #8
 800737a:	9303      	str	r3, [sp, #12]
 800737c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800737e:	4433      	add	r3, r6
 8007380:	9309      	str	r3, [sp, #36]	; 0x24
 8007382:	e768      	b.n	8007256 <_svfiprintf_r+0x4e>
 8007384:	fb0c 3202 	mla	r2, ip, r2, r3
 8007388:	460c      	mov	r4, r1
 800738a:	2001      	movs	r0, #1
 800738c:	e7a6      	b.n	80072dc <_svfiprintf_r+0xd4>
 800738e:	2300      	movs	r3, #0
 8007390:	3401      	adds	r4, #1
 8007392:	9305      	str	r3, [sp, #20]
 8007394:	4619      	mov	r1, r3
 8007396:	f04f 0c0a 	mov.w	ip, #10
 800739a:	4620      	mov	r0, r4
 800739c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073a0:	3a30      	subs	r2, #48	; 0x30
 80073a2:	2a09      	cmp	r2, #9
 80073a4:	d903      	bls.n	80073ae <_svfiprintf_r+0x1a6>
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d0c6      	beq.n	8007338 <_svfiprintf_r+0x130>
 80073aa:	9105      	str	r1, [sp, #20]
 80073ac:	e7c4      	b.n	8007338 <_svfiprintf_r+0x130>
 80073ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80073b2:	4604      	mov	r4, r0
 80073b4:	2301      	movs	r3, #1
 80073b6:	e7f0      	b.n	800739a <_svfiprintf_r+0x192>
 80073b8:	ab03      	add	r3, sp, #12
 80073ba:	9300      	str	r3, [sp, #0]
 80073bc:	462a      	mov	r2, r5
 80073be:	4b0f      	ldr	r3, [pc, #60]	; (80073fc <_svfiprintf_r+0x1f4>)
 80073c0:	a904      	add	r1, sp, #16
 80073c2:	4638      	mov	r0, r7
 80073c4:	f3af 8000 	nop.w
 80073c8:	1c42      	adds	r2, r0, #1
 80073ca:	4606      	mov	r6, r0
 80073cc:	d1d6      	bne.n	800737c <_svfiprintf_r+0x174>
 80073ce:	89ab      	ldrh	r3, [r5, #12]
 80073d0:	065b      	lsls	r3, r3, #25
 80073d2:	f53f af2d 	bmi.w	8007230 <_svfiprintf_r+0x28>
 80073d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80073d8:	b01d      	add	sp, #116	; 0x74
 80073da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073de:	ab03      	add	r3, sp, #12
 80073e0:	9300      	str	r3, [sp, #0]
 80073e2:	462a      	mov	r2, r5
 80073e4:	4b05      	ldr	r3, [pc, #20]	; (80073fc <_svfiprintf_r+0x1f4>)
 80073e6:	a904      	add	r1, sp, #16
 80073e8:	4638      	mov	r0, r7
 80073ea:	f000 f9bd 	bl	8007768 <_printf_i>
 80073ee:	e7eb      	b.n	80073c8 <_svfiprintf_r+0x1c0>
 80073f0:	08007e18 	.word	0x08007e18
 80073f4:	08007e22 	.word	0x08007e22
 80073f8:	00000000 	.word	0x00000000
 80073fc:	08007155 	.word	0x08007155
 8007400:	08007e1e 	.word	0x08007e1e

08007404 <__sfputc_r>:
 8007404:	6893      	ldr	r3, [r2, #8]
 8007406:	3b01      	subs	r3, #1
 8007408:	2b00      	cmp	r3, #0
 800740a:	b410      	push	{r4}
 800740c:	6093      	str	r3, [r2, #8]
 800740e:	da08      	bge.n	8007422 <__sfputc_r+0x1e>
 8007410:	6994      	ldr	r4, [r2, #24]
 8007412:	42a3      	cmp	r3, r4
 8007414:	db01      	blt.n	800741a <__sfputc_r+0x16>
 8007416:	290a      	cmp	r1, #10
 8007418:	d103      	bne.n	8007422 <__sfputc_r+0x1e>
 800741a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800741e:	f7ff bc90 	b.w	8006d42 <__swbuf_r>
 8007422:	6813      	ldr	r3, [r2, #0]
 8007424:	1c58      	adds	r0, r3, #1
 8007426:	6010      	str	r0, [r2, #0]
 8007428:	7019      	strb	r1, [r3, #0]
 800742a:	4608      	mov	r0, r1
 800742c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007430:	4770      	bx	lr

08007432 <__sfputs_r>:
 8007432:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007434:	4606      	mov	r6, r0
 8007436:	460f      	mov	r7, r1
 8007438:	4614      	mov	r4, r2
 800743a:	18d5      	adds	r5, r2, r3
 800743c:	42ac      	cmp	r4, r5
 800743e:	d101      	bne.n	8007444 <__sfputs_r+0x12>
 8007440:	2000      	movs	r0, #0
 8007442:	e007      	b.n	8007454 <__sfputs_r+0x22>
 8007444:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007448:	463a      	mov	r2, r7
 800744a:	4630      	mov	r0, r6
 800744c:	f7ff ffda 	bl	8007404 <__sfputc_r>
 8007450:	1c43      	adds	r3, r0, #1
 8007452:	d1f3      	bne.n	800743c <__sfputs_r+0xa>
 8007454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007458 <_vfiprintf_r>:
 8007458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800745c:	460d      	mov	r5, r1
 800745e:	b09d      	sub	sp, #116	; 0x74
 8007460:	4614      	mov	r4, r2
 8007462:	4698      	mov	r8, r3
 8007464:	4606      	mov	r6, r0
 8007466:	b118      	cbz	r0, 8007470 <_vfiprintf_r+0x18>
 8007468:	6a03      	ldr	r3, [r0, #32]
 800746a:	b90b      	cbnz	r3, 8007470 <_vfiprintf_r+0x18>
 800746c:	f7ff fb62 	bl	8006b34 <__sinit>
 8007470:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007472:	07d9      	lsls	r1, r3, #31
 8007474:	d405      	bmi.n	8007482 <_vfiprintf_r+0x2a>
 8007476:	89ab      	ldrh	r3, [r5, #12]
 8007478:	059a      	lsls	r2, r3, #22
 800747a:	d402      	bmi.n	8007482 <_vfiprintf_r+0x2a>
 800747c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800747e:	f7ff fd6e 	bl	8006f5e <__retarget_lock_acquire_recursive>
 8007482:	89ab      	ldrh	r3, [r5, #12]
 8007484:	071b      	lsls	r3, r3, #28
 8007486:	d501      	bpl.n	800748c <_vfiprintf_r+0x34>
 8007488:	692b      	ldr	r3, [r5, #16]
 800748a:	b99b      	cbnz	r3, 80074b4 <_vfiprintf_r+0x5c>
 800748c:	4629      	mov	r1, r5
 800748e:	4630      	mov	r0, r6
 8007490:	f7ff fc94 	bl	8006dbc <__swsetup_r>
 8007494:	b170      	cbz	r0, 80074b4 <_vfiprintf_r+0x5c>
 8007496:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007498:	07dc      	lsls	r4, r3, #31
 800749a:	d504      	bpl.n	80074a6 <_vfiprintf_r+0x4e>
 800749c:	f04f 30ff 	mov.w	r0, #4294967295
 80074a0:	b01d      	add	sp, #116	; 0x74
 80074a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a6:	89ab      	ldrh	r3, [r5, #12]
 80074a8:	0598      	lsls	r0, r3, #22
 80074aa:	d4f7      	bmi.n	800749c <_vfiprintf_r+0x44>
 80074ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074ae:	f7ff fd57 	bl	8006f60 <__retarget_lock_release_recursive>
 80074b2:	e7f3      	b.n	800749c <_vfiprintf_r+0x44>
 80074b4:	2300      	movs	r3, #0
 80074b6:	9309      	str	r3, [sp, #36]	; 0x24
 80074b8:	2320      	movs	r3, #32
 80074ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80074be:	f8cd 800c 	str.w	r8, [sp, #12]
 80074c2:	2330      	movs	r3, #48	; 0x30
 80074c4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007678 <_vfiprintf_r+0x220>
 80074c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80074cc:	f04f 0901 	mov.w	r9, #1
 80074d0:	4623      	mov	r3, r4
 80074d2:	469a      	mov	sl, r3
 80074d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074d8:	b10a      	cbz	r2, 80074de <_vfiprintf_r+0x86>
 80074da:	2a25      	cmp	r2, #37	; 0x25
 80074dc:	d1f9      	bne.n	80074d2 <_vfiprintf_r+0x7a>
 80074de:	ebba 0b04 	subs.w	fp, sl, r4
 80074e2:	d00b      	beq.n	80074fc <_vfiprintf_r+0xa4>
 80074e4:	465b      	mov	r3, fp
 80074e6:	4622      	mov	r2, r4
 80074e8:	4629      	mov	r1, r5
 80074ea:	4630      	mov	r0, r6
 80074ec:	f7ff ffa1 	bl	8007432 <__sfputs_r>
 80074f0:	3001      	adds	r0, #1
 80074f2:	f000 80a9 	beq.w	8007648 <_vfiprintf_r+0x1f0>
 80074f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074f8:	445a      	add	r2, fp
 80074fa:	9209      	str	r2, [sp, #36]	; 0x24
 80074fc:	f89a 3000 	ldrb.w	r3, [sl]
 8007500:	2b00      	cmp	r3, #0
 8007502:	f000 80a1 	beq.w	8007648 <_vfiprintf_r+0x1f0>
 8007506:	2300      	movs	r3, #0
 8007508:	f04f 32ff 	mov.w	r2, #4294967295
 800750c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007510:	f10a 0a01 	add.w	sl, sl, #1
 8007514:	9304      	str	r3, [sp, #16]
 8007516:	9307      	str	r3, [sp, #28]
 8007518:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800751c:	931a      	str	r3, [sp, #104]	; 0x68
 800751e:	4654      	mov	r4, sl
 8007520:	2205      	movs	r2, #5
 8007522:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007526:	4854      	ldr	r0, [pc, #336]	; (8007678 <_vfiprintf_r+0x220>)
 8007528:	f7f8 fe62 	bl	80001f0 <memchr>
 800752c:	9a04      	ldr	r2, [sp, #16]
 800752e:	b9d8      	cbnz	r0, 8007568 <_vfiprintf_r+0x110>
 8007530:	06d1      	lsls	r1, r2, #27
 8007532:	bf44      	itt	mi
 8007534:	2320      	movmi	r3, #32
 8007536:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800753a:	0713      	lsls	r3, r2, #28
 800753c:	bf44      	itt	mi
 800753e:	232b      	movmi	r3, #43	; 0x2b
 8007540:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007544:	f89a 3000 	ldrb.w	r3, [sl]
 8007548:	2b2a      	cmp	r3, #42	; 0x2a
 800754a:	d015      	beq.n	8007578 <_vfiprintf_r+0x120>
 800754c:	9a07      	ldr	r2, [sp, #28]
 800754e:	4654      	mov	r4, sl
 8007550:	2000      	movs	r0, #0
 8007552:	f04f 0c0a 	mov.w	ip, #10
 8007556:	4621      	mov	r1, r4
 8007558:	f811 3b01 	ldrb.w	r3, [r1], #1
 800755c:	3b30      	subs	r3, #48	; 0x30
 800755e:	2b09      	cmp	r3, #9
 8007560:	d94d      	bls.n	80075fe <_vfiprintf_r+0x1a6>
 8007562:	b1b0      	cbz	r0, 8007592 <_vfiprintf_r+0x13a>
 8007564:	9207      	str	r2, [sp, #28]
 8007566:	e014      	b.n	8007592 <_vfiprintf_r+0x13a>
 8007568:	eba0 0308 	sub.w	r3, r0, r8
 800756c:	fa09 f303 	lsl.w	r3, r9, r3
 8007570:	4313      	orrs	r3, r2
 8007572:	9304      	str	r3, [sp, #16]
 8007574:	46a2      	mov	sl, r4
 8007576:	e7d2      	b.n	800751e <_vfiprintf_r+0xc6>
 8007578:	9b03      	ldr	r3, [sp, #12]
 800757a:	1d19      	adds	r1, r3, #4
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	9103      	str	r1, [sp, #12]
 8007580:	2b00      	cmp	r3, #0
 8007582:	bfbb      	ittet	lt
 8007584:	425b      	neglt	r3, r3
 8007586:	f042 0202 	orrlt.w	r2, r2, #2
 800758a:	9307      	strge	r3, [sp, #28]
 800758c:	9307      	strlt	r3, [sp, #28]
 800758e:	bfb8      	it	lt
 8007590:	9204      	strlt	r2, [sp, #16]
 8007592:	7823      	ldrb	r3, [r4, #0]
 8007594:	2b2e      	cmp	r3, #46	; 0x2e
 8007596:	d10c      	bne.n	80075b2 <_vfiprintf_r+0x15a>
 8007598:	7863      	ldrb	r3, [r4, #1]
 800759a:	2b2a      	cmp	r3, #42	; 0x2a
 800759c:	d134      	bne.n	8007608 <_vfiprintf_r+0x1b0>
 800759e:	9b03      	ldr	r3, [sp, #12]
 80075a0:	1d1a      	adds	r2, r3, #4
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	9203      	str	r2, [sp, #12]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	bfb8      	it	lt
 80075aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80075ae:	3402      	adds	r4, #2
 80075b0:	9305      	str	r3, [sp, #20]
 80075b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007688 <_vfiprintf_r+0x230>
 80075b6:	7821      	ldrb	r1, [r4, #0]
 80075b8:	2203      	movs	r2, #3
 80075ba:	4650      	mov	r0, sl
 80075bc:	f7f8 fe18 	bl	80001f0 <memchr>
 80075c0:	b138      	cbz	r0, 80075d2 <_vfiprintf_r+0x17a>
 80075c2:	9b04      	ldr	r3, [sp, #16]
 80075c4:	eba0 000a 	sub.w	r0, r0, sl
 80075c8:	2240      	movs	r2, #64	; 0x40
 80075ca:	4082      	lsls	r2, r0
 80075cc:	4313      	orrs	r3, r2
 80075ce:	3401      	adds	r4, #1
 80075d0:	9304      	str	r3, [sp, #16]
 80075d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075d6:	4829      	ldr	r0, [pc, #164]	; (800767c <_vfiprintf_r+0x224>)
 80075d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80075dc:	2206      	movs	r2, #6
 80075de:	f7f8 fe07 	bl	80001f0 <memchr>
 80075e2:	2800      	cmp	r0, #0
 80075e4:	d03f      	beq.n	8007666 <_vfiprintf_r+0x20e>
 80075e6:	4b26      	ldr	r3, [pc, #152]	; (8007680 <_vfiprintf_r+0x228>)
 80075e8:	bb1b      	cbnz	r3, 8007632 <_vfiprintf_r+0x1da>
 80075ea:	9b03      	ldr	r3, [sp, #12]
 80075ec:	3307      	adds	r3, #7
 80075ee:	f023 0307 	bic.w	r3, r3, #7
 80075f2:	3308      	adds	r3, #8
 80075f4:	9303      	str	r3, [sp, #12]
 80075f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075f8:	443b      	add	r3, r7
 80075fa:	9309      	str	r3, [sp, #36]	; 0x24
 80075fc:	e768      	b.n	80074d0 <_vfiprintf_r+0x78>
 80075fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007602:	460c      	mov	r4, r1
 8007604:	2001      	movs	r0, #1
 8007606:	e7a6      	b.n	8007556 <_vfiprintf_r+0xfe>
 8007608:	2300      	movs	r3, #0
 800760a:	3401      	adds	r4, #1
 800760c:	9305      	str	r3, [sp, #20]
 800760e:	4619      	mov	r1, r3
 8007610:	f04f 0c0a 	mov.w	ip, #10
 8007614:	4620      	mov	r0, r4
 8007616:	f810 2b01 	ldrb.w	r2, [r0], #1
 800761a:	3a30      	subs	r2, #48	; 0x30
 800761c:	2a09      	cmp	r2, #9
 800761e:	d903      	bls.n	8007628 <_vfiprintf_r+0x1d0>
 8007620:	2b00      	cmp	r3, #0
 8007622:	d0c6      	beq.n	80075b2 <_vfiprintf_r+0x15a>
 8007624:	9105      	str	r1, [sp, #20]
 8007626:	e7c4      	b.n	80075b2 <_vfiprintf_r+0x15a>
 8007628:	fb0c 2101 	mla	r1, ip, r1, r2
 800762c:	4604      	mov	r4, r0
 800762e:	2301      	movs	r3, #1
 8007630:	e7f0      	b.n	8007614 <_vfiprintf_r+0x1bc>
 8007632:	ab03      	add	r3, sp, #12
 8007634:	9300      	str	r3, [sp, #0]
 8007636:	462a      	mov	r2, r5
 8007638:	4b12      	ldr	r3, [pc, #72]	; (8007684 <_vfiprintf_r+0x22c>)
 800763a:	a904      	add	r1, sp, #16
 800763c:	4630      	mov	r0, r6
 800763e:	f3af 8000 	nop.w
 8007642:	4607      	mov	r7, r0
 8007644:	1c78      	adds	r0, r7, #1
 8007646:	d1d6      	bne.n	80075f6 <_vfiprintf_r+0x19e>
 8007648:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800764a:	07d9      	lsls	r1, r3, #31
 800764c:	d405      	bmi.n	800765a <_vfiprintf_r+0x202>
 800764e:	89ab      	ldrh	r3, [r5, #12]
 8007650:	059a      	lsls	r2, r3, #22
 8007652:	d402      	bmi.n	800765a <_vfiprintf_r+0x202>
 8007654:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007656:	f7ff fc83 	bl	8006f60 <__retarget_lock_release_recursive>
 800765a:	89ab      	ldrh	r3, [r5, #12]
 800765c:	065b      	lsls	r3, r3, #25
 800765e:	f53f af1d 	bmi.w	800749c <_vfiprintf_r+0x44>
 8007662:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007664:	e71c      	b.n	80074a0 <_vfiprintf_r+0x48>
 8007666:	ab03      	add	r3, sp, #12
 8007668:	9300      	str	r3, [sp, #0]
 800766a:	462a      	mov	r2, r5
 800766c:	4b05      	ldr	r3, [pc, #20]	; (8007684 <_vfiprintf_r+0x22c>)
 800766e:	a904      	add	r1, sp, #16
 8007670:	4630      	mov	r0, r6
 8007672:	f000 f879 	bl	8007768 <_printf_i>
 8007676:	e7e4      	b.n	8007642 <_vfiprintf_r+0x1ea>
 8007678:	08007e18 	.word	0x08007e18
 800767c:	08007e22 	.word	0x08007e22
 8007680:	00000000 	.word	0x00000000
 8007684:	08007433 	.word	0x08007433
 8007688:	08007e1e 	.word	0x08007e1e

0800768c <_printf_common>:
 800768c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007690:	4616      	mov	r6, r2
 8007692:	4699      	mov	r9, r3
 8007694:	688a      	ldr	r2, [r1, #8]
 8007696:	690b      	ldr	r3, [r1, #16]
 8007698:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800769c:	4293      	cmp	r3, r2
 800769e:	bfb8      	it	lt
 80076a0:	4613      	movlt	r3, r2
 80076a2:	6033      	str	r3, [r6, #0]
 80076a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80076a8:	4607      	mov	r7, r0
 80076aa:	460c      	mov	r4, r1
 80076ac:	b10a      	cbz	r2, 80076b2 <_printf_common+0x26>
 80076ae:	3301      	adds	r3, #1
 80076b0:	6033      	str	r3, [r6, #0]
 80076b2:	6823      	ldr	r3, [r4, #0]
 80076b4:	0699      	lsls	r1, r3, #26
 80076b6:	bf42      	ittt	mi
 80076b8:	6833      	ldrmi	r3, [r6, #0]
 80076ba:	3302      	addmi	r3, #2
 80076bc:	6033      	strmi	r3, [r6, #0]
 80076be:	6825      	ldr	r5, [r4, #0]
 80076c0:	f015 0506 	ands.w	r5, r5, #6
 80076c4:	d106      	bne.n	80076d4 <_printf_common+0x48>
 80076c6:	f104 0a19 	add.w	sl, r4, #25
 80076ca:	68e3      	ldr	r3, [r4, #12]
 80076cc:	6832      	ldr	r2, [r6, #0]
 80076ce:	1a9b      	subs	r3, r3, r2
 80076d0:	42ab      	cmp	r3, r5
 80076d2:	dc26      	bgt.n	8007722 <_printf_common+0x96>
 80076d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80076d8:	1e13      	subs	r3, r2, #0
 80076da:	6822      	ldr	r2, [r4, #0]
 80076dc:	bf18      	it	ne
 80076de:	2301      	movne	r3, #1
 80076e0:	0692      	lsls	r2, r2, #26
 80076e2:	d42b      	bmi.n	800773c <_printf_common+0xb0>
 80076e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80076e8:	4649      	mov	r1, r9
 80076ea:	4638      	mov	r0, r7
 80076ec:	47c0      	blx	r8
 80076ee:	3001      	adds	r0, #1
 80076f0:	d01e      	beq.n	8007730 <_printf_common+0xa4>
 80076f2:	6823      	ldr	r3, [r4, #0]
 80076f4:	6922      	ldr	r2, [r4, #16]
 80076f6:	f003 0306 	and.w	r3, r3, #6
 80076fa:	2b04      	cmp	r3, #4
 80076fc:	bf02      	ittt	eq
 80076fe:	68e5      	ldreq	r5, [r4, #12]
 8007700:	6833      	ldreq	r3, [r6, #0]
 8007702:	1aed      	subeq	r5, r5, r3
 8007704:	68a3      	ldr	r3, [r4, #8]
 8007706:	bf0c      	ite	eq
 8007708:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800770c:	2500      	movne	r5, #0
 800770e:	4293      	cmp	r3, r2
 8007710:	bfc4      	itt	gt
 8007712:	1a9b      	subgt	r3, r3, r2
 8007714:	18ed      	addgt	r5, r5, r3
 8007716:	2600      	movs	r6, #0
 8007718:	341a      	adds	r4, #26
 800771a:	42b5      	cmp	r5, r6
 800771c:	d11a      	bne.n	8007754 <_printf_common+0xc8>
 800771e:	2000      	movs	r0, #0
 8007720:	e008      	b.n	8007734 <_printf_common+0xa8>
 8007722:	2301      	movs	r3, #1
 8007724:	4652      	mov	r2, sl
 8007726:	4649      	mov	r1, r9
 8007728:	4638      	mov	r0, r7
 800772a:	47c0      	blx	r8
 800772c:	3001      	adds	r0, #1
 800772e:	d103      	bne.n	8007738 <_printf_common+0xac>
 8007730:	f04f 30ff 	mov.w	r0, #4294967295
 8007734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007738:	3501      	adds	r5, #1
 800773a:	e7c6      	b.n	80076ca <_printf_common+0x3e>
 800773c:	18e1      	adds	r1, r4, r3
 800773e:	1c5a      	adds	r2, r3, #1
 8007740:	2030      	movs	r0, #48	; 0x30
 8007742:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007746:	4422      	add	r2, r4
 8007748:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800774c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007750:	3302      	adds	r3, #2
 8007752:	e7c7      	b.n	80076e4 <_printf_common+0x58>
 8007754:	2301      	movs	r3, #1
 8007756:	4622      	mov	r2, r4
 8007758:	4649      	mov	r1, r9
 800775a:	4638      	mov	r0, r7
 800775c:	47c0      	blx	r8
 800775e:	3001      	adds	r0, #1
 8007760:	d0e6      	beq.n	8007730 <_printf_common+0xa4>
 8007762:	3601      	adds	r6, #1
 8007764:	e7d9      	b.n	800771a <_printf_common+0x8e>
	...

08007768 <_printf_i>:
 8007768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800776c:	7e0f      	ldrb	r7, [r1, #24]
 800776e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007770:	2f78      	cmp	r7, #120	; 0x78
 8007772:	4691      	mov	r9, r2
 8007774:	4680      	mov	r8, r0
 8007776:	460c      	mov	r4, r1
 8007778:	469a      	mov	sl, r3
 800777a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800777e:	d807      	bhi.n	8007790 <_printf_i+0x28>
 8007780:	2f62      	cmp	r7, #98	; 0x62
 8007782:	d80a      	bhi.n	800779a <_printf_i+0x32>
 8007784:	2f00      	cmp	r7, #0
 8007786:	f000 80d4 	beq.w	8007932 <_printf_i+0x1ca>
 800778a:	2f58      	cmp	r7, #88	; 0x58
 800778c:	f000 80c0 	beq.w	8007910 <_printf_i+0x1a8>
 8007790:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007794:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007798:	e03a      	b.n	8007810 <_printf_i+0xa8>
 800779a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800779e:	2b15      	cmp	r3, #21
 80077a0:	d8f6      	bhi.n	8007790 <_printf_i+0x28>
 80077a2:	a101      	add	r1, pc, #4	; (adr r1, 80077a8 <_printf_i+0x40>)
 80077a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077a8:	08007801 	.word	0x08007801
 80077ac:	08007815 	.word	0x08007815
 80077b0:	08007791 	.word	0x08007791
 80077b4:	08007791 	.word	0x08007791
 80077b8:	08007791 	.word	0x08007791
 80077bc:	08007791 	.word	0x08007791
 80077c0:	08007815 	.word	0x08007815
 80077c4:	08007791 	.word	0x08007791
 80077c8:	08007791 	.word	0x08007791
 80077cc:	08007791 	.word	0x08007791
 80077d0:	08007791 	.word	0x08007791
 80077d4:	08007919 	.word	0x08007919
 80077d8:	08007841 	.word	0x08007841
 80077dc:	080078d3 	.word	0x080078d3
 80077e0:	08007791 	.word	0x08007791
 80077e4:	08007791 	.word	0x08007791
 80077e8:	0800793b 	.word	0x0800793b
 80077ec:	08007791 	.word	0x08007791
 80077f0:	08007841 	.word	0x08007841
 80077f4:	08007791 	.word	0x08007791
 80077f8:	08007791 	.word	0x08007791
 80077fc:	080078db 	.word	0x080078db
 8007800:	682b      	ldr	r3, [r5, #0]
 8007802:	1d1a      	adds	r2, r3, #4
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	602a      	str	r2, [r5, #0]
 8007808:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800780c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007810:	2301      	movs	r3, #1
 8007812:	e09f      	b.n	8007954 <_printf_i+0x1ec>
 8007814:	6820      	ldr	r0, [r4, #0]
 8007816:	682b      	ldr	r3, [r5, #0]
 8007818:	0607      	lsls	r7, r0, #24
 800781a:	f103 0104 	add.w	r1, r3, #4
 800781e:	6029      	str	r1, [r5, #0]
 8007820:	d501      	bpl.n	8007826 <_printf_i+0xbe>
 8007822:	681e      	ldr	r6, [r3, #0]
 8007824:	e003      	b.n	800782e <_printf_i+0xc6>
 8007826:	0646      	lsls	r6, r0, #25
 8007828:	d5fb      	bpl.n	8007822 <_printf_i+0xba>
 800782a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800782e:	2e00      	cmp	r6, #0
 8007830:	da03      	bge.n	800783a <_printf_i+0xd2>
 8007832:	232d      	movs	r3, #45	; 0x2d
 8007834:	4276      	negs	r6, r6
 8007836:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800783a:	485a      	ldr	r0, [pc, #360]	; (80079a4 <_printf_i+0x23c>)
 800783c:	230a      	movs	r3, #10
 800783e:	e012      	b.n	8007866 <_printf_i+0xfe>
 8007840:	682b      	ldr	r3, [r5, #0]
 8007842:	6820      	ldr	r0, [r4, #0]
 8007844:	1d19      	adds	r1, r3, #4
 8007846:	6029      	str	r1, [r5, #0]
 8007848:	0605      	lsls	r5, r0, #24
 800784a:	d501      	bpl.n	8007850 <_printf_i+0xe8>
 800784c:	681e      	ldr	r6, [r3, #0]
 800784e:	e002      	b.n	8007856 <_printf_i+0xee>
 8007850:	0641      	lsls	r1, r0, #25
 8007852:	d5fb      	bpl.n	800784c <_printf_i+0xe4>
 8007854:	881e      	ldrh	r6, [r3, #0]
 8007856:	4853      	ldr	r0, [pc, #332]	; (80079a4 <_printf_i+0x23c>)
 8007858:	2f6f      	cmp	r7, #111	; 0x6f
 800785a:	bf0c      	ite	eq
 800785c:	2308      	moveq	r3, #8
 800785e:	230a      	movne	r3, #10
 8007860:	2100      	movs	r1, #0
 8007862:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007866:	6865      	ldr	r5, [r4, #4]
 8007868:	60a5      	str	r5, [r4, #8]
 800786a:	2d00      	cmp	r5, #0
 800786c:	bfa2      	ittt	ge
 800786e:	6821      	ldrge	r1, [r4, #0]
 8007870:	f021 0104 	bicge.w	r1, r1, #4
 8007874:	6021      	strge	r1, [r4, #0]
 8007876:	b90e      	cbnz	r6, 800787c <_printf_i+0x114>
 8007878:	2d00      	cmp	r5, #0
 800787a:	d04b      	beq.n	8007914 <_printf_i+0x1ac>
 800787c:	4615      	mov	r5, r2
 800787e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007882:	fb03 6711 	mls	r7, r3, r1, r6
 8007886:	5dc7      	ldrb	r7, [r0, r7]
 8007888:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800788c:	4637      	mov	r7, r6
 800788e:	42bb      	cmp	r3, r7
 8007890:	460e      	mov	r6, r1
 8007892:	d9f4      	bls.n	800787e <_printf_i+0x116>
 8007894:	2b08      	cmp	r3, #8
 8007896:	d10b      	bne.n	80078b0 <_printf_i+0x148>
 8007898:	6823      	ldr	r3, [r4, #0]
 800789a:	07de      	lsls	r6, r3, #31
 800789c:	d508      	bpl.n	80078b0 <_printf_i+0x148>
 800789e:	6923      	ldr	r3, [r4, #16]
 80078a0:	6861      	ldr	r1, [r4, #4]
 80078a2:	4299      	cmp	r1, r3
 80078a4:	bfde      	ittt	le
 80078a6:	2330      	movle	r3, #48	; 0x30
 80078a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80078ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80078b0:	1b52      	subs	r2, r2, r5
 80078b2:	6122      	str	r2, [r4, #16]
 80078b4:	f8cd a000 	str.w	sl, [sp]
 80078b8:	464b      	mov	r3, r9
 80078ba:	aa03      	add	r2, sp, #12
 80078bc:	4621      	mov	r1, r4
 80078be:	4640      	mov	r0, r8
 80078c0:	f7ff fee4 	bl	800768c <_printf_common>
 80078c4:	3001      	adds	r0, #1
 80078c6:	d14a      	bne.n	800795e <_printf_i+0x1f6>
 80078c8:	f04f 30ff 	mov.w	r0, #4294967295
 80078cc:	b004      	add	sp, #16
 80078ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078d2:	6823      	ldr	r3, [r4, #0]
 80078d4:	f043 0320 	orr.w	r3, r3, #32
 80078d8:	6023      	str	r3, [r4, #0]
 80078da:	4833      	ldr	r0, [pc, #204]	; (80079a8 <_printf_i+0x240>)
 80078dc:	2778      	movs	r7, #120	; 0x78
 80078de:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80078e2:	6823      	ldr	r3, [r4, #0]
 80078e4:	6829      	ldr	r1, [r5, #0]
 80078e6:	061f      	lsls	r7, r3, #24
 80078e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80078ec:	d402      	bmi.n	80078f4 <_printf_i+0x18c>
 80078ee:	065f      	lsls	r7, r3, #25
 80078f0:	bf48      	it	mi
 80078f2:	b2b6      	uxthmi	r6, r6
 80078f4:	07df      	lsls	r7, r3, #31
 80078f6:	bf48      	it	mi
 80078f8:	f043 0320 	orrmi.w	r3, r3, #32
 80078fc:	6029      	str	r1, [r5, #0]
 80078fe:	bf48      	it	mi
 8007900:	6023      	strmi	r3, [r4, #0]
 8007902:	b91e      	cbnz	r6, 800790c <_printf_i+0x1a4>
 8007904:	6823      	ldr	r3, [r4, #0]
 8007906:	f023 0320 	bic.w	r3, r3, #32
 800790a:	6023      	str	r3, [r4, #0]
 800790c:	2310      	movs	r3, #16
 800790e:	e7a7      	b.n	8007860 <_printf_i+0xf8>
 8007910:	4824      	ldr	r0, [pc, #144]	; (80079a4 <_printf_i+0x23c>)
 8007912:	e7e4      	b.n	80078de <_printf_i+0x176>
 8007914:	4615      	mov	r5, r2
 8007916:	e7bd      	b.n	8007894 <_printf_i+0x12c>
 8007918:	682b      	ldr	r3, [r5, #0]
 800791a:	6826      	ldr	r6, [r4, #0]
 800791c:	6961      	ldr	r1, [r4, #20]
 800791e:	1d18      	adds	r0, r3, #4
 8007920:	6028      	str	r0, [r5, #0]
 8007922:	0635      	lsls	r5, r6, #24
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	d501      	bpl.n	800792c <_printf_i+0x1c4>
 8007928:	6019      	str	r1, [r3, #0]
 800792a:	e002      	b.n	8007932 <_printf_i+0x1ca>
 800792c:	0670      	lsls	r0, r6, #25
 800792e:	d5fb      	bpl.n	8007928 <_printf_i+0x1c0>
 8007930:	8019      	strh	r1, [r3, #0]
 8007932:	2300      	movs	r3, #0
 8007934:	6123      	str	r3, [r4, #16]
 8007936:	4615      	mov	r5, r2
 8007938:	e7bc      	b.n	80078b4 <_printf_i+0x14c>
 800793a:	682b      	ldr	r3, [r5, #0]
 800793c:	1d1a      	adds	r2, r3, #4
 800793e:	602a      	str	r2, [r5, #0]
 8007940:	681d      	ldr	r5, [r3, #0]
 8007942:	6862      	ldr	r2, [r4, #4]
 8007944:	2100      	movs	r1, #0
 8007946:	4628      	mov	r0, r5
 8007948:	f7f8 fc52 	bl	80001f0 <memchr>
 800794c:	b108      	cbz	r0, 8007952 <_printf_i+0x1ea>
 800794e:	1b40      	subs	r0, r0, r5
 8007950:	6060      	str	r0, [r4, #4]
 8007952:	6863      	ldr	r3, [r4, #4]
 8007954:	6123      	str	r3, [r4, #16]
 8007956:	2300      	movs	r3, #0
 8007958:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800795c:	e7aa      	b.n	80078b4 <_printf_i+0x14c>
 800795e:	6923      	ldr	r3, [r4, #16]
 8007960:	462a      	mov	r2, r5
 8007962:	4649      	mov	r1, r9
 8007964:	4640      	mov	r0, r8
 8007966:	47d0      	blx	sl
 8007968:	3001      	adds	r0, #1
 800796a:	d0ad      	beq.n	80078c8 <_printf_i+0x160>
 800796c:	6823      	ldr	r3, [r4, #0]
 800796e:	079b      	lsls	r3, r3, #30
 8007970:	d413      	bmi.n	800799a <_printf_i+0x232>
 8007972:	68e0      	ldr	r0, [r4, #12]
 8007974:	9b03      	ldr	r3, [sp, #12]
 8007976:	4298      	cmp	r0, r3
 8007978:	bfb8      	it	lt
 800797a:	4618      	movlt	r0, r3
 800797c:	e7a6      	b.n	80078cc <_printf_i+0x164>
 800797e:	2301      	movs	r3, #1
 8007980:	4632      	mov	r2, r6
 8007982:	4649      	mov	r1, r9
 8007984:	4640      	mov	r0, r8
 8007986:	47d0      	blx	sl
 8007988:	3001      	adds	r0, #1
 800798a:	d09d      	beq.n	80078c8 <_printf_i+0x160>
 800798c:	3501      	adds	r5, #1
 800798e:	68e3      	ldr	r3, [r4, #12]
 8007990:	9903      	ldr	r1, [sp, #12]
 8007992:	1a5b      	subs	r3, r3, r1
 8007994:	42ab      	cmp	r3, r5
 8007996:	dcf2      	bgt.n	800797e <_printf_i+0x216>
 8007998:	e7eb      	b.n	8007972 <_printf_i+0x20a>
 800799a:	2500      	movs	r5, #0
 800799c:	f104 0619 	add.w	r6, r4, #25
 80079a0:	e7f5      	b.n	800798e <_printf_i+0x226>
 80079a2:	bf00      	nop
 80079a4:	08007e29 	.word	0x08007e29
 80079a8:	08007e3a 	.word	0x08007e3a

080079ac <__sflush_r>:
 80079ac:	898a      	ldrh	r2, [r1, #12]
 80079ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079b2:	4605      	mov	r5, r0
 80079b4:	0710      	lsls	r0, r2, #28
 80079b6:	460c      	mov	r4, r1
 80079b8:	d458      	bmi.n	8007a6c <__sflush_r+0xc0>
 80079ba:	684b      	ldr	r3, [r1, #4]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	dc05      	bgt.n	80079cc <__sflush_r+0x20>
 80079c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	dc02      	bgt.n	80079cc <__sflush_r+0x20>
 80079c6:	2000      	movs	r0, #0
 80079c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079ce:	2e00      	cmp	r6, #0
 80079d0:	d0f9      	beq.n	80079c6 <__sflush_r+0x1a>
 80079d2:	2300      	movs	r3, #0
 80079d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80079d8:	682f      	ldr	r7, [r5, #0]
 80079da:	6a21      	ldr	r1, [r4, #32]
 80079dc:	602b      	str	r3, [r5, #0]
 80079de:	d032      	beq.n	8007a46 <__sflush_r+0x9a>
 80079e0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80079e2:	89a3      	ldrh	r3, [r4, #12]
 80079e4:	075a      	lsls	r2, r3, #29
 80079e6:	d505      	bpl.n	80079f4 <__sflush_r+0x48>
 80079e8:	6863      	ldr	r3, [r4, #4]
 80079ea:	1ac0      	subs	r0, r0, r3
 80079ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80079ee:	b10b      	cbz	r3, 80079f4 <__sflush_r+0x48>
 80079f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80079f2:	1ac0      	subs	r0, r0, r3
 80079f4:	2300      	movs	r3, #0
 80079f6:	4602      	mov	r2, r0
 80079f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079fa:	6a21      	ldr	r1, [r4, #32]
 80079fc:	4628      	mov	r0, r5
 80079fe:	47b0      	blx	r6
 8007a00:	1c43      	adds	r3, r0, #1
 8007a02:	89a3      	ldrh	r3, [r4, #12]
 8007a04:	d106      	bne.n	8007a14 <__sflush_r+0x68>
 8007a06:	6829      	ldr	r1, [r5, #0]
 8007a08:	291d      	cmp	r1, #29
 8007a0a:	d82b      	bhi.n	8007a64 <__sflush_r+0xb8>
 8007a0c:	4a29      	ldr	r2, [pc, #164]	; (8007ab4 <__sflush_r+0x108>)
 8007a0e:	410a      	asrs	r2, r1
 8007a10:	07d6      	lsls	r6, r2, #31
 8007a12:	d427      	bmi.n	8007a64 <__sflush_r+0xb8>
 8007a14:	2200      	movs	r2, #0
 8007a16:	6062      	str	r2, [r4, #4]
 8007a18:	04d9      	lsls	r1, r3, #19
 8007a1a:	6922      	ldr	r2, [r4, #16]
 8007a1c:	6022      	str	r2, [r4, #0]
 8007a1e:	d504      	bpl.n	8007a2a <__sflush_r+0x7e>
 8007a20:	1c42      	adds	r2, r0, #1
 8007a22:	d101      	bne.n	8007a28 <__sflush_r+0x7c>
 8007a24:	682b      	ldr	r3, [r5, #0]
 8007a26:	b903      	cbnz	r3, 8007a2a <__sflush_r+0x7e>
 8007a28:	6560      	str	r0, [r4, #84]	; 0x54
 8007a2a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a2c:	602f      	str	r7, [r5, #0]
 8007a2e:	2900      	cmp	r1, #0
 8007a30:	d0c9      	beq.n	80079c6 <__sflush_r+0x1a>
 8007a32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a36:	4299      	cmp	r1, r3
 8007a38:	d002      	beq.n	8007a40 <__sflush_r+0x94>
 8007a3a:	4628      	mov	r0, r5
 8007a3c:	f7ff fa92 	bl	8006f64 <_free_r>
 8007a40:	2000      	movs	r0, #0
 8007a42:	6360      	str	r0, [r4, #52]	; 0x34
 8007a44:	e7c0      	b.n	80079c8 <__sflush_r+0x1c>
 8007a46:	2301      	movs	r3, #1
 8007a48:	4628      	mov	r0, r5
 8007a4a:	47b0      	blx	r6
 8007a4c:	1c41      	adds	r1, r0, #1
 8007a4e:	d1c8      	bne.n	80079e2 <__sflush_r+0x36>
 8007a50:	682b      	ldr	r3, [r5, #0]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d0c5      	beq.n	80079e2 <__sflush_r+0x36>
 8007a56:	2b1d      	cmp	r3, #29
 8007a58:	d001      	beq.n	8007a5e <__sflush_r+0xb2>
 8007a5a:	2b16      	cmp	r3, #22
 8007a5c:	d101      	bne.n	8007a62 <__sflush_r+0xb6>
 8007a5e:	602f      	str	r7, [r5, #0]
 8007a60:	e7b1      	b.n	80079c6 <__sflush_r+0x1a>
 8007a62:	89a3      	ldrh	r3, [r4, #12]
 8007a64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a68:	81a3      	strh	r3, [r4, #12]
 8007a6a:	e7ad      	b.n	80079c8 <__sflush_r+0x1c>
 8007a6c:	690f      	ldr	r7, [r1, #16]
 8007a6e:	2f00      	cmp	r7, #0
 8007a70:	d0a9      	beq.n	80079c6 <__sflush_r+0x1a>
 8007a72:	0793      	lsls	r3, r2, #30
 8007a74:	680e      	ldr	r6, [r1, #0]
 8007a76:	bf08      	it	eq
 8007a78:	694b      	ldreq	r3, [r1, #20]
 8007a7a:	600f      	str	r7, [r1, #0]
 8007a7c:	bf18      	it	ne
 8007a7e:	2300      	movne	r3, #0
 8007a80:	eba6 0807 	sub.w	r8, r6, r7
 8007a84:	608b      	str	r3, [r1, #8]
 8007a86:	f1b8 0f00 	cmp.w	r8, #0
 8007a8a:	dd9c      	ble.n	80079c6 <__sflush_r+0x1a>
 8007a8c:	6a21      	ldr	r1, [r4, #32]
 8007a8e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007a90:	4643      	mov	r3, r8
 8007a92:	463a      	mov	r2, r7
 8007a94:	4628      	mov	r0, r5
 8007a96:	47b0      	blx	r6
 8007a98:	2800      	cmp	r0, #0
 8007a9a:	dc06      	bgt.n	8007aaa <__sflush_r+0xfe>
 8007a9c:	89a3      	ldrh	r3, [r4, #12]
 8007a9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007aa2:	81a3      	strh	r3, [r4, #12]
 8007aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa8:	e78e      	b.n	80079c8 <__sflush_r+0x1c>
 8007aaa:	4407      	add	r7, r0
 8007aac:	eba8 0800 	sub.w	r8, r8, r0
 8007ab0:	e7e9      	b.n	8007a86 <__sflush_r+0xda>
 8007ab2:	bf00      	nop
 8007ab4:	dfbffffe 	.word	0xdfbffffe

08007ab8 <_fflush_r>:
 8007ab8:	b538      	push	{r3, r4, r5, lr}
 8007aba:	690b      	ldr	r3, [r1, #16]
 8007abc:	4605      	mov	r5, r0
 8007abe:	460c      	mov	r4, r1
 8007ac0:	b913      	cbnz	r3, 8007ac8 <_fflush_r+0x10>
 8007ac2:	2500      	movs	r5, #0
 8007ac4:	4628      	mov	r0, r5
 8007ac6:	bd38      	pop	{r3, r4, r5, pc}
 8007ac8:	b118      	cbz	r0, 8007ad2 <_fflush_r+0x1a>
 8007aca:	6a03      	ldr	r3, [r0, #32]
 8007acc:	b90b      	cbnz	r3, 8007ad2 <_fflush_r+0x1a>
 8007ace:	f7ff f831 	bl	8006b34 <__sinit>
 8007ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d0f3      	beq.n	8007ac2 <_fflush_r+0xa>
 8007ada:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007adc:	07d0      	lsls	r0, r2, #31
 8007ade:	d404      	bmi.n	8007aea <_fflush_r+0x32>
 8007ae0:	0599      	lsls	r1, r3, #22
 8007ae2:	d402      	bmi.n	8007aea <_fflush_r+0x32>
 8007ae4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ae6:	f7ff fa3a 	bl	8006f5e <__retarget_lock_acquire_recursive>
 8007aea:	4628      	mov	r0, r5
 8007aec:	4621      	mov	r1, r4
 8007aee:	f7ff ff5d 	bl	80079ac <__sflush_r>
 8007af2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007af4:	07da      	lsls	r2, r3, #31
 8007af6:	4605      	mov	r5, r0
 8007af8:	d4e4      	bmi.n	8007ac4 <_fflush_r+0xc>
 8007afa:	89a3      	ldrh	r3, [r4, #12]
 8007afc:	059b      	lsls	r3, r3, #22
 8007afe:	d4e1      	bmi.n	8007ac4 <_fflush_r+0xc>
 8007b00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b02:	f7ff fa2d 	bl	8006f60 <__retarget_lock_release_recursive>
 8007b06:	e7dd      	b.n	8007ac4 <_fflush_r+0xc>

08007b08 <__swhatbuf_r>:
 8007b08:	b570      	push	{r4, r5, r6, lr}
 8007b0a:	460c      	mov	r4, r1
 8007b0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b10:	2900      	cmp	r1, #0
 8007b12:	b096      	sub	sp, #88	; 0x58
 8007b14:	4615      	mov	r5, r2
 8007b16:	461e      	mov	r6, r3
 8007b18:	da0d      	bge.n	8007b36 <__swhatbuf_r+0x2e>
 8007b1a:	89a3      	ldrh	r3, [r4, #12]
 8007b1c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007b20:	f04f 0100 	mov.w	r1, #0
 8007b24:	bf0c      	ite	eq
 8007b26:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007b2a:	2340      	movne	r3, #64	; 0x40
 8007b2c:	2000      	movs	r0, #0
 8007b2e:	6031      	str	r1, [r6, #0]
 8007b30:	602b      	str	r3, [r5, #0]
 8007b32:	b016      	add	sp, #88	; 0x58
 8007b34:	bd70      	pop	{r4, r5, r6, pc}
 8007b36:	466a      	mov	r2, sp
 8007b38:	f000 f862 	bl	8007c00 <_fstat_r>
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	dbec      	blt.n	8007b1a <__swhatbuf_r+0x12>
 8007b40:	9901      	ldr	r1, [sp, #4]
 8007b42:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007b46:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007b4a:	4259      	negs	r1, r3
 8007b4c:	4159      	adcs	r1, r3
 8007b4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b52:	e7eb      	b.n	8007b2c <__swhatbuf_r+0x24>

08007b54 <__smakebuf_r>:
 8007b54:	898b      	ldrh	r3, [r1, #12]
 8007b56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007b58:	079d      	lsls	r5, r3, #30
 8007b5a:	4606      	mov	r6, r0
 8007b5c:	460c      	mov	r4, r1
 8007b5e:	d507      	bpl.n	8007b70 <__smakebuf_r+0x1c>
 8007b60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007b64:	6023      	str	r3, [r4, #0]
 8007b66:	6123      	str	r3, [r4, #16]
 8007b68:	2301      	movs	r3, #1
 8007b6a:	6163      	str	r3, [r4, #20]
 8007b6c:	b002      	add	sp, #8
 8007b6e:	bd70      	pop	{r4, r5, r6, pc}
 8007b70:	ab01      	add	r3, sp, #4
 8007b72:	466a      	mov	r2, sp
 8007b74:	f7ff ffc8 	bl	8007b08 <__swhatbuf_r>
 8007b78:	9900      	ldr	r1, [sp, #0]
 8007b7a:	4605      	mov	r5, r0
 8007b7c:	4630      	mov	r0, r6
 8007b7e:	f7ff fa5d 	bl	800703c <_malloc_r>
 8007b82:	b948      	cbnz	r0, 8007b98 <__smakebuf_r+0x44>
 8007b84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b88:	059a      	lsls	r2, r3, #22
 8007b8a:	d4ef      	bmi.n	8007b6c <__smakebuf_r+0x18>
 8007b8c:	f023 0303 	bic.w	r3, r3, #3
 8007b90:	f043 0302 	orr.w	r3, r3, #2
 8007b94:	81a3      	strh	r3, [r4, #12]
 8007b96:	e7e3      	b.n	8007b60 <__smakebuf_r+0xc>
 8007b98:	89a3      	ldrh	r3, [r4, #12]
 8007b9a:	6020      	str	r0, [r4, #0]
 8007b9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ba0:	81a3      	strh	r3, [r4, #12]
 8007ba2:	9b00      	ldr	r3, [sp, #0]
 8007ba4:	6163      	str	r3, [r4, #20]
 8007ba6:	9b01      	ldr	r3, [sp, #4]
 8007ba8:	6120      	str	r0, [r4, #16]
 8007baa:	b15b      	cbz	r3, 8007bc4 <__smakebuf_r+0x70>
 8007bac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bb0:	4630      	mov	r0, r6
 8007bb2:	f000 f837 	bl	8007c24 <_isatty_r>
 8007bb6:	b128      	cbz	r0, 8007bc4 <__smakebuf_r+0x70>
 8007bb8:	89a3      	ldrh	r3, [r4, #12]
 8007bba:	f023 0303 	bic.w	r3, r3, #3
 8007bbe:	f043 0301 	orr.w	r3, r3, #1
 8007bc2:	81a3      	strh	r3, [r4, #12]
 8007bc4:	89a3      	ldrh	r3, [r4, #12]
 8007bc6:	431d      	orrs	r5, r3
 8007bc8:	81a5      	strh	r5, [r4, #12]
 8007bca:	e7cf      	b.n	8007b6c <__smakebuf_r+0x18>

08007bcc <memmove>:
 8007bcc:	4288      	cmp	r0, r1
 8007bce:	b510      	push	{r4, lr}
 8007bd0:	eb01 0402 	add.w	r4, r1, r2
 8007bd4:	d902      	bls.n	8007bdc <memmove+0x10>
 8007bd6:	4284      	cmp	r4, r0
 8007bd8:	4623      	mov	r3, r4
 8007bda:	d807      	bhi.n	8007bec <memmove+0x20>
 8007bdc:	1e43      	subs	r3, r0, #1
 8007bde:	42a1      	cmp	r1, r4
 8007be0:	d008      	beq.n	8007bf4 <memmove+0x28>
 8007be2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007be6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007bea:	e7f8      	b.n	8007bde <memmove+0x12>
 8007bec:	4402      	add	r2, r0
 8007bee:	4601      	mov	r1, r0
 8007bf0:	428a      	cmp	r2, r1
 8007bf2:	d100      	bne.n	8007bf6 <memmove+0x2a>
 8007bf4:	bd10      	pop	{r4, pc}
 8007bf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007bfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007bfe:	e7f7      	b.n	8007bf0 <memmove+0x24>

08007c00 <_fstat_r>:
 8007c00:	b538      	push	{r3, r4, r5, lr}
 8007c02:	4d07      	ldr	r5, [pc, #28]	; (8007c20 <_fstat_r+0x20>)
 8007c04:	2300      	movs	r3, #0
 8007c06:	4604      	mov	r4, r0
 8007c08:	4608      	mov	r0, r1
 8007c0a:	4611      	mov	r1, r2
 8007c0c:	602b      	str	r3, [r5, #0]
 8007c0e:	f7fa f9be 	bl	8001f8e <_fstat>
 8007c12:	1c43      	adds	r3, r0, #1
 8007c14:	d102      	bne.n	8007c1c <_fstat_r+0x1c>
 8007c16:	682b      	ldr	r3, [r5, #0]
 8007c18:	b103      	cbz	r3, 8007c1c <_fstat_r+0x1c>
 8007c1a:	6023      	str	r3, [r4, #0]
 8007c1c:	bd38      	pop	{r3, r4, r5, pc}
 8007c1e:	bf00      	nop
 8007c20:	20000e00 	.word	0x20000e00

08007c24 <_isatty_r>:
 8007c24:	b538      	push	{r3, r4, r5, lr}
 8007c26:	4d06      	ldr	r5, [pc, #24]	; (8007c40 <_isatty_r+0x1c>)
 8007c28:	2300      	movs	r3, #0
 8007c2a:	4604      	mov	r4, r0
 8007c2c:	4608      	mov	r0, r1
 8007c2e:	602b      	str	r3, [r5, #0]
 8007c30:	f7fa f9bd 	bl	8001fae <_isatty>
 8007c34:	1c43      	adds	r3, r0, #1
 8007c36:	d102      	bne.n	8007c3e <_isatty_r+0x1a>
 8007c38:	682b      	ldr	r3, [r5, #0]
 8007c3a:	b103      	cbz	r3, 8007c3e <_isatty_r+0x1a>
 8007c3c:	6023      	str	r3, [r4, #0]
 8007c3e:	bd38      	pop	{r3, r4, r5, pc}
 8007c40:	20000e00 	.word	0x20000e00

08007c44 <_sbrk_r>:
 8007c44:	b538      	push	{r3, r4, r5, lr}
 8007c46:	4d06      	ldr	r5, [pc, #24]	; (8007c60 <_sbrk_r+0x1c>)
 8007c48:	2300      	movs	r3, #0
 8007c4a:	4604      	mov	r4, r0
 8007c4c:	4608      	mov	r0, r1
 8007c4e:	602b      	str	r3, [r5, #0]
 8007c50:	f7fa f9c6 	bl	8001fe0 <_sbrk>
 8007c54:	1c43      	adds	r3, r0, #1
 8007c56:	d102      	bne.n	8007c5e <_sbrk_r+0x1a>
 8007c58:	682b      	ldr	r3, [r5, #0]
 8007c5a:	b103      	cbz	r3, 8007c5e <_sbrk_r+0x1a>
 8007c5c:	6023      	str	r3, [r4, #0]
 8007c5e:	bd38      	pop	{r3, r4, r5, pc}
 8007c60:	20000e00 	.word	0x20000e00

08007c64 <memcpy>:
 8007c64:	440a      	add	r2, r1
 8007c66:	4291      	cmp	r1, r2
 8007c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c6c:	d100      	bne.n	8007c70 <memcpy+0xc>
 8007c6e:	4770      	bx	lr
 8007c70:	b510      	push	{r4, lr}
 8007c72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c7a:	4291      	cmp	r1, r2
 8007c7c:	d1f9      	bne.n	8007c72 <memcpy+0xe>
 8007c7e:	bd10      	pop	{r4, pc}

08007c80 <_realloc_r>:
 8007c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c84:	4680      	mov	r8, r0
 8007c86:	4614      	mov	r4, r2
 8007c88:	460e      	mov	r6, r1
 8007c8a:	b921      	cbnz	r1, 8007c96 <_realloc_r+0x16>
 8007c8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c90:	4611      	mov	r1, r2
 8007c92:	f7ff b9d3 	b.w	800703c <_malloc_r>
 8007c96:	b92a      	cbnz	r2, 8007ca4 <_realloc_r+0x24>
 8007c98:	f7ff f964 	bl	8006f64 <_free_r>
 8007c9c:	4625      	mov	r5, r4
 8007c9e:	4628      	mov	r0, r5
 8007ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ca4:	f000 f81b 	bl	8007cde <_malloc_usable_size_r>
 8007ca8:	4284      	cmp	r4, r0
 8007caa:	4607      	mov	r7, r0
 8007cac:	d802      	bhi.n	8007cb4 <_realloc_r+0x34>
 8007cae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007cb2:	d812      	bhi.n	8007cda <_realloc_r+0x5a>
 8007cb4:	4621      	mov	r1, r4
 8007cb6:	4640      	mov	r0, r8
 8007cb8:	f7ff f9c0 	bl	800703c <_malloc_r>
 8007cbc:	4605      	mov	r5, r0
 8007cbe:	2800      	cmp	r0, #0
 8007cc0:	d0ed      	beq.n	8007c9e <_realloc_r+0x1e>
 8007cc2:	42bc      	cmp	r4, r7
 8007cc4:	4622      	mov	r2, r4
 8007cc6:	4631      	mov	r1, r6
 8007cc8:	bf28      	it	cs
 8007cca:	463a      	movcs	r2, r7
 8007ccc:	f7ff ffca 	bl	8007c64 <memcpy>
 8007cd0:	4631      	mov	r1, r6
 8007cd2:	4640      	mov	r0, r8
 8007cd4:	f7ff f946 	bl	8006f64 <_free_r>
 8007cd8:	e7e1      	b.n	8007c9e <_realloc_r+0x1e>
 8007cda:	4635      	mov	r5, r6
 8007cdc:	e7df      	b.n	8007c9e <_realloc_r+0x1e>

08007cde <_malloc_usable_size_r>:
 8007cde:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ce2:	1f18      	subs	r0, r3, #4
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	bfbc      	itt	lt
 8007ce8:	580b      	ldrlt	r3, [r1, r0]
 8007cea:	18c0      	addlt	r0, r0, r3
 8007cec:	4770      	bx	lr
	...

08007cf0 <_init>:
 8007cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cf2:	bf00      	nop
 8007cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cf6:	bc08      	pop	{r3}
 8007cf8:	469e      	mov	lr, r3
 8007cfa:	4770      	bx	lr

08007cfc <_fini>:
 8007cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cfe:	bf00      	nop
 8007d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d02:	bc08      	pop	{r3}
 8007d04:	469e      	mov	lr, r3
 8007d06:	4770      	bx	lr
