# Generated by gen_defines.py
# 
# DTS input file:
#   qemu_x86.dts.pre.tmp
# 
# Directories with bindings:
#   $ZEPHYR_BASE/dts/bindings

# Nodes in dependency order (ordinal : path):
# 0 : /
# 1 : /aliases
# 2 : /chosen
# 3 : /cpus
# 4 : /cpus/cpu@0
# 5 : /flash@500000
# 6 : /memory@100000
# 7 : /sim_flash
# 8 : /sim_flash/flash_sim@0
# 9 : /sim_flash/flash_sim@0/partitions
# 10 : /sim_flash/flash_sim@0/partitions/partition@1000
# 11 : /sim_flash/flash_sim@0/partitions/partition@11000
# 12 : /sim_flash/flash_sim@0/partitions/partition@21000
# 13 : /ioapic@fec00000
# 14 : /soc
# 15 : /soc/eth@febc0000
# 16 : /soc/hpet@fed00000
# 17 : /soc/uart@2f8
# 18 : /soc/uart@3f8

# Devicetree node:
#   /ioapic@fec00000
# 
# Binding (compatible = intel,ioapic):
#   $ZEPHYR_BASE/dts/bindings/interrupt-controller/intel,ioapic.yaml
# 
# Dependency Ordinal: 13
# 
# Requires:
#   0 /
# 
# Supports:
#   15 /soc/eth@febc0000
#   16 /soc/hpet@fed00000
#   17 /soc/uart@2f8
#   18 /soc/uart@3f8
# 
# Description:
#   This binding describes the Intel I/O Advanced Programmable Interrupt
#   controller
DT_INTEL_IOAPIC_FEC00000_BASE_ADDRESS=0xfec00000
DT_INST_0_INTEL_IOAPIC_BASE_ADDRESS=0xfec00000
DT_INTEL_IOAPIC_FEC00000_SIZE=4096
DT_INST_0_INTEL_IOAPIC_SIZE=4096
DT_INST_0_INTEL_IOAPIC=1

# Devicetree node:
#   /memory@100000
# 
# Binding (compatible = mmio-sram):
#   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
# 
# Dependency Ordinal: 6
# 
# Requires:
#   0 /
# 
# Description:
#   This binding gives a generic on-chip SRAM description
DT_MMIO_SRAM_100000_BASE_ADDRESS=0x100000
DT_INST_0_MMIO_SRAM_BASE_ADDRESS=0x100000
DT_MMIO_SRAM_100000_SIZE=4194304
DT_INST_0_MMIO_SRAM_SIZE=4194304
DT_INST_0_MMIO_SRAM=1

# Devicetree node:
#   /soc/uart@3f8
# 
# Binding (compatible = ns16550):
#   $ZEPHYR_BASE/dts/bindings/serial/ns16550.yaml
# 
# Dependency Ordinal: 18
# 
# Requires:
#   13 /ioapic@fec00000
#   14 /soc
# 
# Description:
#   This binding gives a base representation of the ns16550 UART
DT_NS16550_3F8_BASE_ADDRESS=0x3f8
DT_ALIAS_UART_0_BASE_ADDRESS=0x3f8
DT_NS16550_UART_0_BASE_ADDRESS=0x3f8
DT_INST_0_NS16550_BASE_ADDRESS=0x3f8
DT_NS16550_3F8_SIZE=256
DT_ALIAS_UART_0_SIZE=256
DT_NS16550_UART_0_SIZE=256
DT_INST_0_NS16550_SIZE=256
DT_NS16550_3F8_IRQ_0=4
DT_ALIAS_UART_0_IRQ_0=4
DT_NS16550_UART_0_IRQ_0=4
DT_INST_0_NS16550_IRQ_0=4
DT_NS16550_3F8_IRQ_0_SENSE=0
DT_ALIAS_UART_0_IRQ_0_SENSE=0
DT_NS16550_UART_0_IRQ_0_SENSE=0
DT_INST_0_NS16550_IRQ_0_SENSE=0
DT_NS16550_3F8_IRQ_0_PRIORITY=3
DT_ALIAS_UART_0_IRQ_0_PRIORITY=3
DT_NS16550_UART_0_IRQ_0_PRIORITY=3
DT_INST_0_NS16550_IRQ_0_PRIORITY=3
# attached via PCI(e) bus
DT_NS16550_3F8_PCIE=0
DT_ALIAS_UART_0_PCIE=0
DT_NS16550_UART_0_PCIE=0
DT_INST_0_NS16550_PCIE=0
# Clock frequency information for UART operation
DT_NS16550_3F8_CLOCK_FREQUENCY=1843200
DT_ALIAS_UART_0_CLOCK_FREQUENCY=1843200
DT_NS16550_UART_0_CLOCK_FREQUENCY=1843200
DT_INST_0_NS16550_CLOCK_FREQUENCY=1843200
# Initial baud rate setting for UART
DT_NS16550_3F8_CURRENT_SPEED=115200
DT_ALIAS_UART_0_CURRENT_SPEED=115200
DT_NS16550_UART_0_CURRENT_SPEED=115200
DT_INST_0_NS16550_CURRENT_SPEED=115200
# Human readable string describing the device (used by Zephyr for API name)
DT_NS16550_3F8_LABEL="UART_0"
DT_ALIAS_UART_0_LABEL="UART_0"
DT_NS16550_UART_0_LABEL="UART_0"
DT_INST_0_NS16550_LABEL="UART_0"
# Set to enable RTS/CTS flow control at boot time
DT_NS16550_3F8_HW_FLOW_CONTROL=0
DT_ALIAS_UART_0_HW_FLOW_CONTROL=0
DT_NS16550_UART_0_HW_FLOW_CONTROL=0
DT_INST_0_NS16550_HW_FLOW_CONTROL=0
DT_INST_0_NS16550=1

# Devicetree node:
#   /soc/uart@2f8
# 
# Binding (compatible = ns16550):
#   $ZEPHYR_BASE/dts/bindings/serial/ns16550.yaml
# 
# Dependency Ordinal: 17
# 
# Requires:
#   13 /ioapic@fec00000
#   14 /soc
# 
# Description:
#   This binding gives a base representation of the ns16550 UART
DT_NS16550_2F8_BASE_ADDRESS=0x2f8
DT_ALIAS_UART_1_BASE_ADDRESS=0x2f8
DT_NS16550_UART_1_BASE_ADDRESS=0x2f8
DT_INST_1_NS16550_BASE_ADDRESS=0x2f8
DT_NS16550_2F8_SIZE=256
DT_ALIAS_UART_1_SIZE=256
DT_NS16550_UART_1_SIZE=256
DT_INST_1_NS16550_SIZE=256
DT_NS16550_2F8_IRQ_0=3
DT_ALIAS_UART_1_IRQ_0=3
DT_NS16550_UART_1_IRQ_0=3
DT_INST_1_NS16550_IRQ_0=3
DT_NS16550_2F8_IRQ_0_SENSE=0
DT_ALIAS_UART_1_IRQ_0_SENSE=0
DT_NS16550_UART_1_IRQ_0_SENSE=0
DT_INST_1_NS16550_IRQ_0_SENSE=0
DT_NS16550_2F8_IRQ_0_PRIORITY=3
DT_ALIAS_UART_1_IRQ_0_PRIORITY=3
DT_NS16550_UART_1_IRQ_0_PRIORITY=3
DT_INST_1_NS16550_IRQ_0_PRIORITY=3
# attached via PCI(e) bus
DT_NS16550_2F8_PCIE=0
DT_ALIAS_UART_1_PCIE=0
DT_NS16550_UART_1_PCIE=0
DT_INST_1_NS16550_PCIE=0
# Clock frequency information for UART operation
DT_NS16550_2F8_CLOCK_FREQUENCY=1843200
DT_ALIAS_UART_1_CLOCK_FREQUENCY=1843200
DT_NS16550_UART_1_CLOCK_FREQUENCY=1843200
DT_INST_1_NS16550_CLOCK_FREQUENCY=1843200
# Initial baud rate setting for UART
DT_NS16550_2F8_CURRENT_SPEED=115200
DT_ALIAS_UART_1_CURRENT_SPEED=115200
DT_NS16550_UART_1_CURRENT_SPEED=115200
DT_INST_1_NS16550_CURRENT_SPEED=115200
# Human readable string describing the device (used by Zephyr for API name)
DT_NS16550_2F8_LABEL="UART_1"
DT_ALIAS_UART_1_LABEL="UART_1"
DT_NS16550_UART_1_LABEL="UART_1"
DT_INST_1_NS16550_LABEL="UART_1"
# Set to enable RTS/CTS flow control at boot time
DT_NS16550_2F8_HW_FLOW_CONTROL=0
DT_ALIAS_UART_1_HW_FLOW_CONTROL=0
DT_NS16550_UART_1_HW_FLOW_CONTROL=0
DT_INST_1_NS16550_HW_FLOW_CONTROL=0
DT_INST_1_NS16550=1

# Devicetree node:
#   /soc/hpet@fed00000
# 
# Binding (compatible = intel,hpet):
#   $ZEPHYR_BASE/dts/bindings/timer/intel,hpet.yaml
# 
# Dependency Ordinal: 16
# 
# Requires:
#   13 /ioapic@fec00000
#   14 /soc
# 
# Description:
#   This binding represents the High-Precision Event Timer
DT_INTEL_HPET_FED00000_BASE_ADDRESS=0xfed00000
DT_INST_0_INTEL_HPET_BASE_ADDRESS=0xfed00000
DT_INTEL_HPET_FED00000_SIZE=1024
DT_INST_0_INTEL_HPET_SIZE=1024
DT_INTEL_HPET_FED00000_IRQ_0=2
DT_INST_0_INTEL_HPET_IRQ_0=2
DT_INTEL_HPET_FED00000_IRQ_0_SENSE=0
DT_INST_0_INTEL_HPET_IRQ_0_SENSE=0
DT_INTEL_HPET_FED00000_IRQ_0_PRIORITY=4
DT_INST_0_INTEL_HPET_IRQ_0_PRIORITY=4
# Human readable string describing the device (used by Zephyr for API name)
DT_INTEL_HPET_FED00000_LABEL="HPET"
DT_INST_0_INTEL_HPET_LABEL="HPET"
DT_INST_0_INTEL_HPET=1

# Devicetree node:
#   /soc/eth@febc0000
# 
# Binding (compatible = intel,e1000):
#   $ZEPHYR_BASE/dts/bindings/ethernet/intel,e1000.yaml
# 
# Dependency Ordinal: 15
# 
# Requires:
#   13 /ioapic@fec00000
#   14 /soc
# 
# Description:
#   This is a representation of the Intel E1000 Ethernet controller
DT_INTEL_E1000_FEBC0000_BASE_ADDRESS=0xfebc0000
DT_INST_0_INTEL_E1000_BASE_ADDRESS=0xfebc0000
DT_INTEL_E1000_FEBC0000_SIZE=256
DT_INST_0_INTEL_E1000_SIZE=256
DT_INTEL_E1000_FEBC0000_IRQ_0=11
DT_INST_0_INTEL_E1000_IRQ_0=11
DT_INTEL_E1000_FEBC0000_IRQ_0_SENSE=0
DT_INST_0_INTEL_E1000_IRQ_0_SENSE=0
DT_INTEL_E1000_FEBC0000_IRQ_0_PRIORITY=3
DT_INST_0_INTEL_E1000_IRQ_0_PRIORITY=3
# Human readable string describing the device (used by Zephyr for API name)
DT_INTEL_E1000_FEBC0000_LABEL="eth0"
DT_INST_0_INTEL_E1000_LABEL="eth0"
DT_INST_0_INTEL_E1000=1

# Devicetree node:
#   /flash@500000
# 
# Binding (compatible = soc-nv-flash):
#   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
# 
# Dependency Ordinal: 5
# 
# Requires:
#   0 /
# 
# Description:
#   This binding gives a base FLASH description
DT_SOC_NV_FLASH_500000_BASE_ADDRESS=0x500000
DT_INST_0_SOC_NV_FLASH_BASE_ADDRESS=0x500000
DT_SOC_NV_FLASH_500000_SIZE=4194304
DT_INST_0_SOC_NV_FLASH_SIZE=4194304
DT_INST_0_SOC_NV_FLASH=1

# Devicetree node:
#   /sim_flash
# 
# Binding (compatible = zephyr,sim-flash):
#   $ZEPHYR_BASE/dts/bindings/flash_controller/zephyr,sim-flash.yaml
# 
# Dependency Ordinal: 7
# 
# Requires:
#   0 /
# 
# Supports:
#   8 /sim_flash/flash_sim@0
# 
# Description:
#   This binding gives a base representation of a simulated flash memory
# Human readable string describing the device (used by Zephyr for API name)
DT_ZEPHYR_SIM_FLASH_SIM_FLASH_LABEL="FLASH_SIMULATOR"
DT_INST_0_ZEPHYR_SIM_FLASH_LABEL="FLASH_SIMULATOR"
DT_INST_0_ZEPHYR_SIM_FLASH=1

# Devicetree node:
#   /sim_flash/flash_sim@0
# 
# Binding (compatible = soc-nv-flash):
#   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
# 
# Dependency Ordinal: 8
# 
# Requires:
#   7 /sim_flash
# 
# Supports:
#   9 /sim_flash/flash_sim@0/partitions
# 
# Description:
#   This binding gives a base FLASH description
DT_SOC_NV_FLASH_0_BASE_ADDRESS=0x0
DT_INST_1_SOC_NV_FLASH_BASE_ADDRESS=0x0
DT_SOC_NV_FLASH_0_SIZE=1048576
DT_INST_1_SOC_NV_FLASH_SIZE=1048576
# address alignment required by flash erase operations
DT_SOC_NV_FLASH_0_ERASE_BLOCK_SIZE=1024
DT_INST_1_SOC_NV_FLASH_ERASE_BLOCK_SIZE=1024
# address alignment required by flash write operations
DT_SOC_NV_FLASH_0_WRITE_BLOCK_SIZE=4
DT_INST_1_SOC_NV_FLASH_WRITE_BLOCK_SIZE=4
DT_INST_1_SOC_NV_FLASH=1

# Active compatibles (mentioned in DTS + binding found)
DT_COMPAT_INTEL_E1000=1
DT_COMPAT_INTEL_HPET=1
DT_COMPAT_INTEL_IOAPIC=1
DT_COMPAT_MMIO_SRAM=1
DT_COMPAT_NS16550=1
DT_COMPAT_SOC_NV_FLASH=1
DT_COMPAT_ZEPHYR_SIM_FLASH=1

# /chosen/zephyr,sram (/memory@100000)
DT_SRAM_BASE_ADDRESS=0x100000
DT_SRAM_SIZE=4096

# /chosen/zephyr,flash (/flash@500000)
DT_FLASH_BASE_ADDRESS=0x500000
DT_FLASH_SIZE=4096

# /chosen/zephyr,code-partition (/sim_flash/flash_sim@0/partitions/partition@11000)
DT_CODE_PARTITION_OFFSET=69632
DT_CODE_PARTITION_SIZE=65536

# Flash partition at /sim_flash/flash_sim@0/partitions/partition@1000
DT_FLASH_AREA_STORAGE_ID=0
DT_FLASH_AREA_STORAGE_READ_ONLY=0
DT_FLASH_AREA_STORAGE_OFFSET_0=4096
DT_FLASH_AREA_STORAGE_OFFSET=4096
DT_FLASH_AREA_STORAGE_SIZE_0=65536
DT_FLASH_AREA_STORAGE_SIZE=65536
DT_FLASH_AREA_STORAGE_DEV="FLASH_SIMULATOR"
DT_FLASH_AREA_0_ID=0
DT_FLASH_AREA_0_READ_ONLY=0
DT_FLASH_AREA_0_OFFSET_0=4096
DT_FLASH_AREA_0_OFFSET=4096
DT_FLASH_AREA_0_SIZE_0=65536
DT_FLASH_AREA_0_SIZE=65536
DT_FLASH_AREA_0_DEV="FLASH_SIMULATOR"

# Flash partition at /sim_flash/flash_sim@0/partitions/partition@11000
DT_FLASH_AREA_IMAGE_0_ID=1
DT_FLASH_AREA_IMAGE_0_READ_ONLY=0
DT_FLASH_AREA_IMAGE_0_OFFSET_0=69632
DT_FLASH_AREA_IMAGE_0_OFFSET=69632
DT_FLASH_AREA_IMAGE_0_SIZE_0=65536
DT_FLASH_AREA_IMAGE_0_SIZE=65536
DT_FLASH_AREA_IMAGE_0_DEV="FLASH_SIMULATOR"
DT_FLASH_AREA_1_ID=1
DT_FLASH_AREA_1_READ_ONLY=0
DT_FLASH_AREA_1_OFFSET_0=69632
DT_FLASH_AREA_1_OFFSET=69632
DT_FLASH_AREA_1_SIZE_0=65536
DT_FLASH_AREA_1_SIZE=65536
DT_FLASH_AREA_1_DEV="FLASH_SIMULATOR"

# Flash partition at /sim_flash/flash_sim@0/partitions/partition@21000
DT_FLASH_AREA_IMAGE_1_ID=2
DT_FLASH_AREA_IMAGE_1_READ_ONLY=0
DT_FLASH_AREA_IMAGE_1_OFFSET_0=135168
DT_FLASH_AREA_IMAGE_1_OFFSET=135168
DT_FLASH_AREA_IMAGE_1_SIZE_0=65536
DT_FLASH_AREA_IMAGE_1_SIZE=65536
DT_FLASH_AREA_IMAGE_1_DEV="FLASH_SIMULATOR"
DT_FLASH_AREA_2_ID=2
DT_FLASH_AREA_2_READ_ONLY=0
DT_FLASH_AREA_2_OFFSET_0=135168
DT_FLASH_AREA_2_OFFSET=135168
DT_FLASH_AREA_2_SIZE_0=65536
DT_FLASH_AREA_2_SIZE=65536
DT_FLASH_AREA_2_DEV="FLASH_SIMULATOR"

# Number of flash partitions
DT_FLASH_AREA_NUM=3
