[2025-09-17 23:38:08] START suite=cs trace=streaming_phase5_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2811571 heartbeat IPC: 3.557 cumulative IPC: 3.557 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5362033 heartbeat IPC: 3.921 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5362033 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5362033 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 17382021 heartbeat IPC: 0.8319 cumulative IPC: 0.8319 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 31157022 heartbeat IPC: 0.726 cumulative IPC: 0.7753 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 46043452 heartbeat IPC: 0.6718 cumulative IPC: 0.7374 (Simulation time: 00 hr 05 min 22 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 62038403 heartbeat IPC: 0.6252 cumulative IPC: 0.7058 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 78506961 heartbeat IPC: 0.6072 cumulative IPC: 0.6836 (Simulation time: 00 hr 08 min 33 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 95693158 heartbeat IPC: 0.5819 cumulative IPC: 0.6642 (Simulation time: 00 hr 10 min 03 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 114059922 heartbeat IPC: 0.5445 cumulative IPC: 0.644 (Simulation time: 00 hr 11 min 42 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 132575205 heartbeat IPC: 0.5401 cumulative IPC: 0.6289 (Simulation time: 00 hr 13 min 25 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 150080677 heartbeat IPC: 0.5712 cumulative IPC: 0.6219 (Simulation time: 00 hr 15 min 02 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 163062076 cumulative IPC: 0.6133 (Simulation time: 00 hr 16 min 42 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 163062076 cumulative IPC: 0.6133 (Simulation time: 00 hr 16 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6133 instructions: 100000001 cycles: 163062076
CPU 0 Branch Prediction Accuracy: 99.47% MPKI: 0.09681 Average ROB Occupancy at Mispredict: 7709
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01138
BRANCH_INDIRECT: 0.07117
BRANCH_CONDITIONAL: 0.01426
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 501642
LQ_STALL: 919
SQ_STALL: 42634


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 263.62076
REPLAY_LOAD: 129.8916
NON_REPLAY_LOAD: 76.6045

== Total ==
ADDR_TRANS: 225923
REPLAY_LOAD: 170158
NON_REPLAY_LOAD: 105561

== Counts ==
ADDR_TRANS: 857
REPLAY_LOAD: 1310
NON_REPLAY_LOAD: 1378

cpu0->cpu0_STLB TOTAL        ACCESS:    1557930 HIT:    1533805 MISS:      24125 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:    1557930 HIT:    1533805 MISS:      24125 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 430.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6148590 HIT:    4933208 MISS:    1215382 MSHR_MERGE:     465520
cpu0->cpu0_L2C LOAD         ACCESS:    4447450 HIT:    4165876 MISS:     281574 MSHR_MERGE:      60592
cpu0->cpu0_L2C RFO          ACCESS:     293815 HIT:      89017 MISS:     204798 MSHR_MERGE:          4
cpu0->cpu0_L2C PREFETCH     ACCESS:     907109 HIT:     227535 MISS:     679574 MSHR_MERGE:     404924
cpu0->cpu0_L2C WRITE        ACCESS:     448842 HIT:     447573 MISS:       1269 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      51374 HIT:       3207 MISS:      48167 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     660344 ISSUED:     660344 USEFUL:     133547 USELESS:      50289
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.31 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12576726 HIT:    7887054 MISS:    4689672 MSHR_MERGE:     838576
cpu0->cpu0_L1I LOAD         ACCESS:   12576726 HIT:    7887054 MISS:    4689672 MSHR_MERGE:     838576
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.89 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26429932 HIT:   23316472 MISS:    3113460 MSHR_MERGE:    1925045
cpu0->cpu0_L1D LOAD         ACCESS:   14372840 HIT:   13414277 MISS:     958563 MSHR_MERGE:     362203
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3373812 HIT:    2689000 MISS:     684812 MSHR_MERGE:     437951
cpu0->cpu0_L1D WRITE        ACCESS:    8625436 HIT:    7207056 MISS:    1418380 MSHR_MERGE:    1124560
cpu0->cpu0_L1D TRANSLATION  ACCESS:      57844 HIT:       6139 MISS:      51705 MSHR_MERGE:        331
cpu0->cpu0_L1D PREFETCH REQUESTED:    3480271 ISSUED:    3373804 USEFUL:     134876 USELESS:      35776
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 63.44 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10193580 HIT:    9356319 MISS:     837261 MSHR_MERGE:     322721
cpu0->cpu0_ITLB LOAD         ACCESS:   10193580 HIT:    9356319 MISS:     837261 MSHR_MERGE:     322721
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.816 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22293972 HIT:   20958706 MISS:    1335266 MSHR_MERGE:     291876
cpu0->cpu0_DTLB LOAD         ACCESS:   22293972 HIT:   20958706 MISS:    1335266 MSHR_MERGE:     291876
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.5 cycles
cpu0->LLC TOTAL        ACCESS:    1020832 HIT:     519137 MISS:     501695 MSHR_MERGE:      16368
cpu0->LLC LOAD         ACCESS:     220982 HIT:     102307 MISS:     118675 MSHR_MERGE:        372
cpu0->LLC RFO          ACCESS:     204794 HIT:      82278 MISS:     122516 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     274645 HIT:      54279 MISS:     220366 MSHR_MERGE:      15996
cpu0->LLC WRITE        ACCESS:     272244 HIT:     271053 MISS:       1191 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48167 HIT:       9220 MISS:      38947 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      15922
  ROW_BUFFER_MISS:     468209
  AVG DBUS CONGESTED CYCLE: 4.949
Channel 0 WQ ROW_BUFFER_HIT:      24637
  ROW_BUFFER_MISS:     132646
  FULL:          0
Channel 0 REFRESHES ISSUED:      13589

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       903356       143891        30974        23065
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           27          128         1070         8137
  STLB miss resolved @ L2C                0           43          275         1087         3962
  STLB miss resolved @ LLC                0           77          504         4011         6642
  STLB miss resolved @ MEM                0           41         1750         7730        28508

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             148268        27794       553181         4266         2203
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            7           30           89          415
  STLB miss resolved @ L2C                3            3           35           68          128
  STLB miss resolved @ LLC                5            5           59          246          229
  STLB miss resolved @ MEM               21            5          137          433         1780
[2025-09-17 23:54:50] END   suite=cs trace=streaming_phase5_core0 (rc=0)
