// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

#include "qca955x.dtsi"

/ {
	compatible = "mikrotik,routerboard-omnitikg-5hacd", "qca,qca9557";
	model = "MikroTik RouterBOARD 962UiGS-5HacT2HnT";

	aliases {
		led-boot = &led_pwr;
		led-failsafe = &led_pwr;
		led-upgrade = &led_pwr;
	};

	leds {
		compatible = "gpio-leds";

		led_pwr: pwr {
			label = "mikrotik:blue:power";
			gpios = <&gpio 3 GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};
	};

	keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&gpio 20 GPIO_ACTIVE_LOW>;
			debounce-interval = <60>;
		};
	};
};

/*
&pinmux {
	pinmux_uart_in_pins {
		pinctrl-single,bits = <0x18 (9 << 8) (9 << 8)>;
		//0x18040044 UART_SIN(<<8) GPIO9
	};

	pinmux_uart_out_pins {
		pinctrl-single,bits = <0x8 (22 << (8*2)) (22 << (8*2))>;
		//0x18040034 GPIO10(<<16) UART0_SOUT(22)
	};

	pinmux_spi_cs2_pins {
		pinctrl-single,bits = <0x8 (11 << (8*3)) (11 << (8*3))>;
		//0x18040034 GPIO11(<<24) SPI_CS_2(11)
	};
};
*/

&gpio {

	//NEED TO CHECK
	gpio-line-names =
		"", "", "", "power",
		"", "SPI_CS_0", "SPI_CLK", "SPI_MOSI",
		"SPI_DATA_IN", "UART_SIN", "UART0_SOUT", "SPI_CS_2",
		"", "USB power", "", "",
		"", "", "", "",
		"reset", "", "", ""; //reset ACTIVE_LOW

	usb-power {
		gpio-hog;
		gpios = <13 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "USB power";
	};
};

&spi {
	status = "okay";

	compatible = "mikrotik,rb4xx-spi";

	flash@1 {
		compatible = "m25p80", "jedec,spi-nor";
		reg = <1>;
		//spi-max-frequency = <80000000>; //vendor
		spi-max-frequency = <5000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "RouterBoot";
				reg = <0x0 0x20000>;
				compatible = "mikrotik,routerboot-partitions";
				#address-cells = <1>;
				#size-cells = <1>;

				partition@0 {
					label = "bootloader1";
					reg = <0x0 0x0>;
					read-only;
				};

				hard_config {
					label = "hard_config";
					read-only;
				};

				bios {
					size = <0x1000>;
					read-only;
				};

				partition@10000 {
					label = "bootloader2";
					reg = <0x10000 0x0>;
					read-only;
				};

				soft_config {
					label = "soft_config";
				};
			};

			partition@20000 {
				label = "firmware";
				reg = <0x20000 0xfe0000>;
				compatible = "mikrotik,minor";
			};

		};
	};
};

&uart {
	status = "okay";
};

&pcie1 {
	status = "okay";

	ath10k: wifi@0,0 {
		compatible = "qcom,ath10k";
		reg = <0 0 0 0 0>;
		gpio-controller;
		#gpio-cells = <2>;
	};
};

&usb0 {
	status = "okay";
};

&usb_phy0 {
	status = "okay";
};

&mdio0 {
	status = "okay";

	switch0@0 {
		compatible = "qca,qca8337";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			switch0cpu: port@0 {
				reg = <0>;
				label = "cpu";
				ethernet = <&eth0>;
				phy-mode = "rgmii";
				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};

			port@1 {
				reg = <1>;
				label = "wan";
			};

			port@2 {
				reg = <2>;
				label = "lan2";
			};

			port@3 {
				reg = <3>;
				label = "lan3";
			};

			port@4 {
				reg = <4>;
				label = "lan4";
			};

			port@5 {
				reg = <5>;
				label = "lan5";
			};
		};
	};
};

/*
&mdio0 {
	status = "okay";

	phy0: ethernet-phy@0 {
		reg = <0>;
		phy-mode = "rgmii";

		qca,ar8327-initvals = <
			0x04 (1<<26 | 1<<25 | 1<<22)
			// PORT0_PAD_CTRL
			// RGMII, TXCLK_DELAY_EN, TX_DELAY(1)
			0x08 (1<<24)
			// PORT5_PAD_CTRL
			// RXCLK_DELAY_EN (all ports)
			>;
	};
};
*/

&eth0 {
	status = "okay";

	phy-mode = "rgmii";
	phy-handle = <&switch0cpu>;
	/* vendor firmware has TX_DELAY 01  */
	pll-data = <0x8f000000 0x00000101 0x00001616>;
	/* pl1data gigabit from vendor firmware
         * 100Mbps & 10Mbps match qca955x.dtsi */

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};
