Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_compToFPGA/fifo/tb_top_level_isim_beh.exe -prj /home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_compToFPGA/fifo/tb_top_level_beh.prj work.tb_top_level 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_compToFPGA/fifo/ipcore_dir/fifo.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_compToFPGA/fifo/timer.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_compToFPGA/fifo/fifo_wrapper_xilinx.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_compToFPGA/fifo/comm_fpga_fx2.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_compToFPGA/fifo/top_level.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_compToFPGA/fifo/tb_top_level.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101644 KB
Fuse CPU Usage: 1230 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioural of entity comm_fpga_fx2 [comm_fpga_fx2_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v8_1_bhv_ss [\fifo_generator_v8_1_bhv_ss(8,8,...]
Compiling architecture behavioral of entity fifo_generator_v8_1_bhv_preload0 [\fifo_generator_v8_1_bhv_preload...]
Compiling architecture behavioral of entity fifo_generator_v8_1_conv [\fifo_generator_v8_1_conv(1,0,8,...]
Compiling architecture behavioral of entity fifo_generator_v8_1 [\fifo_generator_v8_1(1,0,8,"Blan...]
Compiling architecture fifo_a of entity fifo [fifo_default]
Compiling architecture behavioural of entity fifo_wrapper [fifo_wrapper_default]
Compiling architecture behavioural of entity timer [timer_default]
Compiling architecture behavioural of entity top_level [top_level_default]
Compiling architecture behavior of entity tb_top_level
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable /home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me_compToFPGA/fifo/tb_top_level_isim_beh.exe
Fuse Memory Usage: 677260 KB
Fuse CPU Usage: 1490 ms
GCC CPU Usage: 1760 ms
