5 10 101 4 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd param17.vcd -o param17.cdd -v param17.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" param17.v 10 28 1
1 a 12 7000a 1 0 3 0 4 17 0 f 1 0 0
3 0 foo "main.f" param17.v 31 41 1
1 SIZE 0 c0000 1 0 31 0 32 17 4 0 0 0 0
1 a 37 13 1 0 3 0 4 17 f f 1 0 0
3 1 main.$u0 "main.$u0" param17.v 0 26 1
