
code_propre_cansat_Freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019270  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000027e4  08019450  08019450  0001a450  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801bc34  0801bc34  0001d214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801bc34  0801bc34  0001cc34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801bc3c  0801bc3c  0001d214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801bc3c  0801bc3c  0001cc3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801bc40  0801bc40  0001cc40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  0801bc44  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000046cc  20000218  0801be58  0001d218  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200048e4  0801be58  0001d8e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001d214  2**0
                  CONTENTS, READONLY
 12 .debug_info   00036b99  00000000  00000000  0001d244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007890  00000000  00000000  00053ddd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002880  00000000  00000000  0005b670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001f28  00000000  00000000  0005def0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a1ac  00000000  00000000  0005fe18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00038d10  00000000  00000000  00089fc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef596  00000000  00000000  000c2cd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b226a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c004  00000000  00000000  001b22b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000088  00000000  00000000  001be2b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000218 	.word	0x20000218
 80001fc:	00000000 	.word	0x00000000
 8000200:	08019438 	.word	0x08019438

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000021c 	.word	0x2000021c
 800021c:	08019438 	.word	0x08019438

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <Init_HighPerf_Mode_6_axis>:
    }
}

// Fonction d'initialisation du capteur en mode haute performance
void Init_HighPerf_Mode_6_axis(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af04      	add	r7, sp, #16
    uint8_t data = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	71fb      	strb	r3, [r7, #7]

    // Activer le mode haute performance pour l'acclromtre et le gyroscope
    data = 0x54; // 208 Hz, 16g pour l'acclromtre
 800107a:	2354      	movs	r3, #84	@ 0x54
 800107c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL1_XL, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 800107e:	f04f 33ff 	mov.w	r3, #4294967295
 8001082:	9302      	str	r3, [sp, #8]
 8001084:	2301      	movs	r3, #1
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	1dfb      	adds	r3, r7, #7
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	2301      	movs	r3, #1
 800108e:	2210      	movs	r2, #16
 8001090:	21d6      	movs	r1, #214	@ 0xd6
 8001092:	4838      	ldr	r0, [pc, #224]	@ (8001174 <Init_HighPerf_Mode_6_axis+0x104>)
 8001094:	f007 f816 	bl	80080c4 <HAL_I2C_Mem_Write>

    data = 0x4C; // 208 Hz, 2000 dps pour le gyroscope
 8001098:	234c      	movs	r3, #76	@ 0x4c
 800109a:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL2_G, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 800109c:	f04f 33ff 	mov.w	r3, #4294967295
 80010a0:	9302      	str	r3, [sp, #8]
 80010a2:	2301      	movs	r3, #1
 80010a4:	9301      	str	r3, [sp, #4]
 80010a6:	1dfb      	adds	r3, r7, #7
 80010a8:	9300      	str	r3, [sp, #0]
 80010aa:	2301      	movs	r3, #1
 80010ac:	2211      	movs	r2, #17
 80010ae:	21d6      	movs	r1, #214	@ 0xd6
 80010b0:	4830      	ldr	r0, [pc, #192]	@ (8001174 <Init_HighPerf_Mode_6_axis+0x104>)
 80010b2:	f007 f807 	bl	80080c4 <HAL_I2C_Mem_Write>

    // Activer l'incrmentation automatique des adresses et l'update des donnes
    data = 0x00; // Incrmentation automatique active, BDU activ
 80010b6:	2300      	movs	r3, #0
 80010b8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL3_C, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80010ba:	f04f 33ff 	mov.w	r3, #4294967295
 80010be:	9302      	str	r3, [sp, #8]
 80010c0:	2301      	movs	r3, #1
 80010c2:	9301      	str	r3, [sp, #4]
 80010c4:	1dfb      	adds	r3, r7, #7
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2301      	movs	r3, #1
 80010ca:	2212      	movs	r2, #18
 80010cc:	21d6      	movs	r1, #214	@ 0xd6
 80010ce:	4829      	ldr	r0, [pc, #164]	@ (8001174 <Init_HighPerf_Mode_6_axis+0x104>)
 80010d0:	f006 fff8 	bl	80080c4 <HAL_I2C_Mem_Write>

    // Configurer la bande passante et autres options
    data = 0x00; // Paramtre par dfaut pour CTRL6_C
 80010d4:	2300      	movs	r3, #0
 80010d6:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL6_C, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295
 80010dc:	9302      	str	r3, [sp, #8]
 80010de:	2301      	movs	r3, #1
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	1dfb      	adds	r3, r7, #7
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	2215      	movs	r2, #21
 80010ea:	21d6      	movs	r1, #214	@ 0xd6
 80010ec:	4821      	ldr	r0, [pc, #132]	@ (8001174 <Init_HighPerf_Mode_6_axis+0x104>)
 80010ee:	f006 ffe9 	bl	80080c4 <HAL_I2C_Mem_Write>

    // Configuration supplmentaire du gyroscope
    data = 0x00; // Paramtre par dfaut pour CTRL7_G
 80010f2:	2300      	movs	r3, #0
 80010f4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL7_G, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80010f6:	f04f 33ff 	mov.w	r3, #4294967295
 80010fa:	9302      	str	r3, [sp, #8]
 80010fc:	2301      	movs	r3, #1
 80010fe:	9301      	str	r3, [sp, #4]
 8001100:	1dfb      	adds	r3, r7, #7
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	2301      	movs	r3, #1
 8001106:	2216      	movs	r2, #22
 8001108:	21d6      	movs	r1, #214	@ 0xd6
 800110a:	481a      	ldr	r0, [pc, #104]	@ (8001174 <Init_HighPerf_Mode_6_axis+0x104>)
 800110c:	f006 ffda 	bl	80080c4 <HAL_I2C_Mem_Write>

    // Configuration supplmentaire pour l'acclromtre
    data = 0x00; // Paramtre par dfaut pour CTRL8_XL
 8001110:	2300      	movs	r3, #0
 8001112:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL8_XL, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 8001114:	f04f 33ff 	mov.w	r3, #4294967295
 8001118:	9302      	str	r3, [sp, #8]
 800111a:	2301      	movs	r3, #1
 800111c:	9301      	str	r3, [sp, #4]
 800111e:	1dfb      	adds	r3, r7, #7
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	2301      	movs	r3, #1
 8001124:	2217      	movs	r2, #23
 8001126:	21d6      	movs	r1, #214	@ 0xd6
 8001128:	4812      	ldr	r0, [pc, #72]	@ (8001174 <Init_HighPerf_Mode_6_axis+0x104>)
 800112a:	f006 ffcb 	bl	80080c4 <HAL_I2C_Mem_Write>

    uint8_t status = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	71bb      	strb	r3, [r7, #6]

        // Lire le registre de statut via STATUS_REG pour voir si les donnes sont prtes (XLDA et GDA)
        HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, STATUS_REG, I2C_MEMADD_SIZE_8BIT, &status, 1, HAL_MAX_DELAY);
 8001132:	f04f 33ff 	mov.w	r3, #4294967295
 8001136:	9302      	str	r3, [sp, #8]
 8001138:	2301      	movs	r3, #1
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	1dbb      	adds	r3, r7, #6
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	2301      	movs	r3, #1
 8001142:	221e      	movs	r2, #30
 8001144:	21d6      	movs	r1, #214	@ 0xd6
 8001146:	480b      	ldr	r0, [pc, #44]	@ (8001174 <Init_HighPerf_Mode_6_axis+0x104>)
 8001148:	f007 f8d0 	bl	80082ec <HAL_I2C_Mem_Read>

        if (status & 0x01) {
 800114c:	79bb      	ldrb	r3, [r7, #6]
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	2b00      	cmp	r3, #0
 8001154:	d002      	beq.n	800115c <Init_HighPerf_Mode_6_axis+0xec>
            printf("Les donnes de l'acclromtre sont prtes. q\r\n");
 8001156:	4808      	ldr	r0, [pc, #32]	@ (8001178 <Init_HighPerf_Mode_6_axis+0x108>)
 8001158:	f013 ffaa 	bl	80150b0 <puts>
        }
        if (status & 0x02) {
 800115c:	79bb      	ldrb	r3, [r7, #6]
 800115e:	f003 0302 	and.w	r3, r3, #2
 8001162:	2b00      	cmp	r3, #0
 8001164:	d002      	beq.n	800116c <Init_HighPerf_Mode_6_axis+0xfc>
            printf("Les donnes du gyroscope sont prtes.\r\n");
 8001166:	4805      	ldr	r0, [pc, #20]	@ (800117c <Init_HighPerf_Mode_6_axis+0x10c>)
 8001168:	f013 ffa2 	bl	80150b0 <puts>
        }

}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	2000039c 	.word	0x2000039c
 8001178:	0801948c 	.word	0x0801948c
 800117c:	080194c0 	.word	0x080194c0

08001180 <Read_sensor_data>:


HAL_StatusTypeDef Read_sensor_data(AXIS6 *data) {
 8001180:	b580      	push	{r7, lr}
 8001182:	b08e      	sub	sp, #56	@ 0x38
 8001184:	af04      	add	r7, sp, #16
 8001186:	6078      	str	r0, [r7, #4]
	int16_t accel_data[3],gyro_data[3];
    HAL_StatusTypeDef status;
    uint8_t status_reg;
    uint8_t low_byte, high_byte;
    // tape 1 : Lire STATUS_REG pour vrifier XLDA et GDA
    status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, STATUS_REG, I2C_MEMADD_SIZE_8BIT, &status_reg, 1, HAL_MAX_DELAY);
 8001188:	f04f 33ff 	mov.w	r3, #4294967295
 800118c:	9302      	str	r3, [sp, #8]
 800118e:	2301      	movs	r3, #1
 8001190:	9301      	str	r3, [sp, #4]
 8001192:	f107 030b 	add.w	r3, r7, #11
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2301      	movs	r3, #1
 800119a:	221e      	movs	r2, #30
 800119c:	21d6      	movs	r1, #214	@ 0xd6
 800119e:	4874      	ldr	r0, [pc, #464]	@ (8001370 <Read_sensor_data+0x1f0>)
 80011a0:	f007 f8a4 	bl	80082ec <HAL_I2C_Mem_Read>
 80011a4:	4603      	mov	r3, r0
 80011a6:	77fb      	strb	r3, [r7, #31]
    if (status != HAL_OK) return status;
 80011a8:	7ffb      	ldrb	r3, [r7, #31]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <Read_sensor_data+0x32>
 80011ae:	7ffb      	ldrb	r3, [r7, #31]
 80011b0:	e0da      	b.n	8001368 <Read_sensor_data+0x1e8>

    // Vrifier si les bits XLDA (bit 0) et GDA (bit 1) sont  1
    if (!(status_reg & 0x01) || !(status_reg & 0x02)) {
 80011b2:	7afb      	ldrb	r3, [r7, #11]
 80011b4:	f003 0301 	and.w	r3, r3, #1
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d004      	beq.n	80011c6 <Read_sensor_data+0x46>
 80011bc:	7afb      	ldrb	r3, [r7, #11]
 80011be:	f003 0302 	and.w	r3, r3, #2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d101      	bne.n	80011ca <Read_sensor_data+0x4a>
        // Pas de nouvelles donnes prtes
        return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
 80011c8:	e0ce      	b.n	8001368 <Read_sensor_data+0x1e8>
    }
	// Lire les donnes gyro
	for (int i = 0; i < 3; i++) {
 80011ca:	2300      	movs	r3, #0
 80011cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80011ce:	e044      	b.n	800125a <Read_sensor_data+0xda>
		// Adresses des registres pour chaque axe
		uint8_t low_addr = G_X_OUT_L + i * 2;
 80011d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d2:	3311      	adds	r3, #17
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	773b      	strb	r3, [r7, #28]
		uint8_t high_addr = low_addr + 1;
 80011da:	7f3b      	ldrb	r3, [r7, #28]
 80011dc:	3301      	adds	r3, #1
 80011de:	76fb      	strb	r3, [r7, #27]

		// Lire l'octet bas
		status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, low_addr, I2C_MEMADD_SIZE_8BIT, &low_byte, 1, HAL_MAX_DELAY);
 80011e0:	7f3b      	ldrb	r3, [r7, #28]
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	f04f 33ff 	mov.w	r3, #4294967295
 80011e8:	9302      	str	r3, [sp, #8]
 80011ea:	2301      	movs	r3, #1
 80011ec:	9301      	str	r3, [sp, #4]
 80011ee:	f107 030a 	add.w	r3, r7, #10
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	2301      	movs	r3, #1
 80011f6:	21d6      	movs	r1, #214	@ 0xd6
 80011f8:	485d      	ldr	r0, [pc, #372]	@ (8001370 <Read_sensor_data+0x1f0>)
 80011fa:	f007 f877 	bl	80082ec <HAL_I2C_Mem_Read>
 80011fe:	4603      	mov	r3, r0
 8001200:	77fb      	strb	r3, [r7, #31]
		if (status != HAL_OK) return status;
 8001202:	7ffb      	ldrb	r3, [r7, #31]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <Read_sensor_data+0x8c>
 8001208:	7ffb      	ldrb	r3, [r7, #31]
 800120a:	e0ad      	b.n	8001368 <Read_sensor_data+0x1e8>

		// Lire l'octet haut
		status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, high_addr, I2C_MEMADD_SIZE_8BIT, &high_byte, 1, HAL_MAX_DELAY);
 800120c:	7efb      	ldrb	r3, [r7, #27]
 800120e:	b29a      	uxth	r2, r3
 8001210:	f04f 33ff 	mov.w	r3, #4294967295
 8001214:	9302      	str	r3, [sp, #8]
 8001216:	2301      	movs	r3, #1
 8001218:	9301      	str	r3, [sp, #4]
 800121a:	f107 0309 	add.w	r3, r7, #9
 800121e:	9300      	str	r3, [sp, #0]
 8001220:	2301      	movs	r3, #1
 8001222:	21d6      	movs	r1, #214	@ 0xd6
 8001224:	4852      	ldr	r0, [pc, #328]	@ (8001370 <Read_sensor_data+0x1f0>)
 8001226:	f007 f861 	bl	80082ec <HAL_I2C_Mem_Read>
 800122a:	4603      	mov	r3, r0
 800122c:	77fb      	strb	r3, [r7, #31]
		if (status != HAL_OK) return status;
 800122e:	7ffb      	ldrb	r3, [r7, #31]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <Read_sensor_data+0xb8>
 8001234:	7ffb      	ldrb	r3, [r7, #31]
 8001236:	e097      	b.n	8001368 <Read_sensor_data+0x1e8>

		// Combiner les octets pour obtenir la valeur 16 bits
		gyro_data[i] = (int16_t)((high_byte << 8) | low_byte);
 8001238:	7a7b      	ldrb	r3, [r7, #9]
 800123a:	b21b      	sxth	r3, r3
 800123c:	021b      	lsls	r3, r3, #8
 800123e:	b21a      	sxth	r2, r3
 8001240:	7abb      	ldrb	r3, [r7, #10]
 8001242:	b21b      	sxth	r3, r3
 8001244:	4313      	orrs	r3, r2
 8001246:	b21a      	sxth	r2, r3
 8001248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	3328      	adds	r3, #40	@ 0x28
 800124e:	443b      	add	r3, r7
 8001250:	f823 2c1c 	strh.w	r2, [r3, #-28]
	for (int i = 0; i < 3; i++) {
 8001254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001256:	3301      	adds	r3, #1
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
 800125a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800125c:	2b02      	cmp	r3, #2
 800125e:	ddb7      	ble.n	80011d0 <Read_sensor_data+0x50>
	}
	// Lire les donnes accel
	for (int i = 0; i < 3; i++) {
 8001260:	2300      	movs	r3, #0
 8001262:	623b      	str	r3, [r7, #32]
 8001264:	e044      	b.n	80012f0 <Read_sensor_data+0x170>
		// Adresses des registres pour chaque axe
		uint8_t low_addr = XL_X_OUT_L + i * 2;
 8001266:	6a3b      	ldr	r3, [r7, #32]
 8001268:	3314      	adds	r3, #20
 800126a:	b2db      	uxtb	r3, r3
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	77bb      	strb	r3, [r7, #30]
		uint8_t high_addr = low_addr + 1;
 8001270:	7fbb      	ldrb	r3, [r7, #30]
 8001272:	3301      	adds	r3, #1
 8001274:	777b      	strb	r3, [r7, #29]

		// Lire l'octet bas
		status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, low_addr, I2C_MEMADD_SIZE_8BIT, &low_byte, 1, HAL_MAX_DELAY);
 8001276:	7fbb      	ldrb	r3, [r7, #30]
 8001278:	b29a      	uxth	r2, r3
 800127a:	f04f 33ff 	mov.w	r3, #4294967295
 800127e:	9302      	str	r3, [sp, #8]
 8001280:	2301      	movs	r3, #1
 8001282:	9301      	str	r3, [sp, #4]
 8001284:	f107 030a 	add.w	r3, r7, #10
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	2301      	movs	r3, #1
 800128c:	21d6      	movs	r1, #214	@ 0xd6
 800128e:	4838      	ldr	r0, [pc, #224]	@ (8001370 <Read_sensor_data+0x1f0>)
 8001290:	f007 f82c 	bl	80082ec <HAL_I2C_Mem_Read>
 8001294:	4603      	mov	r3, r0
 8001296:	77fb      	strb	r3, [r7, #31]
		if (status != HAL_OK) return status;
 8001298:	7ffb      	ldrb	r3, [r7, #31]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <Read_sensor_data+0x122>
 800129e:	7ffb      	ldrb	r3, [r7, #31]
 80012a0:	e062      	b.n	8001368 <Read_sensor_data+0x1e8>

		// Lire l'octet haut
		status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, high_addr, I2C_MEMADD_SIZE_8BIT, &high_byte, 1, HAL_MAX_DELAY);
 80012a2:	7f7b      	ldrb	r3, [r7, #29]
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	f04f 33ff 	mov.w	r3, #4294967295
 80012aa:	9302      	str	r3, [sp, #8]
 80012ac:	2301      	movs	r3, #1
 80012ae:	9301      	str	r3, [sp, #4]
 80012b0:	f107 0309 	add.w	r3, r7, #9
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	2301      	movs	r3, #1
 80012b8:	21d6      	movs	r1, #214	@ 0xd6
 80012ba:	482d      	ldr	r0, [pc, #180]	@ (8001370 <Read_sensor_data+0x1f0>)
 80012bc:	f007 f816 	bl	80082ec <HAL_I2C_Mem_Read>
 80012c0:	4603      	mov	r3, r0
 80012c2:	77fb      	strb	r3, [r7, #31]
		if (status != HAL_OK) return status;
 80012c4:	7ffb      	ldrb	r3, [r7, #31]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <Read_sensor_data+0x14e>
 80012ca:	7ffb      	ldrb	r3, [r7, #31]
 80012cc:	e04c      	b.n	8001368 <Read_sensor_data+0x1e8>

		// Combiner les octets pour obtenir la valeur 16 bits
		accel_data[i] = (int16_t)((high_byte << 8) | low_byte);
 80012ce:	7a7b      	ldrb	r3, [r7, #9]
 80012d0:	b21b      	sxth	r3, r3
 80012d2:	021b      	lsls	r3, r3, #8
 80012d4:	b21a      	sxth	r2, r3
 80012d6:	7abb      	ldrb	r3, [r7, #10]
 80012d8:	b21b      	sxth	r3, r3
 80012da:	4313      	orrs	r3, r2
 80012dc:	b21a      	sxth	r2, r3
 80012de:	6a3b      	ldr	r3, [r7, #32]
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	3328      	adds	r3, #40	@ 0x28
 80012e4:	443b      	add	r3, r7
 80012e6:	f823 2c14 	strh.w	r2, [r3, #-20]
	for (int i = 0; i < 3; i++) {
 80012ea:	6a3b      	ldr	r3, [r7, #32]
 80012ec:	3301      	adds	r3, #1
 80012ee:	623b      	str	r3, [r7, #32]
 80012f0:	6a3b      	ldr	r3, [r7, #32]
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	ddb7      	ble.n	8001266 <Read_sensor_data+0xe6>
	}
	data->AccelX =(float) accel_data[0]*1.0;
 80012f6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012fa:	ee07 3a90 	vmov	s15, r3
 80012fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	edc3 7a00 	vstr	s15, [r3]
	data->AccelY =(float) accel_data[1]*1.0;
 8001308:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800130c:	ee07 3a90 	vmov	s15, r3
 8001310:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	edc3 7a01 	vstr	s15, [r3, #4]
	data->AccelZ =(float) accel_data[2]*1.0;
 800131a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800131e:	ee07 3a90 	vmov	s15, r3
 8001322:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	edc3 7a02 	vstr	s15, [r3, #8]
	data->GyroX = gyro_data[0];
 800132c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001330:	461a      	mov	r2, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	60da      	str	r2, [r3, #12]
	data->GyroY = gyro_data[1];
 8001336:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800133a:	461a      	mov	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	611a      	str	r2, [r3, #16]
	data->GyroZ = gyro_data[2];
 8001340:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001344:	461a      	mov	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	615a      	str	r2, [r3, #20]
	data->temp  = Read_temp()-8.5;
 800134a:	f000 f815 	bl	8001378 <Read_temp>
 800134e:	ec51 0b10 	vmov	r0, r1, d0
 8001352:	f04f 0200 	mov.w	r2, #0
 8001356:	4b07      	ldr	r3, [pc, #28]	@ (8001374 <Read_sensor_data+0x1f4>)
 8001358:	f7fe ffbe 	bl	80002d8 <__aeabi_dsub>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	6879      	ldr	r1, [r7, #4]
 8001362:	e9c1 2306 	strd	r2, r3, [r1, #24]

	return HAL_OK;
 8001366:	2300      	movs	r3, #0
}
 8001368:	4618      	mov	r0, r3
 800136a:	3728      	adds	r7, #40	@ 0x28
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	2000039c 	.word	0x2000039c
 8001374:	40210000 	.word	0x40210000

08001378 <Read_temp>:

double Read_temp() {
 8001378:	b580      	push	{r7, lr}
 800137a:	b08a      	sub	sp, #40	@ 0x28
 800137c:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef status;
    uint8_t status_reg;
    uint8_t low_byte, high_byte;

    // Lire l'octet bas
    status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, 0x20, I2C_MEMADD_SIZE_8BIT, &low_byte, 1, HAL_MAX_DELAY);
 800137e:	f04f 33ff 	mov.w	r3, #4294967295
 8001382:	9302      	str	r3, [sp, #8]
 8001384:	2301      	movs	r3, #1
 8001386:	9301      	str	r3, [sp, #4]
 8001388:	1dfb      	adds	r3, r7, #7
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	2301      	movs	r3, #1
 800138e:	2220      	movs	r2, #32
 8001390:	21d6      	movs	r1, #214	@ 0xd6
 8001392:	481f      	ldr	r0, [pc, #124]	@ (8001410 <Read_temp+0x98>)
 8001394:	f006 ffaa 	bl	80082ec <HAL_I2C_Mem_Read>
 8001398:	4603      	mov	r3, r0
 800139a:	75fb      	strb	r3, [r7, #23]

    // Lire l'octet haut
    status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, 0x21, I2C_MEMADD_SIZE_8BIT, &high_byte, 1, HAL_MAX_DELAY);
 800139c:	f04f 33ff 	mov.w	r3, #4294967295
 80013a0:	9302      	str	r3, [sp, #8]
 80013a2:	2301      	movs	r3, #1
 80013a4:	9301      	str	r3, [sp, #4]
 80013a6:	1dbb      	adds	r3, r7, #6
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	2301      	movs	r3, #1
 80013ac:	2221      	movs	r2, #33	@ 0x21
 80013ae:	21d6      	movs	r1, #214	@ 0xd6
 80013b0:	4817      	ldr	r0, [pc, #92]	@ (8001410 <Read_temp+0x98>)
 80013b2:	f006 ff9b 	bl	80082ec <HAL_I2C_Mem_Read>
 80013b6:	4603      	mov	r3, r0
 80013b8:	75fb      	strb	r3, [r7, #23]

    // Reconstruction du 16 bits sign
    int16_t temp = (int16_t)((high_byte << 8) | low_byte);
 80013ba:	79bb      	ldrb	r3, [r7, #6]
 80013bc:	b21b      	sxth	r3, r3
 80013be:	021b      	lsls	r3, r3, #8
 80013c0:	b21a      	sxth	r2, r3
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	b21b      	sxth	r3, r3
 80013c6:	4313      	orrs	r3, r2
 80013c8:	82bb      	strh	r3, [r7, #20]

    // Conversion en C
    double temperature = (temp / 256.0) + 25.0;
 80013ca:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff f8d0 	bl	8000574 <__aeabi_i2d>
 80013d4:	f04f 0200 	mov.w	r2, #0
 80013d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <Read_temp+0x9c>)
 80013da:	f7ff fa5f 	bl	800089c <__aeabi_ddiv>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	4610      	mov	r0, r2
 80013e4:	4619      	mov	r1, r3
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001418 <Read_temp+0xa0>)
 80013ec:	f7fe ff76 	bl	80002dc <__adddf3>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	e9c7 2302 	strd	r2, r3, [r7, #8]

    return temperature;
 80013f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013fc:	ec43 2b17 	vmov	d7, r2, r3
}
 8001400:	eeb0 0a47 	vmov.f32	s0, s14
 8001404:	eef0 0a67 	vmov.f32	s1, s15
 8001408:	3718      	adds	r7, #24
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	2000039c 	.word	0x2000039c
 8001414:	40700000 	.word	0x40700000
 8001418:	40390000 	.word	0x40390000
 800141c:	00000000 	.word	0x00000000

08001420 <GNSS_ParsePVTData>:
/*!
 * Parse data to navigation position velocity time solution standard.
 * Look at: 32.17.15.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParsePVTData(GNSS_StateHandle *GNSS) {
 8001420:	b580      	push	{r7, lr}
 8001422:	b08c      	sub	sp, #48	@ 0x30
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	if (GNSS->uartWorkingBuffer[0] == 0xB5 && GNSS->uartWorkingBuffer[1] == 0x62) {
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	7a1b      	ldrb	r3, [r3, #8]
 800142c:	2bb5      	cmp	r3, #181	@ 0xb5
 800142e:	f040 81d7 	bne.w	80017e0 <GNSS_ParsePVTData+0x3c0>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	7a5b      	ldrb	r3, [r3, #9]
 8001436:	2b62      	cmp	r3, #98	@ 0x62
 8001438:	f040 81d2 	bne.w	80017e0 <GNSS_ParsePVTData+0x3c0>
	uShort.bytes[0] = GNSS->uartWorkingBuffer[10];
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	7c9a      	ldrb	r2, [r3, #18]
 8001440:	4b9f      	ldr	r3, [pc, #636]	@ (80016c0 <GNSS_ParsePVTData+0x2a0>)
 8001442:	701a      	strb	r2, [r3, #0]
	GNSS->yearBytes[0]=GNSS->uartWorkingBuffer[10];
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	7c9a      	ldrb	r2, [r3, #18]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
	uShort.bytes[1] = GNSS->uartWorkingBuffer[11];
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	7cda      	ldrb	r2, [r3, #19]
 8001452:	4b9b      	ldr	r3, [pc, #620]	@ (80016c0 <GNSS_ParsePVTData+0x2a0>)
 8001454:	705a      	strb	r2, [r3, #1]
	GNSS->yearBytes[1]=GNSS->uartWorkingBuffer[11];
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	7cda      	ldrb	r2, [r3, #19]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
	GNSS->year = uShort.uShort;
 8001460:	4b97      	ldr	r3, [pc, #604]	@ (80016c0 <GNSS_ParsePVTData+0x2a0>)
 8001462:	881a      	ldrh	r2, [r3, #0]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
	GNSS->month = GNSS->uartWorkingBuffer[12];
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	7d1a      	ldrb	r2, [r3, #20]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
	GNSS->day = GNSS->uartWorkingBuffer[13];
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	7d5a      	ldrb	r2, [r3, #21]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
	GNSS->hour = GNSS->uartWorkingBuffer[14];
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	7d9a      	ldrb	r2, [r3, #22]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
	GNSS->min = GNSS->uartWorkingBuffer[15];
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	7dda      	ldrb	r2, [r3, #23]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
	GNSS->sec = GNSS->uartWorkingBuffer[16];
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	7e1a      	ldrb	r2, [r3, #24]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
	GNSS->fixType = GNSS->uartWorkingBuffer[26];
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
	GNSS->numSV = GNSS->uartWorkingBuffer[29];
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

	for (int var = 0; var < 4; ++var) {
 80014b4:	2300      	movs	r3, #0
 80014b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014b8:	e017      	b.n	80014ea <GNSS_ParsePVTData+0xca>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 30];
 80014ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014bc:	331e      	adds	r3, #30
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	4413      	add	r3, r2
 80014c2:	7a19      	ldrb	r1, [r3, #8]
 80014c4:	4a7f      	ldr	r2, [pc, #508]	@ (80016c4 <GNSS_ParsePVTData+0x2a4>)
 80014c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014c8:	4413      	add	r3, r2
 80014ca:	460a      	mov	r2, r1
 80014cc:	701a      	strb	r2, [r3, #0]
		GNSS->lonBytes[var]= GNSS->uartWorkingBuffer[var + 30];
 80014ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014d0:	331e      	adds	r3, #30
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	4413      	add	r3, r2
 80014d6:	7a19      	ldrb	r1, [r3, #8]
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014dc:	4413      	add	r3, r2
 80014de:	3380      	adds	r3, #128	@ 0x80
 80014e0:	460a      	mov	r2, r1
 80014e2:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80014e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e6:	3301      	adds	r3, #1
 80014e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ec:	2b03      	cmp	r3, #3
 80014ee:	dde4      	ble.n	80014ba <GNSS_ParsePVTData+0x9a>
	}
	GNSS->lon = iLong.iLong;
 80014f0:	4b74      	ldr	r3, [pc, #464]	@ (80016c4 <GNSS_ParsePVTData+0x2a4>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	67da      	str	r2, [r3, #124]	@ 0x7c
	GNSS->fLon=(float)iLong.iLong/10000000.0;
 80014f8:	4b72      	ldr	r3, [pc, #456]	@ (80016c4 <GNSS_ParsePVTData+0x2a4>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	ee07 3a90 	vmov	s15, r3
 8001500:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001504:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80016c8 <GNSS_ParsePVTData+0x2a8>
 8001508:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c

	for (int var = 0; var < 4; ++var) {
 8001512:	2300      	movs	r3, #0
 8001514:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001516:	e017      	b.n	8001548 <GNSS_ParsePVTData+0x128>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 34];
 8001518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800151a:	3322      	adds	r3, #34	@ 0x22
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	4413      	add	r3, r2
 8001520:	7a19      	ldrb	r1, [r3, #8]
 8001522:	4a68      	ldr	r2, [pc, #416]	@ (80016c4 <GNSS_ParsePVTData+0x2a4>)
 8001524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001526:	4413      	add	r3, r2
 8001528:	460a      	mov	r2, r1
 800152a:	701a      	strb	r2, [r3, #0]
		GNSS->latBytes[var]=GNSS->uartWorkingBuffer[var + 34];
 800152c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800152e:	3322      	adds	r3, #34	@ 0x22
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	4413      	add	r3, r2
 8001534:	7a19      	ldrb	r1, [r3, #8]
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800153a:	4413      	add	r3, r2
 800153c:	3388      	adds	r3, #136	@ 0x88
 800153e:	460a      	mov	r2, r1
 8001540:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001544:	3301      	adds	r3, #1
 8001546:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800154a:	2b03      	cmp	r3, #3
 800154c:	dde4      	ble.n	8001518 <GNSS_ParsePVTData+0xf8>
	}
	GNSS->lat = iLong.iLong;
 800154e:	4b5d      	ldr	r3, [pc, #372]	@ (80016c4 <GNSS_ParsePVTData+0x2a4>)
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	GNSS->fLat=(float)iLong.iLong/10000000.0;
 8001558:	4b5a      	ldr	r3, [pc, #360]	@ (80016c4 <GNSS_ParsePVTData+0x2a4>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	ee07 3a90 	vmov	s15, r3
 8001560:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001564:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80016c8 <GNSS_ParsePVTData+0x2a8>
 8001568:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90

	for (int var = 0; var < 4; ++var) {
 8001572:	2300      	movs	r3, #0
 8001574:	627b      	str	r3, [r7, #36]	@ 0x24
 8001576:	e00c      	b.n	8001592 <GNSS_ParsePVTData+0x172>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 38];
 8001578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800157a:	3326      	adds	r3, #38	@ 0x26
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	4413      	add	r3, r2
 8001580:	7a19      	ldrb	r1, [r3, #8]
 8001582:	4a50      	ldr	r2, [pc, #320]	@ (80016c4 <GNSS_ParsePVTData+0x2a4>)
 8001584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001586:	4413      	add	r3, r2
 8001588:	460a      	mov	r2, r1
 800158a:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800158c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800158e:	3301      	adds	r3, #1
 8001590:	627b      	str	r3, [r7, #36]	@ 0x24
 8001592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001594:	2b03      	cmp	r3, #3
 8001596:	ddef      	ble.n	8001578 <GNSS_ParsePVTData+0x158>
	}
	GNSS->height = iLong.iLong;
 8001598:	4b4a      	ldr	r3, [pc, #296]	@ (80016c4 <GNSS_ParsePVTData+0x2a4>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	GNSS->fheight=(float)GNSS->height/1000.0;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015a8:	ee07 3a90 	vmov	s15, r3
 80015ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015b0:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80016cc <GNSS_ParsePVTData+0x2ac>
 80015b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98


	for (int var = 0; var < 4; ++var) {
 80015be:	2300      	movs	r3, #0
 80015c0:	623b      	str	r3, [r7, #32]
 80015c2:	e017      	b.n	80015f4 <GNSS_ParsePVTData+0x1d4>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 42];
 80015c4:	6a3b      	ldr	r3, [r7, #32]
 80015c6:	332a      	adds	r3, #42	@ 0x2a
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	4413      	add	r3, r2
 80015cc:	7a19      	ldrb	r1, [r3, #8]
 80015ce:	4a3d      	ldr	r2, [pc, #244]	@ (80016c4 <GNSS_ParsePVTData+0x2a4>)
 80015d0:	6a3b      	ldr	r3, [r7, #32]
 80015d2:	4413      	add	r3, r2
 80015d4:	460a      	mov	r2, r1
 80015d6:	701a      	strb	r2, [r3, #0]
		GNSS->hMSLBytes[var] = GNSS->uartWorkingBuffer[var + 42];
 80015d8:	6a3b      	ldr	r3, [r7, #32]
 80015da:	332a      	adds	r3, #42	@ 0x2a
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	4413      	add	r3, r2
 80015e0:	7a19      	ldrb	r1, [r3, #8]
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	6a3b      	ldr	r3, [r7, #32]
 80015e6:	4413      	add	r3, r2
 80015e8:	33a0      	adds	r3, #160	@ 0xa0
 80015ea:	460a      	mov	r2, r1
 80015ec:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80015ee:	6a3b      	ldr	r3, [r7, #32]
 80015f0:	3301      	adds	r3, #1
 80015f2:	623b      	str	r3, [r7, #32]
 80015f4:	6a3b      	ldr	r3, [r7, #32]
 80015f6:	2b03      	cmp	r3, #3
 80015f8:	dde4      	ble.n	80015c4 <GNSS_ParsePVTData+0x1a4>
	}
	GNSS->hMSL = iLong.iLong;
 80015fa:	4b32      	ldr	r3, [pc, #200]	@ (80016c4 <GNSS_ParsePVTData+0x2a4>)
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	GNSS->fhMSL=(float)GNSS->hMSL/1000.0;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800160a:	ee07 3a90 	vmov	s15, r3
 800160e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001612:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 80016cc <GNSS_ParsePVTData+0x2ac>
 8001616:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4

	for (int var = 0; var < 4; ++var) {
 8001620:	2300      	movs	r3, #0
 8001622:	61fb      	str	r3, [r7, #28]
 8001624:	e00c      	b.n	8001640 <GNSS_ParsePVTData+0x220>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 46];
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	332e      	adds	r3, #46	@ 0x2e
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	4413      	add	r3, r2
 800162e:	7a19      	ldrb	r1, [r3, #8]
 8001630:	4a27      	ldr	r2, [pc, #156]	@ (80016d0 <GNSS_ParsePVTData+0x2b0>)
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	4413      	add	r3, r2
 8001636:	460a      	mov	r2, r1
 8001638:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	3301      	adds	r3, #1
 800163e:	61fb      	str	r3, [r7, #28]
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	2b03      	cmp	r3, #3
 8001644:	ddef      	ble.n	8001626 <GNSS_ParsePVTData+0x206>
	}
	GNSS->hAcc = uLong.uLong;
 8001646:	4b22      	ldr	r3, [pc, #136]	@ (80016d0 <GNSS_ParsePVTData+0x2b0>)
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	GNSS->fhACC=(float)GNSS->hAcc/1000.0;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001656:	ee07 3a90 	vmov	s15, r3
 800165a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800165e:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 80016cc <GNSS_ParsePVTData+0x2ac>
 8001662:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac

	for (int var = 0; var < 4; ++var) {
 800166c:	2300      	movs	r3, #0
 800166e:	61bb      	str	r3, [r7, #24]
 8001670:	e00c      	b.n	800168c <GNSS_ParsePVTData+0x26c>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 50];
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	3332      	adds	r3, #50	@ 0x32
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	4413      	add	r3, r2
 800167a:	7a19      	ldrb	r1, [r3, #8]
 800167c:	4a14      	ldr	r2, [pc, #80]	@ (80016d0 <GNSS_ParsePVTData+0x2b0>)
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	4413      	add	r3, r2
 8001682:	460a      	mov	r2, r1
 8001684:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	3301      	adds	r3, #1
 800168a:	61bb      	str	r3, [r7, #24]
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	2b03      	cmp	r3, #3
 8001690:	ddef      	ble.n	8001672 <GNSS_ParsePVTData+0x252>
	}
	GNSS->vAcc = uLong.uLong;
 8001692:	4b0f      	ldr	r3, [pc, #60]	@ (80016d0 <GNSS_ParsePVTData+0x2b0>)
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	GNSS->fvACC=(float)GNSS->vAcc/1000.0;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80016a2:	ee07 3a90 	vmov	s15, r3
 80016a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016aa:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80016cc <GNSS_ParsePVTData+0x2ac>
 80016ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	edc3 7a2d 	vstr	s15, [r3, #180]	@ 0xb4

	for (int var = 0; var < 4; ++var) {
 80016b8:	2300      	movs	r3, #0
 80016ba:	617b      	str	r3, [r7, #20]
 80016bc:	e022      	b.n	8001704 <GNSS_ParsePVTData+0x2e4>
 80016be:	bf00      	nop
 80016c0:	20000234 	.word	0x20000234
 80016c4:	2000023c 	.word	0x2000023c
 80016c8:	4b189680 	.word	0x4b189680
 80016cc:	447a0000 	.word	0x447a0000
 80016d0:	20000238 	.word	0x20000238
			iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 62];
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	333e      	adds	r3, #62	@ 0x3e
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	4413      	add	r3, r2
 80016dc:	7a19      	ldrb	r1, [r3, #8]
 80016de:	4a44      	ldr	r2, [pc, #272]	@ (80017f0 <GNSS_ParsePVTData+0x3d0>)
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	4413      	add	r3, r2
 80016e4:	460a      	mov	r2, r1
 80016e6:	701a      	strb	r2, [r3, #0]
			GNSS->vspeedBytes[var] = GNSS->uartWorkingBuffer[var + 62];
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	333e      	adds	r3, #62	@ 0x3e
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	4413      	add	r3, r2
 80016f0:	7a19      	ldrb	r1, [r3, #8]
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	4413      	add	r3, r2
 80016f8:	33c8      	adds	r3, #200	@ 0xc8
 80016fa:	460a      	mov	r2, r1
 80016fc:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	3301      	adds	r3, #1
 8001702:	617b      	str	r3, [r7, #20]
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	2b03      	cmp	r3, #3
 8001708:	dde4      	ble.n	80016d4 <GNSS_ParsePVTData+0x2b4>
		}
	GNSS->vspeed = iLong.iLong;
 800170a:	4b39      	ldr	r3, [pc, #228]	@ (80017f0 <GNSS_ParsePVTData+0x3d0>)
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
	GNSS->fvspeed=(float)GNSS->vspeed/1000.0;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800171a:	ee07 3a90 	vmov	s15, r3
 800171e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001722:	eddf 6a34 	vldr	s13, [pc, #208]	@ 80017f4 <GNSS_ParsePVTData+0x3d4>
 8001726:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	edc3 7a33 	vstr	s15, [r3, #204]	@ 0xcc

	for (int var = 0; var < 4; ++var) {
 8001730:	2300      	movs	r3, #0
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	e017      	b.n	8001766 <GNSS_ParsePVTData+0x346>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 66];
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	3342      	adds	r3, #66	@ 0x42
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	7a19      	ldrb	r1, [r3, #8]
 8001740:	4a2b      	ldr	r2, [pc, #172]	@ (80017f0 <GNSS_ParsePVTData+0x3d0>)
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	4413      	add	r3, r2
 8001746:	460a      	mov	r2, r1
 8001748:	701a      	strb	r2, [r3, #0]
		GNSS->gSpeedBytes[var] = GNSS->uartWorkingBuffer[var + 66];
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	3342      	adds	r3, #66	@ 0x42
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	7a19      	ldrb	r1, [r3, #8]
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	4413      	add	r3, r2
 800175a:	33bc      	adds	r3, #188	@ 0xbc
 800175c:	460a      	mov	r2, r1
 800175e:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	3301      	adds	r3, #1
 8001764:	613b      	str	r3, [r7, #16]
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	2b03      	cmp	r3, #3
 800176a:	dde4      	ble.n	8001736 <GNSS_ParsePVTData+0x316>
	}
	GNSS->gSpeed = iLong.iLong;
 800176c:	4b20      	ldr	r3, [pc, #128]	@ (80017f0 <GNSS_ParsePVTData+0x3d0>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	GNSS->fgSpeed=(float)GNSS->gSpeed/1000.0;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800177c:	ee07 3a90 	vmov	s15, r3
 8001780:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001784:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 80017f4 <GNSS_ParsePVTData+0x3d4>
 8001788:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0

	for (int var = 0; var < 4; ++var) {
 8001792:	2300      	movs	r3, #0
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	e00c      	b.n	80017b2 <GNSS_ParsePVTData+0x392>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 70];
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	3346      	adds	r3, #70	@ 0x46
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	4413      	add	r3, r2
 80017a0:	7a19      	ldrb	r1, [r3, #8]
 80017a2:	4a13      	ldr	r2, [pc, #76]	@ (80017f0 <GNSS_ParsePVTData+0x3d0>)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	4413      	add	r3, r2
 80017a8:	460a      	mov	r2, r1
 80017aa:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	3301      	adds	r3, #1
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2b03      	cmp	r3, #3
 80017b6:	ddef      	ble.n	8001798 <GNSS_ParsePVTData+0x378>
	}
	GNSS->headMot = iLong.iLong * 1e-5;
 80017b8:	4b0d      	ldr	r3, [pc, #52]	@ (80017f0 <GNSS_ParsePVTData+0x3d0>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe fed9 	bl	8000574 <__aeabi_i2d>
 80017c2:	a309      	add	r3, pc, #36	@ (adr r3, 80017e8 <GNSS_ParsePVTData+0x3c8>)
 80017c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c8:	f7fe ff3e 	bl	8000648 <__aeabi_dmul>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4610      	mov	r0, r2
 80017d2:	4619      	mov	r1, r3
 80017d4:	f7ff f9e8 	bl	8000ba8 <__aeabi_d2iz>
 80017d8:	4602      	mov	r2, r0
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
	}
}
 80017e0:	bf00      	nop
 80017e2:	3730      	adds	r7, #48	@ 0x30
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	88e368f1 	.word	0x88e368f1
 80017ec:	3ee4f8b5 	.word	0x3ee4f8b5
 80017f0:	2000023c 	.word	0x2000023c
 80017f4:	447a0000 	.word	0x447a0000

080017f8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08c      	sub	sp, #48	@ 0x30
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80017fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800180a:	1d3b      	adds	r3, r7, #4
 800180c:	2220      	movs	r2, #32
 800180e:	2100      	movs	r1, #0
 8001810:	4618      	mov	r0, r3
 8001812:	f013 fd85 	bl	8015320 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001816:	4b40      	ldr	r3, [pc, #256]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001818:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800181c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800181e:	4b3e      	ldr	r3, [pc, #248]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001820:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001824:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001826:	4b3c      	ldr	r3, [pc, #240]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001828:	2200      	movs	r2, #0
 800182a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800182c:	4b3a      	ldr	r3, [pc, #232]	@ (8001918 <MX_ADC1_Init+0x120>)
 800182e:	2200      	movs	r2, #0
 8001830:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001832:	4b39      	ldr	r3, [pc, #228]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001834:	2200      	movs	r2, #0
 8001836:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001838:	4b37      	ldr	r3, [pc, #220]	@ (8001918 <MX_ADC1_Init+0x120>)
 800183a:	2201      	movs	r2, #1
 800183c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800183e:	4b36      	ldr	r3, [pc, #216]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001840:	2208      	movs	r2, #8
 8001842:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001844:	4b34      	ldr	r3, [pc, #208]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001846:	2200      	movs	r2, #0
 8001848:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800184a:	4b33      	ldr	r3, [pc, #204]	@ (8001918 <MX_ADC1_Init+0x120>)
 800184c:	2201      	movs	r2, #1
 800184e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8001850:	4b31      	ldr	r3, [pc, #196]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001852:	2203      	movs	r2, #3
 8001854:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001856:	4b30      	ldr	r3, [pc, #192]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001858:	2200      	movs	r2, #0
 800185a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800185e:	4b2e      	ldr	r3, [pc, #184]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001860:	2200      	movs	r2, #0
 8001862:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001864:	4b2c      	ldr	r3, [pc, #176]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001866:	2200      	movs	r2, #0
 8001868:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800186a:	4b2b      	ldr	r3, [pc, #172]	@ (8001918 <MX_ADC1_Init+0x120>)
 800186c:	2200      	movs	r2, #0
 800186e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001872:	4b29      	ldr	r3, [pc, #164]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001874:	2200      	movs	r2, #0
 8001876:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001878:	4b27      	ldr	r3, [pc, #156]	@ (8001918 <MX_ADC1_Init+0x120>)
 800187a:	2200      	movs	r2, #0
 800187c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001880:	4825      	ldr	r0, [pc, #148]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001882:	f004 fb0b 	bl	8005e9c <HAL_ADC_Init>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800188c:	f001 faa4 	bl	8002dd8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001890:	2300      	movs	r3, #0
 8001892:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001894:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001898:	4619      	mov	r1, r3
 800189a:	481f      	ldr	r0, [pc, #124]	@ (8001918 <MX_ADC1_Init+0x120>)
 800189c:	f005 fcd0 	bl	8007240 <HAL_ADCEx_MultiModeConfigChannel>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80018a6:	f001 fa97 	bl	8002dd8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80018aa:	4b1c      	ldr	r3, [pc, #112]	@ (800191c <MX_ADC1_Init+0x124>)
 80018ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018ae:	2306      	movs	r3, #6
 80018b0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80018b2:	2307      	movs	r3, #7
 80018b4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80018b6:	237f      	movs	r3, #127	@ 0x7f
 80018b8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80018ba:	2304      	movs	r3, #4
 80018bc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	4619      	mov	r1, r3
 80018c6:	4814      	ldr	r0, [pc, #80]	@ (8001918 <MX_ADC1_Init+0x120>)
 80018c8:	f004 ff58 	bl	800677c <HAL_ADC_ConfigChannel>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80018d2:	f001 fa81 	bl	8002dd8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 80018d6:	4b12      	ldr	r3, [pc, #72]	@ (8001920 <MX_ADC1_Init+0x128>)
 80018d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80018da:	230c      	movs	r3, #12
 80018dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018de:	1d3b      	adds	r3, r7, #4
 80018e0:	4619      	mov	r1, r3
 80018e2:	480d      	ldr	r0, [pc, #52]	@ (8001918 <MX_ADC1_Init+0x120>)
 80018e4:	f004 ff4a 	bl	800677c <HAL_ADC_ConfigChannel>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80018ee:	f001 fa73 	bl	8002dd8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80018f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001924 <MX_ADC1_Init+0x12c>)
 80018f4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80018f6:	2312      	movs	r3, #18
 80018f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018fa:	1d3b      	adds	r3, r7, #4
 80018fc:	4619      	mov	r1, r3
 80018fe:	4806      	ldr	r0, [pc, #24]	@ (8001918 <MX_ADC1_Init+0x120>)
 8001900:	f004 ff3c 	bl	800677c <HAL_ADC_ConfigChannel>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 800190a:	f001 fa65 	bl	8002dd8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800190e:	bf00      	nop
 8001910:	3730      	adds	r7, #48	@ 0x30
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000240 	.word	0x20000240
 800191c:	cb840000 	.word	0xcb840000
 8001920:	c3210000 	.word	0xc3210000
 8001924:	0c900008 	.word	0x0c900008

08001928 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b09a      	sub	sp, #104	@ 0x68
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001930:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001940:	f107 0310 	add.w	r3, r7, #16
 8001944:	2244      	movs	r2, #68	@ 0x44
 8001946:	2100      	movs	r1, #0
 8001948:	4618      	mov	r0, r3
 800194a:	f013 fce9 	bl	8015320 <memset>
  if(adcHandle->Instance==ADC1)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001956:	d167      	bne.n	8001a28 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001958:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800195c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800195e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001962:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001964:	f107 0310 	add.w	r3, r7, #16
 8001968:	4618      	mov	r0, r3
 800196a:	f007 ff43 	bl	80097f4 <HAL_RCCEx_PeriphCLKConfig>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001974:	f001 fa30 	bl	8002dd8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001978:	4b2d      	ldr	r3, [pc, #180]	@ (8001a30 <HAL_ADC_MspInit+0x108>)
 800197a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800197c:	4a2c      	ldr	r2, [pc, #176]	@ (8001a30 <HAL_ADC_MspInit+0x108>)
 800197e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001982:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001984:	4b2a      	ldr	r3, [pc, #168]	@ (8001a30 <HAL_ADC_MspInit+0x108>)
 8001986:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001988:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001990:	4b27      	ldr	r3, [pc, #156]	@ (8001a30 <HAL_ADC_MspInit+0x108>)
 8001992:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001994:	4a26      	ldr	r2, [pc, #152]	@ (8001a30 <HAL_ADC_MspInit+0x108>)
 8001996:	f043 0301 	orr.w	r3, r3, #1
 800199a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800199c:	4b24      	ldr	r3, [pc, #144]	@ (8001a30 <HAL_ADC_MspInit+0x108>)
 800199e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a0:	f003 0301 	and.w	r3, r3, #1
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019a8:	2304      	movs	r3, #4
 80019aa:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019ac:	2303      	movs	r3, #3
 80019ae:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80019b8:	4619      	mov	r1, r3
 80019ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019be:	f006 f901 	bl	8007bc4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 80019c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a34 <HAL_ADC_MspInit+0x10c>)
 80019c4:	4a1c      	ldr	r2, [pc, #112]	@ (8001a38 <HAL_ADC_MspInit+0x110>)
 80019c6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80019c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a34 <HAL_ADC_MspInit+0x10c>)
 80019ca:	2205      	movs	r2, #5
 80019cc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019ce:	4b19      	ldr	r3, [pc, #100]	@ (8001a34 <HAL_ADC_MspInit+0x10c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019d4:	4b17      	ldr	r3, [pc, #92]	@ (8001a34 <HAL_ADC_MspInit+0x10c>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019da:	4b16      	ldr	r3, [pc, #88]	@ (8001a34 <HAL_ADC_MspInit+0x10c>)
 80019dc:	2280      	movs	r2, #128	@ 0x80
 80019de:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019e0:	4b14      	ldr	r3, [pc, #80]	@ (8001a34 <HAL_ADC_MspInit+0x10c>)
 80019e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019e6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019e8:	4b12      	ldr	r3, [pc, #72]	@ (8001a34 <HAL_ADC_MspInit+0x10c>)
 80019ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019ee:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80019f0:	4b10      	ldr	r3, [pc, #64]	@ (8001a34 <HAL_ADC_MspInit+0x10c>)
 80019f2:	2220      	movs	r2, #32
 80019f4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80019f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a34 <HAL_ADC_MspInit+0x10c>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019fc:	480d      	ldr	r0, [pc, #52]	@ (8001a34 <HAL_ADC_MspInit+0x10c>)
 80019fe:	f005 fda3 	bl	8007548 <HAL_DMA_Init>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001a08:	f001 f9e6 	bl	8002dd8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4a09      	ldr	r2, [pc, #36]	@ (8001a34 <HAL_ADC_MspInit+0x10c>)
 8001a10:	655a      	str	r2, [r3, #84]	@ 0x54
 8001a12:	4a08      	ldr	r2, [pc, #32]	@ (8001a34 <HAL_ADC_MspInit+0x10c>)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2105      	movs	r1, #5
 8001a1c:	2012      	movs	r0, #18
 8001a1e:	f005 fd6b 	bl	80074f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001a22:	2012      	movs	r0, #18
 8001a24:	f005 fd82 	bl	800752c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001a28:	bf00      	nop
 8001a2a:	3768      	adds	r7, #104	@ 0x68
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40021000 	.word	0x40021000
 8001a34:	200002ac 	.word	0x200002ac
 8001a38:	4002001c 	.word	0x4002001c
 8001a3c:	00000000 	.word	0x00000000

08001a40 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001a40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a44:	b082      	sub	sp, #8
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]

	if(hadc->Instance==ADC1){
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a52:	f040 8097 	bne.w	8001b84 <HAL_ADC_ConvCpltCallback+0x144>
		vrefint=(float) ((4095.0*1.212)/rawADCdata[0]);
 8001a56:	4b52      	ldr	r3, [pc, #328]	@ (8001ba0 <HAL_ADC_ConvCpltCallback+0x160>)
 8001a58:	881b      	ldrh	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7fe fd8a 	bl	8000574 <__aeabi_i2d>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	a14a      	add	r1, pc, #296	@ (adr r1, 8001b90 <HAL_ADC_ConvCpltCallback+0x150>)
 8001a66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a6a:	f7fe ff17 	bl	800089c <__aeabi_ddiv>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	4610      	mov	r0, r2
 8001a74:	4619      	mov	r1, r3
 8001a76:	f7ff f8df 	bl	8000c38 <__aeabi_d2f>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	4a49      	ldr	r2, [pc, #292]	@ (8001ba4 <HAL_ADC_ConvCpltCallback+0x164>)
 8001a7e:	6013      	str	r3, [r2, #0]
		temp=(float) (((100.0)/(tscal2-tscal1))*(rawADCdata[1]*(vrefint/3.0)-tscal1))+30.0;
 8001a80:	4b49      	ldr	r3, [pc, #292]	@ (8001ba8 <HAL_ADC_ConvCpltCallback+0x168>)
 8001a82:	ed93 7a00 	vldr	s14, [r3]
 8001a86:	4b49      	ldr	r3, [pc, #292]	@ (8001bac <HAL_ADC_ConvCpltCallback+0x16c>)
 8001a88:	edd3 7a00 	vldr	s15, [r3]
 8001a8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a90:	ee17 0a90 	vmov	r0, s15
 8001a94:	f7fe fd80 	bl	8000598 <__aeabi_f2d>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	f04f 0000 	mov.w	r0, #0
 8001aa0:	4943      	ldr	r1, [pc, #268]	@ (8001bb0 <HAL_ADC_ConvCpltCallback+0x170>)
 8001aa2:	f7fe fefb 	bl	800089c <__aeabi_ddiv>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	4690      	mov	r8, r2
 8001aac:	4699      	mov	r9, r3
 8001aae:	4b3c      	ldr	r3, [pc, #240]	@ (8001ba0 <HAL_ADC_ConvCpltCallback+0x160>)
 8001ab0:	885b      	ldrh	r3, [r3, #2]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7fe fd5e 	bl	8000574 <__aeabi_i2d>
 8001ab8:	4604      	mov	r4, r0
 8001aba:	460d      	mov	r5, r1
 8001abc:	4b39      	ldr	r3, [pc, #228]	@ (8001ba4 <HAL_ADC_ConvCpltCallback+0x164>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7fe fd69 	bl	8000598 <__aeabi_f2d>
 8001ac6:	f04f 0200 	mov.w	r2, #0
 8001aca:	4b3a      	ldr	r3, [pc, #232]	@ (8001bb4 <HAL_ADC_ConvCpltCallback+0x174>)
 8001acc:	f7fe fee6 	bl	800089c <__aeabi_ddiv>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	4620      	mov	r0, r4
 8001ad6:	4629      	mov	r1, r5
 8001ad8:	f7fe fdb6 	bl	8000648 <__aeabi_dmul>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4614      	mov	r4, r2
 8001ae2:	461d      	mov	r5, r3
 8001ae4:	4b31      	ldr	r3, [pc, #196]	@ (8001bac <HAL_ADC_ConvCpltCallback+0x16c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7fe fd55 	bl	8000598 <__aeabi_f2d>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	4620      	mov	r0, r4
 8001af4:	4629      	mov	r1, r5
 8001af6:	f7fe fbef 	bl	80002d8 <__aeabi_dsub>
 8001afa:	4602      	mov	r2, r0
 8001afc:	460b      	mov	r3, r1
 8001afe:	4640      	mov	r0, r8
 8001b00:	4649      	mov	r1, r9
 8001b02:	f7fe fda1 	bl	8000648 <__aeabi_dmul>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	4610      	mov	r0, r2
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f7ff f893 	bl	8000c38 <__aeabi_d2f>
 8001b12:	ee07 0a10 	vmov	s14, r0
 8001b16:	eef3 7a0e 	vmov.f32	s15, #62	@ 0x41f00000  30.0
 8001b1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b1e:	4b26      	ldr	r3, [pc, #152]	@ (8001bb8 <HAL_ADC_ConvCpltCallback+0x178>)
 8001b20:	edc3 7a00 	vstr	s15, [r3]
		vbat=(float) 3.0*(rawADCdata[2]/4095.0)*vrefint;
 8001b24:	4b1e      	ldr	r3, [pc, #120]	@ (8001ba0 <HAL_ADC_ConvCpltCallback+0x160>)
 8001b26:	889b      	ldrh	r3, [r3, #4]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe fd23 	bl	8000574 <__aeabi_i2d>
 8001b2e:	a31a      	add	r3, pc, #104	@ (adr r3, 8001b98 <HAL_ADC_ConvCpltCallback+0x158>)
 8001b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b34:	f7fe feb2 	bl	800089c <__aeabi_ddiv>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	4619      	mov	r1, r3
 8001b40:	f04f 0200 	mov.w	r2, #0
 8001b44:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb4 <HAL_ADC_ConvCpltCallback+0x174>)
 8001b46:	f7fe fd7f 	bl	8000648 <__aeabi_dmul>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	4614      	mov	r4, r2
 8001b50:	461d      	mov	r5, r3
 8001b52:	4b14      	ldr	r3, [pc, #80]	@ (8001ba4 <HAL_ADC_ConvCpltCallback+0x164>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7fe fd1e 	bl	8000598 <__aeabi_f2d>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	4620      	mov	r0, r4
 8001b62:	4629      	mov	r1, r5
 8001b64:	f7fe fd70 	bl	8000648 <__aeabi_dmul>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	4619      	mov	r1, r3
 8001b70:	f7ff f862 	bl	8000c38 <__aeabi_d2f>
 8001b74:	4603      	mov	r3, r0
 8001b76:	4a11      	ldr	r2, [pc, #68]	@ (8001bbc <HAL_ADC_ConvCpltCallback+0x17c>)
 8001b78:	6013      	str	r3, [r2, #0]
		HAL_ADC_Start_DMA(&hadc1,(uint16_t*)rawADCdata, 3);
 8001b7a:	2203      	movs	r2, #3
 8001b7c:	4908      	ldr	r1, [pc, #32]	@ (8001ba0 <HAL_ADC_ConvCpltCallback+0x160>)
 8001b7e:	4810      	ldr	r0, [pc, #64]	@ (8001bc0 <HAL_ADC_ConvCpltCallback+0x180>)
 8001b80:	f004 fb10 	bl	80061a4 <HAL_ADC_Start_DMA>

	}

}
 8001b84:	bf00      	nop
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b8e:	bf00      	nop
 8001b90:	d70a3d70 	.word	0xd70a3d70
 8001b94:	40b36323 	.word	0x40b36323
 8001b98:	00000000 	.word	0x00000000
 8001b9c:	40affe00 	.word	0x40affe00
 8001ba0:	20000b04 	.word	0x20000b04
 8001ba4:	20000b10 	.word	0x20000b10
 8001ba8:	20000000 	.word	0x20000000
 8001bac:	20000004 	.word	0x20000004
 8001bb0:	40590000 	.word	0x40590000
 8001bb4:	40080000 	.word	0x40080000
 8001bb8:	20000b0c 	.word	0x20000b0c
 8001bbc:	20000b14 	.word	0x20000b14
 8001bc0:	20000240 	.word	0x20000240

08001bc4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001bc4:	b5b0      	push	{r4, r5, r7, lr}
 8001bc6:	b0a0      	sub	sp, #128	@ 0x80
 8001bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of SDCard_mutexe */
  osMutexDef(SDCard_mutexe);
 8001bca:	2300      	movs	r3, #0
 8001bcc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  SDCard_mutexeHandle = osMutexCreate(osMutex(SDCard_mutexe));
 8001bce:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f00f febd 	bl	8011952 <osMutexCreate>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	4a37      	ldr	r2, [pc, #220]	@ (8001cb8 <MX_FREERTOS_Init+0xf4>)
 8001bdc:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of statemachine */
  osThreadDef(statemachine, Startstatemachine, osPriorityNormal, 0, 300);
 8001bde:	4b37      	ldr	r3, [pc, #220]	@ (8001cbc <MX_FREERTOS_Init+0xf8>)
 8001be0:	f107 0468 	add.w	r4, r7, #104	@ 0x68
 8001be4:	461d      	mov	r5, r3
 8001be6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001be8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bea:	682b      	ldr	r3, [r5, #0]
 8001bec:	6023      	str	r3, [r4, #0]
  statemachineHandle = osThreadCreate(osThread(statemachine), NULL);
 8001bee:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f00f fe71 	bl	80118dc <osThreadCreate>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	4a30      	ldr	r2, [pc, #192]	@ (8001cc0 <MX_FREERTOS_Init+0xfc>)
 8001bfe:	6013      	str	r3, [r2, #0]

  /* definition and creation of GNSSParse */
  osThreadDef(GNSSParse, StartGNSSParse, osPriorityAboveNormal, 0, 256);
 8001c00:	4b30      	ldr	r3, [pc, #192]	@ (8001cc4 <MX_FREERTOS_Init+0x100>)
 8001c02:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8001c06:	461d      	mov	r5, r3
 8001c08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c0c:	682b      	ldr	r3, [r5, #0]
 8001c0e:	6023      	str	r3, [r4, #0]
  GNSSParseHandle = osThreadCreate(osThread(GNSSParse), NULL);
 8001c10:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c14:	2100      	movs	r1, #0
 8001c16:	4618      	mov	r0, r3
 8001c18:	f00f fe60 	bl	80118dc <osThreadCreate>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	4a2a      	ldr	r2, [pc, #168]	@ (8001cc8 <MX_FREERTOS_Init+0x104>)
 8001c20:	6013      	str	r3, [r2, #0]

  /* definition and creation of Sdcardwrite */
  osThreadDef(Sdcardwrite, StartSdcard, osPriorityNormal, 0, 512);
 8001c22:	4b2a      	ldr	r3, [pc, #168]	@ (8001ccc <MX_FREERTOS_Init+0x108>)
 8001c24:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001c28:	461d      	mov	r5, r3
 8001c2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c2e:	682b      	ldr	r3, [r5, #0]
 8001c30:	6023      	str	r3, [r4, #0]
  SdcardwriteHandle = osThreadCreate(osThread(Sdcardwrite), NULL);
 8001c32:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c36:	2100      	movs	r1, #0
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f00f fe4f 	bl	80118dc <osThreadCreate>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	4a23      	ldr	r2, [pc, #140]	@ (8001cd0 <MX_FREERTOS_Init+0x10c>)
 8001c42:	6013      	str	r3, [r2, #0]

  /* definition and creation of servo */
  osThreadDef(servo, Startservo, osPriorityAboveNormal, 0, 256);
 8001c44:	4b23      	ldr	r3, [pc, #140]	@ (8001cd4 <MX_FREERTOS_Init+0x110>)
 8001c46:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8001c4a:	461d      	mov	r5, r3
 8001c4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c50:	682b      	ldr	r3, [r5, #0]
 8001c52:	6023      	str	r3, [r4, #0]
  servoHandle = osThreadCreate(osThread(servo), NULL);
 8001c54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c58:	2100      	movs	r1, #0
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f00f fe3e 	bl	80118dc <osThreadCreate>
 8001c60:	4603      	mov	r3, r0
 8001c62:	4a1d      	ldr	r2, [pc, #116]	@ (8001cd8 <MX_FREERTOS_Init+0x114>)
 8001c64:	6013      	str	r3, [r2, #0]

  /* definition and creation of distancecalc */
  osThreadDef(distancecalc, Startdistancecalc, osPriorityBelowNormal, 0, 256);
 8001c66:	4b1d      	ldr	r3, [pc, #116]	@ (8001cdc <MX_FREERTOS_Init+0x118>)
 8001c68:	f107 0418 	add.w	r4, r7, #24
 8001c6c:	461d      	mov	r5, r3
 8001c6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c72:	682b      	ldr	r3, [r5, #0]
 8001c74:	6023      	str	r3, [r4, #0]
  distancecalcHandle = osThreadCreate(osThread(distancecalc), NULL);
 8001c76:	f107 0318 	add.w	r3, r7, #24
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f00f fe2d 	bl	80118dc <osThreadCreate>
 8001c82:	4603      	mov	r3, r0
 8001c84:	4a16      	ldr	r2, [pc, #88]	@ (8001ce0 <MX_FREERTOS_Init+0x11c>)
 8001c86:	6013      	str	r3, [r2, #0]

  /* definition and creation of tarvosDecode */
  osThreadDef(tarvosDecode, startTarvosDecode, osPriorityHigh, 0, 256);
 8001c88:	4b16      	ldr	r3, [pc, #88]	@ (8001ce4 <MX_FREERTOS_Init+0x120>)
 8001c8a:	1d3c      	adds	r4, r7, #4
 8001c8c:	461d      	mov	r5, r3
 8001c8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c92:	682b      	ldr	r3, [r5, #0]
 8001c94:	6023      	str	r3, [r4, #0]
  tarvosDecodeHandle = osThreadCreate(osThread(tarvosDecode), NULL);
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	2100      	movs	r1, #0
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f00f fe1e 	bl	80118dc <osThreadCreate>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	4a11      	ldr	r2, [pc, #68]	@ (8001ce8 <MX_FREERTOS_Init+0x124>)
 8001ca4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
#ifdef PARTIE_HAUT

  osThreadSuspend(distancecalcHandle);
 8001ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce0 <MX_FREERTOS_Init+0x11c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f00f ff97 	bl	8011bde <osThreadSuspend>

#endif
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001cb0:	bf00      	nop
 8001cb2:	3780      	adds	r7, #128	@ 0x80
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bdb0      	pop	{r4, r5, r7, pc}
 8001cb8:	20000344 	.word	0x20000344
 8001cbc:	080194fc 	.word	0x080194fc
 8001cc0:	2000032c 	.word	0x2000032c
 8001cc4:	0801951c 	.word	0x0801951c
 8001cc8:	20000330 	.word	0x20000330
 8001ccc:	0801953c 	.word	0x0801953c
 8001cd0:	20000334 	.word	0x20000334
 8001cd4:	08019558 	.word	0x08019558
 8001cd8:	20000338 	.word	0x20000338
 8001cdc:	0801957c 	.word	0x0801957c
 8001ce0:	2000033c 	.word	0x2000033c
 8001ce4:	080195a0 	.word	0x080195a0
 8001ce8:	20000340 	.word	0x20000340

08001cec <Startstatemachine>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Startstatemachine */
void Startstatemachine(void const * argument)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startstatemachine */
  /* Infinite loop */
  for(;;)
  {
	  if(pbmseeker_flag==0){
 8001cf4:	4b2c      	ldr	r3, [pc, #176]	@ (8001da8 <Startstatemachine+0xbc>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d12d      	bne.n	8001d58 <Startstatemachine+0x6c>
		  if(pbmseeker==0){
 8001cfc:	4b2b      	ldr	r3, [pc, #172]	@ (8001dac <Startstatemachine+0xc0>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d10e      	bne.n	8001d22 <Startstatemachine+0x36>
			  ssd1306_SetCursor(32, 40);
 8001d04:	2128      	movs	r1, #40	@ 0x28
 8001d06:	2020      	movs	r0, #32
 8001d08:	f001 fbe8 	bl	80034dc <ssd1306_SetCursor>
			  ssd1306_Fill(Black);
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	f001 faa3 	bl	8003258 <ssd1306_Fill>
			  ssd1306_WriteString("OK!", Font_16x24, White);
 8001d12:	4a27      	ldr	r2, [pc, #156]	@ (8001db0 <Startstatemachine+0xc4>)
 8001d14:	2301      	movs	r3, #1
 8001d16:	ca06      	ldmia	r2, {r1, r2}
 8001d18:	4826      	ldr	r0, [pc, #152]	@ (8001db4 <Startstatemachine+0xc8>)
 8001d1a:	f001 fbb9 	bl	8003490 <ssd1306_WriteString>
			  ssd1306_UpdateScreen();
 8001d1e:	f001 fab3 	bl	8003288 <ssd1306_UpdateScreen>


		  }
		  if(pbmseeker==1){
 8001d22:	4b22      	ldr	r3, [pc, #136]	@ (8001dac <Startstatemachine+0xc0>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d10e      	bne.n	8001d48 <Startstatemachine+0x5c>
			  ssd1306_SetCursor(32, 40);
 8001d2a:	2128      	movs	r1, #40	@ 0x28
 8001d2c:	2020      	movs	r0, #32
 8001d2e:	f001 fbd5 	bl	80034dc <ssd1306_SetCursor>
			  ssd1306_Fill(Black);
 8001d32:	2000      	movs	r0, #0
 8001d34:	f001 fa90 	bl	8003258 <ssd1306_Fill>
			  ssd1306_WriteString("PB!", Font_16x24, White);
 8001d38:	4a1d      	ldr	r2, [pc, #116]	@ (8001db0 <Startstatemachine+0xc4>)
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	ca06      	ldmia	r2, {r1, r2}
 8001d3e:	481e      	ldr	r0, [pc, #120]	@ (8001db8 <Startstatemachine+0xcc>)
 8001d40:	f001 fba6 	bl	8003490 <ssd1306_WriteString>
			  ssd1306_UpdateScreen();
 8001d44:	f001 faa0 	bl	8003288 <ssd1306_UpdateScreen>


		  }
		  vTaskDelay(pdMS_TO_TICKS(500));
 8001d48:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d4c:	f010 fee4 	bl	8012b18 <vTaskDelay>
		  pbmseeker_flag=1;
 8001d50:	4b15      	ldr	r3, [pc, #84]	@ (8001da8 <Startstatemachine+0xbc>)
 8001d52:	2201      	movs	r2, #1
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	e001      	b.n	8001d5c <Startstatemachine+0x70>
	  }
	  else{
	  statemachine();
 8001d58:	f001 fc0a 	bl	8003570 <statemachine>
	  }
	  ssd1306_UpdateScreen();
 8001d5c:	f001 fa94 	bl	8003288 <ssd1306_UpdateScreen>



	  sizestatemachine=uxTaskGetStackHighWaterMark(statemachineHandle);
 8001d60:	4b16      	ldr	r3, [pc, #88]	@ (8001dbc <Startstatemachine+0xd0>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4618      	mov	r0, r3
 8001d66:	f011 fb6f 	bl	8013448 <uxTaskGetStackHighWaterMark>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	4a14      	ldr	r2, [pc, #80]	@ (8001dc0 <Startstatemachine+0xd4>)
 8001d6e:	6013      	str	r3, [r2, #0]
	  sizeGNSS=uxTaskGetStackHighWaterMark(GNSSParseHandle);
 8001d70:	4b14      	ldr	r3, [pc, #80]	@ (8001dc4 <Startstatemachine+0xd8>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f011 fb67 	bl	8013448 <uxTaskGetStackHighWaterMark>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	4a12      	ldr	r2, [pc, #72]	@ (8001dc8 <Startstatemachine+0xdc>)
 8001d7e:	6013      	str	r3, [r2, #0]
	  sizesdcard=uxTaskGetStackHighWaterMark(SdcardwriteHandle);
 8001d80:	4b12      	ldr	r3, [pc, #72]	@ (8001dcc <Startstatemachine+0xe0>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f011 fb5f 	bl	8013448 <uxTaskGetStackHighWaterMark>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	4a10      	ldr	r2, [pc, #64]	@ (8001dd0 <Startstatemachine+0xe4>)
 8001d8e:	6013      	str	r3, [r2, #0]
	  sizetarvos=uxTaskGetStackHighWaterMark(tarvosDecodeHandle);
 8001d90:	4b10      	ldr	r3, [pc, #64]	@ (8001dd4 <Startstatemachine+0xe8>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f011 fb57 	bl	8013448 <uxTaskGetStackHighWaterMark>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	4a0e      	ldr	r2, [pc, #56]	@ (8001dd8 <Startstatemachine+0xec>)
 8001d9e:	6013      	str	r3, [r2, #0]





    osDelay(100);
 8001da0:	2064      	movs	r0, #100	@ 0x64
 8001da2:	f00f fdc2 	bl	801192a <osDelay>
	  if(pbmseeker_flag==0){
 8001da6:	e7a5      	b.n	8001cf4 <Startstatemachine+0x8>
 8001da8:	20000314 	.word	0x20000314
 8001dac:	20000dd0 	.word	0x20000dd0
 8001db0:	2000001c 	.word	0x2000001c
 8001db4:	080195b4 	.word	0x080195b4
 8001db8:	080195b8 	.word	0x080195b8
 8001dbc:	2000032c 	.word	0x2000032c
 8001dc0:	2000031c 	.word	0x2000031c
 8001dc4:	20000330 	.word	0x20000330
 8001dc8:	20000320 	.word	0x20000320
 8001dcc:	20000334 	.word	0x20000334
 8001dd0:	20000324 	.word	0x20000324
 8001dd4:	20000340 	.word	0x20000340
 8001dd8:	20000328 	.word	0x20000328
 8001ddc:	00000000 	.word	0x00000000

08001de0 <StartGNSSParse>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGNSSParse */
void StartGNSSParse(void const * argument)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGNSSParse */
  /* Infinite loop */
  for(;;)
  {
	  GNSS_ParsePVTData(&GNSSData);
 8001de8:	483d      	ldr	r0, [pc, #244]	@ (8001ee0 <StartGNSSParse+0x100>)
 8001dea:	f7ff fb19 	bl	8001420 <GNSS_ParsePVTData>
	  bmp581_read_precise_normal(&myDatabmp581);
 8001dee:	483d      	ldr	r0, [pc, #244]	@ (8001ee4 <StartGNSSParse+0x104>)
 8001df0:	f000 f9bc 	bl	800216c <bmp581_read_precise_normal>
	  Read_sensor_data(&myData6AXIS);
 8001df4:	483c      	ldr	r0, [pc, #240]	@ (8001ee8 <StartGNSSParse+0x108>)
 8001df6:	f7ff f9c3 	bl	8001180 <Read_sensor_data>

	  if(counterrecalib>=20){
 8001dfa:	4b3c      	ldr	r3, [pc, #240]	@ (8001eec <StartGNSSParse+0x10c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	2b13      	cmp	r3, #19
 8001e00:	dd4c      	ble.n	8001e9c <StartGNSSParse+0xbc>
		  if(GNSSData.fixType>=3){
 8001e02:	4b37      	ldr	r3, [pc, #220]	@ (8001ee0 <StartGNSSParse+0x100>)
 8001e04:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8001e08:	2b02      	cmp	r3, #2
 8001e0a:	d944      	bls.n	8001e96 <StartGNSSParse+0xb6>
			  float base = 1.0f - (GNSSData.fhMSL / 44330.0f);
 8001e0c:	4b34      	ldr	r3, [pc, #208]	@ (8001ee0 <StartGNSSParse+0x100>)
 8001e0e:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
 8001e12:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001ef0 <StartGNSSParse+0x110>
 8001e16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e22:	edc7 7a03 	vstr	s15, [r7, #12]

			  if (base > 0.01f)  // vite le 0 ou ngatif
 8001e26:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e2a:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001ef4 <StartGNSSParse+0x114>
 8001e2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e36:	dd28      	ble.n	8001e8a <StartGNSSParse+0xaa>
			  {
			      float denominator = powf(base, 5.255f);
 8001e38:	eddf 0a2f 	vldr	s1, [pc, #188]	@ 8001ef8 <StartGNSSParse+0x118>
 8001e3c:	ed97 0a03 	vldr	s0, [r7, #12]
 8001e40:	f016 fe42 	bl	8018ac8 <powf>
 8001e44:	ed87 0a02 	vstr	s0, [r7, #8]
			      if (denominator > 0.001f){
 8001e48:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e4c:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001efc <StartGNSSParse+0x11c>
 8001e50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e58:	dd10      	ble.n	8001e7c <StartGNSSParse+0x9c>
			          P0 = (float) myDatabmp581.press / denominator;
 8001e5a:	4b22      	ldr	r3, [pc, #136]	@ (8001ee4 <StartGNSSParse+0x104>)
 8001e5c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e60:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e64:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001e68:	ee16 0a90 	vmov	r0, s13
 8001e6c:	f7fe fb94 	bl	8000598 <__aeabi_f2d>
 8001e70:	4602      	mov	r2, r0
 8001e72:	460b      	mov	r3, r1
 8001e74:	4922      	ldr	r1, [pc, #136]	@ (8001f00 <StartGNSSParse+0x120>)
 8001e76:	e9c1 2300 	strd	r2, r3, [r1]
 8001e7a:	e00c      	b.n	8001e96 <StartGNSSParse+0xb6>
			      }
			      else {
			          P0 = 101325.0;
 8001e7c:	4920      	ldr	r1, [pc, #128]	@ (8001f00 <StartGNSSParse+0x120>)
 8001e7e:	a316      	add	r3, pc, #88	@ (adr r3, 8001ed8 <StartGNSSParse+0xf8>)
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	e9c1 2300 	strd	r2, r3, [r1]
 8001e88:	e005      	b.n	8001e96 <StartGNSSParse+0xb6>
			      }
			  }
			  else
			  {
			      P0 = 101325.0;
 8001e8a:	491d      	ldr	r1, [pc, #116]	@ (8001f00 <StartGNSSParse+0x120>)
 8001e8c:	a312      	add	r3, pc, #72	@ (adr r3, 8001ed8 <StartGNSSParse+0xf8>)
 8001e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e92:	e9c1 2300 	strd	r2, r3, [r1]
			  }

		  }
		  counterrecalib=0;
 8001e96:	4b15      	ldr	r3, [pc, #84]	@ (8001eec <StartGNSSParse+0x10c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
	  }

	  if(flag_calib && (GNSSData.fixType>=3)){
 8001e9c:	4b19      	ldr	r3, [pc, #100]	@ (8001f04 <StartGNSSParse+0x124>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00f      	beq.n	8001ec4 <StartGNSSParse+0xe4>
 8001ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee0 <StartGNSSParse+0x100>)
 8001ea6:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d90a      	bls.n	8001ec4 <StartGNSSParse+0xe4>

		  hauteur_servo=(float)(GNSSData.fhMSL-hauteur_Initiale);
 8001eae:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee0 <StartGNSSParse+0x100>)
 8001eb0:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
 8001eb4:	4b14      	ldr	r3, [pc, #80]	@ (8001f08 <StartGNSSParse+0x128>)
 8001eb6:	edd3 7a00 	vldr	s15, [r3]
 8001eba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ebe:	4b13      	ldr	r3, [pc, #76]	@ (8001f0c <StartGNSSParse+0x12c>)
 8001ec0:	edc3 7a00 	vstr	s15, [r3]

	  }
	  counterrecalib++;
 8001ec4:	4b09      	ldr	r3, [pc, #36]	@ (8001eec <StartGNSSParse+0x10c>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	4a08      	ldr	r2, [pc, #32]	@ (8001eec <StartGNSSParse+0x10c>)
 8001ecc:	6013      	str	r3, [r2, #0]


    osDelay(100);
 8001ece:	2064      	movs	r0, #100	@ 0x64
 8001ed0:	f00f fd2b 	bl	801192a <osDelay>
	  GNSS_ParsePVTData(&GNSSData);
 8001ed4:	e788      	b.n	8001de8 <StartGNSSParse+0x8>
 8001ed6:	bf00      	nop
 8001ed8:	00000000 	.word	0x00000000
 8001edc:	40f8bcd0 	.word	0x40f8bcd0
 8001ee0:	20000b94 	.word	0x20000b94
 8001ee4:	20000680 	.word	0x20000680
 8001ee8:	20000660 	.word	0x20000660
 8001eec:	2000030c 	.word	0x2000030c
 8001ef0:	472d2a00 	.word	0x472d2a00
 8001ef4:	3c23d70a 	.word	0x3c23d70a
 8001ef8:	40a828f6 	.word	0x40a828f6
 8001efc:	3a83126f 	.word	0x3a83126f
 8001f00:	20000008 	.word	0x20000008
 8001f04:	20000db4 	.word	0x20000db4
 8001f08:	20000dc8 	.word	0x20000dc8
 8001f0c:	20000dcc 	.word	0x20000dcc

08001f10 <StartSdcard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSdcard */
void StartSdcard(void const * argument)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af02      	add	r7, sp, #8
 8001f16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSdcard */
  /* Infinite loop */
  for(;;)
  {
		  osMutexWait(SDCard_mutexeHandle, portMAX_DELAY);
 8001f18:	4b21      	ldr	r3, [pc, #132]	@ (8001fa0 <StartSdcard+0x90>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f20:	4618      	mov	r0, r3
 8001f22:	f00f fd23 	bl	801196c <osMutexWait>

		  blinker_sd_flag=1-blinker_sd_flag;
 8001f26:	4b1f      	ldr	r3, [pc, #124]	@ (8001fa4 <StartSdcard+0x94>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f1c3 0301 	rsb	r3, r3, #1
 8001f2e:	4a1d      	ldr	r2, [pc, #116]	@ (8001fa4 <StartSdcard+0x94>)
 8001f30:	6013      	str	r3, [r2, #0]
		  if(blinker_sd_flag==1){
 8001f32:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa4 <StartSdcard+0x94>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d10a      	bne.n	8001f50 <StartSdcard+0x40>
			  LED_Setcolour(0,0,0,255,255,255);
 8001f3a:	23ff      	movs	r3, #255	@ 0xff
 8001f3c:	9301      	str	r3, [sp, #4]
 8001f3e:	23ff      	movs	r3, #255	@ 0xff
 8001f40:	9300      	str	r3, [sp, #0]
 8001f42:	23ff      	movs	r3, #255	@ 0xff
 8001f44:	2200      	movs	r2, #0
 8001f46:	2100      	movs	r1, #0
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f000 fbeb 	bl	8002724 <LED_Setcolour>
 8001f4e:	e009      	b.n	8001f64 <StartSdcard+0x54>
		  }
		  else{
			  LED_Setcolour(0,0,0,0,0,0);
 8001f50:	2300      	movs	r3, #0
 8001f52:	9301      	str	r3, [sp, #4]
 8001f54:	2300      	movs	r3, #0
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f000 fbe0 	bl	8002724 <LED_Setcolour>
		  }



		  if(flag_drop==0){
 8001f64:	4b10      	ldr	r3, [pc, #64]	@ (8001fa8 <StartSdcard+0x98>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d10e      	bne.n	8001f8a <StartSdcard+0x7a>

			  if(sd_counter==10){
 8001f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fac <StartSdcard+0x9c>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b0a      	cmp	r3, #10
 8001f72:	d104      	bne.n	8001f7e <StartSdcard+0x6e>
				  store_in_sd();
 8001f74:	f000 ff36 	bl	8002de4 <store_in_sd>

			  sd_counter=0;
 8001f78:	4b0c      	ldr	r3, [pc, #48]	@ (8001fac <StartSdcard+0x9c>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	601a      	str	r2, [r3, #0]
			  }
			  sd_counter++;
 8001f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <StartSdcard+0x9c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	3301      	adds	r3, #1
 8001f84:	4a09      	ldr	r2, [pc, #36]	@ (8001fac <StartSdcard+0x9c>)
 8001f86:	6013      	str	r3, [r2, #0]
 8001f88:	e001      	b.n	8001f8e <StartSdcard+0x7e>

		  }
		  else{
			  store_in_sd();
 8001f8a:	f000 ff2b 	bl	8002de4 <store_in_sd>

		  }

		  osMutexRelease(SDCard_mutexeHandle);
 8001f8e:	4b04      	ldr	r3, [pc, #16]	@ (8001fa0 <StartSdcard+0x90>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f00f fd38 	bl	8011a08 <osMutexRelease>

    osDelay(100);
 8001f98:	2064      	movs	r0, #100	@ 0x64
 8001f9a:	f00f fcc6 	bl	801192a <osDelay>
		  osMutexWait(SDCard_mutexeHandle, portMAX_DELAY);
 8001f9e:	e7bb      	b.n	8001f18 <StartSdcard+0x8>
 8001fa0:	20000344 	.word	0x20000344
 8001fa4:	20000318 	.word	0x20000318
 8001fa8:	20000dac 	.word	0x20000dac
 8001fac:	20000310 	.word	0x20000310

08001fb0 <Startservo>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Startservo */
void Startservo(void const * argument)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startservo */
  /* Infinite loop */
  for(;;)
  {

	  if(flag_servo_started==1){
 8001fb8:	4b22      	ldr	r3, [pc, #136]	@ (8002044 <Startservo+0x94>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d104      	bne.n	8001fca <Startservo+0x1a>
		  stop_servo();
 8001fc0:	f001 f81c 	bl	8002ffc <stop_servo>
		  flag_servo_started=0;
 8001fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8002044 <Startservo+0x94>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
	  }


	  if((flag_drop==1) && (flag_calib==1)){
 8001fca:	4b1f      	ldr	r3, [pc, #124]	@ (8002048 <Startservo+0x98>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d118      	bne.n	8002004 <Startservo+0x54>
 8001fd2:	4b1e      	ldr	r3, [pc, #120]	@ (800204c <Startservo+0x9c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d114      	bne.n	8002004 <Startservo+0x54>
		  if((hauteur_servo<=55.0)){
 8001fda:	4b1d      	ldr	r3, [pc, #116]	@ (8002050 <Startservo+0xa0>)
 8001fdc:	edd3 7a00 	vldr	s15, [r3]
 8001fe0:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002054 <Startservo+0xa4>
 8001fe4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fec:	d80a      	bhi.n	8002004 <Startservo+0x54>
			  release_mecanism();
 8001fee:	f000 ffe5 	bl	8002fbc <release_mecanism>
			  flag_separation=1;
 8001ff2:	4b19      	ldr	r3, [pc, #100]	@ (8002058 <Startservo+0xa8>)
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	601a      	str	r2, [r3, #0]
			  flag_servo_started=1;
 8001ff8:	4b12      	ldr	r3, [pc, #72]	@ (8002044 <Startservo+0x94>)
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	601a      	str	r2, [r3, #0]
			  osThreadSuspend(NULL);
 8001ffe:	2000      	movs	r0, #0
 8002000:	f00f fded 	bl	8011bde <osThreadSuspend>



		  }
	  }
	  if(flag_drop==0){
 8002004:	4b10      	ldr	r3, [pc, #64]	@ (8002048 <Startservo+0x98>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d117      	bne.n	800203c <Startservo+0x8c>
		  if(flag_bouton_servo==1){
 800200c:	4b13      	ldr	r3, [pc, #76]	@ (800205c <Startservo+0xac>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d107      	bne.n	8002024 <Startservo+0x74>
			  release_mecanism();
 8002014:	f000 ffd2 	bl	8002fbc <release_mecanism>
			  flag_bouton_servo=2;
 8002018:	4b10      	ldr	r3, [pc, #64]	@ (800205c <Startservo+0xac>)
 800201a:	2202      	movs	r2, #2
 800201c:	601a      	str	r2, [r3, #0]
			  flag_servo_started=1;
 800201e:	4b09      	ldr	r3, [pc, #36]	@ (8002044 <Startservo+0x94>)
 8002020:	2201      	movs	r2, #1
 8002022:	601a      	str	r2, [r3, #0]
		  }
		  if(flag_bouton_servo==0){
 8002024:	4b0d      	ldr	r3, [pc, #52]	@ (800205c <Startservo+0xac>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d107      	bne.n	800203c <Startservo+0x8c>
			  lock_mecanism();
 800202c:	f000 ffd6 	bl	8002fdc <lock_mecanism>
			  flag_bouton_servo=2;
 8002030:	4b0a      	ldr	r3, [pc, #40]	@ (800205c <Startservo+0xac>)
 8002032:	2202      	movs	r2, #2
 8002034:	601a      	str	r2, [r3, #0]
			  flag_servo_started=1;
 8002036:	4b03      	ldr	r3, [pc, #12]	@ (8002044 <Startservo+0x94>)
 8002038:	2201      	movs	r2, #1
 800203a:	601a      	str	r2, [r3, #0]
		  }

	  }

    osDelay(200);
 800203c:	20c8      	movs	r0, #200	@ 0xc8
 800203e:	f00f fc74 	bl	801192a <osDelay>
	  if(flag_servo_started==1){
 8002042:	e7b9      	b.n	8001fb8 <Startservo+0x8>
 8002044:	20000dbc 	.word	0x20000dbc
 8002048:	20000dac 	.word	0x20000dac
 800204c:	20000db4 	.word	0x20000db4
 8002050:	20000dcc 	.word	0x20000dcc
 8002054:	425c0000 	.word	0x425c0000
 8002058:	20000db0 	.word	0x20000db0
 800205c:	20000db8 	.word	0x20000db8

08002060 <Startdistancecalc>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Startdistancecalc */
void Startdistancecalc(void const * argument)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startdistancecalc */
  /* Infinite loop */
  for(;;)
  {

	  if(flag_calib==1){
 8002068:	4b03      	ldr	r3, [pc, #12]	@ (8002078 <Startdistancecalc+0x18>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2b01      	cmp	r3, #1
			  distance_entre_module=distancecalc(GNSSData.fLat,TOPData.latitude, GNSSData.fLon,TOPData.longitude,GNSSData.fhMSL,TOPData.hMSL);

#endif
	  }
}
    osDelay(100);
 800206e:	2064      	movs	r0, #100	@ 0x64
 8002070:	f00f fc5b 	bl	801192a <osDelay>
	  if(flag_calib==1){
 8002074:	e7f8      	b.n	8002068 <Startdistancecalc+0x8>
 8002076:	bf00      	nop
 8002078:	20000db4 	.word	0x20000db4

0800207c <startTarvosDecode>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startTarvosDecode */
void startTarvosDecode(void const * argument)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	  if(trameready==1){
 8002084:	4b07      	ldr	r3, [pc, #28]	@ (80020a4 <startTarvosDecode+0x28>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d107      	bne.n	800209c <startTarvosDecode+0x20>
		  case TOP_ADDR:
			  decode_payload(&TOPData,(uint8_t *) tarvos_DATA);
			  break;
#endif
		  default:
			  decode_payload(&OTHERData,(uint8_t *) tarvos_DATA);
 800208c:	4906      	ldr	r1, [pc, #24]	@ (80020a8 <startTarvosDecode+0x2c>)
 800208e:	4807      	ldr	r0, [pc, #28]	@ (80020ac <startTarvosDecode+0x30>)
 8002090:	f002 fa46 	bl	8004520 <decode_payload>

			  break;
 8002094:	bf00      	nop
		  }
		  trameready=0;
 8002096:	4b03      	ldr	r3, [pc, #12]	@ (80020a4 <startTarvosDecode+0x28>)
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
	  }

    osDelay(100);
 800209c:	2064      	movs	r0, #100	@ 0x64
 800209e:	f00f fc44 	bl	801192a <osDelay>
	  if(trameready==1){
 80020a2:	e7ef      	b.n	8002084 <startTarvosDecode+0x8>
 80020a4:	20000dd8 	.word	0x20000dd8
 80020a8:	20000470 	.word	0x20000470
 80020ac:	20000b18 	.word	0x20000b18

080020b0 <bmp581_init_precise_normal>:
extern float temp;
float P0=101325.0;

//Ox18 donc 11000 pour ODR donc 5hz en mode normal avec oversampling a 128 pour la pression et 8 pour la temperature

uint8_t bmp581_init_precise_normal(BMP_t * bmp581){
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b088      	sub	sp, #32
 80020b4:	af04      	add	r7, sp, #16
 80020b6:	6078      	str	r0, [r7, #4]

//	uint8_t OSR_tmask = 0b01111111;
//	uint8_t ODR_tmask = 0b01100001;

	uint8_t OSR_tmask = 0b01111011;
 80020b8:	237b      	movs	r3, #123	@ 0x7b
 80020ba:	72fb      	strb	r3, [r7, #11]
	uint8_t ODR_tmask = 0b01101001;
 80020bc:	2369      	movs	r3, #105	@ 0x69
 80020be:	72bb      	strb	r3, [r7, #10]
	uint8_t DSP_conf_mask = 0b00101011;
 80020c0:	232b      	movs	r3, #43	@ 0x2b
 80020c2:	727b      	strb	r3, [r7, #9]
	uint8_t DSP_conf_mask2 = 0b00010010;
 80020c4:	2312      	movs	r3, #18
 80020c6:	723b      	strb	r3, [r7, #8]
	int check=0;
 80020c8:	2300      	movs	r3, #0
 80020ca:	60fb      	str	r3, [r7, #12]

	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_OSR_CONFIG, 1, &OSR_tmask, 1, 100)!=HAL_OK){
 80020cc:	2364      	movs	r3, #100	@ 0x64
 80020ce:	9302      	str	r3, [sp, #8]
 80020d0:	2301      	movs	r3, #1
 80020d2:	9301      	str	r3, [sp, #4]
 80020d4:	f107 030b 	add.w	r3, r7, #11
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	2301      	movs	r3, #1
 80020dc:	2236      	movs	r2, #54	@ 0x36
 80020de:	218e      	movs	r1, #142	@ 0x8e
 80020e0:	4821      	ldr	r0, [pc, #132]	@ (8002168 <bmp581_init_precise_normal+0xb8>)
 80020e2:	f005 ffef 	bl	80080c4 <HAL_I2C_Mem_Write>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <bmp581_init_precise_normal+0x40>
			check=1;
 80020ec:	2301      	movs	r3, #1
 80020ee:	60fb      	str	r3, [r7, #12]
		}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_ODR_CONFIG, 1, &ODR_tmask, 1, 100)!=HAL_OK){
 80020f0:	2364      	movs	r3, #100	@ 0x64
 80020f2:	9302      	str	r3, [sp, #8]
 80020f4:	2301      	movs	r3, #1
 80020f6:	9301      	str	r3, [sp, #4]
 80020f8:	f107 030a 	add.w	r3, r7, #10
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	2301      	movs	r3, #1
 8002100:	2237      	movs	r2, #55	@ 0x37
 8002102:	218e      	movs	r1, #142	@ 0x8e
 8002104:	4818      	ldr	r0, [pc, #96]	@ (8002168 <bmp581_init_precise_normal+0xb8>)
 8002106:	f005 ffdd 	bl	80080c4 <HAL_I2C_Mem_Write>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <bmp581_init_precise_normal+0x64>
					check=1;
 8002110:	2301      	movs	r3, #1
 8002112:	60fb      	str	r3, [r7, #12]
				}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_DSP_CONFIG, 1, &DSP_conf_mask, 1, 100)!=HAL_OK){
 8002114:	2364      	movs	r3, #100	@ 0x64
 8002116:	9302      	str	r3, [sp, #8]
 8002118:	2301      	movs	r3, #1
 800211a:	9301      	str	r3, [sp, #4]
 800211c:	f107 0309 	add.w	r3, r7, #9
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	2301      	movs	r3, #1
 8002124:	2230      	movs	r2, #48	@ 0x30
 8002126:	218e      	movs	r1, #142	@ 0x8e
 8002128:	480f      	ldr	r0, [pc, #60]	@ (8002168 <bmp581_init_precise_normal+0xb8>)
 800212a:	f005 ffcb 	bl	80080c4 <HAL_I2C_Mem_Write>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <bmp581_init_precise_normal+0x88>
				check=1;
 8002134:	2301      	movs	r3, #1
 8002136:	60fb      	str	r3, [r7, #12]
			}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_DSP_CONFIG, 1, &DSP_conf_mask2, 1, 100)!=HAL_OK){
 8002138:	2364      	movs	r3, #100	@ 0x64
 800213a:	9302      	str	r3, [sp, #8]
 800213c:	2301      	movs	r3, #1
 800213e:	9301      	str	r3, [sp, #4]
 8002140:	f107 0308 	add.w	r3, r7, #8
 8002144:	9300      	str	r3, [sp, #0]
 8002146:	2301      	movs	r3, #1
 8002148:	2230      	movs	r2, #48	@ 0x30
 800214a:	218e      	movs	r1, #142	@ 0x8e
 800214c:	4806      	ldr	r0, [pc, #24]	@ (8002168 <bmp581_init_precise_normal+0xb8>)
 800214e:	f005 ffb9 	bl	80080c4 <HAL_I2C_Mem_Write>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <bmp581_init_precise_normal+0xac>
					check=1;
 8002158:	2301      	movs	r3, #1
 800215a:	60fb      	str	r3, [r7, #12]
//	if(HAL_I2C_Mem_Read(&hi2c1, BMP581_READ_ADDR, BMP581_OSR_EFF, 1, &odrcheck, 1, 100)!=HAL_OK){
//					check=1;
//				}


	return check;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	b2db      	uxtb	r3, r3

}
 8002160:	4618      	mov	r0, r3
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000348 	.word	0x20000348

0800216c <bmp581_read_precise_normal>:




uint8_t bmp581_read_precise_normal(BMP_t * bmp581){
 800216c:	b580      	push	{r7, lr}
 800216e:	b08c      	sub	sp, #48	@ 0x30
 8002170:	af04      	add	r7, sp, #16
 8002172:	6078      	str	r0, [r7, #4]
		int check=0;
 8002174:	2300      	movs	r3, #0
 8002176:	61fb      	str	r3, [r7, #28]
		uint8_t recarray[6];
		int32_t intbuffertemp=0;
 8002178:	2300      	movs	r3, #0
 800217a:	61bb      	str	r3, [r7, #24]
		int32_t intbufferpres=0;
 800217c:	2300      	movs	r3, #0
 800217e:	617b      	str	r3, [r7, #20]

		if(HAL_I2C_Mem_Read(&hi2c1, BMP581_READ_ADDR, BMP581_TEMP_DATA_XLSB, 1, &recarray, 6, 100)!=HAL_OK){
 8002180:	2364      	movs	r3, #100	@ 0x64
 8002182:	9302      	str	r3, [sp, #8]
 8002184:	2306      	movs	r3, #6
 8002186:	9301      	str	r3, [sp, #4]
 8002188:	f107 030c 	add.w	r3, r7, #12
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	2301      	movs	r3, #1
 8002190:	221d      	movs	r2, #29
 8002192:	218f      	movs	r1, #143	@ 0x8f
 8002194:	482d      	ldr	r0, [pc, #180]	@ (800224c <bmp581_read_precise_normal+0xe0>)
 8002196:	f006 f8a9 	bl	80082ec <HAL_I2C_Mem_Read>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <bmp581_read_precise_normal+0x38>
					check=1;
 80021a0:	2301      	movs	r3, #1
 80021a2:	61fb      	str	r3, [r7, #28]
				}


		if(check==0){
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d149      	bne.n	800223e <bmp581_read_precise_normal+0xd2>

		intbuffertemp=(recarray[2]<<16)|(recarray[1]<<8)|(recarray[0]);
 80021aa:	7bbb      	ldrb	r3, [r7, #14]
 80021ac:	041a      	lsls	r2, r3, #16
 80021ae:	7b7b      	ldrb	r3, [r7, #13]
 80021b0:	021b      	lsls	r3, r3, #8
 80021b2:	4313      	orrs	r3, r2
 80021b4:	7b3a      	ldrb	r2, [r7, #12]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	61bb      	str	r3, [r7, #24]
		intbufferpres=(recarray[5]<<16)|(recarray[4]<<8)|(recarray[3]);
 80021ba:	7c7b      	ldrb	r3, [r7, #17]
 80021bc:	041a      	lsls	r2, r3, #16
 80021be:	7c3b      	ldrb	r3, [r7, #16]
 80021c0:	021b      	lsls	r3, r3, #8
 80021c2:	4313      	orrs	r3, r2
 80021c4:	7bfa      	ldrb	r2, [r7, #15]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	617b      	str	r3, [r7, #20]
		bmp581->press=(float) intbufferpres/64.0;
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	ee07 3a90 	vmov	s15, r3
 80021d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021d4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8002250 <bmp581_read_precise_normal+0xe4>
 80021d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	edc3 7a03 	vstr	s15, [r3, #12]
		bmp581->temps=(float) intbuffertemp/65536.0;
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	ee07 3a90 	vmov	s15, r3
 80021e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021ec:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8002254 <bmp581_read_precise_normal+0xe8>
 80021f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	edc3 7a04 	vstr	s15, [r3, #16]
		if(bmp581->press!=0.0){
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	edd3 7a03 	vldr	s15, [r3, #12]
 8002200:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002208:	d015      	beq.n	8002236 <bmp581_read_precise_normal+0xca>
			bmp581->altitude=(float)8727.013*logf(P0/(bmp581->press));
 800220a:	4b13      	ldr	r3, [pc, #76]	@ (8002258 <bmp581_read_precise_normal+0xec>)
 800220c:	ed93 7a00 	vldr	s14, [r3]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	edd3 7a03 	vldr	s15, [r3, #12]
 8002216:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800221a:	eeb0 0a66 	vmov.f32	s0, s13
 800221e:	f016 fc25 	bl	8018a6c <logf>
 8002222:	eef0 7a40 	vmov.f32	s15, s0
 8002226:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800225c <bmp581_read_precise_normal+0xf0>
 800222a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	edc3 7a05 	vstr	s15, [r3, #20]
 8002234:	e003      	b.n	800223e <bmp581_read_precise_normal+0xd2>
		}
		else{
			bmp581->altitude=(float)0.0;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f04f 0200 	mov.w	r2, #0
 800223c:	615a      	str	r2, [r3, #20]
		}

		}

		return check;
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	b2db      	uxtb	r3, r3
}
 8002242:	4618      	mov	r0, r3
 8002244:	3720      	adds	r7, #32
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000348 	.word	0x20000348
 8002250:	42800000 	.word	0x42800000
 8002254:	47800000 	.word	0x47800000
 8002258:	20000008 	.word	0x20000008
 800225c:	46085c0d 	.word	0x46085c0d

08002260 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002266:	4b1e      	ldr	r3, [pc, #120]	@ (80022e0 <MX_DMA_Init+0x80>)
 8002268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800226a:	4a1d      	ldr	r2, [pc, #116]	@ (80022e0 <MX_DMA_Init+0x80>)
 800226c:	f043 0304 	orr.w	r3, r3, #4
 8002270:	6493      	str	r3, [r2, #72]	@ 0x48
 8002272:	4b1b      	ldr	r3, [pc, #108]	@ (80022e0 <MX_DMA_Init+0x80>)
 8002274:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002276:	f003 0304 	and.w	r3, r3, #4
 800227a:	607b      	str	r3, [r7, #4]
 800227c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800227e:	4b18      	ldr	r3, [pc, #96]	@ (80022e0 <MX_DMA_Init+0x80>)
 8002280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002282:	4a17      	ldr	r2, [pc, #92]	@ (80022e0 <MX_DMA_Init+0x80>)
 8002284:	f043 0301 	orr.w	r3, r3, #1
 8002288:	6493      	str	r3, [r2, #72]	@ 0x48
 800228a:	4b15      	ldr	r3, [pc, #84]	@ (80022e0 <MX_DMA_Init+0x80>)
 800228c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	603b      	str	r3, [r7, #0]
 8002294:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002296:	2200      	movs	r2, #0
 8002298:	2105      	movs	r1, #5
 800229a:	200b      	movs	r0, #11
 800229c:	f005 f92c 	bl	80074f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80022a0:	200b      	movs	r0, #11
 80022a2:	f005 f943 	bl	800752c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2105      	movs	r1, #5
 80022aa:	200c      	movs	r0, #12
 80022ac:	f005 f924 	bl	80074f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80022b0:	200c      	movs	r0, #12
 80022b2:	f005 f93b 	bl	800752c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80022b6:	2200      	movs	r2, #0
 80022b8:	2105      	movs	r1, #5
 80022ba:	200d      	movs	r0, #13
 80022bc:	f005 f91c 	bl	80074f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80022c0:	200d      	movs	r0, #13
 80022c2:	f005 f933 	bl	800752c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80022c6:	2200      	movs	r2, #0
 80022c8:	2105      	movs	r1, #5
 80022ca:	200f      	movs	r0, #15
 80022cc:	f005 f914 	bl	80074f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80022d0:	200f      	movs	r0, #15
 80022d2:	f005 f92b 	bl	800752c <HAL_NVIC_EnableIRQ>

}
 80022d6:	bf00      	nop
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40021000 	.word	0x40021000

080022e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b08a      	sub	sp, #40	@ 0x28
 80022e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ea:	f107 0314 	add.w	r3, r7, #20
 80022ee:	2200      	movs	r2, #0
 80022f0:	601a      	str	r2, [r3, #0]
 80022f2:	605a      	str	r2, [r3, #4]
 80022f4:	609a      	str	r2, [r3, #8]
 80022f6:	60da      	str	r2, [r3, #12]
 80022f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80022fa:	4b49      	ldr	r3, [pc, #292]	@ (8002420 <MX_GPIO_Init+0x13c>)
 80022fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022fe:	4a48      	ldr	r2, [pc, #288]	@ (8002420 <MX_GPIO_Init+0x13c>)
 8002300:	f043 0320 	orr.w	r3, r3, #32
 8002304:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002306:	4b46      	ldr	r3, [pc, #280]	@ (8002420 <MX_GPIO_Init+0x13c>)
 8002308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800230a:	f003 0320 	and.w	r3, r3, #32
 800230e:	613b      	str	r3, [r7, #16]
 8002310:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002312:	4b43      	ldr	r3, [pc, #268]	@ (8002420 <MX_GPIO_Init+0x13c>)
 8002314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002316:	4a42      	ldr	r2, [pc, #264]	@ (8002420 <MX_GPIO_Init+0x13c>)
 8002318:	f043 0301 	orr.w	r3, r3, #1
 800231c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800231e:	4b40      	ldr	r3, [pc, #256]	@ (8002420 <MX_GPIO_Init+0x13c>)
 8002320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002322:	f003 0301 	and.w	r3, r3, #1
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800232a:	4b3d      	ldr	r3, [pc, #244]	@ (8002420 <MX_GPIO_Init+0x13c>)
 800232c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800232e:	4a3c      	ldr	r2, [pc, #240]	@ (8002420 <MX_GPIO_Init+0x13c>)
 8002330:	f043 0304 	orr.w	r3, r3, #4
 8002334:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002336:	4b3a      	ldr	r3, [pc, #232]	@ (8002420 <MX_GPIO_Init+0x13c>)
 8002338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800233a:	f003 0304 	and.w	r3, r3, #4
 800233e:	60bb      	str	r3, [r7, #8]
 8002340:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002342:	4b37      	ldr	r3, [pc, #220]	@ (8002420 <MX_GPIO_Init+0x13c>)
 8002344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002346:	4a36      	ldr	r2, [pc, #216]	@ (8002420 <MX_GPIO_Init+0x13c>)
 8002348:	f043 0302 	orr.w	r3, r3, #2
 800234c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800234e:	4b34      	ldr	r3, [pc, #208]	@ (8002420 <MX_GPIO_Init+0x13c>)
 8002350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	607b      	str	r3, [r7, #4]
 8002358:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 800235a:	2200      	movs	r2, #0
 800235c:	2110      	movs	r1, #16
 800235e:	4831      	ldr	r0, [pc, #196]	@ (8002424 <MX_GPIO_Init+0x140>)
 8002360:	f005 fdca 	bl	8007ef8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_ROUGE_Pin|PWEN_Pin, GPIO_PIN_RESET);
 8002364:	2200      	movs	r2, #0
 8002366:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 800236a:	482f      	ldr	r0, [pc, #188]	@ (8002428 <MX_GPIO_Init+0x144>)
 800236c:	f005 fdc4 	bl	8007ef8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002370:	2310      	movs	r3, #16
 8002372:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002374:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002378:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800237e:	f107 0314 	add.w	r3, r7, #20
 8002382:	4619      	mov	r1, r3
 8002384:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002388:	f005 fc1c 	bl	8007bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800238c:	2310      	movs	r3, #16
 800238e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002390:	2301      	movs	r3, #1
 8002392:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002394:	2300      	movs	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002398:	2300      	movs	r3, #0
 800239a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800239c:	f107 0314 	add.w	r3, r7, #20
 80023a0:	4619      	mov	r1, r3
 80023a2:	4820      	ldr	r0, [pc, #128]	@ (8002424 <MX_GPIO_Init+0x140>)
 80023a4:	f005 fc0e 	bl	8007bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80023a8:	2302      	movs	r3, #2
 80023aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80023ac:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80023b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b2:	2300      	movs	r3, #0
 80023b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023b6:	f107 0314 	add.w	r3, r7, #20
 80023ba:	4619      	mov	r1, r3
 80023bc:	481a      	ldr	r0, [pc, #104]	@ (8002428 <MX_GPIO_Init+0x144>)
 80023be:	f005 fc01 	bl	8007bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80023c2:	2304      	movs	r3, #4
 80023c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023c6:	2300      	movs	r3, #0
 80023c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ca:	2300      	movs	r3, #0
 80023cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ce:	f107 0314 	add.w	r3, r7, #20
 80023d2:	4619      	mov	r1, r3
 80023d4:	4814      	ldr	r0, [pc, #80]	@ (8002428 <MX_GPIO_Init+0x144>)
 80023d6:	f005 fbf5 	bl	8007bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ROUGE_Pin PWEN_Pin */
  GPIO_InitStruct.Pin = LED_ROUGE_Pin|PWEN_Pin;
 80023da:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80023de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023e0:	2301      	movs	r3, #1
 80023e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e4:	2300      	movs	r3, #0
 80023e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e8:	2300      	movs	r3, #0
 80023ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ec:	f107 0314 	add.w	r3, r7, #20
 80023f0:	4619      	mov	r1, r3
 80023f2:	480d      	ldr	r0, [pc, #52]	@ (8002428 <MX_GPIO_Init+0x144>)
 80023f4:	f005 fbe6 	bl	8007bc4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80023f8:	2200      	movs	r2, #0
 80023fa:	2105      	movs	r1, #5
 80023fc:	2007      	movs	r0, #7
 80023fe:	f005 f87b 	bl	80074f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002402:	2007      	movs	r0, #7
 8002404:	f005 f892 	bl	800752c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002408:	2200      	movs	r2, #0
 800240a:	2105      	movs	r1, #5
 800240c:	200a      	movs	r0, #10
 800240e:	f005 f873 	bl	80074f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002412:	200a      	movs	r0, #10
 8002414:	f005 f88a 	bl	800752c <HAL_NVIC_EnableIRQ>

}
 8002418:	bf00      	nop
 800241a:	3728      	adds	r7, #40	@ 0x28
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40021000 	.word	0x40021000
 8002424:	48000800 	.word	0x48000800
 8002428:	48000400 	.word	0x48000400

0800242c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002430:	4b1b      	ldr	r3, [pc, #108]	@ (80024a0 <MX_I2C1_Init+0x74>)
 8002432:	4a1c      	ldr	r2, [pc, #112]	@ (80024a4 <MX_I2C1_Init+0x78>)
 8002434:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20B182BE;
 8002436:	4b1a      	ldr	r3, [pc, #104]	@ (80024a0 <MX_I2C1_Init+0x74>)
 8002438:	4a1b      	ldr	r2, [pc, #108]	@ (80024a8 <MX_I2C1_Init+0x7c>)
 800243a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800243c:	4b18      	ldr	r3, [pc, #96]	@ (80024a0 <MX_I2C1_Init+0x74>)
 800243e:	2200      	movs	r2, #0
 8002440:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002442:	4b17      	ldr	r3, [pc, #92]	@ (80024a0 <MX_I2C1_Init+0x74>)
 8002444:	2201      	movs	r2, #1
 8002446:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002448:	4b15      	ldr	r3, [pc, #84]	@ (80024a0 <MX_I2C1_Init+0x74>)
 800244a:	2200      	movs	r2, #0
 800244c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800244e:	4b14      	ldr	r3, [pc, #80]	@ (80024a0 <MX_I2C1_Init+0x74>)
 8002450:	2200      	movs	r2, #0
 8002452:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002454:	4b12      	ldr	r3, [pc, #72]	@ (80024a0 <MX_I2C1_Init+0x74>)
 8002456:	2200      	movs	r2, #0
 8002458:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800245a:	4b11      	ldr	r3, [pc, #68]	@ (80024a0 <MX_I2C1_Init+0x74>)
 800245c:	2200      	movs	r2, #0
 800245e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002460:	4b0f      	ldr	r3, [pc, #60]	@ (80024a0 <MX_I2C1_Init+0x74>)
 8002462:	2200      	movs	r2, #0
 8002464:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002466:	480e      	ldr	r0, [pc, #56]	@ (80024a0 <MX_I2C1_Init+0x74>)
 8002468:	f005 fd90 	bl	8007f8c <HAL_I2C_Init>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002472:	f000 fcb1 	bl	8002dd8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002476:	2100      	movs	r1, #0
 8002478:	4809      	ldr	r0, [pc, #36]	@ (80024a0 <MX_I2C1_Init+0x74>)
 800247a:	f006 fb13 	bl	8008aa4 <HAL_I2CEx_ConfigAnalogFilter>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002484:	f000 fca8 	bl	8002dd8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002488:	2100      	movs	r1, #0
 800248a:	4805      	ldr	r0, [pc, #20]	@ (80024a0 <MX_I2C1_Init+0x74>)
 800248c:	f006 fb55 	bl	8008b3a <HAL_I2CEx_ConfigDigitalFilter>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002496:	f000 fc9f 	bl	8002dd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000348 	.word	0x20000348
 80024a4:	40005400 	.word	0x40005400
 80024a8:	20b182be 	.word	0x20b182be

080024ac <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80024b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002520 <MX_I2C3_Init+0x74>)
 80024b2:	4a1c      	ldr	r2, [pc, #112]	@ (8002524 <MX_I2C3_Init+0x78>)
 80024b4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x20B182BE;
 80024b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002520 <MX_I2C3_Init+0x74>)
 80024b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002528 <MX_I2C3_Init+0x7c>)
 80024ba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80024bc:	4b18      	ldr	r3, [pc, #96]	@ (8002520 <MX_I2C3_Init+0x74>)
 80024be:	2200      	movs	r2, #0
 80024c0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024c2:	4b17      	ldr	r3, [pc, #92]	@ (8002520 <MX_I2C3_Init+0x74>)
 80024c4:	2201      	movs	r2, #1
 80024c6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024c8:	4b15      	ldr	r3, [pc, #84]	@ (8002520 <MX_I2C3_Init+0x74>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80024ce:	4b14      	ldr	r3, [pc, #80]	@ (8002520 <MX_I2C3_Init+0x74>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80024d4:	4b12      	ldr	r3, [pc, #72]	@ (8002520 <MX_I2C3_Init+0x74>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024da:	4b11      	ldr	r3, [pc, #68]	@ (8002520 <MX_I2C3_Init+0x74>)
 80024dc:	2200      	movs	r2, #0
 80024de:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002520 <MX_I2C3_Init+0x74>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80024e6:	480e      	ldr	r0, [pc, #56]	@ (8002520 <MX_I2C3_Init+0x74>)
 80024e8:	f005 fd50 	bl	8007f8c <HAL_I2C_Init>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80024f2:	f000 fc71 	bl	8002dd8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80024f6:	2100      	movs	r1, #0
 80024f8:	4809      	ldr	r0, [pc, #36]	@ (8002520 <MX_I2C3_Init+0x74>)
 80024fa:	f006 fad3 	bl	8008aa4 <HAL_I2CEx_ConfigAnalogFilter>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002504:	f000 fc68 	bl	8002dd8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002508:	2100      	movs	r1, #0
 800250a:	4805      	ldr	r0, [pc, #20]	@ (8002520 <MX_I2C3_Init+0x74>)
 800250c:	f006 fb15 	bl	8008b3a <HAL_I2CEx_ConfigDigitalFilter>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8002516:	f000 fc5f 	bl	8002dd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	2000039c 	.word	0x2000039c
 8002524:	40007800 	.word	0x40007800
 8002528:	20b182be 	.word	0x20b182be

0800252c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b09e      	sub	sp, #120	@ 0x78
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002534:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	605a      	str	r2, [r3, #4]
 800253e:	609a      	str	r2, [r3, #8]
 8002540:	60da      	str	r2, [r3, #12]
 8002542:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002544:	f107 0320 	add.w	r3, r7, #32
 8002548:	2244      	movs	r2, #68	@ 0x44
 800254a:	2100      	movs	r1, #0
 800254c:	4618      	mov	r0, r3
 800254e:	f012 fee7 	bl	8015320 <memset>
  if(i2cHandle->Instance==I2C1)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a5c      	ldr	r2, [pc, #368]	@ (80026c8 <HAL_I2C_MspInit+0x19c>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d155      	bne.n	8002608 <HAL_I2C_MspInit+0xdc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800255c:	2340      	movs	r3, #64	@ 0x40
 800255e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002560:	2300      	movs	r3, #0
 8002562:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002564:	f107 0320 	add.w	r3, r7, #32
 8002568:	4618      	mov	r0, r3
 800256a:	f007 f943 	bl	80097f4 <HAL_RCCEx_PeriphCLKConfig>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002574:	f000 fc30 	bl	8002dd8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002578:	4b54      	ldr	r3, [pc, #336]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 800257a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800257c:	4a53      	ldr	r2, [pc, #332]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002584:	4b51      	ldr	r3, [pc, #324]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 8002586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002588:	f003 0301 	and.w	r3, r3, #1
 800258c:	61fb      	str	r3, [r7, #28]
 800258e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002590:	4b4e      	ldr	r3, [pc, #312]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 8002592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002594:	4a4d      	ldr	r2, [pc, #308]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 8002596:	f043 0302 	orr.w	r3, r3, #2
 800259a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800259c:	4b4b      	ldr	r3, [pc, #300]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 800259e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	61bb      	str	r3, [r7, #24]
 80025a6:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80025a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025ac:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025ae:	2312      	movs	r3, #18
 80025b0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b6:	2300      	movs	r3, #0
 80025b8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80025ba:	2304      	movs	r3, #4
 80025bc:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025be:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80025c2:	4619      	mov	r1, r3
 80025c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025c8:	f005 fafc 	bl	8007bc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80025cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80025d0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025d2:	2312      	movs	r3, #18
 80025d4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d6:	2300      	movs	r3, #0
 80025d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025da:	2300      	movs	r3, #0
 80025dc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80025de:	2304      	movs	r3, #4
 80025e0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80025e6:	4619      	mov	r1, r3
 80025e8:	4839      	ldr	r0, [pc, #228]	@ (80026d0 <HAL_I2C_MspInit+0x1a4>)
 80025ea:	f005 faeb 	bl	8007bc4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80025ee:	4b37      	ldr	r3, [pc, #220]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 80025f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025f2:	4a36      	ldr	r2, [pc, #216]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 80025f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80025f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80025fa:	4b34      	ldr	r3, [pc, #208]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 80025fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002602:	617b      	str	r3, [r7, #20]
 8002604:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8002606:	e05a      	b.n	80026be <HAL_I2C_MspInit+0x192>
  else if(i2cHandle->Instance==I2C3)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a31      	ldr	r2, [pc, #196]	@ (80026d4 <HAL_I2C_MspInit+0x1a8>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d155      	bne.n	80026be <HAL_I2C_MspInit+0x192>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002612:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002616:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002618:	2300      	movs	r3, #0
 800261a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800261c:	f107 0320 	add.w	r3, r7, #32
 8002620:	4618      	mov	r0, r3
 8002622:	f007 f8e7 	bl	80097f4 <HAL_RCCEx_PeriphCLKConfig>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <HAL_I2C_MspInit+0x104>
      Error_Handler();
 800262c:	f000 fbd4 	bl	8002dd8 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002630:	4b26      	ldr	r3, [pc, #152]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 8002632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002634:	4a25      	ldr	r2, [pc, #148]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 8002636:	f043 0301 	orr.w	r3, r3, #1
 800263a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800263c:	4b23      	ldr	r3, [pc, #140]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 800263e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	613b      	str	r3, [r7, #16]
 8002646:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002648:	4b20      	ldr	r3, [pc, #128]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 800264a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800264c:	4a1f      	ldr	r2, [pc, #124]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 800264e:	f043 0304 	orr.w	r3, r3, #4
 8002652:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002654:	4b1d      	ldr	r3, [pc, #116]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 8002656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002658:	f003 0304 	and.w	r3, r3, #4
 800265c:	60fb      	str	r3, [r7, #12]
 800265e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002660:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002664:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002666:	2312      	movs	r3, #18
 8002668:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266a:	2300      	movs	r3, #0
 800266c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800266e:	2300      	movs	r3, #0
 8002670:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF2_I2C3;
 8002672:	2302      	movs	r3, #2
 8002674:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002676:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800267a:	4619      	mov	r1, r3
 800267c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002680:	f005 faa0 	bl	8007bc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002684:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002688:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800268a:	2312      	movs	r3, #18
 800268c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268e:	2300      	movs	r3, #0
 8002690:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002692:	2300      	movs	r3, #0
 8002694:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8002696:	2308      	movs	r3, #8
 8002698:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800269a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800269e:	4619      	mov	r1, r3
 80026a0:	480d      	ldr	r0, [pc, #52]	@ (80026d8 <HAL_I2C_MspInit+0x1ac>)
 80026a2:	f005 fa8f 	bl	8007bc4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80026a6:	4b09      	ldr	r3, [pc, #36]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 80026a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026aa:	4a08      	ldr	r2, [pc, #32]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 80026ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80026b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80026b2:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <HAL_I2C_MspInit+0x1a0>)
 80026b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80026ba:	60bb      	str	r3, [r7, #8]
 80026bc:	68bb      	ldr	r3, [r7, #8]
}
 80026be:	bf00      	nop
 80026c0:	3778      	adds	r7, #120	@ 0x78
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40005400 	.word	0x40005400
 80026cc:	40021000 	.word	0x40021000
 80026d0:	48000400 	.word	0x48000400
 80026d4:	40007800 	.word	0x40007800
 80026d8:	48000800 	.word	0x48000800

080026dc <LED_Init>:
#include "led.h"


extern uint8_t LEDDMABUF[DMABUFLEN];
extern uint8_t DMA_COMPLETE_FLAG;
HAL_StatusTypeDef LED_Init(){
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halStatus = HAL_TIM_PWM_Init(&LED_TIM);
 80026e2:	480d      	ldr	r0, [pc, #52]	@ (8002718 <LED_Init+0x3c>)
 80026e4:	f007 ff66 	bl	800a5b4 <HAL_TIM_PWM_Init>
 80026e8:	4603      	mov	r3, r0
 80026ea:	717b      	strb	r3, [r7, #5]
	for(uint16_t i=0; i<DMABUFLEN;i++){
 80026ec:	2300      	movs	r3, #0
 80026ee:	80fb      	strh	r3, [r7, #6]
 80026f0:	e006      	b.n	8002700 <LED_Init+0x24>
		LEDDMABUF[i]=0;
 80026f2:	88fb      	ldrh	r3, [r7, #6]
 80026f4:	4a09      	ldr	r2, [pc, #36]	@ (800271c <LED_Init+0x40>)
 80026f6:	2100      	movs	r1, #0
 80026f8:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i=0; i<DMABUFLEN;i++){
 80026fa:	88fb      	ldrh	r3, [r7, #6]
 80026fc:	3301      	adds	r3, #1
 80026fe:	80fb      	strh	r3, [r7, #6]
 8002700:	88fb      	ldrh	r3, [r7, #6]
 8002702:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 8002706:	d9f4      	bls.n	80026f2 <LED_Init+0x16>
	}

	DMA_COMPLETE_FLAG=1;
 8002708:	4b05      	ldr	r3, [pc, #20]	@ (8002720 <LED_Init+0x44>)
 800270a:	2201      	movs	r2, #1
 800270c:	701a      	strb	r2, [r3, #0]


	return halStatus;
 800270e:	797b      	ldrb	r3, [r7, #5]




}
 8002710:	4618      	mov	r0, r3
 8002712:	3708      	adds	r7, #8
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	200013a4 	.word	0x200013a4
 800271c:	20000c68 	.word	0x20000c68
 8002720:	20000da1 	.word	0x20000da1

08002724 <LED_Setcolour>:



void LED_Setcolour(uint8_t r, uint8_t g, uint8_t b,uint8_t r1, uint8_t g1, uint8_t b1){
 8002724:	b590      	push	{r4, r7, lr}
 8002726:	b08b      	sub	sp, #44	@ 0x2c
 8002728:	af00      	add	r7, sp, #0
 800272a:	4604      	mov	r4, r0
 800272c:	4608      	mov	r0, r1
 800272e:	4611      	mov	r1, r2
 8002730:	461a      	mov	r2, r3
 8002732:	4623      	mov	r3, r4
 8002734:	71fb      	strb	r3, [r7, #7]
 8002736:	4603      	mov	r3, r0
 8002738:	71bb      	strb	r3, [r7, #6]
 800273a:	460b      	mov	r3, r1
 800273c:	717b      	strb	r3, [r7, #5]
 800273e:	4613      	mov	r3, r2
 8002740:	713b      	strb	r3, [r7, #4]
	uint16_t dmabufindex=0;
 8002742:	2300      	movs	r3, #0
 8002744:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint8_t ledbuf[LED_NUM*3];
	ledbuf[0]=g;
 8002746:	79bb      	ldrb	r3, [r7, #6]
 8002748:	723b      	strb	r3, [r7, #8]
	ledbuf[1]=r;
 800274a:	79fb      	ldrb	r3, [r7, #7]
 800274c:	727b      	strb	r3, [r7, #9]
	ledbuf[2]=b;
 800274e:	797b      	ldrb	r3, [r7, #5]
 8002750:	72bb      	strb	r3, [r7, #10]
	ledbuf[3]=g1;
 8002752:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002756:	72fb      	strb	r3, [r7, #11]
	ledbuf[4]=r1;
 8002758:	793b      	ldrb	r3, [r7, #4]
 800275a:	733b      	strb	r3, [r7, #12]
	ledbuf[5]=b1;
 800275c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002760:	737b      	strb	r3, [r7, #13]

	for(int i=0;i<DMABUFLEN;i++){
 8002762:	2300      	movs	r3, #0
 8002764:	623b      	str	r3, [r7, #32]
 8002766:	e007      	b.n	8002778 <LED_Setcolour+0x54>
			LEDDMABUF[i]=0;
 8002768:	4a35      	ldr	r2, [pc, #212]	@ (8002840 <LED_Setcolour+0x11c>)
 800276a:	6a3b      	ldr	r3, [r7, #32]
 800276c:	4413      	add	r3, r2
 800276e:	2200      	movs	r2, #0
 8002770:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<DMABUFLEN;i++){
 8002772:	6a3b      	ldr	r3, [r7, #32]
 8002774:	3301      	adds	r3, #1
 8002776:	623b      	str	r3, [r7, #32]
 8002778:	6a3b      	ldr	r3, [r7, #32]
 800277a:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 800277e:	ddf3      	ble.n	8002768 <LED_Setcolour+0x44>
		}



	for(uint8_t i=0; i<LED_NUM;i++){
 8002780:	2300      	movs	r3, #0
 8002782:	77fb      	strb	r3, [r7, #31]
 8002784:	e032      	b.n	80027ec <LED_Setcolour+0xc8>
		for(uint8_t j=0; j<3;j++){
 8002786:	2300      	movs	r3, #0
 8002788:	77bb      	strb	r3, [r7, #30]
 800278a:	e029      	b.n	80027e0 <LED_Setcolour+0xbc>
			for(int k=0;k<8;k++){
 800278c:	2300      	movs	r3, #0
 800278e:	61bb      	str	r3, [r7, #24]
 8002790:	e020      	b.n	80027d4 <LED_Setcolour+0xb0>
			if((ledbuf[(3*i)+j]>>k)&0x01){
 8002792:	7ffa      	ldrb	r2, [r7, #31]
 8002794:	4613      	mov	r3, r2
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	441a      	add	r2, r3
 800279a:	7fbb      	ldrb	r3, [r7, #30]
 800279c:	4413      	add	r3, r2
 800279e:	3328      	adds	r3, #40	@ 0x28
 80027a0:	443b      	add	r3, r7
 80027a2:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80027a6:	461a      	mov	r2, r3
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	fa42 f303 	asr.w	r3, r2, r3
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d004      	beq.n	80027c0 <LED_Setcolour+0x9c>
				LEDDMABUF[dmabufindex]=HI_VAL;
 80027b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80027b8:	4a21      	ldr	r2, [pc, #132]	@ (8002840 <LED_Setcolour+0x11c>)
 80027ba:	215a      	movs	r1, #90	@ 0x5a
 80027bc:	54d1      	strb	r1, [r2, r3]
 80027be:	e003      	b.n	80027c8 <LED_Setcolour+0xa4>
			}
			else{
				LEDDMABUF[dmabufindex]=LOW_VAL;
 80027c0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80027c2:	4a1f      	ldr	r2, [pc, #124]	@ (8002840 <LED_Setcolour+0x11c>)
 80027c4:	211e      	movs	r1, #30
 80027c6:	54d1      	strb	r1, [r2, r3]
			}
			dmabufindex++;
 80027c8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80027ca:	3301      	adds	r3, #1
 80027cc:	84fb      	strh	r3, [r7, #38]	@ 0x26
			for(int k=0;k<8;k++){
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	3301      	adds	r3, #1
 80027d2:	61bb      	str	r3, [r7, #24]
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	2b07      	cmp	r3, #7
 80027d8:	dddb      	ble.n	8002792 <LED_Setcolour+0x6e>
		for(uint8_t j=0; j<3;j++){
 80027da:	7fbb      	ldrb	r3, [r7, #30]
 80027dc:	3301      	adds	r3, #1
 80027de:	77bb      	strb	r3, [r7, #30]
 80027e0:	7fbb      	ldrb	r3, [r7, #30]
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d9d2      	bls.n	800278c <LED_Setcolour+0x68>
	for(uint8_t i=0; i<LED_NUM;i++){
 80027e6:	7ffb      	ldrb	r3, [r7, #31]
 80027e8:	3301      	adds	r3, #1
 80027ea:	77fb      	strb	r3, [r7, #31]
 80027ec:	7ffb      	ldrb	r3, [r7, #31]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d9c9      	bls.n	8002786 <LED_Setcolour+0x62>


		}
	}

	for(int i=0;i<RSTPERIOD;i++){
 80027f2:	2300      	movs	r3, #0
 80027f4:	617b      	str	r3, [r7, #20]
 80027f6:	e009      	b.n	800280c <LED_Setcolour+0xe8>
		LEDDMABUF[dmabufindex]=0;
 80027f8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80027fa:	4a11      	ldr	r2, [pc, #68]	@ (8002840 <LED_Setcolour+0x11c>)
 80027fc:	2100      	movs	r1, #0
 80027fe:	54d1      	strb	r1, [r2, r3]
		dmabufindex++;
 8002800:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002802:	3301      	adds	r3, #1
 8002804:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for(int i=0;i<RSTPERIOD;i++){
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	3301      	adds	r3, #1
 800280a:	617b      	str	r3, [r7, #20]
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002812:	dbf1      	blt.n	80027f8 <LED_Setcolour+0xd4>
	}

	for(int i=0;i<5;i++){
 8002814:	2300      	movs	r3, #0
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	e009      	b.n	800282e <LED_Setcolour+0x10a>
			LEDDMABUF[dmabufindex]=0;
 800281a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800281c:	4a08      	ldr	r2, [pc, #32]	@ (8002840 <LED_Setcolour+0x11c>)
 800281e:	2100      	movs	r1, #0
 8002820:	54d1      	strb	r1, [r2, r3]
			dmabufindex++;
 8002822:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002824:	3301      	adds	r3, #1
 8002826:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for(int i=0;i<5;i++){
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	3301      	adds	r3, #1
 800282c:	613b      	str	r3, [r7, #16]
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	2b04      	cmp	r3, #4
 8002832:	ddf2      	ble.n	800281a <LED_Setcolour+0xf6>
		}

	LED_Update();
 8002834:	f000 f806 	bl	8002844 <LED_Update>

}
 8002838:	bf00      	nop
 800283a:	372c      	adds	r7, #44	@ 0x2c
 800283c:	46bd      	mov	sp, r7
 800283e:	bd90      	pop	{r4, r7, pc}
 8002840:	20000c68 	.word	0x20000c68

08002844 <LED_Update>:


HAL_StatusTypeDef LED_Update(){
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef halStatus = HAL_TIM_PWM_Start_DMA(&LED_TIM, LED_TIM_CHANNEL, (uint32_t *)LEDDMABUF,DMABUFLEN);
 800284a:	f240 1339 	movw	r3, #313	@ 0x139
 800284e:	4a07      	ldr	r2, [pc, #28]	@ (800286c <LED_Update+0x28>)
 8002850:	2104      	movs	r1, #4
 8002852:	4807      	ldr	r0, [pc, #28]	@ (8002870 <LED_Update+0x2c>)
 8002854:	f008 f8a6 	bl	800a9a4 <HAL_TIM_PWM_Start_DMA>
 8002858:	4603      	mov	r3, r0
 800285a:	71fb      	strb	r3, [r7, #7]

	if(halStatus=HAL_OK){
 800285c:	2300      	movs	r3, #0
 800285e:	71fb      	strb	r3, [r7, #7]
		DMA_COMPLETE_FLAG=0;
	}


	return halStatus;
 8002860:	79fb      	ldrb	r3, [r7, #7]

}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	20000c68 	.word	0x20000c68
 8002870:	200013a4 	.word	0x200013a4

08002874 <LED_Callback>:



void LED_Callback(){
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Stop_DMA(&LED_TIM, LED_TIM_CHANNEL);
 8002878:	2104      	movs	r1, #4
 800287a:	4804      	ldr	r0, [pc, #16]	@ (800288c <LED_Callback+0x18>)
 800287c:	f008 faaa 	bl	800add4 <HAL_TIM_PWM_Stop_DMA>
	DMA_COMPLETE_FLAG=1;
 8002880:	4b03      	ldr	r3, [pc, #12]	@ (8002890 <LED_Callback+0x1c>)
 8002882:	2201      	movs	r2, #1
 8002884:	701a      	strb	r2, [r3, #0]


}
 8002886:	bf00      	nop
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	200013a4 	.word	0x200013a4
 8002890:	20000da1 	.word	0x20000da1

08002894 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//lors d'un appuie sur un bouton, le systeme s'interrompt afin d'arriver dans cette fonction redefinie avec en parametre d'entre , le bouton sur lequel l'on a appuiy
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af02      	add	r7, sp, #8
 800289a:	4603      	mov	r3, r0
 800289c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_4){
 800289e:	88fb      	ldrh	r3, [r7, #6]
 80028a0:	2b10      	cmp	r3, #16
 80028a2:	d17a      	bne.n	800299a <HAL_GPIO_EXTI_Callback+0x106>
		if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)== GPIO_PIN_SET){
 80028a4:	2110      	movs	r1, #16
 80028a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028aa:	f005 fb0d 	bl	8007ec8 <HAL_GPIO_ReadPin>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d109      	bne.n	80028c8 <HAL_GPIO_EXTI_Callback+0x34>

						gros_btn_time=0;
 80028b4:	4b43      	ldr	r3, [pc, #268]	@ (80029c4 <HAL_GPIO_EXTI_Callback+0x130>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	601a      	str	r2, [r3, #0]
						tbtn1=HAL_GetTick();
 80028ba:	f003 f881 	bl	80059c0 <HAL_GetTick>
 80028be:	4603      	mov	r3, r0
 80028c0:	461a      	mov	r2, r3
 80028c2:	4b41      	ldr	r3, [pc, #260]	@ (80029c8 <HAL_GPIO_EXTI_Callback+0x134>)
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	e068      	b.n	800299a <HAL_GPIO_EXTI_Callback+0x106>


					}
					else{

						gros_btn_time=(HAL_GetTick()-tbtn1);
 80028c8:	f003 f87a 	bl	80059c0 <HAL_GetTick>
 80028cc:	4603      	mov	r3, r0
 80028ce:	4a3e      	ldr	r2, [pc, #248]	@ (80029c8 <HAL_GPIO_EXTI_Callback+0x134>)
 80028d0:	6812      	ldr	r2, [r2, #0]
 80028d2:	1a9b      	subs	r3, r3, r2
 80028d4:	461a      	mov	r2, r3
 80028d6:	4b3b      	ldr	r3, [pc, #236]	@ (80029c4 <HAL_GPIO_EXTI_Callback+0x130>)
 80028d8:	601a      	str	r2, [r3, #0]


		if(gros_btn_time<=380){
 80028da:	4b3a      	ldr	r3, [pc, #232]	@ (80029c4 <HAL_GPIO_EXTI_Callback+0x130>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f5b3 7fbe 	cmp.w	r3, #380	@ 0x17c
 80028e2:	dc02      	bgt.n	80028ea <HAL_GPIO_EXTI_Callback+0x56>
#ifdef PARTIE_HAUT
			flag_bouton_servo=0;
 80028e4:	4b39      	ldr	r3, [pc, #228]	@ (80029cc <HAL_GPIO_EXTI_Callback+0x138>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	601a      	str	r2, [r3, #0]
#endif

							}
					if(gros_btn_time>=400 && gros_btn_time<=1500){
 80028ea:	4b36      	ldr	r3, [pc, #216]	@ (80029c4 <HAL_GPIO_EXTI_Callback+0x130>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80028f2:	db08      	blt.n	8002906 <HAL_GPIO_EXTI_Callback+0x72>
 80028f4:	4b33      	ldr	r3, [pc, #204]	@ (80029c4 <HAL_GPIO_EXTI_Callback+0x130>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80028fc:	4293      	cmp	r3, r2
 80028fe:	dc02      	bgt.n	8002906 <HAL_GPIO_EXTI_Callback+0x72>
#ifdef PARTIE_HAUT
						flag_bouton_servo=1;
 8002900:	4b32      	ldr	r3, [pc, #200]	@ (80029cc <HAL_GPIO_EXTI_Callback+0x138>)
 8002902:	2201      	movs	r2, #1
 8002904:	601a      	str	r2, [r3, #0]
#endif
					}
					if(gros_btn_time>=1500 && gros_btn_time<=3500){
 8002906:	4b2f      	ldr	r3, [pc, #188]	@ (80029c4 <HAL_GPIO_EXTI_Callback+0x130>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f240 52db 	movw	r2, #1499	@ 0x5db
 800290e:	4293      	cmp	r3, r2
 8002910:	dd33      	ble.n	800297a <HAL_GPIO_EXTI_Callback+0xe6>
 8002912:	4b2c      	ldr	r3, [pc, #176]	@ (80029c4 <HAL_GPIO_EXTI_Callback+0x130>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f640 52ac 	movw	r2, #3500	@ 0xdac
 800291a:	4293      	cmp	r3, r2
 800291c:	dc2d      	bgt.n	800297a <HAL_GPIO_EXTI_Callback+0xe6>

						//hauteur_Initiale=myDatabmp581.altitude;
						if(GNSSData.fixType>=3){
 800291e:	4b2c      	ldr	r3, [pc, #176]	@ (80029d0 <HAL_GPIO_EXTI_Callback+0x13c>)
 8002920:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8002924:	2b02      	cmp	r3, #2
 8002926:	d904      	bls.n	8002932 <HAL_GPIO_EXTI_Callback+0x9e>
							hauteur_Initiale=GNSSData.fhMSL;
 8002928:	4b29      	ldr	r3, [pc, #164]	@ (80029d0 <HAL_GPIO_EXTI_Callback+0x13c>)
 800292a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800292e:	4a29      	ldr	r2, [pc, #164]	@ (80029d4 <HAL_GPIO_EXTI_Callback+0x140>)
 8002930:	6013      	str	r3, [r2, #0]
						}
						flag_calib=1;
 8002932:	4b29      	ldr	r3, [pc, #164]	@ (80029d8 <HAL_GPIO_EXTI_Callback+0x144>)
 8002934:	2201      	movs	r2, #1
 8002936:	601a      	str	r2, [r3, #0]
#ifdef PARTIE_HAUT
						create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,BOTTOM_ADDR,0x20,0.0,0.0,GNSSData.fhMSL,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0);
 8002938:	4b25      	ldr	r3, [pc, #148]	@ (80029d0 <HAL_GPIO_EXTI_Callback+0x13c>)
 800293a:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 800293e:	2300      	movs	r3, #0
 8002940:	9300      	str	r3, [sp, #0]
 8002942:	ed9f 5a26 	vldr	s10, [pc, #152]	@ 80029dc <HAL_GPIO_EXTI_Callback+0x148>
 8002946:	eddf 4a25 	vldr	s9, [pc, #148]	@ 80029dc <HAL_GPIO_EXTI_Callback+0x148>
 800294a:	ed9f 4a24 	vldr	s8, [pc, #144]	@ 80029dc <HAL_GPIO_EXTI_Callback+0x148>
 800294e:	eddf 3a23 	vldr	s7, [pc, #140]	@ 80029dc <HAL_GPIO_EXTI_Callback+0x148>
 8002952:	ed9f 3a22 	vldr	s6, [pc, #136]	@ 80029dc <HAL_GPIO_EXTI_Callback+0x148>
 8002956:	eddf 2a21 	vldr	s5, [pc, #132]	@ 80029dc <HAL_GPIO_EXTI_Callback+0x148>
 800295a:	ed9f 2a20 	vldr	s4, [pc, #128]	@ 80029dc <HAL_GPIO_EXTI_Callback+0x148>
 800295e:	eddf 1a1f 	vldr	s3, [pc, #124]	@ 80029dc <HAL_GPIO_EXTI_Callback+0x148>
 8002962:	eeb0 1a67 	vmov.f32	s2, s15
 8002966:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80029dc <HAL_GPIO_EXTI_Callback+0x148>
 800296a:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 80029dc <HAL_GPIO_EXTI_Callback+0x148>
 800296e:	2320      	movs	r3, #32
 8002970:	2216      	movs	r2, #22
 8002972:	2182      	movs	r1, #130	@ 0x82
 8002974:	481a      	ldr	r0, [pc, #104]	@ (80029e0 <HAL_GPIO_EXTI_Callback+0x14c>)
 8002976:	f001 fd57 	bl	8004428 <create_and_send_payload>
#endif

										}
					if(gros_btn_time>=4000){
 800297a:	4b12      	ldr	r3, [pc, #72]	@ (80029c4 <HAL_GPIO_EXTI_Callback+0x130>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8002982:	db07      	blt.n	8002994 <HAL_GPIO_EXTI_Callback+0x100>
											HAL_GPIO_TogglePin(PWEN_GPIO_Port,PWEN_Pin);
 8002984:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002988:	4816      	ldr	r0, [pc, #88]	@ (80029e4 <HAL_GPIO_EXTI_Callback+0x150>)
 800298a:	f005 facd 	bl	8007f28 <HAL_GPIO_TogglePin>
											gros_btn_time=0;
 800298e:	4b0d      	ldr	r3, [pc, #52]	@ (80029c4 <HAL_GPIO_EXTI_Callback+0x130>)
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]

															}

					gros_btn_time=0;
 8002994:	4b0b      	ldr	r3, [pc, #44]	@ (80029c4 <HAL_GPIO_EXTI_Callback+0x130>)
 8002996:	2200      	movs	r2, #0
 8002998:	601a      	str	r2, [r3, #0]


	}

#ifdef PARTIE_HAUT
	if(GPIO_Pin==GPIO_PIN_1){
 800299a:	88fb      	ldrh	r3, [r7, #6]
 800299c:	2b02      	cmp	r3, #2
 800299e:	d10d      	bne.n	80029bc <HAL_GPIO_EXTI_Callback+0x128>

		if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_1)== GPIO_PIN_SET){
 80029a0:	2102      	movs	r1, #2
 80029a2:	4810      	ldr	r0, [pc, #64]	@ (80029e4 <HAL_GPIO_EXTI_Callback+0x150>)
 80029a4:	f005 fa90 	bl	8007ec8 <HAL_GPIO_ReadPin>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d103      	bne.n	80029b6 <HAL_GPIO_EXTI_Callback+0x122>
			flag_drop=0;
 80029ae:	4b0e      	ldr	r3, [pc, #56]	@ (80029e8 <HAL_GPIO_EXTI_Callback+0x154>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]


		}
#endif

	}
 80029b4:	e002      	b.n	80029bc <HAL_GPIO_EXTI_Callback+0x128>
			flag_drop=1;
 80029b6:	4b0c      	ldr	r3, [pc, #48]	@ (80029e8 <HAL_GPIO_EXTI_Callback+0x154>)
 80029b8:	2201      	movs	r2, #1
 80029ba:	601a      	str	r2, [r3, #0]
	}
 80029bc:	bf00      	nop
 80029be:	3708      	adds	r7, #8
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	20000da4 	.word	0x20000da4
 80029c8:	20000b00 	.word	0x20000b00
 80029cc:	20000db8 	.word	0x20000db8
 80029d0:	20000b94 	.word	0x20000b94
 80029d4:	20000dc8 	.word	0x20000dc8
 80029d8:	20000db4 	.word	0x20000db4
 80029dc:	00000000 	.word	0x00000000
 80029e0:	200003f0 	.word	0x200003f0
 80029e4:	48000400 	.word	0x48000400
 80029e8:	20000dac 	.word	0x20000dac

080029ec <HAL_TIM_PWM_PulseFinishedCallback>:
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]

	LED_Callback();
 80029f4:	f7ff ff3e 	bl	8002874 <LED_Callback>
}
 80029f8:	bf00      	nop
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08a      	sub	sp, #40	@ 0x28
 8002a04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a06:	f002 ffb0 	bl	800596a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a0a:	f000 f989 	bl	8002d20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a0e:	f7ff fc69 	bl	80022e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002a12:	f7ff fc25 	bl	8002260 <MX_DMA_Init>
  MX_ADC1_Init();
 8002a16:	f7fe feef 	bl	80017f8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002a1a:	f7ff fd07 	bl	800242c <MX_I2C1_Init>
  MX_I2C3_Init();
 8002a1e:	f7ff fd45 	bl	80024ac <MX_I2C3_Init>
  MX_LPUART1_UART_Init();
 8002a22:	f002 f82f 	bl	8004a84 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8002a26:	f002 f877 	bl	8004b18 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8002a2a:	f001 fe87 	bl	800473c <MX_TIM3_Init>
  MX_TIM2_Init();
 8002a2e:	f001 fe0f 	bl	8004650 <MX_TIM2_Init>
  MX_SPI1_Init();
 8002a32:	f000 faed 	bl	8003010 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8002a36:	f00c f89d 	bl	800eb74 <MX_FATFS_Init>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <main+0x44>
    Error_Handler();
 8002a40:	f000 f9ca 	bl	8002dd8 <Error_Handler>
  }
  MX_TIM4_Init();
 8002a44:	f001 fef2 	bl	800482c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  ssd1306_Init();
 8002a48:	f000 fb9c 	bl	8003184 <ssd1306_Init>
  ssd1306_Fill(Black);
 8002a4c:	2000      	movs	r0, #0
 8002a4e:	f000 fc03 	bl	8003258 <ssd1306_Fill>
  ssd1306_SetCursor(32, 40);
 8002a52:	2128      	movs	r1, #40	@ 0x28
 8002a54:	2020      	movs	r0, #32
 8002a56:	f000 fd41 	bl	80034dc <ssd1306_SetCursor>
  ssd1306_WriteString("Init...", Font_7x10, White);
 8002a5a:	4a96      	ldr	r2, [pc, #600]	@ (8002cb4 <main+0x2b4>)
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	ca06      	ldmia	r2, {r1, r2}
 8002a60:	4895      	ldr	r0, [pc, #596]	@ (8002cb8 <main+0x2b8>)
 8002a62:	f000 fd15 	bl	8003490 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8002a66:	f000 fc0f 	bl	8003288 <ssd1306_UpdateScreen>

  HAL_GPIO_WritePin(PWEN_GPIO_Port,PWEN_Pin,GPIO_PIN_SET);
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002a70:	4892      	ldr	r0, [pc, #584]	@ (8002cbc <main+0x2bc>)
 8002a72:	f005 fa41 	bl	8007ef8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_ROUGE_GPIO_Port,LED_ROUGE_Pin,GPIO_PIN_SET);
 8002a76:	2201      	movs	r2, #1
 8002a78:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a7c:	488f      	ldr	r0, [pc, #572]	@ (8002cbc <main+0x2bc>)
 8002a7e:	f005 fa3b 	bl	8007ef8 <HAL_GPIO_WritePin>


#ifdef PARTIE_HAUT
  if( release_mecanism()!=HAL_OK){
 8002a82:	f000 fa9b 	bl	8002fbc <release_mecanism>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d015      	beq.n	8002ab8 <main+0xb8>
	  ssd1306_SetCursor(32, 40);
 8002a8c:	2128      	movs	r1, #40	@ 0x28
 8002a8e:	2020      	movs	r0, #32
 8002a90:	f000 fd24 	bl	80034dc <ssd1306_SetCursor>
 	  ssd1306_Fill(Black);
 8002a94:	2000      	movs	r0, #0
 8002a96:	f000 fbdf 	bl	8003258 <ssd1306_Fill>
 	  ssd1306_WriteString("servopbm", Font_7x10, White);
 8002a9a:	4a86      	ldr	r2, [pc, #536]	@ (8002cb4 <main+0x2b4>)
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	ca06      	ldmia	r2, {r1, r2}
 8002aa0:	4887      	ldr	r0, [pc, #540]	@ (8002cc0 <main+0x2c0>)
 8002aa2:	f000 fcf5 	bl	8003490 <ssd1306_WriteString>
 	  ssd1306_UpdateScreen();
 8002aa6:	f000 fbef 	bl	8003288 <ssd1306_UpdateScreen>
 	  HAL_Delay(500);
 8002aaa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002aae:	f002 ff93 	bl	80059d8 <HAL_Delay>
 	 pbmseeker=1;
 8002ab2:	4b84      	ldr	r3, [pc, #528]	@ (8002cc4 <main+0x2c4>)
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	601a      	str	r2, [r3, #0]


   }
  flag_servo_started=1;
 8002ab8:	4b83      	ldr	r3, [pc, #524]	@ (8002cc8 <main+0x2c8>)
 8002aba:	2201      	movs	r2, #1
 8002abc:	601a      	str	r2, [r3, #0]

#endif



  if(HAL_ADC_Start_DMA(&hadc1,(uint16_t*)rawADCdata, 3)!=HAL_OK){
 8002abe:	2203      	movs	r2, #3
 8002ac0:	4982      	ldr	r1, [pc, #520]	@ (8002ccc <main+0x2cc>)
 8002ac2:	4883      	ldr	r0, [pc, #524]	@ (8002cd0 <main+0x2d0>)
 8002ac4:	f003 fb6e 	bl	80061a4 <HAL_ADC_Start_DMA>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d015      	beq.n	8002afa <main+0xfa>
	  ssd1306_SetCursor(32, 40);
 8002ace:	2128      	movs	r1, #40	@ 0x28
 8002ad0:	2020      	movs	r0, #32
 8002ad2:	f000 fd03 	bl	80034dc <ssd1306_SetCursor>
 	  ssd1306_Fill(Black);
 8002ad6:	2000      	movs	r0, #0
 8002ad8:	f000 fbbe 	bl	8003258 <ssd1306_Fill>
 	  ssd1306_WriteString("adcpbm", Font_7x10, White);
 8002adc:	4a75      	ldr	r2, [pc, #468]	@ (8002cb4 <main+0x2b4>)
 8002ade:	2301      	movs	r3, #1
 8002ae0:	ca06      	ldmia	r2, {r1, r2}
 8002ae2:	487c      	ldr	r0, [pc, #496]	@ (8002cd4 <main+0x2d4>)
 8002ae4:	f000 fcd4 	bl	8003490 <ssd1306_WriteString>
 	  ssd1306_UpdateScreen();
 8002ae8:	f000 fbce 	bl	8003288 <ssd1306_UpdateScreen>
 	  HAL_Delay(500);
 8002aec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002af0:	f002 ff72 	bl	80059d8 <HAL_Delay>
 	 pbmseeker=1;
 8002af4:	4b73      	ldr	r3, [pc, #460]	@ (8002cc4 <main+0x2c4>)
 8002af6:	2201      	movs	r2, #1
 8002af8:	601a      	str	r2, [r3, #0]


   }

   HAL_Delay(100);
 8002afa:	2064      	movs	r0, #100	@ 0x64
 8002afc:	f002 ff6c 	bl	80059d8 <HAL_Delay>
   HAL_UART_Abort(&huart1);
 8002b00:	4875      	ldr	r0, [pc, #468]	@ (8002cd8 <main+0x2d8>)
 8002b02:	f009 fd53 	bl	800c5ac <HAL_UART_Abort>
   if( HAL_UART_Receive_DMA(&huart1, (uint8_t *)workingbuffer, 100)!=HAL_OK){
 8002b06:	2264      	movs	r2, #100	@ 0x64
 8002b08:	4974      	ldr	r1, [pc, #464]	@ (8002cdc <main+0x2dc>)
 8002b0a:	4873      	ldr	r0, [pc, #460]	@ (8002cd8 <main+0x2d8>)
 8002b0c:	f009 fd02 	bl	800c514 <HAL_UART_Receive_DMA>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d015      	beq.n	8002b42 <main+0x142>
	   ssd1306_SetCursor(32, 40);
 8002b16:	2128      	movs	r1, #40	@ 0x28
 8002b18:	2020      	movs	r0, #32
 8002b1a:	f000 fcdf 	bl	80034dc <ssd1306_SetCursor>
  	  ssd1306_Fill(Black);
 8002b1e:	2000      	movs	r0, #0
 8002b20:	f000 fb9a 	bl	8003258 <ssd1306_Fill>
  	  ssd1306_WriteString("gpspbm", Font_7x10, White);
 8002b24:	4a63      	ldr	r2, [pc, #396]	@ (8002cb4 <main+0x2b4>)
 8002b26:	2301      	movs	r3, #1
 8002b28:	ca06      	ldmia	r2, {r1, r2}
 8002b2a:	486d      	ldr	r0, [pc, #436]	@ (8002ce0 <main+0x2e0>)
 8002b2c:	f000 fcb0 	bl	8003490 <ssd1306_WriteString>
  	  ssd1306_UpdateScreen();
 8002b30:	f000 fbaa 	bl	8003288 <ssd1306_UpdateScreen>
  	  HAL_Delay(500);
 8002b34:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002b38:	f002 ff4e 	bl	80059d8 <HAL_Delay>
  	pbmseeker=1;
 8002b3c:	4b61      	ldr	r3, [pc, #388]	@ (8002cc4 <main+0x2c4>)
 8002b3e:	2201      	movs	r2, #1
 8002b40:	601a      	str	r2, [r3, #0]


    }


  if(  LED_Init()!=HAL_OK){
 8002b42:	f7ff fdcb 	bl	80026dc <LED_Init>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d015      	beq.n	8002b78 <main+0x178>
	  ssd1306_SetCursor(32, 40);
 8002b4c:	2128      	movs	r1, #40	@ 0x28
 8002b4e:	2020      	movs	r0, #32
 8002b50:	f000 fcc4 	bl	80034dc <ssd1306_SetCursor>
 	  ssd1306_Fill(Black);
 8002b54:	2000      	movs	r0, #0
 8002b56:	f000 fb7f 	bl	8003258 <ssd1306_Fill>
 	  ssd1306_WriteString("ledpbm", Font_7x10, White);
 8002b5a:	4a56      	ldr	r2, [pc, #344]	@ (8002cb4 <main+0x2b4>)
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	ca06      	ldmia	r2, {r1, r2}
 8002b60:	4860      	ldr	r0, [pc, #384]	@ (8002ce4 <main+0x2e4>)
 8002b62:	f000 fc95 	bl	8003490 <ssd1306_WriteString>
 	  ssd1306_UpdateScreen();
 8002b66:	f000 fb8f 	bl	8003288 <ssd1306_UpdateScreen>
 	  HAL_Delay(500);
 8002b6a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002b6e:	f002 ff33 	bl	80059d8 <HAL_Delay>
 	 pbmseeker=1;
 8002b72:	4b54      	ldr	r3, [pc, #336]	@ (8002cc4 <main+0x2c4>)
 8002b74:	2201      	movs	r2, #1
 8002b76:	601a      	str	r2, [r3, #0]


   }
  Init_HighPerf_Mode_6_axis();
 8002b78:	f7fe fa7a 	bl	8001070 <Init_HighPerf_Mode_6_axis>



  if(bmp581_init_precise_normal(&myDatabmp581)!=HAL_OK){
 8002b7c:	485a      	ldr	r0, [pc, #360]	@ (8002ce8 <main+0x2e8>)
 8002b7e:	f7ff fa97 	bl	80020b0 <bmp581_init_precise_normal>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d015      	beq.n	8002bb4 <main+0x1b4>
	  ssd1306_SetCursor(32, 40);
 8002b88:	2128      	movs	r1, #40	@ 0x28
 8002b8a:	2020      	movs	r0, #32
 8002b8c:	f000 fca6 	bl	80034dc <ssd1306_SetCursor>
 	  ssd1306_Fill(Black);
 8002b90:	2000      	movs	r0, #0
 8002b92:	f000 fb61 	bl	8003258 <ssd1306_Fill>
 	  ssd1306_WriteString("bmp pbm", Font_7x10, White);
 8002b96:	4a47      	ldr	r2, [pc, #284]	@ (8002cb4 <main+0x2b4>)
 8002b98:	2301      	movs	r3, #1
 8002b9a:	ca06      	ldmia	r2, {r1, r2}
 8002b9c:	4853      	ldr	r0, [pc, #332]	@ (8002cec <main+0x2ec>)
 8002b9e:	f000 fc77 	bl	8003490 <ssd1306_WriteString>
 	  ssd1306_UpdateScreen();
 8002ba2:	f000 fb71 	bl	8003288 <ssd1306_UpdateScreen>
 	  HAL_Delay(500);
 8002ba6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002baa:	f002 ff15 	bl	80059d8 <HAL_Delay>
 	 pbmseeker=1;
 8002bae:	4b45      	ldr	r3, [pc, #276]	@ (8002cc4 <main+0x2c4>)
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	601a      	str	r2, [r3, #0]

   }
#endif

#ifdef PARTIE_HAUT
  if( INIT_PERM_TARVOS(TOP_ADDR, BOTTOM_ADDR)!=HAL_OK){
 8002bb4:	2116      	movs	r1, #22
 8002bb6:	2015      	movs	r0, #21
 8002bb8:	f001 fa9a 	bl	80040f0 <INIT_PERM_TARVOS>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d015      	beq.n	8002bee <main+0x1ee>
	  ssd1306_SetCursor(32, 40);
 8002bc2:	2128      	movs	r1, #40	@ 0x28
 8002bc4:	2020      	movs	r0, #32
 8002bc6:	f000 fc89 	bl	80034dc <ssd1306_SetCursor>
 	  ssd1306_Fill(Black);
 8002bca:	2000      	movs	r0, #0
 8002bcc:	f000 fb44 	bl	8003258 <ssd1306_Fill>
 	  ssd1306_WriteString("tvsaddrpbm", Font_7x10, White);
 8002bd0:	4a38      	ldr	r2, [pc, #224]	@ (8002cb4 <main+0x2b4>)
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	ca06      	ldmia	r2, {r1, r2}
 8002bd6:	4846      	ldr	r0, [pc, #280]	@ (8002cf0 <main+0x2f0>)
 8002bd8:	f000 fc5a 	bl	8003490 <ssd1306_WriteString>
 	  ssd1306_UpdateScreen();
 8002bdc:	f000 fb54 	bl	8003288 <ssd1306_UpdateScreen>
 	  HAL_Delay(500);
 8002be0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002be4:	f002 fef8 	bl	80059d8 <HAL_Delay>
 	 pbmseeker=1;
 8002be8:	4b36      	ldr	r3, [pc, #216]	@ (8002cc4 <main+0x2c4>)
 8002bea:	2201      	movs	r2, #1
 8002bec:	601a      	str	r2, [r3, #0]


   }
#endif

  HAL_Delay(100);
 8002bee:	2064      	movs	r0, #100	@ 0x64
 8002bf0:	f002 fef2 	bl	80059d8 <HAL_Delay>
  HAL_UART_Abort(&hlpuart1);
 8002bf4:	483f      	ldr	r0, [pc, #252]	@ (8002cf4 <main+0x2f4>)
 8002bf6:	f009 fcd9 	bl	800c5ac <HAL_UART_Abort>
  if(HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)tarvos_RX_Buffer,5)!=HAL_OK){
 8002bfa:	2205      	movs	r2, #5
 8002bfc:	493e      	ldr	r1, [pc, #248]	@ (8002cf8 <main+0x2f8>)
 8002bfe:	483d      	ldr	r0, [pc, #244]	@ (8002cf4 <main+0x2f4>)
 8002c00:	f009 fc88 	bl	800c514 <HAL_UART_Receive_DMA>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d015      	beq.n	8002c36 <main+0x236>
	   ssd1306_SetCursor(32, 40);
 8002c0a:	2128      	movs	r1, #40	@ 0x28
 8002c0c:	2020      	movs	r0, #32
 8002c0e:	f000 fc65 	bl	80034dc <ssd1306_SetCursor>
 	  ssd1306_Fill(Black);
 8002c12:	2000      	movs	r0, #0
 8002c14:	f000 fb20 	bl	8003258 <ssd1306_Fill>
 	  ssd1306_WriteString("tvsrxpbm", Font_7x10, White);
 8002c18:	4a26      	ldr	r2, [pc, #152]	@ (8002cb4 <main+0x2b4>)
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	ca06      	ldmia	r2, {r1, r2}
 8002c1e:	4837      	ldr	r0, [pc, #220]	@ (8002cfc <main+0x2fc>)
 8002c20:	f000 fc36 	bl	8003490 <ssd1306_WriteString>
 	  ssd1306_UpdateScreen();
 8002c24:	f000 fb30 	bl	8003288 <ssd1306_UpdateScreen>
 	  HAL_Delay(500);
 8002c28:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002c2c:	f002 fed4 	bl	80059d8 <HAL_Delay>
 	pbmseeker=1;
 8002c30:	4b24      	ldr	r3, [pc, #144]	@ (8002cc4 <main+0x2c4>)
 8002c32:	2201      	movs	r2, #1
 8002c34:	601a      	str	r2, [r3, #0]


   }
  HAL_TIM_Base_Start_IT(&htim4);
 8002c36:	4832      	ldr	r0, [pc, #200]	@ (8002d00 <main+0x300>)
 8002c38:	f007 fc52 	bl	800a4e0 <HAL_TIM_Base_Start_IT>
  HAL_Delay(10);
 8002c3c:	200a      	movs	r0, #10
 8002c3e:	f002 fecb 	bl	80059d8 <HAL_Delay>

  fres = f_mount(&FatFs, "", 1);
 8002c42:	2201      	movs	r2, #1
 8002c44:	492f      	ldr	r1, [pc, #188]	@ (8002d04 <main+0x304>)
 8002c46:	4830      	ldr	r0, [pc, #192]	@ (8002d08 <main+0x308>)
 8002c48:	f00d fd90 	bl	801076c <f_mount>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	461a      	mov	r2, r3
 8002c50:	4b2e      	ldr	r3, [pc, #184]	@ (8002d0c <main+0x30c>)
 8002c52:	701a      	strb	r2, [r3, #0]
  		  if (fres == FR_OK) {
 8002c54:	4b2d      	ldr	r3, [pc, #180]	@ (8002d0c <main+0x30c>)
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d125      	bne.n	8002ca8 <main+0x2a8>
  			  fres = f_mkdir("DEMO");
 8002c5c:	482c      	ldr	r0, [pc, #176]	@ (8002d10 <main+0x310>)
 8002c5e:	f00e fc59 	bl	8011514 <f_mkdir>
 8002c62:	4603      	mov	r3, r0
 8002c64:	461a      	mov	r2, r3
 8002c66:	4b29      	ldr	r3, [pc, #164]	@ (8002d0c <main+0x30c>)
 8002c68:	701a      	strb	r2, [r3, #0]
  			  BYTE readBuf[30];
  			  fres = f_open(&fil, "/DEMO/write.txt",FA_WRITE | FA_OPEN_ALWAYS);
 8002c6a:	2212      	movs	r2, #18
 8002c6c:	4929      	ldr	r1, [pc, #164]	@ (8002d14 <main+0x314>)
 8002c6e:	482a      	ldr	r0, [pc, #168]	@ (8002d18 <main+0x318>)
 8002c70:	f00d fde0 	bl	8010834 <f_open>
 8002c74:	4603      	mov	r3, r0
 8002c76:	461a      	mov	r2, r3
 8002c78:	4b24      	ldr	r3, [pc, #144]	@ (8002d0c <main+0x30c>)
 8002c7a:	701a      	strb	r2, [r3, #0]
  			  if (fres == FR_OK) {
 8002c7c:	4b23      	ldr	r3, [pc, #140]	@ (8002d0c <main+0x30c>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d10c      	bne.n	8002c9e <main+0x29e>
  				  //snprintf((char*) readBuf,30, "I hate Java!");
  				  UINT bytesWrote;
  				  fres = f_write(&fil,(uint8_t *)"test123test", 11, &bytesWrote);
 8002c84:	1d3b      	adds	r3, r7, #4
 8002c86:	220b      	movs	r2, #11
 8002c88:	4924      	ldr	r1, [pc, #144]	@ (8002d1c <main+0x31c>)
 8002c8a:	4823      	ldr	r0, [pc, #140]	@ (8002d18 <main+0x318>)
 8002c8c:	f00d ff93 	bl	8010bb6 <f_write>
 8002c90:	4603      	mov	r3, r0
 8002c92:	461a      	mov	r2, r3
 8002c94:	4b1d      	ldr	r3, [pc, #116]	@ (8002d0c <main+0x30c>)
 8002c96:	701a      	strb	r2, [r3, #0]
  				  f_close(&fil);
 8002c98:	481f      	ldr	r0, [pc, #124]	@ (8002d18 <main+0x318>)
 8002c9a:	f00e f9b9 	bl	8011010 <f_close>

  			  }
  			  f_mount(NULL, "", 0);
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	4918      	ldr	r1, [pc, #96]	@ (8002d04 <main+0x304>)
 8002ca2:	2000      	movs	r0, #0
 8002ca4:	f00d fd62 	bl	801076c <f_mount>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002ca8:	f7fe ff8c 	bl	8001bc4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002cac:	f00e fe0f 	bl	80118ce <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002cb0:	bf00      	nop
 8002cb2:	e7fd      	b.n	8002cb0 <main+0x2b0>
 8002cb4:	20000014 	.word	0x20000014
 8002cb8:	080195bc 	.word	0x080195bc
 8002cbc:	48000400 	.word	0x48000400
 8002cc0:	080195c4 	.word	0x080195c4
 8002cc4:	20000dd0 	.word	0x20000dd0
 8002cc8:	20000dbc 	.word	0x20000dbc
 8002ccc:	20000b04 	.word	0x20000b04
 8002cd0:	20000240 	.word	0x20000240
 8002cd4:	080195d0 	.word	0x080195d0
 8002cd8:	20001584 	.word	0x20001584
 8002cdc:	200004f0 	.word	0x200004f0
 8002ce0:	080195d8 	.word	0x080195d8
 8002ce4:	080195e0 	.word	0x080195e0
 8002ce8:	20000680 	.word	0x20000680
 8002cec:	080195e8 	.word	0x080195e8
 8002cf0:	080195f0 	.word	0x080195f0
 8002cf4:	200014f0 	.word	0x200014f0
 8002cf8:	200004b0 	.word	0x200004b0
 8002cfc:	080195fc 	.word	0x080195fc
 8002d00:	2000143c 	.word	0x2000143c
 8002d04:	08019608 	.word	0x08019608
 8002d08:	20000698 	.word	0x20000698
 8002d0c:	200008cc 	.word	0x200008cc
 8002d10:	0801960c 	.word	0x0801960c
 8002d14:	08019614 	.word	0x08019614
 8002d18:	200008d0 	.word	0x200008d0
 8002d1c:	08019624 	.word	0x08019624

08002d20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b094      	sub	sp, #80	@ 0x50
 8002d24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d26:	f107 0318 	add.w	r3, r7, #24
 8002d2a:	2238      	movs	r2, #56	@ 0x38
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f012 faf6 	bl	8015320 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d34:	1d3b      	adds	r3, r7, #4
 8002d36:	2200      	movs	r2, #0
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	605a      	str	r2, [r3, #4]
 8002d3c:	609a      	str	r2, [r3, #8]
 8002d3e:	60da      	str	r2, [r3, #12]
 8002d40:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d42:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002d46:	f005 ff45 	bl	8008bd4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d4e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d52:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d54:	2302      	movs	r3, #2
 8002d56:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 25;
 8002d60:	2319      	movs	r3, #25
 8002d62:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d64:	2302      	movs	r3, #2
 8002d66:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002d68:	2302      	movs	r3, #2
 8002d6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d70:	f107 0318 	add.w	r3, r7, #24
 8002d74:	4618      	mov	r0, r3
 8002d76:	f005 ffe1 	bl	8008d3c <HAL_RCC_OscConfig>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d001      	beq.n	8002d84 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8002d80:	f000 f82a 	bl	8002dd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d84:	230f      	movs	r3, #15
 8002d86:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d90:	2300      	movs	r3, #0
 8002d92:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d94:	2300      	movs	r3, #0
 8002d96:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002d98:	1d3b      	adds	r3, r7, #4
 8002d9a:	2103      	movs	r1, #3
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f006 fadf 	bl	8009360 <HAL_RCC_ClockConfig>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002da8:	f000 f816 	bl	8002dd8 <Error_Handler>
  }
}
 8002dac:	bf00      	nop
 8002dae:	3750      	adds	r7, #80	@ 0x50
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a04      	ldr	r2, [pc, #16]	@ (8002dd4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d101      	bne.n	8002dca <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002dc6:	f002 fde9 	bl	800599c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002dca:	bf00      	nop
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	40012c00 	.word	0x40012c00

08002dd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ddc:	b672      	cpsid	i
}
 8002dde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002de0:	bf00      	nop
 8002de2:	e7fd      	b.n	8002de0 <Error_Handler+0x8>

08002de4 <store_in_sd>:
extern DWORD free_sectors;	  // Free Sectors
extern DWORD total_sectors;



FRESULT store_in_sd(void){
 8002de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002de8:	b0a9      	sub	sp, #164	@ 0xa4
 8002dea:	af18      	add	r7, sp, #96	@ 0x60

	uint16_t sizeligne=0;
 8002dec:	2300      	movs	r3, #0
 8002dee:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	FRESULT fres=FR_OK;
 8002df0:	2300      	movs	r3, #0
 8002df2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

#ifdef PARTIE_HAUT

	sizeligne=snprintf((char *)sdcardbuffer,256,
 8002df6:	4b63      	ldr	r3, [pc, #396]	@ (8002f84 <store_in_sd+0x1a0>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8002dfc:	4b62      	ldr	r3, [pc, #392]	@ (8002f88 <store_in_sd+0x1a4>)
 8002dfe:	681e      	ldr	r6, [r3, #0]
 8002e00:	4b62      	ldr	r3, [pc, #392]	@ (8002f8c <store_in_sd+0x1a8>)
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	633a      	str	r2, [r7, #48]	@ 0x30
			"%d,%d,%d,%0.7f,%0.7f,%0.2f,%0.2f,%0.1f,%0.1f,%0.1f,%0.0f,%0.0f,%0.0f,%lu\n\r",
			flag_calib,flag_drop,flag_separation,GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,
 8002e06:	4b62      	ldr	r3, [pc, #392]	@ (8002f90 <store_in_sd+0x1ac>)
 8002e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
	sizeligne=snprintf((char *)sdcardbuffer,256,
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7fd fbc3 	bl	8000598 <__aeabi_f2d>
 8002e12:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
			flag_calib,flag_drop,flag_separation,GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,
 8002e16:	4b5e      	ldr	r3, [pc, #376]	@ (8002f90 <store_in_sd+0x1ac>)
 8002e18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
	sizeligne=snprintf((char *)sdcardbuffer,256,
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fd fbbb 	bl	8000598 <__aeabi_f2d>
 8002e22:	e9c7 0108 	strd	r0, r1, [r7, #32]
			flag_calib,flag_drop,flag_separation,GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,
 8002e26:	4b5a      	ldr	r3, [pc, #360]	@ (8002f90 <store_in_sd+0x1ac>)
 8002e28:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
	sizeligne=snprintf((char *)sdcardbuffer,256,
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7fd fbb3 	bl	8000598 <__aeabi_f2d>
 8002e32:	e9c7 0106 	strd	r0, r1, [r7, #24]
			myDatabmp581.altitude,GNSSData.fgSpeed,GNSSData.fvspeed,myDatabmp581.press,
 8002e36:	4b57      	ldr	r3, [pc, #348]	@ (8002f94 <store_in_sd+0x1b0>)
 8002e38:	695b      	ldr	r3, [r3, #20]
	sizeligne=snprintf((char *)sdcardbuffer,256,
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7fd fbac 	bl	8000598 <__aeabi_f2d>
 8002e40:	e9c7 0104 	strd	r0, r1, [r7, #16]
			myDatabmp581.altitude,GNSSData.fgSpeed,GNSSData.fvspeed,myDatabmp581.press,
 8002e44:	4b52      	ldr	r3, [pc, #328]	@ (8002f90 <store_in_sd+0x1ac>)
 8002e46:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
	sizeligne=snprintf((char *)sdcardbuffer,256,
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fd fba4 	bl	8000598 <__aeabi_f2d>
 8002e50:	e9c7 0102 	strd	r0, r1, [r7, #8]
			myDatabmp581.altitude,GNSSData.fgSpeed,GNSSData.fvspeed,myDatabmp581.press,
 8002e54:	4b4e      	ldr	r3, [pc, #312]	@ (8002f90 <store_in_sd+0x1ac>)
 8002e56:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
	sizeligne=snprintf((char *)sdcardbuffer,256,
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7fd fb9c 	bl	8000598 <__aeabi_f2d>
 8002e60:	e9c7 0100 	strd	r0, r1, [r7]
			myDatabmp581.altitude,GNSSData.fgSpeed,GNSSData.fvspeed,myDatabmp581.press,
 8002e64:	4b4b      	ldr	r3, [pc, #300]	@ (8002f94 <store_in_sd+0x1b0>)
 8002e66:	68db      	ldr	r3, [r3, #12]
	sizeligne=snprintf((char *)sdcardbuffer,256,
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7fd fb95 	bl	8000598 <__aeabi_f2d>
 8002e6e:	4682      	mov	sl, r0
 8002e70:	468b      	mov	fp, r1
			myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);
 8002e72:	4b49      	ldr	r3, [pc, #292]	@ (8002f98 <store_in_sd+0x1b4>)
 8002e74:	681b      	ldr	r3, [r3, #0]
	sizeligne=snprintf((char *)sdcardbuffer,256,
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fd fb8e 	bl	8000598 <__aeabi_f2d>
 8002e7c:	4680      	mov	r8, r0
 8002e7e:	4689      	mov	r9, r1
			myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);
 8002e80:	4b45      	ldr	r3, [pc, #276]	@ (8002f98 <store_in_sd+0x1b4>)
 8002e82:	685b      	ldr	r3, [r3, #4]
	sizeligne=snprintf((char *)sdcardbuffer,256,
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7fd fb87 	bl	8000598 <__aeabi_f2d>
 8002e8a:	4604      	mov	r4, r0
 8002e8c:	460d      	mov	r5, r1
			myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);
 8002e8e:	4b42      	ldr	r3, [pc, #264]	@ (8002f98 <store_in_sd+0x1b4>)
 8002e90:	689b      	ldr	r3, [r3, #8]
	sizeligne=snprintf((char *)sdcardbuffer,256,
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7fd fb80 	bl	8000598 <__aeabi_f2d>
 8002e98:	4b40      	ldr	r3, [pc, #256]	@ (8002f9c <store_in_sd+0x1b8>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	9316      	str	r3, [sp, #88]	@ 0x58
 8002e9e:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8002ea2:	e9cd 4512 	strd	r4, r5, [sp, #72]	@ 0x48
 8002ea6:	e9cd 8910 	strd	r8, r9, [sp, #64]	@ 0x40
 8002eaa:	e9cd ab0e 	strd	sl, fp, [sp, #56]	@ 0x38
 8002eae:	ed97 7b00 	vldr	d7, [r7]
 8002eb2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8002eb6:	ed97 7b02 	vldr	d7, [r7, #8]
 8002eba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8002ebe:	ed97 7b04 	vldr	d7, [r7, #16]
 8002ec2:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002ec6:	ed97 7b06 	vldr	d7, [r7, #24]
 8002eca:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002ece:	ed97 7b08 	vldr	d7, [r7, #32]
 8002ed2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002ed6:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8002eda:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002ede:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ee0:	9201      	str	r2, [sp, #4]
 8002ee2:	9600      	str	r6, [sp, #0]
 8002ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ee6:	4a2e      	ldr	r2, [pc, #184]	@ (8002fa0 <store_in_sd+0x1bc>)
 8002ee8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002eec:	482d      	ldr	r0, [pc, #180]	@ (8002fa4 <store_in_sd+0x1c0>)
 8002eee:	f012 f8e7 	bl	80150c0 <sniprintf>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
				myDatabmp581.altitude,GNSSData.fgSpeed,GNSSData.fvspeed,myDatabmp581.press,
				myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,distance_entre_module,timeindex);
#endif


	 fres = f_mount(&FatFs, "", 1);
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	492b      	ldr	r1, [pc, #172]	@ (8002fa8 <store_in_sd+0x1c4>)
 8002efa:	482c      	ldr	r0, [pc, #176]	@ (8002fac <store_in_sd+0x1c8>)
 8002efc:	f00d fc36 	bl	801076c <f_mount>
 8002f00:	4603      	mov	r3, r0
 8002f02:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			  if (fres == FR_OK) {
 8002f06:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d133      	bne.n	8002f76 <store_in_sd+0x192>
				  if(flag_drop==0){
 8002f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002f88 <store_in_sd+0x1a4>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d108      	bne.n	8002f28 <store_in_sd+0x144>
		#ifdef PARTIE_HAUT
					  fres = f_open(&fil, (uint8_t *) "TOP_01.csv",FA_WRITE | FA_OPEN_ALWAYS);
 8002f16:	2212      	movs	r2, #18
 8002f18:	4925      	ldr	r1, [pc, #148]	@ (8002fb0 <store_in_sd+0x1cc>)
 8002f1a:	4826      	ldr	r0, [pc, #152]	@ (8002fb4 <store_in_sd+0x1d0>)
 8002f1c:	f00d fc8a 	bl	8010834 <f_open>
 8002f20:	4603      	mov	r3, r0
 8002f22:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002f26:	e007      	b.n	8002f38 <store_in_sd+0x154>
					  fres = f_open(&fil, (uint8_t *) "BOT_01.csv",FA_WRITE | FA_OPEN_ALWAYS);
		#endif
				  }
				  else{
		#ifdef PARTIE_HAUT
					  fres = f_open(&fil, (uint8_t *) "TOP_02.csv",FA_WRITE | FA_OPEN_ALWAYS);
 8002f28:	2212      	movs	r2, #18
 8002f2a:	4923      	ldr	r1, [pc, #140]	@ (8002fb8 <store_in_sd+0x1d4>)
 8002f2c:	4821      	ldr	r0, [pc, #132]	@ (8002fb4 <store_in_sd+0x1d0>)
 8002f2e:	f00d fc81 	bl	8010834 <f_open>
 8002f32:	4603      	mov	r3, r0
 8002f34:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		#ifdef PARTIE_BAS
					  fres = f_open(&fil, (uint8_t *) "BOT_02.csv",FA_WRITE | FA_OPEN_ALWAYS);
		#endif

				  }
				  if (fres == FR_OK) {
 8002f38:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d115      	bne.n	8002f6c <store_in_sd+0x188>
					  fres=f_lseek(&fil, f_size(&fil));
 8002f40:	4b1c      	ldr	r3, [pc, #112]	@ (8002fb4 <store_in_sd+0x1d0>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	4619      	mov	r1, r3
 8002f46:	481b      	ldr	r0, [pc, #108]	@ (8002fb4 <store_in_sd+0x1d0>)
 8002f48:	f00e f891 	bl	801106e <f_lseek>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					  UINT bytesWrote;
					  fres = f_write(&fil,(char*)sdcardbuffer, sizeligne, &bytesWrote);
 8002f52:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8002f54:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002f58:	4912      	ldr	r1, [pc, #72]	@ (8002fa4 <store_in_sd+0x1c0>)
 8002f5a:	4816      	ldr	r0, [pc, #88]	@ (8002fb4 <store_in_sd+0x1d0>)
 8002f5c:	f00d fe2b 	bl	8010bb6 <f_write>
 8002f60:	4603      	mov	r3, r0
 8002f62:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					  f_close(&fil);
 8002f66:	4813      	ldr	r0, [pc, #76]	@ (8002fb4 <store_in_sd+0x1d0>)
 8002f68:	f00e f852 	bl	8011010 <f_close>
				  }
				  f_mount(NULL, "", 0);
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	490e      	ldr	r1, [pc, #56]	@ (8002fa8 <store_in_sd+0x1c4>)
 8002f70:	2000      	movs	r0, #0
 8002f72:	f00d fbfb 	bl	801076c <f_mount>
			  }


	return fres;
 8002f76:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f

}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3744      	adds	r7, #68	@ 0x44
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f84:	20000db4 	.word	0x20000db4
 8002f88:	20000dac 	.word	0x20000dac
 8002f8c:	20000db0 	.word	0x20000db0
 8002f90:	20000b94 	.word	0x20000b94
 8002f94:	20000680 	.word	0x20000680
 8002f98:	20000660 	.word	0x20000660
 8002f9c:	20000ddc 	.word	0x20000ddc
 8002fa0:	08019630 	.word	0x08019630
 8002fa4:	20000560 	.word	0x20000560
 8002fa8:	0801967c 	.word	0x0801967c
 8002fac:	20000698 	.word	0x20000698
 8002fb0:	08019680 	.word	0x08019680
 8002fb4:	200008d0 	.word	0x200008d0
 8002fb8:	0801968c 	.word	0x0801968c

08002fbc <release_mecanism>:




}
HAL_StatusTypeDef release_mecanism(void){
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
	 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,OPEN_HIGH_TIME);
 8002fc0:	4b05      	ldr	r3, [pc, #20]	@ (8002fd8 <release_mecanism+0x1c>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8002fc8:	635a      	str	r2, [r3, #52]	@ 0x34
	 return HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002fca:	2100      	movs	r1, #0
 8002fcc:	4802      	ldr	r0, [pc, #8]	@ (8002fd8 <release_mecanism+0x1c>)
 8002fce:	f007 fb53 	bl	800a678 <HAL_TIM_PWM_Start>
 8002fd2:	4603      	mov	r3, r0


}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	200013f0 	.word	0x200013f0

08002fdc <lock_mecanism>:
HAL_StatusTypeDef lock_mecanism(void){
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,CLOSED_HIGH_TIME);
 8002fe0:	4b05      	ldr	r3, [pc, #20]	@ (8002ff8 <lock_mecanism+0x1c>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f240 52aa 	movw	r2, #1450	@ 0x5aa
 8002fe8:	635a      	str	r2, [r3, #52]	@ 0x34
	return HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002fea:	2100      	movs	r1, #0
 8002fec:	4802      	ldr	r0, [pc, #8]	@ (8002ff8 <lock_mecanism+0x1c>)
 8002fee:	f007 fb43 	bl	800a678 <HAL_TIM_PWM_Start>
 8002ff2:	4603      	mov	r3, r0


}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	200013f0 	.word	0x200013f0

08002ffc <stop_servo>:
void stop_servo(void){
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8003000:	2100      	movs	r1, #0
 8003002:	4802      	ldr	r0, [pc, #8]	@ (800300c <stop_servo+0x10>)
 8003004:	f007 fc38 	bl	800a878 <HAL_TIM_PWM_Stop>

}
 8003008:	bf00      	nop
 800300a:	bd80      	pop	{r7, pc}
 800300c:	200013f0 	.word	0x200013f0

08003010 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003014:	4b1b      	ldr	r3, [pc, #108]	@ (8003084 <MX_SPI1_Init+0x74>)
 8003016:	4a1c      	ldr	r2, [pc, #112]	@ (8003088 <MX_SPI1_Init+0x78>)
 8003018:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800301a:	4b1a      	ldr	r3, [pc, #104]	@ (8003084 <MX_SPI1_Init+0x74>)
 800301c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003020:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003022:	4b18      	ldr	r3, [pc, #96]	@ (8003084 <MX_SPI1_Init+0x74>)
 8003024:	2200      	movs	r2, #0
 8003026:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003028:	4b16      	ldr	r3, [pc, #88]	@ (8003084 <MX_SPI1_Init+0x74>)
 800302a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800302e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003030:	4b14      	ldr	r3, [pc, #80]	@ (8003084 <MX_SPI1_Init+0x74>)
 8003032:	2200      	movs	r2, #0
 8003034:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003036:	4b13      	ldr	r3, [pc, #76]	@ (8003084 <MX_SPI1_Init+0x74>)
 8003038:	2200      	movs	r2, #0
 800303a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800303c:	4b11      	ldr	r3, [pc, #68]	@ (8003084 <MX_SPI1_Init+0x74>)
 800303e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003042:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003044:	4b0f      	ldr	r3, [pc, #60]	@ (8003084 <MX_SPI1_Init+0x74>)
 8003046:	2218      	movs	r2, #24
 8003048:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800304a:	4b0e      	ldr	r3, [pc, #56]	@ (8003084 <MX_SPI1_Init+0x74>)
 800304c:	2200      	movs	r2, #0
 800304e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003050:	4b0c      	ldr	r3, [pc, #48]	@ (8003084 <MX_SPI1_Init+0x74>)
 8003052:	2200      	movs	r2, #0
 8003054:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003056:	4b0b      	ldr	r3, [pc, #44]	@ (8003084 <MX_SPI1_Init+0x74>)
 8003058:	2200      	movs	r2, #0
 800305a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800305c:	4b09      	ldr	r3, [pc, #36]	@ (8003084 <MX_SPI1_Init+0x74>)
 800305e:	2207      	movs	r2, #7
 8003060:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003062:	4b08      	ldr	r3, [pc, #32]	@ (8003084 <MX_SPI1_Init+0x74>)
 8003064:	2200      	movs	r2, #0
 8003066:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003068:	4b06      	ldr	r3, [pc, #24]	@ (8003084 <MX_SPI1_Init+0x74>)
 800306a:	2208      	movs	r2, #8
 800306c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800306e:	4805      	ldr	r0, [pc, #20]	@ (8003084 <MX_SPI1_Init+0x74>)
 8003070:	f006 fdb0 	bl	8009bd4 <HAL_SPI_Init>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800307a:	f7ff fead 	bl	8002dd8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800307e:	bf00      	nop
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	20000de0 	.word	0x20000de0
 8003088:	40013000 	.word	0x40013000

0800308c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b08a      	sub	sp, #40	@ 0x28
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003094:	f107 0314 	add.w	r3, r7, #20
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]
 800309c:	605a      	str	r2, [r3, #4]
 800309e:	609a      	str	r2, [r3, #8]
 80030a0:	60da      	str	r2, [r3, #12]
 80030a2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a17      	ldr	r2, [pc, #92]	@ (8003108 <HAL_SPI_MspInit+0x7c>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d128      	bne.n	8003100 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80030ae:	4b17      	ldr	r3, [pc, #92]	@ (800310c <HAL_SPI_MspInit+0x80>)
 80030b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030b2:	4a16      	ldr	r2, [pc, #88]	@ (800310c <HAL_SPI_MspInit+0x80>)
 80030b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80030b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80030ba:	4b14      	ldr	r3, [pc, #80]	@ (800310c <HAL_SPI_MspInit+0x80>)
 80030bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030c2:	613b      	str	r3, [r7, #16]
 80030c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030c6:	4b11      	ldr	r3, [pc, #68]	@ (800310c <HAL_SPI_MspInit+0x80>)
 80030c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ca:	4a10      	ldr	r2, [pc, #64]	@ (800310c <HAL_SPI_MspInit+0x80>)
 80030cc:	f043 0301 	orr.w	r3, r3, #1
 80030d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80030d2:	4b0e      	ldr	r3, [pc, #56]	@ (800310c <HAL_SPI_MspInit+0x80>)
 80030d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	60fb      	str	r3, [r7, #12]
 80030dc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80030de:	23e0      	movs	r3, #224	@ 0xe0
 80030e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e2:	2302      	movs	r3, #2
 80030e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e6:	2300      	movs	r3, #0
 80030e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ea:	2300      	movs	r3, #0
 80030ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80030ee:	2305      	movs	r3, #5
 80030f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030f2:	f107 0314 	add.w	r3, r7, #20
 80030f6:	4619      	mov	r1, r3
 80030f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030fc:	f004 fd62 	bl	8007bc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003100:	bf00      	nop
 8003102:	3728      	adds	r7, #40	@ 0x28
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	40013000 	.word	0x40013000
 800310c:	40021000 	.word	0x40021000

08003110 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

extern uint8_t bufferscreen[50];

void ssd1306_Reset(void) {
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003114:	bf00      	nop
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
	...

08003120 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af04      	add	r7, sp, #16
 8003126:	4603      	mov	r3, r0
 8003128:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800312a:	f04f 33ff 	mov.w	r3, #4294967295
 800312e:	9302      	str	r3, [sp, #8]
 8003130:	2301      	movs	r3, #1
 8003132:	9301      	str	r3, [sp, #4]
 8003134:	1dfb      	adds	r3, r7, #7
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	2301      	movs	r3, #1
 800313a:	2200      	movs	r2, #0
 800313c:	2178      	movs	r1, #120	@ 0x78
 800313e:	4803      	ldr	r0, [pc, #12]	@ (800314c <ssd1306_WriteCommand+0x2c>)
 8003140:	f004 ffc0 	bl	80080c4 <HAL_I2C_Mem_Write>
}
 8003144:	bf00      	nop
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	2000039c 	.word	0x2000039c

08003150 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af04      	add	r7, sp, #16
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	b29b      	uxth	r3, r3
 800315e:	f04f 32ff 	mov.w	r2, #4294967295
 8003162:	9202      	str	r2, [sp, #8]
 8003164:	9301      	str	r3, [sp, #4]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	9300      	str	r3, [sp, #0]
 800316a:	2301      	movs	r3, #1
 800316c:	2240      	movs	r2, #64	@ 0x40
 800316e:	2178      	movs	r1, #120	@ 0x78
 8003170:	4803      	ldr	r0, [pc, #12]	@ (8003180 <ssd1306_WriteData+0x30>)
 8003172:	f004 ffa7 	bl	80080c4 <HAL_I2C_Mem_Write>
}
 8003176:	bf00      	nop
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	2000039c 	.word	0x2000039c

08003184 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8003188:	f7ff ffc2 	bl	8003110 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800318c:	2064      	movs	r0, #100	@ 0x64
 800318e:	f002 fc23 	bl	80059d8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8003192:	2000      	movs	r0, #0
 8003194:	f000 f9ce 	bl	8003534 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003198:	2020      	movs	r0, #32
 800319a:	f7ff ffc1 	bl	8003120 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800319e:	2000      	movs	r0, #0
 80031a0:	f7ff ffbe 	bl	8003120 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80031a4:	20b0      	movs	r0, #176	@ 0xb0
 80031a6:	f7ff ffbb 	bl	8003120 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80031aa:	20c8      	movs	r0, #200	@ 0xc8
 80031ac:	f7ff ffb8 	bl	8003120 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80031b0:	2000      	movs	r0, #0
 80031b2:	f7ff ffb5 	bl	8003120 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80031b6:	2010      	movs	r0, #16
 80031b8:	f7ff ffb2 	bl	8003120 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80031bc:	2040      	movs	r0, #64	@ 0x40
 80031be:	f7ff ffaf 	bl	8003120 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80031c2:	20ff      	movs	r0, #255	@ 0xff
 80031c4:	f000 f9a2 	bl	800350c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80031c8:	20a1      	movs	r0, #161	@ 0xa1
 80031ca:	f7ff ffa9 	bl	8003120 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80031ce:	20a6      	movs	r0, #166	@ 0xa6
 80031d0:	f7ff ffa6 	bl	8003120 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80031d4:	20a8      	movs	r0, #168	@ 0xa8
 80031d6:	f7ff ffa3 	bl	8003120 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80031da:	203f      	movs	r0, #63	@ 0x3f
 80031dc:	f7ff ffa0 	bl	8003120 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80031e0:	20a4      	movs	r0, #164	@ 0xa4
 80031e2:	f7ff ff9d 	bl	8003120 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80031e6:	20d3      	movs	r0, #211	@ 0xd3
 80031e8:	f7ff ff9a 	bl	8003120 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80031ec:	2000      	movs	r0, #0
 80031ee:	f7ff ff97 	bl	8003120 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80031f2:	20d5      	movs	r0, #213	@ 0xd5
 80031f4:	f7ff ff94 	bl	8003120 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80031f8:	20f0      	movs	r0, #240	@ 0xf0
 80031fa:	f7ff ff91 	bl	8003120 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80031fe:	20d9      	movs	r0, #217	@ 0xd9
 8003200:	f7ff ff8e 	bl	8003120 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003204:	2022      	movs	r0, #34	@ 0x22
 8003206:	f7ff ff8b 	bl	8003120 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800320a:	20da      	movs	r0, #218	@ 0xda
 800320c:	f7ff ff88 	bl	8003120 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003210:	2012      	movs	r0, #18
 8003212:	f7ff ff85 	bl	8003120 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003216:	20db      	movs	r0, #219	@ 0xdb
 8003218:	f7ff ff82 	bl	8003120 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800321c:	2020      	movs	r0, #32
 800321e:	f7ff ff7f 	bl	8003120 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003222:	208d      	movs	r0, #141	@ 0x8d
 8003224:	f7ff ff7c 	bl	8003120 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003228:	2014      	movs	r0, #20
 800322a:	f7ff ff79 	bl	8003120 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800322e:	2001      	movs	r0, #1
 8003230:	f000 f980 	bl	8003534 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003234:	2000      	movs	r0, #0
 8003236:	f000 f80f 	bl	8003258 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800323a:	f000 f825 	bl	8003288 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800323e:	4b05      	ldr	r3, [pc, #20]	@ (8003254 <ssd1306_Init+0xd0>)
 8003240:	2200      	movs	r2, #0
 8003242:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003244:	4b03      	ldr	r3, [pc, #12]	@ (8003254 <ssd1306_Init+0xd0>)
 8003246:	2200      	movs	r2, #0
 8003248:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800324a:	4b02      	ldr	r3, [pc, #8]	@ (8003254 <ssd1306_Init+0xd0>)
 800324c:	2201      	movs	r2, #1
 800324e:	711a      	strb	r2, [r3, #4]
}
 8003250:	bf00      	nop
 8003252:	bd80      	pop	{r7, pc}
 8003254:	20001244 	.word	0x20001244

08003258 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	4603      	mov	r3, r0
 8003260:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <ssd1306_Fill+0x14>
 8003268:	2300      	movs	r3, #0
 800326a:	e000      	b.n	800326e <ssd1306_Fill+0x16>
 800326c:	23ff      	movs	r3, #255	@ 0xff
 800326e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003272:	4619      	mov	r1, r3
 8003274:	4803      	ldr	r0, [pc, #12]	@ (8003284 <ssd1306_Fill+0x2c>)
 8003276:	f012 f853 	bl	8015320 <memset>
}
 800327a:	bf00      	nop
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	20000e44 	.word	0x20000e44

08003288 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8003288:	b580      	push	{r7, lr}
 800328a:	b082      	sub	sp, #8
 800328c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800328e:	2300      	movs	r3, #0
 8003290:	71fb      	strb	r3, [r7, #7]
 8003292:	e016      	b.n	80032c2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003294:	79fb      	ldrb	r3, [r7, #7]
 8003296:	3b50      	subs	r3, #80	@ 0x50
 8003298:	b2db      	uxtb	r3, r3
 800329a:	4618      	mov	r0, r3
 800329c:	f7ff ff40 	bl	8003120 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80032a0:	2000      	movs	r0, #0
 80032a2:	f7ff ff3d 	bl	8003120 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80032a6:	2010      	movs	r0, #16
 80032a8:	f7ff ff3a 	bl	8003120 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80032ac:	79fb      	ldrb	r3, [r7, #7]
 80032ae:	01db      	lsls	r3, r3, #7
 80032b0:	4a08      	ldr	r2, [pc, #32]	@ (80032d4 <ssd1306_UpdateScreen+0x4c>)
 80032b2:	4413      	add	r3, r2
 80032b4:	2180      	movs	r1, #128	@ 0x80
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7ff ff4a 	bl	8003150 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80032bc:	79fb      	ldrb	r3, [r7, #7]
 80032be:	3301      	adds	r3, #1
 80032c0:	71fb      	strb	r3, [r7, #7]
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	2b07      	cmp	r3, #7
 80032c6:	d9e5      	bls.n	8003294 <ssd1306_UpdateScreen+0xc>
    }
}
 80032c8:	bf00      	nop
 80032ca:	bf00      	nop
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	20000e44 	.word	0x20000e44

080032d8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	4603      	mov	r3, r0
 80032e0:	71fb      	strb	r3, [r7, #7]
 80032e2:	460b      	mov	r3, r1
 80032e4:	71bb      	strb	r3, [r7, #6]
 80032e6:	4613      	mov	r3, r2
 80032e8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80032ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	db3d      	blt.n	800336e <ssd1306_DrawPixel+0x96>
 80032f2:	79bb      	ldrb	r3, [r7, #6]
 80032f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80032f6:	d83a      	bhi.n	800336e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80032f8:	797b      	ldrb	r3, [r7, #5]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d11a      	bne.n	8003334 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80032fe:	79fa      	ldrb	r2, [r7, #7]
 8003300:	79bb      	ldrb	r3, [r7, #6]
 8003302:	08db      	lsrs	r3, r3, #3
 8003304:	b2d8      	uxtb	r0, r3
 8003306:	4603      	mov	r3, r0
 8003308:	01db      	lsls	r3, r3, #7
 800330a:	4413      	add	r3, r2
 800330c:	4a1b      	ldr	r2, [pc, #108]	@ (800337c <ssd1306_DrawPixel+0xa4>)
 800330e:	5cd3      	ldrb	r3, [r2, r3]
 8003310:	b25a      	sxtb	r2, r3
 8003312:	79bb      	ldrb	r3, [r7, #6]
 8003314:	f003 0307 	and.w	r3, r3, #7
 8003318:	2101      	movs	r1, #1
 800331a:	fa01 f303 	lsl.w	r3, r1, r3
 800331e:	b25b      	sxtb	r3, r3
 8003320:	4313      	orrs	r3, r2
 8003322:	b259      	sxtb	r1, r3
 8003324:	79fa      	ldrb	r2, [r7, #7]
 8003326:	4603      	mov	r3, r0
 8003328:	01db      	lsls	r3, r3, #7
 800332a:	4413      	add	r3, r2
 800332c:	b2c9      	uxtb	r1, r1
 800332e:	4a13      	ldr	r2, [pc, #76]	@ (800337c <ssd1306_DrawPixel+0xa4>)
 8003330:	54d1      	strb	r1, [r2, r3]
 8003332:	e01d      	b.n	8003370 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003334:	79fa      	ldrb	r2, [r7, #7]
 8003336:	79bb      	ldrb	r3, [r7, #6]
 8003338:	08db      	lsrs	r3, r3, #3
 800333a:	b2d8      	uxtb	r0, r3
 800333c:	4603      	mov	r3, r0
 800333e:	01db      	lsls	r3, r3, #7
 8003340:	4413      	add	r3, r2
 8003342:	4a0e      	ldr	r2, [pc, #56]	@ (800337c <ssd1306_DrawPixel+0xa4>)
 8003344:	5cd3      	ldrb	r3, [r2, r3]
 8003346:	b25a      	sxtb	r2, r3
 8003348:	79bb      	ldrb	r3, [r7, #6]
 800334a:	f003 0307 	and.w	r3, r3, #7
 800334e:	2101      	movs	r1, #1
 8003350:	fa01 f303 	lsl.w	r3, r1, r3
 8003354:	b25b      	sxtb	r3, r3
 8003356:	43db      	mvns	r3, r3
 8003358:	b25b      	sxtb	r3, r3
 800335a:	4013      	ands	r3, r2
 800335c:	b259      	sxtb	r1, r3
 800335e:	79fa      	ldrb	r2, [r7, #7]
 8003360:	4603      	mov	r3, r0
 8003362:	01db      	lsls	r3, r3, #7
 8003364:	4413      	add	r3, r2
 8003366:	b2c9      	uxtb	r1, r1
 8003368:	4a04      	ldr	r2, [pc, #16]	@ (800337c <ssd1306_DrawPixel+0xa4>)
 800336a:	54d1      	strb	r1, [r2, r3]
 800336c:	e000      	b.n	8003370 <ssd1306_DrawPixel+0x98>
        return;
 800336e:	bf00      	nop
    }
}
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	20000e44 	.word	0x20000e44

08003380 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8003380:	b590      	push	{r4, r7, lr}
 8003382:	b089      	sub	sp, #36	@ 0x24
 8003384:	af00      	add	r7, sp, #0
 8003386:	4604      	mov	r4, r0
 8003388:	1d38      	adds	r0, r7, #4
 800338a:	e880 0006 	stmia.w	r0, {r1, r2}
 800338e:	461a      	mov	r2, r3
 8003390:	4623      	mov	r3, r4
 8003392:	73fb      	strb	r3, [r7, #15]
 8003394:	4613      	mov	r3, r2
 8003396:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003398:	7bfb      	ldrb	r3, [r7, #15]
 800339a:	2b1f      	cmp	r3, #31
 800339c:	d902      	bls.n	80033a4 <ssd1306_WriteChar+0x24>
 800339e:	7bfb      	ldrb	r3, [r7, #15]
 80033a0:	2b7e      	cmp	r3, #126	@ 0x7e
 80033a2:	d901      	bls.n	80033a8 <ssd1306_WriteChar+0x28>
        return 0;
 80033a4:	2300      	movs	r3, #0
 80033a6:	e06c      	b.n	8003482 <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80033a8:	4b38      	ldr	r3, [pc, #224]	@ (800348c <ssd1306_WriteChar+0x10c>)
 80033aa:	881b      	ldrh	r3, [r3, #0]
 80033ac:	461a      	mov	r2, r3
 80033ae:	793b      	ldrb	r3, [r7, #4]
 80033b0:	4413      	add	r3, r2
 80033b2:	2b80      	cmp	r3, #128	@ 0x80
 80033b4:	dc06      	bgt.n	80033c4 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80033b6:	4b35      	ldr	r3, [pc, #212]	@ (800348c <ssd1306_WriteChar+0x10c>)
 80033b8:	885b      	ldrh	r3, [r3, #2]
 80033ba:	461a      	mov	r2, r3
 80033bc:	797b      	ldrb	r3, [r7, #5]
 80033be:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80033c0:	2b40      	cmp	r3, #64	@ 0x40
 80033c2:	dd01      	ble.n	80033c8 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80033c4:	2300      	movs	r3, #0
 80033c6:	e05c      	b.n	8003482 <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80033c8:	2300      	movs	r3, #0
 80033ca:	61fb      	str	r3, [r7, #28]
 80033cc:	e04c      	b.n	8003468 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80033ce:	68ba      	ldr	r2, [r7, #8]
 80033d0:	7bfb      	ldrb	r3, [r7, #15]
 80033d2:	3b20      	subs	r3, #32
 80033d4:	7979      	ldrb	r1, [r7, #5]
 80033d6:	fb01 f303 	mul.w	r3, r1, r3
 80033da:	4619      	mov	r1, r3
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	440b      	add	r3, r1
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	4413      	add	r3, r2
 80033e4:	881b      	ldrh	r3, [r3, #0]
 80033e6:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80033e8:	2300      	movs	r3, #0
 80033ea:	61bb      	str	r3, [r7, #24]
 80033ec:	e034      	b.n	8003458 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	fa02 f303 	lsl.w	r3, r2, r3
 80033f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d012      	beq.n	8003424 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80033fe:	4b23      	ldr	r3, [pc, #140]	@ (800348c <ssd1306_WriteChar+0x10c>)
 8003400:	881b      	ldrh	r3, [r3, #0]
 8003402:	b2da      	uxtb	r2, r3
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	b2db      	uxtb	r3, r3
 8003408:	4413      	add	r3, r2
 800340a:	b2d8      	uxtb	r0, r3
 800340c:	4b1f      	ldr	r3, [pc, #124]	@ (800348c <ssd1306_WriteChar+0x10c>)
 800340e:	885b      	ldrh	r3, [r3, #2]
 8003410:	b2da      	uxtb	r2, r3
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	b2db      	uxtb	r3, r3
 8003416:	4413      	add	r3, r2
 8003418:	b2db      	uxtb	r3, r3
 800341a:	7bba      	ldrb	r2, [r7, #14]
 800341c:	4619      	mov	r1, r3
 800341e:	f7ff ff5b 	bl	80032d8 <ssd1306_DrawPixel>
 8003422:	e016      	b.n	8003452 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003424:	4b19      	ldr	r3, [pc, #100]	@ (800348c <ssd1306_WriteChar+0x10c>)
 8003426:	881b      	ldrh	r3, [r3, #0]
 8003428:	b2da      	uxtb	r2, r3
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	b2db      	uxtb	r3, r3
 800342e:	4413      	add	r3, r2
 8003430:	b2d8      	uxtb	r0, r3
 8003432:	4b16      	ldr	r3, [pc, #88]	@ (800348c <ssd1306_WriteChar+0x10c>)
 8003434:	885b      	ldrh	r3, [r3, #2]
 8003436:	b2da      	uxtb	r2, r3
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	b2db      	uxtb	r3, r3
 800343c:	4413      	add	r3, r2
 800343e:	b2d9      	uxtb	r1, r3
 8003440:	7bbb      	ldrb	r3, [r7, #14]
 8003442:	2b00      	cmp	r3, #0
 8003444:	bf0c      	ite	eq
 8003446:	2301      	moveq	r3, #1
 8003448:	2300      	movne	r3, #0
 800344a:	b2db      	uxtb	r3, r3
 800344c:	461a      	mov	r2, r3
 800344e:	f7ff ff43 	bl	80032d8 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	3301      	adds	r3, #1
 8003456:	61bb      	str	r3, [r7, #24]
 8003458:	793b      	ldrb	r3, [r7, #4]
 800345a:	461a      	mov	r2, r3
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	4293      	cmp	r3, r2
 8003460:	d3c5      	bcc.n	80033ee <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	3301      	adds	r3, #1
 8003466:	61fb      	str	r3, [r7, #28]
 8003468:	797b      	ldrb	r3, [r7, #5]
 800346a:	461a      	mov	r2, r3
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	4293      	cmp	r3, r2
 8003470:	d3ad      	bcc.n	80033ce <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8003472:	4b06      	ldr	r3, [pc, #24]	@ (800348c <ssd1306_WriteChar+0x10c>)
 8003474:	881b      	ldrh	r3, [r3, #0]
 8003476:	793a      	ldrb	r2, [r7, #4]
 8003478:	4413      	add	r3, r2
 800347a:	b29a      	uxth	r2, r3
 800347c:	4b03      	ldr	r3, [pc, #12]	@ (800348c <ssd1306_WriteChar+0x10c>)
 800347e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003480:	7bfb      	ldrb	r3, [r7, #15]
}
 8003482:	4618      	mov	r0, r3
 8003484:	3724      	adds	r7, #36	@ 0x24
 8003486:	46bd      	mov	sp, r7
 8003488:	bd90      	pop	{r4, r7, pc}
 800348a:	bf00      	nop
 800348c:	20001244 	.word	0x20001244

08003490 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	1d38      	adds	r0, r7, #4
 800349a:	e880 0006 	stmia.w	r0, {r1, r2}
 800349e:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 80034a0:	e012      	b.n	80034c8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	7818      	ldrb	r0, [r3, #0]
 80034a6:	78fb      	ldrb	r3, [r7, #3]
 80034a8:	1d3a      	adds	r2, r7, #4
 80034aa:	ca06      	ldmia	r2, {r1, r2}
 80034ac:	f7ff ff68 	bl	8003380 <ssd1306_WriteChar>
 80034b0:	4603      	mov	r3, r0
 80034b2:	461a      	mov	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d002      	beq.n	80034c2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	e008      	b.n	80034d4 <ssd1306_WriteString+0x44>
        }
        str++;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	3301      	adds	r3, #1
 80034c6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1e8      	bne.n	80034a2 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	781b      	ldrb	r3, [r3, #0]
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3710      	adds	r7, #16
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}

080034dc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	4603      	mov	r3, r0
 80034e4:	460a      	mov	r2, r1
 80034e6:	71fb      	strb	r3, [r7, #7]
 80034e8:	4613      	mov	r3, r2
 80034ea:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80034ec:	79fb      	ldrb	r3, [r7, #7]
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	4b05      	ldr	r3, [pc, #20]	@ (8003508 <ssd1306_SetCursor+0x2c>)
 80034f2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80034f4:	79bb      	ldrb	r3, [r7, #6]
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	4b03      	ldr	r3, [pc, #12]	@ (8003508 <ssd1306_SetCursor+0x2c>)
 80034fa:	805a      	strh	r2, [r3, #2]
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr
 8003508:	20001244 	.word	0x20001244

0800350c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	4603      	mov	r3, r0
 8003514:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003516:	2381      	movs	r3, #129	@ 0x81
 8003518:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800351a:	7bfb      	ldrb	r3, [r7, #15]
 800351c:	4618      	mov	r0, r3
 800351e:	f7ff fdff 	bl	8003120 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003522:	79fb      	ldrb	r3, [r7, #7]
 8003524:	4618      	mov	r0, r3
 8003526:	f7ff fdfb 	bl	8003120 <ssd1306_WriteCommand>
}
 800352a:	bf00      	nop
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	4603      	mov	r3, r0
 800353c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800353e:	79fb      	ldrb	r3, [r7, #7]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d005      	beq.n	8003550 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003544:	23af      	movs	r3, #175	@ 0xaf
 8003546:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003548:	4b08      	ldr	r3, [pc, #32]	@ (800356c <ssd1306_SetDisplayOn+0x38>)
 800354a:	2201      	movs	r2, #1
 800354c:	715a      	strb	r2, [r3, #5]
 800354e:	e004      	b.n	800355a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003550:	23ae      	movs	r3, #174	@ 0xae
 8003552:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003554:	4b05      	ldr	r3, [pc, #20]	@ (800356c <ssd1306_SetDisplayOn+0x38>)
 8003556:	2200      	movs	r2, #0
 8003558:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800355a:	7bfb      	ldrb	r3, [r7, #15]
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff fddf 	bl	8003120 <ssd1306_WriteCommand>
}
 8003562:	bf00      	nop
 8003564:	3710      	adds	r7, #16
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	20001244 	.word	0x20001244

08003570 <statemachine>:
extern uint32_t timeindex;




void statemachine(void){
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af02      	add	r7, sp, #8

	switch(state){
 8003576:	4b7d      	ldr	r3, [pc, #500]	@ (800376c <statemachine+0x1fc>)
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	2b03      	cmp	r3, #3
 800357c:	f200 833b 	bhi.w	8003bf6 <statemachine+0x686>
 8003580:	a201      	add	r2, pc, #4	@ (adr r2, 8003588 <statemachine+0x18>)
 8003582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003586:	bf00      	nop
 8003588:	08003599 	.word	0x08003599
 800358c:	0800395b 	.word	0x0800395b
 8003590:	08003a79 	.word	0x08003a79
 8003594:	08003bd1 	.word	0x08003bd1

	case IDLE:
		ssd1306_Fill(Black);
 8003598:	2000      	movs	r0, #0
 800359a:	f7ff fe5d 	bl	8003258 <ssd1306_Fill>
		ssd1306_SetCursor(32, 32);
 800359e:	2120      	movs	r1, #32
 80035a0:	2020      	movs	r0, #32
 80035a2:	f7ff ff9b 	bl	80034dc <ssd1306_SetCursor>
switch(screenindex){
 80035a6:	4b72      	ldr	r3, [pc, #456]	@ (8003770 <statemachine+0x200>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2b03      	cmp	r3, #3
 80035ac:	d86f      	bhi.n	800368e <statemachine+0x11e>
 80035ae:	a201      	add	r2, pc, #4	@ (adr r2, 80035b4 <statemachine+0x44>)
 80035b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b4:	080035c5 	.word	0x080035c5
 80035b8:	080035fd 	.word	0x080035fd
 80035bc:	08003627 	.word	0x08003627
 80035c0:	08003653 	.word	0x08003653
case 0:
	if (vbat <= 7){
 80035c4:	4b6b      	ldr	r3, [pc, #428]	@ (8003774 <statemachine+0x204>)
 80035c6:	edd3 7a00 	vldr	s15, [r3]
 80035ca:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 80035ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035d6:	d900      	bls.n	80035da <statemachine+0x6a>
					ssd1306_WriteString("bat_low", Font_7x10, White);
					LED_Setcolour(255,0,0,0,0,0);
				}
	break;
 80035d8:	e059      	b.n	800368e <statemachine+0x11e>
					ssd1306_WriteString("bat_low", Font_7x10, White);
 80035da:	4a67      	ldr	r2, [pc, #412]	@ (8003778 <statemachine+0x208>)
 80035dc:	2301      	movs	r3, #1
 80035de:	ca06      	ldmia	r2, {r1, r2}
 80035e0:	4866      	ldr	r0, [pc, #408]	@ (800377c <statemachine+0x20c>)
 80035e2:	f7ff ff55 	bl	8003490 <ssd1306_WriteString>
					LED_Setcolour(255,0,0,0,0,0);
 80035e6:	2300      	movs	r3, #0
 80035e8:	9301      	str	r3, [sp, #4]
 80035ea:	2300      	movs	r3, #0
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	2300      	movs	r3, #0
 80035f0:	2200      	movs	r2, #0
 80035f2:	2100      	movs	r1, #0
 80035f4:	20ff      	movs	r0, #255	@ 0xff
 80035f6:	f7ff f895 	bl	8002724 <LED_Setcolour>
	break;
 80035fa:	e048      	b.n	800368e <statemachine+0x11e>
case 1:
	if(flag_calib==0){
 80035fc:	4b60      	ldr	r3, [pc, #384]	@ (8003780 <statemachine+0x210>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d13f      	bne.n	8003684 <statemachine+0x114>
		ssd1306_WriteString("alt_cal", Font_7x10, White);
 8003604:	4a5c      	ldr	r2, [pc, #368]	@ (8003778 <statemachine+0x208>)
 8003606:	2301      	movs	r3, #1
 8003608:	ca06      	ldmia	r2, {r1, r2}
 800360a:	485e      	ldr	r0, [pc, #376]	@ (8003784 <statemachine+0x214>)
 800360c:	f7ff ff40 	bl	8003490 <ssd1306_WriteString>
		LED_Setcolour(0,255,0,0,0,0);
 8003610:	2300      	movs	r3, #0
 8003612:	9301      	str	r3, [sp, #4]
 8003614:	2300      	movs	r3, #0
 8003616:	9300      	str	r3, [sp, #0]
 8003618:	2300      	movs	r3, #0
 800361a:	2200      	movs	r2, #0
 800361c:	21ff      	movs	r1, #255	@ 0xff
 800361e:	2000      	movs	r0, #0
 8003620:	f7ff f880 	bl	8002724 <LED_Setcolour>
				}
	break;
 8003624:	e02e      	b.n	8003684 <statemachine+0x114>
case 2:
	if (GNSSData.fixType <= 2){
 8003626:	4b58      	ldr	r3, [pc, #352]	@ (8003788 <statemachine+0x218>)
 8003628:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 800362c:	2b02      	cmp	r3, #2
 800362e:	d82b      	bhi.n	8003688 <statemachine+0x118>
		ssd1306_WriteString("gps_fix", Font_7x10, White);
 8003630:	4a51      	ldr	r2, [pc, #324]	@ (8003778 <statemachine+0x208>)
 8003632:	2301      	movs	r3, #1
 8003634:	ca06      	ldmia	r2, {r1, r2}
 8003636:	4855      	ldr	r0, [pc, #340]	@ (800378c <statemachine+0x21c>)
 8003638:	f7ff ff2a 	bl	8003490 <ssd1306_WriteString>
		LED_Setcolour(255,255,0,0,0,0);
 800363c:	2300      	movs	r3, #0
 800363e:	9301      	str	r3, [sp, #4]
 8003640:	2300      	movs	r3, #0
 8003642:	9300      	str	r3, [sp, #0]
 8003644:	2300      	movs	r3, #0
 8003646:	2200      	movs	r2, #0
 8003648:	21ff      	movs	r1, #255	@ 0xff
 800364a:	20ff      	movs	r0, #255	@ 0xff
 800364c:	f7ff f86a 	bl	8002724 <LED_Setcolour>
				}

	break;
 8003650:	e01a      	b.n	8003688 <statemachine+0x118>
case 3:
	if(HAL_GPIO_ReadPin(PWEN_GPIO_Port,PWEN_Pin)==0){
 8003652:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003656:	484e      	ldr	r0, [pc, #312]	@ (8003790 <statemachine+0x220>)
 8003658:	f004 fc36 	bl	8007ec8 <HAL_GPIO_ReadPin>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d114      	bne.n	800368c <statemachine+0x11c>
		ssd1306_WriteString("TELEPWR", Font_7x10, White);
 8003662:	4a45      	ldr	r2, [pc, #276]	@ (8003778 <statemachine+0x208>)
 8003664:	2301      	movs	r3, #1
 8003666:	ca06      	ldmia	r2, {r1, r2}
 8003668:	484a      	ldr	r0, [pc, #296]	@ (8003794 <statemachine+0x224>)
 800366a:	f7ff ff11 	bl	8003490 <ssd1306_WriteString>
		LED_Setcolour(0,255,255,0,0,0);
 800366e:	2300      	movs	r3, #0
 8003670:	9301      	str	r3, [sp, #4]
 8003672:	2300      	movs	r3, #0
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	2300      	movs	r3, #0
 8003678:	22ff      	movs	r2, #255	@ 0xff
 800367a:	21ff      	movs	r1, #255	@ 0xff
 800367c:	2000      	movs	r0, #0
 800367e:	f7ff f851 	bl	8002724 <LED_Setcolour>
	}
	break;
 8003682:	e003      	b.n	800368c <statemachine+0x11c>
	break;
 8003684:	bf00      	nop
 8003686:	e002      	b.n	800368e <statemachine+0x11e>
	break;
 8003688:	bf00      	nop
 800368a:	e000      	b.n	800368e <statemachine+0x11e>
	break;
 800368c:	bf00      	nop
}


ssd1306_SetCursor(32, 42);
 800368e:	212a      	movs	r1, #42	@ 0x2a
 8003690:	2020      	movs	r0, #32
 8003692:	f7ff ff23 	bl	80034dc <ssd1306_SetCursor>

if(datascreenindex<=10){
 8003696:	4b40      	ldr	r3, [pc, #256]	@ (8003798 <statemachine+0x228>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2b0a      	cmp	r3, #10
 800369c:	dc1e      	bgt.n	80036dc <statemachine+0x16c>
	ssd1306_WriteString("bmpalt:", Font_7x10, White);
 800369e:	4a36      	ldr	r2, [pc, #216]	@ (8003778 <statemachine+0x208>)
 80036a0:	2301      	movs	r3, #1
 80036a2:	ca06      	ldmia	r2, {r1, r2}
 80036a4:	483d      	ldr	r0, [pc, #244]	@ (800379c <statemachine+0x22c>)
 80036a6:	f7ff fef3 	bl	8003490 <ssd1306_WriteString>
	ssd1306_SetCursor(32, 52);
 80036aa:	2134      	movs	r1, #52	@ 0x34
 80036ac:	2020      	movs	r0, #32
 80036ae:	f7ff ff15 	bl	80034dc <ssd1306_SetCursor>
    	snprintf((char *)screenbuffer,50,"%0.3f",myDatabmp581.altitude);
 80036b2:	4b3b      	ldr	r3, [pc, #236]	@ (80037a0 <statemachine+0x230>)
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7fc ff6e 	bl	8000598 <__aeabi_f2d>
 80036bc:	4602      	mov	r2, r0
 80036be:	460b      	mov	r3, r1
 80036c0:	e9cd 2300 	strd	r2, r3, [sp]
 80036c4:	4a37      	ldr	r2, [pc, #220]	@ (80037a4 <statemachine+0x234>)
 80036c6:	2132      	movs	r1, #50	@ 0x32
 80036c8:	4837      	ldr	r0, [pc, #220]	@ (80037a8 <statemachine+0x238>)
 80036ca:	f011 fcf9 	bl	80150c0 <sniprintf>
    	ssd1306_WriteString((char *) screenbuffer, Font_7x10, White);
 80036ce:	4a2a      	ldr	r2, [pc, #168]	@ (8003778 <statemachine+0x208>)
 80036d0:	2301      	movs	r3, #1
 80036d2:	ca06      	ldmia	r2, {r1, r2}
 80036d4:	4834      	ldr	r0, [pc, #208]	@ (80037a8 <statemachine+0x238>)
 80036d6:	f7ff fedb 	bl	8003490 <ssd1306_WriteString>
 80036da:	e07c      	b.n	80037d6 <statemachine+0x266>
}
else if(datascreenindex>10 && datascreenindex<=20){
 80036dc:	4b2e      	ldr	r3, [pc, #184]	@ (8003798 <statemachine+0x228>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2b0a      	cmp	r3, #10
 80036e2:	dd22      	ble.n	800372a <statemachine+0x1ba>
 80036e4:	4b2c      	ldr	r3, [pc, #176]	@ (8003798 <statemachine+0x228>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2b14      	cmp	r3, #20
 80036ea:	dc1e      	bgt.n	800372a <statemachine+0x1ba>
			ssd1306_WriteString("H_servo:", Font_7x10, White);
 80036ec:	4a22      	ldr	r2, [pc, #136]	@ (8003778 <statemachine+0x208>)
 80036ee:	2301      	movs	r3, #1
 80036f0:	ca06      	ldmia	r2, {r1, r2}
 80036f2:	482e      	ldr	r0, [pc, #184]	@ (80037ac <statemachine+0x23c>)
 80036f4:	f7ff fecc 	bl	8003490 <ssd1306_WriteString>
				ssd1306_SetCursor(32, 52);
 80036f8:	2134      	movs	r1, #52	@ 0x34
 80036fa:	2020      	movs	r0, #32
 80036fc:	f7ff feee 	bl	80034dc <ssd1306_SetCursor>
			snprintf((char *)screenbuffer,50,"%0.1f",hauteur_servo);
 8003700:	4b2b      	ldr	r3, [pc, #172]	@ (80037b0 <statemachine+0x240>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4618      	mov	r0, r3
 8003706:	f7fc ff47 	bl	8000598 <__aeabi_f2d>
 800370a:	4602      	mov	r2, r0
 800370c:	460b      	mov	r3, r1
 800370e:	e9cd 2300 	strd	r2, r3, [sp]
 8003712:	4a28      	ldr	r2, [pc, #160]	@ (80037b4 <statemachine+0x244>)
 8003714:	2132      	movs	r1, #50	@ 0x32
 8003716:	4824      	ldr	r0, [pc, #144]	@ (80037a8 <statemachine+0x238>)
 8003718:	f011 fcd2 	bl	80150c0 <sniprintf>
			ssd1306_WriteString((char *) screenbuffer, Font_7x10, White);
 800371c:	4a16      	ldr	r2, [pc, #88]	@ (8003778 <statemachine+0x208>)
 800371e:	2301      	movs	r3, #1
 8003720:	ca06      	ldmia	r2, {r1, r2}
 8003722:	4821      	ldr	r0, [pc, #132]	@ (80037a8 <statemachine+0x238>)
 8003724:	f7ff feb4 	bl	8003490 <ssd1306_WriteString>
 8003728:	e055      	b.n	80037d6 <statemachine+0x266>
}
else if (datascreenindex>20 && datascreenindex<=30) {
 800372a:	4b1b      	ldr	r3, [pc, #108]	@ (8003798 <statemachine+0x228>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2b14      	cmp	r3, #20
 8003730:	dd46      	ble.n	80037c0 <statemachine+0x250>
 8003732:	4b19      	ldr	r3, [pc, #100]	@ (8003798 <statemachine+0x228>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	2b1e      	cmp	r3, #30
 8003738:	dc42      	bgt.n	80037c0 <statemachine+0x250>
    		ssd1306_WriteString("sat:", Font_7x10, White);
 800373a:	4a0f      	ldr	r2, [pc, #60]	@ (8003778 <statemachine+0x208>)
 800373c:	2301      	movs	r3, #1
 800373e:	ca06      	ldmia	r2, {r1, r2}
 8003740:	481d      	ldr	r0, [pc, #116]	@ (80037b8 <statemachine+0x248>)
 8003742:	f7ff fea5 	bl	8003490 <ssd1306_WriteString>
    			ssd1306_SetCursor(32, 52);
 8003746:	2134      	movs	r1, #52	@ 0x34
 8003748:	2020      	movs	r0, #32
 800374a:	f7ff fec7 	bl	80034dc <ssd1306_SetCursor>
    		snprintf((char *)screenbuffer,50,"%d",GNSSData.numSV);
 800374e:	4b0e      	ldr	r3, [pc, #56]	@ (8003788 <statemachine+0x218>)
 8003750:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8003754:	4a19      	ldr	r2, [pc, #100]	@ (80037bc <statemachine+0x24c>)
 8003756:	2132      	movs	r1, #50	@ 0x32
 8003758:	4813      	ldr	r0, [pc, #76]	@ (80037a8 <statemachine+0x238>)
 800375a:	f011 fcb1 	bl	80150c0 <sniprintf>
    		ssd1306_WriteString((char *) screenbuffer, Font_7x10, White);
 800375e:	4a06      	ldr	r2, [pc, #24]	@ (8003778 <statemachine+0x208>)
 8003760:	2301      	movs	r3, #1
 8003762:	ca06      	ldmia	r2, {r1, r2}
 8003764:	4810      	ldr	r0, [pc, #64]	@ (80037a8 <statemachine+0x238>)
 8003766:	f7ff fe93 	bl	8003490 <ssd1306_WriteString>
 800376a:	e034      	b.n	80037d6 <statemachine+0x266>
 800376c:	20000da8 	.word	0x20000da8
 8003770:	20001280 	.word	0x20001280
 8003774:	20000b14 	.word	0x20000b14
 8003778:	20000014 	.word	0x20000014
 800377c:	08019698 	.word	0x08019698
 8003780:	20000db4 	.word	0x20000db4
 8003784:	080196a0 	.word	0x080196a0
 8003788:	20000b94 	.word	0x20000b94
 800378c:	080196a8 	.word	0x080196a8
 8003790:	48000400 	.word	0x48000400
 8003794:	080196b0 	.word	0x080196b0
 8003798:	20001284 	.word	0x20001284
 800379c:	080196b8 	.word	0x080196b8
 80037a0:	20000680 	.word	0x20000680
 80037a4:	080196c0 	.word	0x080196c0
 80037a8:	2000124c 	.word	0x2000124c
 80037ac:	080196c8 	.word	0x080196c8
 80037b0:	20000dcc 	.word	0x20000dcc
 80037b4:	080196d4 	.word	0x080196d4
 80037b8:	080196dc 	.word	0x080196dc
 80037bc:	080196e4 	.word	0x080196e4

    	}
else if (datascreenindex>30 && datascreenindex<=40){
 80037c0:	4b98      	ldr	r3, [pc, #608]	@ (8003a24 <statemachine+0x4b4>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b1e      	cmp	r3, #30
 80037c6:	dd06      	ble.n	80037d6 <statemachine+0x266>
 80037c8:	4b96      	ldr	r3, [pc, #600]	@ (8003a24 <statemachine+0x4b4>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b28      	cmp	r3, #40	@ 0x28
 80037ce:	dc02      	bgt.n	80037d6 <statemachine+0x266>
#ifdef PARTIE_HAUT
	datascreenindex=0;
 80037d0:	4b94      	ldr	r3, [pc, #592]	@ (8003a24 <statemachine+0x4b4>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	601a      	str	r2, [r3, #0]


}


delaycounterforscreenindex++;
 80037d6:	4b94      	ldr	r3, [pc, #592]	@ (8003a28 <statemachine+0x4b8>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	3301      	adds	r3, #1
 80037dc:	4a92      	ldr	r2, [pc, #584]	@ (8003a28 <statemachine+0x4b8>)
 80037de:	6013      	str	r3, [r2, #0]
if(delaycounterforscreenindex>=5){
 80037e0:	4b91      	ldr	r3, [pc, #580]	@ (8003a28 <statemachine+0x4b8>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2b04      	cmp	r3, #4
 80037e6:	dd07      	ble.n	80037f8 <statemachine+0x288>
	delaycounterforscreenindex=0;
 80037e8:	4b8f      	ldr	r3, [pc, #572]	@ (8003a28 <statemachine+0x4b8>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	601a      	str	r2, [r3, #0]
	screenindex++;
 80037ee:	4b8f      	ldr	r3, [pc, #572]	@ (8003a2c <statemachine+0x4bc>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	3301      	adds	r3, #1
 80037f4:	4a8d      	ldr	r2, [pc, #564]	@ (8003a2c <statemachine+0x4bc>)
 80037f6:	6013      	str	r3, [r2, #0]
}

if(screenindex>3){
 80037f8:	4b8c      	ldr	r3, [pc, #560]	@ (8003a2c <statemachine+0x4bc>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2b03      	cmp	r3, #3
 80037fe:	dd02      	ble.n	8003806 <statemachine+0x296>
	screenindex=0;
 8003800:	4b8a      	ldr	r3, [pc, #552]	@ (8003a2c <statemachine+0x4bc>)
 8003802:	2200      	movs	r2, #0
 8003804:	601a      	str	r2, [r3, #0]
}
datascreenindex++;
 8003806:	4b87      	ldr	r3, [pc, #540]	@ (8003a24 <statemachine+0x4b4>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	3301      	adds	r3, #1
 800380c:	4a85      	ldr	r2, [pc, #532]	@ (8003a24 <statemachine+0x4b4>)
 800380e:	6013      	str	r3, [r2, #0]
#ifdef PARTIE_HAUT
if(datascreenindex>=30){
 8003810:	4b84      	ldr	r3, [pc, #528]	@ (8003a24 <statemachine+0x4b4>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2b1d      	cmp	r3, #29
 8003816:	dd02      	ble.n	800381e <statemachine+0x2ae>
	datascreenindex=0;
 8003818:	4b82      	ldr	r3, [pc, #520]	@ (8003a24 <statemachine+0x4b4>)
 800381a:	2200      	movs	r2, #0
 800381c:	601a      	str	r2, [r3, #0]
}
create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,BOTTOM_ADDR,0x10,
 800381e:	4b84      	ldr	r3, [pc, #528]	@ (8003a30 <statemachine+0x4c0>)
 8003820:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003824:	4b82      	ldr	r3, [pc, #520]	@ (8003a30 <statemachine+0x4c0>)
 8003826:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800382a:	4b81      	ldr	r3, [pc, #516]	@ (8003a30 <statemachine+0x4c0>)
 800382c:	edd3 6a29 	vldr	s13, [r3, #164]	@ 0xa4
 8003830:	4b80      	ldr	r3, [pc, #512]	@ (8003a34 <statemachine+0x4c4>)
 8003832:	ed93 6a05 	vldr	s12, [r3, #20]
 8003836:	4b7e      	ldr	r3, [pc, #504]	@ (8003a30 <statemachine+0x4c0>)
 8003838:	edd3 5a33 	vldr	s11, [r3, #204]	@ 0xcc
 800383c:	4b7c      	ldr	r3, [pc, #496]	@ (8003a30 <statemachine+0x4c0>)
 800383e:	edd3 2a30 	vldr	s5, [r3, #192]	@ 0xc0
 8003842:	4b7d      	ldr	r3, [pc, #500]	@ (8003a38 <statemachine+0x4c8>)
 8003844:	ed93 3a00 	vldr	s6, [r3]
 8003848:	4b7a      	ldr	r3, [pc, #488]	@ (8003a34 <statemachine+0x4c4>)
 800384a:	edd3 3a03 	vldr	s7, [r3, #12]
 800384e:	4b7b      	ldr	r3, [pc, #492]	@ (8003a3c <statemachine+0x4cc>)
 8003850:	ed93 4a00 	vldr	s8, [r3]
 8003854:	4b79      	ldr	r3, [pc, #484]	@ (8003a3c <statemachine+0x4cc>)
 8003856:	edd3 4a01 	vldr	s9, [r3, #4]
 800385a:	4b78      	ldr	r3, [pc, #480]	@ (8003a3c <statemachine+0x4cc>)
 800385c:	ed93 5a02 	vldr	s10, [r3, #8]
 8003860:	4b77      	ldr	r3, [pc, #476]	@ (8003a40 <statemachine+0x4d0>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	eeb0 2a65 	vmov.f32	s4, s11
 800386a:	eef0 1a46 	vmov.f32	s3, s12
 800386e:	eeb0 1a66 	vmov.f32	s2, s13
 8003872:	eef0 0a47 	vmov.f32	s1, s14
 8003876:	eeb0 0a67 	vmov.f32	s0, s15
 800387a:	2310      	movs	r3, #16
 800387c:	2216      	movs	r2, #22
 800387e:	2182      	movs	r1, #130	@ 0x82
 8003880:	4870      	ldr	r0, [pc, #448]	@ (8003a44 <statemachine+0x4d4>)
 8003882:	f000 fdd1 	bl	8004428 <create_and_send_payload>
						  GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,myDatabmp581.altitude,GNSSData.fvspeed,
						  GNSSData.fgSpeed,temp,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

vTaskDelay(pdMS_TO_TICKS(5));
 8003886:	2005      	movs	r0, #5
 8003888:	f00f f946 	bl	8012b18 <vTaskDelay>

create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,GROUND_ADDR,0x10,
 800388c:	4b68      	ldr	r3, [pc, #416]	@ (8003a30 <statemachine+0x4c0>)
 800388e:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003892:	4b67      	ldr	r3, [pc, #412]	@ (8003a30 <statemachine+0x4c0>)
 8003894:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003898:	4b65      	ldr	r3, [pc, #404]	@ (8003a30 <statemachine+0x4c0>)
 800389a:	edd3 6a29 	vldr	s13, [r3, #164]	@ 0xa4
 800389e:	4b65      	ldr	r3, [pc, #404]	@ (8003a34 <statemachine+0x4c4>)
 80038a0:	ed93 6a05 	vldr	s12, [r3, #20]
 80038a4:	4b62      	ldr	r3, [pc, #392]	@ (8003a30 <statemachine+0x4c0>)
 80038a6:	edd3 5a33 	vldr	s11, [r3, #204]	@ 0xcc
 80038aa:	4b61      	ldr	r3, [pc, #388]	@ (8003a30 <statemachine+0x4c0>)
 80038ac:	edd3 2a30 	vldr	s5, [r3, #192]	@ 0xc0
 80038b0:	4b61      	ldr	r3, [pc, #388]	@ (8003a38 <statemachine+0x4c8>)
 80038b2:	ed93 3a00 	vldr	s6, [r3]
 80038b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003a34 <statemachine+0x4c4>)
 80038b8:	edd3 3a03 	vldr	s7, [r3, #12]
 80038bc:	4b5f      	ldr	r3, [pc, #380]	@ (8003a3c <statemachine+0x4cc>)
 80038be:	ed93 4a00 	vldr	s8, [r3]
 80038c2:	4b5e      	ldr	r3, [pc, #376]	@ (8003a3c <statemachine+0x4cc>)
 80038c4:	edd3 4a01 	vldr	s9, [r3, #4]
 80038c8:	4b5c      	ldr	r3, [pc, #368]	@ (8003a3c <statemachine+0x4cc>)
 80038ca:	ed93 5a02 	vldr	s10, [r3, #8]
 80038ce:	4b5c      	ldr	r3, [pc, #368]	@ (8003a40 <statemachine+0x4d0>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	9300      	str	r3, [sp, #0]
 80038d4:	eeb0 2a65 	vmov.f32	s4, s11
 80038d8:	eef0 1a46 	vmov.f32	s3, s12
 80038dc:	eeb0 1a66 	vmov.f32	s2, s13
 80038e0:	eef0 0a47 	vmov.f32	s1, s14
 80038e4:	eeb0 0a67 	vmov.f32	s0, s15
 80038e8:	2310      	movs	r3, #16
 80038ea:	2201      	movs	r2, #1
 80038ec:	2182      	movs	r1, #130	@ 0x82
 80038ee:	4855      	ldr	r0, [pc, #340]	@ (8003a44 <statemachine+0x4d4>)
 80038f0:	f000 fd9a 	bl	8004428 <create_and_send_payload>
		  GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,myDatabmp581.altitude,GNSSData.fvspeed,
		  GNSSData.fgSpeed,distance_entre_module,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);
#endif


if((flag_drop==1) && (flag_calib==1)){
 80038f4:	4b54      	ldr	r3, [pc, #336]	@ (8003a48 <statemachine+0x4d8>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	f040 8177 	bne.w	8003bec <statemachine+0x67c>
 80038fe:	4b53      	ldr	r3, [pc, #332]	@ (8003a4c <statemachine+0x4dc>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2b01      	cmp	r3, #1
 8003904:	f040 8172 	bne.w	8003bec <statemachine+0x67c>

				state++;
 8003908:	4b51      	ldr	r3, [pc, #324]	@ (8003a50 <statemachine+0x4e0>)
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	3301      	adds	r3, #1
 800390e:	b2da      	uxtb	r2, r3
 8003910:	4b4f      	ldr	r3, [pc, #316]	@ (8003a50 <statemachine+0x4e0>)
 8003912:	701a      	strb	r2, [r3, #0]
				cpt_tps_chute=timeindex;
 8003914:	4b4a      	ldr	r3, [pc, #296]	@ (8003a40 <statemachine+0x4d0>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a4e      	ldr	r2, [pc, #312]	@ (8003a54 <statemachine+0x4e4>)
 800391a:	6013      	str	r3, [r2, #0]
#ifdef PARTIE_HAUT
				create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,BOTTOM_ADDR,0x10,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0);
 800391c:	2300      	movs	r3, #0
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	ed9f 5a4d 	vldr	s10, [pc, #308]	@ 8003a58 <statemachine+0x4e8>
 8003924:	eddf 4a4c 	vldr	s9, [pc, #304]	@ 8003a58 <statemachine+0x4e8>
 8003928:	ed9f 4a4b 	vldr	s8, [pc, #300]	@ 8003a58 <statemachine+0x4e8>
 800392c:	eddf 3a4a 	vldr	s7, [pc, #296]	@ 8003a58 <statemachine+0x4e8>
 8003930:	ed9f 3a49 	vldr	s6, [pc, #292]	@ 8003a58 <statemachine+0x4e8>
 8003934:	eddf 2a48 	vldr	s5, [pc, #288]	@ 8003a58 <statemachine+0x4e8>
 8003938:	ed9f 2a47 	vldr	s4, [pc, #284]	@ 8003a58 <statemachine+0x4e8>
 800393c:	eddf 1a46 	vldr	s3, [pc, #280]	@ 8003a58 <statemachine+0x4e8>
 8003940:	ed9f 1a45 	vldr	s2, [pc, #276]	@ 8003a58 <statemachine+0x4e8>
 8003944:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8003a58 <statemachine+0x4e8>
 8003948:	ed9f 0a43 	vldr	s0, [pc, #268]	@ 8003a58 <statemachine+0x4e8>
 800394c:	2310      	movs	r3, #16
 800394e:	2216      	movs	r2, #22
 8003950:	2182      	movs	r1, #130	@ 0x82
 8003952:	483c      	ldr	r0, [pc, #240]	@ (8003a44 <statemachine+0x4d4>)
 8003954:	f000 fd68 	bl	8004428 <create_and_send_payload>
#endif
			}

		break;
 8003958:	e148      	b.n	8003bec <statemachine+0x67c>

	case PRESEPARATION:
		ssd1306_Fill(Black);
 800395a:	2000      	movs	r0, #0
 800395c:	f7ff fc7c 	bl	8003258 <ssd1306_Fill>
		ssd1306_SetCursor(32, 32);
 8003960:	2120      	movs	r1, #32
 8003962:	2020      	movs	r0, #32
 8003964:	f7ff fdba 	bl	80034dc <ssd1306_SetCursor>
		ssd1306_WriteString("PRE", Font_16x24, White);
 8003968:	4a3c      	ldr	r2, [pc, #240]	@ (8003a5c <statemachine+0x4ec>)
 800396a:	2301      	movs	r3, #1
 800396c:	ca06      	ldmia	r2, {r1, r2}
 800396e:	483c      	ldr	r0, [pc, #240]	@ (8003a60 <statemachine+0x4f0>)
 8003970:	f7ff fd8e 	bl	8003490 <ssd1306_WriteString>
		ssd1306_SetCursor(32, 56);
 8003974:	2138      	movs	r1, #56	@ 0x38
 8003976:	2020      	movs	r0, #32
 8003978:	f7ff fdb0 	bl	80034dc <ssd1306_SetCursor>
		snprintf((char *)screenbuffer,50,"h=%f",hauteur_servo);
 800397c:	4b39      	ldr	r3, [pc, #228]	@ (8003a64 <statemachine+0x4f4>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4618      	mov	r0, r3
 8003982:	f7fc fe09 	bl	8000598 <__aeabi_f2d>
 8003986:	4602      	mov	r2, r0
 8003988:	460b      	mov	r3, r1
 800398a:	e9cd 2300 	strd	r2, r3, [sp]
 800398e:	4a36      	ldr	r2, [pc, #216]	@ (8003a68 <statemachine+0x4f8>)
 8003990:	2132      	movs	r1, #50	@ 0x32
 8003992:	4836      	ldr	r0, [pc, #216]	@ (8003a6c <statemachine+0x4fc>)
 8003994:	f011 fb94 	bl	80150c0 <sniprintf>
		ssd1306_WriteString((char *) screenbuffer, Font_6x8, White);
 8003998:	4a35      	ldr	r2, [pc, #212]	@ (8003a70 <statemachine+0x500>)
 800399a:	2301      	movs	r3, #1
 800399c:	ca06      	ldmia	r2, {r1, r2}
 800399e:	4833      	ldr	r0, [pc, #204]	@ (8003a6c <statemachine+0x4fc>)
 80039a0:	f7ff fd76 	bl	8003490 <ssd1306_WriteString>
#ifdef PARTIE_HAUT
		create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,GROUND_ADDR,0x10,
 80039a4:	4b22      	ldr	r3, [pc, #136]	@ (8003a30 <statemachine+0x4c0>)
 80039a6:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80039aa:	4b21      	ldr	r3, [pc, #132]	@ (8003a30 <statemachine+0x4c0>)
 80039ac:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 80039b0:	4b1f      	ldr	r3, [pc, #124]	@ (8003a30 <statemachine+0x4c0>)
 80039b2:	edd3 6a29 	vldr	s13, [r3, #164]	@ 0xa4
 80039b6:	4b1f      	ldr	r3, [pc, #124]	@ (8003a34 <statemachine+0x4c4>)
 80039b8:	ed93 6a05 	vldr	s12, [r3, #20]
 80039bc:	4b1c      	ldr	r3, [pc, #112]	@ (8003a30 <statemachine+0x4c0>)
 80039be:	edd3 5a33 	vldr	s11, [r3, #204]	@ 0xcc
 80039c2:	4b1b      	ldr	r3, [pc, #108]	@ (8003a30 <statemachine+0x4c0>)
 80039c4:	edd3 2a30 	vldr	s5, [r3, #192]	@ 0xc0
 80039c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003a38 <statemachine+0x4c8>)
 80039ca:	ed93 3a00 	vldr	s6, [r3]
 80039ce:	4b19      	ldr	r3, [pc, #100]	@ (8003a34 <statemachine+0x4c4>)
 80039d0:	edd3 3a03 	vldr	s7, [r3, #12]
 80039d4:	4b19      	ldr	r3, [pc, #100]	@ (8003a3c <statemachine+0x4cc>)
 80039d6:	ed93 4a00 	vldr	s8, [r3]
 80039da:	4b18      	ldr	r3, [pc, #96]	@ (8003a3c <statemachine+0x4cc>)
 80039dc:	edd3 4a01 	vldr	s9, [r3, #4]
 80039e0:	4b16      	ldr	r3, [pc, #88]	@ (8003a3c <statemachine+0x4cc>)
 80039e2:	ed93 5a02 	vldr	s10, [r3, #8]
 80039e6:	4b16      	ldr	r3, [pc, #88]	@ (8003a40 <statemachine+0x4d0>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	9300      	str	r3, [sp, #0]
 80039ec:	eeb0 2a65 	vmov.f32	s4, s11
 80039f0:	eef0 1a46 	vmov.f32	s3, s12
 80039f4:	eeb0 1a66 	vmov.f32	s2, s13
 80039f8:	eef0 0a47 	vmov.f32	s1, s14
 80039fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003a00:	2310      	movs	r3, #16
 8003a02:	2201      	movs	r2, #1
 8003a04:	2182      	movs	r1, #130	@ 0x82
 8003a06:	480f      	ldr	r0, [pc, #60]	@ (8003a44 <statemachine+0x4d4>)
 8003a08:	f000 fd0e 	bl	8004428 <create_and_send_payload>
				  GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,myDatabmp581.altitude,GNSSData.fvspeed,
				  GNSSData.fgSpeed,distance_entre_module,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

#endif

		if(flag_separation==1){
 8003a0c:	4b19      	ldr	r3, [pc, #100]	@ (8003a74 <statemachine+0x504>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	f040 80ed 	bne.w	8003bf0 <statemachine+0x680>
			state++;
 8003a16:	4b0e      	ldr	r3, [pc, #56]	@ (8003a50 <statemachine+0x4e0>)
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	b2da      	uxtb	r2, r3
 8003a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003a50 <statemachine+0x4e0>)
 8003a20:	701a      	strb	r2, [r3, #0]
		}
		break;
 8003a22:	e0e5      	b.n	8003bf0 <statemachine+0x680>
 8003a24:	20001284 	.word	0x20001284
 8003a28:	20001288 	.word	0x20001288
 8003a2c:	20001280 	.word	0x20001280
 8003a30:	20000b94 	.word	0x20000b94
 8003a34:	20000680 	.word	0x20000680
 8003a38:	20000b0c 	.word	0x20000b0c
 8003a3c:	20000660 	.word	0x20000660
 8003a40:	20000ddc 	.word	0x20000ddc
 8003a44:	200003f0 	.word	0x200003f0
 8003a48:	20000dac 	.word	0x20000dac
 8003a4c:	20000db4 	.word	0x20000db4
 8003a50:	20000da8 	.word	0x20000da8
 8003a54:	20000dc0 	.word	0x20000dc0
 8003a58:	00000000 	.word	0x00000000
 8003a5c:	2000001c 	.word	0x2000001c
 8003a60:	080196e8 	.word	0x080196e8
 8003a64:	20000dcc 	.word	0x20000dcc
 8003a68:	080196ec 	.word	0x080196ec
 8003a6c:	2000124c 	.word	0x2000124c
 8003a70:	2000000c 	.word	0x2000000c
 8003a74:	20000db0 	.word	0x20000db0

	case POSTSEPARATION:
		ssd1306_Fill(Black);
 8003a78:	2000      	movs	r0, #0
 8003a7a:	f7ff fbed 	bl	8003258 <ssd1306_Fill>
		ssd1306_SetCursor(32, 32);
 8003a7e:	2120      	movs	r1, #32
 8003a80:	2020      	movs	r0, #32
 8003a82:	f7ff fd2b 	bl	80034dc <ssd1306_SetCursor>
		ssd1306_WriteString("POST", Font_16x24, White);
 8003a86:	4a5d      	ldr	r2, [pc, #372]	@ (8003bfc <statemachine+0x68c>)
 8003a88:	2301      	movs	r3, #1
 8003a8a:	ca06      	ldmia	r2, {r1, r2}
 8003a8c:	485c      	ldr	r0, [pc, #368]	@ (8003c00 <statemachine+0x690>)
 8003a8e:	f7ff fcff 	bl	8003490 <ssd1306_WriteString>
		ssd1306_SetCursor(32, 56);
 8003a92:	2138      	movs	r1, #56	@ 0x38
 8003a94:	2020      	movs	r0, #32
 8003a96:	f7ff fd21 	bl	80034dc <ssd1306_SetCursor>
		snprintf((char *)screenbuffer,50,"tps=%lu",(timeindex-cpt_tps_chute));
 8003a9a:	4b5a      	ldr	r3, [pc, #360]	@ (8003c04 <statemachine+0x694>)
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	4b5a      	ldr	r3, [pc, #360]	@ (8003c08 <statemachine+0x698>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	4a59      	ldr	r2, [pc, #356]	@ (8003c0c <statemachine+0x69c>)
 8003aa6:	2132      	movs	r1, #50	@ 0x32
 8003aa8:	4859      	ldr	r0, [pc, #356]	@ (8003c10 <statemachine+0x6a0>)
 8003aaa:	f011 fb09 	bl	80150c0 <sniprintf>
		ssd1306_WriteString((char *) screenbuffer, Font_6x8, White);
 8003aae:	4a59      	ldr	r2, [pc, #356]	@ (8003c14 <statemachine+0x6a4>)
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	ca06      	ldmia	r2, {r1, r2}
 8003ab4:	4856      	ldr	r0, [pc, #344]	@ (8003c10 <statemachine+0x6a0>)
 8003ab6:	f7ff fceb 	bl	8003490 <ssd1306_WriteString>

#ifdef PARTIE_HAUT
		create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,GROUND_ADDR,0x10,
 8003aba:	4b57      	ldr	r3, [pc, #348]	@ (8003c18 <statemachine+0x6a8>)
 8003abc:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003ac0:	4b55      	ldr	r3, [pc, #340]	@ (8003c18 <statemachine+0x6a8>)
 8003ac2:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003ac6:	4b54      	ldr	r3, [pc, #336]	@ (8003c18 <statemachine+0x6a8>)
 8003ac8:	edd3 6a29 	vldr	s13, [r3, #164]	@ 0xa4
 8003acc:	4b53      	ldr	r3, [pc, #332]	@ (8003c1c <statemachine+0x6ac>)
 8003ace:	ed93 6a05 	vldr	s12, [r3, #20]
 8003ad2:	4b51      	ldr	r3, [pc, #324]	@ (8003c18 <statemachine+0x6a8>)
 8003ad4:	edd3 5a33 	vldr	s11, [r3, #204]	@ 0xcc
 8003ad8:	4b4f      	ldr	r3, [pc, #316]	@ (8003c18 <statemachine+0x6a8>)
 8003ada:	edd3 2a30 	vldr	s5, [r3, #192]	@ 0xc0
 8003ade:	4b50      	ldr	r3, [pc, #320]	@ (8003c20 <statemachine+0x6b0>)
 8003ae0:	ed93 3a00 	vldr	s6, [r3]
 8003ae4:	4b4d      	ldr	r3, [pc, #308]	@ (8003c1c <statemachine+0x6ac>)
 8003ae6:	edd3 3a03 	vldr	s7, [r3, #12]
 8003aea:	4b4e      	ldr	r3, [pc, #312]	@ (8003c24 <statemachine+0x6b4>)
 8003aec:	ed93 4a00 	vldr	s8, [r3]
 8003af0:	4b4c      	ldr	r3, [pc, #304]	@ (8003c24 <statemachine+0x6b4>)
 8003af2:	edd3 4a01 	vldr	s9, [r3, #4]
 8003af6:	4b4b      	ldr	r3, [pc, #300]	@ (8003c24 <statemachine+0x6b4>)
 8003af8:	ed93 5a02 	vldr	s10, [r3, #8]
 8003afc:	4b41      	ldr	r3, [pc, #260]	@ (8003c04 <statemachine+0x694>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	9300      	str	r3, [sp, #0]
 8003b02:	eeb0 2a65 	vmov.f32	s4, s11
 8003b06:	eef0 1a46 	vmov.f32	s3, s12
 8003b0a:	eeb0 1a66 	vmov.f32	s2, s13
 8003b0e:	eef0 0a47 	vmov.f32	s1, s14
 8003b12:	eeb0 0a67 	vmov.f32	s0, s15
 8003b16:	2310      	movs	r3, #16
 8003b18:	2201      	movs	r2, #1
 8003b1a:	2182      	movs	r1, #130	@ 0x82
 8003b1c:	4842      	ldr	r0, [pc, #264]	@ (8003c28 <statemachine+0x6b8>)
 8003b1e:	f000 fc83 	bl	8004428 <create_and_send_payload>
				  GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,myDatabmp581.altitude,GNSSData.fvspeed,
				  GNSSData.fgSpeed,temp,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

		vTaskDelay(pdMS_TO_TICKS(5));
 8003b22:	2005      	movs	r0, #5
 8003b24:	f00e fff8 	bl	8012b18 <vTaskDelay>

		create_and_send_payload((uint8_t *) tarvos_TX_Buffer,0x82,BOTTOM_ADDR,0x10,
 8003b28:	4b3b      	ldr	r3, [pc, #236]	@ (8003c18 <statemachine+0x6a8>)
 8003b2a:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003b2e:	4b3a      	ldr	r3, [pc, #232]	@ (8003c18 <statemachine+0x6a8>)
 8003b30:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003b34:	4b3d      	ldr	r3, [pc, #244]	@ (8003c2c <statemachine+0x6bc>)
 8003b36:	edd3 6a00 	vldr	s13, [r3]
 8003b3a:	4b38      	ldr	r3, [pc, #224]	@ (8003c1c <statemachine+0x6ac>)
 8003b3c:	ed93 6a05 	vldr	s12, [r3, #20]
 8003b40:	4b35      	ldr	r3, [pc, #212]	@ (8003c18 <statemachine+0x6a8>)
 8003b42:	edd3 5a33 	vldr	s11, [r3, #204]	@ 0xcc
 8003b46:	4b34      	ldr	r3, [pc, #208]	@ (8003c18 <statemachine+0x6a8>)
 8003b48:	edd3 2a30 	vldr	s5, [r3, #192]	@ 0xc0
 8003b4c:	4b34      	ldr	r3, [pc, #208]	@ (8003c20 <statemachine+0x6b0>)
 8003b4e:	ed93 3a00 	vldr	s6, [r3]
 8003b52:	4b32      	ldr	r3, [pc, #200]	@ (8003c1c <statemachine+0x6ac>)
 8003b54:	edd3 3a03 	vldr	s7, [r3, #12]
 8003b58:	4b32      	ldr	r3, [pc, #200]	@ (8003c24 <statemachine+0x6b4>)
 8003b5a:	ed93 4a00 	vldr	s8, [r3]
 8003b5e:	4b31      	ldr	r3, [pc, #196]	@ (8003c24 <statemachine+0x6b4>)
 8003b60:	edd3 4a01 	vldr	s9, [r3, #4]
 8003b64:	4b2f      	ldr	r3, [pc, #188]	@ (8003c24 <statemachine+0x6b4>)
 8003b66:	ed93 5a02 	vldr	s10, [r3, #8]
 8003b6a:	4b26      	ldr	r3, [pc, #152]	@ (8003c04 <statemachine+0x694>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	9300      	str	r3, [sp, #0]
 8003b70:	eeb0 2a65 	vmov.f32	s4, s11
 8003b74:	eef0 1a46 	vmov.f32	s3, s12
 8003b78:	eeb0 1a66 	vmov.f32	s2, s13
 8003b7c:	eef0 0a47 	vmov.f32	s1, s14
 8003b80:	eeb0 0a67 	vmov.f32	s0, s15
 8003b84:	2310      	movs	r3, #16
 8003b86:	2216      	movs	r2, #22
 8003b88:	2182      	movs	r1, #130	@ 0x82
 8003b8a:	4827      	ldr	r0, [pc, #156]	@ (8003c28 <statemachine+0x6b8>)
 8003b8c:	f000 fc4c 	bl	8004428 <create_and_send_payload>
				  GNSSData.fLat,GNSSData.fLon,GNSSData.fhMSL,myDatabmp581.altitude,GNSSData.fvspeed,
				  GNSSData.fgSpeed,distance_entre_module,myDatabmp581.press,myData6AXIS.AccelX,myData6AXIS.AccelY,myData6AXIS.AccelZ,timeindex);

#endif

		if((timeindex-cpt_tps_chute)>=120){
 8003b90:	4b1c      	ldr	r3, [pc, #112]	@ (8003c04 <statemachine+0x694>)
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	4b1c      	ldr	r3, [pc, #112]	@ (8003c08 <statemachine+0x698>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	2b77      	cmp	r3, #119	@ 0x77
 8003b9c:	d92a      	bls.n	8003bf4 <statemachine+0x684>
			state++;
 8003b9e:	4b24      	ldr	r3, [pc, #144]	@ (8003c30 <statemachine+0x6c0>)
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	b2da      	uxtb	r2, r3
 8003ba6:	4b22      	ldr	r3, [pc, #136]	@ (8003c30 <statemachine+0x6c0>)
 8003ba8:	701a      	strb	r2, [r3, #0]
			flag_fin=1;
 8003baa:	4b22      	ldr	r3, [pc, #136]	@ (8003c34 <statemachine+0x6c4>)
 8003bac:	2201      	movs	r2, #1
 8003bae:	601a      	str	r2, [r3, #0]
#ifdef PARTIE_HAUT
			osThreadSuspend(GNSSParseHandle);
 8003bb0:	4b21      	ldr	r3, [pc, #132]	@ (8003c38 <statemachine+0x6c8>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f00e f812 	bl	8011bde <osThreadSuspend>
			osThreadSuspend(tarvosDecodeHandle);
 8003bba:	4b20      	ldr	r3, [pc, #128]	@ (8003c3c <statemachine+0x6cc>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f00e f80d 	bl	8011bde <osThreadSuspend>
			osThreadSuspend(SdcardwriteHandle);
 8003bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8003c40 <statemachine+0x6d0>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f00e f808 	bl	8011bde <osThreadSuspend>
#endif
		}



		break;
 8003bce:	e011      	b.n	8003bf4 <statemachine+0x684>
	case FIN:

		ssd1306_Fill(Black);
 8003bd0:	2000      	movs	r0, #0
 8003bd2:	f7ff fb41 	bl	8003258 <ssd1306_Fill>
		ssd1306_SetCursor(32, 32);
 8003bd6:	2120      	movs	r1, #32
 8003bd8:	2020      	movs	r0, #32
 8003bda:	f7ff fc7f 	bl	80034dc <ssd1306_SetCursor>
		ssd1306_WriteString("FIN", Font_16x24, White);
 8003bde:	4a07      	ldr	r2, [pc, #28]	@ (8003bfc <statemachine+0x68c>)
 8003be0:	2301      	movs	r3, #1
 8003be2:	ca06      	ldmia	r2, {r1, r2}
 8003be4:	4817      	ldr	r0, [pc, #92]	@ (8003c44 <statemachine+0x6d4>)
 8003be6:	f7ff fc53 	bl	8003490 <ssd1306_WriteString>

		break;
 8003bea:	e004      	b.n	8003bf6 <statemachine+0x686>
		break;
 8003bec:	bf00      	nop
 8003bee:	e002      	b.n	8003bf6 <statemachine+0x686>
		break;
 8003bf0:	bf00      	nop
 8003bf2:	e000      	b.n	8003bf6 <statemachine+0x686>
		break;
 8003bf4:	bf00      	nop
	}

}
 8003bf6:	bf00      	nop
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	2000001c 	.word	0x2000001c
 8003c00:	080196f4 	.word	0x080196f4
 8003c04:	20000ddc 	.word	0x20000ddc
 8003c08:	20000dc0 	.word	0x20000dc0
 8003c0c:	080196fc 	.word	0x080196fc
 8003c10:	2000124c 	.word	0x2000124c
 8003c14:	2000000c 	.word	0x2000000c
 8003c18:	20000b94 	.word	0x20000b94
 8003c1c:	20000680 	.word	0x20000680
 8003c20:	20000b0c 	.word	0x20000b0c
 8003c24:	20000660 	.word	0x20000660
 8003c28:	200003f0 	.word	0x200003f0
 8003c2c:	20000dcc 	.word	0x20000dcc
 8003c30:	20000da8 	.word	0x20000da8
 8003c34:	20000dc4 	.word	0x20000dc4
 8003c38:	20000330 	.word	0x20000330
 8003c3c:	20000340 	.word	0x20000340
 8003c40:	20000334 	.word	0x20000334
 8003c44:	08019704 	.word	0x08019704

08003c48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c4e:	4b12      	ldr	r3, [pc, #72]	@ (8003c98 <HAL_MspInit+0x50>)
 8003c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c52:	4a11      	ldr	r2, [pc, #68]	@ (8003c98 <HAL_MspInit+0x50>)
 8003c54:	f043 0301 	orr.w	r3, r3, #1
 8003c58:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8003c98 <HAL_MspInit+0x50>)
 8003c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c5e:	f003 0301 	and.w	r3, r3, #1
 8003c62:	607b      	str	r3, [r7, #4]
 8003c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c66:	4b0c      	ldr	r3, [pc, #48]	@ (8003c98 <HAL_MspInit+0x50>)
 8003c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6a:	4a0b      	ldr	r2, [pc, #44]	@ (8003c98 <HAL_MspInit+0x50>)
 8003c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c70:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c72:	4b09      	ldr	r3, [pc, #36]	@ (8003c98 <HAL_MspInit+0x50>)
 8003c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c7a:	603b      	str	r3, [r7, #0]
 8003c7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003c7e:	2200      	movs	r2, #0
 8003c80:	210f      	movs	r1, #15
 8003c82:	f06f 0001 	mvn.w	r0, #1
 8003c86:	f003 fc37 	bl	80074f8 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003c8a:	f005 f847 	bl	8008d1c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c8e:	bf00      	nop
 8003c90:	3708      	adds	r7, #8
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	40021000 	.word	0x40021000

08003c9c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b08c      	sub	sp, #48	@ 0x30
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003cac:	4b2c      	ldr	r3, [pc, #176]	@ (8003d60 <HAL_InitTick+0xc4>)
 8003cae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cb0:	4a2b      	ldr	r2, [pc, #172]	@ (8003d60 <HAL_InitTick+0xc4>)
 8003cb2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003cb6:	6613      	str	r3, [r2, #96]	@ 0x60
 8003cb8:	4b29      	ldr	r3, [pc, #164]	@ (8003d60 <HAL_InitTick+0xc4>)
 8003cba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cc0:	60bb      	str	r3, [r7, #8]
 8003cc2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003cc4:	f107 020c 	add.w	r2, r7, #12
 8003cc8:	f107 0310 	add.w	r3, r7, #16
 8003ccc:	4611      	mov	r1, r2
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f005 fd1a 	bl	8009708 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003cd4:	f005 fd02 	bl	80096dc <HAL_RCC_GetPCLK2Freq>
 8003cd8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cdc:	4a21      	ldr	r2, [pc, #132]	@ (8003d64 <HAL_InitTick+0xc8>)
 8003cde:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce2:	0c9b      	lsrs	r3, r3, #18
 8003ce4:	3b01      	subs	r3, #1
 8003ce6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003ce8:	4b1f      	ldr	r3, [pc, #124]	@ (8003d68 <HAL_InitTick+0xcc>)
 8003cea:	4a20      	ldr	r2, [pc, #128]	@ (8003d6c <HAL_InitTick+0xd0>)
 8003cec:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003cee:	4b1e      	ldr	r3, [pc, #120]	@ (8003d68 <HAL_InitTick+0xcc>)
 8003cf0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003cf4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003cf6:	4a1c      	ldr	r2, [pc, #112]	@ (8003d68 <HAL_InitTick+0xcc>)
 8003cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cfa:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003cfc:	4b1a      	ldr	r3, [pc, #104]	@ (8003d68 <HAL_InitTick+0xcc>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d02:	4b19      	ldr	r3, [pc, #100]	@ (8003d68 <HAL_InitTick+0xcc>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8003d08:	4817      	ldr	r0, [pc, #92]	@ (8003d68 <HAL_InitTick+0xcc>)
 8003d0a:	f006 fb91 	bl	800a430 <HAL_TIM_Base_Init>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8003d14:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d11b      	bne.n	8003d54 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003d1c:	4812      	ldr	r0, [pc, #72]	@ (8003d68 <HAL_InitTick+0xcc>)
 8003d1e:	f006 fbdf 	bl	800a4e0 <HAL_TIM_Base_Start_IT>
 8003d22:	4603      	mov	r3, r0
 8003d24:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003d28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d111      	bne.n	8003d54 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003d30:	2019      	movs	r0, #25
 8003d32:	f003 fbfb 	bl	800752c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2b0f      	cmp	r3, #15
 8003d3a:	d808      	bhi.n	8003d4e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	6879      	ldr	r1, [r7, #4]
 8003d40:	2019      	movs	r0, #25
 8003d42:	f003 fbd9 	bl	80074f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d46:	4a0a      	ldr	r2, [pc, #40]	@ (8003d70 <HAL_InitTick+0xd4>)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6013      	str	r3, [r2, #0]
 8003d4c:	e002      	b.n	8003d54 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003d54:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3730      	adds	r7, #48	@ 0x30
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	40021000 	.word	0x40021000
 8003d64:	431bde83 	.word	0x431bde83
 8003d68:	2000128c 	.word	0x2000128c
 8003d6c:	40012c00 	.word	0x40012c00
 8003d70:	2000002c 	.word	0x2000002c

08003d74 <hard_fault_handler_c>:

uint8_t hardfaultbuf[200];


void hard_fault_handler_c(uint32_t *stacked_regs)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b092      	sub	sp, #72	@ 0x48
 8003d78:	af08      	add	r7, sp, #32
 8003d7a:	6078      	str	r0, [r7, #4]
    // Rcupre les registres sauvegards par le CPU
    uint32_t r0  = stacked_regs[0];
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t r1  = stacked_regs[1];
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	623b      	str	r3, [r7, #32]
    uint32_t r2  = stacked_regs[2];
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	61fb      	str	r3, [r7, #28]
    uint32_t r3  = stacked_regs[3];
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	61bb      	str	r3, [r7, #24]
    uint32_t r12 = stacked_regs[4];
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	691b      	ldr	r3, [r3, #16]
 8003d98:	617b      	str	r3, [r7, #20]
    uint32_t lr  = stacked_regs[5];
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	613b      	str	r3, [r7, #16]
    uint32_t pc  = stacked_regs[6]; // <-- Instruction fautive !
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	60fb      	str	r3, [r7, #12]
    uint32_t psr = stacked_regs[7];
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	69db      	ldr	r3, [r3, #28]
 8003daa:	60bb      	str	r3, [r7, #8]

    // Mettez un breakpoint ici
    snprintf((char *)hardfaultbuf,200,"\n[HardFault] R0=0x%08lX R1=0x%08lX R2=0x%08lX R3=0x%08lX R12=0x%08lX LR=0x%08lX PC=0x%08lX PSR=0x%08lX\n", r0, r1, r2, r3, r12, lr, pc, psr);
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	9306      	str	r3, [sp, #24]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	9305      	str	r3, [sp, #20]
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	9304      	str	r3, [sp, #16]
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	9303      	str	r3, [sp, #12]
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	9302      	str	r3, [sp, #8]
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	9301      	str	r3, [sp, #4]
 8003dc4:	6a3b      	ldr	r3, [r7, #32]
 8003dc6:	9300      	str	r3, [sp, #0]
 8003dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dca:	4a03      	ldr	r2, [pc, #12]	@ (8003dd8 <hard_fault_handler_c+0x64>)
 8003dcc:	21c8      	movs	r1, #200	@ 0xc8
 8003dce:	4803      	ldr	r0, [pc, #12]	@ (8003ddc <hard_fault_handler_c+0x68>)
 8003dd0:	f011 f976 	bl	80150c0 <sniprintf>
    // Pause ici pour analyse
    while(1);
 8003dd4:	bf00      	nop
 8003dd6:	e7fd      	b.n	8003dd4 <hard_fault_handler_c+0x60>
 8003dd8:	08019708 	.word	0x08019708
 8003ddc:	200012d8 	.word	0x200012d8

08003de0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003de4:	bf00      	nop
 8003de6:	e7fd      	b.n	8003de4 <NMI_Handler+0x4>

08003de8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
    __asm volatile
 8003dec:	f01e 0f04 	tst.w	lr, #4
 8003df0:	bf0c      	ite	eq
 8003df2:	f3ef 8008 	mrseq	r0, MSP
 8003df6:	f3ef 8009 	mrsne	r0, PSP
 8003dfa:	f7ff bfbb 	b.w	8003d74 <hard_fault_handler_c>
        "ITE EQ\n"
        "MRSEQ r0, MSP\n"
        "MRSNE r0, PSP\n"
        "B hard_fault_handler_c\n"
    );
	  ssd1306_SetCursor(32, 32);
 8003dfe:	2120      	movs	r1, #32
 8003e00:	2020      	movs	r0, #32
 8003e02:	f7ff fb6b 	bl	80034dc <ssd1306_SetCursor>
	 	  ssd1306_Fill(Black);
 8003e06:	2000      	movs	r0, #0
 8003e08:	f7ff fa26 	bl	8003258 <ssd1306_Fill>
	 	  ssd1306_WriteString("hardfault", Font_7x10, White);
 8003e0c:	4a04      	ldr	r2, [pc, #16]	@ (8003e20 <HardFault_Handler+0x38>)
 8003e0e:	2301      	movs	r3, #1
 8003e10:	ca06      	ldmia	r2, {r1, r2}
 8003e12:	4804      	ldr	r0, [pc, #16]	@ (8003e24 <HardFault_Handler+0x3c>)
 8003e14:	f7ff fb3c 	bl	8003490 <ssd1306_WriteString>
	 	  ssd1306_UpdateScreen();
 8003e18:	f7ff fa36 	bl	8003288 <ssd1306_UpdateScreen>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e1c:	bf00      	nop
 8003e1e:	e7fd      	b.n	8003e1c <HardFault_Handler+0x34>
 8003e20:	20000014 	.word	0x20000014
 8003e24:	08019770 	.word	0x08019770

08003e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e2c:	bf00      	nop
 8003e2e:	e7fd      	b.n	8003e2c <MemManage_Handler+0x4>

08003e30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e30:	b480      	push	{r7}
 8003e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e34:	bf00      	nop
 8003e36:	e7fd      	b.n	8003e34 <BusFault_Handler+0x4>

08003e38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e3c:	bf00      	nop
 8003e3e:	e7fd      	b.n	8003e3c <UsageFault_Handler+0x4>

08003e40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e40:	b480      	push	{r7}
 8003e42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e44:	bf00      	nop
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr

08003e4e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003e52:	2002      	movs	r0, #2
 8003e54:	f004 f882 	bl	8007f5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003e58:	bf00      	nop
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003e60:	2010      	movs	r0, #16
 8003e62:	f004 f87b 	bl	8007f5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003e66:	bf00      	nop
 8003e68:	bd80      	pop	{r7, pc}
	...

08003e6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 8003e70:	4802      	ldr	r0, [pc, #8]	@ (8003e7c <DMA1_Channel1_IRQHandler+0x10>)
 8003e72:	f003 fd4c 	bl	800790e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003e76:	bf00      	nop
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20001488 	.word	0x20001488

08003e80 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003e84:	4802      	ldr	r0, [pc, #8]	@ (8003e90 <DMA1_Channel2_IRQHandler+0x10>)
 8003e86:	f003 fd42 	bl	800790e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003e8a:	bf00      	nop
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	200002ac 	.word	0x200002ac

08003e94 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8003e98:	4802      	ldr	r0, [pc, #8]	@ (8003ea4 <DMA1_Channel3_IRQHandler+0x10>)
 8003e9a:	f003 fd38 	bl	800790e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003e9e:	bf00      	nop
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	20001618 	.word	0x20001618

08003ea8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003eac:	4802      	ldr	r0, [pc, #8]	@ (8003eb8 <DMA1_Channel5_IRQHandler+0x10>)
 8003eae:	f003 fd2e 	bl	800790e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8003eb2:	bf00      	nop
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	20001678 	.word	0x20001678

08003ebc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003ec0:	4802      	ldr	r0, [pc, #8]	@ (8003ecc <ADC1_2_IRQHandler+0x10>)
 8003ec2:	f002 fa23 	bl	800630c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003ec6:	bf00      	nop
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	20000240 	.word	0x20000240

08003ed0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003ed4:	4802      	ldr	r0, [pc, #8]	@ (8003ee0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8003ed6:	f007 f875 	bl	800afc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003eda:	bf00      	nop
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	2000128c 	.word	0x2000128c

08003ee4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003ee8:	4802      	ldr	r0, [pc, #8]	@ (8003ef4 <TIM2_IRQHandler+0x10>)
 8003eea:	f007 f86b 	bl	800afc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003eee:	bf00      	nop
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	200013a4 	.word	0x200013a4

08003ef8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

	timeindex++;
 8003efc:	4b04      	ldr	r3, [pc, #16]	@ (8003f10 <TIM4_IRQHandler+0x18>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	3301      	adds	r3, #1
 8003f02:	4a03      	ldr	r2, [pc, #12]	@ (8003f10 <TIM4_IRQHandler+0x18>)
 8003f04:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003f06:	4803      	ldr	r0, [pc, #12]	@ (8003f14 <TIM4_IRQHandler+0x1c>)
 8003f08:	f007 f85c 	bl	800afc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003f0c:	bf00      	nop
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	20000ddc 	.word	0x20000ddc
 8003f14:	2000143c 	.word	0x2000143c

08003f18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003f1c:	4802      	ldr	r0, [pc, #8]	@ (8003f28 <USART1_IRQHandler+0x10>)
 8003f1e:	f008 fc53 	bl	800c7c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003f22:	bf00      	nop
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	20001584 	.word	0x20001584

08003f2c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003f30:	4802      	ldr	r0, [pc, #8]	@ (8003f3c <LPUART1_IRQHandler+0x10>)
 8003f32:	f008 fc49 	bl	800c7c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003f36:	bf00      	nop
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	200014f0 	.word	0x200014f0

08003f40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f40:	b480      	push	{r7}
 8003f42:	af00      	add	r7, sp, #0
  return 1;
 8003f44:	2301      	movs	r3, #1
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <_kill>:

int _kill(int pid, int sig)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f5a:	f011 fa91 	bl	8015480 <__errno>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2216      	movs	r2, #22
 8003f62:	601a      	str	r2, [r3, #0]
  return -1;
 8003f64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3708      	adds	r7, #8
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <_exit>:

void _exit (int status)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003f78:	f04f 31ff 	mov.w	r1, #4294967295
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f7ff ffe7 	bl	8003f50 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003f82:	bf00      	nop
 8003f84:	e7fd      	b.n	8003f82 <_exit+0x12>

08003f86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b086      	sub	sp, #24
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	60f8      	str	r0, [r7, #12]
 8003f8e:	60b9      	str	r1, [r7, #8]
 8003f90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f92:	2300      	movs	r3, #0
 8003f94:	617b      	str	r3, [r7, #20]
 8003f96:	e00a      	b.n	8003fae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003f98:	f3af 8000 	nop.w
 8003f9c:	4601      	mov	r1, r0
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	1c5a      	adds	r2, r3, #1
 8003fa2:	60ba      	str	r2, [r7, #8]
 8003fa4:	b2ca      	uxtb	r2, r1
 8003fa6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	3301      	adds	r3, #1
 8003fac:	617b      	str	r3, [r7, #20]
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	dbf0      	blt.n	8003f98 <_read+0x12>
  }

  return len;
 8003fb6:	687b      	ldr	r3, [r7, #4]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3718      	adds	r7, #24
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fcc:	2300      	movs	r3, #0
 8003fce:	617b      	str	r3, [r7, #20]
 8003fd0:	e009      	b.n	8003fe6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	1c5a      	adds	r2, r3, #1
 8003fd6:	60ba      	str	r2, [r7, #8]
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	617b      	str	r3, [r7, #20]
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	dbf1      	blt.n	8003fd2 <_write+0x12>
  }
  return len;
 8003fee:	687b      	ldr	r3, [r7, #4]
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3718      	adds	r7, #24
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <_close>:

int _close(int file)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004000:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004004:	4618      	mov	r0, r3
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004020:	605a      	str	r2, [r3, #4]
  return 0;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <_isatty>:

int _isatty(int file)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004038:	2301      	movs	r3, #1
}
 800403a:	4618      	mov	r0, r3
 800403c:	370c      	adds	r7, #12
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr

08004046 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004046:	b480      	push	{r7}
 8004048:	b085      	sub	sp, #20
 800404a:	af00      	add	r7, sp, #0
 800404c:	60f8      	str	r0, [r7, #12]
 800404e:	60b9      	str	r1, [r7, #8]
 8004050:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3714      	adds	r7, #20
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004068:	4a14      	ldr	r2, [pc, #80]	@ (80040bc <_sbrk+0x5c>)
 800406a:	4b15      	ldr	r3, [pc, #84]	@ (80040c0 <_sbrk+0x60>)
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004074:	4b13      	ldr	r3, [pc, #76]	@ (80040c4 <_sbrk+0x64>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d102      	bne.n	8004082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800407c:	4b11      	ldr	r3, [pc, #68]	@ (80040c4 <_sbrk+0x64>)
 800407e:	4a12      	ldr	r2, [pc, #72]	@ (80040c8 <_sbrk+0x68>)
 8004080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004082:	4b10      	ldr	r3, [pc, #64]	@ (80040c4 <_sbrk+0x64>)
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4413      	add	r3, r2
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	429a      	cmp	r2, r3
 800408e:	d207      	bcs.n	80040a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004090:	f011 f9f6 	bl	8015480 <__errno>
 8004094:	4603      	mov	r3, r0
 8004096:	220c      	movs	r2, #12
 8004098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800409a:	f04f 33ff 	mov.w	r3, #4294967295
 800409e:	e009      	b.n	80040b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040a0:	4b08      	ldr	r3, [pc, #32]	@ (80040c4 <_sbrk+0x64>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040a6:	4b07      	ldr	r3, [pc, #28]	@ (80040c4 <_sbrk+0x64>)
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4413      	add	r3, r2
 80040ae:	4a05      	ldr	r2, [pc, #20]	@ (80040c4 <_sbrk+0x64>)
 80040b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80040b2:	68fb      	ldr	r3, [r7, #12]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3718      	adds	r7, #24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	20008000 	.word	0x20008000
 80040c0:	00000400 	.word	0x00000400
 80040c4:	200013a0 	.word	0x200013a0
 80040c8:	200048e8 	.word	0x200048e8

080040cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80040cc:	b480      	push	{r7}
 80040ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80040d0:	4b06      	ldr	r3, [pc, #24]	@ (80040ec <SystemInit+0x20>)
 80040d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d6:	4a05      	ldr	r2, [pc, #20]	@ (80040ec <SystemInit+0x20>)
 80040d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80040dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80040e0:	bf00      	nop
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	e000ed00 	.word	0xe000ed00

080040f0 <INIT_PERM_TARVOS>:
	HAL_StatusTypeDef status=SET_tcMODE("command");

	return status;
}

HAL_StatusTypeDef INIT_PERM_TARVOS(uint8_t Hadr, uint8_t Sadr) {
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b08e      	sub	sp, #56	@ 0x38
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	4603      	mov	r3, r0
 80040f8:	460a      	mov	r2, r1
 80040fa:	71fb      	strb	r3, [r7, #7]
 80040fc:	4613      	mov	r3, r2
 80040fe:	71bb      	strb	r3, [r7, #6]
	 uint8_t commandsize=6;
 8004100:	2306      	movs	r3, #6
 8004102:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	 uint8_t restartsize=4;
 8004106:	2304      	movs	r3, #4
 8004108:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	 HAL_StatusTypeDef status=HAL_OK;
 800410c:	2300      	movs	r3, #0
 800410e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint8_t mode1[] = {0x02, 0x09, 0x02, 0x04, 0x01,0x00};
 8004112:	4a6f      	ldr	r2, [pc, #444]	@ (80042d0 <INIT_PERM_TARVOS+0x1e0>)
 8004114:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004118:	e892 0003 	ldmia.w	r2, {r0, r1}
 800411c:	6018      	str	r0, [r3, #0]
 800411e:	3304      	adds	r3, #4
 8004120:	8019      	strh	r1, [r3, #0]

    uint8_t frequence[] = {0x02, 0x09, 0x02, 0x03, 0x82, 0x00}; // 869.5 MHz -> 130 = 0x82
 8004122:	4a6c      	ldr	r2, [pc, #432]	@ (80042d4 <INIT_PERM_TARVOS+0x1e4>)
 8004124:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004128:	e892 0003 	ldmia.w	r2, {r0, r1}
 800412c:	6018      	str	r0, [r3, #0]
 800412e:	3304      	adds	r3, #4
 8004130:	8019      	strh	r1, [r3, #0]
    // On modifie la puissance (ici  500mW max)
    uint8_t puissance[] = {0x02, 0x09, 0x02, 0x02, 0x1B, 0x00};
 8004132:	4a69      	ldr	r2, [pc, #420]	@ (80042d8 <INIT_PERM_TARVOS+0x1e8>)
 8004134:	f107 031c 	add.w	r3, r7, #28
 8004138:	e892 0003 	ldmia.w	r2, {r0, r1}
 800413c:	6018      	str	r0, [r3, #0]
 800413e:	3304      	adds	r3, #4
 8004140:	8019      	strh	r1, [r3, #0]

    // On modifie l'adresse de la source
    uint8_t Sadrr[] = {0x02, 0x09, 0x02, 0x0B, Hadr, 0x00};
 8004142:	2302      	movs	r3, #2
 8004144:	753b      	strb	r3, [r7, #20]
 8004146:	2309      	movs	r3, #9
 8004148:	757b      	strb	r3, [r7, #21]
 800414a:	2302      	movs	r3, #2
 800414c:	75bb      	strb	r3, [r7, #22]
 800414e:	230b      	movs	r3, #11
 8004150:	75fb      	strb	r3, [r7, #23]
 8004152:	79fb      	ldrb	r3, [r7, #7]
 8004154:	763b      	strb	r3, [r7, #24]
 8004156:	2300      	movs	r3, #0
 8004158:	767b      	strb	r3, [r7, #25]

    // On modifie l'adresse avec qui on veut communiquer
   	uint8_t send[] = {0x02, 0x09, 0x02, 0x08, Sadr, 0x00};
 800415a:	2302      	movs	r3, #2
 800415c:	733b      	strb	r3, [r7, #12]
 800415e:	2309      	movs	r3, #9
 8004160:	737b      	strb	r3, [r7, #13]
 8004162:	2302      	movs	r3, #2
 8004164:	73bb      	strb	r3, [r7, #14]
 8004166:	2308      	movs	r3, #8
 8004168:	73fb      	strb	r3, [r7, #15]
 800416a:	79bb      	ldrb	r3, [r7, #6]
 800416c:	743b      	strb	r3, [r7, #16]
 800416e:	2300      	movs	r3, #0
 8004170:	747b      	strb	r3, [r7, #17]

   	// On redmarre le module pour mettre  jour les paramtres
   	uint8_t restart[4] = {0x02, 0x05, 0x00, 0x07};
 8004172:	4b5a      	ldr	r3, [pc, #360]	@ (80042dc <INIT_PERM_TARVOS+0x1ec>)
 8004174:	60bb      	str	r3, [r7, #8]

    mode1[5] = Get_CRC8(mode1, commandsize-1); // Ajout du CRC
 8004176:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800417a:	b29b      	uxth	r3, r3
 800417c:	3b01      	subs	r3, #1
 800417e:	b29a      	uxth	r2, r3
 8004180:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004184:	4611      	mov	r1, r2
 8004186:	4618      	mov	r0, r3
 8004188:	f000 f8ac 	bl	80042e4 <Get_CRC8>
 800418c:	4603      	mov	r3, r0
 800418e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if(HAL_UART_Transmit(&hlpuart1,(uint8_t *)mode1, commandsize, 100)!=HAL_OK){
 8004192:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004196:	b29a      	uxth	r2, r3
 8004198:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800419c:	2364      	movs	r3, #100	@ 0x64
 800419e:	4850      	ldr	r0, [pc, #320]	@ (80042e0 <INIT_PERM_TARVOS+0x1f0>)
 80041a0:	f008 f8de 	bl	800c360 <HAL_UART_Transmit>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d002      	beq.n	80041b0 <INIT_PERM_TARVOS+0xc0>

    	status=HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37





    frequence[5] = Get_CRC8(frequence,  commandsize-1); // Ajout du CRC
 80041b0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	3b01      	subs	r3, #1
 80041b8:	b29a      	uxth	r2, r3
 80041ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041be:	4611      	mov	r1, r2
 80041c0:	4618      	mov	r0, r3
 80041c2:	f000 f88f 	bl	80042e4 <Get_CRC8>
 80041c6:	4603      	mov	r3, r0
 80041c8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if( HAL_UART_Transmit(&hlpuart1, frequence, commandsize, 500)!=HAL_OK){
 80041cc:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80041d0:	b29a      	uxth	r2, r3
 80041d2:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80041d6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80041da:	4841      	ldr	r0, [pc, #260]	@ (80042e0 <INIT_PERM_TARVOS+0x1f0>)
 80041dc:	f008 f8c0 	bl	800c360 <HAL_UART_Transmit>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d002      	beq.n	80041ec <INIT_PERM_TARVOS+0xfc>

      	status=HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }



    puissance[5] = Get_CRC8(puissance,  commandsize-1); // Ajout du CRC
 80041ec:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	3b01      	subs	r3, #1
 80041f4:	b29a      	uxth	r2, r3
 80041f6:	f107 031c 	add.w	r3, r7, #28
 80041fa:	4611      	mov	r1, r2
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 f871 	bl	80042e4 <Get_CRC8>
 8004202:	4603      	mov	r3, r0
 8004204:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    if( HAL_UART_Transmit(&hlpuart1, puissance, commandsize, 500)!=HAL_OK){
 8004208:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800420c:	b29a      	uxth	r2, r3
 800420e:	f107 011c 	add.w	r1, r7, #28
 8004212:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004216:	4832      	ldr	r0, [pc, #200]	@ (80042e0 <INIT_PERM_TARVOS+0x1f0>)
 8004218:	f008 f8a2 	bl	800c360 <HAL_UART_Transmit>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d002      	beq.n	8004228 <INIT_PERM_TARVOS+0x138>

      	status=HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }



    Sadrr[5] = Get_CRC8(Sadrr, commandsize-1); // Ajout du CRC
 8004228:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800422c:	b29b      	uxth	r3, r3
 800422e:	3b01      	subs	r3, #1
 8004230:	b29a      	uxth	r2, r3
 8004232:	f107 0314 	add.w	r3, r7, #20
 8004236:	4611      	mov	r1, r2
 8004238:	4618      	mov	r0, r3
 800423a:	f000 f853 	bl	80042e4 <Get_CRC8>
 800423e:	4603      	mov	r3, r0
 8004240:	767b      	strb	r3, [r7, #25]
    if( HAL_UART_Transmit(&hlpuart1, Sadrr, commandsize, 500)!=HAL_OK){
 8004242:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004246:	b29a      	uxth	r2, r3
 8004248:	f107 0114 	add.w	r1, r7, #20
 800424c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004250:	4823      	ldr	r0, [pc, #140]	@ (80042e0 <INIT_PERM_TARVOS+0x1f0>)
 8004252:	f008 f885 	bl	800c360 <HAL_UART_Transmit>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d002      	beq.n	8004262 <INIT_PERM_TARVOS+0x172>

      	status=HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }



	send[5] = Get_CRC8(send,  commandsize-1); // Ajout du CRC
 8004262:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004266:	b29b      	uxth	r3, r3
 8004268:	3b01      	subs	r3, #1
 800426a:	b29a      	uxth	r2, r3
 800426c:	f107 030c 	add.w	r3, r7, #12
 8004270:	4611      	mov	r1, r2
 8004272:	4618      	mov	r0, r3
 8004274:	f000 f836 	bl	80042e4 <Get_CRC8>
 8004278:	4603      	mov	r3, r0
 800427a:	747b      	strb	r3, [r7, #17]
	  if(HAL_UART_Transmit(&hlpuart1, send, commandsize, 500)!=HAL_OK){
 800427c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004280:	b29a      	uxth	r2, r3
 8004282:	f107 010c 	add.w	r1, r7, #12
 8004286:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800428a:	4815      	ldr	r0, [pc, #84]	@ (80042e0 <INIT_PERM_TARVOS+0x1f0>)
 800428c:	f008 f868 	bl	800c360 <HAL_UART_Transmit>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d002      	beq.n	800429c <INIT_PERM_TARVOS+0x1ac>

	    	status=HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    }


	  if(HAL_UART_Transmit(&hlpuart1, restart, restartsize, 500)!=HAL_OK){
 800429c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	f107 0108 	add.w	r1, r7, #8
 80042a6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80042aa:	480d      	ldr	r0, [pc, #52]	@ (80042e0 <INIT_PERM_TARVOS+0x1f0>)
 80042ac:	f008 f858 	bl	800c360 <HAL_UART_Transmit>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d002      	beq.n	80042bc <INIT_PERM_TARVOS+0x1cc>

	    	status=HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    }


    HAL_Delay(1000);
 80042bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80042c0:	f001 fb8a 	bl	80059d8 <HAL_Delay>
    return status;
 80042c4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3738      	adds	r7, #56	@ 0x38
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	080197a0 	.word	0x080197a0
 80042d4:	080197a8 	.word	0x080197a8
 80042d8:	080197b0 	.word	0x080197b0
 80042dc:	07000502 	.word	0x07000502
 80042e0:	200014f0 	.word	0x200014f0

080042e4 <Get_CRC8>:



uint8_t Get_CRC8(uint8_t * bufP, uint16_t len){
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	460b      	mov	r3, r1
 80042ee:	807b      	strh	r3, [r7, #2]

	uint8_t crc = 0x00;
 80042f0:	2300      	movs	r3, #0
 80042f2:	73fb      	strb	r3, [r7, #15]
	for (uint16_t i = 0; i < len; i++){
 80042f4:	2300      	movs	r3, #0
 80042f6:	81bb      	strh	r3, [r7, #12]
 80042f8:	e009      	b.n	800430e <Get_CRC8+0x2a>
		crc ^= bufP[i];
 80042fa:	89bb      	ldrh	r3, [r7, #12]
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	4413      	add	r3, r2
 8004300:	781a      	ldrb	r2, [r3, #0]
 8004302:	7bfb      	ldrb	r3, [r7, #15]
 8004304:	4053      	eors	r3, r2
 8004306:	73fb      	strb	r3, [r7, #15]
	for (uint16_t i = 0; i < len; i++){
 8004308:	89bb      	ldrh	r3, [r7, #12]
 800430a:	3301      	adds	r3, #1
 800430c:	81bb      	strh	r3, [r7, #12]
 800430e:	89ba      	ldrh	r2, [r7, #12]
 8004310:	887b      	ldrh	r3, [r7, #2]
 8004312:	429a      	cmp	r2, r3
 8004314:	d3f1      	bcc.n	80042fa <Get_CRC8+0x16>
	}
	return crc;
 8004316:	7bfb      	ldrb	r3, [r7, #15]
}
 8004318:	4618      	mov	r0, r3
 800431a:	3714      	adds	r7, #20
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <SEND_DATA_NETW1>:

    return status;

}

void SEND_DATA_NETW1(uint8_t *data, uint8_t channel, uint8_t dest_adress, int length) {
 8004324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004328:	b08a      	sub	sp, #40	@ 0x28
 800432a:	af00      	add	r7, sp, #0
 800432c:	60f8      	str	r0, [r7, #12]
 800432e:	607b      	str	r3, [r7, #4]
 8004330:	460b      	mov	r3, r1
 8004332:	72fb      	strb	r3, [r7, #11]
 8004334:	4613      	mov	r3, r2
 8004336:	72bb      	strb	r3, [r7, #10]
 8004338:	466b      	mov	r3, sp
 800433a:	469a      	mov	sl, r3
    // Longueur totale de la trame : en-tte (5 octets) + donnes + CRC
    uint8_t trame[5 + length + 1]; // +1 pour le CRC
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	1d9e      	adds	r6, r3, #6
 8004340:	1e73      	subs	r3, r6, #1
 8004342:	623b      	str	r3, [r7, #32]
 8004344:	4632      	mov	r2, r6
 8004346:	2300      	movs	r3, #0
 8004348:	4690      	mov	r8, r2
 800434a:	4699      	mov	r9, r3
 800434c:	f04f 0200 	mov.w	r2, #0
 8004350:	f04f 0300 	mov.w	r3, #0
 8004354:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004358:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800435c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004360:	4632      	mov	r2, r6
 8004362:	2300      	movs	r3, #0
 8004364:	4614      	mov	r4, r2
 8004366:	461d      	mov	r5, r3
 8004368:	f04f 0200 	mov.w	r2, #0
 800436c:	f04f 0300 	mov.w	r3, #0
 8004370:	00eb      	lsls	r3, r5, #3
 8004372:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004376:	00e2      	lsls	r2, r4, #3
 8004378:	4633      	mov	r3, r6
 800437a:	3307      	adds	r3, #7
 800437c:	08db      	lsrs	r3, r3, #3
 800437e:	00db      	lsls	r3, r3, #3
 8004380:	ebad 0d03 	sub.w	sp, sp, r3
 8004384:	466b      	mov	r3, sp
 8004386:	3300      	adds	r3, #0
 8004388:	61fb      	str	r3, [r7, #28]

    // Initialisation de l'en-tte
    trame[0] = 0x02;            // Start byte
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	2202      	movs	r2, #2
 800438e:	701a      	strb	r2, [r3, #0]
    trame[1] = 0x01;            // Command identifier
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	2201      	movs	r2, #1
 8004394:	705a      	strb	r2, [r3, #1]
    trame[2] = length + 2;      // Longueur totale (length + channel + dest_adress)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	b2db      	uxtb	r3, r3
 800439a:	3302      	adds	r3, #2
 800439c:	b2da      	uxtb	r2, r3
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	709a      	strb	r2, [r3, #2]
    trame[3] = channel;         // Canal
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	7afa      	ldrb	r2, [r7, #11]
 80043a6:	70da      	strb	r2, [r3, #3]
    trame[4] = dest_adress;     // Adresse de destination
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	7aba      	ldrb	r2, [r7, #10]
 80043ac:	711a      	strb	r2, [r3, #4]

    // Copie des donnes dans la trame
    for (uint8_t i = 0; i < length; i++) {
 80043ae:	2300      	movs	r3, #0
 80043b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80043b4:	e00e      	b.n	80043d4 <SEND_DATA_NETW1+0xb0>
        trame[5 + i] = data[i];
 80043b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	441a      	add	r2, r3
 80043be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043c2:	3305      	adds	r3, #5
 80043c4:	7811      	ldrb	r1, [r2, #0]
 80043c6:	69fa      	ldr	r2, [r7, #28]
 80043c8:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < length; i++) {
 80043ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043ce:	3301      	adds	r3, #1
 80043d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80043d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	429a      	cmp	r2, r3
 80043dc:	dceb      	bgt.n	80043b6 <SEND_DATA_NETW1+0x92>
    }

    // Calcul du CRC (sur tout sauf le CRC lui-mme)
    trame[5 + length] = Get_CRC8(trame, 5 + length);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	3305      	adds	r3, #5
 80043e4:	b29a      	uxth	r2, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	1d5c      	adds	r4, r3, #5
 80043ea:	4611      	mov	r1, r2
 80043ec:	69f8      	ldr	r0, [r7, #28]
 80043ee:	f7ff ff79 	bl	80042e4 <Get_CRC8>
 80043f2:	4603      	mov	r3, r0
 80043f4:	461a      	mov	r2, r3
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	551a      	strb	r2, [r3, r4]

    // Transmission de la trame
    HAL_UART_Transmit(&hlpuart1, trame, sizeof(trame), 500);
 80043fa:	b2b2      	uxth	r2, r6
 80043fc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004400:	69f9      	ldr	r1, [r7, #28]
 8004402:	4808      	ldr	r0, [pc, #32]	@ (8004424 <SEND_DATA_NETW1+0x100>)
 8004404:	f007 ffac 	bl	800c360 <HAL_UART_Transmit>
    uint8_t bufferreceivetest[10];
    HAL_UART_Receive_IT(&hlpuart1,(uint8_t *)bufferreceivetest,5);
 8004408:	f107 0310 	add.w	r3, r7, #16
 800440c:	2205      	movs	r2, #5
 800440e:	4619      	mov	r1, r3
 8004410:	4804      	ldr	r0, [pc, #16]	@ (8004424 <SEND_DATA_NETW1+0x100>)
 8004412:	f008 f833 	bl	800c47c <HAL_UART_Receive_IT>
 8004416:	46d5      	mov	sp, sl

}
 8004418:	bf00      	nop
 800441a:	3728      	adds	r7, #40	@ 0x28
 800441c:	46bd      	mov	sp, r7
 800441e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004422:	bf00      	nop
 8004424:	200014f0 	.word	0x200014f0

08004428 <create_and_send_payload>:
	return status;

}

//payload size==54
void create_and_send_payload(uint8_t* buffer,uint8_t channel,uint8_t dest_adress,uint16_t header_code,float latitude,float longitude,float hMSL,float altitude_baro,float vspeed,float hspeed,float temperature,float pression, float Accx, float Accy, float Accz, uint32_t timeindex){
 8004428:	b580      	push	{r7, lr}
 800442a:	b09c      	sub	sp, #112	@ 0x70
 800442c:	af00      	add	r7, sp, #0
 800442e:	6378      	str	r0, [r7, #52]	@ 0x34
 8004430:	4608      	mov	r0, r1
 8004432:	4611      	mov	r1, r2
 8004434:	461a      	mov	r2, r3
 8004436:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
 800443a:	edc7 0a0a 	vstr	s1, [r7, #40]	@ 0x28
 800443e:	ed87 1a09 	vstr	s2, [r7, #36]	@ 0x24
 8004442:	edc7 1a08 	vstr	s3, [r7, #32]
 8004446:	ed87 2a07 	vstr	s4, [r7, #28]
 800444a:	edc7 2a06 	vstr	s5, [r7, #24]
 800444e:	ed87 3a05 	vstr	s6, [r7, #20]
 8004452:	edc7 3a04 	vstr	s7, [r7, #16]
 8004456:	ed87 4a03 	vstr	s8, [r7, #12]
 800445a:	edc7 4a02 	vstr	s9, [r7, #8]
 800445e:	ed87 5a01 	vstr	s10, [r7, #4]
 8004462:	4603      	mov	r3, r0
 8004464:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8004468:	460b      	mov	r3, r1
 800446a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800446e:	4613      	mov	r3, r2
 8004470:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint8_t buffdonnee[54];
    buffdonnee[0] = (header_code >> 8) & 0xFF;
 8004472:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004474:	0a1b      	lsrs	r3, r3, #8
 8004476:	b29b      	uxth	r3, r3
 8004478:	b2db      	uxtb	r3, r3
 800447a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    buffdonnee[1] = header_code & 0xFF;
 800447e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004480:	b2db      	uxtb	r3, r3
 8004482:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    buffdonnee[2] = flag_calib;
 8004486:	4b22      	ldr	r3, [pc, #136]	@ (8004510 <create_and_send_payload+0xe8>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	b2db      	uxtb	r3, r3
 800448c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    buffdonnee[3] = flag_drop;
 8004490:	4b20      	ldr	r3, [pc, #128]	@ (8004514 <create_and_send_payload+0xec>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	b2db      	uxtb	r3, r3
 8004496:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    buffdonnee[4] = flag_separation;
 800449a:	4b1f      	ldr	r3, [pc, #124]	@ (8004518 <create_and_send_payload+0xf0>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
    buffdonnee[5] = flag_fin;
 80044a4:	4b1d      	ldr	r3, [pc, #116]	@ (800451c <create_and_send_payload+0xf4>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

    memcpy(&buffdonnee[6],  &latitude,      sizeof(float));
 80044ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044b0:	f8c7 303e 	str.w	r3, [r7, #62]	@ 0x3e
    memcpy(&buffdonnee[10],  &longitude,     sizeof(float));
 80044b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044b6:	f8c7 3042 	str.w	r3, [r7, #66]	@ 0x42
    memcpy(&buffdonnee[14], &hMSL,      sizeof(float));
 80044ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044bc:	f8c7 3046 	str.w	r3, [r7, #70]	@ 0x46
    memcpy(&buffdonnee[18], &altitude_baro, sizeof(float));
 80044c0:	6a3b      	ldr	r3, [r7, #32]
 80044c2:	f8c7 304a 	str.w	r3, [r7, #74]	@ 0x4a
    memcpy(&buffdonnee[22], &vspeed,        sizeof(float));
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	f8c7 304e 	str.w	r3, [r7, #78]	@ 0x4e
    memcpy(&buffdonnee[26], &hspeed,        sizeof(float));
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	f8c7 3052 	str.w	r3, [r7, #82]	@ 0x52
    memcpy(&buffdonnee[30], &temperature,    sizeof(float));
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	f8c7 3056 	str.w	r3, [r7, #86]	@ 0x56
    memcpy(&buffdonnee[34], &pression,    sizeof(float));
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	f8c7 305a 	str.w	r3, [r7, #90]	@ 0x5a
    memcpy(&buffdonnee[38], &Accx,    sizeof(float));
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f8c7 305e 	str.w	r3, [r7, #94]	@ 0x5e
    memcpy(&buffdonnee[42], &Accy,    sizeof(float));
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f8c7 3062 	str.w	r3, [r7, #98]	@ 0x62
    memcpy(&buffdonnee[46], &Accz,    sizeof(float));
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f8c7 3066 	str.w	r3, [r7, #102]	@ 0x66
    memcpy(&buffdonnee[50], &timeindex,    sizeof(uint32_t));
 80044f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044f2:	f8c7 306a 	str.w	r3, [r7, #106]	@ 0x6a

    SEND_DATA_NETW1((uint8_t *)buffdonnee, channel,dest_adress, 54);
 80044f6:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80044fa:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 80044fe:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8004502:	2336      	movs	r3, #54	@ 0x36
 8004504:	f7ff ff0e 	bl	8004324 <SEND_DATA_NETW1>

}
 8004508:	bf00      	nop
 800450a:	3770      	adds	r7, #112	@ 0x70
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	20000db4 	.word	0x20000db4
 8004514:	20000dac 	.word	0x20000dac
 8004518:	20000db0 	.word	0x20000db0
 800451c:	20000dc4 	.word	0x20000dc4

08004520 <decode_payload>:

void decode_payload(DecodedPayload* out,uint8_t * receivingbuffer) {
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
	if(receivingbuffer[0]!=0x02 || receivingbuffer[1]!=0x81){
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	2b02      	cmp	r3, #2
 8004530:	f040 8088 	bne.w	8004644 <decode_payload+0x124>
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	3301      	adds	r3, #1
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	2b81      	cmp	r3, #129	@ 0x81
 800453c:	f040 8082 	bne.w	8004644 <decode_payload+0x124>
		return;
	}
	if(receivingbuffer[2]!=56){
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	3302      	adds	r3, #2
 8004544:	781b      	ldrb	r3, [r3, #0]
 8004546:	2b38      	cmp	r3, #56	@ 0x38
 8004548:	d17e      	bne.n	8004648 <decode_payload+0x128>
		return;
	}

	out->senderadress=receivingbuffer[3];
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	78da      	ldrb	r2, [r3, #3]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	out->header_code = (receivingbuffer[4] << 8) | receivingbuffer[5];
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	3304      	adds	r3, #4
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	b21b      	sxth	r3, r3
 800455c:	021b      	lsls	r3, r3, #8
 800455e:	b21a      	sxth	r2, r3
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	3305      	adds	r3, #5
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	b21b      	sxth	r3, r3
 8004568:	4313      	orrs	r3, r2
 800456a:	b21b      	sxth	r3, r3
 800456c:	b29a      	uxth	r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    out->flag_calib = receivingbuffer[6];
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	799a      	ldrb	r2, [r3, #6]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    out->flag_drop = receivingbuffer[7];
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	79da      	ldrb	r2, [r3, #7]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    out->flag_separation = receivingbuffer[8];
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	7a1a      	ldrb	r2, [r3, #8]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    out->flag_fin = receivingbuffer[9];
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	7a5a      	ldrb	r2, [r3, #9]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }

#endif

#ifdef PARTIE_HAUT
    memcpy(&out->latitude,      &receivingbuffer[10],  sizeof(float));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	3348      	adds	r3, #72	@ 0x48
 80045a0:	683a      	ldr	r2, [r7, #0]
 80045a2:	320a      	adds	r2, #10
 80045a4:	6812      	ldr	r2, [r2, #0]
 80045a6:	601a      	str	r2, [r3, #0]
    memcpy(&out->longitude,     &receivingbuffer[14],  sizeof(float));
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	334c      	adds	r3, #76	@ 0x4c
 80045ac:	683a      	ldr	r2, [r7, #0]
 80045ae:	320e      	adds	r2, #14
 80045b0:	6812      	ldr	r2, [r2, #0]
 80045b2:	601a      	str	r2, [r3, #0]
    memcpy(&out->hMSL,      &receivingbuffer[18], sizeof(float));
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	3350      	adds	r3, #80	@ 0x50
 80045b8:	683a      	ldr	r2, [r7, #0]
 80045ba:	3212      	adds	r2, #18
 80045bc:	6812      	ldr	r2, [r2, #0]
 80045be:	601a      	str	r2, [r3, #0]
    memcpy(&out->altitude_baro, &receivingbuffer[22], sizeof(float));
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3354      	adds	r3, #84	@ 0x54
 80045c4:	683a      	ldr	r2, [r7, #0]
 80045c6:	3216      	adds	r2, #22
 80045c8:	6812      	ldr	r2, [r2, #0]
 80045ca:	601a      	str	r2, [r3, #0]
    memcpy(&out->vspeed,        &receivingbuffer[26], sizeof(float));
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	3358      	adds	r3, #88	@ 0x58
 80045d0:	683a      	ldr	r2, [r7, #0]
 80045d2:	321a      	adds	r2, #26
 80045d4:	6812      	ldr	r2, [r2, #0]
 80045d6:	601a      	str	r2, [r3, #0]
    memcpy(&out->hspeed,        &receivingbuffer[30], sizeof(float));
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	335c      	adds	r3, #92	@ 0x5c
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	321e      	adds	r2, #30
 80045e0:	6812      	ldr	r2, [r2, #0]
 80045e2:	601a      	str	r2, [r3, #0]
    memcpy(&out->temperature,     &receivingbuffer[34], sizeof(float));
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	3360      	adds	r3, #96	@ 0x60
 80045e8:	683a      	ldr	r2, [r7, #0]
 80045ea:	3222      	adds	r2, #34	@ 0x22
 80045ec:	6812      	ldr	r2, [r2, #0]
 80045ee:	601a      	str	r2, [r3, #0]
    memcpy(&out->pression,     &receivingbuffer[38], sizeof(float));
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	3370      	adds	r3, #112	@ 0x70
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	3226      	adds	r2, #38	@ 0x26
 80045f8:	6812      	ldr	r2, [r2, #0]
 80045fa:	601a      	str	r2, [r3, #0]
    memcpy(&out->Accx,     &receivingbuffer[42], sizeof(float));
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	3364      	adds	r3, #100	@ 0x64
 8004600:	683a      	ldr	r2, [r7, #0]
 8004602:	322a      	adds	r2, #42	@ 0x2a
 8004604:	6812      	ldr	r2, [r2, #0]
 8004606:	601a      	str	r2, [r3, #0]
    memcpy(&out->Accy,     &receivingbuffer[46], sizeof(float));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	3368      	adds	r3, #104	@ 0x68
 800460c:	683a      	ldr	r2, [r7, #0]
 800460e:	322e      	adds	r2, #46	@ 0x2e
 8004610:	6812      	ldr	r2, [r2, #0]
 8004612:	601a      	str	r2, [r3, #0]
    memcpy(&out->Accz,     &receivingbuffer[50], sizeof(float));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	336c      	adds	r3, #108	@ 0x6c
 8004618:	683a      	ldr	r2, [r7, #0]
 800461a:	3232      	adds	r2, #50	@ 0x32
 800461c:	6812      	ldr	r2, [r2, #0]
 800461e:	601a      	str	r2, [r3, #0]
    memcpy(&out->timeindex,     &receivingbuffer[54], sizeof(uint32_t));
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	3374      	adds	r3, #116	@ 0x74
 8004624:	683a      	ldr	r2, [r7, #0]
 8004626:	3236      	adds	r2, #54	@ 0x36
 8004628:	6812      	ldr	r2, [r2, #0]
 800462a:	601a      	str	r2, [r3, #0]
    memcpy(&out->RSSI,     &receivingbuffer[58], sizeof(uint8_t));
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	3378      	adds	r3, #120	@ 0x78
 8004630:	683a      	ldr	r2, [r7, #0]
 8004632:	323a      	adds	r2, #58	@ 0x3a
 8004634:	7812      	ldrb	r2, [r2, #0]
 8004636:	701a      	strb	r2, [r3, #0]
#endif




    memset((uint8_t *)receivingbuffer,0,64);
 8004638:	2240      	movs	r2, #64	@ 0x40
 800463a:	2100      	movs	r1, #0
 800463c:	6838      	ldr	r0, [r7, #0]
 800463e:	f010 fe6f 	bl	8015320 <memset>
 8004642:	e002      	b.n	800464a <decode_payload+0x12a>
		return;
 8004644:	bf00      	nop
 8004646:	e000      	b.n	800464a <decode_payload+0x12a>
		return;
 8004648:	bf00      	nop
}
 800464a:	3708      	adds	r7, #8
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim2_ch2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b08e      	sub	sp, #56	@ 0x38
 8004654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004656:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800465a:	2200      	movs	r2, #0
 800465c:	601a      	str	r2, [r3, #0]
 800465e:	605a      	str	r2, [r3, #4]
 8004660:	609a      	str	r2, [r3, #8]
 8004662:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004664:	f107 031c 	add.w	r3, r7, #28
 8004668:	2200      	movs	r2, #0
 800466a:	601a      	str	r2, [r3, #0]
 800466c:	605a      	str	r2, [r3, #4]
 800466e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004670:	463b      	mov	r3, r7
 8004672:	2200      	movs	r2, #0
 8004674:	601a      	str	r2, [r3, #0]
 8004676:	605a      	str	r2, [r3, #4]
 8004678:	609a      	str	r2, [r3, #8]
 800467a:	60da      	str	r2, [r3, #12]
 800467c:	611a      	str	r2, [r3, #16]
 800467e:	615a      	str	r2, [r3, #20]
 8004680:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004682:	4b2d      	ldr	r3, [pc, #180]	@ (8004738 <MX_TIM2_Init+0xe8>)
 8004684:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004688:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800468a:	4b2b      	ldr	r3, [pc, #172]	@ (8004738 <MX_TIM2_Init+0xe8>)
 800468c:	2200      	movs	r2, #0
 800468e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004690:	4b29      	ldr	r3, [pc, #164]	@ (8004738 <MX_TIM2_Init+0xe8>)
 8004692:	2200      	movs	r2, #0
 8004694:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 119;
 8004696:	4b28      	ldr	r3, [pc, #160]	@ (8004738 <MX_TIM2_Init+0xe8>)
 8004698:	2277      	movs	r2, #119	@ 0x77
 800469a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800469c:	4b26      	ldr	r3, [pc, #152]	@ (8004738 <MX_TIM2_Init+0xe8>)
 800469e:	2200      	movs	r2, #0
 80046a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046a2:	4b25      	ldr	r3, [pc, #148]	@ (8004738 <MX_TIM2_Init+0xe8>)
 80046a4:	2200      	movs	r2, #0
 80046a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80046a8:	4823      	ldr	r0, [pc, #140]	@ (8004738 <MX_TIM2_Init+0xe8>)
 80046aa:	f005 fec1 	bl	800a430 <HAL_TIM_Base_Init>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d001      	beq.n	80046b8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80046b4:	f7fe fb90 	bl	8002dd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80046bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80046be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80046c2:	4619      	mov	r1, r3
 80046c4:	481c      	ldr	r0, [pc, #112]	@ (8004738 <MX_TIM2_Init+0xe8>)
 80046c6:	f006 fee1 	bl	800b48c <HAL_TIM_ConfigClockSource>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d001      	beq.n	80046d4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80046d0:	f7fe fb82 	bl	8002dd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80046d4:	4818      	ldr	r0, [pc, #96]	@ (8004738 <MX_TIM2_Init+0xe8>)
 80046d6:	f005 ff6d 	bl	800a5b4 <HAL_TIM_PWM_Init>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d001      	beq.n	80046e4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80046e0:	f7fe fb7a 	bl	8002dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046e4:	2300      	movs	r3, #0
 80046e6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046e8:	2300      	movs	r3, #0
 80046ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80046ec:	f107 031c 	add.w	r3, r7, #28
 80046f0:	4619      	mov	r1, r3
 80046f2:	4811      	ldr	r0, [pc, #68]	@ (8004738 <MX_TIM2_Init+0xe8>)
 80046f4:	f007 fd1c 	bl	800c130 <HAL_TIMEx_MasterConfigSynchronization>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80046fe:	f7fe fb6b 	bl	8002dd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004702:	2360      	movs	r3, #96	@ 0x60
 8004704:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004706:	2300      	movs	r3, #0
 8004708:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800470a:	2300      	movs	r3, #0
 800470c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800470e:	2304      	movs	r3, #4
 8004710:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004712:	463b      	mov	r3, r7
 8004714:	2204      	movs	r2, #4
 8004716:	4619      	mov	r1, r3
 8004718:	4807      	ldr	r0, [pc, #28]	@ (8004738 <MX_TIM2_Init+0xe8>)
 800471a:	f006 fda3 	bl	800b264 <HAL_TIM_PWM_ConfigChannel>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8004724:	f7fe fb58 	bl	8002dd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004728:	4803      	ldr	r0, [pc, #12]	@ (8004738 <MX_TIM2_Init+0xe8>)
 800472a:	f000 f951 	bl	80049d0 <HAL_TIM_MspPostInit>

}
 800472e:	bf00      	nop
 8004730:	3738      	adds	r7, #56	@ 0x38
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	200013a4 	.word	0x200013a4

0800473c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b08e      	sub	sp, #56	@ 0x38
 8004740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004742:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004746:	2200      	movs	r2, #0
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	605a      	str	r2, [r3, #4]
 800474c:	609a      	str	r2, [r3, #8]
 800474e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004750:	f107 031c 	add.w	r3, r7, #28
 8004754:	2200      	movs	r2, #0
 8004756:	601a      	str	r2, [r3, #0]
 8004758:	605a      	str	r2, [r3, #4]
 800475a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800475c:	463b      	mov	r3, r7
 800475e:	2200      	movs	r2, #0
 8004760:	601a      	str	r2, [r3, #0]
 8004762:	605a      	str	r2, [r3, #4]
 8004764:	609a      	str	r2, [r3, #8]
 8004766:	60da      	str	r2, [r3, #12]
 8004768:	611a      	str	r2, [r3, #16]
 800476a:	615a      	str	r2, [r3, #20]
 800476c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800476e:	4b2d      	ldr	r3, [pc, #180]	@ (8004824 <MX_TIM3_Init+0xe8>)
 8004770:	4a2d      	ldr	r2, [pc, #180]	@ (8004828 <MX_TIM3_Init+0xec>)
 8004772:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8004774:	4b2b      	ldr	r3, [pc, #172]	@ (8004824 <MX_TIM3_Init+0xe8>)
 8004776:	2263      	movs	r2, #99	@ 0x63
 8004778:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800477a:	4b2a      	ldr	r3, [pc, #168]	@ (8004824 <MX_TIM3_Init+0xe8>)
 800477c:	2200      	movs	r2, #0
 800477e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8004780:	4b28      	ldr	r3, [pc, #160]	@ (8004824 <MX_TIM3_Init+0xe8>)
 8004782:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004786:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004788:	4b26      	ldr	r3, [pc, #152]	@ (8004824 <MX_TIM3_Init+0xe8>)
 800478a:	2200      	movs	r2, #0
 800478c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800478e:	4b25      	ldr	r3, [pc, #148]	@ (8004824 <MX_TIM3_Init+0xe8>)
 8004790:	2280      	movs	r2, #128	@ 0x80
 8004792:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004794:	4823      	ldr	r0, [pc, #140]	@ (8004824 <MX_TIM3_Init+0xe8>)
 8004796:	f005 fe4b 	bl	800a430 <HAL_TIM_Base_Init>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d001      	beq.n	80047a4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80047a0:	f7fe fb1a 	bl	8002dd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80047a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80047a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80047aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80047ae:	4619      	mov	r1, r3
 80047b0:	481c      	ldr	r0, [pc, #112]	@ (8004824 <MX_TIM3_Init+0xe8>)
 80047b2:	f006 fe6b 	bl	800b48c <HAL_TIM_ConfigClockSource>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d001      	beq.n	80047c0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80047bc:	f7fe fb0c 	bl	8002dd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80047c0:	4818      	ldr	r0, [pc, #96]	@ (8004824 <MX_TIM3_Init+0xe8>)
 80047c2:	f005 fef7 	bl	800a5b4 <HAL_TIM_PWM_Init>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d001      	beq.n	80047d0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80047cc:	f7fe fb04 	bl	8002dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047d0:	2300      	movs	r3, #0
 80047d2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047d4:	2300      	movs	r3, #0
 80047d6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80047d8:	f107 031c 	add.w	r3, r7, #28
 80047dc:	4619      	mov	r1, r3
 80047de:	4811      	ldr	r0, [pc, #68]	@ (8004824 <MX_TIM3_Init+0xe8>)
 80047e0:	f007 fca6 	bl	800c130 <HAL_TIMEx_MasterConfigSynchronization>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d001      	beq.n	80047ee <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80047ea:	f7fe faf5 	bl	8002dd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047ee:	2360      	movs	r3, #96	@ 0x60
 80047f0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80047f2:	2300      	movs	r3, #0
 80047f4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047f6:	2300      	movs	r3, #0
 80047f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047fa:	2300      	movs	r3, #0
 80047fc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047fe:	463b      	mov	r3, r7
 8004800:	2200      	movs	r2, #0
 8004802:	4619      	mov	r1, r3
 8004804:	4807      	ldr	r0, [pc, #28]	@ (8004824 <MX_TIM3_Init+0xe8>)
 8004806:	f006 fd2d 	bl	800b264 <HAL_TIM_PWM_ConfigChannel>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d001      	beq.n	8004814 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8004810:	f7fe fae2 	bl	8002dd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004814:	4803      	ldr	r0, [pc, #12]	@ (8004824 <MX_TIM3_Init+0xe8>)
 8004816:	f000 f8db 	bl	80049d0 <HAL_TIM_MspPostInit>

}
 800481a:	bf00      	nop
 800481c:	3738      	adds	r7, #56	@ 0x38
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	200013f0 	.word	0x200013f0
 8004828:	40000400 	.word	0x40000400

0800482c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b088      	sub	sp, #32
 8004830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004832:	f107 0310 	add.w	r3, r7, #16
 8004836:	2200      	movs	r2, #0
 8004838:	601a      	str	r2, [r3, #0]
 800483a:	605a      	str	r2, [r3, #4]
 800483c:	609a      	str	r2, [r3, #8]
 800483e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004840:	1d3b      	adds	r3, r7, #4
 8004842:	2200      	movs	r2, #0
 8004844:	601a      	str	r2, [r3, #0]
 8004846:	605a      	str	r2, [r3, #4]
 8004848:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800484a:	4b1e      	ldr	r3, [pc, #120]	@ (80048c4 <MX_TIM4_Init+0x98>)
 800484c:	4a1e      	ldr	r2, [pc, #120]	@ (80048c8 <MX_TIM4_Init+0x9c>)
 800484e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10000-1;
 8004850:	4b1c      	ldr	r3, [pc, #112]	@ (80048c4 <MX_TIM4_Init+0x98>)
 8004852:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004856:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004858:	4b1a      	ldr	r3, [pc, #104]	@ (80048c4 <MX_TIM4_Init+0x98>)
 800485a:	2200      	movs	r2, #0
 800485c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 800485e:	4b19      	ldr	r3, [pc, #100]	@ (80048c4 <MX_TIM4_Init+0x98>)
 8004860:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004864:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004866:	4b17      	ldr	r3, [pc, #92]	@ (80048c4 <MX_TIM4_Init+0x98>)
 8004868:	2200      	movs	r2, #0
 800486a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800486c:	4b15      	ldr	r3, [pc, #84]	@ (80048c4 <MX_TIM4_Init+0x98>)
 800486e:	2200      	movs	r2, #0
 8004870:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004872:	4814      	ldr	r0, [pc, #80]	@ (80048c4 <MX_TIM4_Init+0x98>)
 8004874:	f005 fddc 	bl	800a430 <HAL_TIM_Base_Init>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d001      	beq.n	8004882 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800487e:	f7fe faab 	bl	8002dd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004882:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004886:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004888:	f107 0310 	add.w	r3, r7, #16
 800488c:	4619      	mov	r1, r3
 800488e:	480d      	ldr	r0, [pc, #52]	@ (80048c4 <MX_TIM4_Init+0x98>)
 8004890:	f006 fdfc 	bl	800b48c <HAL_TIM_ConfigClockSource>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 800489a:	f7fe fa9d 	bl	8002dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800489e:	2300      	movs	r3, #0
 80048a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80048a2:	2300      	movs	r3, #0
 80048a4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80048a6:	1d3b      	adds	r3, r7, #4
 80048a8:	4619      	mov	r1, r3
 80048aa:	4806      	ldr	r0, [pc, #24]	@ (80048c4 <MX_TIM4_Init+0x98>)
 80048ac:	f007 fc40 	bl	800c130 <HAL_TIMEx_MasterConfigSynchronization>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80048b6:	f7fe fa8f 	bl	8002dd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80048ba:	bf00      	nop
 80048bc:	3720      	adds	r7, #32
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	2000143c 	.word	0x2000143c
 80048c8:	40000800 	.word	0x40000800

080048cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048dc:	d13e      	bne.n	800495c <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80048de:	4b37      	ldr	r3, [pc, #220]	@ (80049bc <HAL_TIM_Base_MspInit+0xf0>)
 80048e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e2:	4a36      	ldr	r2, [pc, #216]	@ (80049bc <HAL_TIM_Base_MspInit+0xf0>)
 80048e4:	f043 0301 	orr.w	r3, r3, #1
 80048e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80048ea:	4b34      	ldr	r3, [pc, #208]	@ (80049bc <HAL_TIM_Base_MspInit+0xf0>)
 80048ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	617b      	str	r3, [r7, #20]
 80048f4:	697b      	ldr	r3, [r7, #20]

    /* TIM2 DMA Init */
    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Channel1;
 80048f6:	4b32      	ldr	r3, [pc, #200]	@ (80049c0 <HAL_TIM_Base_MspInit+0xf4>)
 80048f8:	4a32      	ldr	r2, [pc, #200]	@ (80049c4 <HAL_TIM_Base_MspInit+0xf8>)
 80048fa:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 80048fc:	4b30      	ldr	r3, [pc, #192]	@ (80049c0 <HAL_TIM_Base_MspInit+0xf4>)
 80048fe:	2239      	movs	r2, #57	@ 0x39
 8004900:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004902:	4b2f      	ldr	r3, [pc, #188]	@ (80049c0 <HAL_TIM_Base_MspInit+0xf4>)
 8004904:	2210      	movs	r2, #16
 8004906:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004908:	4b2d      	ldr	r3, [pc, #180]	@ (80049c0 <HAL_TIM_Base_MspInit+0xf4>)
 800490a:	2200      	movs	r2, #0
 800490c:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800490e:	4b2c      	ldr	r3, [pc, #176]	@ (80049c0 <HAL_TIM_Base_MspInit+0xf4>)
 8004910:	2280      	movs	r2, #128	@ 0x80
 8004912:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004914:	4b2a      	ldr	r3, [pc, #168]	@ (80049c0 <HAL_TIM_Base_MspInit+0xf4>)
 8004916:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800491a:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800491c:	4b28      	ldr	r3, [pc, #160]	@ (80049c0 <HAL_TIM_Base_MspInit+0xf4>)
 800491e:	2200      	movs	r2, #0
 8004920:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_NORMAL;
 8004922:	4b27      	ldr	r3, [pc, #156]	@ (80049c0 <HAL_TIM_Base_MspInit+0xf4>)
 8004924:	2200      	movs	r2, #0
 8004926:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8004928:	4b25      	ldr	r3, [pc, #148]	@ (80049c0 <HAL_TIM_Base_MspInit+0xf4>)
 800492a:	2200      	movs	r2, #0
 800492c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 800492e:	4824      	ldr	r0, [pc, #144]	@ (80049c0 <HAL_TIM_Base_MspInit+0xf4>)
 8004930:	f002 fe0a 	bl	8007548 <HAL_DMA_Init>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <HAL_TIM_Base_MspInit+0x72>
    {
      Error_Handler();
 800493a:	f7fe fa4d 	bl	8002dd8 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a1f      	ldr	r2, [pc, #124]	@ (80049c0 <HAL_TIM_Base_MspInit+0xf4>)
 8004942:	629a      	str	r2, [r3, #40]	@ 0x28
 8004944:	4a1e      	ldr	r2, [pc, #120]	@ (80049c0 <HAL_TIM_Base_MspInit+0xf4>)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800494a:	2200      	movs	r2, #0
 800494c:	2105      	movs	r1, #5
 800494e:	201c      	movs	r0, #28
 8004950:	f002 fdd2 	bl	80074f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004954:	201c      	movs	r0, #28
 8004956:	f002 fde9 	bl	800752c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800495a:	e02a      	b.n	80049b2 <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM3)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a19      	ldr	r2, [pc, #100]	@ (80049c8 <HAL_TIM_Base_MspInit+0xfc>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d10c      	bne.n	8004980 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004966:	4b15      	ldr	r3, [pc, #84]	@ (80049bc <HAL_TIM_Base_MspInit+0xf0>)
 8004968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800496a:	4a14      	ldr	r2, [pc, #80]	@ (80049bc <HAL_TIM_Base_MspInit+0xf0>)
 800496c:	f043 0302 	orr.w	r3, r3, #2
 8004970:	6593      	str	r3, [r2, #88]	@ 0x58
 8004972:	4b12      	ldr	r3, [pc, #72]	@ (80049bc <HAL_TIM_Base_MspInit+0xf0>)
 8004974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	613b      	str	r3, [r7, #16]
 800497c:	693b      	ldr	r3, [r7, #16]
}
 800497e:	e018      	b.n	80049b2 <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM4)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a11      	ldr	r2, [pc, #68]	@ (80049cc <HAL_TIM_Base_MspInit+0x100>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d113      	bne.n	80049b2 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800498a:	4b0c      	ldr	r3, [pc, #48]	@ (80049bc <HAL_TIM_Base_MspInit+0xf0>)
 800498c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800498e:	4a0b      	ldr	r2, [pc, #44]	@ (80049bc <HAL_TIM_Base_MspInit+0xf0>)
 8004990:	f043 0304 	orr.w	r3, r3, #4
 8004994:	6593      	str	r3, [r2, #88]	@ 0x58
 8004996:	4b09      	ldr	r3, [pc, #36]	@ (80049bc <HAL_TIM_Base_MspInit+0xf0>)
 8004998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800499a:	f003 0304 	and.w	r3, r3, #4
 800499e:	60fb      	str	r3, [r7, #12]
 80049a0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 6, 0);
 80049a2:	2200      	movs	r2, #0
 80049a4:	2106      	movs	r1, #6
 80049a6:	201e      	movs	r0, #30
 80049a8:	f002 fda6 	bl	80074f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80049ac:	201e      	movs	r0, #30
 80049ae:	f002 fdbd 	bl	800752c <HAL_NVIC_EnableIRQ>
}
 80049b2:	bf00      	nop
 80049b4:	3718      	adds	r7, #24
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	40021000 	.word	0x40021000
 80049c0:	20001488 	.word	0x20001488
 80049c4:	40020008 	.word	0x40020008
 80049c8:	40000400 	.word	0x40000400
 80049cc:	40000800 	.word	0x40000800

080049d0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b08a      	sub	sp, #40	@ 0x28
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049d8:	f107 0314 	add.w	r3, r7, #20
 80049dc:	2200      	movs	r2, #0
 80049de:	601a      	str	r2, [r3, #0]
 80049e0:	605a      	str	r2, [r3, #4]
 80049e2:	609a      	str	r2, [r3, #8]
 80049e4:	60da      	str	r2, [r3, #12]
 80049e6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049f0:	d11d      	bne.n	8004a2e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049f2:	4b21      	ldr	r3, [pc, #132]	@ (8004a78 <HAL_TIM_MspPostInit+0xa8>)
 80049f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049f6:	4a20      	ldr	r2, [pc, #128]	@ (8004a78 <HAL_TIM_MspPostInit+0xa8>)
 80049f8:	f043 0301 	orr.w	r3, r3, #1
 80049fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004a78 <HAL_TIM_MspPostInit+0xa8>)
 8004a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	613b      	str	r3, [r7, #16]
 8004a08:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004a0a:	2302      	movs	r3, #2
 8004a0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a0e:	2302      	movs	r3, #2
 8004a10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a12:	2300      	movs	r3, #0
 8004a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004a16:	2301      	movs	r3, #1
 8004a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a1e:	f107 0314 	add.w	r3, r7, #20
 8004a22:	4619      	mov	r1, r3
 8004a24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004a28:	f003 f8cc 	bl	8007bc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004a2c:	e020      	b.n	8004a70 <HAL_TIM_MspPostInit+0xa0>
  else if(timHandle->Instance==TIM3)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a12      	ldr	r2, [pc, #72]	@ (8004a7c <HAL_TIM_MspPostInit+0xac>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d11b      	bne.n	8004a70 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a38:	4b0f      	ldr	r3, [pc, #60]	@ (8004a78 <HAL_TIM_MspPostInit+0xa8>)
 8004a3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a3c:	4a0e      	ldr	r2, [pc, #56]	@ (8004a78 <HAL_TIM_MspPostInit+0xa8>)
 8004a3e:	f043 0304 	orr.w	r3, r3, #4
 8004a42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a44:	4b0c      	ldr	r3, [pc, #48]	@ (8004a78 <HAL_TIM_MspPostInit+0xa8>)
 8004a46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a48:	f003 0304 	and.w	r3, r3, #4
 8004a4c:	60fb      	str	r3, [r7, #12]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004a50:	2340      	movs	r3, #64	@ 0x40
 8004a52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a54:	2302      	movs	r3, #2
 8004a56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004a60:	2302      	movs	r3, #2
 8004a62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a64:	f107 0314 	add.w	r3, r7, #20
 8004a68:	4619      	mov	r1, r3
 8004a6a:	4805      	ldr	r0, [pc, #20]	@ (8004a80 <HAL_TIM_MspPostInit+0xb0>)
 8004a6c:	f003 f8aa 	bl	8007bc4 <HAL_GPIO_Init>
}
 8004a70:	bf00      	nop
 8004a72:	3728      	adds	r7, #40	@ 0x28
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	40000400 	.word	0x40000400
 8004a80:	48000800 	.word	0x48000800

08004a84 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8004a88:	4b21      	ldr	r3, [pc, #132]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004a8a:	4a22      	ldr	r2, [pc, #136]	@ (8004b14 <MX_LPUART1_UART_Init+0x90>)
 8004a8c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8004a8e:	4b20      	ldr	r3, [pc, #128]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004a90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004a94:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004a96:	4b1e      	ldr	r3, [pc, #120]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8004a9c:	4b1c      	ldr	r3, [pc, #112]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8004aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8004aa8:	4b19      	ldr	r3, [pc, #100]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004aaa:	220c      	movs	r2, #12
 8004aac:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004aae:	4b18      	ldr	r3, [pc, #96]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ab4:	4b16      	ldr	r3, [pc, #88]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004aba:	4b15      	ldr	r3, [pc, #84]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004ac0:	4b13      	ldr	r3, [pc, #76]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8004ac6:	4812      	ldr	r0, [pc, #72]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004ac8:	f007 fbfa 	bl	800c2c0 <HAL_UART_Init>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8004ad2:	f7fe f981 	bl	8002dd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004ad6:	2100      	movs	r1, #0
 8004ad8:	480d      	ldr	r0, [pc, #52]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004ada:	f009 ff80 	bl	800e9de <HAL_UARTEx_SetTxFifoThreshold>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8004ae4:	f7fe f978 	bl	8002dd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004ae8:	2100      	movs	r1, #0
 8004aea:	4809      	ldr	r0, [pc, #36]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004aec:	f009 ffb5 	bl	800ea5a <HAL_UARTEx_SetRxFifoThreshold>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d001      	beq.n	8004afa <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8004af6:	f7fe f96f 	bl	8002dd8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8004afa:	4805      	ldr	r0, [pc, #20]	@ (8004b10 <MX_LPUART1_UART_Init+0x8c>)
 8004afc:	f009 ff36 	bl	800e96c <HAL_UARTEx_DisableFifoMode>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d001      	beq.n	8004b0a <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8004b06:	f7fe f967 	bl	8002dd8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8004b0a:	bf00      	nop
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	200014f0 	.word	0x200014f0
 8004b14:	40008000 	.word	0x40008000

08004b18 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004b1c:	4b22      	ldr	r3, [pc, #136]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b1e:	4a23      	ldr	r2, [pc, #140]	@ (8004bac <MX_USART1_UART_Init+0x94>)
 8004b20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004b22:	4b21      	ldr	r3, [pc, #132]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004b28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004b2a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004b30:	4b1d      	ldr	r3, [pc, #116]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004b36:	4b1c      	ldr	r3, [pc, #112]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b3e:	220c      	movs	r2, #12
 8004b40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b42:	4b19      	ldr	r3, [pc, #100]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b48:	4b17      	ldr	r3, [pc, #92]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b4e:	4b16      	ldr	r3, [pc, #88]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004b54:	4b14      	ldr	r3, [pc, #80]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b56:	2200      	movs	r2, #0
 8004b58:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b5a:	4b13      	ldr	r3, [pc, #76]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004b60:	4811      	ldr	r0, [pc, #68]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b62:	f007 fbad 	bl	800c2c0 <HAL_UART_Init>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d001      	beq.n	8004b70 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004b6c:	f7fe f934 	bl	8002dd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b70:	2100      	movs	r1, #0
 8004b72:	480d      	ldr	r0, [pc, #52]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b74:	f009 ff33 	bl	800e9de <HAL_UARTEx_SetTxFifoThreshold>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d001      	beq.n	8004b82 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004b7e:	f7fe f92b 	bl	8002dd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b82:	2100      	movs	r1, #0
 8004b84:	4808      	ldr	r0, [pc, #32]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b86:	f009 ff68 	bl	800ea5a <HAL_UARTEx_SetRxFifoThreshold>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d001      	beq.n	8004b94 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004b90:	f7fe f922 	bl	8002dd8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004b94:	4804      	ldr	r0, [pc, #16]	@ (8004ba8 <MX_USART1_UART_Init+0x90>)
 8004b96:	f009 fee9 	bl	800e96c <HAL_UARTEx_DisableFifoMode>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d001      	beq.n	8004ba4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004ba0:	f7fe f91a 	bl	8002dd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004ba4:	bf00      	nop
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	20001584 	.word	0x20001584
 8004bac:	40013800 	.word	0x40013800

08004bb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b09e      	sub	sp, #120	@ 0x78
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bb8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	601a      	str	r2, [r3, #0]
 8004bc0:	605a      	str	r2, [r3, #4]
 8004bc2:	609a      	str	r2, [r3, #8]
 8004bc4:	60da      	str	r2, [r3, #12]
 8004bc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bc8:	f107 0320 	add.w	r3, r7, #32
 8004bcc:	2244      	movs	r2, #68	@ 0x44
 8004bce:	2100      	movs	r1, #0
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f010 fba5 	bl	8015320 <memset>
  if(uartHandle->Instance==LPUART1)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a7e      	ldr	r2, [pc, #504]	@ (8004dd4 <HAL_UART_MspInit+0x224>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	f040 8087 	bne.w	8004cf0 <HAL_UART_MspInit+0x140>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8004be2:	2320      	movs	r3, #32
 8004be4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8004be6:	2300      	movs	r3, #0
 8004be8:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bea:	f107 0320 	add.w	r3, r7, #32
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f004 fe00 	bl	80097f4 <HAL_RCCEx_PeriphCLKConfig>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d001      	beq.n	8004bfe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004bfa:	f7fe f8ed 	bl	8002dd8 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004bfe:	4b76      	ldr	r3, [pc, #472]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004c00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c02:	4a75      	ldr	r2, [pc, #468]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004c04:	f043 0301 	orr.w	r3, r3, #1
 8004c08:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8004c0a:	4b73      	ldr	r3, [pc, #460]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c0e:	f003 0301 	and.w	r3, r3, #1
 8004c12:	61fb      	str	r3, [r7, #28]
 8004c14:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c16:	4b70      	ldr	r3, [pc, #448]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c1a:	4a6f      	ldr	r2, [pc, #444]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004c1c:	f043 0301 	orr.w	r3, r3, #1
 8004c20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c22:	4b6d      	ldr	r3, [pc, #436]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c26:	f003 0301 	and.w	r3, r3, #1
 8004c2a:	61bb      	str	r3, [r7, #24]
 8004c2c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c2e:	4b6a      	ldr	r3, [pc, #424]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c32:	4a69      	ldr	r2, [pc, #420]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004c34:	f043 0302 	orr.w	r3, r3, #2
 8004c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c3a:	4b67      	ldr	r3, [pc, #412]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	617b      	str	r3, [r7, #20]
 8004c44:	697b      	ldr	r3, [r7, #20]
    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004c46:	2308      	movs	r3, #8
 8004c48:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c52:	2300      	movs	r3, #0
 8004c54:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8004c56:	230c      	movs	r3, #12
 8004c58:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c5a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004c5e:	4619      	mov	r1, r3
 8004c60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c64:	f002 ffae 	bl	8007bc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004c68:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004c6c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c6e:	2302      	movs	r3, #2
 8004c70:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c72:	2300      	movs	r3, #0
 8004c74:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c76:	2300      	movs	r3, #0
 8004c78:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8004c7a:	2308      	movs	r3, #8
 8004c7c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c7e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004c82:	4619      	mov	r1, r3
 8004c84:	4855      	ldr	r0, [pc, #340]	@ (8004ddc <HAL_UART_MspInit+0x22c>)
 8004c86:	f002 ff9d 	bl	8007bc4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel3;
 8004c8a:	4b55      	ldr	r3, [pc, #340]	@ (8004de0 <HAL_UART_MspInit+0x230>)
 8004c8c:	4a55      	ldr	r2, [pc, #340]	@ (8004de4 <HAL_UART_MspInit+0x234>)
 8004c8e:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8004c90:	4b53      	ldr	r3, [pc, #332]	@ (8004de0 <HAL_UART_MspInit+0x230>)
 8004c92:	2222      	movs	r2, #34	@ 0x22
 8004c94:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c96:	4b52      	ldr	r3, [pc, #328]	@ (8004de0 <HAL_UART_MspInit+0x230>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c9c:	4b50      	ldr	r3, [pc, #320]	@ (8004de0 <HAL_UART_MspInit+0x230>)
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ca2:	4b4f      	ldr	r3, [pc, #316]	@ (8004de0 <HAL_UART_MspInit+0x230>)
 8004ca4:	2280      	movs	r2, #128	@ 0x80
 8004ca6:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ca8:	4b4d      	ldr	r3, [pc, #308]	@ (8004de0 <HAL_UART_MspInit+0x230>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004cae:	4b4c      	ldr	r3, [pc, #304]	@ (8004de0 <HAL_UART_MspInit+0x230>)
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8004cb4:	4b4a      	ldr	r3, [pc, #296]	@ (8004de0 <HAL_UART_MspInit+0x230>)
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004cba:	4b49      	ldr	r3, [pc, #292]	@ (8004de0 <HAL_UART_MspInit+0x230>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8004cc0:	4847      	ldr	r0, [pc, #284]	@ (8004de0 <HAL_UART_MspInit+0x230>)
 8004cc2:	f002 fc41 	bl	8007548 <HAL_DMA_Init>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d001      	beq.n	8004cd0 <HAL_UART_MspInit+0x120>
    {
      Error_Handler();
 8004ccc:	f7fe f884 	bl	8002dd8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a43      	ldr	r2, [pc, #268]	@ (8004de0 <HAL_UART_MspInit+0x230>)
 8004cd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004cd8:	4a41      	ldr	r2, [pc, #260]	@ (8004de0 <HAL_UART_MspInit+0x230>)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8004cde:	2200      	movs	r2, #0
 8004ce0:	2105      	movs	r1, #5
 8004ce2:	205b      	movs	r0, #91	@ 0x5b
 8004ce4:	f002 fc08 	bl	80074f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8004ce8:	205b      	movs	r0, #91	@ 0x5b
 8004cea:	f002 fc1f 	bl	800752c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004cee:	e06c      	b.n	8004dca <HAL_UART_MspInit+0x21a>
  else if(uartHandle->Instance==USART1)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a3c      	ldr	r2, [pc, #240]	@ (8004de8 <HAL_UART_MspInit+0x238>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d167      	bne.n	8004dca <HAL_UART_MspInit+0x21a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d02:	f107 0320 	add.w	r3, r7, #32
 8004d06:	4618      	mov	r0, r3
 8004d08:	f004 fd74 	bl	80097f4 <HAL_RCCEx_PeriphCLKConfig>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <HAL_UART_MspInit+0x166>
      Error_Handler();
 8004d12:	f7fe f861 	bl	8002dd8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d16:	4b30      	ldr	r3, [pc, #192]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004d18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d1a:	4a2f      	ldr	r2, [pc, #188]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004d1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d20:	6613      	str	r3, [r2, #96]	@ 0x60
 8004d22:	4b2d      	ldr	r3, [pc, #180]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d2a:	613b      	str	r3, [r7, #16]
 8004d2c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d2e:	4b2a      	ldr	r3, [pc, #168]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d32:	4a29      	ldr	r2, [pc, #164]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004d34:	f043 0302 	orr.w	r3, r3, #2
 8004d38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d3a:	4b27      	ldr	r3, [pc, #156]	@ (8004dd8 <HAL_UART_MspInit+0x228>)
 8004d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	60fb      	str	r3, [r7, #12]
 8004d44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004d46:	23c0      	movs	r3, #192	@ 0xc0
 8004d48:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d52:	2300      	movs	r3, #0
 8004d54:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004d56:	2307      	movs	r3, #7
 8004d58:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d5a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004d5e:	4619      	mov	r1, r3
 8004d60:	481e      	ldr	r0, [pc, #120]	@ (8004ddc <HAL_UART_MspInit+0x22c>)
 8004d62:	f002 ff2f 	bl	8007bc4 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8004d66:	4b21      	ldr	r3, [pc, #132]	@ (8004dec <HAL_UART_MspInit+0x23c>)
 8004d68:	4a21      	ldr	r2, [pc, #132]	@ (8004df0 <HAL_UART_MspInit+0x240>)
 8004d6a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8004dec <HAL_UART_MspInit+0x23c>)
 8004d6e:	2218      	movs	r2, #24
 8004d70:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d72:	4b1e      	ldr	r3, [pc, #120]	@ (8004dec <HAL_UART_MspInit+0x23c>)
 8004d74:	2200      	movs	r2, #0
 8004d76:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d78:	4b1c      	ldr	r3, [pc, #112]	@ (8004dec <HAL_UART_MspInit+0x23c>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8004dec <HAL_UART_MspInit+0x23c>)
 8004d80:	2280      	movs	r2, #128	@ 0x80
 8004d82:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d84:	4b19      	ldr	r3, [pc, #100]	@ (8004dec <HAL_UART_MspInit+0x23c>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d8a:	4b18      	ldr	r3, [pc, #96]	@ (8004dec <HAL_UART_MspInit+0x23c>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004d90:	4b16      	ldr	r3, [pc, #88]	@ (8004dec <HAL_UART_MspInit+0x23c>)
 8004d92:	2220      	movs	r2, #32
 8004d94:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004d96:	4b15      	ldr	r3, [pc, #84]	@ (8004dec <HAL_UART_MspInit+0x23c>)
 8004d98:	2200      	movs	r2, #0
 8004d9a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004d9c:	4813      	ldr	r0, [pc, #76]	@ (8004dec <HAL_UART_MspInit+0x23c>)
 8004d9e:	f002 fbd3 	bl	8007548 <HAL_DMA_Init>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d001      	beq.n	8004dac <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 8004da8:	f7fe f816 	bl	8002dd8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a0f      	ldr	r2, [pc, #60]	@ (8004dec <HAL_UART_MspInit+0x23c>)
 8004db0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004db4:	4a0d      	ldr	r2, [pc, #52]	@ (8004dec <HAL_UART_MspInit+0x23c>)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004dba:	2200      	movs	r2, #0
 8004dbc:	2105      	movs	r1, #5
 8004dbe:	2025      	movs	r0, #37	@ 0x25
 8004dc0:	f002 fb9a 	bl	80074f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004dc4:	2025      	movs	r0, #37	@ 0x25
 8004dc6:	f002 fbb1 	bl	800752c <HAL_NVIC_EnableIRQ>
}
 8004dca:	bf00      	nop
 8004dcc:	3778      	adds	r7, #120	@ 0x78
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	40008000 	.word	0x40008000
 8004dd8:	40021000 	.word	0x40021000
 8004ddc:	48000400 	.word	0x48000400
 8004de0:	20001618 	.word	0x20001618
 8004de4:	40020030 	.word	0x40020030
 8004de8:	40013800 	.word	0x40013800
 8004dec:	20001678 	.word	0x20001678
 8004df0:	40020058 	.word	0x40020058

08004df4 <HAL_UART_RxCpltCallback>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART1){
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a48      	ldr	r2, [pc, #288]	@ (8004f24 <HAL_UART_RxCpltCallback+0x130>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d114      	bne.n	8004e30 <HAL_UART_RxCpltCallback+0x3c>

		received_flag=1;
 8004e06:	4b48      	ldr	r3, [pc, #288]	@ (8004f28 <HAL_UART_RxCpltCallback+0x134>)
 8004e08:	2201      	movs	r2, #1
 8004e0a:	601a      	str	r2, [r3, #0]
		memcpy((uint8_t*)GNSSData.uartWorkingBuffer,(uint8_t *) workingbuffer,100);
 8004e0c:	2264      	movs	r2, #100	@ 0x64
 8004e0e:	4947      	ldr	r1, [pc, #284]	@ (8004f2c <HAL_UART_RxCpltCallback+0x138>)
 8004e10:	4847      	ldr	r0, [pc, #284]	@ (8004f30 <HAL_UART_RxCpltCallback+0x13c>)
 8004e12:	f010 fb62 	bl	80154da <memcpy>
		HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)workingbuffer, 100);
 8004e16:	2264      	movs	r2, #100	@ 0x64
 8004e18:	4944      	ldr	r1, [pc, #272]	@ (8004f2c <HAL_UART_RxCpltCallback+0x138>)
 8004e1a:	4846      	ldr	r0, [pc, #280]	@ (8004f34 <HAL_UART_RxCpltCallback+0x140>)
 8004e1c:	f007 fb7a 	bl	800c514 <HAL_UART_Receive_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8004e20:	4b45      	ldr	r3, [pc, #276]	@ (8004f38 <HAL_UART_RxCpltCallback+0x144>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	4b44      	ldr	r3, [pc, #272]	@ (8004f38 <HAL_UART_RxCpltCallback+0x144>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f022 0204 	bic.w	r2, r2, #4
 8004e2e:	601a      	str	r2, [r3, #0]

	}
	if(huart->Instance==LPUART1){
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a41      	ldr	r2, [pc, #260]	@ (8004f3c <HAL_UART_RxCpltCallback+0x148>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d170      	bne.n	8004f1c <HAL_UART_RxCpltCallback+0x128>



		if(receivingflag==0){
 8004e3a:	4b41      	ldr	r3, [pc, #260]	@ (8004f40 <HAL_UART_RxCpltCallback+0x14c>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d122      	bne.n	8004e88 <HAL_UART_RxCpltCallback+0x94>
		if(tarvos_RX_Buffer[1]==0x81 && tarvos_RX_Buffer[0]==0x02){
 8004e42:	4b40      	ldr	r3, [pc, #256]	@ (8004f44 <HAL_UART_RxCpltCallback+0x150>)
 8004e44:	785b      	ldrb	r3, [r3, #1]
 8004e46:	2b81      	cmp	r3, #129	@ 0x81
 8004e48:	d110      	bne.n	8004e6c <HAL_UART_RxCpltCallback+0x78>
 8004e4a:	4b3e      	ldr	r3, [pc, #248]	@ (8004f44 <HAL_UART_RxCpltCallback+0x150>)
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d10c      	bne.n	8004e6c <HAL_UART_RxCpltCallback+0x78>

			memcpy((uint8_t *) tarvos_DATA,(uint8_t *)tarvos_RX_Buffer,5);
 8004e52:	2205      	movs	r2, #5
 8004e54:	493b      	ldr	r1, [pc, #236]	@ (8004f44 <HAL_UART_RxCpltCallback+0x150>)
 8004e56:	483c      	ldr	r0, [pc, #240]	@ (8004f48 <HAL_UART_RxCpltCallback+0x154>)
 8004e58:	f010 fb3f 	bl	80154da <memcpy>




			receivingflag=1;
 8004e5c:	4b38      	ldr	r3, [pc, #224]	@ (8004f40 <HAL_UART_RxCpltCallback+0x14c>)
 8004e5e:	2201      	movs	r2, #1
 8004e60:	601a      	str	r2, [r3, #0]
			receivingindex++;
 8004e62:	4b3a      	ldr	r3, [pc, #232]	@ (8004f4c <HAL_UART_RxCpltCallback+0x158>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	3301      	adds	r3, #1
 8004e68:	4a38      	ldr	r2, [pc, #224]	@ (8004f4c <HAL_UART_RxCpltCallback+0x158>)
 8004e6a:	6013      	str	r3, [r2, #0]
		}

		if(tarvos_RX_Buffer[1]==0x40 && tarvos_RX_Buffer[0]==0x02){
 8004e6c:	4b35      	ldr	r3, [pc, #212]	@ (8004f44 <HAL_UART_RxCpltCallback+0x150>)
 8004e6e:	785b      	ldrb	r3, [r3, #1]
 8004e70:	2b40      	cmp	r3, #64	@ 0x40
 8004e72:	d139      	bne.n	8004ee8 <HAL_UART_RxCpltCallback+0xf4>
 8004e74:	4b33      	ldr	r3, [pc, #204]	@ (8004f44 <HAL_UART_RxCpltCallback+0x150>)
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d135      	bne.n	8004ee8 <HAL_UART_RxCpltCallback+0xf4>
					memset((uint8_t *)tarvos_RX_Buffer,0,5);
 8004e7c:	2205      	movs	r2, #5
 8004e7e:	2100      	movs	r1, #0
 8004e80:	4830      	ldr	r0, [pc, #192]	@ (8004f44 <HAL_UART_RxCpltCallback+0x150>)
 8004e82:	f010 fa4d 	bl	8015320 <memset>
 8004e86:	e02f      	b.n	8004ee8 <HAL_UART_RxCpltCallback+0xf4>
				}


		}
		else{
			if(tarvos_RX_Buffer[0]==0x02 && tarvos_RX_Buffer[1]==0x40 && tarvos_RX_Buffer[2]==0x01 ){
 8004e88:	4b2e      	ldr	r3, [pc, #184]	@ (8004f44 <HAL_UART_RxCpltCallback+0x150>)
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d115      	bne.n	8004ebc <HAL_UART_RxCpltCallback+0xc8>
 8004e90:	4b2c      	ldr	r3, [pc, #176]	@ (8004f44 <HAL_UART_RxCpltCallback+0x150>)
 8004e92:	785b      	ldrb	r3, [r3, #1]
 8004e94:	2b40      	cmp	r3, #64	@ 0x40
 8004e96:	d111      	bne.n	8004ebc <HAL_UART_RxCpltCallback+0xc8>
 8004e98:	4b2a      	ldr	r3, [pc, #168]	@ (8004f44 <HAL_UART_RxCpltCallback+0x150>)
 8004e9a:	789b      	ldrb	r3, [r3, #2]
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d10d      	bne.n	8004ebc <HAL_UART_RxCpltCallback+0xc8>
				memset((uint8_t *)tarvos_RX_Buffer,0,5);
 8004ea0:	2205      	movs	r2, #5
 8004ea2:	2100      	movs	r1, #0
 8004ea4:	4827      	ldr	r0, [pc, #156]	@ (8004f44 <HAL_UART_RxCpltCallback+0x150>)
 8004ea6:	f010 fa3b 	bl	8015320 <memset>
				receivingindex=0;
 8004eaa:	4b28      	ldr	r3, [pc, #160]	@ (8004f4c <HAL_UART_RxCpltCallback+0x158>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]
				receivingflag=0;
 8004eb0:	4b23      	ldr	r3, [pc, #140]	@ (8004f40 <HAL_UART_RxCpltCallback+0x14c>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	601a      	str	r2, [r3, #0]
				trameready=0;
 8004eb6:	4b26      	ldr	r3, [pc, #152]	@ (8004f50 <HAL_UART_RxCpltCallback+0x15c>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	601a      	str	r2, [r3, #0]

			}
			if(receivingindex!=0){
 8004ebc:	4b23      	ldr	r3, [pc, #140]	@ (8004f4c <HAL_UART_RxCpltCallback+0x158>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d011      	beq.n	8004ee8 <HAL_UART_RxCpltCallback+0xf4>
				memcpy((uint8_t *) tarvos_DATA+(5*receivingindex),(uint8_t *)tarvos_RX_Buffer,5);
 8004ec4:	4b21      	ldr	r3, [pc, #132]	@ (8004f4c <HAL_UART_RxCpltCallback+0x158>)
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	4413      	add	r3, r2
 8004ece:	461a      	mov	r2, r3
 8004ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8004f48 <HAL_UART_RxCpltCallback+0x154>)
 8004ed2:	4413      	add	r3, r2
 8004ed4:	2205      	movs	r2, #5
 8004ed6:	491b      	ldr	r1, [pc, #108]	@ (8004f44 <HAL_UART_RxCpltCallback+0x150>)
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f010 fafe 	bl	80154da <memcpy>
				receivingindex++;
 8004ede:	4b1b      	ldr	r3, [pc, #108]	@ (8004f4c <HAL_UART_RxCpltCallback+0x158>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	4a19      	ldr	r2, [pc, #100]	@ (8004f4c <HAL_UART_RxCpltCallback+0x158>)
 8004ee6:	6013      	str	r3, [r2, #0]
			}
		}

		if(receivingindex==12){
 8004ee8:	4b18      	ldr	r3, [pc, #96]	@ (8004f4c <HAL_UART_RxCpltCallback+0x158>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2b0c      	cmp	r3, #12
 8004eee:	d108      	bne.n	8004f02 <HAL_UART_RxCpltCallback+0x10e>
			receivingindex=0;
 8004ef0:	4b16      	ldr	r3, [pc, #88]	@ (8004f4c <HAL_UART_RxCpltCallback+0x158>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	601a      	str	r2, [r3, #0]
			receivingflag=0;
 8004ef6:	4b12      	ldr	r3, [pc, #72]	@ (8004f40 <HAL_UART_RxCpltCallback+0x14c>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	601a      	str	r2, [r3, #0]
			trameready=1;
 8004efc:	4b14      	ldr	r3, [pc, #80]	@ (8004f50 <HAL_UART_RxCpltCallback+0x15c>)
 8004efe:	2201      	movs	r2, #1
 8004f00:	601a      	str	r2, [r3, #0]
		}
						HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)tarvos_RX_Buffer,5);//on recoit par dma  nouveau 64 caractres
 8004f02:	2205      	movs	r2, #5
 8004f04:	490f      	ldr	r1, [pc, #60]	@ (8004f44 <HAL_UART_RxCpltCallback+0x150>)
 8004f06:	480b      	ldr	r0, [pc, #44]	@ (8004f34 <HAL_UART_RxCpltCallback+0x140>)
 8004f08:	f007 fb04 	bl	800c514 <HAL_UART_Receive_DMA>
						__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 8004f0c:	4b11      	ldr	r3, [pc, #68]	@ (8004f54 <HAL_UART_RxCpltCallback+0x160>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	4b10      	ldr	r3, [pc, #64]	@ (8004f54 <HAL_UART_RxCpltCallback+0x160>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f022 0204 	bic.w	r2, r2, #4
 8004f1a:	601a      	str	r2, [r3, #0]

		}


}
 8004f1c:	bf00      	nop
 8004f1e:	3708      	adds	r7, #8
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	40013800 	.word	0x40013800
 8004f28:	20000dd4 	.word	0x20000dd4
 8004f2c:	200004f0 	.word	0x200004f0
 8004f30:	20000b9c 	.word	0x20000b9c
 8004f34:	200014f0 	.word	0x200014f0
 8004f38:	20001678 	.word	0x20001678
 8004f3c:	40008000 	.word	0x40008000
 8004f40:	200014e8 	.word	0x200014e8
 8004f44:	200004b0 	.word	0x200004b0
 8004f48:	20000470 	.word	0x20000470
 8004f4c:	200014ec 	.word	0x200014ec
 8004f50:	20000dd8 	.word	0x20000dd8
 8004f54:	20001618 	.word	0x20001618

08004f58 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004f60:	f000 fd2e 	bl	80059c0 <HAL_GetTick>
 8004f64:	4603      	mov	r3, r0
 8004f66:	4a04      	ldr	r2, [pc, #16]	@ (8004f78 <SPI_Timer_On+0x20>)
 8004f68:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8004f6a:	4a04      	ldr	r2, [pc, #16]	@ (8004f7c <SPI_Timer_On+0x24>)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6013      	str	r3, [r2, #0]
}
 8004f70:	bf00      	nop
 8004f72:	3708      	adds	r7, #8
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	200016dc 	.word	0x200016dc
 8004f7c:	200016e0 	.word	0x200016e0

08004f80 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8004f80:	b580      	push	{r7, lr}
 8004f82:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004f84:	f000 fd1c 	bl	80059c0 <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	4b06      	ldr	r3, [pc, #24]	@ (8004fa4 <SPI_Timer_Status+0x24>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	1ad2      	subs	r2, r2, r3
 8004f90:	4b05      	ldr	r3, [pc, #20]	@ (8004fa8 <SPI_Timer_Status+0x28>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	bf34      	ite	cc
 8004f98:	2301      	movcc	r3, #1
 8004f9a:	2300      	movcs	r3, #0
 8004f9c:	b2db      	uxtb	r3, r3
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	200016dc 	.word	0x200016dc
 8004fa8:	200016e0 	.word	0x200016e0

08004fac <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af02      	add	r7, sp, #8
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004fb6:	f107 020f 	add.w	r2, r7, #15
 8004fba:	1df9      	adds	r1, r7, #7
 8004fbc:	2332      	movs	r3, #50	@ 0x32
 8004fbe:	9300      	str	r3, [sp, #0]
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	4804      	ldr	r0, [pc, #16]	@ (8004fd4 <xchg_spi+0x28>)
 8004fc4:	f004 feb1 	bl	8009d2a <HAL_SPI_TransmitReceive>
    return rxDat;
 8004fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3710      	adds	r7, #16
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	20000de0 	.word	0x20000de0

08004fd8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8004fd8:	b590      	push	{r4, r7, lr}
 8004fda:	b085      	sub	sp, #20
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	60fb      	str	r3, [r7, #12]
 8004fe6:	e00a      	b.n	8004ffe <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	18d4      	adds	r4, r2, r3
 8004fee:	20ff      	movs	r0, #255	@ 0xff
 8004ff0:	f7ff ffdc 	bl	8004fac <xchg_spi>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	60fb      	str	r3, [r7, #12]
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	429a      	cmp	r2, r3
 8005004:	d3f0      	bcc.n	8004fe8 <rcvr_spi_multi+0x10>
	}
}
 8005006:	bf00      	nop
 8005008:	bf00      	nop
 800500a:	3714      	adds	r7, #20
 800500c:	46bd      	mov	sp, r7
 800500e:	bd90      	pop	{r4, r7, pc}

08005010 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b084      	sub	sp, #16
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 800501a:	2300      	movs	r3, #0
 800501c:	60fb      	str	r3, [r7, #12]
 800501e:	e009      	b.n	8005034 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	4413      	add	r3, r2
 8005026:	781b      	ldrb	r3, [r3, #0]
 8005028:	4618      	mov	r0, r3
 800502a:	f7ff ffbf 	bl	8004fac <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	3301      	adds	r3, #1
 8005032:	60fb      	str	r3, [r7, #12]
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	429a      	cmp	r2, r3
 800503a:	d3f1      	bcc.n	8005020 <xmit_spi_multi+0x10>
	}
}
 800503c:	bf00      	nop
 800503e:	bf00      	nop
 8005040:	3710      	adds	r7, #16
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}

08005046 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8005046:	b580      	push	{r7, lr}
 8005048:	b086      	sub	sp, #24
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800504e:	f000 fcb7 	bl	80059c0 <HAL_GetTick>
 8005052:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8005058:	20ff      	movs	r0, #255	@ 0xff
 800505a:	f7ff ffa7 	bl	8004fac <xchg_spi>
 800505e:	4603      	mov	r3, r0
 8005060:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8005062:	7bfb      	ldrb	r3, [r7, #15]
 8005064:	2bff      	cmp	r3, #255	@ 0xff
 8005066:	d007      	beq.n	8005078 <wait_ready+0x32>
 8005068:	f000 fcaa 	bl	80059c0 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	693a      	ldr	r2, [r7, #16]
 8005074:	429a      	cmp	r2, r3
 8005076:	d8ef      	bhi.n	8005058 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8005078:	7bfb      	ldrb	r3, [r7, #15]
 800507a:	2bff      	cmp	r3, #255	@ 0xff
 800507c:	bf0c      	ite	eq
 800507e:	2301      	moveq	r3, #1
 8005080:	2300      	movne	r3, #0
 8005082:	b2db      	uxtb	r3, r3
}
 8005084:	4618      	mov	r0, r3
 8005086:	3718      	adds	r7, #24
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8005090:	2201      	movs	r2, #1
 8005092:	2110      	movs	r1, #16
 8005094:	4803      	ldr	r0, [pc, #12]	@ (80050a4 <despiselect+0x18>)
 8005096:	f002 ff2f 	bl	8007ef8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800509a:	20ff      	movs	r0, #255	@ 0xff
 800509c:	f7ff ff86 	bl	8004fac <xchg_spi>

}
 80050a0:	bf00      	nop
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	48000800 	.word	0x48000800

080050a8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80050ac:	2200      	movs	r2, #0
 80050ae:	2110      	movs	r1, #16
 80050b0:	4809      	ldr	r0, [pc, #36]	@ (80050d8 <spiselect+0x30>)
 80050b2:	f002 ff21 	bl	8007ef8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80050b6:	20ff      	movs	r0, #255	@ 0xff
 80050b8:	f7ff ff78 	bl	8004fac <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80050bc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80050c0:	f7ff ffc1 	bl	8005046 <wait_ready>
 80050c4:	4603      	mov	r3, r0
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d001      	beq.n	80050ce <spiselect+0x26>
 80050ca:	2301      	movs	r3, #1
 80050cc:	e002      	b.n	80050d4 <spiselect+0x2c>

	despiselect();
 80050ce:	f7ff ffdd 	bl	800508c <despiselect>
	return 0;	/* Timeout */
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	48000800 	.word	0x48000800

080050dc <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80050e6:	20c8      	movs	r0, #200	@ 0xc8
 80050e8:	f7ff ff36 	bl	8004f58 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80050ec:	20ff      	movs	r0, #255	@ 0xff
 80050ee:	f7ff ff5d 	bl	8004fac <xchg_spi>
 80050f2:	4603      	mov	r3, r0
 80050f4:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80050f6:	7bfb      	ldrb	r3, [r7, #15]
 80050f8:	2bff      	cmp	r3, #255	@ 0xff
 80050fa:	d104      	bne.n	8005106 <rcvr_datablock+0x2a>
 80050fc:	f7ff ff40 	bl	8004f80 <SPI_Timer_Status>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1f2      	bne.n	80050ec <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8005106:	7bfb      	ldrb	r3, [r7, #15]
 8005108:	2bfe      	cmp	r3, #254	@ 0xfe
 800510a:	d001      	beq.n	8005110 <rcvr_datablock+0x34>
 800510c:	2300      	movs	r3, #0
 800510e:	e00a      	b.n	8005126 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8005110:	6839      	ldr	r1, [r7, #0]
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7ff ff60 	bl	8004fd8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8005118:	20ff      	movs	r0, #255	@ 0xff
 800511a:	f7ff ff47 	bl	8004fac <xchg_spi>
 800511e:	20ff      	movs	r0, #255	@ 0xff
 8005120:	f7ff ff44 	bl	8004fac <xchg_spi>

	return 1;						/* Function succeeded */
 8005124:	2301      	movs	r3, #1
}
 8005126:	4618      	mov	r0, r3
 8005128:	3710      	adds	r7, #16
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}

0800512e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800512e:	b580      	push	{r7, lr}
 8005130:	b084      	sub	sp, #16
 8005132:	af00      	add	r7, sp, #0
 8005134:	6078      	str	r0, [r7, #4]
 8005136:	460b      	mov	r3, r1
 8005138:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800513a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800513e:	f7ff ff82 	bl	8005046 <wait_ready>
 8005142:	4603      	mov	r3, r0
 8005144:	2b00      	cmp	r3, #0
 8005146:	d101      	bne.n	800514c <xmit_datablock+0x1e>
 8005148:	2300      	movs	r3, #0
 800514a:	e01e      	b.n	800518a <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800514c:	78fb      	ldrb	r3, [r7, #3]
 800514e:	4618      	mov	r0, r3
 8005150:	f7ff ff2c 	bl	8004fac <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8005154:	78fb      	ldrb	r3, [r7, #3]
 8005156:	2bfd      	cmp	r3, #253	@ 0xfd
 8005158:	d016      	beq.n	8005188 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800515a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f7ff ff56 	bl	8005010 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8005164:	20ff      	movs	r0, #255	@ 0xff
 8005166:	f7ff ff21 	bl	8004fac <xchg_spi>
 800516a:	20ff      	movs	r0, #255	@ 0xff
 800516c:	f7ff ff1e 	bl	8004fac <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8005170:	20ff      	movs	r0, #255	@ 0xff
 8005172:	f7ff ff1b 	bl	8004fac <xchg_spi>
 8005176:	4603      	mov	r3, r0
 8005178:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800517a:	7bfb      	ldrb	r3, [r7, #15]
 800517c:	f003 031f 	and.w	r3, r3, #31
 8005180:	2b05      	cmp	r3, #5
 8005182:	d001      	beq.n	8005188 <xmit_datablock+0x5a>
 8005184:	2300      	movs	r3, #0
 8005186:	e000      	b.n	800518a <xmit_datablock+0x5c>
	}
	return 1;
 8005188:	2301      	movs	r3, #1
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8005192:	b580      	push	{r7, lr}
 8005194:	b084      	sub	sp, #16
 8005196:	af00      	add	r7, sp, #0
 8005198:	4603      	mov	r3, r0
 800519a:	6039      	str	r1, [r7, #0]
 800519c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800519e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	da0e      	bge.n	80051c4 <send_cmd+0x32>
		cmd &= 0x7F;
 80051a6:	79fb      	ldrb	r3, [r7, #7]
 80051a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051ac:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80051ae:	2100      	movs	r1, #0
 80051b0:	2037      	movs	r0, #55	@ 0x37
 80051b2:	f7ff ffee 	bl	8005192 <send_cmd>
 80051b6:	4603      	mov	r3, r0
 80051b8:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80051ba:	7bbb      	ldrb	r3, [r7, #14]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d901      	bls.n	80051c4 <send_cmd+0x32>
 80051c0:	7bbb      	ldrb	r3, [r7, #14]
 80051c2:	e051      	b.n	8005268 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80051c4:	79fb      	ldrb	r3, [r7, #7]
 80051c6:	2b0c      	cmp	r3, #12
 80051c8:	d008      	beq.n	80051dc <send_cmd+0x4a>
		despiselect();
 80051ca:	f7ff ff5f 	bl	800508c <despiselect>
		if (!spiselect()) return 0xFF;
 80051ce:	f7ff ff6b 	bl	80050a8 <spiselect>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d101      	bne.n	80051dc <send_cmd+0x4a>
 80051d8:	23ff      	movs	r3, #255	@ 0xff
 80051da:	e045      	b.n	8005268 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80051dc:	79fb      	ldrb	r3, [r7, #7]
 80051de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	4618      	mov	r0, r3
 80051e6:	f7ff fee1 	bl	8004fac <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	0e1b      	lsrs	r3, r3, #24
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	4618      	mov	r0, r3
 80051f2:	f7ff fedb 	bl	8004fac <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	0c1b      	lsrs	r3, r3, #16
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	4618      	mov	r0, r3
 80051fe:	f7ff fed5 	bl	8004fac <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	0a1b      	lsrs	r3, r3, #8
 8005206:	b2db      	uxtb	r3, r3
 8005208:	4618      	mov	r0, r3
 800520a:	f7ff fecf 	bl	8004fac <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	b2db      	uxtb	r3, r3
 8005212:	4618      	mov	r0, r3
 8005214:	f7ff feca 	bl	8004fac <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8005218:	2301      	movs	r3, #1
 800521a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800521c:	79fb      	ldrb	r3, [r7, #7]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d101      	bne.n	8005226 <send_cmd+0x94>
 8005222:	2395      	movs	r3, #149	@ 0x95
 8005224:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8005226:	79fb      	ldrb	r3, [r7, #7]
 8005228:	2b08      	cmp	r3, #8
 800522a:	d101      	bne.n	8005230 <send_cmd+0x9e>
 800522c:	2387      	movs	r3, #135	@ 0x87
 800522e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8005230:	7bfb      	ldrb	r3, [r7, #15]
 8005232:	4618      	mov	r0, r3
 8005234:	f7ff feba 	bl	8004fac <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8005238:	79fb      	ldrb	r3, [r7, #7]
 800523a:	2b0c      	cmp	r3, #12
 800523c:	d102      	bne.n	8005244 <send_cmd+0xb2>
 800523e:	20ff      	movs	r0, #255	@ 0xff
 8005240:	f7ff feb4 	bl	8004fac <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8005244:	230a      	movs	r3, #10
 8005246:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8005248:	20ff      	movs	r0, #255	@ 0xff
 800524a:	f7ff feaf 	bl	8004fac <xchg_spi>
 800524e:	4603      	mov	r3, r0
 8005250:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8005252:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005256:	2b00      	cmp	r3, #0
 8005258:	da05      	bge.n	8005266 <send_cmd+0xd4>
 800525a:	7bfb      	ldrb	r3, [r7, #15]
 800525c:	3b01      	subs	r3, #1
 800525e:	73fb      	strb	r3, [r7, #15]
 8005260:	7bfb      	ldrb	r3, [r7, #15]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d1f0      	bne.n	8005248 <send_cmd+0xb6>

	return res;							/* Return received response */
 8005266:	7bbb      	ldrb	r3, [r7, #14]
}
 8005268:	4618      	mov	r0, r3
 800526a:	3710      	adds	r7, #16
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005270:	b590      	push	{r4, r7, lr}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	4603      	mov	r3, r0
 8005278:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800527a:	79fb      	ldrb	r3, [r7, #7]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d001      	beq.n	8005284 <USER_SPI_initialize+0x14>
 8005280:	2301      	movs	r3, #1
 8005282:	e0d6      	b.n	8005432 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8005284:	4b6d      	ldr	r3, [pc, #436]	@ (800543c <USER_SPI_initialize+0x1cc>)
 8005286:	781b      	ldrb	r3, [r3, #0]
 8005288:	b2db      	uxtb	r3, r3
 800528a:	f003 0302 	and.w	r3, r3, #2
 800528e:	2b00      	cmp	r3, #0
 8005290:	d003      	beq.n	800529a <USER_SPI_initialize+0x2a>
 8005292:	4b6a      	ldr	r3, [pc, #424]	@ (800543c <USER_SPI_initialize+0x1cc>)
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	b2db      	uxtb	r3, r3
 8005298:	e0cb      	b.n	8005432 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800529a:	4b69      	ldr	r3, [pc, #420]	@ (8005440 <USER_SPI_initialize+0x1d0>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80052a4:	4b66      	ldr	r3, [pc, #408]	@ (8005440 <USER_SPI_initialize+0x1d0>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 80052ac:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80052ae:	230a      	movs	r3, #10
 80052b0:	73fb      	strb	r3, [r7, #15]
 80052b2:	e005      	b.n	80052c0 <USER_SPI_initialize+0x50>
 80052b4:	20ff      	movs	r0, #255	@ 0xff
 80052b6:	f7ff fe79 	bl	8004fac <xchg_spi>
 80052ba:	7bfb      	ldrb	r3, [r7, #15]
 80052bc:	3b01      	subs	r3, #1
 80052be:	73fb      	strb	r3, [r7, #15]
 80052c0:	7bfb      	ldrb	r3, [r7, #15]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1f6      	bne.n	80052b4 <USER_SPI_initialize+0x44>

	ty = 0;
 80052c6:	2300      	movs	r3, #0
 80052c8:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80052ca:	2100      	movs	r1, #0
 80052cc:	2000      	movs	r0, #0
 80052ce:	f7ff ff60 	bl	8005192 <send_cmd>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	f040 808b 	bne.w	80053f0 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80052da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80052de:	f7ff fe3b 	bl	8004f58 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80052e2:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80052e6:	2008      	movs	r0, #8
 80052e8:	f7ff ff53 	bl	8005192 <send_cmd>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d151      	bne.n	8005396 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80052f2:	2300      	movs	r3, #0
 80052f4:	73fb      	strb	r3, [r7, #15]
 80052f6:	e00d      	b.n	8005314 <USER_SPI_initialize+0xa4>
 80052f8:	7bfc      	ldrb	r4, [r7, #15]
 80052fa:	20ff      	movs	r0, #255	@ 0xff
 80052fc:	f7ff fe56 	bl	8004fac <xchg_spi>
 8005300:	4603      	mov	r3, r0
 8005302:	461a      	mov	r2, r3
 8005304:	f104 0310 	add.w	r3, r4, #16
 8005308:	443b      	add	r3, r7
 800530a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800530e:	7bfb      	ldrb	r3, [r7, #15]
 8005310:	3301      	adds	r3, #1
 8005312:	73fb      	strb	r3, [r7, #15]
 8005314:	7bfb      	ldrb	r3, [r7, #15]
 8005316:	2b03      	cmp	r3, #3
 8005318:	d9ee      	bls.n	80052f8 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800531a:	7abb      	ldrb	r3, [r7, #10]
 800531c:	2b01      	cmp	r3, #1
 800531e:	d167      	bne.n	80053f0 <USER_SPI_initialize+0x180>
 8005320:	7afb      	ldrb	r3, [r7, #11]
 8005322:	2baa      	cmp	r3, #170	@ 0xaa
 8005324:	d164      	bne.n	80053f0 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8005326:	bf00      	nop
 8005328:	f7ff fe2a 	bl	8004f80 <SPI_Timer_Status>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d007      	beq.n	8005342 <USER_SPI_initialize+0xd2>
 8005332:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8005336:	20a9      	movs	r0, #169	@ 0xa9
 8005338:	f7ff ff2b 	bl	8005192 <send_cmd>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1f2      	bne.n	8005328 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8005342:	f7ff fe1d 	bl	8004f80 <SPI_Timer_Status>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d051      	beq.n	80053f0 <USER_SPI_initialize+0x180>
 800534c:	2100      	movs	r1, #0
 800534e:	203a      	movs	r0, #58	@ 0x3a
 8005350:	f7ff ff1f 	bl	8005192 <send_cmd>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d14a      	bne.n	80053f0 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800535a:	2300      	movs	r3, #0
 800535c:	73fb      	strb	r3, [r7, #15]
 800535e:	e00d      	b.n	800537c <USER_SPI_initialize+0x10c>
 8005360:	7bfc      	ldrb	r4, [r7, #15]
 8005362:	20ff      	movs	r0, #255	@ 0xff
 8005364:	f7ff fe22 	bl	8004fac <xchg_spi>
 8005368:	4603      	mov	r3, r0
 800536a:	461a      	mov	r2, r3
 800536c:	f104 0310 	add.w	r3, r4, #16
 8005370:	443b      	add	r3, r7
 8005372:	f803 2c08 	strb.w	r2, [r3, #-8]
 8005376:	7bfb      	ldrb	r3, [r7, #15]
 8005378:	3301      	adds	r3, #1
 800537a:	73fb      	strb	r3, [r7, #15]
 800537c:	7bfb      	ldrb	r3, [r7, #15]
 800537e:	2b03      	cmp	r3, #3
 8005380:	d9ee      	bls.n	8005360 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8005382:	7a3b      	ldrb	r3, [r7, #8]
 8005384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005388:	2b00      	cmp	r3, #0
 800538a:	d001      	beq.n	8005390 <USER_SPI_initialize+0x120>
 800538c:	230c      	movs	r3, #12
 800538e:	e000      	b.n	8005392 <USER_SPI_initialize+0x122>
 8005390:	2304      	movs	r3, #4
 8005392:	737b      	strb	r3, [r7, #13]
 8005394:	e02c      	b.n	80053f0 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8005396:	2100      	movs	r1, #0
 8005398:	20a9      	movs	r0, #169	@ 0xa9
 800539a:	f7ff fefa 	bl	8005192 <send_cmd>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d804      	bhi.n	80053ae <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80053a4:	2302      	movs	r3, #2
 80053a6:	737b      	strb	r3, [r7, #13]
 80053a8:	23a9      	movs	r3, #169	@ 0xa9
 80053aa:	73bb      	strb	r3, [r7, #14]
 80053ac:	e003      	b.n	80053b6 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80053ae:	2301      	movs	r3, #1
 80053b0:	737b      	strb	r3, [r7, #13]
 80053b2:	2301      	movs	r3, #1
 80053b4:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80053b6:	bf00      	nop
 80053b8:	f7ff fde2 	bl	8004f80 <SPI_Timer_Status>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d007      	beq.n	80053d2 <USER_SPI_initialize+0x162>
 80053c2:	7bbb      	ldrb	r3, [r7, #14]
 80053c4:	2100      	movs	r1, #0
 80053c6:	4618      	mov	r0, r3
 80053c8:	f7ff fee3 	bl	8005192 <send_cmd>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d1f2      	bne.n	80053b8 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80053d2:	f7ff fdd5 	bl	8004f80 <SPI_Timer_Status>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d007      	beq.n	80053ec <USER_SPI_initialize+0x17c>
 80053dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80053e0:	2010      	movs	r0, #16
 80053e2:	f7ff fed6 	bl	8005192 <send_cmd>
 80053e6:	4603      	mov	r3, r0
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d001      	beq.n	80053f0 <USER_SPI_initialize+0x180>
				ty = 0;
 80053ec:	2300      	movs	r3, #0
 80053ee:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80053f0:	4a14      	ldr	r2, [pc, #80]	@ (8005444 <USER_SPI_initialize+0x1d4>)
 80053f2:	7b7b      	ldrb	r3, [r7, #13]
 80053f4:	7013      	strb	r3, [r2, #0]
	despiselect();
 80053f6:	f7ff fe49 	bl	800508c <despiselect>

	if (ty) {			/* OK */
 80053fa:	7b7b      	ldrb	r3, [r7, #13]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d012      	beq.n	8005426 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8005400:	4b0f      	ldr	r3, [pc, #60]	@ (8005440 <USER_SPI_initialize+0x1d0>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800540a:	4b0d      	ldr	r3, [pc, #52]	@ (8005440 <USER_SPI_initialize+0x1d0>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f042 0210 	orr.w	r2, r2, #16
 8005412:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8005414:	4b09      	ldr	r3, [pc, #36]	@ (800543c <USER_SPI_initialize+0x1cc>)
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	b2db      	uxtb	r3, r3
 800541a:	f023 0301 	bic.w	r3, r3, #1
 800541e:	b2da      	uxtb	r2, r3
 8005420:	4b06      	ldr	r3, [pc, #24]	@ (800543c <USER_SPI_initialize+0x1cc>)
 8005422:	701a      	strb	r2, [r3, #0]
 8005424:	e002      	b.n	800542c <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8005426:	4b05      	ldr	r3, [pc, #20]	@ (800543c <USER_SPI_initialize+0x1cc>)
 8005428:	2201      	movs	r2, #1
 800542a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800542c:	4b03      	ldr	r3, [pc, #12]	@ (800543c <USER_SPI_initialize+0x1cc>)
 800542e:	781b      	ldrb	r3, [r3, #0]
 8005430:	b2db      	uxtb	r3, r3
}
 8005432:	4618      	mov	r0, r3
 8005434:	3714      	adds	r7, #20
 8005436:	46bd      	mov	sp, r7
 8005438:	bd90      	pop	{r4, r7, pc}
 800543a:	bf00      	nop
 800543c:	20000028 	.word	0x20000028
 8005440:	20000de0 	.word	0x20000de0
 8005444:	200016d8 	.word	0x200016d8

08005448 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	4603      	mov	r3, r0
 8005450:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8005452:	79fb      	ldrb	r3, [r7, #7]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <USER_SPI_status+0x14>
 8005458:	2301      	movs	r3, #1
 800545a:	e002      	b.n	8005462 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800545c:	4b04      	ldr	r3, [pc, #16]	@ (8005470 <USER_SPI_status+0x28>)
 800545e:	781b      	ldrb	r3, [r3, #0]
 8005460:	b2db      	uxtb	r3, r3
}
 8005462:	4618      	mov	r0, r3
 8005464:	370c      	adds	r7, #12
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	20000028 	.word	0x20000028

08005474 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	60b9      	str	r1, [r7, #8]
 800547c:	607a      	str	r2, [r7, #4]
 800547e:	603b      	str	r3, [r7, #0]
 8005480:	4603      	mov	r3, r0
 8005482:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005484:	7bfb      	ldrb	r3, [r7, #15]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d102      	bne.n	8005490 <USER_SPI_read+0x1c>
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d101      	bne.n	8005494 <USER_SPI_read+0x20>
 8005490:	2304      	movs	r3, #4
 8005492:	e04d      	b.n	8005530 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005494:	4b28      	ldr	r3, [pc, #160]	@ (8005538 <USER_SPI_read+0xc4>)
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	b2db      	uxtb	r3, r3
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d001      	beq.n	80054a6 <USER_SPI_read+0x32>
 80054a2:	2303      	movs	r3, #3
 80054a4:	e044      	b.n	8005530 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80054a6:	4b25      	ldr	r3, [pc, #148]	@ (800553c <USER_SPI_read+0xc8>)
 80054a8:	781b      	ldrb	r3, [r3, #0]
 80054aa:	f003 0308 	and.w	r3, r3, #8
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d102      	bne.n	80054b8 <USER_SPI_read+0x44>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	025b      	lsls	r3, r3, #9
 80054b6:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d111      	bne.n	80054e2 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80054be:	6879      	ldr	r1, [r7, #4]
 80054c0:	2011      	movs	r0, #17
 80054c2:	f7ff fe66 	bl	8005192 <send_cmd>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d129      	bne.n	8005520 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80054cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80054d0:	68b8      	ldr	r0, [r7, #8]
 80054d2:	f7ff fe03 	bl	80050dc <rcvr_datablock>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d021      	beq.n	8005520 <USER_SPI_read+0xac>
			count = 0;
 80054dc:	2300      	movs	r3, #0
 80054de:	603b      	str	r3, [r7, #0]
 80054e0:	e01e      	b.n	8005520 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80054e2:	6879      	ldr	r1, [r7, #4]
 80054e4:	2012      	movs	r0, #18
 80054e6:	f7ff fe54 	bl	8005192 <send_cmd>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d117      	bne.n	8005520 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80054f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80054f4:	68b8      	ldr	r0, [r7, #8]
 80054f6:	f7ff fdf1 	bl	80050dc <rcvr_datablock>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00a      	beq.n	8005516 <USER_SPI_read+0xa2>
				buff += 512;
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8005506:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	3b01      	subs	r3, #1
 800550c:	603b      	str	r3, [r7, #0]
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1ed      	bne.n	80054f0 <USER_SPI_read+0x7c>
 8005514:	e000      	b.n	8005518 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8005516:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8005518:	2100      	movs	r1, #0
 800551a:	200c      	movs	r0, #12
 800551c:	f7ff fe39 	bl	8005192 <send_cmd>
		}
	}
	despiselect();
 8005520:	f7ff fdb4 	bl	800508c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	bf14      	ite	ne
 800552a:	2301      	movne	r3, #1
 800552c:	2300      	moveq	r3, #0
 800552e:	b2db      	uxtb	r3, r3
}
 8005530:	4618      	mov	r0, r3
 8005532:	3710      	adds	r7, #16
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	20000028 	.word	0x20000028
 800553c:	200016d8 	.word	0x200016d8

08005540 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	60b9      	str	r1, [r7, #8]
 8005548:	607a      	str	r2, [r7, #4]
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	4603      	mov	r3, r0
 800554e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005550:	7bfb      	ldrb	r3, [r7, #15]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d102      	bne.n	800555c <USER_SPI_write+0x1c>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d101      	bne.n	8005560 <USER_SPI_write+0x20>
 800555c:	2304      	movs	r3, #4
 800555e:	e063      	b.n	8005628 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8005560:	4b33      	ldr	r3, [pc, #204]	@ (8005630 <USER_SPI_write+0xf0>)
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	b2db      	uxtb	r3, r3
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	d001      	beq.n	8005572 <USER_SPI_write+0x32>
 800556e:	2303      	movs	r3, #3
 8005570:	e05a      	b.n	8005628 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8005572:	4b2f      	ldr	r3, [pc, #188]	@ (8005630 <USER_SPI_write+0xf0>)
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	b2db      	uxtb	r3, r3
 8005578:	f003 0304 	and.w	r3, r3, #4
 800557c:	2b00      	cmp	r3, #0
 800557e:	d001      	beq.n	8005584 <USER_SPI_write+0x44>
 8005580:	2302      	movs	r3, #2
 8005582:	e051      	b.n	8005628 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8005584:	4b2b      	ldr	r3, [pc, #172]	@ (8005634 <USER_SPI_write+0xf4>)
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	f003 0308 	and.w	r3, r3, #8
 800558c:	2b00      	cmp	r3, #0
 800558e:	d102      	bne.n	8005596 <USER_SPI_write+0x56>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	025b      	lsls	r3, r3, #9
 8005594:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d110      	bne.n	80055be <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800559c:	6879      	ldr	r1, [r7, #4]
 800559e:	2018      	movs	r0, #24
 80055a0:	f7ff fdf7 	bl	8005192 <send_cmd>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d136      	bne.n	8005618 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80055aa:	21fe      	movs	r1, #254	@ 0xfe
 80055ac:	68b8      	ldr	r0, [r7, #8]
 80055ae:	f7ff fdbe 	bl	800512e <xmit_datablock>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d02f      	beq.n	8005618 <USER_SPI_write+0xd8>
			count = 0;
 80055b8:	2300      	movs	r3, #0
 80055ba:	603b      	str	r3, [r7, #0]
 80055bc:	e02c      	b.n	8005618 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80055be:	4b1d      	ldr	r3, [pc, #116]	@ (8005634 <USER_SPI_write+0xf4>)
 80055c0:	781b      	ldrb	r3, [r3, #0]
 80055c2:	f003 0306 	and.w	r3, r3, #6
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d003      	beq.n	80055d2 <USER_SPI_write+0x92>
 80055ca:	6839      	ldr	r1, [r7, #0]
 80055cc:	2097      	movs	r0, #151	@ 0x97
 80055ce:	f7ff fde0 	bl	8005192 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80055d2:	6879      	ldr	r1, [r7, #4]
 80055d4:	2019      	movs	r0, #25
 80055d6:	f7ff fddc 	bl	8005192 <send_cmd>
 80055da:	4603      	mov	r3, r0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d11b      	bne.n	8005618 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80055e0:	21fc      	movs	r1, #252	@ 0xfc
 80055e2:	68b8      	ldr	r0, [r7, #8]
 80055e4:	f7ff fda3 	bl	800512e <xmit_datablock>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00a      	beq.n	8005604 <USER_SPI_write+0xc4>
				buff += 512;
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80055f4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	3b01      	subs	r3, #1
 80055fa:	603b      	str	r3, [r7, #0]
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1ee      	bne.n	80055e0 <USER_SPI_write+0xa0>
 8005602:	e000      	b.n	8005606 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8005604:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8005606:	21fd      	movs	r1, #253	@ 0xfd
 8005608:	2000      	movs	r0, #0
 800560a:	f7ff fd90 	bl	800512e <xmit_datablock>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d101      	bne.n	8005618 <USER_SPI_write+0xd8>
 8005614:	2301      	movs	r3, #1
 8005616:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8005618:	f7ff fd38 	bl	800508c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	bf14      	ite	ne
 8005622:	2301      	movne	r3, #1
 8005624:	2300      	moveq	r3, #0
 8005626:	b2db      	uxtb	r3, r3
}
 8005628:	4618      	mov	r0, r3
 800562a:	3710      	adds	r7, #16
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	20000028 	.word	0x20000028
 8005634:	200016d8 	.word	0x200016d8

08005638 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b08c      	sub	sp, #48	@ 0x30
 800563c:	af00      	add	r7, sp, #0
 800563e:	4603      	mov	r3, r0
 8005640:	603a      	str	r2, [r7, #0]
 8005642:	71fb      	strb	r3, [r7, #7]
 8005644:	460b      	mov	r3, r1
 8005646:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8005648:	79fb      	ldrb	r3, [r7, #7]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d001      	beq.n	8005652 <USER_SPI_ioctl+0x1a>
 800564e:	2304      	movs	r3, #4
 8005650:	e15a      	b.n	8005908 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005652:	4baf      	ldr	r3, [pc, #700]	@ (8005910 <USER_SPI_ioctl+0x2d8>)
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	b2db      	uxtb	r3, r3
 8005658:	f003 0301 	and.w	r3, r3, #1
 800565c:	2b00      	cmp	r3, #0
 800565e:	d001      	beq.n	8005664 <USER_SPI_ioctl+0x2c>
 8005660:	2303      	movs	r3, #3
 8005662:	e151      	b.n	8005908 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800566a:	79bb      	ldrb	r3, [r7, #6]
 800566c:	2b04      	cmp	r3, #4
 800566e:	f200 8136 	bhi.w	80058de <USER_SPI_ioctl+0x2a6>
 8005672:	a201      	add	r2, pc, #4	@ (adr r2, 8005678 <USER_SPI_ioctl+0x40>)
 8005674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005678:	0800568d 	.word	0x0800568d
 800567c:	080056a1 	.word	0x080056a1
 8005680:	080058df 	.word	0x080058df
 8005684:	0800574d 	.word	0x0800574d
 8005688:	08005843 	.word	0x08005843
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800568c:	f7ff fd0c 	bl	80050a8 <spiselect>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	f000 8127 	beq.w	80058e6 <USER_SPI_ioctl+0x2ae>
 8005698:	2300      	movs	r3, #0
 800569a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800569e:	e122      	b.n	80058e6 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80056a0:	2100      	movs	r1, #0
 80056a2:	2009      	movs	r0, #9
 80056a4:	f7ff fd75 	bl	8005192 <send_cmd>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f040 811d 	bne.w	80058ea <USER_SPI_ioctl+0x2b2>
 80056b0:	f107 030c 	add.w	r3, r7, #12
 80056b4:	2110      	movs	r1, #16
 80056b6:	4618      	mov	r0, r3
 80056b8:	f7ff fd10 	bl	80050dc <rcvr_datablock>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f000 8113 	beq.w	80058ea <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80056c4:	7b3b      	ldrb	r3, [r7, #12]
 80056c6:	099b      	lsrs	r3, r3, #6
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d111      	bne.n	80056f2 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80056ce:	7d7b      	ldrb	r3, [r7, #21]
 80056d0:	461a      	mov	r2, r3
 80056d2:	7d3b      	ldrb	r3, [r7, #20]
 80056d4:	021b      	lsls	r3, r3, #8
 80056d6:	4413      	add	r3, r2
 80056d8:	461a      	mov	r2, r3
 80056da:	7cfb      	ldrb	r3, [r7, #19]
 80056dc:	041b      	lsls	r3, r3, #16
 80056de:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80056e2:	4413      	add	r3, r2
 80056e4:	3301      	adds	r3, #1
 80056e6:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	029a      	lsls	r2, r3, #10
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	601a      	str	r2, [r3, #0]
 80056f0:	e028      	b.n	8005744 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80056f2:	7c7b      	ldrb	r3, [r7, #17]
 80056f4:	f003 030f 	and.w	r3, r3, #15
 80056f8:	b2da      	uxtb	r2, r3
 80056fa:	7dbb      	ldrb	r3, [r7, #22]
 80056fc:	09db      	lsrs	r3, r3, #7
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	4413      	add	r3, r2
 8005702:	b2da      	uxtb	r2, r3
 8005704:	7d7b      	ldrb	r3, [r7, #21]
 8005706:	005b      	lsls	r3, r3, #1
 8005708:	b2db      	uxtb	r3, r3
 800570a:	f003 0306 	and.w	r3, r3, #6
 800570e:	b2db      	uxtb	r3, r3
 8005710:	4413      	add	r3, r2
 8005712:	b2db      	uxtb	r3, r3
 8005714:	3302      	adds	r3, #2
 8005716:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800571a:	7d3b      	ldrb	r3, [r7, #20]
 800571c:	099b      	lsrs	r3, r3, #6
 800571e:	b2db      	uxtb	r3, r3
 8005720:	461a      	mov	r2, r3
 8005722:	7cfb      	ldrb	r3, [r7, #19]
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	441a      	add	r2, r3
 8005728:	7cbb      	ldrb	r3, [r7, #18]
 800572a:	029b      	lsls	r3, r3, #10
 800572c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005730:	4413      	add	r3, r2
 8005732:	3301      	adds	r3, #1
 8005734:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8005736:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800573a:	3b09      	subs	r3, #9
 800573c:	69fa      	ldr	r2, [r7, #28]
 800573e:	409a      	lsls	r2, r3
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8005744:	2300      	movs	r3, #0
 8005746:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800574a:	e0ce      	b.n	80058ea <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800574c:	4b71      	ldr	r3, [pc, #452]	@ (8005914 <USER_SPI_ioctl+0x2dc>)
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	f003 0304 	and.w	r3, r3, #4
 8005754:	2b00      	cmp	r3, #0
 8005756:	d031      	beq.n	80057bc <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8005758:	2100      	movs	r1, #0
 800575a:	208d      	movs	r0, #141	@ 0x8d
 800575c:	f7ff fd19 	bl	8005192 <send_cmd>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	f040 80c3 	bne.w	80058ee <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8005768:	20ff      	movs	r0, #255	@ 0xff
 800576a:	f7ff fc1f 	bl	8004fac <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800576e:	f107 030c 	add.w	r3, r7, #12
 8005772:	2110      	movs	r1, #16
 8005774:	4618      	mov	r0, r3
 8005776:	f7ff fcb1 	bl	80050dc <rcvr_datablock>
 800577a:	4603      	mov	r3, r0
 800577c:	2b00      	cmp	r3, #0
 800577e:	f000 80b6 	beq.w	80058ee <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8005782:	2330      	movs	r3, #48	@ 0x30
 8005784:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8005788:	e007      	b.n	800579a <USER_SPI_ioctl+0x162>
 800578a:	20ff      	movs	r0, #255	@ 0xff
 800578c:	f7ff fc0e 	bl	8004fac <xchg_spi>
 8005790:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005794:	3b01      	subs	r3, #1
 8005796:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800579a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d1f3      	bne.n	800578a <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80057a2:	7dbb      	ldrb	r3, [r7, #22]
 80057a4:	091b      	lsrs	r3, r3, #4
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	461a      	mov	r2, r3
 80057aa:	2310      	movs	r3, #16
 80057ac:	fa03 f202 	lsl.w	r2, r3, r2
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80057b4:	2300      	movs	r3, #0
 80057b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80057ba:	e098      	b.n	80058ee <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80057bc:	2100      	movs	r1, #0
 80057be:	2009      	movs	r0, #9
 80057c0:	f7ff fce7 	bl	8005192 <send_cmd>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f040 8091 	bne.w	80058ee <USER_SPI_ioctl+0x2b6>
 80057cc:	f107 030c 	add.w	r3, r7, #12
 80057d0:	2110      	movs	r1, #16
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7ff fc82 	bl	80050dc <rcvr_datablock>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f000 8087 	beq.w	80058ee <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80057e0:	4b4c      	ldr	r3, [pc, #304]	@ (8005914 <USER_SPI_ioctl+0x2dc>)
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	f003 0302 	and.w	r3, r3, #2
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d012      	beq.n	8005812 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80057ec:	7dbb      	ldrb	r3, [r7, #22]
 80057ee:	005b      	lsls	r3, r3, #1
 80057f0:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80057f4:	7dfa      	ldrb	r2, [r7, #23]
 80057f6:	09d2      	lsrs	r2, r2, #7
 80057f8:	b2d2      	uxtb	r2, r2
 80057fa:	4413      	add	r3, r2
 80057fc:	1c5a      	adds	r2, r3, #1
 80057fe:	7e7b      	ldrb	r3, [r7, #25]
 8005800:	099b      	lsrs	r3, r3, #6
 8005802:	b2db      	uxtb	r3, r3
 8005804:	3b01      	subs	r3, #1
 8005806:	fa02 f303 	lsl.w	r3, r2, r3
 800580a:	461a      	mov	r2, r3
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	601a      	str	r2, [r3, #0]
 8005810:	e013      	b.n	800583a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8005812:	7dbb      	ldrb	r3, [r7, #22]
 8005814:	109b      	asrs	r3, r3, #2
 8005816:	b29b      	uxth	r3, r3
 8005818:	f003 031f 	and.w	r3, r3, #31
 800581c:	3301      	adds	r3, #1
 800581e:	7dfa      	ldrb	r2, [r7, #23]
 8005820:	00d2      	lsls	r2, r2, #3
 8005822:	f002 0218 	and.w	r2, r2, #24
 8005826:	7df9      	ldrb	r1, [r7, #23]
 8005828:	0949      	lsrs	r1, r1, #5
 800582a:	b2c9      	uxtb	r1, r1
 800582c:	440a      	add	r2, r1
 800582e:	3201      	adds	r2, #1
 8005830:	fb02 f303 	mul.w	r3, r2, r3
 8005834:	461a      	mov	r2, r3
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800583a:	2300      	movs	r3, #0
 800583c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8005840:	e055      	b.n	80058ee <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8005842:	4b34      	ldr	r3, [pc, #208]	@ (8005914 <USER_SPI_ioctl+0x2dc>)
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	f003 0306 	and.w	r3, r3, #6
 800584a:	2b00      	cmp	r3, #0
 800584c:	d051      	beq.n	80058f2 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800584e:	f107 020c 	add.w	r2, r7, #12
 8005852:	79fb      	ldrb	r3, [r7, #7]
 8005854:	210b      	movs	r1, #11
 8005856:	4618      	mov	r0, r3
 8005858:	f7ff feee 	bl	8005638 <USER_SPI_ioctl>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d149      	bne.n	80058f6 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8005862:	7b3b      	ldrb	r3, [r7, #12]
 8005864:	099b      	lsrs	r3, r3, #6
 8005866:	b2db      	uxtb	r3, r3
 8005868:	2b00      	cmp	r3, #0
 800586a:	d104      	bne.n	8005876 <USER_SPI_ioctl+0x23e>
 800586c:	7dbb      	ldrb	r3, [r7, #22]
 800586e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005872:	2b00      	cmp	r3, #0
 8005874:	d041      	beq.n	80058fa <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	623b      	str	r3, [r7, #32]
 800587a:	6a3b      	ldr	r3, [r7, #32]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005880:	6a3b      	ldr	r3, [r7, #32]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8005886:	4b23      	ldr	r3, [pc, #140]	@ (8005914 <USER_SPI_ioctl+0x2dc>)
 8005888:	781b      	ldrb	r3, [r3, #0]
 800588a:	f003 0308 	and.w	r3, r3, #8
 800588e:	2b00      	cmp	r3, #0
 8005890:	d105      	bne.n	800589e <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8005892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005894:	025b      	lsls	r3, r3, #9
 8005896:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589a:	025b      	lsls	r3, r3, #9
 800589c:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800589e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058a0:	2020      	movs	r0, #32
 80058a2:	f7ff fc76 	bl	8005192 <send_cmd>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d128      	bne.n	80058fe <USER_SPI_ioctl+0x2c6>
 80058ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058ae:	2021      	movs	r0, #33	@ 0x21
 80058b0:	f7ff fc6f 	bl	8005192 <send_cmd>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d121      	bne.n	80058fe <USER_SPI_ioctl+0x2c6>
 80058ba:	2100      	movs	r1, #0
 80058bc:	2026      	movs	r0, #38	@ 0x26
 80058be:	f7ff fc68 	bl	8005192 <send_cmd>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d11a      	bne.n	80058fe <USER_SPI_ioctl+0x2c6>
 80058c8:	f247 5030 	movw	r0, #30000	@ 0x7530
 80058cc:	f7ff fbbb 	bl	8005046 <wait_ready>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d013      	beq.n	80058fe <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80058d6:	2300      	movs	r3, #0
 80058d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80058dc:	e00f      	b.n	80058fe <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80058de:	2304      	movs	r3, #4
 80058e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80058e4:	e00c      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		break;
 80058e6:	bf00      	nop
 80058e8:	e00a      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		break;
 80058ea:	bf00      	nop
 80058ec:	e008      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		break;
 80058ee:	bf00      	nop
 80058f0:	e006      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80058f2:	bf00      	nop
 80058f4:	e004      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80058f6:	bf00      	nop
 80058f8:	e002      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80058fa:	bf00      	nop
 80058fc:	e000      	b.n	8005900 <USER_SPI_ioctl+0x2c8>
		break;
 80058fe:	bf00      	nop
	}

	despiselect();
 8005900:	f7ff fbc4 	bl	800508c <despiselect>

	return res;
 8005904:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8005908:	4618      	mov	r0, r3
 800590a:	3730      	adds	r7, #48	@ 0x30
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	20000028 	.word	0x20000028
 8005914:	200016d8 	.word	0x200016d8

08005918 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005918:	480d      	ldr	r0, [pc, #52]	@ (8005950 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800591a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800591c:	f7fe fbd6 	bl	80040cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005920:	480c      	ldr	r0, [pc, #48]	@ (8005954 <LoopForever+0x6>)
  ldr r1, =_edata
 8005922:	490d      	ldr	r1, [pc, #52]	@ (8005958 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005924:	4a0d      	ldr	r2, [pc, #52]	@ (800595c <LoopForever+0xe>)
  movs r3, #0
 8005926:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005928:	e002      	b.n	8005930 <LoopCopyDataInit>

0800592a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800592a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800592c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800592e:	3304      	adds	r3, #4

08005930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005934:	d3f9      	bcc.n	800592a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005936:	4a0a      	ldr	r2, [pc, #40]	@ (8005960 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005938:	4c0a      	ldr	r4, [pc, #40]	@ (8005964 <LoopForever+0x16>)
  movs r3, #0
 800593a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800593c:	e001      	b.n	8005942 <LoopFillZerobss>

0800593e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800593e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005940:	3204      	adds	r2, #4

08005942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005944:	d3fb      	bcc.n	800593e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8005946:	f00f fda1 	bl	801548c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800594a:	f7fd f859 	bl	8002a00 <main>

0800594e <LoopForever>:

LoopForever:
    b LoopForever
 800594e:	e7fe      	b.n	800594e <LoopForever>
  ldr   r0, =_estack
 8005950:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005954:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005958:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 800595c:	0801bc44 	.word	0x0801bc44
  ldr r2, =_sbss
 8005960:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8005964:	200048e4 	.word	0x200048e4

08005968 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005968:	e7fe      	b.n	8005968 <COMP1_2_3_IRQHandler>

0800596a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800596a:	b580      	push	{r7, lr}
 800596c:	b082      	sub	sp, #8
 800596e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005970:	2300      	movs	r3, #0
 8005972:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005974:	2003      	movs	r0, #3
 8005976:	f001 fdb4 	bl	80074e2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800597a:	200f      	movs	r0, #15
 800597c:	f7fe f98e 	bl	8003c9c <HAL_InitTick>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d002      	beq.n	800598c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	71fb      	strb	r3, [r7, #7]
 800598a:	e001      	b.n	8005990 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800598c:	f7fe f95c 	bl	8003c48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005990:	79fb      	ldrb	r3, [r7, #7]

}
 8005992:	4618      	mov	r0, r3
 8005994:	3708      	adds	r7, #8
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}
	...

0800599c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800599c:	b480      	push	{r7}
 800599e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80059a0:	4b05      	ldr	r3, [pc, #20]	@ (80059b8 <HAL_IncTick+0x1c>)
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	4b05      	ldr	r3, [pc, #20]	@ (80059bc <HAL_IncTick+0x20>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4413      	add	r3, r2
 80059aa:	4a03      	ldr	r2, [pc, #12]	@ (80059b8 <HAL_IncTick+0x1c>)
 80059ac:	6013      	str	r3, [r2, #0]
}
 80059ae:	bf00      	nop
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr
 80059b8:	200016e4 	.word	0x200016e4
 80059bc:	20000030 	.word	0x20000030

080059c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80059c0:	b480      	push	{r7}
 80059c2:	af00      	add	r7, sp, #0
  return uwTick;
 80059c4:	4b03      	ldr	r3, [pc, #12]	@ (80059d4 <HAL_GetTick+0x14>)
 80059c6:	681b      	ldr	r3, [r3, #0]
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	200016e4 	.word	0x200016e4

080059d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80059e0:	f7ff ffee 	bl	80059c0 <HAL_GetTick>
 80059e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059f0:	d004      	beq.n	80059fc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80059f2:	4b09      	ldr	r3, [pc, #36]	@ (8005a18 <HAL_Delay+0x40>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	68fa      	ldr	r2, [r7, #12]
 80059f8:	4413      	add	r3, r2
 80059fa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80059fc:	bf00      	nop
 80059fe:	f7ff ffdf 	bl	80059c0 <HAL_GetTick>
 8005a02:	4602      	mov	r2, r0
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	68fa      	ldr	r2, [r7, #12]
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d8f7      	bhi.n	80059fe <HAL_Delay+0x26>
  {
  }
}
 8005a0e:	bf00      	nop
 8005a10:	bf00      	nop
 8005a12:	3710      	adds	r7, #16
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	20000030 	.word	0x20000030

08005a1c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	431a      	orrs	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	609a      	str	r2, [r3, #8]
}
 8005a36:	bf00      	nop
 8005a38:	370c      	adds	r7, #12
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr

08005a42 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b083      	sub	sp, #12
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
 8005a4a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	431a      	orrs	r2, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	609a      	str	r2, [r3, #8]
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b087      	sub	sp, #28
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	607a      	str	r2, [r7, #4]
 8005a90:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	3360      	adds	r3, #96	@ 0x60
 8005a96:	461a      	mov	r2, r3
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	4413      	add	r3, r2
 8005a9e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	4b08      	ldr	r3, [pc, #32]	@ (8005ac8 <LL_ADC_SetOffset+0x44>)
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005aae:	683a      	ldr	r2, [r7, #0]
 8005ab0:	430a      	orrs	r2, r1
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005abc:	bf00      	nop
 8005abe:	371c      	adds	r7, #28
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr
 8005ac8:	03fff000 	.word	0x03fff000

08005acc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	3360      	adds	r3, #96	@ 0x60
 8005ada:	461a      	mov	r2, r3
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	4413      	add	r3, r2
 8005ae2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3714      	adds	r7, #20
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b087      	sub	sp, #28
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	60b9      	str	r1, [r7, #8]
 8005b02:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	3360      	adds	r3, #96	@ 0x60
 8005b08:	461a      	mov	r2, r3
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	4413      	add	r3, r2
 8005b10:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	431a      	orrs	r2, r3
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005b22:	bf00      	nop
 8005b24:	371c      	adds	r7, #28
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr

08005b2e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005b2e:	b480      	push	{r7}
 8005b30:	b087      	sub	sp, #28
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	60f8      	str	r0, [r7, #12]
 8005b36:	60b9      	str	r1, [r7, #8]
 8005b38:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	3360      	adds	r3, #96	@ 0x60
 8005b3e:	461a      	mov	r2, r3
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	4413      	add	r3, r2
 8005b46:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	431a      	orrs	r2, r3
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005b58:	bf00      	nop
 8005b5a:	371c      	adds	r7, #28
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b087      	sub	sp, #28
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	60b9      	str	r1, [r7, #8]
 8005b6e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	3360      	adds	r3, #96	@ 0x60
 8005b74:	461a      	mov	r2, r3
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	4413      	add	r3, r2
 8005b7c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	431a      	orrs	r2, r3
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8005b8e:	bf00      	nop
 8005b90:	371c      	adds	r7, #28
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr

08005b9a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b083      	sub	sp, #12
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
 8005ba2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	695b      	ldr	r3, [r3, #20]
 8005ba8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	615a      	str	r2, [r3, #20]
}
 8005bb4:	bf00      	nop
 8005bb6:	370c      	adds	r7, #12
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d101      	bne.n	8005bd8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e000      	b.n	8005bda <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005bd8:	2300      	movs	r3, #0
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	370c      	adds	r7, #12
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr

08005be6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b087      	sub	sp, #28
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	60f8      	str	r0, [r7, #12]
 8005bee:	60b9      	str	r1, [r7, #8]
 8005bf0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	3330      	adds	r3, #48	@ 0x30
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	0a1b      	lsrs	r3, r3, #8
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	f003 030c 	and.w	r3, r3, #12
 8005c02:	4413      	add	r3, r2
 8005c04:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	681a      	ldr	r2, [r3, #0]
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	f003 031f 	and.w	r3, r3, #31
 8005c10:	211f      	movs	r1, #31
 8005c12:	fa01 f303 	lsl.w	r3, r1, r3
 8005c16:	43db      	mvns	r3, r3
 8005c18:	401a      	ands	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	0e9b      	lsrs	r3, r3, #26
 8005c1e:	f003 011f 	and.w	r1, r3, #31
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	f003 031f 	and.w	r3, r3, #31
 8005c28:	fa01 f303 	lsl.w	r3, r1, r3
 8005c2c:	431a      	orrs	r2, r3
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005c32:	bf00      	nop
 8005c34:	371c      	adds	r7, #28
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr

08005c3e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005c3e:	b480      	push	{r7}
 8005c40:	b083      	sub	sp, #12
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c4a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d101      	bne.n	8005c56 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8005c52:	2301      	movs	r3, #1
 8005c54:	e000      	b.n	8005c58 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	370c      	adds	r7, #12
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr

08005c64 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b087      	sub	sp, #28
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	3314      	adds	r3, #20
 8005c74:	461a      	mov	r2, r3
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	0e5b      	lsrs	r3, r3, #25
 8005c7a:	009b      	lsls	r3, r3, #2
 8005c7c:	f003 0304 	and.w	r3, r3, #4
 8005c80:	4413      	add	r3, r2
 8005c82:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	0d1b      	lsrs	r3, r3, #20
 8005c8c:	f003 031f 	and.w	r3, r3, #31
 8005c90:	2107      	movs	r1, #7
 8005c92:	fa01 f303 	lsl.w	r3, r1, r3
 8005c96:	43db      	mvns	r3, r3
 8005c98:	401a      	ands	r2, r3
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	0d1b      	lsrs	r3, r3, #20
 8005c9e:	f003 031f 	and.w	r3, r3, #31
 8005ca2:	6879      	ldr	r1, [r7, #4]
 8005ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ca8:	431a      	orrs	r2, r3
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005cae:	bf00      	nop
 8005cb0:	371c      	adds	r7, #28
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
	...

08005cbc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b085      	sub	sp, #20
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cd4:	43db      	mvns	r3, r3
 8005cd6:	401a      	ands	r2, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f003 0318 	and.w	r3, r3, #24
 8005cde:	4908      	ldr	r1, [pc, #32]	@ (8005d00 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005ce0:	40d9      	lsrs	r1, r3
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	400b      	ands	r3, r1
 8005ce6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cea:	431a      	orrs	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005cf2:	bf00      	nop
 8005cf4:	3714      	adds	r7, #20
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	0007ffff 	.word	0x0007ffff

08005d04 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	f003 031f 	and.w	r3, r3, #31
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005d4c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	6093      	str	r3, [r2, #8]
}
 8005d54:	bf00      	nop
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d74:	d101      	bne.n	8005d7a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005d76:	2301      	movs	r3, #1
 8005d78:	e000      	b.n	8005d7c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005d7a:	2300      	movs	r3, #0
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr

08005d88 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b083      	sub	sp, #12
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005d98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005d9c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005da4:	bf00      	nop
 8005da6:	370c      	adds	r7, #12
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr

08005db0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dc0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005dc4:	d101      	bne.n	8005dca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e000      	b.n	8005dcc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005dca:	2300      	movs	r3, #0
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005de8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005dec:	f043 0201 	orr.w	r2, r3, #1
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005df4:	bf00      	nop
 8005df6:	370c      	adds	r7, #12
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	f003 0301 	and.w	r3, r3, #1
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d101      	bne.n	8005e18 <LL_ADC_IsEnabled+0x18>
 8005e14:	2301      	movs	r3, #1
 8005e16:	e000      	b.n	8005e1a <LL_ADC_IsEnabled+0x1a>
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	370c      	adds	r7, #12
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr

08005e26 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005e26:	b480      	push	{r7}
 8005e28:	b083      	sub	sp, #12
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e36:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005e3a:	f043 0204 	orr.w	r2, r3, #4
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005e42:	bf00      	nop
 8005e44:	370c      	adds	r7, #12
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr

08005e4e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005e4e:	b480      	push	{r7}
 8005e50:	b083      	sub	sp, #12
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f003 0304 	and.w	r3, r3, #4
 8005e5e:	2b04      	cmp	r3, #4
 8005e60:	d101      	bne.n	8005e66 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005e62:	2301      	movs	r3, #1
 8005e64:	e000      	b.n	8005e68 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005e66:	2300      	movs	r3, #0
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	370c      	adds	r7, #12
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	f003 0308 	and.w	r3, r3, #8
 8005e84:	2b08      	cmp	r3, #8
 8005e86:	d101      	bne.n	8005e8c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e000      	b.n	8005e8e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	370c      	adds	r7, #12
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
	...

08005e9c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005e9c:	b590      	push	{r4, r7, lr}
 8005e9e:	b089      	sub	sp, #36	@ 0x24
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d101      	bne.n	8005eb6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e167      	b.n	8006186 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d109      	bne.n	8005ed8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f7fb fd2f 	bl	8001928 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4618      	mov	r0, r3
 8005ede:	f7ff ff3f 	bl	8005d60 <LL_ADC_IsDeepPowerDownEnabled>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d004      	beq.n	8005ef2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7ff ff25 	bl	8005d3c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f7ff ff5a 	bl	8005db0 <LL_ADC_IsInternalRegulatorEnabled>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d115      	bne.n	8005f2e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7ff ff3e 	bl	8005d88 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005f0c:	4ba0      	ldr	r3, [pc, #640]	@ (8006190 <HAL_ADC_Init+0x2f4>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	099b      	lsrs	r3, r3, #6
 8005f12:	4aa0      	ldr	r2, [pc, #640]	@ (8006194 <HAL_ADC_Init+0x2f8>)
 8005f14:	fba2 2303 	umull	r2, r3, r2, r3
 8005f18:	099b      	lsrs	r3, r3, #6
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	005b      	lsls	r3, r3, #1
 8005f1e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005f20:	e002      	b.n	8005f28 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	3b01      	subs	r3, #1
 8005f26:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d1f9      	bne.n	8005f22 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4618      	mov	r0, r3
 8005f34:	f7ff ff3c 	bl	8005db0 <LL_ADC_IsInternalRegulatorEnabled>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d10d      	bne.n	8005f5a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f42:	f043 0210 	orr.w	r2, r3, #16
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f4e:	f043 0201 	orr.w	r2, r3, #1
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7ff ff75 	bl	8005e4e <LL_ADC_REG_IsConversionOngoing>
 8005f64:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f6a:	f003 0310 	and.w	r3, r3, #16
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f040 8100 	bne.w	8006174 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f040 80fc 	bne.w	8006174 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f80:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005f84:	f043 0202 	orr.w	r2, r3, #2
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4618      	mov	r0, r3
 8005f92:	f7ff ff35 	bl	8005e00 <LL_ADC_IsEnabled>
 8005f96:	4603      	mov	r3, r0
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d111      	bne.n	8005fc0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005f9c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005fa0:	f7ff ff2e 	bl	8005e00 <LL_ADC_IsEnabled>
 8005fa4:	4604      	mov	r4, r0
 8005fa6:	487c      	ldr	r0, [pc, #496]	@ (8006198 <HAL_ADC_Init+0x2fc>)
 8005fa8:	f7ff ff2a 	bl	8005e00 <LL_ADC_IsEnabled>
 8005fac:	4603      	mov	r3, r0
 8005fae:	4323      	orrs	r3, r4
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d105      	bne.n	8005fc0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	4619      	mov	r1, r3
 8005fba:	4878      	ldr	r0, [pc, #480]	@ (800619c <HAL_ADC_Init+0x300>)
 8005fbc:	f7ff fd2e 	bl	8005a1c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	7f5b      	ldrb	r3, [r3, #29]
 8005fc4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005fca:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005fd0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005fd6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005fde:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d106      	bne.n	8005ffc <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	045b      	lsls	r3, r3, #17
 8005ff6:	69ba      	ldr	r2, [r7, #24]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006000:	2b00      	cmp	r3, #0
 8006002:	d009      	beq.n	8006018 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006008:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006010:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006012:	69ba      	ldr	r2, [r7, #24]
 8006014:	4313      	orrs	r3, r2
 8006016:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68da      	ldr	r2, [r3, #12]
 800601e:	4b60      	ldr	r3, [pc, #384]	@ (80061a0 <HAL_ADC_Init+0x304>)
 8006020:	4013      	ands	r3, r2
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	6812      	ldr	r2, [r2, #0]
 8006026:	69b9      	ldr	r1, [r7, #24]
 8006028:	430b      	orrs	r3, r1
 800602a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	430a      	orrs	r2, r1
 8006040:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4618      	mov	r0, r3
 8006048:	f7ff ff14 	bl	8005e74 <LL_ADC_INJ_IsConversionOngoing>
 800604c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d16d      	bne.n	8006130 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d16a      	bne.n	8006130 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800605e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006066:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006068:	4313      	orrs	r3, r2
 800606a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006076:	f023 0302 	bic.w	r3, r3, #2
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	6812      	ldr	r2, [r2, #0]
 800607e:	69b9      	ldr	r1, [r7, #24]
 8006080:	430b      	orrs	r3, r1
 8006082:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d017      	beq.n	80060bc <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	691a      	ldr	r2, [r3, #16]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800609a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80060a4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80060a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	6911      	ldr	r1, [r2, #16]
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	6812      	ldr	r2, [r2, #0]
 80060b4:	430b      	orrs	r3, r1
 80060b6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80060ba:	e013      	b.n	80060e4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	691a      	ldr	r2, [r3, #16]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80060ca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80060d4:	687a      	ldr	r2, [r7, #4]
 80060d6:	6812      	ldr	r2, [r2, #0]
 80060d8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80060dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80060e0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d118      	bne.n	8006120 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80060f8:	f023 0304 	bic.w	r3, r3, #4
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006104:	4311      	orrs	r1, r2
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800610a:	4311      	orrs	r1, r2
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006110:	430a      	orrs	r2, r1
 8006112:	431a      	orrs	r2, r3
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f042 0201 	orr.w	r2, r2, #1
 800611c:	611a      	str	r2, [r3, #16]
 800611e:	e007      	b.n	8006130 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	691a      	ldr	r2, [r3, #16]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f022 0201 	bic.w	r2, r2, #1
 800612e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	695b      	ldr	r3, [r3, #20]
 8006134:	2b01      	cmp	r3, #1
 8006136:	d10c      	bne.n	8006152 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800613e:	f023 010f 	bic.w	r1, r3, #15
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a1b      	ldr	r3, [r3, #32]
 8006146:	1e5a      	subs	r2, r3, #1
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	430a      	orrs	r2, r1
 800614e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006150:	e007      	b.n	8006162 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f022 020f 	bic.w	r2, r2, #15
 8006160:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006166:	f023 0303 	bic.w	r3, r3, #3
 800616a:	f043 0201 	orr.w	r2, r3, #1
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006172:	e007      	b.n	8006184 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006178:	f043 0210 	orr.w	r2, r3, #16
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006184:	7ffb      	ldrb	r3, [r7, #31]
}
 8006186:	4618      	mov	r0, r3
 8006188:	3724      	adds	r7, #36	@ 0x24
 800618a:	46bd      	mov	sp, r7
 800618c:	bd90      	pop	{r4, r7, pc}
 800618e:	bf00      	nop
 8006190:	20000024 	.word	0x20000024
 8006194:	053e2d63 	.word	0x053e2d63
 8006198:	50000100 	.word	0x50000100
 800619c:	50000300 	.word	0x50000300
 80061a0:	fff04007 	.word	0xfff04007

080061a4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b086      	sub	sp, #24
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80061b0:	4851      	ldr	r0, [pc, #324]	@ (80062f8 <HAL_ADC_Start_DMA+0x154>)
 80061b2:	f7ff fda7 	bl	8005d04 <LL_ADC_GetMultimode>
 80061b6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4618      	mov	r0, r3
 80061be:	f7ff fe46 	bl	8005e4e <LL_ADC_REG_IsConversionOngoing>
 80061c2:	4603      	mov	r3, r0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	f040 808f 	bne.w	80062e8 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d101      	bne.n	80061d8 <HAL_ADC_Start_DMA+0x34>
 80061d4:	2302      	movs	r3, #2
 80061d6:	e08a      	b.n	80062ee <HAL_ADC_Start_DMA+0x14a>
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d005      	beq.n	80061f2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	2b05      	cmp	r3, #5
 80061ea:	d002      	beq.n	80061f2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	2b09      	cmp	r3, #9
 80061f0:	d173      	bne.n	80062da <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80061f2:	68f8      	ldr	r0, [r7, #12]
 80061f4:	f000 feb2 	bl	8006f5c <ADC_Enable>
 80061f8:	4603      	mov	r3, r0
 80061fa:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80061fc:	7dfb      	ldrb	r3, [r7, #23]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d166      	bne.n	80062d0 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006206:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800620a:	f023 0301 	bic.w	r3, r3, #1
 800620e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a38      	ldr	r2, [pc, #224]	@ (80062fc <HAL_ADC_Start_DMA+0x158>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d002      	beq.n	8006226 <HAL_ADC_Start_DMA+0x82>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	e001      	b.n	800622a <HAL_ADC_Start_DMA+0x86>
 8006226:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800622a:	68fa      	ldr	r2, [r7, #12]
 800622c:	6812      	ldr	r2, [r2, #0]
 800622e:	4293      	cmp	r3, r2
 8006230:	d002      	beq.n	8006238 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d105      	bne.n	8006244 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800623c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006248:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800624c:	2b00      	cmp	r3, #0
 800624e:	d006      	beq.n	800625e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006254:	f023 0206 	bic.w	r2, r3, #6
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	661a      	str	r2, [r3, #96]	@ 0x60
 800625c:	e002      	b.n	8006264 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006268:	4a25      	ldr	r2, [pc, #148]	@ (8006300 <HAL_ADC_Start_DMA+0x15c>)
 800626a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006270:	4a24      	ldr	r2, [pc, #144]	@ (8006304 <HAL_ADC_Start_DMA+0x160>)
 8006272:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006278:	4a23      	ldr	r2, [pc, #140]	@ (8006308 <HAL_ADC_Start_DMA+0x164>)
 800627a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	221c      	movs	r2, #28
 8006282:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	685a      	ldr	r2, [r3, #4]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f042 0210 	orr.w	r2, r2, #16
 800629a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68da      	ldr	r2, [r3, #12]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f042 0201 	orr.w	r2, r2, #1
 80062aa:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	3340      	adds	r3, #64	@ 0x40
 80062b6:	4619      	mov	r1, r3
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f001 f9ec 	bl	8007698 <HAL_DMA_Start_IT>
 80062c0:	4603      	mov	r3, r0
 80062c2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4618      	mov	r0, r3
 80062ca:	f7ff fdac 	bl	8005e26 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80062ce:	e00d      	b.n	80062ec <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80062d8:	e008      	b.n	80062ec <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2200      	movs	r2, #0
 80062e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80062e6:	e001      	b.n	80062ec <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80062e8:	2302      	movs	r3, #2
 80062ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80062ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3718      	adds	r7, #24
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	50000300 	.word	0x50000300
 80062fc:	50000100 	.word	0x50000100
 8006300:	08007069 	.word	0x08007069
 8006304:	08007141 	.word	0x08007141
 8006308:	0800715d 	.word	0x0800715d

0800630c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b08a      	sub	sp, #40	@ 0x28
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8006314:	2300      	movs	r3, #0
 8006316:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006328:	4883      	ldr	r0, [pc, #524]	@ (8006538 <HAL_ADC_IRQHandler+0x22c>)
 800632a:	f7ff fceb 	bl	8005d04 <LL_ADC_GetMultimode>
 800632e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	f003 0302 	and.w	r3, r3, #2
 8006336:	2b00      	cmp	r3, #0
 8006338:	d017      	beq.n	800636a <HAL_ADC_IRQHandler+0x5e>
 800633a:	69bb      	ldr	r3, [r7, #24]
 800633c:	f003 0302 	and.w	r3, r3, #2
 8006340:	2b00      	cmp	r3, #0
 8006342:	d012      	beq.n	800636a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006348:	f003 0310 	and.w	r3, r3, #16
 800634c:	2b00      	cmp	r3, #0
 800634e:	d105      	bne.n	800635c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006354:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f000 ff65 	bl	800722c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2202      	movs	r2, #2
 8006368:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	f003 0304 	and.w	r3, r3, #4
 8006370:	2b00      	cmp	r3, #0
 8006372:	d004      	beq.n	800637e <HAL_ADC_IRQHandler+0x72>
 8006374:	69bb      	ldr	r3, [r7, #24]
 8006376:	f003 0304 	and.w	r3, r3, #4
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10a      	bne.n	8006394 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006384:	2b00      	cmp	r3, #0
 8006386:	f000 8085 	beq.w	8006494 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	f003 0308 	and.w	r3, r3, #8
 8006390:	2b00      	cmp	r3, #0
 8006392:	d07f      	beq.n	8006494 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006398:	f003 0310 	and.w	r3, r3, #16
 800639c:	2b00      	cmp	r3, #0
 800639e:	d105      	bne.n	80063ac <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063a4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4618      	mov	r0, r3
 80063b2:	f7ff fc05 	bl	8005bc0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d064      	beq.n	8006486 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a5e      	ldr	r2, [pc, #376]	@ (800653c <HAL_ADC_IRQHandler+0x230>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d002      	beq.n	80063cc <HAL_ADC_IRQHandler+0xc0>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	e001      	b.n	80063d0 <HAL_ADC_IRQHandler+0xc4>
 80063cc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	6812      	ldr	r2, [r2, #0]
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d008      	beq.n	80063ea <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d005      	beq.n	80063ea <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	2b05      	cmp	r3, #5
 80063e2:	d002      	beq.n	80063ea <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	2b09      	cmp	r3, #9
 80063e8:	d104      	bne.n	80063f4 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	623b      	str	r3, [r7, #32]
 80063f2:	e00d      	b.n	8006410 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a50      	ldr	r2, [pc, #320]	@ (800653c <HAL_ADC_IRQHandler+0x230>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d002      	beq.n	8006404 <HAL_ADC_IRQHandler+0xf8>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	e001      	b.n	8006408 <HAL_ADC_IRQHandler+0xfc>
 8006404:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006408:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006410:	6a3b      	ldr	r3, [r7, #32]
 8006412:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d135      	bne.n	8006486 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f003 0308 	and.w	r3, r3, #8
 8006424:	2b08      	cmp	r3, #8
 8006426:	d12e      	bne.n	8006486 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4618      	mov	r0, r3
 800642e:	f7ff fd0e 	bl	8005e4e <LL_ADC_REG_IsConversionOngoing>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d11a      	bne.n	800646e <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	685a      	ldr	r2, [r3, #4]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f022 020c 	bic.w	r2, r2, #12
 8006446:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800644c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006458:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d112      	bne.n	8006486 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006464:	f043 0201 	orr.w	r2, r3, #1
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800646c:	e00b      	b.n	8006486 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006472:	f043 0210 	orr.w	r2, r3, #16
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800647e:	f043 0201 	orr.w	r2, r3, #1
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f7fb fada 	bl	8001a40 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	220c      	movs	r2, #12
 8006492:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006494:	69fb      	ldr	r3, [r7, #28]
 8006496:	f003 0320 	and.w	r3, r3, #32
 800649a:	2b00      	cmp	r3, #0
 800649c:	d004      	beq.n	80064a8 <HAL_ADC_IRQHandler+0x19c>
 800649e:	69bb      	ldr	r3, [r7, #24]
 80064a0:	f003 0320 	and.w	r3, r3, #32
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d10b      	bne.n	80064c0 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f000 809e 	beq.w	80065f0 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f000 8098 	beq.w	80065f0 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064c4:	f003 0310 	and.w	r3, r3, #16
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d105      	bne.n	80064d8 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064d0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4618      	mov	r0, r3
 80064de:	f7ff fbae 	bl	8005c3e <LL_ADC_INJ_IsTriggerSourceSWStart>
 80064e2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4618      	mov	r0, r3
 80064ea:	f7ff fb69 	bl	8005bc0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80064ee:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a11      	ldr	r2, [pc, #68]	@ (800653c <HAL_ADC_IRQHandler+0x230>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d002      	beq.n	8006500 <HAL_ADC_IRQHandler+0x1f4>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	e001      	b.n	8006504 <HAL_ADC_IRQHandler+0x1f8>
 8006500:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	6812      	ldr	r2, [r2, #0]
 8006508:	4293      	cmp	r3, r2
 800650a:	d008      	beq.n	800651e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d005      	beq.n	800651e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	2b06      	cmp	r3, #6
 8006516:	d002      	beq.n	800651e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	2b07      	cmp	r3, #7
 800651c:	d104      	bne.n	8006528 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	623b      	str	r3, [r7, #32]
 8006526:	e011      	b.n	800654c <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a03      	ldr	r2, [pc, #12]	@ (800653c <HAL_ADC_IRQHandler+0x230>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d006      	beq.n	8006540 <HAL_ADC_IRQHandler+0x234>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	e005      	b.n	8006544 <HAL_ADC_IRQHandler+0x238>
 8006538:	50000300 	.word	0x50000300
 800653c:	50000100 	.word	0x50000100
 8006540:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006544:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d047      	beq.n	80065e2 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006552:	6a3b      	ldr	r3, [r7, #32]
 8006554:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006558:	2b00      	cmp	r3, #0
 800655a:	d007      	beq.n	800656c <HAL_ADC_IRQHandler+0x260>
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d03f      	beq.n	80065e2 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006562:	6a3b      	ldr	r3, [r7, #32]
 8006564:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006568:	2b00      	cmp	r3, #0
 800656a:	d13a      	bne.n	80065e2 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006576:	2b40      	cmp	r3, #64	@ 0x40
 8006578:	d133      	bne.n	80065e2 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006580:	2b00      	cmp	r3, #0
 8006582:	d12e      	bne.n	80065e2 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4618      	mov	r0, r3
 800658a:	f7ff fc73 	bl	8005e74 <LL_ADC_INJ_IsConversionOngoing>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d11a      	bne.n	80065ca <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685a      	ldr	r2, [r3, #4]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80065a2:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d112      	bne.n	80065e2 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065c0:	f043 0201 	orr.w	r2, r3, #1
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80065c8:	e00b      	b.n	80065e2 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065ce:	f043 0210 	orr.w	r2, r3, #16
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065da:	f043 0201 	orr.w	r2, r3, #1
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 fdfa 	bl	80071dc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2260      	movs	r2, #96	@ 0x60
 80065ee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d011      	beq.n	800661e <HAL_ADC_IRQHandler+0x312>
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006600:	2b00      	cmp	r3, #0
 8006602:	d00c      	beq.n	800661e <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006608:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f000 f89f 	bl	8006754 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	2280      	movs	r2, #128	@ 0x80
 800661c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800661e:	69fb      	ldr	r3, [r7, #28]
 8006620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006624:	2b00      	cmp	r3, #0
 8006626:	d012      	beq.n	800664e <HAL_ADC_IRQHandler+0x342>
 8006628:	69bb      	ldr	r3, [r7, #24]
 800662a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800662e:	2b00      	cmp	r3, #0
 8006630:	d00d      	beq.n	800664e <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006636:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 fde0 	bl	8007204 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800664c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800664e:	69fb      	ldr	r3, [r7, #28]
 8006650:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006654:	2b00      	cmp	r3, #0
 8006656:	d012      	beq.n	800667e <HAL_ADC_IRQHandler+0x372>
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800665e:	2b00      	cmp	r3, #0
 8006660:	d00d      	beq.n	800667e <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006666:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 fdd2 	bl	8007218 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800667c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	f003 0310 	and.w	r3, r3, #16
 8006684:	2b00      	cmp	r3, #0
 8006686:	d036      	beq.n	80066f6 <HAL_ADC_IRQHandler+0x3ea>
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	f003 0310 	and.w	r3, r3, #16
 800668e:	2b00      	cmp	r3, #0
 8006690:	d031      	beq.n	80066f6 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006696:	2b00      	cmp	r3, #0
 8006698:	d102      	bne.n	80066a0 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 800669a:	2301      	movs	r3, #1
 800669c:	627b      	str	r3, [r7, #36]	@ 0x24
 800669e:	e014      	b.n	80066ca <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d008      	beq.n	80066b8 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80066a6:	4825      	ldr	r0, [pc, #148]	@ (800673c <HAL_ADC_IRQHandler+0x430>)
 80066a8:	f7ff fb3a 	bl	8005d20 <LL_ADC_GetMultiDMATransfer>
 80066ac:	4603      	mov	r3, r0
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00b      	beq.n	80066ca <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80066b2:	2301      	movs	r3, #1
 80066b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80066b6:	e008      	b.n	80066ca <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	68db      	ldr	r3, [r3, #12]
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d001      	beq.n	80066ca <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80066c6:	2301      	movs	r3, #1
 80066c8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80066ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d10e      	bne.n	80066ee <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066d4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066e0:	f043 0202 	orr.w	r2, r3, #2
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 f83d 	bl	8006768 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2210      	movs	r2, #16
 80066f4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d018      	beq.n	8006732 <HAL_ADC_IRQHandler+0x426>
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006706:	2b00      	cmp	r3, #0
 8006708:	d013      	beq.n	8006732 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800670e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800671a:	f043 0208 	orr.w	r2, r3, #8
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800672a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f000 fd5f 	bl	80071f0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8006732:	bf00      	nop
 8006734:	3728      	adds	r7, #40	@ 0x28
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	50000300 	.word	0x50000300

08006740 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006748:	bf00      	nop
 800674a:	370c      	adds	r7, #12
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr

08006754 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800675c:	bf00      	nop
 800675e:	370c      	adds	r7, #12
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006768:	b480      	push	{r7}
 800676a:	b083      	sub	sp, #12
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006770:	bf00      	nop
 8006772:	370c      	adds	r7, #12
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b0b6      	sub	sp, #216	@ 0xd8
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006786:	2300      	movs	r3, #0
 8006788:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800678c:	2300      	movs	r3, #0
 800678e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006796:	2b01      	cmp	r3, #1
 8006798:	d101      	bne.n	800679e <HAL_ADC_ConfigChannel+0x22>
 800679a:	2302      	movs	r3, #2
 800679c:	e3c8      	b.n	8006f30 <HAL_ADC_ConfigChannel+0x7b4>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4618      	mov	r0, r3
 80067ac:	f7ff fb4f 	bl	8005e4e <LL_ADC_REG_IsConversionOngoing>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f040 83ad 	bne.w	8006f12 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6818      	ldr	r0, [r3, #0]
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	6859      	ldr	r1, [r3, #4]
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	461a      	mov	r2, r3
 80067c6:	f7ff fa0e 	bl	8005be6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4618      	mov	r0, r3
 80067d0:	f7ff fb3d 	bl	8005e4e <LL_ADC_REG_IsConversionOngoing>
 80067d4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4618      	mov	r0, r3
 80067de:	f7ff fb49 	bl	8005e74 <LL_ADC_INJ_IsConversionOngoing>
 80067e2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80067e6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	f040 81d9 	bne.w	8006ba2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80067f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	f040 81d4 	bne.w	8006ba2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006802:	d10f      	bne.n	8006824 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6818      	ldr	r0, [r3, #0]
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2200      	movs	r2, #0
 800680e:	4619      	mov	r1, r3
 8006810:	f7ff fa28 	bl	8005c64 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800681c:	4618      	mov	r0, r3
 800681e:	f7ff f9bc 	bl	8005b9a <LL_ADC_SetSamplingTimeCommonConfig>
 8006822:	e00e      	b.n	8006842 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6818      	ldr	r0, [r3, #0]
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	6819      	ldr	r1, [r3, #0]
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	461a      	mov	r2, r3
 8006832:	f7ff fa17 	bl	8005c64 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2100      	movs	r1, #0
 800683c:	4618      	mov	r0, r3
 800683e:	f7ff f9ac 	bl	8005b9a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	695a      	ldr	r2, [r3, #20]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	08db      	lsrs	r3, r3, #3
 800684e:	f003 0303 	and.w	r3, r3, #3
 8006852:	005b      	lsls	r3, r3, #1
 8006854:	fa02 f303 	lsl.w	r3, r2, r3
 8006858:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	2b04      	cmp	r3, #4
 8006862:	d022      	beq.n	80068aa <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6818      	ldr	r0, [r3, #0]
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	6919      	ldr	r1, [r3, #16]
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006874:	f7ff f906 	bl	8005a84 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6818      	ldr	r0, [r3, #0]
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	6919      	ldr	r1, [r3, #16]
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	699b      	ldr	r3, [r3, #24]
 8006884:	461a      	mov	r2, r3
 8006886:	f7ff f952 	bl	8005b2e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6818      	ldr	r0, [r3, #0]
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006896:	2b01      	cmp	r3, #1
 8006898:	d102      	bne.n	80068a0 <HAL_ADC_ConfigChannel+0x124>
 800689a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800689e:	e000      	b.n	80068a2 <HAL_ADC_ConfigChannel+0x126>
 80068a0:	2300      	movs	r3, #0
 80068a2:	461a      	mov	r2, r3
 80068a4:	f7ff f95e 	bl	8005b64 <LL_ADC_SetOffsetSaturation>
 80068a8:	e17b      	b.n	8006ba2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2100      	movs	r1, #0
 80068b0:	4618      	mov	r0, r3
 80068b2:	f7ff f90b 	bl	8005acc <LL_ADC_GetOffsetChannel>
 80068b6:	4603      	mov	r3, r0
 80068b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d10a      	bne.n	80068d6 <HAL_ADC_ConfigChannel+0x15a>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2100      	movs	r1, #0
 80068c6:	4618      	mov	r0, r3
 80068c8:	f7ff f900 	bl	8005acc <LL_ADC_GetOffsetChannel>
 80068cc:	4603      	mov	r3, r0
 80068ce:	0e9b      	lsrs	r3, r3, #26
 80068d0:	f003 021f 	and.w	r2, r3, #31
 80068d4:	e01e      	b.n	8006914 <HAL_ADC_ConfigChannel+0x198>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	2100      	movs	r1, #0
 80068dc:	4618      	mov	r0, r3
 80068de:	f7ff f8f5 	bl	8005acc <LL_ADC_GetOffsetChannel>
 80068e2:	4603      	mov	r3, r0
 80068e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80068ec:	fa93 f3a3 	rbit	r3, r3
 80068f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80068f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80068f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80068fc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006900:	2b00      	cmp	r3, #0
 8006902:	d101      	bne.n	8006908 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8006904:	2320      	movs	r3, #32
 8006906:	e004      	b.n	8006912 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8006908:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800690c:	fab3 f383 	clz	r3, r3
 8006910:	b2db      	uxtb	r3, r3
 8006912:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800691c:	2b00      	cmp	r3, #0
 800691e:	d105      	bne.n	800692c <HAL_ADC_ConfigChannel+0x1b0>
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	0e9b      	lsrs	r3, r3, #26
 8006926:	f003 031f 	and.w	r3, r3, #31
 800692a:	e018      	b.n	800695e <HAL_ADC_ConfigChannel+0x1e2>
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006934:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006938:	fa93 f3a3 	rbit	r3, r3
 800693c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8006940:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006944:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8006948:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800694c:	2b00      	cmp	r3, #0
 800694e:	d101      	bne.n	8006954 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8006950:	2320      	movs	r3, #32
 8006952:	e004      	b.n	800695e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8006954:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006958:	fab3 f383 	clz	r3, r3
 800695c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800695e:	429a      	cmp	r2, r3
 8006960:	d106      	bne.n	8006970 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2200      	movs	r2, #0
 8006968:	2100      	movs	r1, #0
 800696a:	4618      	mov	r0, r3
 800696c:	f7ff f8c4 	bl	8005af8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2101      	movs	r1, #1
 8006976:	4618      	mov	r0, r3
 8006978:	f7ff f8a8 	bl	8005acc <LL_ADC_GetOffsetChannel>
 800697c:	4603      	mov	r3, r0
 800697e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006982:	2b00      	cmp	r3, #0
 8006984:	d10a      	bne.n	800699c <HAL_ADC_ConfigChannel+0x220>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	2101      	movs	r1, #1
 800698c:	4618      	mov	r0, r3
 800698e:	f7ff f89d 	bl	8005acc <LL_ADC_GetOffsetChannel>
 8006992:	4603      	mov	r3, r0
 8006994:	0e9b      	lsrs	r3, r3, #26
 8006996:	f003 021f 	and.w	r2, r3, #31
 800699a:	e01e      	b.n	80069da <HAL_ADC_ConfigChannel+0x25e>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2101      	movs	r1, #1
 80069a2:	4618      	mov	r0, r3
 80069a4:	f7ff f892 	bl	8005acc <LL_ADC_GetOffsetChannel>
 80069a8:	4603      	mov	r3, r0
 80069aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80069b2:	fa93 f3a3 	rbit	r3, r3
 80069b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80069ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80069be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80069c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d101      	bne.n	80069ce <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80069ca:	2320      	movs	r3, #32
 80069cc:	e004      	b.n	80069d8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80069ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80069d2:	fab3 f383 	clz	r3, r3
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d105      	bne.n	80069f2 <HAL_ADC_ConfigChannel+0x276>
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	0e9b      	lsrs	r3, r3, #26
 80069ec:	f003 031f 	and.w	r3, r3, #31
 80069f0:	e018      	b.n	8006a24 <HAL_ADC_ConfigChannel+0x2a8>
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069fe:	fa93 f3a3 	rbit	r3, r3
 8006a02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8006a06:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8006a0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d101      	bne.n	8006a1a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8006a16:	2320      	movs	r3, #32
 8006a18:	e004      	b.n	8006a24 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8006a1a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a1e:	fab3 f383 	clz	r3, r3
 8006a22:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d106      	bne.n	8006a36 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	2101      	movs	r1, #1
 8006a30:	4618      	mov	r0, r3
 8006a32:	f7ff f861 	bl	8005af8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2102      	movs	r1, #2
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f7ff f845 	bl	8005acc <LL_ADC_GetOffsetChannel>
 8006a42:	4603      	mov	r3, r0
 8006a44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d10a      	bne.n	8006a62 <HAL_ADC_ConfigChannel+0x2e6>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2102      	movs	r1, #2
 8006a52:	4618      	mov	r0, r3
 8006a54:	f7ff f83a 	bl	8005acc <LL_ADC_GetOffsetChannel>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	0e9b      	lsrs	r3, r3, #26
 8006a5c:	f003 021f 	and.w	r2, r3, #31
 8006a60:	e01e      	b.n	8006aa0 <HAL_ADC_ConfigChannel+0x324>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2102      	movs	r1, #2
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7ff f82f 	bl	8005acc <LL_ADC_GetOffsetChannel>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a78:	fa93 f3a3 	rbit	r3, r3
 8006a7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8006a80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a84:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8006a88:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8006a90:	2320      	movs	r3, #32
 8006a92:	e004      	b.n	8006a9e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8006a94:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a98:	fab3 f383 	clz	r3, r3
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d105      	bne.n	8006ab8 <HAL_ADC_ConfigChannel+0x33c>
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	0e9b      	lsrs	r3, r3, #26
 8006ab2:	f003 031f 	and.w	r3, r3, #31
 8006ab6:	e016      	b.n	8006ae6 <HAL_ADC_ConfigChannel+0x36a>
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ac0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006ac4:	fa93 f3a3 	rbit	r3, r3
 8006ac8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006aca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006acc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8006ad0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d101      	bne.n	8006adc <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8006ad8:	2320      	movs	r3, #32
 8006ada:	e004      	b.n	8006ae6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8006adc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006ae0:	fab3 f383 	clz	r3, r3
 8006ae4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d106      	bne.n	8006af8 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2200      	movs	r2, #0
 8006af0:	2102      	movs	r1, #2
 8006af2:	4618      	mov	r0, r3
 8006af4:	f7ff f800 	bl	8005af8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2103      	movs	r1, #3
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7fe ffe4 	bl	8005acc <LL_ADC_GetOffsetChannel>
 8006b04:	4603      	mov	r3, r0
 8006b06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d10a      	bne.n	8006b24 <HAL_ADC_ConfigChannel+0x3a8>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2103      	movs	r1, #3
 8006b14:	4618      	mov	r0, r3
 8006b16:	f7fe ffd9 	bl	8005acc <LL_ADC_GetOffsetChannel>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	0e9b      	lsrs	r3, r3, #26
 8006b1e:	f003 021f 	and.w	r2, r3, #31
 8006b22:	e017      	b.n	8006b54 <HAL_ADC_ConfigChannel+0x3d8>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	2103      	movs	r1, #3
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f7fe ffce 	bl	8005acc <LL_ADC_GetOffsetChannel>
 8006b30:	4603      	mov	r3, r0
 8006b32:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b36:	fa93 f3a3 	rbit	r3, r3
 8006b3a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8006b3c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b3e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006b40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d101      	bne.n	8006b4a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8006b46:	2320      	movs	r3, #32
 8006b48:	e003      	b.n	8006b52 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8006b4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b4c:	fab3 f383 	clz	r3, r3
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d105      	bne.n	8006b6c <HAL_ADC_ConfigChannel+0x3f0>
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	0e9b      	lsrs	r3, r3, #26
 8006b66:	f003 031f 	and.w	r3, r3, #31
 8006b6a:	e011      	b.n	8006b90 <HAL_ADC_ConfigChannel+0x414>
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b72:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b74:	fa93 f3a3 	rbit	r3, r3
 8006b78:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006b7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8006b7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d101      	bne.n	8006b88 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8006b84:	2320      	movs	r3, #32
 8006b86:	e003      	b.n	8006b90 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8006b88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b8a:	fab3 f383 	clz	r3, r3
 8006b8e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d106      	bne.n	8006ba2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	2103      	movs	r1, #3
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7fe ffab 	bl	8005af8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f7ff f92a 	bl	8005e00 <LL_ADC_IsEnabled>
 8006bac:	4603      	mov	r3, r0
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	f040 8140 	bne.w	8006e34 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6818      	ldr	r0, [r3, #0]
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	6819      	ldr	r1, [r3, #0]
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	68db      	ldr	r3, [r3, #12]
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	f7ff f87b 	bl	8005cbc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	4a8f      	ldr	r2, [pc, #572]	@ (8006e08 <HAL_ADC_ConfigChannel+0x68c>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	f040 8131 	bne.w	8006e34 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d10b      	bne.n	8006bfa <HAL_ADC_ConfigChannel+0x47e>
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	0e9b      	lsrs	r3, r3, #26
 8006be8:	3301      	adds	r3, #1
 8006bea:	f003 031f 	and.w	r3, r3, #31
 8006bee:	2b09      	cmp	r3, #9
 8006bf0:	bf94      	ite	ls
 8006bf2:	2301      	movls	r3, #1
 8006bf4:	2300      	movhi	r3, #0
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	e019      	b.n	8006c2e <HAL_ADC_ConfigChannel+0x4b2>
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c02:	fa93 f3a3 	rbit	r3, r3
 8006c06:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8006c08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c0a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006c0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8006c12:	2320      	movs	r3, #32
 8006c14:	e003      	b.n	8006c1e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8006c16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c18:	fab3 f383 	clz	r3, r3
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	3301      	adds	r3, #1
 8006c20:	f003 031f 	and.w	r3, r3, #31
 8006c24:	2b09      	cmp	r3, #9
 8006c26:	bf94      	ite	ls
 8006c28:	2301      	movls	r3, #1
 8006c2a:	2300      	movhi	r3, #0
 8006c2c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d079      	beq.n	8006d26 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d107      	bne.n	8006c4e <HAL_ADC_ConfigChannel+0x4d2>
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	0e9b      	lsrs	r3, r3, #26
 8006c44:	3301      	adds	r3, #1
 8006c46:	069b      	lsls	r3, r3, #26
 8006c48:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c4c:	e015      	b.n	8006c7a <HAL_ADC_ConfigChannel+0x4fe>
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c56:	fa93 f3a3 	rbit	r3, r3
 8006c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006c5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c5e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006c60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d101      	bne.n	8006c6a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8006c66:	2320      	movs	r3, #32
 8006c68:	e003      	b.n	8006c72 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8006c6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c6c:	fab3 f383 	clz	r3, r3
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	3301      	adds	r3, #1
 8006c74:	069b      	lsls	r3, r3, #26
 8006c76:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d109      	bne.n	8006c9a <HAL_ADC_ConfigChannel+0x51e>
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	0e9b      	lsrs	r3, r3, #26
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	f003 031f 	and.w	r3, r3, #31
 8006c92:	2101      	movs	r1, #1
 8006c94:	fa01 f303 	lsl.w	r3, r1, r3
 8006c98:	e017      	b.n	8006cca <HAL_ADC_ConfigChannel+0x54e>
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ca0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ca2:	fa93 f3a3 	rbit	r3, r3
 8006ca6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006ca8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006caa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006cac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d101      	bne.n	8006cb6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8006cb2:	2320      	movs	r3, #32
 8006cb4:	e003      	b.n	8006cbe <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8006cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006cb8:	fab3 f383 	clz	r3, r3
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	f003 031f 	and.w	r3, r3, #31
 8006cc4:	2101      	movs	r1, #1
 8006cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8006cca:	ea42 0103 	orr.w	r1, r2, r3
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d10a      	bne.n	8006cf0 <HAL_ADC_ConfigChannel+0x574>
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	0e9b      	lsrs	r3, r3, #26
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	f003 021f 	and.w	r2, r3, #31
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	005b      	lsls	r3, r3, #1
 8006cea:	4413      	add	r3, r2
 8006cec:	051b      	lsls	r3, r3, #20
 8006cee:	e018      	b.n	8006d22 <HAL_ADC_ConfigChannel+0x5a6>
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf8:	fa93 f3a3 	rbit	r3, r3
 8006cfc:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006d02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d101      	bne.n	8006d0c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8006d08:	2320      	movs	r3, #32
 8006d0a:	e003      	b.n	8006d14 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8006d0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d0e:	fab3 f383 	clz	r3, r3
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	3301      	adds	r3, #1
 8006d16:	f003 021f 	and.w	r2, r3, #31
 8006d1a:	4613      	mov	r3, r2
 8006d1c:	005b      	lsls	r3, r3, #1
 8006d1e:	4413      	add	r3, r2
 8006d20:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d22:	430b      	orrs	r3, r1
 8006d24:	e081      	b.n	8006e2a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d107      	bne.n	8006d42 <HAL_ADC_ConfigChannel+0x5c6>
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	0e9b      	lsrs	r3, r3, #26
 8006d38:	3301      	adds	r3, #1
 8006d3a:	069b      	lsls	r3, r3, #26
 8006d3c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006d40:	e015      	b.n	8006d6e <HAL_ADC_ConfigChannel+0x5f2>
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d4a:	fa93 f3a3 	rbit	r3, r3
 8006d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d52:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8006d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d101      	bne.n	8006d5e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8006d5a:	2320      	movs	r3, #32
 8006d5c:	e003      	b.n	8006d66 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8006d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d60:	fab3 f383 	clz	r3, r3
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	3301      	adds	r3, #1
 8006d68:	069b      	lsls	r3, r3, #26
 8006d6a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d109      	bne.n	8006d8e <HAL_ADC_ConfigChannel+0x612>
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	0e9b      	lsrs	r3, r3, #26
 8006d80:	3301      	adds	r3, #1
 8006d82:	f003 031f 	and.w	r3, r3, #31
 8006d86:	2101      	movs	r1, #1
 8006d88:	fa01 f303 	lsl.w	r3, r1, r3
 8006d8c:	e017      	b.n	8006dbe <HAL_ADC_ConfigChannel+0x642>
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d94:	6a3b      	ldr	r3, [r7, #32]
 8006d96:	fa93 f3a3 	rbit	r3, r3
 8006d9a:	61fb      	str	r3, [r7, #28]
  return result;
 8006d9c:	69fb      	ldr	r3, [r7, #28]
 8006d9e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d101      	bne.n	8006daa <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8006da6:	2320      	movs	r3, #32
 8006da8:	e003      	b.n	8006db2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8006daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dac:	fab3 f383 	clz	r3, r3
 8006db0:	b2db      	uxtb	r3, r3
 8006db2:	3301      	adds	r3, #1
 8006db4:	f003 031f 	and.w	r3, r3, #31
 8006db8:	2101      	movs	r1, #1
 8006dba:	fa01 f303 	lsl.w	r3, r1, r3
 8006dbe:	ea42 0103 	orr.w	r1, r2, r3
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d10d      	bne.n	8006dea <HAL_ADC_ConfigChannel+0x66e>
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	0e9b      	lsrs	r3, r3, #26
 8006dd4:	3301      	adds	r3, #1
 8006dd6:	f003 021f 	and.w	r2, r3, #31
 8006dda:	4613      	mov	r3, r2
 8006ddc:	005b      	lsls	r3, r3, #1
 8006dde:	4413      	add	r3, r2
 8006de0:	3b1e      	subs	r3, #30
 8006de2:	051b      	lsls	r3, r3, #20
 8006de4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006de8:	e01e      	b.n	8006e28 <HAL_ADC_ConfigChannel+0x6ac>
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	fa93 f3a3 	rbit	r3, r3
 8006df6:	613b      	str	r3, [r7, #16]
  return result;
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d104      	bne.n	8006e0c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8006e02:	2320      	movs	r3, #32
 8006e04:	e006      	b.n	8006e14 <HAL_ADC_ConfigChannel+0x698>
 8006e06:	bf00      	nop
 8006e08:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	fab3 f383 	clz	r3, r3
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	3301      	adds	r3, #1
 8006e16:	f003 021f 	and.w	r2, r3, #31
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	005b      	lsls	r3, r3, #1
 8006e1e:	4413      	add	r3, r2
 8006e20:	3b1e      	subs	r3, #30
 8006e22:	051b      	lsls	r3, r3, #20
 8006e24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006e28:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006e2a:	683a      	ldr	r2, [r7, #0]
 8006e2c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006e2e:	4619      	mov	r1, r3
 8006e30:	f7fe ff18 	bl	8005c64 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	4b3f      	ldr	r3, [pc, #252]	@ (8006f38 <HAL_ADC_ConfigChannel+0x7bc>)
 8006e3a:	4013      	ands	r3, r2
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d071      	beq.n	8006f24 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006e40:	483e      	ldr	r0, [pc, #248]	@ (8006f3c <HAL_ADC_ConfigChannel+0x7c0>)
 8006e42:	f7fe fe11 	bl	8005a68 <LL_ADC_GetCommonPathInternalCh>
 8006e46:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a3c      	ldr	r2, [pc, #240]	@ (8006f40 <HAL_ADC_ConfigChannel+0x7c4>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d004      	beq.n	8006e5e <HAL_ADC_ConfigChannel+0x6e2>
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a3a      	ldr	r2, [pc, #232]	@ (8006f44 <HAL_ADC_ConfigChannel+0x7c8>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d127      	bne.n	8006eae <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006e5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d121      	bne.n	8006eae <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006e72:	d157      	bne.n	8006f24 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006e74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e78:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006e7c:	4619      	mov	r1, r3
 8006e7e:	482f      	ldr	r0, [pc, #188]	@ (8006f3c <HAL_ADC_ConfigChannel+0x7c0>)
 8006e80:	f7fe fddf 	bl	8005a42 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006e84:	4b30      	ldr	r3, [pc, #192]	@ (8006f48 <HAL_ADC_ConfigChannel+0x7cc>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	099b      	lsrs	r3, r3, #6
 8006e8a:	4a30      	ldr	r2, [pc, #192]	@ (8006f4c <HAL_ADC_ConfigChannel+0x7d0>)
 8006e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e90:	099b      	lsrs	r3, r3, #6
 8006e92:	1c5a      	adds	r2, r3, #1
 8006e94:	4613      	mov	r3, r2
 8006e96:	005b      	lsls	r3, r3, #1
 8006e98:	4413      	add	r3, r2
 8006e9a:	009b      	lsls	r3, r3, #2
 8006e9c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006e9e:	e002      	b.n	8006ea6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1f9      	bne.n	8006ea0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006eac:	e03a      	b.n	8006f24 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a27      	ldr	r2, [pc, #156]	@ (8006f50 <HAL_ADC_ConfigChannel+0x7d4>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d113      	bne.n	8006ee0 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006eb8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ebc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d10d      	bne.n	8006ee0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a22      	ldr	r2, [pc, #136]	@ (8006f54 <HAL_ADC_ConfigChannel+0x7d8>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d02a      	beq.n	8006f24 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006ece:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006ed2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	4818      	ldr	r0, [pc, #96]	@ (8006f3c <HAL_ADC_ConfigChannel+0x7c0>)
 8006eda:	f7fe fdb2 	bl	8005a42 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006ede:	e021      	b.n	8006f24 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a1c      	ldr	r2, [pc, #112]	@ (8006f58 <HAL_ADC_ConfigChannel+0x7dc>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d11c      	bne.n	8006f24 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006eea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006eee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d116      	bne.n	8006f24 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a16      	ldr	r2, [pc, #88]	@ (8006f54 <HAL_ADC_ConfigChannel+0x7d8>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d011      	beq.n	8006f24 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006f00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f04:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006f08:	4619      	mov	r1, r3
 8006f0a:	480c      	ldr	r0, [pc, #48]	@ (8006f3c <HAL_ADC_ConfigChannel+0x7c0>)
 8006f0c:	f7fe fd99 	bl	8005a42 <LL_ADC_SetCommonPathInternalCh>
 8006f10:	e008      	b.n	8006f24 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f16:	f043 0220 	orr.w	r2, r3, #32
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006f2c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	37d8      	adds	r7, #216	@ 0xd8
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}
 8006f38:	80080000 	.word	0x80080000
 8006f3c:	50000300 	.word	0x50000300
 8006f40:	c3210000 	.word	0xc3210000
 8006f44:	90c00010 	.word	0x90c00010
 8006f48:	20000024 	.word	0x20000024
 8006f4c:	053e2d63 	.word	0x053e2d63
 8006f50:	c7520000 	.word	0xc7520000
 8006f54:	50000100 	.word	0x50000100
 8006f58:	cb840000 	.word	0xcb840000

08006f5c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006f64:	2300      	movs	r3, #0
 8006f66:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f7fe ff47 	bl	8005e00 <LL_ADC_IsEnabled>
 8006f72:	4603      	mov	r3, r0
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d169      	bne.n	800704c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	689a      	ldr	r2, [r3, #8]
 8006f7e:	4b36      	ldr	r3, [pc, #216]	@ (8007058 <ADC_Enable+0xfc>)
 8006f80:	4013      	ands	r3, r2
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00d      	beq.n	8006fa2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f8a:	f043 0210 	orr.w	r2, r3, #16
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f96:	f043 0201 	orr.w	r2, r3, #1
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e055      	b.n	800704e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7fe ff16 	bl	8005dd8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006fac:	482b      	ldr	r0, [pc, #172]	@ (800705c <ADC_Enable+0x100>)
 8006fae:	f7fe fd5b 	bl	8005a68 <LL_ADC_GetCommonPathInternalCh>
 8006fb2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006fb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d013      	beq.n	8006fe4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006fbc:	4b28      	ldr	r3, [pc, #160]	@ (8007060 <ADC_Enable+0x104>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	099b      	lsrs	r3, r3, #6
 8006fc2:	4a28      	ldr	r2, [pc, #160]	@ (8007064 <ADC_Enable+0x108>)
 8006fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fc8:	099b      	lsrs	r3, r3, #6
 8006fca:	1c5a      	adds	r2, r3, #1
 8006fcc:	4613      	mov	r3, r2
 8006fce:	005b      	lsls	r3, r3, #1
 8006fd0:	4413      	add	r3, r2
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006fd6:	e002      	b.n	8006fde <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	3b01      	subs	r3, #1
 8006fdc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d1f9      	bne.n	8006fd8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006fe4:	f7fe fcec 	bl	80059c0 <HAL_GetTick>
 8006fe8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006fea:	e028      	b.n	800703e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f7fe ff05 	bl	8005e00 <LL_ADC_IsEnabled>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d104      	bne.n	8007006 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4618      	mov	r0, r3
 8007002:	f7fe fee9 	bl	8005dd8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007006:	f7fe fcdb 	bl	80059c0 <HAL_GetTick>
 800700a:	4602      	mov	r2, r0
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	1ad3      	subs	r3, r2, r3
 8007010:	2b02      	cmp	r3, #2
 8007012:	d914      	bls.n	800703e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f003 0301 	and.w	r3, r3, #1
 800701e:	2b01      	cmp	r3, #1
 8007020:	d00d      	beq.n	800703e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007026:	f043 0210 	orr.w	r2, r3, #16
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007032:	f043 0201 	orr.w	r2, r3, #1
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e007      	b.n	800704e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 0301 	and.w	r3, r3, #1
 8007048:	2b01      	cmp	r3, #1
 800704a:	d1cf      	bne.n	8006fec <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3710      	adds	r7, #16
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop
 8007058:	8000003f 	.word	0x8000003f
 800705c:	50000300 	.word	0x50000300
 8007060:	20000024 	.word	0x20000024
 8007064:	053e2d63 	.word	0x053e2d63

08007068 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b084      	sub	sp, #16
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007074:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800707a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800707e:	2b00      	cmp	r3, #0
 8007080:	d14b      	bne.n	800711a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007086:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f003 0308 	and.w	r3, r3, #8
 8007098:	2b00      	cmp	r3, #0
 800709a:	d021      	beq.n	80070e0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4618      	mov	r0, r3
 80070a2:	f7fe fd8d 	bl	8005bc0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80070a6:	4603      	mov	r3, r0
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d032      	beq.n	8007112 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	68db      	ldr	r3, [r3, #12]
 80070b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d12b      	bne.n	8007112 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070be:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d11f      	bne.n	8007112 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070d6:	f043 0201 	orr.w	r2, r3, #1
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80070de:	e018      	b.n	8007112 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	f003 0302 	and.w	r3, r3, #2
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d111      	bne.n	8007112 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070f2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007102:	2b00      	cmp	r3, #0
 8007104:	d105      	bne.n	8007112 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800710a:	f043 0201 	orr.w	r2, r3, #1
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007112:	68f8      	ldr	r0, [r7, #12]
 8007114:	f7fa fc94 	bl	8001a40 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8007118:	e00e      	b.n	8007138 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800711e:	f003 0310 	and.w	r3, r3, #16
 8007122:	2b00      	cmp	r3, #0
 8007124:	d003      	beq.n	800712e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	f7ff fb1e 	bl	8006768 <HAL_ADC_ErrorCallback>
}
 800712c:	e004      	b.n	8007138 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007132:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	4798      	blx	r3
}
 8007138:	bf00      	nop
 800713a:	3710      	adds	r7, #16
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800714c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800714e:	68f8      	ldr	r0, [r7, #12]
 8007150:	f7ff faf6 	bl	8006740 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007154:	bf00      	nop
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}

0800715c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b084      	sub	sp, #16
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007168:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800716e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800717a:	f043 0204 	orr.w	r2, r3, #4
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f7ff faf0 	bl	8006768 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007188:	bf00      	nop
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <LL_ADC_IsEnabled>:
{
 8007190:	b480      	push	{r7}
 8007192:	b083      	sub	sp, #12
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	f003 0301 	and.w	r3, r3, #1
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d101      	bne.n	80071a8 <LL_ADC_IsEnabled+0x18>
 80071a4:	2301      	movs	r3, #1
 80071a6:	e000      	b.n	80071aa <LL_ADC_IsEnabled+0x1a>
 80071a8:	2300      	movs	r3, #0
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	370c      	adds	r7, #12
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr

080071b6 <LL_ADC_REG_IsConversionOngoing>:
{
 80071b6:	b480      	push	{r7}
 80071b8:	b083      	sub	sp, #12
 80071ba:	af00      	add	r7, sp, #0
 80071bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f003 0304 	and.w	r3, r3, #4
 80071c6:	2b04      	cmp	r3, #4
 80071c8:	d101      	bne.n	80071ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80071ca:	2301      	movs	r3, #1
 80071cc:	e000      	b.n	80071d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	370c      	adds	r7, #12
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr

080071dc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80071dc:	b480      	push	{r7}
 80071de:	b083      	sub	sp, #12
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80071e4:	bf00      	nop
 80071e6:	370c      	adds	r7, #12
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr

080071f0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8007204:	b480      	push	{r7}
 8007206:	b083      	sub	sp, #12
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800720c:	bf00      	nop
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8007220:	bf00      	nop
 8007222:	370c      	adds	r7, #12
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8007234:	bf00      	nop
 8007236:	370c      	adds	r7, #12
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8007240:	b590      	push	{r4, r7, lr}
 8007242:	b0a1      	sub	sp, #132	@ 0x84
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800724a:	2300      	movs	r3, #0
 800724c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007256:	2b01      	cmp	r3, #1
 8007258:	d101      	bne.n	800725e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800725a:	2302      	movs	r3, #2
 800725c:	e08b      	b.n	8007376 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2201      	movs	r2, #1
 8007262:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8007266:	2300      	movs	r3, #0
 8007268:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800726a:	2300      	movs	r3, #0
 800726c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007276:	d102      	bne.n	800727e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007278:	4b41      	ldr	r3, [pc, #260]	@ (8007380 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800727a:	60bb      	str	r3, [r7, #8]
 800727c:	e001      	b.n	8007282 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800727e:	2300      	movs	r3, #0
 8007280:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d10b      	bne.n	80072a0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800728c:	f043 0220 	orr.w	r2, r3, #32
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e06a      	b.n	8007376 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	4618      	mov	r0, r3
 80072a4:	f7ff ff87 	bl	80071b6 <LL_ADC_REG_IsConversionOngoing>
 80072a8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4618      	mov	r0, r3
 80072b0:	f7ff ff81 	bl	80071b6 <LL_ADC_REG_IsConversionOngoing>
 80072b4:	4603      	mov	r3, r0
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d14c      	bne.n	8007354 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80072ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d149      	bne.n	8007354 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80072c0:	4b30      	ldr	r3, [pc, #192]	@ (8007384 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80072c2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d028      	beq.n	800731e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80072cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	6859      	ldr	r1, [r3, #4]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80072de:	035b      	lsls	r3, r3, #13
 80072e0:	430b      	orrs	r3, r1
 80072e2:	431a      	orrs	r2, r3
 80072e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072e6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80072e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80072ec:	f7ff ff50 	bl	8007190 <LL_ADC_IsEnabled>
 80072f0:	4604      	mov	r4, r0
 80072f2:	4823      	ldr	r0, [pc, #140]	@ (8007380 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80072f4:	f7ff ff4c 	bl	8007190 <LL_ADC_IsEnabled>
 80072f8:	4603      	mov	r3, r0
 80072fa:	4323      	orrs	r3, r4
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d133      	bne.n	8007368 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007300:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007308:	f023 030f 	bic.w	r3, r3, #15
 800730c:	683a      	ldr	r2, [r7, #0]
 800730e:	6811      	ldr	r1, [r2, #0]
 8007310:	683a      	ldr	r2, [r7, #0]
 8007312:	6892      	ldr	r2, [r2, #8]
 8007314:	430a      	orrs	r2, r1
 8007316:	431a      	orrs	r2, r3
 8007318:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800731a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800731c:	e024      	b.n	8007368 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800731e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007326:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007328:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800732a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800732e:	f7ff ff2f 	bl	8007190 <LL_ADC_IsEnabled>
 8007332:	4604      	mov	r4, r0
 8007334:	4812      	ldr	r0, [pc, #72]	@ (8007380 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007336:	f7ff ff2b 	bl	8007190 <LL_ADC_IsEnabled>
 800733a:	4603      	mov	r3, r0
 800733c:	4323      	orrs	r3, r4
 800733e:	2b00      	cmp	r3, #0
 8007340:	d112      	bne.n	8007368 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007342:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800734a:	f023 030f 	bic.w	r3, r3, #15
 800734e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007350:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007352:	e009      	b.n	8007368 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007358:	f043 0220 	orr.w	r2, r3, #32
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007366:	e000      	b.n	800736a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007368:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007372:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007376:	4618      	mov	r0, r3
 8007378:	3784      	adds	r7, #132	@ 0x84
 800737a:	46bd      	mov	sp, r7
 800737c:	bd90      	pop	{r4, r7, pc}
 800737e:	bf00      	nop
 8007380:	50000100 	.word	0x50000100
 8007384:	50000300 	.word	0x50000300

08007388 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007388:	b480      	push	{r7}
 800738a:	b085      	sub	sp, #20
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f003 0307 	and.w	r3, r3, #7
 8007396:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007398:	4b0c      	ldr	r3, [pc, #48]	@ (80073cc <__NVIC_SetPriorityGrouping+0x44>)
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800739e:	68ba      	ldr	r2, [r7, #8]
 80073a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80073a4:	4013      	ands	r3, r2
 80073a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80073b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80073b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80073ba:	4a04      	ldr	r2, [pc, #16]	@ (80073cc <__NVIC_SetPriorityGrouping+0x44>)
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	60d3      	str	r3, [r2, #12]
}
 80073c0:	bf00      	nop
 80073c2:	3714      	adds	r7, #20
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr
 80073cc:	e000ed00 	.word	0xe000ed00

080073d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80073d0:	b480      	push	{r7}
 80073d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80073d4:	4b04      	ldr	r3, [pc, #16]	@ (80073e8 <__NVIC_GetPriorityGrouping+0x18>)
 80073d6:	68db      	ldr	r3, [r3, #12]
 80073d8:	0a1b      	lsrs	r3, r3, #8
 80073da:	f003 0307 	and.w	r3, r3, #7
}
 80073de:	4618      	mov	r0, r3
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr
 80073e8:	e000ed00 	.word	0xe000ed00

080073ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	4603      	mov	r3, r0
 80073f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80073f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	db0b      	blt.n	8007416 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80073fe:	79fb      	ldrb	r3, [r7, #7]
 8007400:	f003 021f 	and.w	r2, r3, #31
 8007404:	4907      	ldr	r1, [pc, #28]	@ (8007424 <__NVIC_EnableIRQ+0x38>)
 8007406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800740a:	095b      	lsrs	r3, r3, #5
 800740c:	2001      	movs	r0, #1
 800740e:	fa00 f202 	lsl.w	r2, r0, r2
 8007412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007416:	bf00      	nop
 8007418:	370c      	adds	r7, #12
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr
 8007422:	bf00      	nop
 8007424:	e000e100 	.word	0xe000e100

08007428 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007428:	b480      	push	{r7}
 800742a:	b083      	sub	sp, #12
 800742c:	af00      	add	r7, sp, #0
 800742e:	4603      	mov	r3, r0
 8007430:	6039      	str	r1, [r7, #0]
 8007432:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007438:	2b00      	cmp	r3, #0
 800743a:	db0a      	blt.n	8007452 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	b2da      	uxtb	r2, r3
 8007440:	490c      	ldr	r1, [pc, #48]	@ (8007474 <__NVIC_SetPriority+0x4c>)
 8007442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007446:	0112      	lsls	r2, r2, #4
 8007448:	b2d2      	uxtb	r2, r2
 800744a:	440b      	add	r3, r1
 800744c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007450:	e00a      	b.n	8007468 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	b2da      	uxtb	r2, r3
 8007456:	4908      	ldr	r1, [pc, #32]	@ (8007478 <__NVIC_SetPriority+0x50>)
 8007458:	79fb      	ldrb	r3, [r7, #7]
 800745a:	f003 030f 	and.w	r3, r3, #15
 800745e:	3b04      	subs	r3, #4
 8007460:	0112      	lsls	r2, r2, #4
 8007462:	b2d2      	uxtb	r2, r2
 8007464:	440b      	add	r3, r1
 8007466:	761a      	strb	r2, [r3, #24]
}
 8007468:	bf00      	nop
 800746a:	370c      	adds	r7, #12
 800746c:	46bd      	mov	sp, r7
 800746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007472:	4770      	bx	lr
 8007474:	e000e100 	.word	0xe000e100
 8007478:	e000ed00 	.word	0xe000ed00

0800747c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800747c:	b480      	push	{r7}
 800747e:	b089      	sub	sp, #36	@ 0x24
 8007480:	af00      	add	r7, sp, #0
 8007482:	60f8      	str	r0, [r7, #12]
 8007484:	60b9      	str	r1, [r7, #8]
 8007486:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f003 0307 	and.w	r3, r3, #7
 800748e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007490:	69fb      	ldr	r3, [r7, #28]
 8007492:	f1c3 0307 	rsb	r3, r3, #7
 8007496:	2b04      	cmp	r3, #4
 8007498:	bf28      	it	cs
 800749a:	2304      	movcs	r3, #4
 800749c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800749e:	69fb      	ldr	r3, [r7, #28]
 80074a0:	3304      	adds	r3, #4
 80074a2:	2b06      	cmp	r3, #6
 80074a4:	d902      	bls.n	80074ac <NVIC_EncodePriority+0x30>
 80074a6:	69fb      	ldr	r3, [r7, #28]
 80074a8:	3b03      	subs	r3, #3
 80074aa:	e000      	b.n	80074ae <NVIC_EncodePriority+0x32>
 80074ac:	2300      	movs	r3, #0
 80074ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80074b0:	f04f 32ff 	mov.w	r2, #4294967295
 80074b4:	69bb      	ldr	r3, [r7, #24]
 80074b6:	fa02 f303 	lsl.w	r3, r2, r3
 80074ba:	43da      	mvns	r2, r3
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	401a      	ands	r2, r3
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80074c4:	f04f 31ff 	mov.w	r1, #4294967295
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	fa01 f303 	lsl.w	r3, r1, r3
 80074ce:	43d9      	mvns	r1, r3
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80074d4:	4313      	orrs	r3, r2
         );
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3724      	adds	r7, #36	@ 0x24
 80074da:	46bd      	mov	sp, r7
 80074dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e0:	4770      	bx	lr

080074e2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80074e2:	b580      	push	{r7, lr}
 80074e4:	b082      	sub	sp, #8
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f7ff ff4c 	bl	8007388 <__NVIC_SetPriorityGrouping>
}
 80074f0:	bf00      	nop
 80074f2:	3708      	adds	r7, #8
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b086      	sub	sp, #24
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	4603      	mov	r3, r0
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	607a      	str	r2, [r7, #4]
 8007504:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007506:	f7ff ff63 	bl	80073d0 <__NVIC_GetPriorityGrouping>
 800750a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800750c:	687a      	ldr	r2, [r7, #4]
 800750e:	68b9      	ldr	r1, [r7, #8]
 8007510:	6978      	ldr	r0, [r7, #20]
 8007512:	f7ff ffb3 	bl	800747c <NVIC_EncodePriority>
 8007516:	4602      	mov	r2, r0
 8007518:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800751c:	4611      	mov	r1, r2
 800751e:	4618      	mov	r0, r3
 8007520:	f7ff ff82 	bl	8007428 <__NVIC_SetPriority>
}
 8007524:	bf00      	nop
 8007526:	3718      	adds	r7, #24
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b082      	sub	sp, #8
 8007530:	af00      	add	r7, sp, #0
 8007532:	4603      	mov	r3, r0
 8007534:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800753a:	4618      	mov	r0, r3
 800753c:	f7ff ff56 	bl	80073ec <__NVIC_EnableIRQ>
}
 8007540:	bf00      	nop
 8007542:	3708      	adds	r7, #8
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d101      	bne.n	800755a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	e08d      	b.n	8007676 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	461a      	mov	r2, r3
 8007560:	4b47      	ldr	r3, [pc, #284]	@ (8007680 <HAL_DMA_Init+0x138>)
 8007562:	429a      	cmp	r2, r3
 8007564:	d80f      	bhi.n	8007586 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	461a      	mov	r2, r3
 800756c:	4b45      	ldr	r3, [pc, #276]	@ (8007684 <HAL_DMA_Init+0x13c>)
 800756e:	4413      	add	r3, r2
 8007570:	4a45      	ldr	r2, [pc, #276]	@ (8007688 <HAL_DMA_Init+0x140>)
 8007572:	fba2 2303 	umull	r2, r3, r2, r3
 8007576:	091b      	lsrs	r3, r3, #4
 8007578:	009a      	lsls	r2, r3, #2
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	4a42      	ldr	r2, [pc, #264]	@ (800768c <HAL_DMA_Init+0x144>)
 8007582:	641a      	str	r2, [r3, #64]	@ 0x40
 8007584:	e00e      	b.n	80075a4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	461a      	mov	r2, r3
 800758c:	4b40      	ldr	r3, [pc, #256]	@ (8007690 <HAL_DMA_Init+0x148>)
 800758e:	4413      	add	r3, r2
 8007590:	4a3d      	ldr	r2, [pc, #244]	@ (8007688 <HAL_DMA_Init+0x140>)
 8007592:	fba2 2303 	umull	r2, r3, r2, r3
 8007596:	091b      	lsrs	r3, r3, #4
 8007598:	009a      	lsls	r2, r3, #2
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4a3c      	ldr	r2, [pc, #240]	@ (8007694 <HAL_DMA_Init+0x14c>)
 80075a2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2202      	movs	r2, #2
 80075a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80075ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80075c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80075d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	699b      	ldr	r3, [r3, #24]
 80075da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80075e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a1b      	ldr	r3, [r3, #32]
 80075e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80075e8:	68fa      	ldr	r2, [r7, #12]
 80075ea:	4313      	orrs	r3, r2
 80075ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	68fa      	ldr	r2, [r7, #12]
 80075f4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 fa82 	bl	8007b00 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007604:	d102      	bne.n	800760c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2200      	movs	r2, #0
 800760a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	685a      	ldr	r2, [r3, #4]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007614:	b2d2      	uxtb	r2, r2
 8007616:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800761c:	687a      	ldr	r2, [r7, #4]
 800761e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007620:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d010      	beq.n	800764c <HAL_DMA_Init+0x104>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	2b04      	cmp	r3, #4
 8007630:	d80c      	bhi.n	800764c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 faa2 	bl	8007b7c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800763c:	2200      	movs	r2, #0
 800763e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007644:	687a      	ldr	r2, [r7, #4]
 8007646:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007648:	605a      	str	r2, [r3, #4]
 800764a:	e008      	b.n	800765e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2200      	movs	r2, #0
 8007650:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2201      	movs	r2, #1
 8007668:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007674:	2300      	movs	r3, #0
}
 8007676:	4618      	mov	r0, r3
 8007678:	3710      	adds	r7, #16
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}
 800767e:	bf00      	nop
 8007680:	40020407 	.word	0x40020407
 8007684:	bffdfff8 	.word	0xbffdfff8
 8007688:	cccccccd 	.word	0xcccccccd
 800768c:	40020000 	.word	0x40020000
 8007690:	bffdfbf8 	.word	0xbffdfbf8
 8007694:	40020400 	.word	0x40020400

08007698 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b086      	sub	sp, #24
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
 80076a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076a6:	2300      	movs	r3, #0
 80076a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d101      	bne.n	80076b8 <HAL_DMA_Start_IT+0x20>
 80076b4:	2302      	movs	r3, #2
 80076b6:	e066      	b.n	8007786 <HAL_DMA_Start_IT+0xee>
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80076c6:	b2db      	uxtb	r3, r3
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d155      	bne.n	8007778 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2202      	movs	r2, #2
 80076d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2200      	movs	r2, #0
 80076d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f022 0201 	bic.w	r2, r2, #1
 80076e8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	68b9      	ldr	r1, [r7, #8]
 80076f0:	68f8      	ldr	r0, [r7, #12]
 80076f2:	f000 f9c7 	bl	8007a84 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d008      	beq.n	8007710 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f042 020e 	orr.w	r2, r2, #14
 800770c:	601a      	str	r2, [r3, #0]
 800770e:	e00f      	b.n	8007730 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f022 0204 	bic.w	r2, r2, #4
 800771e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	681a      	ldr	r2, [r3, #0]
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f042 020a 	orr.w	r2, r2, #10
 800772e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800773a:	2b00      	cmp	r3, #0
 800773c:	d007      	beq.n	800774e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007748:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800774c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007752:	2b00      	cmp	r3, #0
 8007754:	d007      	beq.n	8007766 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007760:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007764:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	681a      	ldr	r2, [r3, #0]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f042 0201 	orr.w	r2, r2, #1
 8007774:	601a      	str	r2, [r3, #0]
 8007776:	e005      	b.n	8007784 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2200      	movs	r2, #0
 800777c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007780:	2302      	movs	r3, #2
 8007782:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007784:	7dfb      	ldrb	r3, [r7, #23]
}
 8007786:	4618      	mov	r0, r3
 8007788:	3718      	adds	r7, #24
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}

0800778e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800778e:	b480      	push	{r7}
 8007790:	b085      	sub	sp, #20
 8007792:	af00      	add	r7, sp, #0
 8007794:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007796:	2300      	movs	r3, #0
 8007798:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80077a0:	b2db      	uxtb	r3, r3
 80077a2:	2b02      	cmp	r3, #2
 80077a4:	d005      	beq.n	80077b2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2204      	movs	r2, #4
 80077aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80077ac:	2301      	movs	r3, #1
 80077ae:	73fb      	strb	r3, [r7, #15]
 80077b0:	e037      	b.n	8007822 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f022 020e 	bic.w	r2, r2, #14
 80077c0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077c6:	681a      	ldr	r2, [r3, #0]
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80077d0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	681a      	ldr	r2, [r3, #0]
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f022 0201 	bic.w	r2, r2, #1
 80077e0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077e6:	f003 021f 	and.w	r2, r3, #31
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077ee:	2101      	movs	r1, #1
 80077f0:	fa01 f202 	lsl.w	r2, r1, r2
 80077f4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80077fe:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007804:	2b00      	cmp	r3, #0
 8007806:	d00c      	beq.n	8007822 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800780c:	681a      	ldr	r2, [r3, #0]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007812:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007816:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800781c:	687a      	ldr	r2, [r7, #4]
 800781e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007820:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2201      	movs	r2, #1
 8007826:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2200      	movs	r2, #0
 800782e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8007832:	7bfb      	ldrb	r3, [r7, #15]
}
 8007834:	4618      	mov	r0, r3
 8007836:	3714      	adds	r7, #20
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr

08007840 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007848:	2300      	movs	r3, #0
 800784a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007852:	b2db      	uxtb	r3, r3
 8007854:	2b02      	cmp	r3, #2
 8007856:	d00d      	beq.n	8007874 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2204      	movs	r2, #4
 800785c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2201      	movs	r2, #1
 8007862:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	73fb      	strb	r3, [r7, #15]
 8007872:	e047      	b.n	8007904 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	681a      	ldr	r2, [r3, #0]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f022 020e 	bic.w	r2, r2, #14
 8007882:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	681a      	ldr	r2, [r3, #0]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f022 0201 	bic.w	r2, r2, #1
 8007892:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800789e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80078a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078a8:	f003 021f 	and.w	r2, r3, #31
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078b0:	2101      	movs	r1, #1
 80078b2:	fa01 f202 	lsl.w	r2, r1, r2
 80078b6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078bc:	687a      	ldr	r2, [r7, #4]
 80078be:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80078c0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d00c      	beq.n	80078e4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80078d8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80078e2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d003      	beq.n	8007904 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	4798      	blx	r3
    }
  }
  return status;
 8007904:	7bfb      	ldrb	r3, [r7, #15]
}
 8007906:	4618      	mov	r0, r3
 8007908:	3710      	adds	r7, #16
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}

0800790e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800790e:	b580      	push	{r7, lr}
 8007910:	b084      	sub	sp, #16
 8007912:	af00      	add	r7, sp, #0
 8007914:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800792a:	f003 031f 	and.w	r3, r3, #31
 800792e:	2204      	movs	r2, #4
 8007930:	409a      	lsls	r2, r3
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	4013      	ands	r3, r2
 8007936:	2b00      	cmp	r3, #0
 8007938:	d026      	beq.n	8007988 <HAL_DMA_IRQHandler+0x7a>
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	f003 0304 	and.w	r3, r3, #4
 8007940:	2b00      	cmp	r3, #0
 8007942:	d021      	beq.n	8007988 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f003 0320 	and.w	r3, r3, #32
 800794e:	2b00      	cmp	r3, #0
 8007950:	d107      	bne.n	8007962 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f022 0204 	bic.w	r2, r2, #4
 8007960:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007966:	f003 021f 	and.w	r2, r3, #31
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800796e:	2104      	movs	r1, #4
 8007970:	fa01 f202 	lsl.w	r2, r1, r2
 8007974:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800797a:	2b00      	cmp	r3, #0
 800797c:	d071      	beq.n	8007a62 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007986:	e06c      	b.n	8007a62 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800798c:	f003 031f 	and.w	r3, r3, #31
 8007990:	2202      	movs	r2, #2
 8007992:	409a      	lsls	r2, r3
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	4013      	ands	r3, r2
 8007998:	2b00      	cmp	r3, #0
 800799a:	d02e      	beq.n	80079fa <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	f003 0302 	and.w	r3, r3, #2
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d029      	beq.n	80079fa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 0320 	and.w	r3, r3, #32
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d10b      	bne.n	80079cc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f022 020a 	bic.w	r2, r2, #10
 80079c2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2201      	movs	r2, #1
 80079c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079d0:	f003 021f 	and.w	r2, r3, #31
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079d8:	2102      	movs	r1, #2
 80079da:	fa01 f202 	lsl.w	r2, r1, r2
 80079de:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d038      	beq.n	8007a62 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80079f8:	e033      	b.n	8007a62 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079fe:	f003 031f 	and.w	r3, r3, #31
 8007a02:	2208      	movs	r2, #8
 8007a04:	409a      	lsls	r2, r3
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	4013      	ands	r3, r2
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d02a      	beq.n	8007a64 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	f003 0308 	and.w	r3, r3, #8
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d025      	beq.n	8007a64 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f022 020e 	bic.w	r2, r2, #14
 8007a26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a2c:	f003 021f 	and.w	r2, r3, #31
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a34:	2101      	movs	r1, #1
 8007a36:	fa01 f202 	lsl.w	r2, r1, r2
 8007a3a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2201      	movs	r2, #1
 8007a46:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d004      	beq.n	8007a64 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007a62:	bf00      	nop
 8007a64:	bf00      	nop
}
 8007a66:	3710      	adds	r7, #16
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	370c      	adds	r7, #12
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b085      	sub	sp, #20
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	60b9      	str	r1, [r7, #8]
 8007a8e:	607a      	str	r2, [r7, #4]
 8007a90:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007a9a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d004      	beq.n	8007aae <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007aac:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ab2:	f003 021f 	and.w	r2, r3, #31
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aba:	2101      	movs	r1, #1
 8007abc:	fa01 f202 	lsl.w	r2, r1, r2
 8007ac0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	683a      	ldr	r2, [r7, #0]
 8007ac8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	2b10      	cmp	r3, #16
 8007ad0:	d108      	bne.n	8007ae4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	687a      	ldr	r2, [r7, #4]
 8007ad8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	68ba      	ldr	r2, [r7, #8]
 8007ae0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007ae2:	e007      	b.n	8007af4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	68ba      	ldr	r2, [r7, #8]
 8007aea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	687a      	ldr	r2, [r7, #4]
 8007af2:	60da      	str	r2, [r3, #12]
}
 8007af4:	bf00      	nop
 8007af6:	3714      	adds	r7, #20
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b087      	sub	sp, #28
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	4b16      	ldr	r3, [pc, #88]	@ (8007b68 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007b10:	429a      	cmp	r2, r3
 8007b12:	d802      	bhi.n	8007b1a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007b14:	4b15      	ldr	r3, [pc, #84]	@ (8007b6c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007b16:	617b      	str	r3, [r7, #20]
 8007b18:	e001      	b.n	8007b1e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8007b1a:	4b15      	ldr	r3, [pc, #84]	@ (8007b70 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007b1c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	3b08      	subs	r3, #8
 8007b2a:	4a12      	ldr	r2, [pc, #72]	@ (8007b74 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b30:	091b      	lsrs	r3, r3, #4
 8007b32:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b38:	089b      	lsrs	r3, r3, #2
 8007b3a:	009a      	lsls	r2, r3, #2
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	4413      	add	r3, r2
 8007b40:	461a      	mov	r2, r3
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a0b      	ldr	r2, [pc, #44]	@ (8007b78 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007b4a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f003 031f 	and.w	r3, r3, #31
 8007b52:	2201      	movs	r2, #1
 8007b54:	409a      	lsls	r2, r3
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007b5a:	bf00      	nop
 8007b5c:	371c      	adds	r7, #28
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b64:	4770      	bx	lr
 8007b66:	bf00      	nop
 8007b68:	40020407 	.word	0x40020407
 8007b6c:	40020800 	.word	0x40020800
 8007b70:	40020820 	.word	0x40020820
 8007b74:	cccccccd 	.word	0xcccccccd
 8007b78:	40020880 	.word	0x40020880

08007b7c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b085      	sub	sp, #20
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	b2db      	uxtb	r3, r3
 8007b8a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007b8c:	68fa      	ldr	r2, [r7, #12]
 8007b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8007bbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007b90:	4413      	add	r3, r2
 8007b92:	009b      	lsls	r3, r3, #2
 8007b94:	461a      	mov	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a08      	ldr	r2, [pc, #32]	@ (8007bc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007b9e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	3b01      	subs	r3, #1
 8007ba4:	f003 031f 	and.w	r3, r3, #31
 8007ba8:	2201      	movs	r2, #1
 8007baa:	409a      	lsls	r2, r3
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007bb0:	bf00      	nop
 8007bb2:	3714      	adds	r7, #20
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr
 8007bbc:	1000823f 	.word	0x1000823f
 8007bc0:	40020940 	.word	0x40020940

08007bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b087      	sub	sp, #28
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007bd2:	e15a      	b.n	8007e8a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	681a      	ldr	r2, [r3, #0]
 8007bd8:	2101      	movs	r1, #1
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8007be0:	4013      	ands	r3, r2
 8007be2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f000 814c 	beq.w	8007e84 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	f003 0303 	and.w	r3, r3, #3
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	d005      	beq.n	8007c04 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007c00:	2b02      	cmp	r3, #2
 8007c02:	d130      	bne.n	8007c66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	005b      	lsls	r3, r3, #1
 8007c0e:	2203      	movs	r2, #3
 8007c10:	fa02 f303 	lsl.w	r3, r2, r3
 8007c14:	43db      	mvns	r3, r3
 8007c16:	693a      	ldr	r2, [r7, #16]
 8007c18:	4013      	ands	r3, r2
 8007c1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	68da      	ldr	r2, [r3, #12]
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	005b      	lsls	r3, r3, #1
 8007c24:	fa02 f303 	lsl.w	r3, r2, r3
 8007c28:	693a      	ldr	r2, [r7, #16]
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	693a      	ldr	r2, [r7, #16]
 8007c32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c42:	43db      	mvns	r3, r3
 8007c44:	693a      	ldr	r2, [r7, #16]
 8007c46:	4013      	ands	r3, r2
 8007c48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	091b      	lsrs	r3, r3, #4
 8007c50:	f003 0201 	and.w	r2, r3, #1
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	fa02 f303 	lsl.w	r3, r2, r3
 8007c5a:	693a      	ldr	r2, [r7, #16]
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	693a      	ldr	r2, [r7, #16]
 8007c64:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	f003 0303 	and.w	r3, r3, #3
 8007c6e:	2b03      	cmp	r3, #3
 8007c70:	d017      	beq.n	8007ca2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	005b      	lsls	r3, r3, #1
 8007c7c:	2203      	movs	r2, #3
 8007c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c82:	43db      	mvns	r3, r3
 8007c84:	693a      	ldr	r2, [r7, #16]
 8007c86:	4013      	ands	r3, r2
 8007c88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	689a      	ldr	r2, [r3, #8]
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	005b      	lsls	r3, r3, #1
 8007c92:	fa02 f303 	lsl.w	r3, r2, r3
 8007c96:	693a      	ldr	r2, [r7, #16]
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	693a      	ldr	r2, [r7, #16]
 8007ca0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	f003 0303 	and.w	r3, r3, #3
 8007caa:	2b02      	cmp	r3, #2
 8007cac:	d123      	bne.n	8007cf6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	08da      	lsrs	r2, r3, #3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	3208      	adds	r2, #8
 8007cb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	f003 0307 	and.w	r3, r3, #7
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	220f      	movs	r2, #15
 8007cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007cca:	43db      	mvns	r3, r3
 8007ccc:	693a      	ldr	r2, [r7, #16]
 8007cce:	4013      	ands	r3, r2
 8007cd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	691a      	ldr	r2, [r3, #16]
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	f003 0307 	and.w	r3, r3, #7
 8007cdc:	009b      	lsls	r3, r3, #2
 8007cde:	fa02 f303 	lsl.w	r3, r2, r3
 8007ce2:	693a      	ldr	r2, [r7, #16]
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	08da      	lsrs	r2, r3, #3
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	3208      	adds	r2, #8
 8007cf0:	6939      	ldr	r1, [r7, #16]
 8007cf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	005b      	lsls	r3, r3, #1
 8007d00:	2203      	movs	r2, #3
 8007d02:	fa02 f303 	lsl.w	r3, r2, r3
 8007d06:	43db      	mvns	r3, r3
 8007d08:	693a      	ldr	r2, [r7, #16]
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	f003 0203 	and.w	r2, r3, #3
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	005b      	lsls	r3, r3, #1
 8007d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d1e:	693a      	ldr	r2, [r7, #16]
 8007d20:	4313      	orrs	r3, r2
 8007d22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	693a      	ldr	r2, [r7, #16]
 8007d28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	f000 80a6 	beq.w	8007e84 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007d38:	4b5b      	ldr	r3, [pc, #364]	@ (8007ea8 <HAL_GPIO_Init+0x2e4>)
 8007d3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d3c:	4a5a      	ldr	r2, [pc, #360]	@ (8007ea8 <HAL_GPIO_Init+0x2e4>)
 8007d3e:	f043 0301 	orr.w	r3, r3, #1
 8007d42:	6613      	str	r3, [r2, #96]	@ 0x60
 8007d44:	4b58      	ldr	r3, [pc, #352]	@ (8007ea8 <HAL_GPIO_Init+0x2e4>)
 8007d46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d48:	f003 0301 	and.w	r3, r3, #1
 8007d4c:	60bb      	str	r3, [r7, #8]
 8007d4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007d50:	4a56      	ldr	r2, [pc, #344]	@ (8007eac <HAL_GPIO_Init+0x2e8>)
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	089b      	lsrs	r3, r3, #2
 8007d56:	3302      	adds	r3, #2
 8007d58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	f003 0303 	and.w	r3, r3, #3
 8007d64:	009b      	lsls	r3, r3, #2
 8007d66:	220f      	movs	r2, #15
 8007d68:	fa02 f303 	lsl.w	r3, r2, r3
 8007d6c:	43db      	mvns	r3, r3
 8007d6e:	693a      	ldr	r2, [r7, #16]
 8007d70:	4013      	ands	r3, r2
 8007d72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007d7a:	d01f      	beq.n	8007dbc <HAL_GPIO_Init+0x1f8>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4a4c      	ldr	r2, [pc, #304]	@ (8007eb0 <HAL_GPIO_Init+0x2ec>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d019      	beq.n	8007db8 <HAL_GPIO_Init+0x1f4>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	4a4b      	ldr	r2, [pc, #300]	@ (8007eb4 <HAL_GPIO_Init+0x2f0>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d013      	beq.n	8007db4 <HAL_GPIO_Init+0x1f0>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	4a4a      	ldr	r2, [pc, #296]	@ (8007eb8 <HAL_GPIO_Init+0x2f4>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d00d      	beq.n	8007db0 <HAL_GPIO_Init+0x1ec>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	4a49      	ldr	r2, [pc, #292]	@ (8007ebc <HAL_GPIO_Init+0x2f8>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d007      	beq.n	8007dac <HAL_GPIO_Init+0x1e8>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	4a48      	ldr	r2, [pc, #288]	@ (8007ec0 <HAL_GPIO_Init+0x2fc>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d101      	bne.n	8007da8 <HAL_GPIO_Init+0x1e4>
 8007da4:	2305      	movs	r3, #5
 8007da6:	e00a      	b.n	8007dbe <HAL_GPIO_Init+0x1fa>
 8007da8:	2306      	movs	r3, #6
 8007daa:	e008      	b.n	8007dbe <HAL_GPIO_Init+0x1fa>
 8007dac:	2304      	movs	r3, #4
 8007dae:	e006      	b.n	8007dbe <HAL_GPIO_Init+0x1fa>
 8007db0:	2303      	movs	r3, #3
 8007db2:	e004      	b.n	8007dbe <HAL_GPIO_Init+0x1fa>
 8007db4:	2302      	movs	r3, #2
 8007db6:	e002      	b.n	8007dbe <HAL_GPIO_Init+0x1fa>
 8007db8:	2301      	movs	r3, #1
 8007dba:	e000      	b.n	8007dbe <HAL_GPIO_Init+0x1fa>
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	697a      	ldr	r2, [r7, #20]
 8007dc0:	f002 0203 	and.w	r2, r2, #3
 8007dc4:	0092      	lsls	r2, r2, #2
 8007dc6:	4093      	lsls	r3, r2
 8007dc8:	693a      	ldr	r2, [r7, #16]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007dce:	4937      	ldr	r1, [pc, #220]	@ (8007eac <HAL_GPIO_Init+0x2e8>)
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	089b      	lsrs	r3, r3, #2
 8007dd4:	3302      	adds	r3, #2
 8007dd6:	693a      	ldr	r2, [r7, #16]
 8007dd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007ddc:	4b39      	ldr	r3, [pc, #228]	@ (8007ec4 <HAL_GPIO_Init+0x300>)
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	43db      	mvns	r3, r3
 8007de6:	693a      	ldr	r2, [r7, #16]
 8007de8:	4013      	ands	r3, r2
 8007dea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d003      	beq.n	8007e00 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007df8:	693a      	ldr	r2, [r7, #16]
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007e00:	4a30      	ldr	r2, [pc, #192]	@ (8007ec4 <HAL_GPIO_Init+0x300>)
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007e06:	4b2f      	ldr	r3, [pc, #188]	@ (8007ec4 <HAL_GPIO_Init+0x300>)
 8007e08:	68db      	ldr	r3, [r3, #12]
 8007e0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	43db      	mvns	r3, r3
 8007e10:	693a      	ldr	r2, [r7, #16]
 8007e12:	4013      	ands	r3, r2
 8007e14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d003      	beq.n	8007e2a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007e22:	693a      	ldr	r2, [r7, #16]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007e2a:	4a26      	ldr	r2, [pc, #152]	@ (8007ec4 <HAL_GPIO_Init+0x300>)
 8007e2c:	693b      	ldr	r3, [r7, #16]
 8007e2e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007e30:	4b24      	ldr	r3, [pc, #144]	@ (8007ec4 <HAL_GPIO_Init+0x300>)
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	43db      	mvns	r3, r3
 8007e3a:	693a      	ldr	r2, [r7, #16]
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	685b      	ldr	r3, [r3, #4]
 8007e44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d003      	beq.n	8007e54 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007e4c:	693a      	ldr	r2, [r7, #16]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	4313      	orrs	r3, r2
 8007e52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007e54:	4a1b      	ldr	r2, [pc, #108]	@ (8007ec4 <HAL_GPIO_Init+0x300>)
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8007ec4 <HAL_GPIO_Init+0x300>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	43db      	mvns	r3, r3
 8007e64:	693a      	ldr	r2, [r7, #16]
 8007e66:	4013      	ands	r3, r2
 8007e68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d003      	beq.n	8007e7e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007e76:	693a      	ldr	r2, [r7, #16]
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007e7e:	4a11      	ldr	r2, [pc, #68]	@ (8007ec4 <HAL_GPIO_Init+0x300>)
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	3301      	adds	r3, #1
 8007e88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	681a      	ldr	r2, [r3, #0]
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	fa22 f303 	lsr.w	r3, r2, r3
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	f47f ae9d 	bne.w	8007bd4 <HAL_GPIO_Init+0x10>
  }
}
 8007e9a:	bf00      	nop
 8007e9c:	bf00      	nop
 8007e9e:	371c      	adds	r7, #28
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr
 8007ea8:	40021000 	.word	0x40021000
 8007eac:	40010000 	.word	0x40010000
 8007eb0:	48000400 	.word	0x48000400
 8007eb4:	48000800 	.word	0x48000800
 8007eb8:	48000c00 	.word	0x48000c00
 8007ebc:	48001000 	.word	0x48001000
 8007ec0:	48001400 	.word	0x48001400
 8007ec4:	40010400 	.word	0x40010400

08007ec8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b085      	sub	sp, #20
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	460b      	mov	r3, r1
 8007ed2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	691a      	ldr	r2, [r3, #16]
 8007ed8:	887b      	ldrh	r3, [r7, #2]
 8007eda:	4013      	ands	r3, r2
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d002      	beq.n	8007ee6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	73fb      	strb	r3, [r7, #15]
 8007ee4:	e001      	b.n	8007eea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3714      	adds	r7, #20
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef6:	4770      	bx	lr

08007ef8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b083      	sub	sp, #12
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	460b      	mov	r3, r1
 8007f02:	807b      	strh	r3, [r7, #2]
 8007f04:	4613      	mov	r3, r2
 8007f06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007f08:	787b      	ldrb	r3, [r7, #1]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d003      	beq.n	8007f16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007f0e:	887a      	ldrh	r2, [r7, #2]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007f14:	e002      	b.n	8007f1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007f16:	887a      	ldrh	r2, [r7, #2]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007f1c:	bf00      	nop
 8007f1e:	370c      	adds	r7, #12
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr

08007f28 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b085      	sub	sp, #20
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	460b      	mov	r3, r1
 8007f32:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	695b      	ldr	r3, [r3, #20]
 8007f38:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007f3a:	887a      	ldrh	r2, [r7, #2]
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	4013      	ands	r3, r2
 8007f40:	041a      	lsls	r2, r3, #16
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	43d9      	mvns	r1, r3
 8007f46:	887b      	ldrh	r3, [r7, #2]
 8007f48:	400b      	ands	r3, r1
 8007f4a:	431a      	orrs	r2, r3
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	619a      	str	r2, [r3, #24]
}
 8007f50:	bf00      	nop
 8007f52:	3714      	adds	r7, #20
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b082      	sub	sp, #8
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	4603      	mov	r3, r0
 8007f64:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007f66:	4b08      	ldr	r3, [pc, #32]	@ (8007f88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007f68:	695a      	ldr	r2, [r3, #20]
 8007f6a:	88fb      	ldrh	r3, [r7, #6]
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d006      	beq.n	8007f80 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007f72:	4a05      	ldr	r2, [pc, #20]	@ (8007f88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007f74:	88fb      	ldrh	r3, [r7, #6]
 8007f76:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007f78:	88fb      	ldrh	r3, [r7, #6]
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7fa fc8a 	bl	8002894 <HAL_GPIO_EXTI_Callback>
  }
}
 8007f80:	bf00      	nop
 8007f82:	3708      	adds	r7, #8
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}
 8007f88:	40010400 	.word	0x40010400

08007f8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b082      	sub	sp, #8
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d101      	bne.n	8007f9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	e08d      	b.n	80080ba <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d106      	bne.n	8007fb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f7fa faba 	bl	800252c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2224      	movs	r2, #36	@ 0x24
 8007fbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	681a      	ldr	r2, [r3, #0]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f022 0201 	bic.w	r2, r2, #1
 8007fce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	685a      	ldr	r2, [r3, #4]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007fdc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	689a      	ldr	r2, [r3, #8]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007fec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	68db      	ldr	r3, [r3, #12]
 8007ff2:	2b01      	cmp	r3, #1
 8007ff4:	d107      	bne.n	8008006 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	689a      	ldr	r2, [r3, #8]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008002:	609a      	str	r2, [r3, #8]
 8008004:	e006      	b.n	8008014 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	689a      	ldr	r2, [r3, #8]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008012:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	68db      	ldr	r3, [r3, #12]
 8008018:	2b02      	cmp	r3, #2
 800801a:	d108      	bne.n	800802e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	685a      	ldr	r2, [r3, #4]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800802a:	605a      	str	r2, [r3, #4]
 800802c:	e007      	b.n	800803e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	685a      	ldr	r2, [r3, #4]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800803c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	6812      	ldr	r2, [r2, #0]
 8008048:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800804c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008050:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	68da      	ldr	r2, [r3, #12]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008060:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	691a      	ldr	r2, [r3, #16]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	695b      	ldr	r3, [r3, #20]
 800806a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	699b      	ldr	r3, [r3, #24]
 8008072:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	430a      	orrs	r2, r1
 800807a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	69d9      	ldr	r1, [r3, #28]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6a1a      	ldr	r2, [r3, #32]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	430a      	orrs	r2, r1
 800808a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	681a      	ldr	r2, [r3, #0]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f042 0201 	orr.w	r2, r2, #1
 800809a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2220      	movs	r2, #32
 80080a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2200      	movs	r2, #0
 80080ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2200      	movs	r2, #0
 80080b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3708      	adds	r7, #8
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
	...

080080c4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b088      	sub	sp, #32
 80080c8:	af02      	add	r7, sp, #8
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	4608      	mov	r0, r1
 80080ce:	4611      	mov	r1, r2
 80080d0:	461a      	mov	r2, r3
 80080d2:	4603      	mov	r3, r0
 80080d4:	817b      	strh	r3, [r7, #10]
 80080d6:	460b      	mov	r3, r1
 80080d8:	813b      	strh	r3, [r7, #8]
 80080da:	4613      	mov	r3, r2
 80080dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	2b20      	cmp	r3, #32
 80080e8:	f040 80f9 	bne.w	80082de <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80080ec:	6a3b      	ldr	r3, [r7, #32]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d002      	beq.n	80080f8 <HAL_I2C_Mem_Write+0x34>
 80080f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d105      	bne.n	8008104 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80080fe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008100:	2301      	movs	r3, #1
 8008102:	e0ed      	b.n	80082e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800810a:	2b01      	cmp	r3, #1
 800810c:	d101      	bne.n	8008112 <HAL_I2C_Mem_Write+0x4e>
 800810e:	2302      	movs	r3, #2
 8008110:	e0e6      	b.n	80082e0 <HAL_I2C_Mem_Write+0x21c>
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2201      	movs	r2, #1
 8008116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800811a:	f7fd fc51 	bl	80059c0 <HAL_GetTick>
 800811e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	9300      	str	r3, [sp, #0]
 8008124:	2319      	movs	r3, #25
 8008126:	2201      	movs	r2, #1
 8008128:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800812c:	68f8      	ldr	r0, [r7, #12]
 800812e:	f000 fac3 	bl	80086b8 <I2C_WaitOnFlagUntilTimeout>
 8008132:	4603      	mov	r3, r0
 8008134:	2b00      	cmp	r3, #0
 8008136:	d001      	beq.n	800813c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008138:	2301      	movs	r3, #1
 800813a:	e0d1      	b.n	80082e0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2221      	movs	r2, #33	@ 0x21
 8008140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2240      	movs	r2, #64	@ 0x40
 8008148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2200      	movs	r2, #0
 8008150:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	6a3a      	ldr	r2, [r7, #32]
 8008156:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800815c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2200      	movs	r2, #0
 8008162:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008164:	88f8      	ldrh	r0, [r7, #6]
 8008166:	893a      	ldrh	r2, [r7, #8]
 8008168:	8979      	ldrh	r1, [r7, #10]
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	9301      	str	r3, [sp, #4]
 800816e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008170:	9300      	str	r3, [sp, #0]
 8008172:	4603      	mov	r3, r0
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f000 f9d3 	bl	8008520 <I2C_RequestMemoryWrite>
 800817a:	4603      	mov	r3, r0
 800817c:	2b00      	cmp	r3, #0
 800817e:	d005      	beq.n	800818c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2200      	movs	r2, #0
 8008184:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	e0a9      	b.n	80082e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008190:	b29b      	uxth	r3, r3
 8008192:	2bff      	cmp	r3, #255	@ 0xff
 8008194:	d90e      	bls.n	80081b4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	22ff      	movs	r2, #255	@ 0xff
 800819a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081a0:	b2da      	uxtb	r2, r3
 80081a2:	8979      	ldrh	r1, [r7, #10]
 80081a4:	2300      	movs	r3, #0
 80081a6:	9300      	str	r3, [sp, #0]
 80081a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	f000 fc47 	bl	8008a40 <I2C_TransferConfig>
 80081b2:	e00f      	b.n	80081d4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081b8:	b29a      	uxth	r2, r3
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081c2:	b2da      	uxtb	r2, r3
 80081c4:	8979      	ldrh	r1, [r7, #10]
 80081c6:	2300      	movs	r3, #0
 80081c8:	9300      	str	r3, [sp, #0]
 80081ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80081ce:	68f8      	ldr	r0, [r7, #12]
 80081d0:	f000 fc36 	bl	8008a40 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80081d4:	697a      	ldr	r2, [r7, #20]
 80081d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f000 fac6 	bl	800876a <I2C_WaitOnTXISFlagUntilTimeout>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d001      	beq.n	80081e8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	e07b      	b.n	80082e0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ec:	781a      	ldrb	r2, [r3, #0]
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081f8:	1c5a      	adds	r2, r3, #1
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008202:	b29b      	uxth	r3, r3
 8008204:	3b01      	subs	r3, #1
 8008206:	b29a      	uxth	r2, r3
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008210:	3b01      	subs	r3, #1
 8008212:	b29a      	uxth	r2, r3
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800821c:	b29b      	uxth	r3, r3
 800821e:	2b00      	cmp	r3, #0
 8008220:	d034      	beq.n	800828c <HAL_I2C_Mem_Write+0x1c8>
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008226:	2b00      	cmp	r3, #0
 8008228:	d130      	bne.n	800828c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	9300      	str	r3, [sp, #0]
 800822e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008230:	2200      	movs	r2, #0
 8008232:	2180      	movs	r1, #128	@ 0x80
 8008234:	68f8      	ldr	r0, [r7, #12]
 8008236:	f000 fa3f 	bl	80086b8 <I2C_WaitOnFlagUntilTimeout>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	d001      	beq.n	8008244 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	e04d      	b.n	80082e0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008248:	b29b      	uxth	r3, r3
 800824a:	2bff      	cmp	r3, #255	@ 0xff
 800824c:	d90e      	bls.n	800826c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	22ff      	movs	r2, #255	@ 0xff
 8008252:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008258:	b2da      	uxtb	r2, r3
 800825a:	8979      	ldrh	r1, [r7, #10]
 800825c:	2300      	movs	r3, #0
 800825e:	9300      	str	r3, [sp, #0]
 8008260:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008264:	68f8      	ldr	r0, [r7, #12]
 8008266:	f000 fbeb 	bl	8008a40 <I2C_TransferConfig>
 800826a:	e00f      	b.n	800828c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008270:	b29a      	uxth	r2, r3
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800827a:	b2da      	uxtb	r2, r3
 800827c:	8979      	ldrh	r1, [r7, #10]
 800827e:	2300      	movs	r3, #0
 8008280:	9300      	str	r3, [sp, #0]
 8008282:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008286:	68f8      	ldr	r0, [r7, #12]
 8008288:	f000 fbda 	bl	8008a40 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008290:	b29b      	uxth	r3, r3
 8008292:	2b00      	cmp	r3, #0
 8008294:	d19e      	bne.n	80081d4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008296:	697a      	ldr	r2, [r7, #20]
 8008298:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800829a:	68f8      	ldr	r0, [r7, #12]
 800829c:	f000 faac 	bl	80087f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80082a0:	4603      	mov	r3, r0
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d001      	beq.n	80082aa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	e01a      	b.n	80082e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	2220      	movs	r2, #32
 80082b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	6859      	ldr	r1, [r3, #4]
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681a      	ldr	r2, [r3, #0]
 80082bc:	4b0a      	ldr	r3, [pc, #40]	@ (80082e8 <HAL_I2C_Mem_Write+0x224>)
 80082be:	400b      	ands	r3, r1
 80082c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2220      	movs	r2, #32
 80082c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2200      	movs	r2, #0
 80082ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2200      	movs	r2, #0
 80082d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80082da:	2300      	movs	r3, #0
 80082dc:	e000      	b.n	80082e0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80082de:	2302      	movs	r3, #2
  }
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	3718      	adds	r7, #24
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	fe00e800 	.word	0xfe00e800

080082ec <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b088      	sub	sp, #32
 80082f0:	af02      	add	r7, sp, #8
 80082f2:	60f8      	str	r0, [r7, #12]
 80082f4:	4608      	mov	r0, r1
 80082f6:	4611      	mov	r1, r2
 80082f8:	461a      	mov	r2, r3
 80082fa:	4603      	mov	r3, r0
 80082fc:	817b      	strh	r3, [r7, #10]
 80082fe:	460b      	mov	r3, r1
 8008300:	813b      	strh	r3, [r7, #8]
 8008302:	4613      	mov	r3, r2
 8008304:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800830c:	b2db      	uxtb	r3, r3
 800830e:	2b20      	cmp	r3, #32
 8008310:	f040 80fd 	bne.w	800850e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008314:	6a3b      	ldr	r3, [r7, #32]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d002      	beq.n	8008320 <HAL_I2C_Mem_Read+0x34>
 800831a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800831c:	2b00      	cmp	r3, #0
 800831e:	d105      	bne.n	800832c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008326:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008328:	2301      	movs	r3, #1
 800832a:	e0f1      	b.n	8008510 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008332:	2b01      	cmp	r3, #1
 8008334:	d101      	bne.n	800833a <HAL_I2C_Mem_Read+0x4e>
 8008336:	2302      	movs	r3, #2
 8008338:	e0ea      	b.n	8008510 <HAL_I2C_Mem_Read+0x224>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2201      	movs	r2, #1
 800833e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008342:	f7fd fb3d 	bl	80059c0 <HAL_GetTick>
 8008346:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	9300      	str	r3, [sp, #0]
 800834c:	2319      	movs	r3, #25
 800834e:	2201      	movs	r2, #1
 8008350:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008354:	68f8      	ldr	r0, [r7, #12]
 8008356:	f000 f9af 	bl	80086b8 <I2C_WaitOnFlagUntilTimeout>
 800835a:	4603      	mov	r3, r0
 800835c:	2b00      	cmp	r3, #0
 800835e:	d001      	beq.n	8008364 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008360:	2301      	movs	r3, #1
 8008362:	e0d5      	b.n	8008510 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2222      	movs	r2, #34	@ 0x22
 8008368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2240      	movs	r2, #64	@ 0x40
 8008370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2200      	movs	r2, #0
 8008378:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	6a3a      	ldr	r2, [r7, #32]
 800837e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008384:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2200      	movs	r2, #0
 800838a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800838c:	88f8      	ldrh	r0, [r7, #6]
 800838e:	893a      	ldrh	r2, [r7, #8]
 8008390:	8979      	ldrh	r1, [r7, #10]
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	9301      	str	r3, [sp, #4]
 8008396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008398:	9300      	str	r3, [sp, #0]
 800839a:	4603      	mov	r3, r0
 800839c:	68f8      	ldr	r0, [r7, #12]
 800839e:	f000 f913 	bl	80085c8 <I2C_RequestMemoryRead>
 80083a2:	4603      	mov	r3, r0
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d005      	beq.n	80083b4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	e0ad      	b.n	8008510 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	2bff      	cmp	r3, #255	@ 0xff
 80083bc:	d90e      	bls.n	80083dc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	22ff      	movs	r2, #255	@ 0xff
 80083c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083c8:	b2da      	uxtb	r2, r3
 80083ca:	8979      	ldrh	r1, [r7, #10]
 80083cc:	4b52      	ldr	r3, [pc, #328]	@ (8008518 <HAL_I2C_Mem_Read+0x22c>)
 80083ce:	9300      	str	r3, [sp, #0]
 80083d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f000 fb33 	bl	8008a40 <I2C_TransferConfig>
 80083da:	e00f      	b.n	80083fc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083e0:	b29a      	uxth	r2, r3
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083ea:	b2da      	uxtb	r2, r3
 80083ec:	8979      	ldrh	r1, [r7, #10]
 80083ee:	4b4a      	ldr	r3, [pc, #296]	@ (8008518 <HAL_I2C_Mem_Read+0x22c>)
 80083f0:	9300      	str	r3, [sp, #0]
 80083f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80083f6:	68f8      	ldr	r0, [r7, #12]
 80083f8:	f000 fb22 	bl	8008a40 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	9300      	str	r3, [sp, #0]
 8008400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008402:	2200      	movs	r2, #0
 8008404:	2104      	movs	r1, #4
 8008406:	68f8      	ldr	r0, [r7, #12]
 8008408:	f000 f956 	bl	80086b8 <I2C_WaitOnFlagUntilTimeout>
 800840c:	4603      	mov	r3, r0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d001      	beq.n	8008416 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	e07c      	b.n	8008510 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008420:	b2d2      	uxtb	r2, r2
 8008422:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008428:	1c5a      	adds	r2, r3, #1
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008432:	3b01      	subs	r3, #1
 8008434:	b29a      	uxth	r2, r3
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800843e:	b29b      	uxth	r3, r3
 8008440:	3b01      	subs	r3, #1
 8008442:	b29a      	uxth	r2, r3
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800844c:	b29b      	uxth	r3, r3
 800844e:	2b00      	cmp	r3, #0
 8008450:	d034      	beq.n	80084bc <HAL_I2C_Mem_Read+0x1d0>
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008456:	2b00      	cmp	r3, #0
 8008458:	d130      	bne.n	80084bc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	9300      	str	r3, [sp, #0]
 800845e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008460:	2200      	movs	r2, #0
 8008462:	2180      	movs	r1, #128	@ 0x80
 8008464:	68f8      	ldr	r0, [r7, #12]
 8008466:	f000 f927 	bl	80086b8 <I2C_WaitOnFlagUntilTimeout>
 800846a:	4603      	mov	r3, r0
 800846c:	2b00      	cmp	r3, #0
 800846e:	d001      	beq.n	8008474 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008470:	2301      	movs	r3, #1
 8008472:	e04d      	b.n	8008510 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008478:	b29b      	uxth	r3, r3
 800847a:	2bff      	cmp	r3, #255	@ 0xff
 800847c:	d90e      	bls.n	800849c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	22ff      	movs	r2, #255	@ 0xff
 8008482:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008488:	b2da      	uxtb	r2, r3
 800848a:	8979      	ldrh	r1, [r7, #10]
 800848c:	2300      	movs	r3, #0
 800848e:	9300      	str	r3, [sp, #0]
 8008490:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008494:	68f8      	ldr	r0, [r7, #12]
 8008496:	f000 fad3 	bl	8008a40 <I2C_TransferConfig>
 800849a:	e00f      	b.n	80084bc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084a0:	b29a      	uxth	r2, r3
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084aa:	b2da      	uxtb	r2, r3
 80084ac:	8979      	ldrh	r1, [r7, #10]
 80084ae:	2300      	movs	r3, #0
 80084b0:	9300      	str	r3, [sp, #0]
 80084b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80084b6:	68f8      	ldr	r0, [r7, #12]
 80084b8:	f000 fac2 	bl	8008a40 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d19a      	bne.n	80083fc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80084c6:	697a      	ldr	r2, [r7, #20]
 80084c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084ca:	68f8      	ldr	r0, [r7, #12]
 80084cc:	f000 f994 	bl	80087f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80084d0:	4603      	mov	r3, r0
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d001      	beq.n	80084da <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80084d6:	2301      	movs	r3, #1
 80084d8:	e01a      	b.n	8008510 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	2220      	movs	r2, #32
 80084e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	6859      	ldr	r1, [r3, #4]
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	4b0b      	ldr	r3, [pc, #44]	@ (800851c <HAL_I2C_Mem_Read+0x230>)
 80084ee:	400b      	ands	r3, r1
 80084f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2220      	movs	r2, #32
 80084f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2200      	movs	r2, #0
 80084fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2200      	movs	r2, #0
 8008506:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800850a:	2300      	movs	r3, #0
 800850c:	e000      	b.n	8008510 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800850e:	2302      	movs	r3, #2
  }
}
 8008510:	4618      	mov	r0, r3
 8008512:	3718      	adds	r7, #24
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	80002400 	.word	0x80002400
 800851c:	fe00e800 	.word	0xfe00e800

08008520 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b086      	sub	sp, #24
 8008524:	af02      	add	r7, sp, #8
 8008526:	60f8      	str	r0, [r7, #12]
 8008528:	4608      	mov	r0, r1
 800852a:	4611      	mov	r1, r2
 800852c:	461a      	mov	r2, r3
 800852e:	4603      	mov	r3, r0
 8008530:	817b      	strh	r3, [r7, #10]
 8008532:	460b      	mov	r3, r1
 8008534:	813b      	strh	r3, [r7, #8]
 8008536:	4613      	mov	r3, r2
 8008538:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800853a:	88fb      	ldrh	r3, [r7, #6]
 800853c:	b2da      	uxtb	r2, r3
 800853e:	8979      	ldrh	r1, [r7, #10]
 8008540:	4b20      	ldr	r3, [pc, #128]	@ (80085c4 <I2C_RequestMemoryWrite+0xa4>)
 8008542:	9300      	str	r3, [sp, #0]
 8008544:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008548:	68f8      	ldr	r0, [r7, #12]
 800854a:	f000 fa79 	bl	8008a40 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800854e:	69fa      	ldr	r2, [r7, #28]
 8008550:	69b9      	ldr	r1, [r7, #24]
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	f000 f909 	bl	800876a <I2C_WaitOnTXISFlagUntilTimeout>
 8008558:	4603      	mov	r3, r0
 800855a:	2b00      	cmp	r3, #0
 800855c:	d001      	beq.n	8008562 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	e02c      	b.n	80085bc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008562:	88fb      	ldrh	r3, [r7, #6]
 8008564:	2b01      	cmp	r3, #1
 8008566:	d105      	bne.n	8008574 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008568:	893b      	ldrh	r3, [r7, #8]
 800856a:	b2da      	uxtb	r2, r3
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	629a      	str	r2, [r3, #40]	@ 0x28
 8008572:	e015      	b.n	80085a0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008574:	893b      	ldrh	r3, [r7, #8]
 8008576:	0a1b      	lsrs	r3, r3, #8
 8008578:	b29b      	uxth	r3, r3
 800857a:	b2da      	uxtb	r2, r3
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008582:	69fa      	ldr	r2, [r7, #28]
 8008584:	69b9      	ldr	r1, [r7, #24]
 8008586:	68f8      	ldr	r0, [r7, #12]
 8008588:	f000 f8ef 	bl	800876a <I2C_WaitOnTXISFlagUntilTimeout>
 800858c:	4603      	mov	r3, r0
 800858e:	2b00      	cmp	r3, #0
 8008590:	d001      	beq.n	8008596 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008592:	2301      	movs	r3, #1
 8008594:	e012      	b.n	80085bc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008596:	893b      	ldrh	r3, [r7, #8]
 8008598:	b2da      	uxtb	r2, r3
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80085a0:	69fb      	ldr	r3, [r7, #28]
 80085a2:	9300      	str	r3, [sp, #0]
 80085a4:	69bb      	ldr	r3, [r7, #24]
 80085a6:	2200      	movs	r2, #0
 80085a8:	2180      	movs	r1, #128	@ 0x80
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f000 f884 	bl	80086b8 <I2C_WaitOnFlagUntilTimeout>
 80085b0:	4603      	mov	r3, r0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d001      	beq.n	80085ba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80085b6:	2301      	movs	r3, #1
 80085b8:	e000      	b.n	80085bc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80085ba:	2300      	movs	r3, #0
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3710      	adds	r7, #16
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}
 80085c4:	80002000 	.word	0x80002000

080085c8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b086      	sub	sp, #24
 80085cc:	af02      	add	r7, sp, #8
 80085ce:	60f8      	str	r0, [r7, #12]
 80085d0:	4608      	mov	r0, r1
 80085d2:	4611      	mov	r1, r2
 80085d4:	461a      	mov	r2, r3
 80085d6:	4603      	mov	r3, r0
 80085d8:	817b      	strh	r3, [r7, #10]
 80085da:	460b      	mov	r3, r1
 80085dc:	813b      	strh	r3, [r7, #8]
 80085de:	4613      	mov	r3, r2
 80085e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80085e2:	88fb      	ldrh	r3, [r7, #6]
 80085e4:	b2da      	uxtb	r2, r3
 80085e6:	8979      	ldrh	r1, [r7, #10]
 80085e8:	4b20      	ldr	r3, [pc, #128]	@ (800866c <I2C_RequestMemoryRead+0xa4>)
 80085ea:	9300      	str	r3, [sp, #0]
 80085ec:	2300      	movs	r3, #0
 80085ee:	68f8      	ldr	r0, [r7, #12]
 80085f0:	f000 fa26 	bl	8008a40 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80085f4:	69fa      	ldr	r2, [r7, #28]
 80085f6:	69b9      	ldr	r1, [r7, #24]
 80085f8:	68f8      	ldr	r0, [r7, #12]
 80085fa:	f000 f8b6 	bl	800876a <I2C_WaitOnTXISFlagUntilTimeout>
 80085fe:	4603      	mov	r3, r0
 8008600:	2b00      	cmp	r3, #0
 8008602:	d001      	beq.n	8008608 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008604:	2301      	movs	r3, #1
 8008606:	e02c      	b.n	8008662 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008608:	88fb      	ldrh	r3, [r7, #6]
 800860a:	2b01      	cmp	r3, #1
 800860c:	d105      	bne.n	800861a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800860e:	893b      	ldrh	r3, [r7, #8]
 8008610:	b2da      	uxtb	r2, r3
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	629a      	str	r2, [r3, #40]	@ 0x28
 8008618:	e015      	b.n	8008646 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800861a:	893b      	ldrh	r3, [r7, #8]
 800861c:	0a1b      	lsrs	r3, r3, #8
 800861e:	b29b      	uxth	r3, r3
 8008620:	b2da      	uxtb	r2, r3
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008628:	69fa      	ldr	r2, [r7, #28]
 800862a:	69b9      	ldr	r1, [r7, #24]
 800862c:	68f8      	ldr	r0, [r7, #12]
 800862e:	f000 f89c 	bl	800876a <I2C_WaitOnTXISFlagUntilTimeout>
 8008632:	4603      	mov	r3, r0
 8008634:	2b00      	cmp	r3, #0
 8008636:	d001      	beq.n	800863c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008638:	2301      	movs	r3, #1
 800863a:	e012      	b.n	8008662 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800863c:	893b      	ldrh	r3, [r7, #8]
 800863e:	b2da      	uxtb	r2, r3
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008646:	69fb      	ldr	r3, [r7, #28]
 8008648:	9300      	str	r3, [sp, #0]
 800864a:	69bb      	ldr	r3, [r7, #24]
 800864c:	2200      	movs	r2, #0
 800864e:	2140      	movs	r1, #64	@ 0x40
 8008650:	68f8      	ldr	r0, [r7, #12]
 8008652:	f000 f831 	bl	80086b8 <I2C_WaitOnFlagUntilTimeout>
 8008656:	4603      	mov	r3, r0
 8008658:	2b00      	cmp	r3, #0
 800865a:	d001      	beq.n	8008660 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800865c:	2301      	movs	r3, #1
 800865e:	e000      	b.n	8008662 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008660:	2300      	movs	r3, #0
}
 8008662:	4618      	mov	r0, r3
 8008664:	3710      	adds	r7, #16
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}
 800866a:	bf00      	nop
 800866c:	80002000 	.word	0x80002000

08008670 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	699b      	ldr	r3, [r3, #24]
 800867e:	f003 0302 	and.w	r3, r3, #2
 8008682:	2b02      	cmp	r3, #2
 8008684:	d103      	bne.n	800868e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2200      	movs	r2, #0
 800868c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	699b      	ldr	r3, [r3, #24]
 8008694:	f003 0301 	and.w	r3, r3, #1
 8008698:	2b01      	cmp	r3, #1
 800869a:	d007      	beq.n	80086ac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	699a      	ldr	r2, [r3, #24]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f042 0201 	orr.w	r2, r2, #1
 80086aa:	619a      	str	r2, [r3, #24]
  }
}
 80086ac:	bf00      	nop
 80086ae:	370c      	adds	r7, #12
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr

080086b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b084      	sub	sp, #16
 80086bc:	af00      	add	r7, sp, #0
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	60b9      	str	r1, [r7, #8]
 80086c2:	603b      	str	r3, [r7, #0]
 80086c4:	4613      	mov	r3, r2
 80086c6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80086c8:	e03b      	b.n	8008742 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80086ca:	69ba      	ldr	r2, [r7, #24]
 80086cc:	6839      	ldr	r1, [r7, #0]
 80086ce:	68f8      	ldr	r0, [r7, #12]
 80086d0:	f000 f8d6 	bl	8008880 <I2C_IsErrorOccurred>
 80086d4:	4603      	mov	r3, r0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d001      	beq.n	80086de <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	e041      	b.n	8008762 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086e4:	d02d      	beq.n	8008742 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086e6:	f7fd f96b 	bl	80059c0 <HAL_GetTick>
 80086ea:	4602      	mov	r2, r0
 80086ec:	69bb      	ldr	r3, [r7, #24]
 80086ee:	1ad3      	subs	r3, r2, r3
 80086f0:	683a      	ldr	r2, [r7, #0]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d302      	bcc.n	80086fc <I2C_WaitOnFlagUntilTimeout+0x44>
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d122      	bne.n	8008742 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	699a      	ldr	r2, [r3, #24]
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	4013      	ands	r3, r2
 8008706:	68ba      	ldr	r2, [r7, #8]
 8008708:	429a      	cmp	r2, r3
 800870a:	bf0c      	ite	eq
 800870c:	2301      	moveq	r3, #1
 800870e:	2300      	movne	r3, #0
 8008710:	b2db      	uxtb	r3, r3
 8008712:	461a      	mov	r2, r3
 8008714:	79fb      	ldrb	r3, [r7, #7]
 8008716:	429a      	cmp	r2, r3
 8008718:	d113      	bne.n	8008742 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800871e:	f043 0220 	orr.w	r2, r3, #32
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2220      	movs	r2, #32
 800872a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2200      	movs	r2, #0
 8008732:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2200      	movs	r2, #0
 800873a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	e00f      	b.n	8008762 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	699a      	ldr	r2, [r3, #24]
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	4013      	ands	r3, r2
 800874c:	68ba      	ldr	r2, [r7, #8]
 800874e:	429a      	cmp	r2, r3
 8008750:	bf0c      	ite	eq
 8008752:	2301      	moveq	r3, #1
 8008754:	2300      	movne	r3, #0
 8008756:	b2db      	uxtb	r3, r3
 8008758:	461a      	mov	r2, r3
 800875a:	79fb      	ldrb	r3, [r7, #7]
 800875c:	429a      	cmp	r2, r3
 800875e:	d0b4      	beq.n	80086ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008760:	2300      	movs	r3, #0
}
 8008762:	4618      	mov	r0, r3
 8008764:	3710      	adds	r7, #16
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}

0800876a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800876a:	b580      	push	{r7, lr}
 800876c:	b084      	sub	sp, #16
 800876e:	af00      	add	r7, sp, #0
 8008770:	60f8      	str	r0, [r7, #12]
 8008772:	60b9      	str	r1, [r7, #8]
 8008774:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008776:	e033      	b.n	80087e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008778:	687a      	ldr	r2, [r7, #4]
 800877a:	68b9      	ldr	r1, [r7, #8]
 800877c:	68f8      	ldr	r0, [r7, #12]
 800877e:	f000 f87f 	bl	8008880 <I2C_IsErrorOccurred>
 8008782:	4603      	mov	r3, r0
 8008784:	2b00      	cmp	r3, #0
 8008786:	d001      	beq.n	800878c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008788:	2301      	movs	r3, #1
 800878a:	e031      	b.n	80087f0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008792:	d025      	beq.n	80087e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008794:	f7fd f914 	bl	80059c0 <HAL_GetTick>
 8008798:	4602      	mov	r2, r0
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	1ad3      	subs	r3, r2, r3
 800879e:	68ba      	ldr	r2, [r7, #8]
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d302      	bcc.n	80087aa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d11a      	bne.n	80087e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	699b      	ldr	r3, [r3, #24]
 80087b0:	f003 0302 	and.w	r3, r3, #2
 80087b4:	2b02      	cmp	r3, #2
 80087b6:	d013      	beq.n	80087e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087bc:	f043 0220 	orr.w	r2, r3, #32
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2220      	movs	r2, #32
 80087c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2200      	movs	r2, #0
 80087d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2200      	movs	r2, #0
 80087d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	e007      	b.n	80087f0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	699b      	ldr	r3, [r3, #24]
 80087e6:	f003 0302 	and.w	r3, r3, #2
 80087ea:	2b02      	cmp	r3, #2
 80087ec:	d1c4      	bne.n	8008778 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80087ee:	2300      	movs	r3, #0
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	3710      	adds	r7, #16
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}

080087f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	60f8      	str	r0, [r7, #12]
 8008800:	60b9      	str	r1, [r7, #8]
 8008802:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008804:	e02f      	b.n	8008866 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008806:	687a      	ldr	r2, [r7, #4]
 8008808:	68b9      	ldr	r1, [r7, #8]
 800880a:	68f8      	ldr	r0, [r7, #12]
 800880c:	f000 f838 	bl	8008880 <I2C_IsErrorOccurred>
 8008810:	4603      	mov	r3, r0
 8008812:	2b00      	cmp	r3, #0
 8008814:	d001      	beq.n	800881a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008816:	2301      	movs	r3, #1
 8008818:	e02d      	b.n	8008876 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800881a:	f7fd f8d1 	bl	80059c0 <HAL_GetTick>
 800881e:	4602      	mov	r2, r0
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	1ad3      	subs	r3, r2, r3
 8008824:	68ba      	ldr	r2, [r7, #8]
 8008826:	429a      	cmp	r2, r3
 8008828:	d302      	bcc.n	8008830 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d11a      	bne.n	8008866 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	699b      	ldr	r3, [r3, #24]
 8008836:	f003 0320 	and.w	r3, r3, #32
 800883a:	2b20      	cmp	r3, #32
 800883c:	d013      	beq.n	8008866 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008842:	f043 0220 	orr.w	r2, r3, #32
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2220      	movs	r2, #32
 800884e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2200      	movs	r2, #0
 8008856:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	2200      	movs	r2, #0
 800885e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008862:	2301      	movs	r3, #1
 8008864:	e007      	b.n	8008876 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	699b      	ldr	r3, [r3, #24]
 800886c:	f003 0320 	and.w	r3, r3, #32
 8008870:	2b20      	cmp	r3, #32
 8008872:	d1c8      	bne.n	8008806 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008874:	2300      	movs	r3, #0
}
 8008876:	4618      	mov	r0, r3
 8008878:	3710      	adds	r7, #16
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}
	...

08008880 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b08a      	sub	sp, #40	@ 0x28
 8008884:	af00      	add	r7, sp, #0
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800888c:	2300      	movs	r3, #0
 800888e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	699b      	ldr	r3, [r3, #24]
 8008898:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800889a:	2300      	movs	r3, #0
 800889c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	f003 0310 	and.w	r3, r3, #16
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d068      	beq.n	800897e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	2210      	movs	r2, #16
 80088b2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80088b4:	e049      	b.n	800894a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088bc:	d045      	beq.n	800894a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80088be:	f7fd f87f 	bl	80059c0 <HAL_GetTick>
 80088c2:	4602      	mov	r2, r0
 80088c4:	69fb      	ldr	r3, [r7, #28]
 80088c6:	1ad3      	subs	r3, r2, r3
 80088c8:	68ba      	ldr	r2, [r7, #8]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d302      	bcc.n	80088d4 <I2C_IsErrorOccurred+0x54>
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d13a      	bne.n	800894a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80088de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80088e6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	699b      	ldr	r3, [r3, #24]
 80088ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80088f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80088f6:	d121      	bne.n	800893c <I2C_IsErrorOccurred+0xbc>
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088fe:	d01d      	beq.n	800893c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008900:	7cfb      	ldrb	r3, [r7, #19]
 8008902:	2b20      	cmp	r3, #32
 8008904:	d01a      	beq.n	800893c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	685a      	ldr	r2, [r3, #4]
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008914:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008916:	f7fd f853 	bl	80059c0 <HAL_GetTick>
 800891a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800891c:	e00e      	b.n	800893c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800891e:	f7fd f84f 	bl	80059c0 <HAL_GetTick>
 8008922:	4602      	mov	r2, r0
 8008924:	69fb      	ldr	r3, [r7, #28]
 8008926:	1ad3      	subs	r3, r2, r3
 8008928:	2b19      	cmp	r3, #25
 800892a:	d907      	bls.n	800893c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800892c:	6a3b      	ldr	r3, [r7, #32]
 800892e:	f043 0320 	orr.w	r3, r3, #32
 8008932:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008934:	2301      	movs	r3, #1
 8008936:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800893a:	e006      	b.n	800894a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	699b      	ldr	r3, [r3, #24]
 8008942:	f003 0320 	and.w	r3, r3, #32
 8008946:	2b20      	cmp	r3, #32
 8008948:	d1e9      	bne.n	800891e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	699b      	ldr	r3, [r3, #24]
 8008950:	f003 0320 	and.w	r3, r3, #32
 8008954:	2b20      	cmp	r3, #32
 8008956:	d003      	beq.n	8008960 <I2C_IsErrorOccurred+0xe0>
 8008958:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800895c:	2b00      	cmp	r3, #0
 800895e:	d0aa      	beq.n	80088b6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008960:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008964:	2b00      	cmp	r3, #0
 8008966:	d103      	bne.n	8008970 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	2220      	movs	r2, #32
 800896e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008970:	6a3b      	ldr	r3, [r7, #32]
 8008972:	f043 0304 	orr.w	r3, r3, #4
 8008976:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008978:	2301      	movs	r3, #1
 800897a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	699b      	ldr	r3, [r3, #24]
 8008984:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800898c:	2b00      	cmp	r3, #0
 800898e:	d00b      	beq.n	80089a8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008990:	6a3b      	ldr	r3, [r7, #32]
 8008992:	f043 0301 	orr.w	r3, r3, #1
 8008996:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80089a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80089a2:	2301      	movs	r3, #1
 80089a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80089a8:	69bb      	ldr	r3, [r7, #24]
 80089aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d00b      	beq.n	80089ca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80089b2:	6a3b      	ldr	r3, [r7, #32]
 80089b4:	f043 0308 	orr.w	r3, r3, #8
 80089b8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80089c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80089c4:	2301      	movs	r3, #1
 80089c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80089ca:	69bb      	ldr	r3, [r7, #24]
 80089cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d00b      	beq.n	80089ec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80089d4:	6a3b      	ldr	r3, [r7, #32]
 80089d6:	f043 0302 	orr.w	r3, r3, #2
 80089da:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80089e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80089e6:	2301      	movs	r3, #1
 80089e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80089ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d01c      	beq.n	8008a2e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80089f4:	68f8      	ldr	r0, [r7, #12]
 80089f6:	f7ff fe3b 	bl	8008670 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	6859      	ldr	r1, [r3, #4]
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681a      	ldr	r2, [r3, #0]
 8008a04:	4b0d      	ldr	r3, [pc, #52]	@ (8008a3c <I2C_IsErrorOccurred+0x1bc>)
 8008a06:	400b      	ands	r3, r1
 8008a08:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a0e:	6a3b      	ldr	r3, [r7, #32]
 8008a10:	431a      	orrs	r2, r3
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2220      	movs	r2, #32
 8008a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2200      	movs	r2, #0
 8008a22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008a2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3728      	adds	r7, #40	@ 0x28
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}
 8008a3a:	bf00      	nop
 8008a3c:	fe00e800 	.word	0xfe00e800

08008a40 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b087      	sub	sp, #28
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	607b      	str	r3, [r7, #4]
 8008a4a:	460b      	mov	r3, r1
 8008a4c:	817b      	strh	r3, [r7, #10]
 8008a4e:	4613      	mov	r3, r2
 8008a50:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a52:	897b      	ldrh	r3, [r7, #10]
 8008a54:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008a58:	7a7b      	ldrb	r3, [r7, #9]
 8008a5a:	041b      	lsls	r3, r3, #16
 8008a5c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a60:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a66:	6a3b      	ldr	r3, [r7, #32]
 8008a68:	4313      	orrs	r3, r2
 8008a6a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008a6e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	685a      	ldr	r2, [r3, #4]
 8008a76:	6a3b      	ldr	r3, [r7, #32]
 8008a78:	0d5b      	lsrs	r3, r3, #21
 8008a7a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8008a7e:	4b08      	ldr	r3, [pc, #32]	@ (8008aa0 <I2C_TransferConfig+0x60>)
 8008a80:	430b      	orrs	r3, r1
 8008a82:	43db      	mvns	r3, r3
 8008a84:	ea02 0103 	and.w	r1, r2, r3
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	697a      	ldr	r2, [r7, #20]
 8008a8e:	430a      	orrs	r2, r1
 8008a90:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008a92:	bf00      	nop
 8008a94:	371c      	adds	r7, #28
 8008a96:	46bd      	mov	sp, r7
 8008a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9c:	4770      	bx	lr
 8008a9e:	bf00      	nop
 8008aa0:	03ff63ff 	.word	0x03ff63ff

08008aa4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b083      	sub	sp, #12
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
 8008aac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	2b20      	cmp	r3, #32
 8008ab8:	d138      	bne.n	8008b2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	d101      	bne.n	8008ac8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008ac4:	2302      	movs	r3, #2
 8008ac6:	e032      	b.n	8008b2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2224      	movs	r2, #36	@ 0x24
 8008ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	681a      	ldr	r2, [r3, #0]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f022 0201 	bic.w	r2, r2, #1
 8008ae6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	681a      	ldr	r2, [r3, #0]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008af6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	6819      	ldr	r1, [r3, #0]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	683a      	ldr	r2, [r7, #0]
 8008b04:	430a      	orrs	r2, r1
 8008b06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f042 0201 	orr.w	r2, r2, #1
 8008b16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2220      	movs	r2, #32
 8008b1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2200      	movs	r2, #0
 8008b24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	e000      	b.n	8008b2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008b2c:	2302      	movs	r3, #2
  }
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	370c      	adds	r7, #12
 8008b32:	46bd      	mov	sp, r7
 8008b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b38:	4770      	bx	lr

08008b3a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008b3a:	b480      	push	{r7}
 8008b3c:	b085      	sub	sp, #20
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	6078      	str	r0, [r7, #4]
 8008b42:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b4a:	b2db      	uxtb	r3, r3
 8008b4c:	2b20      	cmp	r3, #32
 8008b4e:	d139      	bne.n	8008bc4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	d101      	bne.n	8008b5e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008b5a:	2302      	movs	r3, #2
 8008b5c:	e033      	b.n	8008bc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2201      	movs	r2, #1
 8008b62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2224      	movs	r2, #36	@ 0x24
 8008b6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	681a      	ldr	r2, [r3, #0]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f022 0201 	bic.w	r2, r2, #1
 8008b7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008b8c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	021b      	lsls	r3, r3, #8
 8008b92:	68fa      	ldr	r2, [r7, #12]
 8008b94:	4313      	orrs	r3, r2
 8008b96:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	68fa      	ldr	r2, [r7, #12]
 8008b9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	681a      	ldr	r2, [r3, #0]
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f042 0201 	orr.w	r2, r2, #1
 8008bae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2220      	movs	r2, #32
 8008bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	e000      	b.n	8008bc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008bc4:	2302      	movs	r3, #2
  }
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3714      	adds	r7, #20
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr
	...

08008bd4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b085      	sub	sp, #20
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d141      	bne.n	8008c66 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008be2:	4b4b      	ldr	r3, [pc, #300]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008bea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bee:	d131      	bne.n	8008c54 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008bf0:	4b47      	ldr	r3, [pc, #284]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008bf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008bf6:	4a46      	ldr	r2, [pc, #280]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008bf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008bfc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008c00:	4b43      	ldr	r3, [pc, #268]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008c08:	4a41      	ldr	r2, [pc, #260]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008c0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008c10:	4b40      	ldr	r3, [pc, #256]	@ (8008d14 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	2232      	movs	r2, #50	@ 0x32
 8008c16:	fb02 f303 	mul.w	r3, r2, r3
 8008c1a:	4a3f      	ldr	r2, [pc, #252]	@ (8008d18 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8008c20:	0c9b      	lsrs	r3, r3, #18
 8008c22:	3301      	adds	r3, #1
 8008c24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008c26:	e002      	b.n	8008c2e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008c2e:	4b38      	ldr	r3, [pc, #224]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c30:	695b      	ldr	r3, [r3, #20]
 8008c32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c3a:	d102      	bne.n	8008c42 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d1f2      	bne.n	8008c28 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008c42:	4b33      	ldr	r3, [pc, #204]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c44:	695b      	ldr	r3, [r3, #20]
 8008c46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c4e:	d158      	bne.n	8008d02 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008c50:	2303      	movs	r3, #3
 8008c52:	e057      	b.n	8008d04 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008c54:	4b2e      	ldr	r3, [pc, #184]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c5a:	4a2d      	ldr	r2, [pc, #180]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008c64:	e04d      	b.n	8008d02 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c6c:	d141      	bne.n	8008cf2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008c6e:	4b28      	ldr	r3, [pc, #160]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008c76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c7a:	d131      	bne.n	8008ce0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008c7c:	4b24      	ldr	r3, [pc, #144]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c82:	4a23      	ldr	r2, [pc, #140]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c88:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008c8c:	4b20      	ldr	r3, [pc, #128]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008c94:	4a1e      	ldr	r2, [pc, #120]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008c96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008c9a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8008d14 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	2232      	movs	r2, #50	@ 0x32
 8008ca2:	fb02 f303 	mul.w	r3, r2, r3
 8008ca6:	4a1c      	ldr	r2, [pc, #112]	@ (8008d18 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8008cac:	0c9b      	lsrs	r3, r3, #18
 8008cae:	3301      	adds	r3, #1
 8008cb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008cb2:	e002      	b.n	8008cba <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	3b01      	subs	r3, #1
 8008cb8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008cba:	4b15      	ldr	r3, [pc, #84]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cbc:	695b      	ldr	r3, [r3, #20]
 8008cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cc6:	d102      	bne.n	8008cce <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d1f2      	bne.n	8008cb4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008cce:	4b10      	ldr	r3, [pc, #64]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cd0:	695b      	ldr	r3, [r3, #20]
 8008cd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cda:	d112      	bne.n	8008d02 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008cdc:	2303      	movs	r3, #3
 8008cde:	e011      	b.n	8008d04 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ce2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008cec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008cf0:	e007      	b.n	8008d02 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008cf2:	4b07      	ldr	r3, [pc, #28]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008cfa:	4a05      	ldr	r2, [pc, #20]	@ (8008d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cfc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008d00:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008d02:	2300      	movs	r3, #0
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3714      	adds	r7, #20
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0e:	4770      	bx	lr
 8008d10:	40007000 	.word	0x40007000
 8008d14:	20000024 	.word	0x20000024
 8008d18:	431bde83 	.word	0x431bde83

08008d1c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008d20:	4b05      	ldr	r3, [pc, #20]	@ (8008d38 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	4a04      	ldr	r2, [pc, #16]	@ (8008d38 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008d26:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008d2a:	6093      	str	r3, [r2, #8]
}
 8008d2c:	bf00      	nop
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d34:	4770      	bx	lr
 8008d36:	bf00      	nop
 8008d38:	40007000 	.word	0x40007000

08008d3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b088      	sub	sp, #32
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d101      	bne.n	8008d4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	e2fe      	b.n	800934c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f003 0301 	and.w	r3, r3, #1
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d075      	beq.n	8008e46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008d5a:	4b97      	ldr	r3, [pc, #604]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	f003 030c 	and.w	r3, r3, #12
 8008d62:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008d64:	4b94      	ldr	r3, [pc, #592]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008d66:	68db      	ldr	r3, [r3, #12]
 8008d68:	f003 0303 	and.w	r3, r3, #3
 8008d6c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008d6e:	69bb      	ldr	r3, [r7, #24]
 8008d70:	2b0c      	cmp	r3, #12
 8008d72:	d102      	bne.n	8008d7a <HAL_RCC_OscConfig+0x3e>
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	2b03      	cmp	r3, #3
 8008d78:	d002      	beq.n	8008d80 <HAL_RCC_OscConfig+0x44>
 8008d7a:	69bb      	ldr	r3, [r7, #24]
 8008d7c:	2b08      	cmp	r3, #8
 8008d7e:	d10b      	bne.n	8008d98 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d80:	4b8d      	ldr	r3, [pc, #564]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d05b      	beq.n	8008e44 <HAL_RCC_OscConfig+0x108>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d157      	bne.n	8008e44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008d94:	2301      	movs	r3, #1
 8008d96:	e2d9      	b.n	800934c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008da0:	d106      	bne.n	8008db0 <HAL_RCC_OscConfig+0x74>
 8008da2:	4b85      	ldr	r3, [pc, #532]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4a84      	ldr	r2, [pc, #528]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008dac:	6013      	str	r3, [r2, #0]
 8008dae:	e01d      	b.n	8008dec <HAL_RCC_OscConfig+0xb0>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008db8:	d10c      	bne.n	8008dd4 <HAL_RCC_OscConfig+0x98>
 8008dba:	4b7f      	ldr	r3, [pc, #508]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4a7e      	ldr	r2, [pc, #504]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008dc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008dc4:	6013      	str	r3, [r2, #0]
 8008dc6:	4b7c      	ldr	r3, [pc, #496]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4a7b      	ldr	r2, [pc, #492]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008dcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008dd0:	6013      	str	r3, [r2, #0]
 8008dd2:	e00b      	b.n	8008dec <HAL_RCC_OscConfig+0xb0>
 8008dd4:	4b78      	ldr	r3, [pc, #480]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a77      	ldr	r2, [pc, #476]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008dda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008dde:	6013      	str	r3, [r2, #0]
 8008de0:	4b75      	ldr	r3, [pc, #468]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	4a74      	ldr	r2, [pc, #464]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008de6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008dea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d013      	beq.n	8008e1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008df4:	f7fc fde4 	bl	80059c0 <HAL_GetTick>
 8008df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008dfa:	e008      	b.n	8008e0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008dfc:	f7fc fde0 	bl	80059c0 <HAL_GetTick>
 8008e00:	4602      	mov	r2, r0
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	1ad3      	subs	r3, r2, r3
 8008e06:	2b64      	cmp	r3, #100	@ 0x64
 8008e08:	d901      	bls.n	8008e0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008e0a:	2303      	movs	r3, #3
 8008e0c:	e29e      	b.n	800934c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e0e:	4b6a      	ldr	r3, [pc, #424]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d0f0      	beq.n	8008dfc <HAL_RCC_OscConfig+0xc0>
 8008e1a:	e014      	b.n	8008e46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e1c:	f7fc fdd0 	bl	80059c0 <HAL_GetTick>
 8008e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008e22:	e008      	b.n	8008e36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008e24:	f7fc fdcc 	bl	80059c0 <HAL_GetTick>
 8008e28:	4602      	mov	r2, r0
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	1ad3      	subs	r3, r2, r3
 8008e2e:	2b64      	cmp	r3, #100	@ 0x64
 8008e30:	d901      	bls.n	8008e36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008e32:	2303      	movs	r3, #3
 8008e34:	e28a      	b.n	800934c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008e36:	4b60      	ldr	r3, [pc, #384]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d1f0      	bne.n	8008e24 <HAL_RCC_OscConfig+0xe8>
 8008e42:	e000      	b.n	8008e46 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f003 0302 	and.w	r3, r3, #2
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d075      	beq.n	8008f3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008e52:	4b59      	ldr	r3, [pc, #356]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008e54:	689b      	ldr	r3, [r3, #8]
 8008e56:	f003 030c 	and.w	r3, r3, #12
 8008e5a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008e5c:	4b56      	ldr	r3, [pc, #344]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008e5e:	68db      	ldr	r3, [r3, #12]
 8008e60:	f003 0303 	and.w	r3, r3, #3
 8008e64:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008e66:	69bb      	ldr	r3, [r7, #24]
 8008e68:	2b0c      	cmp	r3, #12
 8008e6a:	d102      	bne.n	8008e72 <HAL_RCC_OscConfig+0x136>
 8008e6c:	697b      	ldr	r3, [r7, #20]
 8008e6e:	2b02      	cmp	r3, #2
 8008e70:	d002      	beq.n	8008e78 <HAL_RCC_OscConfig+0x13c>
 8008e72:	69bb      	ldr	r3, [r7, #24]
 8008e74:	2b04      	cmp	r3, #4
 8008e76:	d11f      	bne.n	8008eb8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008e78:	4b4f      	ldr	r3, [pc, #316]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d005      	beq.n	8008e90 <HAL_RCC_OscConfig+0x154>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	68db      	ldr	r3, [r3, #12]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d101      	bne.n	8008e90 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	e25d      	b.n	800934c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e90:	4b49      	ldr	r3, [pc, #292]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	691b      	ldr	r3, [r3, #16]
 8008e9c:	061b      	lsls	r3, r3, #24
 8008e9e:	4946      	ldr	r1, [pc, #280]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008ea0:	4313      	orrs	r3, r2
 8008ea2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008ea4:	4b45      	ldr	r3, [pc, #276]	@ (8008fbc <HAL_RCC_OscConfig+0x280>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	f7fa fef7 	bl	8003c9c <HAL_InitTick>
 8008eae:	4603      	mov	r3, r0
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d043      	beq.n	8008f3c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	e249      	b.n	800934c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	68db      	ldr	r3, [r3, #12]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d023      	beq.n	8008f08 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008ec0:	4b3d      	ldr	r3, [pc, #244]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4a3c      	ldr	r2, [pc, #240]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008ec6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008eca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ecc:	f7fc fd78 	bl	80059c0 <HAL_GetTick>
 8008ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008ed2:	e008      	b.n	8008ee6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ed4:	f7fc fd74 	bl	80059c0 <HAL_GetTick>
 8008ed8:	4602      	mov	r2, r0
 8008eda:	693b      	ldr	r3, [r7, #16]
 8008edc:	1ad3      	subs	r3, r2, r3
 8008ede:	2b02      	cmp	r3, #2
 8008ee0:	d901      	bls.n	8008ee6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	e232      	b.n	800934c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008ee6:	4b34      	ldr	r3, [pc, #208]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d0f0      	beq.n	8008ed4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ef2:	4b31      	ldr	r3, [pc, #196]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008ef4:	685b      	ldr	r3, [r3, #4]
 8008ef6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	691b      	ldr	r3, [r3, #16]
 8008efe:	061b      	lsls	r3, r3, #24
 8008f00:	492d      	ldr	r1, [pc, #180]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008f02:	4313      	orrs	r3, r2
 8008f04:	604b      	str	r3, [r1, #4]
 8008f06:	e01a      	b.n	8008f3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008f08:	4b2b      	ldr	r3, [pc, #172]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4a2a      	ldr	r2, [pc, #168]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008f0e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f14:	f7fc fd54 	bl	80059c0 <HAL_GetTick>
 8008f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008f1a:	e008      	b.n	8008f2e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008f1c:	f7fc fd50 	bl	80059c0 <HAL_GetTick>
 8008f20:	4602      	mov	r2, r0
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	1ad3      	subs	r3, r2, r3
 8008f26:	2b02      	cmp	r3, #2
 8008f28:	d901      	bls.n	8008f2e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008f2a:	2303      	movs	r3, #3
 8008f2c:	e20e      	b.n	800934c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008f2e:	4b22      	ldr	r3, [pc, #136]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1f0      	bne.n	8008f1c <HAL_RCC_OscConfig+0x1e0>
 8008f3a:	e000      	b.n	8008f3e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008f3c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f003 0308 	and.w	r3, r3, #8
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d041      	beq.n	8008fce <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	695b      	ldr	r3, [r3, #20]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d01c      	beq.n	8008f8c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008f52:	4b19      	ldr	r3, [pc, #100]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008f54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008f58:	4a17      	ldr	r2, [pc, #92]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008f5a:	f043 0301 	orr.w	r3, r3, #1
 8008f5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f62:	f7fc fd2d 	bl	80059c0 <HAL_GetTick>
 8008f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008f68:	e008      	b.n	8008f7c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008f6a:	f7fc fd29 	bl	80059c0 <HAL_GetTick>
 8008f6e:	4602      	mov	r2, r0
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	1ad3      	subs	r3, r2, r3
 8008f74:	2b02      	cmp	r3, #2
 8008f76:	d901      	bls.n	8008f7c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008f78:	2303      	movs	r3, #3
 8008f7a:	e1e7      	b.n	800934c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008f7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008f82:	f003 0302 	and.w	r3, r3, #2
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d0ef      	beq.n	8008f6a <HAL_RCC_OscConfig+0x22e>
 8008f8a:	e020      	b.n	8008fce <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008f8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008f92:	4a09      	ldr	r2, [pc, #36]	@ (8008fb8 <HAL_RCC_OscConfig+0x27c>)
 8008f94:	f023 0301 	bic.w	r3, r3, #1
 8008f98:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f9c:	f7fc fd10 	bl	80059c0 <HAL_GetTick>
 8008fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008fa2:	e00d      	b.n	8008fc0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008fa4:	f7fc fd0c 	bl	80059c0 <HAL_GetTick>
 8008fa8:	4602      	mov	r2, r0
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	1ad3      	subs	r3, r2, r3
 8008fae:	2b02      	cmp	r3, #2
 8008fb0:	d906      	bls.n	8008fc0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008fb2:	2303      	movs	r3, #3
 8008fb4:	e1ca      	b.n	800934c <HAL_RCC_OscConfig+0x610>
 8008fb6:	bf00      	nop
 8008fb8:	40021000 	.word	0x40021000
 8008fbc:	2000002c 	.word	0x2000002c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008fc0:	4b8c      	ldr	r3, [pc, #560]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8008fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008fc6:	f003 0302 	and.w	r3, r3, #2
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d1ea      	bne.n	8008fa4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f003 0304 	and.w	r3, r3, #4
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	f000 80a6 	beq.w	8009128 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008fe0:	4b84      	ldr	r3, [pc, #528]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8008fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d101      	bne.n	8008ff0 <HAL_RCC_OscConfig+0x2b4>
 8008fec:	2301      	movs	r3, #1
 8008fee:	e000      	b.n	8008ff2 <HAL_RCC_OscConfig+0x2b6>
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d00d      	beq.n	8009012 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008ff6:	4b7f      	ldr	r3, [pc, #508]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8008ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ffa:	4a7e      	ldr	r2, [pc, #504]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8008ffc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009000:	6593      	str	r3, [r2, #88]	@ 0x58
 8009002:	4b7c      	ldr	r3, [pc, #496]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8009004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800900a:	60fb      	str	r3, [r7, #12]
 800900c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800900e:	2301      	movs	r3, #1
 8009010:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009012:	4b79      	ldr	r3, [pc, #484]	@ (80091f8 <HAL_RCC_OscConfig+0x4bc>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800901a:	2b00      	cmp	r3, #0
 800901c:	d118      	bne.n	8009050 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800901e:	4b76      	ldr	r3, [pc, #472]	@ (80091f8 <HAL_RCC_OscConfig+0x4bc>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4a75      	ldr	r2, [pc, #468]	@ (80091f8 <HAL_RCC_OscConfig+0x4bc>)
 8009024:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009028:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800902a:	f7fc fcc9 	bl	80059c0 <HAL_GetTick>
 800902e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009030:	e008      	b.n	8009044 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009032:	f7fc fcc5 	bl	80059c0 <HAL_GetTick>
 8009036:	4602      	mov	r2, r0
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	1ad3      	subs	r3, r2, r3
 800903c:	2b02      	cmp	r3, #2
 800903e:	d901      	bls.n	8009044 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009040:	2303      	movs	r3, #3
 8009042:	e183      	b.n	800934c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009044:	4b6c      	ldr	r3, [pc, #432]	@ (80091f8 <HAL_RCC_OscConfig+0x4bc>)
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800904c:	2b00      	cmp	r3, #0
 800904e:	d0f0      	beq.n	8009032 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	689b      	ldr	r3, [r3, #8]
 8009054:	2b01      	cmp	r3, #1
 8009056:	d108      	bne.n	800906a <HAL_RCC_OscConfig+0x32e>
 8009058:	4b66      	ldr	r3, [pc, #408]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 800905a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800905e:	4a65      	ldr	r2, [pc, #404]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8009060:	f043 0301 	orr.w	r3, r3, #1
 8009064:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009068:	e024      	b.n	80090b4 <HAL_RCC_OscConfig+0x378>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	689b      	ldr	r3, [r3, #8]
 800906e:	2b05      	cmp	r3, #5
 8009070:	d110      	bne.n	8009094 <HAL_RCC_OscConfig+0x358>
 8009072:	4b60      	ldr	r3, [pc, #384]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8009074:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009078:	4a5e      	ldr	r2, [pc, #376]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 800907a:	f043 0304 	orr.w	r3, r3, #4
 800907e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009082:	4b5c      	ldr	r3, [pc, #368]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8009084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009088:	4a5a      	ldr	r2, [pc, #360]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 800908a:	f043 0301 	orr.w	r3, r3, #1
 800908e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009092:	e00f      	b.n	80090b4 <HAL_RCC_OscConfig+0x378>
 8009094:	4b57      	ldr	r3, [pc, #348]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8009096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800909a:	4a56      	ldr	r2, [pc, #344]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 800909c:	f023 0301 	bic.w	r3, r3, #1
 80090a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80090a4:	4b53      	ldr	r3, [pc, #332]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 80090a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090aa:	4a52      	ldr	r2, [pc, #328]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 80090ac:	f023 0304 	bic.w	r3, r3, #4
 80090b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	689b      	ldr	r3, [r3, #8]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d016      	beq.n	80090ea <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090bc:	f7fc fc80 	bl	80059c0 <HAL_GetTick>
 80090c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80090c2:	e00a      	b.n	80090da <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80090c4:	f7fc fc7c 	bl	80059c0 <HAL_GetTick>
 80090c8:	4602      	mov	r2, r0
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	1ad3      	subs	r3, r2, r3
 80090ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d901      	bls.n	80090da <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80090d6:	2303      	movs	r3, #3
 80090d8:	e138      	b.n	800934c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80090da:	4b46      	ldr	r3, [pc, #280]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 80090dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090e0:	f003 0302 	and.w	r3, r3, #2
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d0ed      	beq.n	80090c4 <HAL_RCC_OscConfig+0x388>
 80090e8:	e015      	b.n	8009116 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090ea:	f7fc fc69 	bl	80059c0 <HAL_GetTick>
 80090ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80090f0:	e00a      	b.n	8009108 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80090f2:	f7fc fc65 	bl	80059c0 <HAL_GetTick>
 80090f6:	4602      	mov	r2, r0
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	1ad3      	subs	r3, r2, r3
 80090fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009100:	4293      	cmp	r3, r2
 8009102:	d901      	bls.n	8009108 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009104:	2303      	movs	r3, #3
 8009106:	e121      	b.n	800934c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009108:	4b3a      	ldr	r3, [pc, #232]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 800910a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800910e:	f003 0302 	and.w	r3, r3, #2
 8009112:	2b00      	cmp	r3, #0
 8009114:	d1ed      	bne.n	80090f2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009116:	7ffb      	ldrb	r3, [r7, #31]
 8009118:	2b01      	cmp	r3, #1
 800911a:	d105      	bne.n	8009128 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800911c:	4b35      	ldr	r3, [pc, #212]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 800911e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009120:	4a34      	ldr	r2, [pc, #208]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8009122:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009126:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f003 0320 	and.w	r3, r3, #32
 8009130:	2b00      	cmp	r3, #0
 8009132:	d03c      	beq.n	80091ae <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	699b      	ldr	r3, [r3, #24]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d01c      	beq.n	8009176 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800913c:	4b2d      	ldr	r3, [pc, #180]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 800913e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009142:	4a2c      	ldr	r2, [pc, #176]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8009144:	f043 0301 	orr.w	r3, r3, #1
 8009148:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800914c:	f7fc fc38 	bl	80059c0 <HAL_GetTick>
 8009150:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009152:	e008      	b.n	8009166 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009154:	f7fc fc34 	bl	80059c0 <HAL_GetTick>
 8009158:	4602      	mov	r2, r0
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	1ad3      	subs	r3, r2, r3
 800915e:	2b02      	cmp	r3, #2
 8009160:	d901      	bls.n	8009166 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009162:	2303      	movs	r3, #3
 8009164:	e0f2      	b.n	800934c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009166:	4b23      	ldr	r3, [pc, #140]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8009168:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800916c:	f003 0302 	and.w	r3, r3, #2
 8009170:	2b00      	cmp	r3, #0
 8009172:	d0ef      	beq.n	8009154 <HAL_RCC_OscConfig+0x418>
 8009174:	e01b      	b.n	80091ae <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009176:	4b1f      	ldr	r3, [pc, #124]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 8009178:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800917c:	4a1d      	ldr	r2, [pc, #116]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 800917e:	f023 0301 	bic.w	r3, r3, #1
 8009182:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009186:	f7fc fc1b 	bl	80059c0 <HAL_GetTick>
 800918a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800918c:	e008      	b.n	80091a0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800918e:	f7fc fc17 	bl	80059c0 <HAL_GetTick>
 8009192:	4602      	mov	r2, r0
 8009194:	693b      	ldr	r3, [r7, #16]
 8009196:	1ad3      	subs	r3, r2, r3
 8009198:	2b02      	cmp	r3, #2
 800919a:	d901      	bls.n	80091a0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800919c:	2303      	movs	r3, #3
 800919e:	e0d5      	b.n	800934c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80091a0:	4b14      	ldr	r3, [pc, #80]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 80091a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80091a6:	f003 0302 	and.w	r3, r3, #2
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d1ef      	bne.n	800918e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	69db      	ldr	r3, [r3, #28]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	f000 80c9 	beq.w	800934a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80091b8:	4b0e      	ldr	r3, [pc, #56]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 80091ba:	689b      	ldr	r3, [r3, #8]
 80091bc:	f003 030c 	and.w	r3, r3, #12
 80091c0:	2b0c      	cmp	r3, #12
 80091c2:	f000 8083 	beq.w	80092cc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	69db      	ldr	r3, [r3, #28]
 80091ca:	2b02      	cmp	r3, #2
 80091cc:	d15e      	bne.n	800928c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80091ce:	4b09      	ldr	r3, [pc, #36]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	4a08      	ldr	r2, [pc, #32]	@ (80091f4 <HAL_RCC_OscConfig+0x4b8>)
 80091d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80091d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091da:	f7fc fbf1 	bl	80059c0 <HAL_GetTick>
 80091de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80091e0:	e00c      	b.n	80091fc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80091e2:	f7fc fbed 	bl	80059c0 <HAL_GetTick>
 80091e6:	4602      	mov	r2, r0
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	1ad3      	subs	r3, r2, r3
 80091ec:	2b02      	cmp	r3, #2
 80091ee:	d905      	bls.n	80091fc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80091f0:	2303      	movs	r3, #3
 80091f2:	e0ab      	b.n	800934c <HAL_RCC_OscConfig+0x610>
 80091f4:	40021000 	.word	0x40021000
 80091f8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80091fc:	4b55      	ldr	r3, [pc, #340]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009204:	2b00      	cmp	r3, #0
 8009206:	d1ec      	bne.n	80091e2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009208:	4b52      	ldr	r3, [pc, #328]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 800920a:	68da      	ldr	r2, [r3, #12]
 800920c:	4b52      	ldr	r3, [pc, #328]	@ (8009358 <HAL_RCC_OscConfig+0x61c>)
 800920e:	4013      	ands	r3, r2
 8009210:	687a      	ldr	r2, [r7, #4]
 8009212:	6a11      	ldr	r1, [r2, #32]
 8009214:	687a      	ldr	r2, [r7, #4]
 8009216:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009218:	3a01      	subs	r2, #1
 800921a:	0112      	lsls	r2, r2, #4
 800921c:	4311      	orrs	r1, r2
 800921e:	687a      	ldr	r2, [r7, #4]
 8009220:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009222:	0212      	lsls	r2, r2, #8
 8009224:	4311      	orrs	r1, r2
 8009226:	687a      	ldr	r2, [r7, #4]
 8009228:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800922a:	0852      	lsrs	r2, r2, #1
 800922c:	3a01      	subs	r2, #1
 800922e:	0552      	lsls	r2, r2, #21
 8009230:	4311      	orrs	r1, r2
 8009232:	687a      	ldr	r2, [r7, #4]
 8009234:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009236:	0852      	lsrs	r2, r2, #1
 8009238:	3a01      	subs	r2, #1
 800923a:	0652      	lsls	r2, r2, #25
 800923c:	4311      	orrs	r1, r2
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009242:	06d2      	lsls	r2, r2, #27
 8009244:	430a      	orrs	r2, r1
 8009246:	4943      	ldr	r1, [pc, #268]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 8009248:	4313      	orrs	r3, r2
 800924a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800924c:	4b41      	ldr	r3, [pc, #260]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4a40      	ldr	r2, [pc, #256]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 8009252:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009256:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009258:	4b3e      	ldr	r3, [pc, #248]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	4a3d      	ldr	r2, [pc, #244]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 800925e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009262:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009264:	f7fc fbac 	bl	80059c0 <HAL_GetTick>
 8009268:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800926a:	e008      	b.n	800927e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800926c:	f7fc fba8 	bl	80059c0 <HAL_GetTick>
 8009270:	4602      	mov	r2, r0
 8009272:	693b      	ldr	r3, [r7, #16]
 8009274:	1ad3      	subs	r3, r2, r3
 8009276:	2b02      	cmp	r3, #2
 8009278:	d901      	bls.n	800927e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800927a:	2303      	movs	r3, #3
 800927c:	e066      	b.n	800934c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800927e:	4b35      	ldr	r3, [pc, #212]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009286:	2b00      	cmp	r3, #0
 8009288:	d0f0      	beq.n	800926c <HAL_RCC_OscConfig+0x530>
 800928a:	e05e      	b.n	800934a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800928c:	4b31      	ldr	r3, [pc, #196]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4a30      	ldr	r2, [pc, #192]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 8009292:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009296:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009298:	f7fc fb92 	bl	80059c0 <HAL_GetTick>
 800929c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800929e:	e008      	b.n	80092b2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80092a0:	f7fc fb8e 	bl	80059c0 <HAL_GetTick>
 80092a4:	4602      	mov	r2, r0
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	1ad3      	subs	r3, r2, r3
 80092aa:	2b02      	cmp	r3, #2
 80092ac:	d901      	bls.n	80092b2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80092ae:	2303      	movs	r3, #3
 80092b0:	e04c      	b.n	800934c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80092b2:	4b28      	ldr	r3, [pc, #160]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d1f0      	bne.n	80092a0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80092be:	4b25      	ldr	r3, [pc, #148]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 80092c0:	68da      	ldr	r2, [r3, #12]
 80092c2:	4924      	ldr	r1, [pc, #144]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 80092c4:	4b25      	ldr	r3, [pc, #148]	@ (800935c <HAL_RCC_OscConfig+0x620>)
 80092c6:	4013      	ands	r3, r2
 80092c8:	60cb      	str	r3, [r1, #12]
 80092ca:	e03e      	b.n	800934a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	69db      	ldr	r3, [r3, #28]
 80092d0:	2b01      	cmp	r3, #1
 80092d2:	d101      	bne.n	80092d8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80092d4:	2301      	movs	r3, #1
 80092d6:	e039      	b.n	800934c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80092d8:	4b1e      	ldr	r3, [pc, #120]	@ (8009354 <HAL_RCC_OscConfig+0x618>)
 80092da:	68db      	ldr	r3, [r3, #12]
 80092dc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80092de:	697b      	ldr	r3, [r7, #20]
 80092e0:	f003 0203 	and.w	r2, r3, #3
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6a1b      	ldr	r3, [r3, #32]
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d12c      	bne.n	8009346 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092f6:	3b01      	subs	r3, #1
 80092f8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d123      	bne.n	8009346 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80092fe:	697b      	ldr	r3, [r7, #20]
 8009300:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009308:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800930a:	429a      	cmp	r2, r3
 800930c:	d11b      	bne.n	8009346 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009318:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800931a:	429a      	cmp	r2, r3
 800931c:	d113      	bne.n	8009346 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009328:	085b      	lsrs	r3, r3, #1
 800932a:	3b01      	subs	r3, #1
 800932c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800932e:	429a      	cmp	r2, r3
 8009330:	d109      	bne.n	8009346 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800933c:	085b      	lsrs	r3, r3, #1
 800933e:	3b01      	subs	r3, #1
 8009340:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009342:	429a      	cmp	r2, r3
 8009344:	d001      	beq.n	800934a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009346:	2301      	movs	r3, #1
 8009348:	e000      	b.n	800934c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800934a:	2300      	movs	r3, #0
}
 800934c:	4618      	mov	r0, r3
 800934e:	3720      	adds	r7, #32
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}
 8009354:	40021000 	.word	0x40021000
 8009358:	019f800c 	.word	0x019f800c
 800935c:	feeefffc 	.word	0xfeeefffc

08009360 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b086      	sub	sp, #24
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
 8009368:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800936a:	2300      	movs	r3, #0
 800936c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d101      	bne.n	8009378 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009374:	2301      	movs	r3, #1
 8009376:	e11e      	b.n	80095b6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009378:	4b91      	ldr	r3, [pc, #580]	@ (80095c0 <HAL_RCC_ClockConfig+0x260>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f003 030f 	and.w	r3, r3, #15
 8009380:	683a      	ldr	r2, [r7, #0]
 8009382:	429a      	cmp	r2, r3
 8009384:	d910      	bls.n	80093a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009386:	4b8e      	ldr	r3, [pc, #568]	@ (80095c0 <HAL_RCC_ClockConfig+0x260>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f023 020f 	bic.w	r2, r3, #15
 800938e:	498c      	ldr	r1, [pc, #560]	@ (80095c0 <HAL_RCC_ClockConfig+0x260>)
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	4313      	orrs	r3, r2
 8009394:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009396:	4b8a      	ldr	r3, [pc, #552]	@ (80095c0 <HAL_RCC_ClockConfig+0x260>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f003 030f 	and.w	r3, r3, #15
 800939e:	683a      	ldr	r2, [r7, #0]
 80093a0:	429a      	cmp	r2, r3
 80093a2:	d001      	beq.n	80093a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80093a4:	2301      	movs	r3, #1
 80093a6:	e106      	b.n	80095b6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f003 0301 	and.w	r3, r3, #1
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d073      	beq.n	800949c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	685b      	ldr	r3, [r3, #4]
 80093b8:	2b03      	cmp	r3, #3
 80093ba:	d129      	bne.n	8009410 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80093bc:	4b81      	ldr	r3, [pc, #516]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d101      	bne.n	80093cc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80093c8:	2301      	movs	r3, #1
 80093ca:	e0f4      	b.n	80095b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80093cc:	f000 f9ce 	bl	800976c <RCC_GetSysClockFreqFromPLLSource>
 80093d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	4a7c      	ldr	r2, [pc, #496]	@ (80095c8 <HAL_RCC_ClockConfig+0x268>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d93f      	bls.n	800945a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80093da:	4b7a      	ldr	r3, [pc, #488]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 80093dc:	689b      	ldr	r3, [r3, #8]
 80093de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d009      	beq.n	80093fa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d033      	beq.n	800945a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d12f      	bne.n	800945a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80093fa:	4b72      	ldr	r3, [pc, #456]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 80093fc:	689b      	ldr	r3, [r3, #8]
 80093fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009402:	4a70      	ldr	r2, [pc, #448]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 8009404:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009408:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800940a:	2380      	movs	r3, #128	@ 0x80
 800940c:	617b      	str	r3, [r7, #20]
 800940e:	e024      	b.n	800945a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	2b02      	cmp	r3, #2
 8009416:	d107      	bne.n	8009428 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009418:	4b6a      	ldr	r3, [pc, #424]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009420:	2b00      	cmp	r3, #0
 8009422:	d109      	bne.n	8009438 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009424:	2301      	movs	r3, #1
 8009426:	e0c6      	b.n	80095b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009428:	4b66      	ldr	r3, [pc, #408]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009430:	2b00      	cmp	r3, #0
 8009432:	d101      	bne.n	8009438 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009434:	2301      	movs	r3, #1
 8009436:	e0be      	b.n	80095b6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009438:	f000 f8ce 	bl	80095d8 <HAL_RCC_GetSysClockFreq>
 800943c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	4a61      	ldr	r2, [pc, #388]	@ (80095c8 <HAL_RCC_ClockConfig+0x268>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d909      	bls.n	800945a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009446:	4b5f      	ldr	r3, [pc, #380]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 8009448:	689b      	ldr	r3, [r3, #8]
 800944a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800944e:	4a5d      	ldr	r2, [pc, #372]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 8009450:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009454:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009456:	2380      	movs	r3, #128	@ 0x80
 8009458:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800945a:	4b5a      	ldr	r3, [pc, #360]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 800945c:	689b      	ldr	r3, [r3, #8]
 800945e:	f023 0203 	bic.w	r2, r3, #3
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	685b      	ldr	r3, [r3, #4]
 8009466:	4957      	ldr	r1, [pc, #348]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 8009468:	4313      	orrs	r3, r2
 800946a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800946c:	f7fc faa8 	bl	80059c0 <HAL_GetTick>
 8009470:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009472:	e00a      	b.n	800948a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009474:	f7fc faa4 	bl	80059c0 <HAL_GetTick>
 8009478:	4602      	mov	r2, r0
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	1ad3      	subs	r3, r2, r3
 800947e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009482:	4293      	cmp	r3, r2
 8009484:	d901      	bls.n	800948a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009486:	2303      	movs	r3, #3
 8009488:	e095      	b.n	80095b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800948a:	4b4e      	ldr	r3, [pc, #312]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 800948c:	689b      	ldr	r3, [r3, #8]
 800948e:	f003 020c 	and.w	r2, r3, #12
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	685b      	ldr	r3, [r3, #4]
 8009496:	009b      	lsls	r3, r3, #2
 8009498:	429a      	cmp	r2, r3
 800949a:	d1eb      	bne.n	8009474 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f003 0302 	and.w	r3, r3, #2
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d023      	beq.n	80094f0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f003 0304 	and.w	r3, r3, #4
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d005      	beq.n	80094c0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80094b4:	4b43      	ldr	r3, [pc, #268]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	4a42      	ldr	r2, [pc, #264]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 80094ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80094be:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f003 0308 	and.w	r3, r3, #8
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d007      	beq.n	80094dc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80094cc:	4b3d      	ldr	r3, [pc, #244]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 80094ce:	689b      	ldr	r3, [r3, #8]
 80094d0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80094d4:	4a3b      	ldr	r2, [pc, #236]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 80094d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80094da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80094dc:	4b39      	ldr	r3, [pc, #228]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 80094de:	689b      	ldr	r3, [r3, #8]
 80094e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	689b      	ldr	r3, [r3, #8]
 80094e8:	4936      	ldr	r1, [pc, #216]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 80094ea:	4313      	orrs	r3, r2
 80094ec:	608b      	str	r3, [r1, #8]
 80094ee:	e008      	b.n	8009502 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	2b80      	cmp	r3, #128	@ 0x80
 80094f4:	d105      	bne.n	8009502 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80094f6:	4b33      	ldr	r3, [pc, #204]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 80094f8:	689b      	ldr	r3, [r3, #8]
 80094fa:	4a32      	ldr	r2, [pc, #200]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 80094fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009500:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009502:	4b2f      	ldr	r3, [pc, #188]	@ (80095c0 <HAL_RCC_ClockConfig+0x260>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	f003 030f 	and.w	r3, r3, #15
 800950a:	683a      	ldr	r2, [r7, #0]
 800950c:	429a      	cmp	r2, r3
 800950e:	d21d      	bcs.n	800954c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009510:	4b2b      	ldr	r3, [pc, #172]	@ (80095c0 <HAL_RCC_ClockConfig+0x260>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f023 020f 	bic.w	r2, r3, #15
 8009518:	4929      	ldr	r1, [pc, #164]	@ (80095c0 <HAL_RCC_ClockConfig+0x260>)
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	4313      	orrs	r3, r2
 800951e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009520:	f7fc fa4e 	bl	80059c0 <HAL_GetTick>
 8009524:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009526:	e00a      	b.n	800953e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009528:	f7fc fa4a 	bl	80059c0 <HAL_GetTick>
 800952c:	4602      	mov	r2, r0
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	1ad3      	subs	r3, r2, r3
 8009532:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009536:	4293      	cmp	r3, r2
 8009538:	d901      	bls.n	800953e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800953a:	2303      	movs	r3, #3
 800953c:	e03b      	b.n	80095b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800953e:	4b20      	ldr	r3, [pc, #128]	@ (80095c0 <HAL_RCC_ClockConfig+0x260>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f003 030f 	and.w	r3, r3, #15
 8009546:	683a      	ldr	r2, [r7, #0]
 8009548:	429a      	cmp	r2, r3
 800954a:	d1ed      	bne.n	8009528 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f003 0304 	and.w	r3, r3, #4
 8009554:	2b00      	cmp	r3, #0
 8009556:	d008      	beq.n	800956a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009558:	4b1a      	ldr	r3, [pc, #104]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 800955a:	689b      	ldr	r3, [r3, #8]
 800955c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	4917      	ldr	r1, [pc, #92]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 8009566:	4313      	orrs	r3, r2
 8009568:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f003 0308 	and.w	r3, r3, #8
 8009572:	2b00      	cmp	r3, #0
 8009574:	d009      	beq.n	800958a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009576:	4b13      	ldr	r3, [pc, #76]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 8009578:	689b      	ldr	r3, [r3, #8]
 800957a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	691b      	ldr	r3, [r3, #16]
 8009582:	00db      	lsls	r3, r3, #3
 8009584:	490f      	ldr	r1, [pc, #60]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 8009586:	4313      	orrs	r3, r2
 8009588:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800958a:	f000 f825 	bl	80095d8 <HAL_RCC_GetSysClockFreq>
 800958e:	4602      	mov	r2, r0
 8009590:	4b0c      	ldr	r3, [pc, #48]	@ (80095c4 <HAL_RCC_ClockConfig+0x264>)
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	091b      	lsrs	r3, r3, #4
 8009596:	f003 030f 	and.w	r3, r3, #15
 800959a:	490c      	ldr	r1, [pc, #48]	@ (80095cc <HAL_RCC_ClockConfig+0x26c>)
 800959c:	5ccb      	ldrb	r3, [r1, r3]
 800959e:	f003 031f 	and.w	r3, r3, #31
 80095a2:	fa22 f303 	lsr.w	r3, r2, r3
 80095a6:	4a0a      	ldr	r2, [pc, #40]	@ (80095d0 <HAL_RCC_ClockConfig+0x270>)
 80095a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80095aa:	4b0a      	ldr	r3, [pc, #40]	@ (80095d4 <HAL_RCC_ClockConfig+0x274>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	4618      	mov	r0, r3
 80095b0:	f7fa fb74 	bl	8003c9c <HAL_InitTick>
 80095b4:	4603      	mov	r3, r0
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3718      	adds	r7, #24
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	40022000 	.word	0x40022000
 80095c4:	40021000 	.word	0x40021000
 80095c8:	04c4b400 	.word	0x04c4b400
 80095cc:	0801b730 	.word	0x0801b730
 80095d0:	20000024 	.word	0x20000024
 80095d4:	2000002c 	.word	0x2000002c

080095d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80095d8:	b480      	push	{r7}
 80095da:	b087      	sub	sp, #28
 80095dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80095de:	4b2c      	ldr	r3, [pc, #176]	@ (8009690 <HAL_RCC_GetSysClockFreq+0xb8>)
 80095e0:	689b      	ldr	r3, [r3, #8]
 80095e2:	f003 030c 	and.w	r3, r3, #12
 80095e6:	2b04      	cmp	r3, #4
 80095e8:	d102      	bne.n	80095f0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80095ea:	4b2a      	ldr	r3, [pc, #168]	@ (8009694 <HAL_RCC_GetSysClockFreq+0xbc>)
 80095ec:	613b      	str	r3, [r7, #16]
 80095ee:	e047      	b.n	8009680 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80095f0:	4b27      	ldr	r3, [pc, #156]	@ (8009690 <HAL_RCC_GetSysClockFreq+0xb8>)
 80095f2:	689b      	ldr	r3, [r3, #8]
 80095f4:	f003 030c 	and.w	r3, r3, #12
 80095f8:	2b08      	cmp	r3, #8
 80095fa:	d102      	bne.n	8009602 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80095fc:	4b25      	ldr	r3, [pc, #148]	@ (8009694 <HAL_RCC_GetSysClockFreq+0xbc>)
 80095fe:	613b      	str	r3, [r7, #16]
 8009600:	e03e      	b.n	8009680 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009602:	4b23      	ldr	r3, [pc, #140]	@ (8009690 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009604:	689b      	ldr	r3, [r3, #8]
 8009606:	f003 030c 	and.w	r3, r3, #12
 800960a:	2b0c      	cmp	r3, #12
 800960c:	d136      	bne.n	800967c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800960e:	4b20      	ldr	r3, [pc, #128]	@ (8009690 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009610:	68db      	ldr	r3, [r3, #12]
 8009612:	f003 0303 	and.w	r3, r3, #3
 8009616:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009618:	4b1d      	ldr	r3, [pc, #116]	@ (8009690 <HAL_RCC_GetSysClockFreq+0xb8>)
 800961a:	68db      	ldr	r3, [r3, #12]
 800961c:	091b      	lsrs	r3, r3, #4
 800961e:	f003 030f 	and.w	r3, r3, #15
 8009622:	3301      	adds	r3, #1
 8009624:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2b03      	cmp	r3, #3
 800962a:	d10c      	bne.n	8009646 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800962c:	4a19      	ldr	r2, [pc, #100]	@ (8009694 <HAL_RCC_GetSysClockFreq+0xbc>)
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	fbb2 f3f3 	udiv	r3, r2, r3
 8009634:	4a16      	ldr	r2, [pc, #88]	@ (8009690 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009636:	68d2      	ldr	r2, [r2, #12]
 8009638:	0a12      	lsrs	r2, r2, #8
 800963a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800963e:	fb02 f303 	mul.w	r3, r2, r3
 8009642:	617b      	str	r3, [r7, #20]
      break;
 8009644:	e00c      	b.n	8009660 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009646:	4a13      	ldr	r2, [pc, #76]	@ (8009694 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	fbb2 f3f3 	udiv	r3, r2, r3
 800964e:	4a10      	ldr	r2, [pc, #64]	@ (8009690 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009650:	68d2      	ldr	r2, [r2, #12]
 8009652:	0a12      	lsrs	r2, r2, #8
 8009654:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009658:	fb02 f303 	mul.w	r3, r2, r3
 800965c:	617b      	str	r3, [r7, #20]
      break;
 800965e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009660:	4b0b      	ldr	r3, [pc, #44]	@ (8009690 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009662:	68db      	ldr	r3, [r3, #12]
 8009664:	0e5b      	lsrs	r3, r3, #25
 8009666:	f003 0303 	and.w	r3, r3, #3
 800966a:	3301      	adds	r3, #1
 800966c:	005b      	lsls	r3, r3, #1
 800966e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009670:	697a      	ldr	r2, [r7, #20]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	fbb2 f3f3 	udiv	r3, r2, r3
 8009678:	613b      	str	r3, [r7, #16]
 800967a:	e001      	b.n	8009680 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800967c:	2300      	movs	r3, #0
 800967e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009680:	693b      	ldr	r3, [r7, #16]
}
 8009682:	4618      	mov	r0, r3
 8009684:	371c      	adds	r7, #28
 8009686:	46bd      	mov	sp, r7
 8009688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968c:	4770      	bx	lr
 800968e:	bf00      	nop
 8009690:	40021000 	.word	0x40021000
 8009694:	00f42400 	.word	0x00f42400

08009698 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009698:	b480      	push	{r7}
 800969a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800969c:	4b03      	ldr	r3, [pc, #12]	@ (80096ac <HAL_RCC_GetHCLKFreq+0x14>)
 800969e:	681b      	ldr	r3, [r3, #0]
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr
 80096aa:	bf00      	nop
 80096ac:	20000024 	.word	0x20000024

080096b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80096b4:	f7ff fff0 	bl	8009698 <HAL_RCC_GetHCLKFreq>
 80096b8:	4602      	mov	r2, r0
 80096ba:	4b06      	ldr	r3, [pc, #24]	@ (80096d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80096bc:	689b      	ldr	r3, [r3, #8]
 80096be:	0a1b      	lsrs	r3, r3, #8
 80096c0:	f003 0307 	and.w	r3, r3, #7
 80096c4:	4904      	ldr	r1, [pc, #16]	@ (80096d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80096c6:	5ccb      	ldrb	r3, [r1, r3]
 80096c8:	f003 031f 	and.w	r3, r3, #31
 80096cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	bd80      	pop	{r7, pc}
 80096d4:	40021000 	.word	0x40021000
 80096d8:	0801b740 	.word	0x0801b740

080096dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80096e0:	f7ff ffda 	bl	8009698 <HAL_RCC_GetHCLKFreq>
 80096e4:	4602      	mov	r2, r0
 80096e6:	4b06      	ldr	r3, [pc, #24]	@ (8009700 <HAL_RCC_GetPCLK2Freq+0x24>)
 80096e8:	689b      	ldr	r3, [r3, #8]
 80096ea:	0adb      	lsrs	r3, r3, #11
 80096ec:	f003 0307 	and.w	r3, r3, #7
 80096f0:	4904      	ldr	r1, [pc, #16]	@ (8009704 <HAL_RCC_GetPCLK2Freq+0x28>)
 80096f2:	5ccb      	ldrb	r3, [r1, r3]
 80096f4:	f003 031f 	and.w	r3, r3, #31
 80096f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	bd80      	pop	{r7, pc}
 8009700:	40021000 	.word	0x40021000
 8009704:	0801b740 	.word	0x0801b740

08009708 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009708:	b480      	push	{r7}
 800970a:	b083      	sub	sp, #12
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	220f      	movs	r2, #15
 8009716:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8009718:	4b12      	ldr	r3, [pc, #72]	@ (8009764 <HAL_RCC_GetClockConfig+0x5c>)
 800971a:	689b      	ldr	r3, [r3, #8]
 800971c:	f003 0203 	and.w	r2, r3, #3
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8009724:	4b0f      	ldr	r3, [pc, #60]	@ (8009764 <HAL_RCC_GetClockConfig+0x5c>)
 8009726:	689b      	ldr	r3, [r3, #8]
 8009728:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8009730:	4b0c      	ldr	r3, [pc, #48]	@ (8009764 <HAL_RCC_GetClockConfig+0x5c>)
 8009732:	689b      	ldr	r3, [r3, #8]
 8009734:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800973c:	4b09      	ldr	r3, [pc, #36]	@ (8009764 <HAL_RCC_GetClockConfig+0x5c>)
 800973e:	689b      	ldr	r3, [r3, #8]
 8009740:	08db      	lsrs	r3, r3, #3
 8009742:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800974a:	4b07      	ldr	r3, [pc, #28]	@ (8009768 <HAL_RCC_GetClockConfig+0x60>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f003 020f 	and.w	r2, r3, #15
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	601a      	str	r2, [r3, #0]
}
 8009756:	bf00      	nop
 8009758:	370c      	adds	r7, #12
 800975a:	46bd      	mov	sp, r7
 800975c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009760:	4770      	bx	lr
 8009762:	bf00      	nop
 8009764:	40021000 	.word	0x40021000
 8009768:	40022000 	.word	0x40022000

0800976c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800976c:	b480      	push	{r7}
 800976e:	b087      	sub	sp, #28
 8009770:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009772:	4b1e      	ldr	r3, [pc, #120]	@ (80097ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009774:	68db      	ldr	r3, [r3, #12]
 8009776:	f003 0303 	and.w	r3, r3, #3
 800977a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800977c:	4b1b      	ldr	r3, [pc, #108]	@ (80097ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800977e:	68db      	ldr	r3, [r3, #12]
 8009780:	091b      	lsrs	r3, r3, #4
 8009782:	f003 030f 	and.w	r3, r3, #15
 8009786:	3301      	adds	r3, #1
 8009788:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800978a:	693b      	ldr	r3, [r7, #16]
 800978c:	2b03      	cmp	r3, #3
 800978e:	d10c      	bne.n	80097aa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009790:	4a17      	ldr	r2, [pc, #92]	@ (80097f0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	fbb2 f3f3 	udiv	r3, r2, r3
 8009798:	4a14      	ldr	r2, [pc, #80]	@ (80097ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800979a:	68d2      	ldr	r2, [r2, #12]
 800979c:	0a12      	lsrs	r2, r2, #8
 800979e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80097a2:	fb02 f303 	mul.w	r3, r2, r3
 80097a6:	617b      	str	r3, [r7, #20]
    break;
 80097a8:	e00c      	b.n	80097c4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80097aa:	4a11      	ldr	r2, [pc, #68]	@ (80097f0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80097b2:	4a0e      	ldr	r2, [pc, #56]	@ (80097ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097b4:	68d2      	ldr	r2, [r2, #12]
 80097b6:	0a12      	lsrs	r2, r2, #8
 80097b8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80097bc:	fb02 f303 	mul.w	r3, r2, r3
 80097c0:	617b      	str	r3, [r7, #20]
    break;
 80097c2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80097c4:	4b09      	ldr	r3, [pc, #36]	@ (80097ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097c6:	68db      	ldr	r3, [r3, #12]
 80097c8:	0e5b      	lsrs	r3, r3, #25
 80097ca:	f003 0303 	and.w	r3, r3, #3
 80097ce:	3301      	adds	r3, #1
 80097d0:	005b      	lsls	r3, r3, #1
 80097d2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80097d4:	697a      	ldr	r2, [r7, #20]
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80097dc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80097de:	687b      	ldr	r3, [r7, #4]
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	371c      	adds	r7, #28
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr
 80097ec:	40021000 	.word	0x40021000
 80097f0:	00f42400 	.word	0x00f42400

080097f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b086      	sub	sp, #24
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80097fc:	2300      	movs	r3, #0
 80097fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009800:	2300      	movs	r3, #0
 8009802:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800980c:	2b00      	cmp	r3, #0
 800980e:	f000 8098 	beq.w	8009942 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009812:	2300      	movs	r3, #0
 8009814:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009816:	4b43      	ldr	r3, [pc, #268]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800981a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800981e:	2b00      	cmp	r3, #0
 8009820:	d10d      	bne.n	800983e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009822:	4b40      	ldr	r3, [pc, #256]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009826:	4a3f      	ldr	r2, [pc, #252]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009828:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800982c:	6593      	str	r3, [r2, #88]	@ 0x58
 800982e:	4b3d      	ldr	r3, [pc, #244]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009836:	60bb      	str	r3, [r7, #8]
 8009838:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800983a:	2301      	movs	r3, #1
 800983c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800983e:	4b3a      	ldr	r3, [pc, #232]	@ (8009928 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a39      	ldr	r2, [pc, #228]	@ (8009928 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009844:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009848:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800984a:	f7fc f8b9 	bl	80059c0 <HAL_GetTick>
 800984e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009850:	e009      	b.n	8009866 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009852:	f7fc f8b5 	bl	80059c0 <HAL_GetTick>
 8009856:	4602      	mov	r2, r0
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	1ad3      	subs	r3, r2, r3
 800985c:	2b02      	cmp	r3, #2
 800985e:	d902      	bls.n	8009866 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009860:	2303      	movs	r3, #3
 8009862:	74fb      	strb	r3, [r7, #19]
        break;
 8009864:	e005      	b.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009866:	4b30      	ldr	r3, [pc, #192]	@ (8009928 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800986e:	2b00      	cmp	r3, #0
 8009870:	d0ef      	beq.n	8009852 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009872:	7cfb      	ldrb	r3, [r7, #19]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d159      	bne.n	800992c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009878:	4b2a      	ldr	r3, [pc, #168]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800987a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800987e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009882:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009884:	697b      	ldr	r3, [r7, #20]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d01e      	beq.n	80098c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800988e:	697a      	ldr	r2, [r7, #20]
 8009890:	429a      	cmp	r2, r3
 8009892:	d019      	beq.n	80098c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009894:	4b23      	ldr	r3, [pc, #140]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800989a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800989e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80098a0:	4b20      	ldr	r3, [pc, #128]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098a6:	4a1f      	ldr	r2, [pc, #124]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80098ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80098b0:	4b1c      	ldr	r3, [pc, #112]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098b6:	4a1b      	ldr	r2, [pc, #108]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80098bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80098c0:	4a18      	ldr	r2, [pc, #96]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	f003 0301 	and.w	r3, r3, #1
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d016      	beq.n	8009900 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098d2:	f7fc f875 	bl	80059c0 <HAL_GetTick>
 80098d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80098d8:	e00b      	b.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098da:	f7fc f871 	bl	80059c0 <HAL_GetTick>
 80098de:	4602      	mov	r2, r0
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	1ad3      	subs	r3, r2, r3
 80098e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d902      	bls.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80098ec:	2303      	movs	r3, #3
 80098ee:	74fb      	strb	r3, [r7, #19]
            break;
 80098f0:	e006      	b.n	8009900 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80098f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098f8:	f003 0302 	and.w	r3, r3, #2
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d0ec      	beq.n	80098da <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009900:	7cfb      	ldrb	r3, [r7, #19]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d10b      	bne.n	800991e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009906:	4b07      	ldr	r3, [pc, #28]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800990c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009914:	4903      	ldr	r1, [pc, #12]	@ (8009924 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009916:	4313      	orrs	r3, r2
 8009918:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800991c:	e008      	b.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800991e:	7cfb      	ldrb	r3, [r7, #19]
 8009920:	74bb      	strb	r3, [r7, #18]
 8009922:	e005      	b.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009924:	40021000 	.word	0x40021000
 8009928:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800992c:	7cfb      	ldrb	r3, [r7, #19]
 800992e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009930:	7c7b      	ldrb	r3, [r7, #17]
 8009932:	2b01      	cmp	r3, #1
 8009934:	d105      	bne.n	8009942 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009936:	4ba6      	ldr	r3, [pc, #664]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800993a:	4aa5      	ldr	r2, [pc, #660]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800993c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009940:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f003 0301 	and.w	r3, r3, #1
 800994a:	2b00      	cmp	r3, #0
 800994c:	d00a      	beq.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800994e:	4ba0      	ldr	r3, [pc, #640]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009954:	f023 0203 	bic.w	r2, r3, #3
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	685b      	ldr	r3, [r3, #4]
 800995c:	499c      	ldr	r1, [pc, #624]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800995e:	4313      	orrs	r3, r2
 8009960:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f003 0302 	and.w	r3, r3, #2
 800996c:	2b00      	cmp	r3, #0
 800996e:	d00a      	beq.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009970:	4b97      	ldr	r3, [pc, #604]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009976:	f023 020c 	bic.w	r2, r3, #12
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	689b      	ldr	r3, [r3, #8]
 800997e:	4994      	ldr	r1, [pc, #592]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009980:	4313      	orrs	r3, r2
 8009982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f003 0304 	and.w	r3, r3, #4
 800998e:	2b00      	cmp	r3, #0
 8009990:	d00a      	beq.n	80099a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009992:	4b8f      	ldr	r3, [pc, #572]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009998:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	68db      	ldr	r3, [r3, #12]
 80099a0:	498b      	ldr	r1, [pc, #556]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80099a2:	4313      	orrs	r3, r2
 80099a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f003 0308 	and.w	r3, r3, #8
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d00a      	beq.n	80099ca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80099b4:	4b86      	ldr	r3, [pc, #536]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80099b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	691b      	ldr	r3, [r3, #16]
 80099c2:	4983      	ldr	r1, [pc, #524]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80099c4:	4313      	orrs	r3, r2
 80099c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f003 0320 	and.w	r3, r3, #32
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d00a      	beq.n	80099ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80099d6:	4b7e      	ldr	r3, [pc, #504]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80099d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099dc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	695b      	ldr	r3, [r3, #20]
 80099e4:	497a      	ldr	r1, [pc, #488]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80099e6:	4313      	orrs	r3, r2
 80099e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d00a      	beq.n	8009a0e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80099f8:	4b75      	ldr	r3, [pc, #468]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80099fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099fe:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	699b      	ldr	r3, [r3, #24]
 8009a06:	4972      	ldr	r1, [pc, #456]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a08:	4313      	orrs	r3, r2
 8009a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d00a      	beq.n	8009a30 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009a1a:	4b6d      	ldr	r3, [pc, #436]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a20:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	69db      	ldr	r3, [r3, #28]
 8009a28:	4969      	ldr	r1, [pc, #420]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a2a:	4313      	orrs	r3, r2
 8009a2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d00a      	beq.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009a3c:	4b64      	ldr	r3, [pc, #400]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a42:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6a1b      	ldr	r3, [r3, #32]
 8009a4a:	4961      	ldr	r1, [pc, #388]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d00a      	beq.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009a5e:	4b5c      	ldr	r3, [pc, #368]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a64:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a6c:	4958      	ldr	r1, [pc, #352]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a6e:	4313      	orrs	r3, r2
 8009a70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d015      	beq.n	8009aac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009a80:	4b53      	ldr	r3, [pc, #332]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a8e:	4950      	ldr	r1, [pc, #320]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009a90:	4313      	orrs	r3, r2
 8009a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a9e:	d105      	bne.n	8009aac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009aa0:	4b4b      	ldr	r3, [pc, #300]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009aa2:	68db      	ldr	r3, [r3, #12]
 8009aa4:	4a4a      	ldr	r2, [pc, #296]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009aa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009aaa:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d015      	beq.n	8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009ab8:	4b45      	ldr	r3, [pc, #276]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009abe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ac6:	4942      	ldr	r1, [pc, #264]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ac8:	4313      	orrs	r3, r2
 8009aca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ad2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009ad6:	d105      	bne.n	8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009ad8:	4b3d      	ldr	r3, [pc, #244]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ada:	68db      	ldr	r3, [r3, #12]
 8009adc:	4a3c      	ldr	r2, [pc, #240]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ade:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009ae2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d015      	beq.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009af0:	4b37      	ldr	r3, [pc, #220]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009af6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009afe:	4934      	ldr	r1, [pc, #208]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b00:	4313      	orrs	r3, r2
 8009b02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009b0e:	d105      	bne.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b10:	4b2f      	ldr	r3, [pc, #188]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b12:	68db      	ldr	r3, [r3, #12]
 8009b14:	4a2e      	ldr	r2, [pc, #184]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009b1a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d015      	beq.n	8009b54 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009b28:	4b29      	ldr	r3, [pc, #164]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b36:	4926      	ldr	r1, [pc, #152]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b46:	d105      	bne.n	8009b54 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b48:	4b21      	ldr	r3, [pc, #132]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b4a:	68db      	ldr	r3, [r3, #12]
 8009b4c:	4a20      	ldr	r2, [pc, #128]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009b52:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d015      	beq.n	8009b8c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009b60:	4b1b      	ldr	r3, [pc, #108]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b6e:	4918      	ldr	r1, [pc, #96]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b70:	4313      	orrs	r3, r2
 8009b72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b7e:	d105      	bne.n	8009b8c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b80:	4b13      	ldr	r3, [pc, #76]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b82:	68db      	ldr	r3, [r3, #12]
 8009b84:	4a12      	ldr	r2, [pc, #72]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009b8a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d015      	beq.n	8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009b98:	4b0d      	ldr	r3, [pc, #52]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b9e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ba6:	490a      	ldr	r1, [pc, #40]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009ba8:	4313      	orrs	r3, r2
 8009baa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009bb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009bb6:	d105      	bne.n	8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009bb8:	4b05      	ldr	r3, [pc, #20]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009bba:	68db      	ldr	r3, [r3, #12]
 8009bbc:	4a04      	ldr	r2, [pc, #16]	@ (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009bbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009bc2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009bc4:	7cbb      	ldrb	r3, [r7, #18]
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3718      	adds	r7, #24
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}
 8009bce:	bf00      	nop
 8009bd0:	40021000 	.word	0x40021000

08009bd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b084      	sub	sp, #16
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d101      	bne.n	8009be6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009be2:	2301      	movs	r3, #1
 8009be4:	e09d      	b.n	8009d22 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d108      	bne.n	8009c00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009bf6:	d009      	beq.n	8009c0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	61da      	str	r2, [r3, #28]
 8009bfe:	e005      	b.n	8009c0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2200      	movs	r2, #0
 8009c04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2200      	movs	r2, #0
 8009c10:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d106      	bne.n	8009c2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2200      	movs	r2, #0
 8009c22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f7f9 fa30 	bl	800308c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2202      	movs	r2, #2
 8009c30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	681a      	ldr	r2, [r3, #0]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c42:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	68db      	ldr	r3, [r3, #12]
 8009c48:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009c4c:	d902      	bls.n	8009c54 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	60fb      	str	r3, [r7, #12]
 8009c52:	e002      	b.n	8009c5a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009c54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009c58:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	68db      	ldr	r3, [r3, #12]
 8009c5e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009c62:	d007      	beq.n	8009c74 <HAL_SPI_Init+0xa0>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	68db      	ldr	r3, [r3, #12]
 8009c68:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009c6c:	d002      	beq.n	8009c74 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2200      	movs	r2, #0
 8009c72:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	685b      	ldr	r3, [r3, #4]
 8009c78:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	689b      	ldr	r3, [r3, #8]
 8009c80:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009c84:	431a      	orrs	r2, r3
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	691b      	ldr	r3, [r3, #16]
 8009c8a:	f003 0302 	and.w	r3, r3, #2
 8009c8e:	431a      	orrs	r2, r3
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	695b      	ldr	r3, [r3, #20]
 8009c94:	f003 0301 	and.w	r3, r3, #1
 8009c98:	431a      	orrs	r2, r3
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	699b      	ldr	r3, [r3, #24]
 8009c9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009ca2:	431a      	orrs	r2, r3
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	69db      	ldr	r3, [r3, #28]
 8009ca8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009cac:	431a      	orrs	r2, r3
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6a1b      	ldr	r3, [r3, #32]
 8009cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cb6:	ea42 0103 	orr.w	r1, r2, r3
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cbe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	430a      	orrs	r2, r1
 8009cc8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	699b      	ldr	r3, [r3, #24]
 8009cce:	0c1b      	lsrs	r3, r3, #16
 8009cd0:	f003 0204 	and.w	r2, r3, #4
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cd8:	f003 0310 	and.w	r3, r3, #16
 8009cdc:	431a      	orrs	r2, r3
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ce2:	f003 0308 	and.w	r3, r3, #8
 8009ce6:	431a      	orrs	r2, r3
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	68db      	ldr	r3, [r3, #12]
 8009cec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009cf0:	ea42 0103 	orr.w	r1, r2, r3
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	430a      	orrs	r2, r1
 8009d00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	69da      	ldr	r2, [r3, #28]
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009d10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2200      	movs	r2, #0
 8009d16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009d20:	2300      	movs	r3, #0
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3710      	adds	r7, #16
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}

08009d2a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009d2a:	b580      	push	{r7, lr}
 8009d2c:	b08a      	sub	sp, #40	@ 0x28
 8009d2e:	af00      	add	r7, sp, #0
 8009d30:	60f8      	str	r0, [r7, #12]
 8009d32:	60b9      	str	r1, [r7, #8]
 8009d34:	607a      	str	r2, [r7, #4]
 8009d36:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009d38:	2301      	movs	r3, #1
 8009d3a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009d3c:	f7fb fe40 	bl	80059c0 <HAL_GetTick>
 8009d40:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009d48:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	685b      	ldr	r3, [r3, #4]
 8009d4e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009d50:	887b      	ldrh	r3, [r7, #2]
 8009d52:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8009d54:	887b      	ldrh	r3, [r7, #2]
 8009d56:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009d58:	7ffb      	ldrb	r3, [r7, #31]
 8009d5a:	2b01      	cmp	r3, #1
 8009d5c:	d00c      	beq.n	8009d78 <HAL_SPI_TransmitReceive+0x4e>
 8009d5e:	69bb      	ldr	r3, [r7, #24]
 8009d60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009d64:	d106      	bne.n	8009d74 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	689b      	ldr	r3, [r3, #8]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d102      	bne.n	8009d74 <HAL_SPI_TransmitReceive+0x4a>
 8009d6e:	7ffb      	ldrb	r3, [r7, #31]
 8009d70:	2b04      	cmp	r3, #4
 8009d72:	d001      	beq.n	8009d78 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009d74:	2302      	movs	r3, #2
 8009d76:	e1f3      	b.n	800a160 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d005      	beq.n	8009d8a <HAL_SPI_TransmitReceive+0x60>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d002      	beq.n	8009d8a <HAL_SPI_TransmitReceive+0x60>
 8009d84:	887b      	ldrh	r3, [r7, #2]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d101      	bne.n	8009d8e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	e1e8      	b.n	800a160 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009d94:	2b01      	cmp	r3, #1
 8009d96:	d101      	bne.n	8009d9c <HAL_SPI_TransmitReceive+0x72>
 8009d98:	2302      	movs	r3, #2
 8009d9a:	e1e1      	b.n	800a160 <HAL_SPI_TransmitReceive+0x436>
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	2201      	movs	r2, #1
 8009da0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009daa:	b2db      	uxtb	r3, r3
 8009dac:	2b04      	cmp	r3, #4
 8009dae:	d003      	beq.n	8009db8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	2205      	movs	r2, #5
 8009db4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	687a      	ldr	r2, [r7, #4]
 8009dc2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	887a      	ldrh	r2, [r7, #2]
 8009dc8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	887a      	ldrh	r2, [r7, #2]
 8009dd0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	68ba      	ldr	r2, [r7, #8]
 8009dd8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	887a      	ldrh	r2, [r7, #2]
 8009dde:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	887a      	ldrh	r2, [r7, #2]
 8009de4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2200      	movs	r2, #0
 8009dea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	2200      	movs	r2, #0
 8009df0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	68db      	ldr	r3, [r3, #12]
 8009df6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009dfa:	d802      	bhi.n	8009e02 <HAL_SPI_TransmitReceive+0xd8>
 8009dfc:	8abb      	ldrh	r3, [r7, #20]
 8009dfe:	2b01      	cmp	r3, #1
 8009e00:	d908      	bls.n	8009e14 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	685a      	ldr	r2, [r3, #4]
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009e10:	605a      	str	r2, [r3, #4]
 8009e12:	e007      	b.n	8009e24 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	685a      	ldr	r2, [r3, #4]
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009e22:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e2e:	2b40      	cmp	r3, #64	@ 0x40
 8009e30:	d007      	beq.n	8009e42 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	681a      	ldr	r2, [r3, #0]
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	68db      	ldr	r3, [r3, #12]
 8009e46:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009e4a:	f240 8083 	bls.w	8009f54 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	685b      	ldr	r3, [r3, #4]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d002      	beq.n	8009e5c <HAL_SPI_TransmitReceive+0x132>
 8009e56:	8afb      	ldrh	r3, [r7, #22]
 8009e58:	2b01      	cmp	r3, #1
 8009e5a:	d16f      	bne.n	8009f3c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e60:	881a      	ldrh	r2, [r3, #0]
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e6c:	1c9a      	adds	r2, r3, #2
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e76:	b29b      	uxth	r3, r3
 8009e78:	3b01      	subs	r3, #1
 8009e7a:	b29a      	uxth	r2, r3
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e80:	e05c      	b.n	8009f3c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	689b      	ldr	r3, [r3, #8]
 8009e88:	f003 0302 	and.w	r3, r3, #2
 8009e8c:	2b02      	cmp	r3, #2
 8009e8e:	d11b      	bne.n	8009ec8 <HAL_SPI_TransmitReceive+0x19e>
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d016      	beq.n	8009ec8 <HAL_SPI_TransmitReceive+0x19e>
 8009e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9c:	2b01      	cmp	r3, #1
 8009e9e:	d113      	bne.n	8009ec8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ea4:	881a      	ldrh	r2, [r3, #0]
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eb0:	1c9a      	adds	r2, r3, #2
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009eba:	b29b      	uxth	r3, r3
 8009ebc:	3b01      	subs	r3, #1
 8009ebe:	b29a      	uxth	r2, r3
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	689b      	ldr	r3, [r3, #8]
 8009ece:	f003 0301 	and.w	r3, r3, #1
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d11c      	bne.n	8009f10 <HAL_SPI_TransmitReceive+0x1e6>
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009edc:	b29b      	uxth	r3, r3
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d016      	beq.n	8009f10 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	68da      	ldr	r2, [r3, #12]
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eec:	b292      	uxth	r2, r2
 8009eee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ef4:	1c9a      	adds	r2, r3, #2
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009f00:	b29b      	uxth	r3, r3
 8009f02:	3b01      	subs	r3, #1
 8009f04:	b29a      	uxth	r2, r3
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009f10:	f7fb fd56 	bl	80059c0 <HAL_GetTick>
 8009f14:	4602      	mov	r2, r0
 8009f16:	6a3b      	ldr	r3, [r7, #32]
 8009f18:	1ad3      	subs	r3, r2, r3
 8009f1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f1c:	429a      	cmp	r2, r3
 8009f1e:	d80d      	bhi.n	8009f3c <HAL_SPI_TransmitReceive+0x212>
 8009f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f26:	d009      	beq.n	8009f3c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	2200      	movs	r2, #0
 8009f34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009f38:	2303      	movs	r3, #3
 8009f3a:	e111      	b.n	800a160 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f40:	b29b      	uxth	r3, r3
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d19d      	bne.n	8009e82 <HAL_SPI_TransmitReceive+0x158>
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009f4c:	b29b      	uxth	r3, r3
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d197      	bne.n	8009e82 <HAL_SPI_TransmitReceive+0x158>
 8009f52:	e0e5      	b.n	800a120 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	685b      	ldr	r3, [r3, #4]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d003      	beq.n	8009f64 <HAL_SPI_TransmitReceive+0x23a>
 8009f5c:	8afb      	ldrh	r3, [r7, #22]
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	f040 80d1 	bne.w	800a106 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f68:	b29b      	uxth	r3, r3
 8009f6a:	2b01      	cmp	r3, #1
 8009f6c:	d912      	bls.n	8009f94 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f72:	881a      	ldrh	r2, [r3, #0]
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f7e:	1c9a      	adds	r2, r3, #2
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	3b02      	subs	r3, #2
 8009f8c:	b29a      	uxth	r2, r3
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009f92:	e0b8      	b.n	800a106 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	330c      	adds	r3, #12
 8009f9e:	7812      	ldrb	r2, [r2, #0]
 8009fa0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fa6:	1c5a      	adds	r2, r3, #1
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fb0:	b29b      	uxth	r3, r3
 8009fb2:	3b01      	subs	r3, #1
 8009fb4:	b29a      	uxth	r2, r3
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009fba:	e0a4      	b.n	800a106 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	689b      	ldr	r3, [r3, #8]
 8009fc2:	f003 0302 	and.w	r3, r3, #2
 8009fc6:	2b02      	cmp	r3, #2
 8009fc8:	d134      	bne.n	800a034 <HAL_SPI_TransmitReceive+0x30a>
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fce:	b29b      	uxth	r3, r3
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d02f      	beq.n	800a034 <HAL_SPI_TransmitReceive+0x30a>
 8009fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d12c      	bne.n	800a034 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fde:	b29b      	uxth	r3, r3
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d912      	bls.n	800a00a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fe8:	881a      	ldrh	r2, [r3, #0]
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ff4:	1c9a      	adds	r2, r3, #2
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ffe:	b29b      	uxth	r3, r3
 800a000:	3b02      	subs	r3, #2
 800a002:	b29a      	uxth	r2, r3
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a008:	e012      	b.n	800a030 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	330c      	adds	r3, #12
 800a014:	7812      	ldrb	r2, [r2, #0]
 800a016:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a01c:	1c5a      	adds	r2, r3, #1
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a026:	b29b      	uxth	r3, r3
 800a028:	3b01      	subs	r3, #1
 800a02a:	b29a      	uxth	r2, r3
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a030:	2300      	movs	r3, #0
 800a032:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	f003 0301 	and.w	r3, r3, #1
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d148      	bne.n	800a0d4 <HAL_SPI_TransmitReceive+0x3aa>
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a048:	b29b      	uxth	r3, r3
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d042      	beq.n	800a0d4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a054:	b29b      	uxth	r3, r3
 800a056:	2b01      	cmp	r3, #1
 800a058:	d923      	bls.n	800a0a2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	68da      	ldr	r2, [r3, #12]
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a064:	b292      	uxth	r2, r2
 800a066:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a06c:	1c9a      	adds	r2, r3, #2
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a078:	b29b      	uxth	r3, r3
 800a07a:	3b02      	subs	r3, #2
 800a07c:	b29a      	uxth	r2, r3
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a08a:	b29b      	uxth	r3, r3
 800a08c:	2b01      	cmp	r3, #1
 800a08e:	d81f      	bhi.n	800a0d0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	685a      	ldr	r2, [r3, #4]
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a09e:	605a      	str	r2, [r3, #4]
 800a0a0:	e016      	b.n	800a0d0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f103 020c 	add.w	r2, r3, #12
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0ae:	7812      	ldrb	r2, [r2, #0]
 800a0b0:	b2d2      	uxtb	r2, r2
 800a0b2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0b8:	1c5a      	adds	r2, r3, #1
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a0c4:	b29b      	uxth	r3, r3
 800a0c6:	3b01      	subs	r3, #1
 800a0c8:	b29a      	uxth	r2, r3
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a0d4:	f7fb fc74 	bl	80059c0 <HAL_GetTick>
 800a0d8:	4602      	mov	r2, r0
 800a0da:	6a3b      	ldr	r3, [r7, #32]
 800a0dc:	1ad3      	subs	r3, r2, r3
 800a0de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d803      	bhi.n	800a0ec <HAL_SPI_TransmitReceive+0x3c2>
 800a0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0ea:	d102      	bne.n	800a0f2 <HAL_SPI_TransmitReceive+0x3c8>
 800a0ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d109      	bne.n	800a106 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2201      	movs	r2, #1
 800a0f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a102:	2303      	movs	r3, #3
 800a104:	e02c      	b.n	800a160 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a10a:	b29b      	uxth	r3, r3
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	f47f af55 	bne.w	8009fbc <HAL_SPI_TransmitReceive+0x292>
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a118:	b29b      	uxth	r3, r3
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	f47f af4e 	bne.w	8009fbc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a120:	6a3a      	ldr	r2, [r7, #32]
 800a122:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a124:	68f8      	ldr	r0, [r7, #12]
 800a126:	f000 f93d 	bl	800a3a4 <SPI_EndRxTxTransaction>
 800a12a:	4603      	mov	r3, r0
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d008      	beq.n	800a142 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	2220      	movs	r2, #32
 800a134:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	2200      	movs	r2, #0
 800a13a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a13e:	2301      	movs	r3, #1
 800a140:	e00e      	b.n	800a160 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	2201      	movs	r2, #1
 800a146:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	2200      	movs	r2, #0
 800a14e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a156:	2b00      	cmp	r3, #0
 800a158:	d001      	beq.n	800a15e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800a15a:	2301      	movs	r3, #1
 800a15c:	e000      	b.n	800a160 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800a15e:	2300      	movs	r3, #0
  }
}
 800a160:	4618      	mov	r0, r3
 800a162:	3728      	adds	r7, #40	@ 0x28
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b088      	sub	sp, #32
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	60f8      	str	r0, [r7, #12]
 800a170:	60b9      	str	r1, [r7, #8]
 800a172:	603b      	str	r3, [r7, #0]
 800a174:	4613      	mov	r3, r2
 800a176:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a178:	f7fb fc22 	bl	80059c0 <HAL_GetTick>
 800a17c:	4602      	mov	r2, r0
 800a17e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a180:	1a9b      	subs	r3, r3, r2
 800a182:	683a      	ldr	r2, [r7, #0]
 800a184:	4413      	add	r3, r2
 800a186:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a188:	f7fb fc1a 	bl	80059c0 <HAL_GetTick>
 800a18c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a18e:	4b39      	ldr	r3, [pc, #228]	@ (800a274 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	015b      	lsls	r3, r3, #5
 800a194:	0d1b      	lsrs	r3, r3, #20
 800a196:	69fa      	ldr	r2, [r7, #28]
 800a198:	fb02 f303 	mul.w	r3, r2, r3
 800a19c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a19e:	e054      	b.n	800a24a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a6:	d050      	beq.n	800a24a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a1a8:	f7fb fc0a 	bl	80059c0 <HAL_GetTick>
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	69bb      	ldr	r3, [r7, #24]
 800a1b0:	1ad3      	subs	r3, r2, r3
 800a1b2:	69fa      	ldr	r2, [r7, #28]
 800a1b4:	429a      	cmp	r2, r3
 800a1b6:	d902      	bls.n	800a1be <SPI_WaitFlagStateUntilTimeout+0x56>
 800a1b8:	69fb      	ldr	r3, [r7, #28]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d13d      	bne.n	800a23a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	685a      	ldr	r2, [r3, #4]
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a1cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	685b      	ldr	r3, [r3, #4]
 800a1d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a1d6:	d111      	bne.n	800a1fc <SPI_WaitFlagStateUntilTimeout+0x94>
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	689b      	ldr	r3, [r3, #8]
 800a1dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a1e0:	d004      	beq.n	800a1ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	689b      	ldr	r3, [r3, #8]
 800a1e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1ea:	d107      	bne.n	800a1fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	681a      	ldr	r2, [r3, #0]
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a1fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a200:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a204:	d10f      	bne.n	800a226 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	681a      	ldr	r2, [r3, #0]
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a214:	601a      	str	r2, [r3, #0]
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a224:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	2201      	movs	r2, #1
 800a22a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	2200      	movs	r2, #0
 800a232:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a236:	2303      	movs	r3, #3
 800a238:	e017      	b.n	800a26a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d101      	bne.n	800a244 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a240:	2300      	movs	r3, #0
 800a242:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	3b01      	subs	r3, #1
 800a248:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	689a      	ldr	r2, [r3, #8]
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	4013      	ands	r3, r2
 800a254:	68ba      	ldr	r2, [r7, #8]
 800a256:	429a      	cmp	r2, r3
 800a258:	bf0c      	ite	eq
 800a25a:	2301      	moveq	r3, #1
 800a25c:	2300      	movne	r3, #0
 800a25e:	b2db      	uxtb	r3, r3
 800a260:	461a      	mov	r2, r3
 800a262:	79fb      	ldrb	r3, [r7, #7]
 800a264:	429a      	cmp	r2, r3
 800a266:	d19b      	bne.n	800a1a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a268:	2300      	movs	r3, #0
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3720      	adds	r7, #32
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}
 800a272:	bf00      	nop
 800a274:	20000024 	.word	0x20000024

0800a278 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b08a      	sub	sp, #40	@ 0x28
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	60f8      	str	r0, [r7, #12]
 800a280:	60b9      	str	r1, [r7, #8]
 800a282:	607a      	str	r2, [r7, #4]
 800a284:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a286:	2300      	movs	r3, #0
 800a288:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a28a:	f7fb fb99 	bl	80059c0 <HAL_GetTick>
 800a28e:	4602      	mov	r2, r0
 800a290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a292:	1a9b      	subs	r3, r3, r2
 800a294:	683a      	ldr	r2, [r7, #0]
 800a296:	4413      	add	r3, r2
 800a298:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800a29a:	f7fb fb91 	bl	80059c0 <HAL_GetTick>
 800a29e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	330c      	adds	r3, #12
 800a2a6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a2a8:	4b3d      	ldr	r3, [pc, #244]	@ (800a3a0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a2aa:	681a      	ldr	r2, [r3, #0]
 800a2ac:	4613      	mov	r3, r2
 800a2ae:	009b      	lsls	r3, r3, #2
 800a2b0:	4413      	add	r3, r2
 800a2b2:	00da      	lsls	r2, r3, #3
 800a2b4:	1ad3      	subs	r3, r2, r3
 800a2b6:	0d1b      	lsrs	r3, r3, #20
 800a2b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2ba:	fb02 f303 	mul.w	r3, r2, r3
 800a2be:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800a2c0:	e060      	b.n	800a384 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a2c8:	d107      	bne.n	800a2da <SPI_WaitFifoStateUntilTimeout+0x62>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d104      	bne.n	800a2da <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800a2d0:	69fb      	ldr	r3, [r7, #28]
 800a2d2:	781b      	ldrb	r3, [r3, #0]
 800a2d4:	b2db      	uxtb	r3, r3
 800a2d6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a2d8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2e0:	d050      	beq.n	800a384 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a2e2:	f7fb fb6d 	bl	80059c0 <HAL_GetTick>
 800a2e6:	4602      	mov	r2, r0
 800a2e8:	6a3b      	ldr	r3, [r7, #32]
 800a2ea:	1ad3      	subs	r3, r2, r3
 800a2ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2ee:	429a      	cmp	r2, r3
 800a2f0:	d902      	bls.n	800a2f8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800a2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d13d      	bne.n	800a374 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	685a      	ldr	r2, [r3, #4]
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a306:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	685b      	ldr	r3, [r3, #4]
 800a30c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a310:	d111      	bne.n	800a336 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	689b      	ldr	r3, [r3, #8]
 800a316:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a31a:	d004      	beq.n	800a326 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	689b      	ldr	r3, [r3, #8]
 800a320:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a324:	d107      	bne.n	800a336 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	681a      	ldr	r2, [r3, #0]
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a334:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a33a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a33e:	d10f      	bne.n	800a360 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	681a      	ldr	r2, [r3, #0]
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a34e:	601a      	str	r2, [r3, #0]
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	681a      	ldr	r2, [r3, #0]
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a35e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	2201      	movs	r2, #1
 800a364:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	2200      	movs	r2, #0
 800a36c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a370:	2303      	movs	r3, #3
 800a372:	e010      	b.n	800a396 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a374:	69bb      	ldr	r3, [r7, #24]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d101      	bne.n	800a37e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800a37a:	2300      	movs	r3, #0
 800a37c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800a37e:	69bb      	ldr	r3, [r7, #24]
 800a380:	3b01      	subs	r3, #1
 800a382:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	689a      	ldr	r2, [r3, #8]
 800a38a:	68bb      	ldr	r3, [r7, #8]
 800a38c:	4013      	ands	r3, r2
 800a38e:	687a      	ldr	r2, [r7, #4]
 800a390:	429a      	cmp	r2, r3
 800a392:	d196      	bne.n	800a2c2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800a394:	2300      	movs	r3, #0
}
 800a396:	4618      	mov	r0, r3
 800a398:	3728      	adds	r7, #40	@ 0x28
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	20000024 	.word	0x20000024

0800a3a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b086      	sub	sp, #24
 800a3a8:	af02      	add	r7, sp, #8
 800a3aa:	60f8      	str	r0, [r7, #12]
 800a3ac:	60b9      	str	r1, [r7, #8]
 800a3ae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	9300      	str	r3, [sp, #0]
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800a3bc:	68f8      	ldr	r0, [r7, #12]
 800a3be:	f7ff ff5b 	bl	800a278 <SPI_WaitFifoStateUntilTimeout>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d007      	beq.n	800a3d8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3cc:	f043 0220 	orr.w	r2, r3, #32
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a3d4:	2303      	movs	r3, #3
 800a3d6:	e027      	b.n	800a428 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	9300      	str	r3, [sp, #0]
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	2180      	movs	r1, #128	@ 0x80
 800a3e2:	68f8      	ldr	r0, [r7, #12]
 800a3e4:	f7ff fec0 	bl	800a168 <SPI_WaitFlagStateUntilTimeout>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d007      	beq.n	800a3fe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3f2:	f043 0220 	orr.w	r2, r3, #32
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a3fa:	2303      	movs	r3, #3
 800a3fc:	e014      	b.n	800a428 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	9300      	str	r3, [sp, #0]
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	2200      	movs	r2, #0
 800a406:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a40a:	68f8      	ldr	r0, [r7, #12]
 800a40c:	f7ff ff34 	bl	800a278 <SPI_WaitFifoStateUntilTimeout>
 800a410:	4603      	mov	r3, r0
 800a412:	2b00      	cmp	r3, #0
 800a414:	d007      	beq.n	800a426 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a41a:	f043 0220 	orr.w	r2, r3, #32
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a422:	2303      	movs	r3, #3
 800a424:	e000      	b.n	800a428 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a426:	2300      	movs	r3, #0
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3710      	adds	r7, #16
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}

0800a430 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b082      	sub	sp, #8
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d101      	bne.n	800a442 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a43e:	2301      	movs	r3, #1
 800a440:	e049      	b.n	800a4d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a448:	b2db      	uxtb	r3, r3
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d106      	bne.n	800a45c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	2200      	movs	r2, #0
 800a452:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f7fa fa38 	bl	80048cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2202      	movs	r2, #2
 800a460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681a      	ldr	r2, [r3, #0]
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	3304      	adds	r3, #4
 800a46c:	4619      	mov	r1, r3
 800a46e:	4610      	mov	r0, r2
 800a470:	f001 fa0a 	bl	800b888 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2201      	movs	r2, #1
 800a478:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2201      	movs	r2, #1
 800a480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2201      	movs	r2, #1
 800a488:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2201      	movs	r2, #1
 800a490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2201      	movs	r2, #1
 800a498:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2201      	movs	r2, #1
 800a4a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2201      	movs	r2, #1
 800a4a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2201      	movs	r2, #1
 800a4b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2201      	movs	r2, #1
 800a4c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a4d4:	2300      	movs	r3, #0
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	3708      	adds	r7, #8
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bd80      	pop	{r7, pc}
	...

0800a4e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b085      	sub	sp, #20
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a4ee:	b2db      	uxtb	r3, r3
 800a4f0:	2b01      	cmp	r3, #1
 800a4f2:	d001      	beq.n	800a4f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	e04a      	b.n	800a58e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2202      	movs	r2, #2
 800a4fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	68da      	ldr	r2, [r3, #12]
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	f042 0201 	orr.w	r2, r2, #1
 800a50e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	4a21      	ldr	r2, [pc, #132]	@ (800a59c <HAL_TIM_Base_Start_IT+0xbc>)
 800a516:	4293      	cmp	r3, r2
 800a518:	d018      	beq.n	800a54c <HAL_TIM_Base_Start_IT+0x6c>
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a522:	d013      	beq.n	800a54c <HAL_TIM_Base_Start_IT+0x6c>
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	4a1d      	ldr	r2, [pc, #116]	@ (800a5a0 <HAL_TIM_Base_Start_IT+0xc0>)
 800a52a:	4293      	cmp	r3, r2
 800a52c:	d00e      	beq.n	800a54c <HAL_TIM_Base_Start_IT+0x6c>
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4a1c      	ldr	r2, [pc, #112]	@ (800a5a4 <HAL_TIM_Base_Start_IT+0xc4>)
 800a534:	4293      	cmp	r3, r2
 800a536:	d009      	beq.n	800a54c <HAL_TIM_Base_Start_IT+0x6c>
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a1a      	ldr	r2, [pc, #104]	@ (800a5a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d004      	beq.n	800a54c <HAL_TIM_Base_Start_IT+0x6c>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	4a19      	ldr	r2, [pc, #100]	@ (800a5ac <HAL_TIM_Base_Start_IT+0xcc>)
 800a548:	4293      	cmp	r3, r2
 800a54a:	d115      	bne.n	800a578 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	689a      	ldr	r2, [r3, #8]
 800a552:	4b17      	ldr	r3, [pc, #92]	@ (800a5b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800a554:	4013      	ands	r3, r2
 800a556:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	2b06      	cmp	r3, #6
 800a55c:	d015      	beq.n	800a58a <HAL_TIM_Base_Start_IT+0xaa>
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a564:	d011      	beq.n	800a58a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	681a      	ldr	r2, [r3, #0]
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	f042 0201 	orr.w	r2, r2, #1
 800a574:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a576:	e008      	b.n	800a58a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	681a      	ldr	r2, [r3, #0]
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f042 0201 	orr.w	r2, r2, #1
 800a586:	601a      	str	r2, [r3, #0]
 800a588:	e000      	b.n	800a58c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a58a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a58c:	2300      	movs	r3, #0
}
 800a58e:	4618      	mov	r0, r3
 800a590:	3714      	adds	r7, #20
 800a592:	46bd      	mov	sp, r7
 800a594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a598:	4770      	bx	lr
 800a59a:	bf00      	nop
 800a59c:	40012c00 	.word	0x40012c00
 800a5a0:	40000400 	.word	0x40000400
 800a5a4:	40000800 	.word	0x40000800
 800a5a8:	40013400 	.word	0x40013400
 800a5ac:	40014000 	.word	0x40014000
 800a5b0:	00010007 	.word	0x00010007

0800a5b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b082      	sub	sp, #8
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d101      	bne.n	800a5c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	e049      	b.n	800a65a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a5cc:	b2db      	uxtb	r3, r3
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d106      	bne.n	800a5e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f000 f841 	bl	800a662 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2202      	movs	r2, #2
 800a5e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681a      	ldr	r2, [r3, #0]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	3304      	adds	r3, #4
 800a5f0:	4619      	mov	r1, r3
 800a5f2:	4610      	mov	r0, r2
 800a5f4:	f001 f948 	bl	800b888 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2201      	movs	r2, #1
 800a5fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	2201      	movs	r2, #1
 800a604:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2201      	movs	r2, #1
 800a60c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2201      	movs	r2, #1
 800a614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2201      	movs	r2, #1
 800a61c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2201      	movs	r2, #1
 800a624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2201      	movs	r2, #1
 800a62c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2201      	movs	r2, #1
 800a634:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2201      	movs	r2, #1
 800a63c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2201      	movs	r2, #1
 800a644:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2201      	movs	r2, #1
 800a64c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2201      	movs	r2, #1
 800a654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a658:	2300      	movs	r3, #0
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3708      	adds	r7, #8
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}

0800a662 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a662:	b480      	push	{r7}
 800a664:	b083      	sub	sp, #12
 800a666:	af00      	add	r7, sp, #0
 800a668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a66a:	bf00      	nop
 800a66c:	370c      	adds	r7, #12
 800a66e:	46bd      	mov	sp, r7
 800a670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a674:	4770      	bx	lr
	...

0800a678 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b084      	sub	sp, #16
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
 800a680:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d109      	bne.n	800a69c <HAL_TIM_PWM_Start+0x24>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a68e:	b2db      	uxtb	r3, r3
 800a690:	2b01      	cmp	r3, #1
 800a692:	bf14      	ite	ne
 800a694:	2301      	movne	r3, #1
 800a696:	2300      	moveq	r3, #0
 800a698:	b2db      	uxtb	r3, r3
 800a69a:	e03c      	b.n	800a716 <HAL_TIM_PWM_Start+0x9e>
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	2b04      	cmp	r3, #4
 800a6a0:	d109      	bne.n	800a6b6 <HAL_TIM_PWM_Start+0x3e>
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a6a8:	b2db      	uxtb	r3, r3
 800a6aa:	2b01      	cmp	r3, #1
 800a6ac:	bf14      	ite	ne
 800a6ae:	2301      	movne	r3, #1
 800a6b0:	2300      	moveq	r3, #0
 800a6b2:	b2db      	uxtb	r3, r3
 800a6b4:	e02f      	b.n	800a716 <HAL_TIM_PWM_Start+0x9e>
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	2b08      	cmp	r3, #8
 800a6ba:	d109      	bne.n	800a6d0 <HAL_TIM_PWM_Start+0x58>
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a6c2:	b2db      	uxtb	r3, r3
 800a6c4:	2b01      	cmp	r3, #1
 800a6c6:	bf14      	ite	ne
 800a6c8:	2301      	movne	r3, #1
 800a6ca:	2300      	moveq	r3, #0
 800a6cc:	b2db      	uxtb	r3, r3
 800a6ce:	e022      	b.n	800a716 <HAL_TIM_PWM_Start+0x9e>
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	2b0c      	cmp	r3, #12
 800a6d4:	d109      	bne.n	800a6ea <HAL_TIM_PWM_Start+0x72>
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a6dc:	b2db      	uxtb	r3, r3
 800a6de:	2b01      	cmp	r3, #1
 800a6e0:	bf14      	ite	ne
 800a6e2:	2301      	movne	r3, #1
 800a6e4:	2300      	moveq	r3, #0
 800a6e6:	b2db      	uxtb	r3, r3
 800a6e8:	e015      	b.n	800a716 <HAL_TIM_PWM_Start+0x9e>
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	2b10      	cmp	r3, #16
 800a6ee:	d109      	bne.n	800a704 <HAL_TIM_PWM_Start+0x8c>
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a6f6:	b2db      	uxtb	r3, r3
 800a6f8:	2b01      	cmp	r3, #1
 800a6fa:	bf14      	ite	ne
 800a6fc:	2301      	movne	r3, #1
 800a6fe:	2300      	moveq	r3, #0
 800a700:	b2db      	uxtb	r3, r3
 800a702:	e008      	b.n	800a716 <HAL_TIM_PWM_Start+0x9e>
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a70a:	b2db      	uxtb	r3, r3
 800a70c:	2b01      	cmp	r3, #1
 800a70e:	bf14      	ite	ne
 800a710:	2301      	movne	r3, #1
 800a712:	2300      	moveq	r3, #0
 800a714:	b2db      	uxtb	r3, r3
 800a716:	2b00      	cmp	r3, #0
 800a718:	d001      	beq.n	800a71e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a71a:	2301      	movs	r3, #1
 800a71c:	e097      	b.n	800a84e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d104      	bne.n	800a72e <HAL_TIM_PWM_Start+0xb6>
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2202      	movs	r2, #2
 800a728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a72c:	e023      	b.n	800a776 <HAL_TIM_PWM_Start+0xfe>
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	2b04      	cmp	r3, #4
 800a732:	d104      	bne.n	800a73e <HAL_TIM_PWM_Start+0xc6>
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2202      	movs	r2, #2
 800a738:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a73c:	e01b      	b.n	800a776 <HAL_TIM_PWM_Start+0xfe>
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	2b08      	cmp	r3, #8
 800a742:	d104      	bne.n	800a74e <HAL_TIM_PWM_Start+0xd6>
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2202      	movs	r2, #2
 800a748:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a74c:	e013      	b.n	800a776 <HAL_TIM_PWM_Start+0xfe>
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	2b0c      	cmp	r3, #12
 800a752:	d104      	bne.n	800a75e <HAL_TIM_PWM_Start+0xe6>
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2202      	movs	r2, #2
 800a758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a75c:	e00b      	b.n	800a776 <HAL_TIM_PWM_Start+0xfe>
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	2b10      	cmp	r3, #16
 800a762:	d104      	bne.n	800a76e <HAL_TIM_PWM_Start+0xf6>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2202      	movs	r2, #2
 800a768:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a76c:	e003      	b.n	800a776 <HAL_TIM_PWM_Start+0xfe>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2202      	movs	r2, #2
 800a772:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	2201      	movs	r2, #1
 800a77c:	6839      	ldr	r1, [r7, #0]
 800a77e:	4618      	mov	r0, r3
 800a780:	f001 fcb0 	bl	800c0e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4a33      	ldr	r2, [pc, #204]	@ (800a858 <HAL_TIM_PWM_Start+0x1e0>)
 800a78a:	4293      	cmp	r3, r2
 800a78c:	d013      	beq.n	800a7b6 <HAL_TIM_PWM_Start+0x13e>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	4a32      	ldr	r2, [pc, #200]	@ (800a85c <HAL_TIM_PWM_Start+0x1e4>)
 800a794:	4293      	cmp	r3, r2
 800a796:	d00e      	beq.n	800a7b6 <HAL_TIM_PWM_Start+0x13e>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a30      	ldr	r2, [pc, #192]	@ (800a860 <HAL_TIM_PWM_Start+0x1e8>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d009      	beq.n	800a7b6 <HAL_TIM_PWM_Start+0x13e>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a2f      	ldr	r2, [pc, #188]	@ (800a864 <HAL_TIM_PWM_Start+0x1ec>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d004      	beq.n	800a7b6 <HAL_TIM_PWM_Start+0x13e>
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	4a2d      	ldr	r2, [pc, #180]	@ (800a868 <HAL_TIM_PWM_Start+0x1f0>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d101      	bne.n	800a7ba <HAL_TIM_PWM_Start+0x142>
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	e000      	b.n	800a7bc <HAL_TIM_PWM_Start+0x144>
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d007      	beq.n	800a7d0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a7ce:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	4a20      	ldr	r2, [pc, #128]	@ (800a858 <HAL_TIM_PWM_Start+0x1e0>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d018      	beq.n	800a80c <HAL_TIM_PWM_Start+0x194>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7e2:	d013      	beq.n	800a80c <HAL_TIM_PWM_Start+0x194>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	4a20      	ldr	r2, [pc, #128]	@ (800a86c <HAL_TIM_PWM_Start+0x1f4>)
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d00e      	beq.n	800a80c <HAL_TIM_PWM_Start+0x194>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	4a1f      	ldr	r2, [pc, #124]	@ (800a870 <HAL_TIM_PWM_Start+0x1f8>)
 800a7f4:	4293      	cmp	r3, r2
 800a7f6:	d009      	beq.n	800a80c <HAL_TIM_PWM_Start+0x194>
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	4a17      	ldr	r2, [pc, #92]	@ (800a85c <HAL_TIM_PWM_Start+0x1e4>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d004      	beq.n	800a80c <HAL_TIM_PWM_Start+0x194>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	4a16      	ldr	r2, [pc, #88]	@ (800a860 <HAL_TIM_PWM_Start+0x1e8>)
 800a808:	4293      	cmp	r3, r2
 800a80a:	d115      	bne.n	800a838 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	689a      	ldr	r2, [r3, #8]
 800a812:	4b18      	ldr	r3, [pc, #96]	@ (800a874 <HAL_TIM_PWM_Start+0x1fc>)
 800a814:	4013      	ands	r3, r2
 800a816:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	2b06      	cmp	r3, #6
 800a81c:	d015      	beq.n	800a84a <HAL_TIM_PWM_Start+0x1d2>
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a824:	d011      	beq.n	800a84a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f042 0201 	orr.w	r2, r2, #1
 800a834:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a836:	e008      	b.n	800a84a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	681a      	ldr	r2, [r3, #0]
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f042 0201 	orr.w	r2, r2, #1
 800a846:	601a      	str	r2, [r3, #0]
 800a848:	e000      	b.n	800a84c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a84a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a84c:	2300      	movs	r3, #0
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3710      	adds	r7, #16
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}
 800a856:	bf00      	nop
 800a858:	40012c00 	.word	0x40012c00
 800a85c:	40013400 	.word	0x40013400
 800a860:	40014000 	.word	0x40014000
 800a864:	40014400 	.word	0x40014400
 800a868:	40014800 	.word	0x40014800
 800a86c:	40000400 	.word	0x40000400
 800a870:	40000800 	.word	0x40000800
 800a874:	00010007 	.word	0x00010007

0800a878 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b082      	sub	sp, #8
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
 800a880:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	2200      	movs	r2, #0
 800a888:	6839      	ldr	r1, [r7, #0]
 800a88a:	4618      	mov	r0, r3
 800a88c:	f001 fc2a 	bl	800c0e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	4a3e      	ldr	r2, [pc, #248]	@ (800a990 <HAL_TIM_PWM_Stop+0x118>)
 800a896:	4293      	cmp	r3, r2
 800a898:	d013      	beq.n	800a8c2 <HAL_TIM_PWM_Stop+0x4a>
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	4a3d      	ldr	r2, [pc, #244]	@ (800a994 <HAL_TIM_PWM_Stop+0x11c>)
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d00e      	beq.n	800a8c2 <HAL_TIM_PWM_Stop+0x4a>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	4a3b      	ldr	r2, [pc, #236]	@ (800a998 <HAL_TIM_PWM_Stop+0x120>)
 800a8aa:	4293      	cmp	r3, r2
 800a8ac:	d009      	beq.n	800a8c2 <HAL_TIM_PWM_Stop+0x4a>
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	4a3a      	ldr	r2, [pc, #232]	@ (800a99c <HAL_TIM_PWM_Stop+0x124>)
 800a8b4:	4293      	cmp	r3, r2
 800a8b6:	d004      	beq.n	800a8c2 <HAL_TIM_PWM_Stop+0x4a>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	4a38      	ldr	r2, [pc, #224]	@ (800a9a0 <HAL_TIM_PWM_Stop+0x128>)
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	d101      	bne.n	800a8c6 <HAL_TIM_PWM_Stop+0x4e>
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	e000      	b.n	800a8c8 <HAL_TIM_PWM_Stop+0x50>
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d017      	beq.n	800a8fc <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	6a1a      	ldr	r2, [r3, #32]
 800a8d2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a8d6:	4013      	ands	r3, r2
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d10f      	bne.n	800a8fc <HAL_TIM_PWM_Stop+0x84>
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	6a1a      	ldr	r2, [r3, #32]
 800a8e2:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a8e6:	4013      	ands	r3, r2
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d107      	bne.n	800a8fc <HAL_TIM_PWM_Stop+0x84>
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a8fa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	6a1a      	ldr	r2, [r3, #32]
 800a902:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a906:	4013      	ands	r3, r2
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d10f      	bne.n	800a92c <HAL_TIM_PWM_Stop+0xb4>
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	6a1a      	ldr	r2, [r3, #32]
 800a912:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a916:	4013      	ands	r3, r2
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d107      	bne.n	800a92c <HAL_TIM_PWM_Stop+0xb4>
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	681a      	ldr	r2, [r3, #0]
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f022 0201 	bic.w	r2, r2, #1
 800a92a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d104      	bne.n	800a93c <HAL_TIM_PWM_Stop+0xc4>
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2201      	movs	r2, #1
 800a936:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a93a:	e023      	b.n	800a984 <HAL_TIM_PWM_Stop+0x10c>
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	2b04      	cmp	r3, #4
 800a940:	d104      	bne.n	800a94c <HAL_TIM_PWM_Stop+0xd4>
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	2201      	movs	r2, #1
 800a946:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a94a:	e01b      	b.n	800a984 <HAL_TIM_PWM_Stop+0x10c>
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	2b08      	cmp	r3, #8
 800a950:	d104      	bne.n	800a95c <HAL_TIM_PWM_Stop+0xe4>
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	2201      	movs	r2, #1
 800a956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a95a:	e013      	b.n	800a984 <HAL_TIM_PWM_Stop+0x10c>
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	2b0c      	cmp	r3, #12
 800a960:	d104      	bne.n	800a96c <HAL_TIM_PWM_Stop+0xf4>
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2201      	movs	r2, #1
 800a966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a96a:	e00b      	b.n	800a984 <HAL_TIM_PWM_Stop+0x10c>
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	2b10      	cmp	r3, #16
 800a970:	d104      	bne.n	800a97c <HAL_TIM_PWM_Stop+0x104>
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2201      	movs	r2, #1
 800a976:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a97a:	e003      	b.n	800a984 <HAL_TIM_PWM_Stop+0x10c>
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2201      	movs	r2, #1
 800a980:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800a984:	2300      	movs	r3, #0
}
 800a986:	4618      	mov	r0, r3
 800a988:	3708      	adds	r7, #8
 800a98a:	46bd      	mov	sp, r7
 800a98c:	bd80      	pop	{r7, pc}
 800a98e:	bf00      	nop
 800a990:	40012c00 	.word	0x40012c00
 800a994:	40013400 	.word	0x40013400
 800a998:	40014000 	.word	0x40014000
 800a99c:	40014400 	.word	0x40014400
 800a9a0:	40014800 	.word	0x40014800

0800a9a4 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b086      	sub	sp, #24
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	60f8      	str	r0, [r7, #12]
 800a9ac:	60b9      	str	r1, [r7, #8]
 800a9ae:	607a      	str	r2, [r7, #4]
 800a9b0:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d109      	bne.n	800a9d0 <HAL_TIM_PWM_Start_DMA+0x2c>
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	2b02      	cmp	r3, #2
 800a9c6:	bf0c      	ite	eq
 800a9c8:	2301      	moveq	r3, #1
 800a9ca:	2300      	movne	r3, #0
 800a9cc:	b2db      	uxtb	r3, r3
 800a9ce:	e03c      	b.n	800aa4a <HAL_TIM_PWM_Start_DMA+0xa6>
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	2b04      	cmp	r3, #4
 800a9d4:	d109      	bne.n	800a9ea <HAL_TIM_PWM_Start_DMA+0x46>
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a9dc:	b2db      	uxtb	r3, r3
 800a9de:	2b02      	cmp	r3, #2
 800a9e0:	bf0c      	ite	eq
 800a9e2:	2301      	moveq	r3, #1
 800a9e4:	2300      	movne	r3, #0
 800a9e6:	b2db      	uxtb	r3, r3
 800a9e8:	e02f      	b.n	800aa4a <HAL_TIM_PWM_Start_DMA+0xa6>
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	2b08      	cmp	r3, #8
 800a9ee:	d109      	bne.n	800aa04 <HAL_TIM_PWM_Start_DMA+0x60>
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a9f6:	b2db      	uxtb	r3, r3
 800a9f8:	2b02      	cmp	r3, #2
 800a9fa:	bf0c      	ite	eq
 800a9fc:	2301      	moveq	r3, #1
 800a9fe:	2300      	movne	r3, #0
 800aa00:	b2db      	uxtb	r3, r3
 800aa02:	e022      	b.n	800aa4a <HAL_TIM_PWM_Start_DMA+0xa6>
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	2b0c      	cmp	r3, #12
 800aa08:	d109      	bne.n	800aa1e <HAL_TIM_PWM_Start_DMA+0x7a>
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aa10:	b2db      	uxtb	r3, r3
 800aa12:	2b02      	cmp	r3, #2
 800aa14:	bf0c      	ite	eq
 800aa16:	2301      	moveq	r3, #1
 800aa18:	2300      	movne	r3, #0
 800aa1a:	b2db      	uxtb	r3, r3
 800aa1c:	e015      	b.n	800aa4a <HAL_TIM_PWM_Start_DMA+0xa6>
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	2b10      	cmp	r3, #16
 800aa22:	d109      	bne.n	800aa38 <HAL_TIM_PWM_Start_DMA+0x94>
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800aa2a:	b2db      	uxtb	r3, r3
 800aa2c:	2b02      	cmp	r3, #2
 800aa2e:	bf0c      	ite	eq
 800aa30:	2301      	moveq	r3, #1
 800aa32:	2300      	movne	r3, #0
 800aa34:	b2db      	uxtb	r3, r3
 800aa36:	e008      	b.n	800aa4a <HAL_TIM_PWM_Start_DMA+0xa6>
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800aa3e:	b2db      	uxtb	r3, r3
 800aa40:	2b02      	cmp	r3, #2
 800aa42:	bf0c      	ite	eq
 800aa44:	2301      	moveq	r3, #1
 800aa46:	2300      	movne	r3, #0
 800aa48:	b2db      	uxtb	r3, r3
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d001      	beq.n	800aa52 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800aa4e:	2302      	movs	r3, #2
 800aa50:	e1a6      	b.n	800ada0 <HAL_TIM_PWM_Start_DMA+0x3fc>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800aa52:	68bb      	ldr	r3, [r7, #8]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d109      	bne.n	800aa6c <HAL_TIM_PWM_Start_DMA+0xc8>
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aa5e:	b2db      	uxtb	r3, r3
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	bf0c      	ite	eq
 800aa64:	2301      	moveq	r3, #1
 800aa66:	2300      	movne	r3, #0
 800aa68:	b2db      	uxtb	r3, r3
 800aa6a:	e03c      	b.n	800aae6 <HAL_TIM_PWM_Start_DMA+0x142>
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	2b04      	cmp	r3, #4
 800aa70:	d109      	bne.n	800aa86 <HAL_TIM_PWM_Start_DMA+0xe2>
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800aa78:	b2db      	uxtb	r3, r3
 800aa7a:	2b01      	cmp	r3, #1
 800aa7c:	bf0c      	ite	eq
 800aa7e:	2301      	moveq	r3, #1
 800aa80:	2300      	movne	r3, #0
 800aa82:	b2db      	uxtb	r3, r3
 800aa84:	e02f      	b.n	800aae6 <HAL_TIM_PWM_Start_DMA+0x142>
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	2b08      	cmp	r3, #8
 800aa8a:	d109      	bne.n	800aaa0 <HAL_TIM_PWM_Start_DMA+0xfc>
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aa92:	b2db      	uxtb	r3, r3
 800aa94:	2b01      	cmp	r3, #1
 800aa96:	bf0c      	ite	eq
 800aa98:	2301      	moveq	r3, #1
 800aa9a:	2300      	movne	r3, #0
 800aa9c:	b2db      	uxtb	r3, r3
 800aa9e:	e022      	b.n	800aae6 <HAL_TIM_PWM_Start_DMA+0x142>
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	2b0c      	cmp	r3, #12
 800aaa4:	d109      	bne.n	800aaba <HAL_TIM_PWM_Start_DMA+0x116>
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aaac:	b2db      	uxtb	r3, r3
 800aaae:	2b01      	cmp	r3, #1
 800aab0:	bf0c      	ite	eq
 800aab2:	2301      	moveq	r3, #1
 800aab4:	2300      	movne	r3, #0
 800aab6:	b2db      	uxtb	r3, r3
 800aab8:	e015      	b.n	800aae6 <HAL_TIM_PWM_Start_DMA+0x142>
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	2b10      	cmp	r3, #16
 800aabe:	d109      	bne.n	800aad4 <HAL_TIM_PWM_Start_DMA+0x130>
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800aac6:	b2db      	uxtb	r3, r3
 800aac8:	2b01      	cmp	r3, #1
 800aaca:	bf0c      	ite	eq
 800aacc:	2301      	moveq	r3, #1
 800aace:	2300      	movne	r3, #0
 800aad0:	b2db      	uxtb	r3, r3
 800aad2:	e008      	b.n	800aae6 <HAL_TIM_PWM_Start_DMA+0x142>
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800aada:	b2db      	uxtb	r3, r3
 800aadc:	2b01      	cmp	r3, #1
 800aade:	bf0c      	ite	eq
 800aae0:	2301      	moveq	r3, #1
 800aae2:	2300      	movne	r3, #0
 800aae4:	b2db      	uxtb	r3, r3
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d034      	beq.n	800ab54 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d002      	beq.n	800aaf6 <HAL_TIM_PWM_Start_DMA+0x152>
 800aaf0:	887b      	ldrh	r3, [r7, #2]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d101      	bne.n	800aafa <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	e152      	b.n	800ada0 <HAL_TIM_PWM_Start_DMA+0x3fc>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d104      	bne.n	800ab0a <HAL_TIM_PWM_Start_DMA+0x166>
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	2202      	movs	r2, #2
 800ab04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ab08:	e026      	b.n	800ab58 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	2b04      	cmp	r3, #4
 800ab0e:	d104      	bne.n	800ab1a <HAL_TIM_PWM_Start_DMA+0x176>
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	2202      	movs	r2, #2
 800ab14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ab18:	e01e      	b.n	800ab58 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	2b08      	cmp	r3, #8
 800ab1e:	d104      	bne.n	800ab2a <HAL_TIM_PWM_Start_DMA+0x186>
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2202      	movs	r2, #2
 800ab24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ab28:	e016      	b.n	800ab58 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800ab2a:	68bb      	ldr	r3, [r7, #8]
 800ab2c:	2b0c      	cmp	r3, #12
 800ab2e:	d104      	bne.n	800ab3a <HAL_TIM_PWM_Start_DMA+0x196>
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2202      	movs	r2, #2
 800ab34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ab38:	e00e      	b.n	800ab58 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800ab3a:	68bb      	ldr	r3, [r7, #8]
 800ab3c:	2b10      	cmp	r3, #16
 800ab3e:	d104      	bne.n	800ab4a <HAL_TIM_PWM_Start_DMA+0x1a6>
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	2202      	movs	r2, #2
 800ab44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ab48:	e006      	b.n	800ab58 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	2202      	movs	r2, #2
 800ab4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ab52:	e001      	b.n	800ab58 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800ab54:	2301      	movs	r3, #1
 800ab56:	e123      	b.n	800ada0 <HAL_TIM_PWM_Start_DMA+0x3fc>
  }

  switch (Channel)
 800ab58:	68bb      	ldr	r3, [r7, #8]
 800ab5a:	2b0c      	cmp	r3, #12
 800ab5c:	f200 80ae 	bhi.w	800acbc <HAL_TIM_PWM_Start_DMA+0x318>
 800ab60:	a201      	add	r2, pc, #4	@ (adr r2, 800ab68 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800ab62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab66:	bf00      	nop
 800ab68:	0800ab9d 	.word	0x0800ab9d
 800ab6c:	0800acbd 	.word	0x0800acbd
 800ab70:	0800acbd 	.word	0x0800acbd
 800ab74:	0800acbd 	.word	0x0800acbd
 800ab78:	0800abe5 	.word	0x0800abe5
 800ab7c:	0800acbd 	.word	0x0800acbd
 800ab80:	0800acbd 	.word	0x0800acbd
 800ab84:	0800acbd 	.word	0x0800acbd
 800ab88:	0800ac2d 	.word	0x0800ac2d
 800ab8c:	0800acbd 	.word	0x0800acbd
 800ab90:	0800acbd 	.word	0x0800acbd
 800ab94:	0800acbd 	.word	0x0800acbd
 800ab98:	0800ac75 	.word	0x0800ac75
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aba0:	4a81      	ldr	r2, [pc, #516]	@ (800ada8 <HAL_TIM_PWM_Start_DMA+0x404>)
 800aba2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aba8:	4a80      	ldr	r2, [pc, #512]	@ (800adac <HAL_TIM_PWM_Start_DMA+0x408>)
 800abaa:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abb0:	4a7f      	ldr	r2, [pc, #508]	@ (800adb0 <HAL_TIM_PWM_Start_DMA+0x40c>)
 800abb2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800abb8:	6879      	ldr	r1, [r7, #4]
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	3334      	adds	r3, #52	@ 0x34
 800abc0:	461a      	mov	r2, r3
 800abc2:	887b      	ldrh	r3, [r7, #2]
 800abc4:	f7fc fd68 	bl	8007698 <HAL_DMA_Start_IT>
 800abc8:	4603      	mov	r3, r0
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d001      	beq.n	800abd2 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800abce:	2301      	movs	r3, #1
 800abd0:	e0e6      	b.n	800ada0 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	68da      	ldr	r2, [r3, #12]
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800abe0:	60da      	str	r2, [r3, #12]
      break;
 800abe2:	e06e      	b.n	800acc2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abe8:	4a6f      	ldr	r2, [pc, #444]	@ (800ada8 <HAL_TIM_PWM_Start_DMA+0x404>)
 800abea:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abf0:	4a6e      	ldr	r2, [pc, #440]	@ (800adac <HAL_TIM_PWM_Start_DMA+0x408>)
 800abf2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abf8:	4a6d      	ldr	r2, [pc, #436]	@ (800adb0 <HAL_TIM_PWM_Start_DMA+0x40c>)
 800abfa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800ac00:	6879      	ldr	r1, [r7, #4]
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	3338      	adds	r3, #56	@ 0x38
 800ac08:	461a      	mov	r2, r3
 800ac0a:	887b      	ldrh	r3, [r7, #2]
 800ac0c:	f7fc fd44 	bl	8007698 <HAL_DMA_Start_IT>
 800ac10:	4603      	mov	r3, r0
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d001      	beq.n	800ac1a <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800ac16:	2301      	movs	r3, #1
 800ac18:	e0c2      	b.n	800ada0 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	68da      	ldr	r2, [r3, #12]
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ac28:	60da      	str	r2, [r3, #12]
      break;
 800ac2a:	e04a      	b.n	800acc2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac30:	4a5d      	ldr	r2, [pc, #372]	@ (800ada8 <HAL_TIM_PWM_Start_DMA+0x404>)
 800ac32:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac38:	4a5c      	ldr	r2, [pc, #368]	@ (800adac <HAL_TIM_PWM_Start_DMA+0x408>)
 800ac3a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac40:	4a5b      	ldr	r2, [pc, #364]	@ (800adb0 <HAL_TIM_PWM_Start_DMA+0x40c>)
 800ac42:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800ac48:	6879      	ldr	r1, [r7, #4]
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	333c      	adds	r3, #60	@ 0x3c
 800ac50:	461a      	mov	r2, r3
 800ac52:	887b      	ldrh	r3, [r7, #2]
 800ac54:	f7fc fd20 	bl	8007698 <HAL_DMA_Start_IT>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d001      	beq.n	800ac62 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800ac5e:	2301      	movs	r3, #1
 800ac60:	e09e      	b.n	800ada0 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	68da      	ldr	r2, [r3, #12]
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac70:	60da      	str	r2, [r3, #12]
      break;
 800ac72:	e026      	b.n	800acc2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac78:	4a4b      	ldr	r2, [pc, #300]	@ (800ada8 <HAL_TIM_PWM_Start_DMA+0x404>)
 800ac7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac80:	4a4a      	ldr	r2, [pc, #296]	@ (800adac <HAL_TIM_PWM_Start_DMA+0x408>)
 800ac82:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac88:	4a49      	ldr	r2, [pc, #292]	@ (800adb0 <HAL_TIM_PWM_Start_DMA+0x40c>)
 800ac8a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ac90:	6879      	ldr	r1, [r7, #4]
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	3340      	adds	r3, #64	@ 0x40
 800ac98:	461a      	mov	r2, r3
 800ac9a:	887b      	ldrh	r3, [r7, #2]
 800ac9c:	f7fc fcfc 	bl	8007698 <HAL_DMA_Start_IT>
 800aca0:	4603      	mov	r3, r0
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d001      	beq.n	800acaa <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800aca6:	2301      	movs	r3, #1
 800aca8:	e07a      	b.n	800ada0 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	68da      	ldr	r2, [r3, #12]
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800acb8:	60da      	str	r2, [r3, #12]
      break;
 800acba:	e002      	b.n	800acc2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800acbc:	2301      	movs	r3, #1
 800acbe:	75fb      	strb	r3, [r7, #23]
      break;
 800acc0:	bf00      	nop
  }

  if (status == HAL_OK)
 800acc2:	7dfb      	ldrb	r3, [r7, #23]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d16a      	bne.n	800ad9e <HAL_TIM_PWM_Start_DMA+0x3fa>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	2201      	movs	r2, #1
 800acce:	68b9      	ldr	r1, [r7, #8]
 800acd0:	4618      	mov	r0, r3
 800acd2:	f001 fa07 	bl	800c0e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	4a36      	ldr	r2, [pc, #216]	@ (800adb4 <HAL_TIM_PWM_Start_DMA+0x410>)
 800acdc:	4293      	cmp	r3, r2
 800acde:	d013      	beq.n	800ad08 <HAL_TIM_PWM_Start_DMA+0x364>
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	4a34      	ldr	r2, [pc, #208]	@ (800adb8 <HAL_TIM_PWM_Start_DMA+0x414>)
 800ace6:	4293      	cmp	r3, r2
 800ace8:	d00e      	beq.n	800ad08 <HAL_TIM_PWM_Start_DMA+0x364>
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4a33      	ldr	r2, [pc, #204]	@ (800adbc <HAL_TIM_PWM_Start_DMA+0x418>)
 800acf0:	4293      	cmp	r3, r2
 800acf2:	d009      	beq.n	800ad08 <HAL_TIM_PWM_Start_DMA+0x364>
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	4a31      	ldr	r2, [pc, #196]	@ (800adc0 <HAL_TIM_PWM_Start_DMA+0x41c>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d004      	beq.n	800ad08 <HAL_TIM_PWM_Start_DMA+0x364>
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	4a30      	ldr	r2, [pc, #192]	@ (800adc4 <HAL_TIM_PWM_Start_DMA+0x420>)
 800ad04:	4293      	cmp	r3, r2
 800ad06:	d101      	bne.n	800ad0c <HAL_TIM_PWM_Start_DMA+0x368>
 800ad08:	2301      	movs	r3, #1
 800ad0a:	e000      	b.n	800ad0e <HAL_TIM_PWM_Start_DMA+0x36a>
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d007      	beq.n	800ad22 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ad20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	4a23      	ldr	r2, [pc, #140]	@ (800adb4 <HAL_TIM_PWM_Start_DMA+0x410>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d018      	beq.n	800ad5e <HAL_TIM_PWM_Start_DMA+0x3ba>
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad34:	d013      	beq.n	800ad5e <HAL_TIM_PWM_Start_DMA+0x3ba>
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	4a23      	ldr	r2, [pc, #140]	@ (800adc8 <HAL_TIM_PWM_Start_DMA+0x424>)
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	d00e      	beq.n	800ad5e <HAL_TIM_PWM_Start_DMA+0x3ba>
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	4a21      	ldr	r2, [pc, #132]	@ (800adcc <HAL_TIM_PWM_Start_DMA+0x428>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d009      	beq.n	800ad5e <HAL_TIM_PWM_Start_DMA+0x3ba>
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	4a1a      	ldr	r2, [pc, #104]	@ (800adb8 <HAL_TIM_PWM_Start_DMA+0x414>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	d004      	beq.n	800ad5e <HAL_TIM_PWM_Start_DMA+0x3ba>
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	4a18      	ldr	r2, [pc, #96]	@ (800adbc <HAL_TIM_PWM_Start_DMA+0x418>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	d115      	bne.n	800ad8a <HAL_TIM_PWM_Start_DMA+0x3e6>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	689a      	ldr	r2, [r3, #8]
 800ad64:	4b1a      	ldr	r3, [pc, #104]	@ (800add0 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800ad66:	4013      	ands	r3, r2
 800ad68:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad6a:	693b      	ldr	r3, [r7, #16]
 800ad6c:	2b06      	cmp	r3, #6
 800ad6e:	d015      	beq.n	800ad9c <HAL_TIM_PWM_Start_DMA+0x3f8>
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad76:	d011      	beq.n	800ad9c <HAL_TIM_PWM_Start_DMA+0x3f8>
      {
        __HAL_TIM_ENABLE(htim);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	681a      	ldr	r2, [r3, #0]
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	f042 0201 	orr.w	r2, r2, #1
 800ad86:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad88:	e008      	b.n	800ad9c <HAL_TIM_PWM_Start_DMA+0x3f8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	681a      	ldr	r2, [r3, #0]
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	f042 0201 	orr.w	r2, r2, #1
 800ad98:	601a      	str	r2, [r3, #0]
 800ad9a:	e000      	b.n	800ad9e <HAL_TIM_PWM_Start_DMA+0x3fa>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad9c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800ad9e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ada0:	4618      	mov	r0, r3
 800ada2:	3718      	adds	r7, #24
 800ada4:	46bd      	mov	sp, r7
 800ada6:	bd80      	pop	{r7, pc}
 800ada8:	0800b777 	.word	0x0800b777
 800adac:	0800b81f 	.word	0x0800b81f
 800adb0:	0800b6e5 	.word	0x0800b6e5
 800adb4:	40012c00 	.word	0x40012c00
 800adb8:	40013400 	.word	0x40013400
 800adbc:	40014000 	.word	0x40014000
 800adc0:	40014400 	.word	0x40014400
 800adc4:	40014800 	.word	0x40014800
 800adc8:	40000400 	.word	0x40000400
 800adcc:	40000800 	.word	0x40000800
 800add0:	00010007 	.word	0x00010007

0800add4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800adde:	2300      	movs	r3, #0
 800ade0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	2b0c      	cmp	r3, #12
 800ade6:	d855      	bhi.n	800ae94 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800ade8:	a201      	add	r2, pc, #4	@ (adr r2, 800adf0 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800adea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adee:	bf00      	nop
 800adf0:	0800ae25 	.word	0x0800ae25
 800adf4:	0800ae95 	.word	0x0800ae95
 800adf8:	0800ae95 	.word	0x0800ae95
 800adfc:	0800ae95 	.word	0x0800ae95
 800ae00:	0800ae41 	.word	0x0800ae41
 800ae04:	0800ae95 	.word	0x0800ae95
 800ae08:	0800ae95 	.word	0x0800ae95
 800ae0c:	0800ae95 	.word	0x0800ae95
 800ae10:	0800ae5d 	.word	0x0800ae5d
 800ae14:	0800ae95 	.word	0x0800ae95
 800ae18:	0800ae95 	.word	0x0800ae95
 800ae1c:	0800ae95 	.word	0x0800ae95
 800ae20:	0800ae79 	.word	0x0800ae79
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	68da      	ldr	r2, [r3, #12]
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800ae32:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae38:	4618      	mov	r0, r3
 800ae3a:	f7fc fd01 	bl	8007840 <HAL_DMA_Abort_IT>
      break;
 800ae3e:	e02c      	b.n	800ae9a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	68da      	ldr	r2, [r3, #12]
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ae4e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae54:	4618      	mov	r0, r3
 800ae56:	f7fc fcf3 	bl	8007840 <HAL_DMA_Abort_IT>
      break;
 800ae5a:	e01e      	b.n	800ae9a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	68da      	ldr	r2, [r3, #12]
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ae6a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae70:	4618      	mov	r0, r3
 800ae72:	f7fc fce5 	bl	8007840 <HAL_DMA_Abort_IT>
      break;
 800ae76:	e010      	b.n	800ae9a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	68da      	ldr	r2, [r3, #12]
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ae86:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	f7fc fcd7 	bl	8007840 <HAL_DMA_Abort_IT>
      break;
 800ae92:	e002      	b.n	800ae9a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800ae94:	2301      	movs	r3, #1
 800ae96:	73fb      	strb	r3, [r7, #15]
      break;
 800ae98:	bf00      	nop
  }

  if (status == HAL_OK)
 800ae9a:	7bfb      	ldrb	r3, [r7, #15]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	f040 8081 	bne.w	800afa4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	2200      	movs	r2, #0
 800aea8:	6839      	ldr	r1, [r7, #0]
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f001 f91a 	bl	800c0e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	4a3e      	ldr	r2, [pc, #248]	@ (800afb0 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d013      	beq.n	800aee2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	4a3d      	ldr	r2, [pc, #244]	@ (800afb4 <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d00e      	beq.n	800aee2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a3b      	ldr	r2, [pc, #236]	@ (800afb8 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d009      	beq.n	800aee2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	4a3a      	ldr	r2, [pc, #232]	@ (800afbc <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d004      	beq.n	800aee2 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	4a38      	ldr	r2, [pc, #224]	@ (800afc0 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800aede:	4293      	cmp	r3, r2
 800aee0:	d101      	bne.n	800aee6 <HAL_TIM_PWM_Stop_DMA+0x112>
 800aee2:	2301      	movs	r3, #1
 800aee4:	e000      	b.n	800aee8 <HAL_TIM_PWM_Stop_DMA+0x114>
 800aee6:	2300      	movs	r3, #0
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d017      	beq.n	800af1c <HAL_TIM_PWM_Stop_DMA+0x148>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	6a1a      	ldr	r2, [r3, #32]
 800aef2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800aef6:	4013      	ands	r3, r2
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d10f      	bne.n	800af1c <HAL_TIM_PWM_Stop_DMA+0x148>
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	6a1a      	ldr	r2, [r3, #32]
 800af02:	f244 4344 	movw	r3, #17476	@ 0x4444
 800af06:	4013      	ands	r3, r2
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d107      	bne.n	800af1c <HAL_TIM_PWM_Stop_DMA+0x148>
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800af1a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	6a1a      	ldr	r2, [r3, #32]
 800af22:	f241 1311 	movw	r3, #4369	@ 0x1111
 800af26:	4013      	ands	r3, r2
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d10f      	bne.n	800af4c <HAL_TIM_PWM_Stop_DMA+0x178>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	6a1a      	ldr	r2, [r3, #32]
 800af32:	f244 4344 	movw	r3, #17476	@ 0x4444
 800af36:	4013      	ands	r3, r2
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d107      	bne.n	800af4c <HAL_TIM_PWM_Stop_DMA+0x178>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f022 0201 	bic.w	r2, r2, #1
 800af4a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d104      	bne.n	800af5c <HAL_TIM_PWM_Stop_DMA+0x188>
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2201      	movs	r2, #1
 800af56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800af5a:	e023      	b.n	800afa4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	2b04      	cmp	r3, #4
 800af60:	d104      	bne.n	800af6c <HAL_TIM_PWM_Stop_DMA+0x198>
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	2201      	movs	r2, #1
 800af66:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800af6a:	e01b      	b.n	800afa4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	2b08      	cmp	r3, #8
 800af70:	d104      	bne.n	800af7c <HAL_TIM_PWM_Stop_DMA+0x1a8>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2201      	movs	r2, #1
 800af76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800af7a:	e013      	b.n	800afa4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	2b0c      	cmp	r3, #12
 800af80:	d104      	bne.n	800af8c <HAL_TIM_PWM_Stop_DMA+0x1b8>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2201      	movs	r2, #1
 800af86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800af8a:	e00b      	b.n	800afa4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	2b10      	cmp	r3, #16
 800af90:	d104      	bne.n	800af9c <HAL_TIM_PWM_Stop_DMA+0x1c8>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2201      	movs	r2, #1
 800af96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800af9a:	e003      	b.n	800afa4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2201      	movs	r2, #1
 800afa0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800afa4:	7bfb      	ldrb	r3, [r7, #15]
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3710      	adds	r7, #16
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}
 800afae:	bf00      	nop
 800afb0:	40012c00 	.word	0x40012c00
 800afb4:	40013400 	.word	0x40013400
 800afb8:	40014000 	.word	0x40014000
 800afbc:	40014400 	.word	0x40014400
 800afc0:	40014800 	.word	0x40014800

0800afc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b084      	sub	sp, #16
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	68db      	ldr	r3, [r3, #12]
 800afd2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	691b      	ldr	r3, [r3, #16]
 800afda:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	f003 0302 	and.w	r3, r3, #2
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d020      	beq.n	800b028 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	f003 0302 	and.w	r3, r3, #2
 800afec:	2b00      	cmp	r3, #0
 800afee:	d01b      	beq.n	800b028 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	f06f 0202 	mvn.w	r2, #2
 800aff8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2201      	movs	r2, #1
 800affe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	699b      	ldr	r3, [r3, #24]
 800b006:	f003 0303 	and.w	r3, r3, #3
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d003      	beq.n	800b016 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f000 fb40 	bl	800b694 <HAL_TIM_IC_CaptureCallback>
 800b014:	e005      	b.n	800b022 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f000 fb32 	bl	800b680 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f7f7 fce5 	bl	80029ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	2200      	movs	r2, #0
 800b026:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	f003 0304 	and.w	r3, r3, #4
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d020      	beq.n	800b074 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	f003 0304 	and.w	r3, r3, #4
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d01b      	beq.n	800b074 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	f06f 0204 	mvn.w	r2, #4
 800b044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	2202      	movs	r2, #2
 800b04a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	699b      	ldr	r3, [r3, #24]
 800b052:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b056:	2b00      	cmp	r3, #0
 800b058:	d003      	beq.n	800b062 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	f000 fb1a 	bl	800b694 <HAL_TIM_IC_CaptureCallback>
 800b060:	e005      	b.n	800b06e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	f000 fb0c 	bl	800b680 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f7f7 fcbf 	bl	80029ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	2200      	movs	r2, #0
 800b072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	f003 0308 	and.w	r3, r3, #8
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d020      	beq.n	800b0c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	f003 0308 	and.w	r3, r3, #8
 800b084:	2b00      	cmp	r3, #0
 800b086:	d01b      	beq.n	800b0c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	f06f 0208 	mvn.w	r2, #8
 800b090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	2204      	movs	r2, #4
 800b096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	69db      	ldr	r3, [r3, #28]
 800b09e:	f003 0303 	and.w	r3, r3, #3
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d003      	beq.n	800b0ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f000 faf4 	bl	800b694 <HAL_TIM_IC_CaptureCallback>
 800b0ac:	e005      	b.n	800b0ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0ae:	6878      	ldr	r0, [r7, #4]
 800b0b0:	f000 fae6 	bl	800b680 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f7f7 fc99 	bl	80029ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2200      	movs	r2, #0
 800b0be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	f003 0310 	and.w	r3, r3, #16
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d020      	beq.n	800b10c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	f003 0310 	and.w	r3, r3, #16
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d01b      	beq.n	800b10c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	f06f 0210 	mvn.w	r2, #16
 800b0dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2208      	movs	r2, #8
 800b0e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	69db      	ldr	r3, [r3, #28]
 800b0ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d003      	beq.n	800b0fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f000 face 	bl	800b694 <HAL_TIM_IC_CaptureCallback>
 800b0f8:	e005      	b.n	800b106 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f000 fac0 	bl	800b680 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f7f7 fc73 	bl	80029ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2200      	movs	r2, #0
 800b10a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b10c:	68bb      	ldr	r3, [r7, #8]
 800b10e:	f003 0301 	and.w	r3, r3, #1
 800b112:	2b00      	cmp	r3, #0
 800b114:	d00c      	beq.n	800b130 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	f003 0301 	and.w	r3, r3, #1
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d007      	beq.n	800b130 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f06f 0201 	mvn.w	r2, #1
 800b128:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b12a:	6878      	ldr	r0, [r7, #4]
 800b12c:	f7f7 fe42 	bl	8002db4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b136:	2b00      	cmp	r3, #0
 800b138:	d104      	bne.n	800b144 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b13a:	68bb      	ldr	r3, [r7, #8]
 800b13c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b140:	2b00      	cmp	r3, #0
 800b142:	d00c      	beq.n	800b15e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d007      	beq.n	800b15e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b156:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f001 f875 	bl	800c248 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b164:	2b00      	cmp	r3, #0
 800b166:	d00c      	beq.n	800b182 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d007      	beq.n	800b182 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b17a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b17c:	6878      	ldr	r0, [r7, #4]
 800b17e:	f001 f86d 	bl	800c25c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d00c      	beq.n	800b1a6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b192:	2b00      	cmp	r3, #0
 800b194:	d007      	beq.n	800b1a6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b19e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b1a0:	6878      	ldr	r0, [r7, #4]
 800b1a2:	f000 fa8b 	bl	800b6bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	f003 0320 	and.w	r3, r3, #32
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d00c      	beq.n	800b1ca <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	f003 0320 	and.w	r3, r3, #32
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d007      	beq.n	800b1ca <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	f06f 0220 	mvn.w	r2, #32
 800b1c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f001 f835 	bl	800c234 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d00c      	beq.n	800b1ee <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d007      	beq.n	800b1ee <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800b1e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f001 f841 	bl	800c270 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800b1ee:	68bb      	ldr	r3, [r7, #8]
 800b1f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d00c      	beq.n	800b212 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d007      	beq.n	800b212 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800b20a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800b20c:	6878      	ldr	r0, [r7, #4]
 800b20e:	f001 f839 	bl	800c284 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d00c      	beq.n	800b236 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b222:	2b00      	cmp	r3, #0
 800b224:	d007      	beq.n	800b236 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800b22e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f001 f831 	bl	800c298 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d00c      	beq.n	800b25a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b246:	2b00      	cmp	r3, #0
 800b248:	d007      	beq.n	800b25a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800b252:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f001 f829 	bl	800c2ac <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b25a:	bf00      	nop
 800b25c:	3710      	adds	r7, #16
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}
	...

0800b264 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b086      	sub	sp, #24
 800b268:	af00      	add	r7, sp, #0
 800b26a:	60f8      	str	r0, [r7, #12]
 800b26c:	60b9      	str	r1, [r7, #8]
 800b26e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b270:	2300      	movs	r3, #0
 800b272:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b27a:	2b01      	cmp	r3, #1
 800b27c:	d101      	bne.n	800b282 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b27e:	2302      	movs	r3, #2
 800b280:	e0ff      	b.n	800b482 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	2201      	movs	r2, #1
 800b286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	2b14      	cmp	r3, #20
 800b28e:	f200 80f0 	bhi.w	800b472 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b292:	a201      	add	r2, pc, #4	@ (adr r2, 800b298 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b298:	0800b2ed 	.word	0x0800b2ed
 800b29c:	0800b473 	.word	0x0800b473
 800b2a0:	0800b473 	.word	0x0800b473
 800b2a4:	0800b473 	.word	0x0800b473
 800b2a8:	0800b32d 	.word	0x0800b32d
 800b2ac:	0800b473 	.word	0x0800b473
 800b2b0:	0800b473 	.word	0x0800b473
 800b2b4:	0800b473 	.word	0x0800b473
 800b2b8:	0800b36f 	.word	0x0800b36f
 800b2bc:	0800b473 	.word	0x0800b473
 800b2c0:	0800b473 	.word	0x0800b473
 800b2c4:	0800b473 	.word	0x0800b473
 800b2c8:	0800b3af 	.word	0x0800b3af
 800b2cc:	0800b473 	.word	0x0800b473
 800b2d0:	0800b473 	.word	0x0800b473
 800b2d4:	0800b473 	.word	0x0800b473
 800b2d8:	0800b3f1 	.word	0x0800b3f1
 800b2dc:	0800b473 	.word	0x0800b473
 800b2e0:	0800b473 	.word	0x0800b473
 800b2e4:	0800b473 	.word	0x0800b473
 800b2e8:	0800b431 	.word	0x0800b431
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	68b9      	ldr	r1, [r7, #8]
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f000 fb64 	bl	800b9c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	699a      	ldr	r2, [r3, #24]
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	f042 0208 	orr.w	r2, r2, #8
 800b306:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	699a      	ldr	r2, [r3, #24]
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f022 0204 	bic.w	r2, r2, #4
 800b316:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	6999      	ldr	r1, [r3, #24]
 800b31e:	68bb      	ldr	r3, [r7, #8]
 800b320:	691a      	ldr	r2, [r3, #16]
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	430a      	orrs	r2, r1
 800b328:	619a      	str	r2, [r3, #24]
      break;
 800b32a:	e0a5      	b.n	800b478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	68b9      	ldr	r1, [r7, #8]
 800b332:	4618      	mov	r0, r3
 800b334:	f000 fbd4 	bl	800bae0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	699a      	ldr	r2, [r3, #24]
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b346:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	699a      	ldr	r2, [r3, #24]
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b356:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	6999      	ldr	r1, [r3, #24]
 800b35e:	68bb      	ldr	r3, [r7, #8]
 800b360:	691b      	ldr	r3, [r3, #16]
 800b362:	021a      	lsls	r2, r3, #8
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	430a      	orrs	r2, r1
 800b36a:	619a      	str	r2, [r3, #24]
      break;
 800b36c:	e084      	b.n	800b478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	68b9      	ldr	r1, [r7, #8]
 800b374:	4618      	mov	r0, r3
 800b376:	f000 fc3d 	bl	800bbf4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	69da      	ldr	r2, [r3, #28]
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	f042 0208 	orr.w	r2, r2, #8
 800b388:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	69da      	ldr	r2, [r3, #28]
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f022 0204 	bic.w	r2, r2, #4
 800b398:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	69d9      	ldr	r1, [r3, #28]
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	691a      	ldr	r2, [r3, #16]
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	430a      	orrs	r2, r1
 800b3aa:	61da      	str	r2, [r3, #28]
      break;
 800b3ac:	e064      	b.n	800b478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	68b9      	ldr	r1, [r7, #8]
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f000 fca5 	bl	800bd04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	69da      	ldr	r2, [r3, #28]
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b3c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	69da      	ldr	r2, [r3, #28]
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b3d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	69d9      	ldr	r1, [r3, #28]
 800b3e0:	68bb      	ldr	r3, [r7, #8]
 800b3e2:	691b      	ldr	r3, [r3, #16]
 800b3e4:	021a      	lsls	r2, r3, #8
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	430a      	orrs	r2, r1
 800b3ec:	61da      	str	r2, [r3, #28]
      break;
 800b3ee:	e043      	b.n	800b478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	68b9      	ldr	r1, [r7, #8]
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f000 fd0e 	bl	800be18 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	f042 0208 	orr.w	r2, r2, #8
 800b40a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	f022 0204 	bic.w	r2, r2, #4
 800b41a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b422:	68bb      	ldr	r3, [r7, #8]
 800b424:	691a      	ldr	r2, [r3, #16]
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	430a      	orrs	r2, r1
 800b42c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b42e:	e023      	b.n	800b478 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	68b9      	ldr	r1, [r7, #8]
 800b436:	4618      	mov	r0, r3
 800b438:	f000 fd52 	bl	800bee0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b44a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b45a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	691b      	ldr	r3, [r3, #16]
 800b466:	021a      	lsls	r2, r3, #8
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	430a      	orrs	r2, r1
 800b46e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b470:	e002      	b.n	800b478 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b472:	2301      	movs	r3, #1
 800b474:	75fb      	strb	r3, [r7, #23]
      break;
 800b476:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	2200      	movs	r2, #0
 800b47c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b480:	7dfb      	ldrb	r3, [r7, #23]
}
 800b482:	4618      	mov	r0, r3
 800b484:	3718      	adds	r7, #24
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	bf00      	nop

0800b48c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b084      	sub	sp, #16
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
 800b494:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b496:	2300      	movs	r3, #0
 800b498:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b4a0:	2b01      	cmp	r3, #1
 800b4a2:	d101      	bne.n	800b4a8 <HAL_TIM_ConfigClockSource+0x1c>
 800b4a4:	2302      	movs	r3, #2
 800b4a6:	e0de      	b.n	800b666 <HAL_TIM_ConfigClockSource+0x1da>
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	2201      	movs	r2, #1
 800b4ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2202      	movs	r2, #2
 800b4b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	689b      	ldr	r3, [r3, #8]
 800b4be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b4c0:	68bb      	ldr	r3, [r7, #8]
 800b4c2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800b4c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b4ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b4d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	68ba      	ldr	r2, [r7, #8]
 800b4da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b4dc:	683b      	ldr	r3, [r7, #0]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	4a63      	ldr	r2, [pc, #396]	@ (800b670 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	f000 80a9 	beq.w	800b63a <HAL_TIM_ConfigClockSource+0x1ae>
 800b4e8:	4a61      	ldr	r2, [pc, #388]	@ (800b670 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	f200 80ae 	bhi.w	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b4f0:	4a60      	ldr	r2, [pc, #384]	@ (800b674 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b4f2:	4293      	cmp	r3, r2
 800b4f4:	f000 80a1 	beq.w	800b63a <HAL_TIM_ConfigClockSource+0x1ae>
 800b4f8:	4a5e      	ldr	r2, [pc, #376]	@ (800b674 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b4fa:	4293      	cmp	r3, r2
 800b4fc:	f200 80a6 	bhi.w	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b500:	4a5d      	ldr	r2, [pc, #372]	@ (800b678 <HAL_TIM_ConfigClockSource+0x1ec>)
 800b502:	4293      	cmp	r3, r2
 800b504:	f000 8099 	beq.w	800b63a <HAL_TIM_ConfigClockSource+0x1ae>
 800b508:	4a5b      	ldr	r2, [pc, #364]	@ (800b678 <HAL_TIM_ConfigClockSource+0x1ec>)
 800b50a:	4293      	cmp	r3, r2
 800b50c:	f200 809e 	bhi.w	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b510:	4a5a      	ldr	r2, [pc, #360]	@ (800b67c <HAL_TIM_ConfigClockSource+0x1f0>)
 800b512:	4293      	cmp	r3, r2
 800b514:	f000 8091 	beq.w	800b63a <HAL_TIM_ConfigClockSource+0x1ae>
 800b518:	4a58      	ldr	r2, [pc, #352]	@ (800b67c <HAL_TIM_ConfigClockSource+0x1f0>)
 800b51a:	4293      	cmp	r3, r2
 800b51c:	f200 8096 	bhi.w	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b520:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b524:	f000 8089 	beq.w	800b63a <HAL_TIM_ConfigClockSource+0x1ae>
 800b528:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b52c:	f200 808e 	bhi.w	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b530:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b534:	d03e      	beq.n	800b5b4 <HAL_TIM_ConfigClockSource+0x128>
 800b536:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b53a:	f200 8087 	bhi.w	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b53e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b542:	f000 8086 	beq.w	800b652 <HAL_TIM_ConfigClockSource+0x1c6>
 800b546:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b54a:	d87f      	bhi.n	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b54c:	2b70      	cmp	r3, #112	@ 0x70
 800b54e:	d01a      	beq.n	800b586 <HAL_TIM_ConfigClockSource+0xfa>
 800b550:	2b70      	cmp	r3, #112	@ 0x70
 800b552:	d87b      	bhi.n	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b554:	2b60      	cmp	r3, #96	@ 0x60
 800b556:	d050      	beq.n	800b5fa <HAL_TIM_ConfigClockSource+0x16e>
 800b558:	2b60      	cmp	r3, #96	@ 0x60
 800b55a:	d877      	bhi.n	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b55c:	2b50      	cmp	r3, #80	@ 0x50
 800b55e:	d03c      	beq.n	800b5da <HAL_TIM_ConfigClockSource+0x14e>
 800b560:	2b50      	cmp	r3, #80	@ 0x50
 800b562:	d873      	bhi.n	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b564:	2b40      	cmp	r3, #64	@ 0x40
 800b566:	d058      	beq.n	800b61a <HAL_TIM_ConfigClockSource+0x18e>
 800b568:	2b40      	cmp	r3, #64	@ 0x40
 800b56a:	d86f      	bhi.n	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b56c:	2b30      	cmp	r3, #48	@ 0x30
 800b56e:	d064      	beq.n	800b63a <HAL_TIM_ConfigClockSource+0x1ae>
 800b570:	2b30      	cmp	r3, #48	@ 0x30
 800b572:	d86b      	bhi.n	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b574:	2b20      	cmp	r3, #32
 800b576:	d060      	beq.n	800b63a <HAL_TIM_ConfigClockSource+0x1ae>
 800b578:	2b20      	cmp	r3, #32
 800b57a:	d867      	bhi.n	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d05c      	beq.n	800b63a <HAL_TIM_ConfigClockSource+0x1ae>
 800b580:	2b10      	cmp	r3, #16
 800b582:	d05a      	beq.n	800b63a <HAL_TIM_ConfigClockSource+0x1ae>
 800b584:	e062      	b.n	800b64c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b596:	f000 fd85 	bl	800c0a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	689b      	ldr	r3, [r3, #8]
 800b5a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b5a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	68ba      	ldr	r2, [r7, #8]
 800b5b0:	609a      	str	r2, [r3, #8]
      break;
 800b5b2:	e04f      	b.n	800b654 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b5c4:	f000 fd6e 	bl	800c0a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	689a      	ldr	r2, [r3, #8]
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b5d6:	609a      	str	r2, [r3, #8]
      break;
 800b5d8:	e03c      	b.n	800b654 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5e6:	461a      	mov	r2, r3
 800b5e8:	f000 fce0 	bl	800bfac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	2150      	movs	r1, #80	@ 0x50
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	f000 fd39 	bl	800c06a <TIM_ITRx_SetConfig>
      break;
 800b5f8:	e02c      	b.n	800b654 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b606:	461a      	mov	r2, r3
 800b608:	f000 fcff 	bl	800c00a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	2160      	movs	r1, #96	@ 0x60
 800b612:	4618      	mov	r0, r3
 800b614:	f000 fd29 	bl	800c06a <TIM_ITRx_SetConfig>
      break;
 800b618:	e01c      	b.n	800b654 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b622:	683b      	ldr	r3, [r7, #0]
 800b624:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b626:	461a      	mov	r2, r3
 800b628:	f000 fcc0 	bl	800bfac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	2140      	movs	r1, #64	@ 0x40
 800b632:	4618      	mov	r0, r3
 800b634:	f000 fd19 	bl	800c06a <TIM_ITRx_SetConfig>
      break;
 800b638:	e00c      	b.n	800b654 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681a      	ldr	r2, [r3, #0]
 800b63e:	683b      	ldr	r3, [r7, #0]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	4619      	mov	r1, r3
 800b644:	4610      	mov	r0, r2
 800b646:	f000 fd10 	bl	800c06a <TIM_ITRx_SetConfig>
      break;
 800b64a:	e003      	b.n	800b654 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800b64c:	2301      	movs	r3, #1
 800b64e:	73fb      	strb	r3, [r7, #15]
      break;
 800b650:	e000      	b.n	800b654 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800b652:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	2201      	movs	r2, #1
 800b658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	2200      	movs	r2, #0
 800b660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b664:	7bfb      	ldrb	r3, [r7, #15]
}
 800b666:	4618      	mov	r0, r3
 800b668:	3710      	adds	r7, #16
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bd80      	pop	{r7, pc}
 800b66e:	bf00      	nop
 800b670:	00100070 	.word	0x00100070
 800b674:	00100040 	.word	0x00100040
 800b678:	00100030 	.word	0x00100030
 800b67c:	00100020 	.word	0x00100020

0800b680 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b680:	b480      	push	{r7}
 800b682:	b083      	sub	sp, #12
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b688:	bf00      	nop
 800b68a:	370c      	adds	r7, #12
 800b68c:	46bd      	mov	sp, r7
 800b68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b692:	4770      	bx	lr

0800b694 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b694:	b480      	push	{r7}
 800b696:	b083      	sub	sp, #12
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b69c:	bf00      	nop
 800b69e:	370c      	adds	r7, #12
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a6:	4770      	bx	lr

0800b6a8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b083      	sub	sp, #12
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800b6b0:	bf00      	nop
 800b6b2:	370c      	adds	r7, #12
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr

0800b6bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b6bc:	b480      	push	{r7}
 800b6be:	b083      	sub	sp, #12
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b6c4:	bf00      	nop
 800b6c6:	370c      	adds	r7, #12
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ce:	4770      	bx	lr

0800b6d0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b083      	sub	sp, #12
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800b6d8:	bf00      	nop
 800b6da:	370c      	adds	r7, #12
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e2:	4770      	bx	lr

0800b6e4 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b084      	sub	sp, #16
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6f0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6f6:	687a      	ldr	r2, [r7, #4]
 800b6f8:	429a      	cmp	r2, r3
 800b6fa:	d107      	bne.n	800b70c <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	2201      	movs	r2, #1
 800b700:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	2201      	movs	r2, #1
 800b706:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b70a:	e02a      	b.n	800b762 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b710:	687a      	ldr	r2, [r7, #4]
 800b712:	429a      	cmp	r2, r3
 800b714:	d107      	bne.n	800b726 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	2202      	movs	r2, #2
 800b71a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	2201      	movs	r2, #1
 800b720:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b724:	e01d      	b.n	800b762 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b72a:	687a      	ldr	r2, [r7, #4]
 800b72c:	429a      	cmp	r2, r3
 800b72e:	d107      	bne.n	800b740 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	2204      	movs	r2, #4
 800b734:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	2201      	movs	r2, #1
 800b73a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b73e:	e010      	b.n	800b762 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b744:	687a      	ldr	r2, [r7, #4]
 800b746:	429a      	cmp	r2, r3
 800b748:	d107      	bne.n	800b75a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	2208      	movs	r2, #8
 800b74e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	2201      	movs	r2, #1
 800b754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b758:	e003      	b.n	800b762 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	2201      	movs	r2, #1
 800b75e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800b762:	68f8      	ldr	r0, [r7, #12]
 800b764:	f7ff ffb4 	bl	800b6d0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	2200      	movs	r2, #0
 800b76c:	771a      	strb	r2, [r3, #28]
}
 800b76e:	bf00      	nop
 800b770:	3710      	adds	r7, #16
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}

0800b776 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800b776:	b580      	push	{r7, lr}
 800b778:	b084      	sub	sp, #16
 800b77a:	af00      	add	r7, sp, #0
 800b77c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b782:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b788:	687a      	ldr	r2, [r7, #4]
 800b78a:	429a      	cmp	r2, r3
 800b78c:	d10b      	bne.n	800b7a6 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2201      	movs	r2, #1
 800b792:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	69db      	ldr	r3, [r3, #28]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d136      	bne.n	800b80a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	2201      	movs	r2, #1
 800b7a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b7a4:	e031      	b.n	800b80a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7aa:	687a      	ldr	r2, [r7, #4]
 800b7ac:	429a      	cmp	r2, r3
 800b7ae:	d10b      	bne.n	800b7c8 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	2202      	movs	r2, #2
 800b7b4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	69db      	ldr	r3, [r3, #28]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d125      	bne.n	800b80a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b7c6:	e020      	b.n	800b80a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7cc:	687a      	ldr	r2, [r7, #4]
 800b7ce:	429a      	cmp	r2, r3
 800b7d0:	d10b      	bne.n	800b7ea <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	2204      	movs	r2, #4
 800b7d6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	69db      	ldr	r3, [r3, #28]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d114      	bne.n	800b80a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b7e8:	e00f      	b.n	800b80a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7ee:	687a      	ldr	r2, [r7, #4]
 800b7f0:	429a      	cmp	r2, r3
 800b7f2:	d10a      	bne.n	800b80a <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	2208      	movs	r2, #8
 800b7f8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	69db      	ldr	r3, [r3, #28]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d103      	bne.n	800b80a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	2201      	movs	r2, #1
 800b806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b80a:	68f8      	ldr	r0, [r7, #12]
 800b80c:	f7f7 f8ee 	bl	80029ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	2200      	movs	r2, #0
 800b814:	771a      	strb	r2, [r3, #28]
}
 800b816:	bf00      	nop
 800b818:	3710      	adds	r7, #16
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}

0800b81e <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b81e:	b580      	push	{r7, lr}
 800b820:	b084      	sub	sp, #16
 800b822:	af00      	add	r7, sp, #0
 800b824:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b82a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b830:	687a      	ldr	r2, [r7, #4]
 800b832:	429a      	cmp	r2, r3
 800b834:	d103      	bne.n	800b83e <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2201      	movs	r2, #1
 800b83a:	771a      	strb	r2, [r3, #28]
 800b83c:	e019      	b.n	800b872 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b842:	687a      	ldr	r2, [r7, #4]
 800b844:	429a      	cmp	r2, r3
 800b846:	d103      	bne.n	800b850 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	2202      	movs	r2, #2
 800b84c:	771a      	strb	r2, [r3, #28]
 800b84e:	e010      	b.n	800b872 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b854:	687a      	ldr	r2, [r7, #4]
 800b856:	429a      	cmp	r2, r3
 800b858:	d103      	bne.n	800b862 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	2204      	movs	r2, #4
 800b85e:	771a      	strb	r2, [r3, #28]
 800b860:	e007      	b.n	800b872 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	429a      	cmp	r2, r3
 800b86a:	d102      	bne.n	800b872 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	2208      	movs	r2, #8
 800b870:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800b872:	68f8      	ldr	r0, [r7, #12]
 800b874:	f7ff ff18 	bl	800b6a8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	2200      	movs	r2, #0
 800b87c:	771a      	strb	r2, [r3, #28]
}
 800b87e:	bf00      	nop
 800b880:	3710      	adds	r7, #16
 800b882:	46bd      	mov	sp, r7
 800b884:	bd80      	pop	{r7, pc}
	...

0800b888 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b888:	b480      	push	{r7}
 800b88a:	b085      	sub	sp, #20
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	6078      	str	r0, [r7, #4]
 800b890:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	4a42      	ldr	r2, [pc, #264]	@ (800b9a4 <TIM_Base_SetConfig+0x11c>)
 800b89c:	4293      	cmp	r3, r2
 800b89e:	d00f      	beq.n	800b8c0 <TIM_Base_SetConfig+0x38>
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8a6:	d00b      	beq.n	800b8c0 <TIM_Base_SetConfig+0x38>
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	4a3f      	ldr	r2, [pc, #252]	@ (800b9a8 <TIM_Base_SetConfig+0x120>)
 800b8ac:	4293      	cmp	r3, r2
 800b8ae:	d007      	beq.n	800b8c0 <TIM_Base_SetConfig+0x38>
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	4a3e      	ldr	r2, [pc, #248]	@ (800b9ac <TIM_Base_SetConfig+0x124>)
 800b8b4:	4293      	cmp	r3, r2
 800b8b6:	d003      	beq.n	800b8c0 <TIM_Base_SetConfig+0x38>
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	4a3d      	ldr	r2, [pc, #244]	@ (800b9b0 <TIM_Base_SetConfig+0x128>)
 800b8bc:	4293      	cmp	r3, r2
 800b8be:	d108      	bne.n	800b8d2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b8c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	685b      	ldr	r3, [r3, #4]
 800b8cc:	68fa      	ldr	r2, [r7, #12]
 800b8ce:	4313      	orrs	r3, r2
 800b8d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	4a33      	ldr	r2, [pc, #204]	@ (800b9a4 <TIM_Base_SetConfig+0x11c>)
 800b8d6:	4293      	cmp	r3, r2
 800b8d8:	d01b      	beq.n	800b912 <TIM_Base_SetConfig+0x8a>
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8e0:	d017      	beq.n	800b912 <TIM_Base_SetConfig+0x8a>
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	4a30      	ldr	r2, [pc, #192]	@ (800b9a8 <TIM_Base_SetConfig+0x120>)
 800b8e6:	4293      	cmp	r3, r2
 800b8e8:	d013      	beq.n	800b912 <TIM_Base_SetConfig+0x8a>
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	4a2f      	ldr	r2, [pc, #188]	@ (800b9ac <TIM_Base_SetConfig+0x124>)
 800b8ee:	4293      	cmp	r3, r2
 800b8f0:	d00f      	beq.n	800b912 <TIM_Base_SetConfig+0x8a>
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	4a2e      	ldr	r2, [pc, #184]	@ (800b9b0 <TIM_Base_SetConfig+0x128>)
 800b8f6:	4293      	cmp	r3, r2
 800b8f8:	d00b      	beq.n	800b912 <TIM_Base_SetConfig+0x8a>
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	4a2d      	ldr	r2, [pc, #180]	@ (800b9b4 <TIM_Base_SetConfig+0x12c>)
 800b8fe:	4293      	cmp	r3, r2
 800b900:	d007      	beq.n	800b912 <TIM_Base_SetConfig+0x8a>
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	4a2c      	ldr	r2, [pc, #176]	@ (800b9b8 <TIM_Base_SetConfig+0x130>)
 800b906:	4293      	cmp	r3, r2
 800b908:	d003      	beq.n	800b912 <TIM_Base_SetConfig+0x8a>
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	4a2b      	ldr	r2, [pc, #172]	@ (800b9bc <TIM_Base_SetConfig+0x134>)
 800b90e:	4293      	cmp	r3, r2
 800b910:	d108      	bne.n	800b924 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b918:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b91a:	683b      	ldr	r3, [r7, #0]
 800b91c:	68db      	ldr	r3, [r3, #12]
 800b91e:	68fa      	ldr	r2, [r7, #12]
 800b920:	4313      	orrs	r3, r2
 800b922:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	695b      	ldr	r3, [r3, #20]
 800b92e:	4313      	orrs	r3, r2
 800b930:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	68fa      	ldr	r2, [r7, #12]
 800b936:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	689a      	ldr	r2, [r3, #8]
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	681a      	ldr	r2, [r3, #0]
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	4a16      	ldr	r2, [pc, #88]	@ (800b9a4 <TIM_Base_SetConfig+0x11c>)
 800b94c:	4293      	cmp	r3, r2
 800b94e:	d00f      	beq.n	800b970 <TIM_Base_SetConfig+0xe8>
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	4a17      	ldr	r2, [pc, #92]	@ (800b9b0 <TIM_Base_SetConfig+0x128>)
 800b954:	4293      	cmp	r3, r2
 800b956:	d00b      	beq.n	800b970 <TIM_Base_SetConfig+0xe8>
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	4a16      	ldr	r2, [pc, #88]	@ (800b9b4 <TIM_Base_SetConfig+0x12c>)
 800b95c:	4293      	cmp	r3, r2
 800b95e:	d007      	beq.n	800b970 <TIM_Base_SetConfig+0xe8>
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	4a15      	ldr	r2, [pc, #84]	@ (800b9b8 <TIM_Base_SetConfig+0x130>)
 800b964:	4293      	cmp	r3, r2
 800b966:	d003      	beq.n	800b970 <TIM_Base_SetConfig+0xe8>
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	4a14      	ldr	r2, [pc, #80]	@ (800b9bc <TIM_Base_SetConfig+0x134>)
 800b96c:	4293      	cmp	r3, r2
 800b96e:	d103      	bne.n	800b978 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	691a      	ldr	r2, [r3, #16]
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2201      	movs	r2, #1
 800b97c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	691b      	ldr	r3, [r3, #16]
 800b982:	f003 0301 	and.w	r3, r3, #1
 800b986:	2b01      	cmp	r3, #1
 800b988:	d105      	bne.n	800b996 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	691b      	ldr	r3, [r3, #16]
 800b98e:	f023 0201 	bic.w	r2, r3, #1
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	611a      	str	r2, [r3, #16]
  }
}
 800b996:	bf00      	nop
 800b998:	3714      	adds	r7, #20
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr
 800b9a2:	bf00      	nop
 800b9a4:	40012c00 	.word	0x40012c00
 800b9a8:	40000400 	.word	0x40000400
 800b9ac:	40000800 	.word	0x40000800
 800b9b0:	40013400 	.word	0x40013400
 800b9b4:	40014000 	.word	0x40014000
 800b9b8:	40014400 	.word	0x40014400
 800b9bc:	40014800 	.word	0x40014800

0800b9c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b9c0:	b480      	push	{r7}
 800b9c2:	b087      	sub	sp, #28
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
 800b9c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	6a1b      	ldr	r3, [r3, #32]
 800b9ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	6a1b      	ldr	r3, [r3, #32]
 800b9d4:	f023 0201 	bic.w	r2, r3, #1
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	685b      	ldr	r3, [r3, #4]
 800b9e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	699b      	ldr	r3, [r3, #24]
 800b9e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b9ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	f023 0303 	bic.w	r3, r3, #3
 800b9fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	68fa      	ldr	r2, [r7, #12]
 800ba02:	4313      	orrs	r3, r2
 800ba04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	f023 0302 	bic.w	r3, r3, #2
 800ba0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	689b      	ldr	r3, [r3, #8]
 800ba12:	697a      	ldr	r2, [r7, #20]
 800ba14:	4313      	orrs	r3, r2
 800ba16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	4a2c      	ldr	r2, [pc, #176]	@ (800bacc <TIM_OC1_SetConfig+0x10c>)
 800ba1c:	4293      	cmp	r3, r2
 800ba1e:	d00f      	beq.n	800ba40 <TIM_OC1_SetConfig+0x80>
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	4a2b      	ldr	r2, [pc, #172]	@ (800bad0 <TIM_OC1_SetConfig+0x110>)
 800ba24:	4293      	cmp	r3, r2
 800ba26:	d00b      	beq.n	800ba40 <TIM_OC1_SetConfig+0x80>
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	4a2a      	ldr	r2, [pc, #168]	@ (800bad4 <TIM_OC1_SetConfig+0x114>)
 800ba2c:	4293      	cmp	r3, r2
 800ba2e:	d007      	beq.n	800ba40 <TIM_OC1_SetConfig+0x80>
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	4a29      	ldr	r2, [pc, #164]	@ (800bad8 <TIM_OC1_SetConfig+0x118>)
 800ba34:	4293      	cmp	r3, r2
 800ba36:	d003      	beq.n	800ba40 <TIM_OC1_SetConfig+0x80>
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	4a28      	ldr	r2, [pc, #160]	@ (800badc <TIM_OC1_SetConfig+0x11c>)
 800ba3c:	4293      	cmp	r3, r2
 800ba3e:	d10c      	bne.n	800ba5a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ba40:	697b      	ldr	r3, [r7, #20]
 800ba42:	f023 0308 	bic.w	r3, r3, #8
 800ba46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ba48:	683b      	ldr	r3, [r7, #0]
 800ba4a:	68db      	ldr	r3, [r3, #12]
 800ba4c:	697a      	ldr	r2, [r7, #20]
 800ba4e:	4313      	orrs	r3, r2
 800ba50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ba52:	697b      	ldr	r3, [r7, #20]
 800ba54:	f023 0304 	bic.w	r3, r3, #4
 800ba58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	4a1b      	ldr	r2, [pc, #108]	@ (800bacc <TIM_OC1_SetConfig+0x10c>)
 800ba5e:	4293      	cmp	r3, r2
 800ba60:	d00f      	beq.n	800ba82 <TIM_OC1_SetConfig+0xc2>
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	4a1a      	ldr	r2, [pc, #104]	@ (800bad0 <TIM_OC1_SetConfig+0x110>)
 800ba66:	4293      	cmp	r3, r2
 800ba68:	d00b      	beq.n	800ba82 <TIM_OC1_SetConfig+0xc2>
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	4a19      	ldr	r2, [pc, #100]	@ (800bad4 <TIM_OC1_SetConfig+0x114>)
 800ba6e:	4293      	cmp	r3, r2
 800ba70:	d007      	beq.n	800ba82 <TIM_OC1_SetConfig+0xc2>
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	4a18      	ldr	r2, [pc, #96]	@ (800bad8 <TIM_OC1_SetConfig+0x118>)
 800ba76:	4293      	cmp	r3, r2
 800ba78:	d003      	beq.n	800ba82 <TIM_OC1_SetConfig+0xc2>
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	4a17      	ldr	r2, [pc, #92]	@ (800badc <TIM_OC1_SetConfig+0x11c>)
 800ba7e:	4293      	cmp	r3, r2
 800ba80:	d111      	bne.n	800baa6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ba82:	693b      	ldr	r3, [r7, #16]
 800ba84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ba88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ba8a:	693b      	ldr	r3, [r7, #16]
 800ba8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ba90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	695b      	ldr	r3, [r3, #20]
 800ba96:	693a      	ldr	r2, [r7, #16]
 800ba98:	4313      	orrs	r3, r2
 800ba9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	699b      	ldr	r3, [r3, #24]
 800baa0:	693a      	ldr	r2, [r7, #16]
 800baa2:	4313      	orrs	r3, r2
 800baa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	693a      	ldr	r2, [r7, #16]
 800baaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	68fa      	ldr	r2, [r7, #12]
 800bab0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	685a      	ldr	r2, [r3, #4]
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	697a      	ldr	r2, [r7, #20]
 800babe:	621a      	str	r2, [r3, #32]
}
 800bac0:	bf00      	nop
 800bac2:	371c      	adds	r7, #28
 800bac4:	46bd      	mov	sp, r7
 800bac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baca:	4770      	bx	lr
 800bacc:	40012c00 	.word	0x40012c00
 800bad0:	40013400 	.word	0x40013400
 800bad4:	40014000 	.word	0x40014000
 800bad8:	40014400 	.word	0x40014400
 800badc:	40014800 	.word	0x40014800

0800bae0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bae0:	b480      	push	{r7}
 800bae2:	b087      	sub	sp, #28
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
 800bae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	6a1b      	ldr	r3, [r3, #32]
 800baee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	6a1b      	ldr	r3, [r3, #32]
 800baf4:	f023 0210 	bic.w	r2, r3, #16
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	685b      	ldr	r3, [r3, #4]
 800bb00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	699b      	ldr	r3, [r3, #24]
 800bb06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	021b      	lsls	r3, r3, #8
 800bb22:	68fa      	ldr	r2, [r7, #12]
 800bb24:	4313      	orrs	r3, r2
 800bb26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bb28:	697b      	ldr	r3, [r7, #20]
 800bb2a:	f023 0320 	bic.w	r3, r3, #32
 800bb2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	689b      	ldr	r3, [r3, #8]
 800bb34:	011b      	lsls	r3, r3, #4
 800bb36:	697a      	ldr	r2, [r7, #20]
 800bb38:	4313      	orrs	r3, r2
 800bb3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	4a28      	ldr	r2, [pc, #160]	@ (800bbe0 <TIM_OC2_SetConfig+0x100>)
 800bb40:	4293      	cmp	r3, r2
 800bb42:	d003      	beq.n	800bb4c <TIM_OC2_SetConfig+0x6c>
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	4a27      	ldr	r2, [pc, #156]	@ (800bbe4 <TIM_OC2_SetConfig+0x104>)
 800bb48:	4293      	cmp	r3, r2
 800bb4a:	d10d      	bne.n	800bb68 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	68db      	ldr	r3, [r3, #12]
 800bb58:	011b      	lsls	r3, r3, #4
 800bb5a:	697a      	ldr	r2, [r7, #20]
 800bb5c:	4313      	orrs	r3, r2
 800bb5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bb60:	697b      	ldr	r3, [r7, #20]
 800bb62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	4a1d      	ldr	r2, [pc, #116]	@ (800bbe0 <TIM_OC2_SetConfig+0x100>)
 800bb6c:	4293      	cmp	r3, r2
 800bb6e:	d00f      	beq.n	800bb90 <TIM_OC2_SetConfig+0xb0>
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	4a1c      	ldr	r2, [pc, #112]	@ (800bbe4 <TIM_OC2_SetConfig+0x104>)
 800bb74:	4293      	cmp	r3, r2
 800bb76:	d00b      	beq.n	800bb90 <TIM_OC2_SetConfig+0xb0>
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	4a1b      	ldr	r2, [pc, #108]	@ (800bbe8 <TIM_OC2_SetConfig+0x108>)
 800bb7c:	4293      	cmp	r3, r2
 800bb7e:	d007      	beq.n	800bb90 <TIM_OC2_SetConfig+0xb0>
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	4a1a      	ldr	r2, [pc, #104]	@ (800bbec <TIM_OC2_SetConfig+0x10c>)
 800bb84:	4293      	cmp	r3, r2
 800bb86:	d003      	beq.n	800bb90 <TIM_OC2_SetConfig+0xb0>
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	4a19      	ldr	r2, [pc, #100]	@ (800bbf0 <TIM_OC2_SetConfig+0x110>)
 800bb8c:	4293      	cmp	r3, r2
 800bb8e:	d113      	bne.n	800bbb8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bb90:	693b      	ldr	r3, [r7, #16]
 800bb92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bb96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bb98:	693b      	ldr	r3, [r7, #16]
 800bb9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bb9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bba0:	683b      	ldr	r3, [r7, #0]
 800bba2:	695b      	ldr	r3, [r3, #20]
 800bba4:	009b      	lsls	r3, r3, #2
 800bba6:	693a      	ldr	r2, [r7, #16]
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	699b      	ldr	r3, [r3, #24]
 800bbb0:	009b      	lsls	r3, r3, #2
 800bbb2:	693a      	ldr	r2, [r7, #16]
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	693a      	ldr	r2, [r7, #16]
 800bbbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	68fa      	ldr	r2, [r7, #12]
 800bbc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bbc4:	683b      	ldr	r3, [r7, #0]
 800bbc6:	685a      	ldr	r2, [r3, #4]
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	697a      	ldr	r2, [r7, #20]
 800bbd0:	621a      	str	r2, [r3, #32]
}
 800bbd2:	bf00      	nop
 800bbd4:	371c      	adds	r7, #28
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbdc:	4770      	bx	lr
 800bbde:	bf00      	nop
 800bbe0:	40012c00 	.word	0x40012c00
 800bbe4:	40013400 	.word	0x40013400
 800bbe8:	40014000 	.word	0x40014000
 800bbec:	40014400 	.word	0x40014400
 800bbf0:	40014800 	.word	0x40014800

0800bbf4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bbf4:	b480      	push	{r7}
 800bbf6:	b087      	sub	sp, #28
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
 800bbfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6a1b      	ldr	r3, [r3, #32]
 800bc02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	6a1b      	ldr	r3, [r3, #32]
 800bc08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	685b      	ldr	r3, [r3, #4]
 800bc14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	69db      	ldr	r3, [r3, #28]
 800bc1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bc22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	f023 0303 	bic.w	r3, r3, #3
 800bc2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	68fa      	ldr	r2, [r7, #12]
 800bc36:	4313      	orrs	r3, r2
 800bc38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bc3a:	697b      	ldr	r3, [r7, #20]
 800bc3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bc40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	689b      	ldr	r3, [r3, #8]
 800bc46:	021b      	lsls	r3, r3, #8
 800bc48:	697a      	ldr	r2, [r7, #20]
 800bc4a:	4313      	orrs	r3, r2
 800bc4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	4a27      	ldr	r2, [pc, #156]	@ (800bcf0 <TIM_OC3_SetConfig+0xfc>)
 800bc52:	4293      	cmp	r3, r2
 800bc54:	d003      	beq.n	800bc5e <TIM_OC3_SetConfig+0x6a>
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	4a26      	ldr	r2, [pc, #152]	@ (800bcf4 <TIM_OC3_SetConfig+0x100>)
 800bc5a:	4293      	cmp	r3, r2
 800bc5c:	d10d      	bne.n	800bc7a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bc5e:	697b      	ldr	r3, [r7, #20]
 800bc60:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bc64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	68db      	ldr	r3, [r3, #12]
 800bc6a:	021b      	lsls	r3, r3, #8
 800bc6c:	697a      	ldr	r2, [r7, #20]
 800bc6e:	4313      	orrs	r3, r2
 800bc70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bc72:	697b      	ldr	r3, [r7, #20]
 800bc74:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bc78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	4a1c      	ldr	r2, [pc, #112]	@ (800bcf0 <TIM_OC3_SetConfig+0xfc>)
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	d00f      	beq.n	800bca2 <TIM_OC3_SetConfig+0xae>
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	4a1b      	ldr	r2, [pc, #108]	@ (800bcf4 <TIM_OC3_SetConfig+0x100>)
 800bc86:	4293      	cmp	r3, r2
 800bc88:	d00b      	beq.n	800bca2 <TIM_OC3_SetConfig+0xae>
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	4a1a      	ldr	r2, [pc, #104]	@ (800bcf8 <TIM_OC3_SetConfig+0x104>)
 800bc8e:	4293      	cmp	r3, r2
 800bc90:	d007      	beq.n	800bca2 <TIM_OC3_SetConfig+0xae>
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	4a19      	ldr	r2, [pc, #100]	@ (800bcfc <TIM_OC3_SetConfig+0x108>)
 800bc96:	4293      	cmp	r3, r2
 800bc98:	d003      	beq.n	800bca2 <TIM_OC3_SetConfig+0xae>
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	4a18      	ldr	r2, [pc, #96]	@ (800bd00 <TIM_OC3_SetConfig+0x10c>)
 800bc9e:	4293      	cmp	r3, r2
 800bca0:	d113      	bne.n	800bcca <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bca2:	693b      	ldr	r3, [r7, #16]
 800bca4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bca8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bcaa:	693b      	ldr	r3, [r7, #16]
 800bcac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bcb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	695b      	ldr	r3, [r3, #20]
 800bcb6:	011b      	lsls	r3, r3, #4
 800bcb8:	693a      	ldr	r2, [r7, #16]
 800bcba:	4313      	orrs	r3, r2
 800bcbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	699b      	ldr	r3, [r3, #24]
 800bcc2:	011b      	lsls	r3, r3, #4
 800bcc4:	693a      	ldr	r2, [r7, #16]
 800bcc6:	4313      	orrs	r3, r2
 800bcc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	693a      	ldr	r2, [r7, #16]
 800bcce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	68fa      	ldr	r2, [r7, #12]
 800bcd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	685a      	ldr	r2, [r3, #4]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	697a      	ldr	r2, [r7, #20]
 800bce2:	621a      	str	r2, [r3, #32]
}
 800bce4:	bf00      	nop
 800bce6:	371c      	adds	r7, #28
 800bce8:	46bd      	mov	sp, r7
 800bcea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcee:	4770      	bx	lr
 800bcf0:	40012c00 	.word	0x40012c00
 800bcf4:	40013400 	.word	0x40013400
 800bcf8:	40014000 	.word	0x40014000
 800bcfc:	40014400 	.word	0x40014400
 800bd00:	40014800 	.word	0x40014800

0800bd04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b087      	sub	sp, #28
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6a1b      	ldr	r3, [r3, #32]
 800bd12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	6a1b      	ldr	r3, [r3, #32]
 800bd18:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	685b      	ldr	r3, [r3, #4]
 800bd24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	69db      	ldr	r3, [r3, #28]
 800bd2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bd32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bd3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	021b      	lsls	r3, r3, #8
 800bd46:	68fa      	ldr	r2, [r7, #12]
 800bd48:	4313      	orrs	r3, r2
 800bd4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bd4c:	697b      	ldr	r3, [r7, #20]
 800bd4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bd52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	689b      	ldr	r3, [r3, #8]
 800bd58:	031b      	lsls	r3, r3, #12
 800bd5a:	697a      	ldr	r2, [r7, #20]
 800bd5c:	4313      	orrs	r3, r2
 800bd5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	4a28      	ldr	r2, [pc, #160]	@ (800be04 <TIM_OC4_SetConfig+0x100>)
 800bd64:	4293      	cmp	r3, r2
 800bd66:	d003      	beq.n	800bd70 <TIM_OC4_SetConfig+0x6c>
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	4a27      	ldr	r2, [pc, #156]	@ (800be08 <TIM_OC4_SetConfig+0x104>)
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	d10d      	bne.n	800bd8c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800bd70:	697b      	ldr	r3, [r7, #20]
 800bd72:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bd76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	68db      	ldr	r3, [r3, #12]
 800bd7c:	031b      	lsls	r3, r3, #12
 800bd7e:	697a      	ldr	r2, [r7, #20]
 800bd80:	4313      	orrs	r3, r2
 800bd82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bd8a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	4a1d      	ldr	r2, [pc, #116]	@ (800be04 <TIM_OC4_SetConfig+0x100>)
 800bd90:	4293      	cmp	r3, r2
 800bd92:	d00f      	beq.n	800bdb4 <TIM_OC4_SetConfig+0xb0>
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	4a1c      	ldr	r2, [pc, #112]	@ (800be08 <TIM_OC4_SetConfig+0x104>)
 800bd98:	4293      	cmp	r3, r2
 800bd9a:	d00b      	beq.n	800bdb4 <TIM_OC4_SetConfig+0xb0>
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	4a1b      	ldr	r2, [pc, #108]	@ (800be0c <TIM_OC4_SetConfig+0x108>)
 800bda0:	4293      	cmp	r3, r2
 800bda2:	d007      	beq.n	800bdb4 <TIM_OC4_SetConfig+0xb0>
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	4a1a      	ldr	r2, [pc, #104]	@ (800be10 <TIM_OC4_SetConfig+0x10c>)
 800bda8:	4293      	cmp	r3, r2
 800bdaa:	d003      	beq.n	800bdb4 <TIM_OC4_SetConfig+0xb0>
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	4a19      	ldr	r2, [pc, #100]	@ (800be14 <TIM_OC4_SetConfig+0x110>)
 800bdb0:	4293      	cmp	r3, r2
 800bdb2:	d113      	bne.n	800bddc <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bdba:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bdc2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	695b      	ldr	r3, [r3, #20]
 800bdc8:	019b      	lsls	r3, r3, #6
 800bdca:	693a      	ldr	r2, [r7, #16]
 800bdcc:	4313      	orrs	r3, r2
 800bdce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	699b      	ldr	r3, [r3, #24]
 800bdd4:	019b      	lsls	r3, r3, #6
 800bdd6:	693a      	ldr	r2, [r7, #16]
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	693a      	ldr	r2, [r7, #16]
 800bde0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	68fa      	ldr	r2, [r7, #12]
 800bde6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bde8:	683b      	ldr	r3, [r7, #0]
 800bdea:	685a      	ldr	r2, [r3, #4]
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	697a      	ldr	r2, [r7, #20]
 800bdf4:	621a      	str	r2, [r3, #32]
}
 800bdf6:	bf00      	nop
 800bdf8:	371c      	adds	r7, #28
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be00:	4770      	bx	lr
 800be02:	bf00      	nop
 800be04:	40012c00 	.word	0x40012c00
 800be08:	40013400 	.word	0x40013400
 800be0c:	40014000 	.word	0x40014000
 800be10:	40014400 	.word	0x40014400
 800be14:	40014800 	.word	0x40014800

0800be18 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800be18:	b480      	push	{r7}
 800be1a:	b087      	sub	sp, #28
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
 800be20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	6a1b      	ldr	r3, [r3, #32]
 800be26:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	6a1b      	ldr	r3, [r3, #32]
 800be2c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	685b      	ldr	r3, [r3, #4]
 800be38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800be3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800be46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	68fa      	ldr	r2, [r7, #12]
 800be52:	4313      	orrs	r3, r2
 800be54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800be56:	693b      	ldr	r3, [r7, #16]
 800be58:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800be5c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800be5e:	683b      	ldr	r3, [r7, #0]
 800be60:	689b      	ldr	r3, [r3, #8]
 800be62:	041b      	lsls	r3, r3, #16
 800be64:	693a      	ldr	r2, [r7, #16]
 800be66:	4313      	orrs	r3, r2
 800be68:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	4a17      	ldr	r2, [pc, #92]	@ (800becc <TIM_OC5_SetConfig+0xb4>)
 800be6e:	4293      	cmp	r3, r2
 800be70:	d00f      	beq.n	800be92 <TIM_OC5_SetConfig+0x7a>
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	4a16      	ldr	r2, [pc, #88]	@ (800bed0 <TIM_OC5_SetConfig+0xb8>)
 800be76:	4293      	cmp	r3, r2
 800be78:	d00b      	beq.n	800be92 <TIM_OC5_SetConfig+0x7a>
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	4a15      	ldr	r2, [pc, #84]	@ (800bed4 <TIM_OC5_SetConfig+0xbc>)
 800be7e:	4293      	cmp	r3, r2
 800be80:	d007      	beq.n	800be92 <TIM_OC5_SetConfig+0x7a>
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	4a14      	ldr	r2, [pc, #80]	@ (800bed8 <TIM_OC5_SetConfig+0xc0>)
 800be86:	4293      	cmp	r3, r2
 800be88:	d003      	beq.n	800be92 <TIM_OC5_SetConfig+0x7a>
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	4a13      	ldr	r2, [pc, #76]	@ (800bedc <TIM_OC5_SetConfig+0xc4>)
 800be8e:	4293      	cmp	r3, r2
 800be90:	d109      	bne.n	800bea6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800be92:	697b      	ldr	r3, [r7, #20]
 800be94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800be98:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	695b      	ldr	r3, [r3, #20]
 800be9e:	021b      	lsls	r3, r3, #8
 800bea0:	697a      	ldr	r2, [r7, #20]
 800bea2:	4313      	orrs	r3, r2
 800bea4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	697a      	ldr	r2, [r7, #20]
 800beaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	68fa      	ldr	r2, [r7, #12]
 800beb0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	685a      	ldr	r2, [r3, #4]
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	693a      	ldr	r2, [r7, #16]
 800bebe:	621a      	str	r2, [r3, #32]
}
 800bec0:	bf00      	nop
 800bec2:	371c      	adds	r7, #28
 800bec4:	46bd      	mov	sp, r7
 800bec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beca:	4770      	bx	lr
 800becc:	40012c00 	.word	0x40012c00
 800bed0:	40013400 	.word	0x40013400
 800bed4:	40014000 	.word	0x40014000
 800bed8:	40014400 	.word	0x40014400
 800bedc:	40014800 	.word	0x40014800

0800bee0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bee0:	b480      	push	{r7}
 800bee2:	b087      	sub	sp, #28
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
 800bee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	6a1b      	ldr	r3, [r3, #32]
 800beee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	6a1b      	ldr	r3, [r3, #32]
 800bef4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	685b      	ldr	r3, [r3, #4]
 800bf00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bf0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	021b      	lsls	r3, r3, #8
 800bf1a:	68fa      	ldr	r2, [r7, #12]
 800bf1c:	4313      	orrs	r3, r2
 800bf1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bf20:	693b      	ldr	r3, [r7, #16]
 800bf22:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bf26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bf28:	683b      	ldr	r3, [r7, #0]
 800bf2a:	689b      	ldr	r3, [r3, #8]
 800bf2c:	051b      	lsls	r3, r3, #20
 800bf2e:	693a      	ldr	r2, [r7, #16]
 800bf30:	4313      	orrs	r3, r2
 800bf32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	4a18      	ldr	r2, [pc, #96]	@ (800bf98 <TIM_OC6_SetConfig+0xb8>)
 800bf38:	4293      	cmp	r3, r2
 800bf3a:	d00f      	beq.n	800bf5c <TIM_OC6_SetConfig+0x7c>
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	4a17      	ldr	r2, [pc, #92]	@ (800bf9c <TIM_OC6_SetConfig+0xbc>)
 800bf40:	4293      	cmp	r3, r2
 800bf42:	d00b      	beq.n	800bf5c <TIM_OC6_SetConfig+0x7c>
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	4a16      	ldr	r2, [pc, #88]	@ (800bfa0 <TIM_OC6_SetConfig+0xc0>)
 800bf48:	4293      	cmp	r3, r2
 800bf4a:	d007      	beq.n	800bf5c <TIM_OC6_SetConfig+0x7c>
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	4a15      	ldr	r2, [pc, #84]	@ (800bfa4 <TIM_OC6_SetConfig+0xc4>)
 800bf50:	4293      	cmp	r3, r2
 800bf52:	d003      	beq.n	800bf5c <TIM_OC6_SetConfig+0x7c>
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	4a14      	ldr	r2, [pc, #80]	@ (800bfa8 <TIM_OC6_SetConfig+0xc8>)
 800bf58:	4293      	cmp	r3, r2
 800bf5a:	d109      	bne.n	800bf70 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bf5c:	697b      	ldr	r3, [r7, #20]
 800bf5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bf62:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bf64:	683b      	ldr	r3, [r7, #0]
 800bf66:	695b      	ldr	r3, [r3, #20]
 800bf68:	029b      	lsls	r3, r3, #10
 800bf6a:	697a      	ldr	r2, [r7, #20]
 800bf6c:	4313      	orrs	r3, r2
 800bf6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	697a      	ldr	r2, [r7, #20]
 800bf74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	68fa      	ldr	r2, [r7, #12]
 800bf7a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bf7c:	683b      	ldr	r3, [r7, #0]
 800bf7e:	685a      	ldr	r2, [r3, #4]
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	693a      	ldr	r2, [r7, #16]
 800bf88:	621a      	str	r2, [r3, #32]
}
 800bf8a:	bf00      	nop
 800bf8c:	371c      	adds	r7, #28
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf94:	4770      	bx	lr
 800bf96:	bf00      	nop
 800bf98:	40012c00 	.word	0x40012c00
 800bf9c:	40013400 	.word	0x40013400
 800bfa0:	40014000 	.word	0x40014000
 800bfa4:	40014400 	.word	0x40014400
 800bfa8:	40014800 	.word	0x40014800

0800bfac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bfac:	b480      	push	{r7}
 800bfae:	b087      	sub	sp, #28
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	60f8      	str	r0, [r7, #12]
 800bfb4:	60b9      	str	r1, [r7, #8]
 800bfb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	6a1b      	ldr	r3, [r3, #32]
 800bfbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	6a1b      	ldr	r3, [r3, #32]
 800bfc2:	f023 0201 	bic.w	r2, r3, #1
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	699b      	ldr	r3, [r3, #24]
 800bfce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bfd0:	693b      	ldr	r3, [r7, #16]
 800bfd2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bfd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	011b      	lsls	r3, r3, #4
 800bfdc:	693a      	ldr	r2, [r7, #16]
 800bfde:	4313      	orrs	r3, r2
 800bfe0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bfe2:	697b      	ldr	r3, [r7, #20]
 800bfe4:	f023 030a 	bic.w	r3, r3, #10
 800bfe8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bfea:	697a      	ldr	r2, [r7, #20]
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	4313      	orrs	r3, r2
 800bff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	693a      	ldr	r2, [r7, #16]
 800bff6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	697a      	ldr	r2, [r7, #20]
 800bffc:	621a      	str	r2, [r3, #32]
}
 800bffe:	bf00      	nop
 800c000:	371c      	adds	r7, #28
 800c002:	46bd      	mov	sp, r7
 800c004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c008:	4770      	bx	lr

0800c00a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c00a:	b480      	push	{r7}
 800c00c:	b087      	sub	sp, #28
 800c00e:	af00      	add	r7, sp, #0
 800c010:	60f8      	str	r0, [r7, #12]
 800c012:	60b9      	str	r1, [r7, #8]
 800c014:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	6a1b      	ldr	r3, [r3, #32]
 800c01a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	6a1b      	ldr	r3, [r3, #32]
 800c020:	f023 0210 	bic.w	r2, r3, #16
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	699b      	ldr	r3, [r3, #24]
 800c02c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c02e:	693b      	ldr	r3, [r7, #16]
 800c030:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c034:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	031b      	lsls	r3, r3, #12
 800c03a:	693a      	ldr	r2, [r7, #16]
 800c03c:	4313      	orrs	r3, r2
 800c03e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c040:	697b      	ldr	r3, [r7, #20]
 800c042:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c046:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	011b      	lsls	r3, r3, #4
 800c04c:	697a      	ldr	r2, [r7, #20]
 800c04e:	4313      	orrs	r3, r2
 800c050:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	693a      	ldr	r2, [r7, #16]
 800c056:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	697a      	ldr	r2, [r7, #20]
 800c05c:	621a      	str	r2, [r3, #32]
}
 800c05e:	bf00      	nop
 800c060:	371c      	adds	r7, #28
 800c062:	46bd      	mov	sp, r7
 800c064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c068:	4770      	bx	lr

0800c06a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c06a:	b480      	push	{r7}
 800c06c:	b085      	sub	sp, #20
 800c06e:	af00      	add	r7, sp, #0
 800c070:	6078      	str	r0, [r7, #4]
 800c072:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	689b      	ldr	r3, [r3, #8]
 800c078:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800c080:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c084:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c086:	683a      	ldr	r2, [r7, #0]
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	4313      	orrs	r3, r2
 800c08c:	f043 0307 	orr.w	r3, r3, #7
 800c090:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	68fa      	ldr	r2, [r7, #12]
 800c096:	609a      	str	r2, [r3, #8]
}
 800c098:	bf00      	nop
 800c09a:	3714      	adds	r7, #20
 800c09c:	46bd      	mov	sp, r7
 800c09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a2:	4770      	bx	lr

0800c0a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c0a4:	b480      	push	{r7}
 800c0a6:	b087      	sub	sp, #28
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	60f8      	str	r0, [r7, #12]
 800c0ac:	60b9      	str	r1, [r7, #8]
 800c0ae:	607a      	str	r2, [r7, #4]
 800c0b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	689b      	ldr	r3, [r3, #8]
 800c0b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c0b8:	697b      	ldr	r3, [r7, #20]
 800c0ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c0be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c0c0:	683b      	ldr	r3, [r7, #0]
 800c0c2:	021a      	lsls	r2, r3, #8
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	431a      	orrs	r2, r3
 800c0c8:	68bb      	ldr	r3, [r7, #8]
 800c0ca:	4313      	orrs	r3, r2
 800c0cc:	697a      	ldr	r2, [r7, #20]
 800c0ce:	4313      	orrs	r3, r2
 800c0d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	697a      	ldr	r2, [r7, #20]
 800c0d6:	609a      	str	r2, [r3, #8]
}
 800c0d8:	bf00      	nop
 800c0da:	371c      	adds	r7, #28
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e2:	4770      	bx	lr

0800c0e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c0e4:	b480      	push	{r7}
 800c0e6:	b087      	sub	sp, #28
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	60f8      	str	r0, [r7, #12]
 800c0ec:	60b9      	str	r1, [r7, #8]
 800c0ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c0f0:	68bb      	ldr	r3, [r7, #8]
 800c0f2:	f003 031f 	and.w	r3, r3, #31
 800c0f6:	2201      	movs	r2, #1
 800c0f8:	fa02 f303 	lsl.w	r3, r2, r3
 800c0fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	6a1a      	ldr	r2, [r3, #32]
 800c102:	697b      	ldr	r3, [r7, #20]
 800c104:	43db      	mvns	r3, r3
 800c106:	401a      	ands	r2, r3
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	6a1a      	ldr	r2, [r3, #32]
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	f003 031f 	and.w	r3, r3, #31
 800c116:	6879      	ldr	r1, [r7, #4]
 800c118:	fa01 f303 	lsl.w	r3, r1, r3
 800c11c:	431a      	orrs	r2, r3
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	621a      	str	r2, [r3, #32]
}
 800c122:	bf00      	nop
 800c124:	371c      	adds	r7, #28
 800c126:	46bd      	mov	sp, r7
 800c128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12c:	4770      	bx	lr
	...

0800c130 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c130:	b480      	push	{r7}
 800c132:	b085      	sub	sp, #20
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
 800c138:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c140:	2b01      	cmp	r3, #1
 800c142:	d101      	bne.n	800c148 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c144:	2302      	movs	r3, #2
 800c146:	e065      	b.n	800c214 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	2201      	movs	r2, #1
 800c14c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	2202      	movs	r2, #2
 800c154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	685b      	ldr	r3, [r3, #4]
 800c15e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	689b      	ldr	r3, [r3, #8]
 800c166:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	4a2c      	ldr	r2, [pc, #176]	@ (800c220 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c16e:	4293      	cmp	r3, r2
 800c170:	d004      	beq.n	800c17c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	4a2b      	ldr	r2, [pc, #172]	@ (800c224 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c178:	4293      	cmp	r3, r2
 800c17a:	d108      	bne.n	800c18e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c182:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	685b      	ldr	r3, [r3, #4]
 800c188:	68fa      	ldr	r2, [r7, #12]
 800c18a:	4313      	orrs	r3, r2
 800c18c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800c194:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c198:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c19a:	683b      	ldr	r3, [r7, #0]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	68fa      	ldr	r2, [r7, #12]
 800c1a0:	4313      	orrs	r3, r2
 800c1a2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	68fa      	ldr	r2, [r7, #12]
 800c1aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	4a1b      	ldr	r2, [pc, #108]	@ (800c220 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c1b2:	4293      	cmp	r3, r2
 800c1b4:	d018      	beq.n	800c1e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c1be:	d013      	beq.n	800c1e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	4a18      	ldr	r2, [pc, #96]	@ (800c228 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800c1c6:	4293      	cmp	r3, r2
 800c1c8:	d00e      	beq.n	800c1e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	4a17      	ldr	r2, [pc, #92]	@ (800c22c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800c1d0:	4293      	cmp	r3, r2
 800c1d2:	d009      	beq.n	800c1e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	4a12      	ldr	r2, [pc, #72]	@ (800c224 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c1da:	4293      	cmp	r3, r2
 800c1dc:	d004      	beq.n	800c1e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	4a13      	ldr	r2, [pc, #76]	@ (800c230 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c1e4:	4293      	cmp	r3, r2
 800c1e6:	d10c      	bne.n	800c202 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c1e8:	68bb      	ldr	r3, [r7, #8]
 800c1ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c1ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c1f0:	683b      	ldr	r3, [r7, #0]
 800c1f2:	689b      	ldr	r3, [r3, #8]
 800c1f4:	68ba      	ldr	r2, [r7, #8]
 800c1f6:	4313      	orrs	r3, r2
 800c1f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	68ba      	ldr	r2, [r7, #8]
 800c200:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	2201      	movs	r2, #1
 800c206:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2200      	movs	r2, #0
 800c20e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c212:	2300      	movs	r3, #0
}
 800c214:	4618      	mov	r0, r3
 800c216:	3714      	adds	r7, #20
 800c218:	46bd      	mov	sp, r7
 800c21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c21e:	4770      	bx	lr
 800c220:	40012c00 	.word	0x40012c00
 800c224:	40013400 	.word	0x40013400
 800c228:	40000400 	.word	0x40000400
 800c22c:	40000800 	.word	0x40000800
 800c230:	40014000 	.word	0x40014000

0800c234 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c234:	b480      	push	{r7}
 800c236:	b083      	sub	sp, #12
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c23c:	bf00      	nop
 800c23e:	370c      	adds	r7, #12
 800c240:	46bd      	mov	sp, r7
 800c242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c246:	4770      	bx	lr

0800c248 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c248:	b480      	push	{r7}
 800c24a:	b083      	sub	sp, #12
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c250:	bf00      	nop
 800c252:	370c      	adds	r7, #12
 800c254:	46bd      	mov	sp, r7
 800c256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25a:	4770      	bx	lr

0800c25c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c25c:	b480      	push	{r7}
 800c25e:	b083      	sub	sp, #12
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c264:	bf00      	nop
 800c266:	370c      	adds	r7, #12
 800c268:	46bd      	mov	sp, r7
 800c26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26e:	4770      	bx	lr

0800c270 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800c270:	b480      	push	{r7}
 800c272:	b083      	sub	sp, #12
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800c278:	bf00      	nop
 800c27a:	370c      	adds	r7, #12
 800c27c:	46bd      	mov	sp, r7
 800c27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c282:	4770      	bx	lr

0800c284 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800c284:	b480      	push	{r7}
 800c286:	b083      	sub	sp, #12
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800c28c:	bf00      	nop
 800c28e:	370c      	adds	r7, #12
 800c290:	46bd      	mov	sp, r7
 800c292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c296:	4770      	bx	lr

0800c298 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800c298:	b480      	push	{r7}
 800c29a:	b083      	sub	sp, #12
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800c2a0:	bf00      	nop
 800c2a2:	370c      	adds	r7, #12
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2aa:	4770      	bx	lr

0800c2ac <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c2ac:	b480      	push	{r7}
 800c2ae:	b083      	sub	sp, #12
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c2b4:	bf00      	nop
 800c2b6:	370c      	adds	r7, #12
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2be:	4770      	bx	lr

0800c2c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b082      	sub	sp, #8
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d101      	bne.n	800c2d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c2ce:	2301      	movs	r3, #1
 800c2d0:	e042      	b.n	800c358 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d106      	bne.n	800c2ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f7f8 fc63 	bl	8004bb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2224      	movs	r2, #36	@ 0x24
 800c2ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	681a      	ldr	r2, [r3, #0]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f022 0201 	bic.w	r2, r2, #1
 800c300:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c306:	2b00      	cmp	r3, #0
 800c308:	d002      	beq.n	800c310 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f001 f894 	bl	800d438 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f000 fdc5 	bl	800cea0 <UART_SetConfig>
 800c316:	4603      	mov	r3, r0
 800c318:	2b01      	cmp	r3, #1
 800c31a:	d101      	bne.n	800c320 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c31c:	2301      	movs	r3, #1
 800c31e:	e01b      	b.n	800c358 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	685a      	ldr	r2, [r3, #4]
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c32e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	689a      	ldr	r2, [r3, #8]
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c33e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	681a      	ldr	r2, [r3, #0]
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f042 0201 	orr.w	r2, r2, #1
 800c34e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f001 f913 	bl	800d57c <UART_CheckIdleState>
 800c356:	4603      	mov	r3, r0
}
 800c358:	4618      	mov	r0, r3
 800c35a:	3708      	adds	r7, #8
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}

0800c360 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c360:	b580      	push	{r7, lr}
 800c362:	b08a      	sub	sp, #40	@ 0x28
 800c364:	af02      	add	r7, sp, #8
 800c366:	60f8      	str	r0, [r7, #12]
 800c368:	60b9      	str	r1, [r7, #8]
 800c36a:	603b      	str	r3, [r7, #0]
 800c36c:	4613      	mov	r3, r2
 800c36e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c376:	2b20      	cmp	r3, #32
 800c378:	d17b      	bne.n	800c472 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800c37a:	68bb      	ldr	r3, [r7, #8]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d002      	beq.n	800c386 <HAL_UART_Transmit+0x26>
 800c380:	88fb      	ldrh	r3, [r7, #6]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d101      	bne.n	800c38a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800c386:	2301      	movs	r3, #1
 800c388:	e074      	b.n	800c474 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	2200      	movs	r2, #0
 800c38e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	2221      	movs	r2, #33	@ 0x21
 800c396:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c39a:	f7f9 fb11 	bl	80059c0 <HAL_GetTick>
 800c39e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	88fa      	ldrh	r2, [r7, #6]
 800c3a4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	88fa      	ldrh	r2, [r7, #6]
 800c3ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	689b      	ldr	r3, [r3, #8]
 800c3b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c3b8:	d108      	bne.n	800c3cc <HAL_UART_Transmit+0x6c>
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	691b      	ldr	r3, [r3, #16]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d104      	bne.n	800c3cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c3c6:	68bb      	ldr	r3, [r7, #8]
 800c3c8:	61bb      	str	r3, [r7, #24]
 800c3ca:	e003      	b.n	800c3d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c3d4:	e030      	b.n	800c438 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c3d6:	683b      	ldr	r3, [r7, #0]
 800c3d8:	9300      	str	r3, [sp, #0]
 800c3da:	697b      	ldr	r3, [r7, #20]
 800c3dc:	2200      	movs	r2, #0
 800c3de:	2180      	movs	r1, #128	@ 0x80
 800c3e0:	68f8      	ldr	r0, [r7, #12]
 800c3e2:	f001 f975 	bl	800d6d0 <UART_WaitOnFlagUntilTimeout>
 800c3e6:	4603      	mov	r3, r0
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d005      	beq.n	800c3f8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	2220      	movs	r2, #32
 800c3f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800c3f4:	2303      	movs	r3, #3
 800c3f6:	e03d      	b.n	800c474 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800c3f8:	69fb      	ldr	r3, [r7, #28]
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d10b      	bne.n	800c416 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c3fe:	69bb      	ldr	r3, [r7, #24]
 800c400:	881b      	ldrh	r3, [r3, #0]
 800c402:	461a      	mov	r2, r3
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c40c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c40e:	69bb      	ldr	r3, [r7, #24]
 800c410:	3302      	adds	r3, #2
 800c412:	61bb      	str	r3, [r7, #24]
 800c414:	e007      	b.n	800c426 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c416:	69fb      	ldr	r3, [r7, #28]
 800c418:	781a      	ldrb	r2, [r3, #0]
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c420:	69fb      	ldr	r3, [r7, #28]
 800c422:	3301      	adds	r3, #1
 800c424:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c42c:	b29b      	uxth	r3, r3
 800c42e:	3b01      	subs	r3, #1
 800c430:	b29a      	uxth	r2, r3
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c43e:	b29b      	uxth	r3, r3
 800c440:	2b00      	cmp	r3, #0
 800c442:	d1c8      	bne.n	800c3d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	9300      	str	r3, [sp, #0]
 800c448:	697b      	ldr	r3, [r7, #20]
 800c44a:	2200      	movs	r2, #0
 800c44c:	2140      	movs	r1, #64	@ 0x40
 800c44e:	68f8      	ldr	r0, [r7, #12]
 800c450:	f001 f93e 	bl	800d6d0 <UART_WaitOnFlagUntilTimeout>
 800c454:	4603      	mov	r3, r0
 800c456:	2b00      	cmp	r3, #0
 800c458:	d005      	beq.n	800c466 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	2220      	movs	r2, #32
 800c45e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800c462:	2303      	movs	r3, #3
 800c464:	e006      	b.n	800c474 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	2220      	movs	r2, #32
 800c46a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800c46e:	2300      	movs	r3, #0
 800c470:	e000      	b.n	800c474 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800c472:	2302      	movs	r3, #2
  }
}
 800c474:	4618      	mov	r0, r3
 800c476:	3720      	adds	r7, #32
 800c478:	46bd      	mov	sp, r7
 800c47a:	bd80      	pop	{r7, pc}

0800c47c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b08a      	sub	sp, #40	@ 0x28
 800c480:	af00      	add	r7, sp, #0
 800c482:	60f8      	str	r0, [r7, #12]
 800c484:	60b9      	str	r1, [r7, #8]
 800c486:	4613      	mov	r3, r2
 800c488:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c490:	2b20      	cmp	r3, #32
 800c492:	d137      	bne.n	800c504 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c494:	68bb      	ldr	r3, [r7, #8]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d002      	beq.n	800c4a0 <HAL_UART_Receive_IT+0x24>
 800c49a:	88fb      	ldrh	r3, [r7, #6]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d101      	bne.n	800c4a4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	e030      	b.n	800c506 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	4a18      	ldr	r2, [pc, #96]	@ (800c510 <HAL_UART_Receive_IT+0x94>)
 800c4b0:	4293      	cmp	r3, r2
 800c4b2:	d01f      	beq.n	800c4f4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	685b      	ldr	r3, [r3, #4]
 800c4ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d018      	beq.n	800c4f4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4c8:	697b      	ldr	r3, [r7, #20]
 800c4ca:	e853 3f00 	ldrex	r3, [r3]
 800c4ce:	613b      	str	r3, [r7, #16]
   return(result);
 800c4d0:	693b      	ldr	r3, [r7, #16]
 800c4d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c4d6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	461a      	mov	r2, r3
 800c4de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4e0:	623b      	str	r3, [r7, #32]
 800c4e2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4e4:	69f9      	ldr	r1, [r7, #28]
 800c4e6:	6a3a      	ldr	r2, [r7, #32]
 800c4e8:	e841 2300 	strex	r3, r2, [r1]
 800c4ec:	61bb      	str	r3, [r7, #24]
   return(result);
 800c4ee:	69bb      	ldr	r3, [r7, #24]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d1e6      	bne.n	800c4c2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c4f4:	88fb      	ldrh	r3, [r7, #6]
 800c4f6:	461a      	mov	r2, r3
 800c4f8:	68b9      	ldr	r1, [r7, #8]
 800c4fa:	68f8      	ldr	r0, [r7, #12]
 800c4fc:	f001 f956 	bl	800d7ac <UART_Start_Receive_IT>
 800c500:	4603      	mov	r3, r0
 800c502:	e000      	b.n	800c506 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c504:	2302      	movs	r3, #2
  }
}
 800c506:	4618      	mov	r0, r3
 800c508:	3728      	adds	r7, #40	@ 0x28
 800c50a:	46bd      	mov	sp, r7
 800c50c:	bd80      	pop	{r7, pc}
 800c50e:	bf00      	nop
 800c510:	40008000 	.word	0x40008000

0800c514 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c514:	b580      	push	{r7, lr}
 800c516:	b08a      	sub	sp, #40	@ 0x28
 800c518:	af00      	add	r7, sp, #0
 800c51a:	60f8      	str	r0, [r7, #12]
 800c51c:	60b9      	str	r1, [r7, #8]
 800c51e:	4613      	mov	r3, r2
 800c520:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c528:	2b20      	cmp	r3, #32
 800c52a:	d137      	bne.n	800c59c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c52c:	68bb      	ldr	r3, [r7, #8]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d002      	beq.n	800c538 <HAL_UART_Receive_DMA+0x24>
 800c532:	88fb      	ldrh	r3, [r7, #6]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d101      	bne.n	800c53c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800c538:	2301      	movs	r3, #1
 800c53a:	e030      	b.n	800c59e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	2200      	movs	r2, #0
 800c540:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	4a18      	ldr	r2, [pc, #96]	@ (800c5a8 <HAL_UART_Receive_DMA+0x94>)
 800c548:	4293      	cmp	r3, r2
 800c54a:	d01f      	beq.n	800c58c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	685b      	ldr	r3, [r3, #4]
 800c552:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c556:	2b00      	cmp	r3, #0
 800c558:	d018      	beq.n	800c58c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c560:	697b      	ldr	r3, [r7, #20]
 800c562:	e853 3f00 	ldrex	r3, [r3]
 800c566:	613b      	str	r3, [r7, #16]
   return(result);
 800c568:	693b      	ldr	r3, [r7, #16]
 800c56a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c56e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	461a      	mov	r2, r3
 800c576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c578:	623b      	str	r3, [r7, #32]
 800c57a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c57c:	69f9      	ldr	r1, [r7, #28]
 800c57e:	6a3a      	ldr	r2, [r7, #32]
 800c580:	e841 2300 	strex	r3, r2, [r1]
 800c584:	61bb      	str	r3, [r7, #24]
   return(result);
 800c586:	69bb      	ldr	r3, [r7, #24]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d1e6      	bne.n	800c55a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800c58c:	88fb      	ldrh	r3, [r7, #6]
 800c58e:	461a      	mov	r2, r3
 800c590:	68b9      	ldr	r1, [r7, #8]
 800c592:	68f8      	ldr	r0, [r7, #12]
 800c594:	f001 fa2c 	bl	800d9f0 <UART_Start_Receive_DMA>
 800c598:	4603      	mov	r3, r0
 800c59a:	e000      	b.n	800c59e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c59c:	2302      	movs	r3, #2
  }
}
 800c59e:	4618      	mov	r0, r3
 800c5a0:	3728      	adds	r7, #40	@ 0x28
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}
 800c5a6:	bf00      	nop
 800c5a8:	40008000 	.word	0x40008000

0800c5ac <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b0a0      	sub	sp, #128	@ 0x80
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c5bc:	e853 3f00 	ldrex	r3, [r3]
 800c5c0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c5c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c5c4:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800c5c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	461a      	mov	r2, r3
 800c5d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c5d2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c5d4:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5d6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c5d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c5da:	e841 2300 	strex	r3, r2, [r1]
 800c5de:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c5e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d1e6      	bne.n	800c5b4 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	3308      	adds	r3, #8
 800c5ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c5f0:	e853 3f00 	ldrex	r3, [r3]
 800c5f4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c5f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5f8:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 800c5fc:	f023 0301 	bic.w	r3, r3, #1
 800c600:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	3308      	adds	r3, #8
 800c608:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800c60a:	657a      	str	r2, [r7, #84]	@ 0x54
 800c60c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c60e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c610:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c612:	e841 2300 	strex	r3, r2, [r1]
 800c616:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d1e3      	bne.n	800c5e6 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c622:	2b01      	cmp	r3, #1
 800c624:	d118      	bne.n	800c658 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c62c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c62e:	e853 3f00 	ldrex	r3, [r3]
 800c632:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c636:	f023 0310 	bic.w	r3, r3, #16
 800c63a:	677b      	str	r3, [r7, #116]	@ 0x74
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	461a      	mov	r2, r3
 800c642:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c644:	643b      	str	r3, [r7, #64]	@ 0x40
 800c646:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c648:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c64a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c64c:	e841 2300 	strex	r3, r2, [r1]
 800c650:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c654:	2b00      	cmp	r3, #0
 800c656:	d1e6      	bne.n	800c626 <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	689b      	ldr	r3, [r3, #8]
 800c65e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c662:	2b80      	cmp	r3, #128	@ 0x80
 800c664:	d137      	bne.n	800c6d6 <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	3308      	adds	r3, #8
 800c66c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c66e:	6a3b      	ldr	r3, [r7, #32]
 800c670:	e853 3f00 	ldrex	r3, [r3]
 800c674:	61fb      	str	r3, [r7, #28]
   return(result);
 800c676:	69fb      	ldr	r3, [r7, #28]
 800c678:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c67c:	673b      	str	r3, [r7, #112]	@ 0x70
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	3308      	adds	r3, #8
 800c684:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c686:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c688:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c68a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c68c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c68e:	e841 2300 	strex	r3, r2, [r1]
 800c692:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c696:	2b00      	cmp	r3, #0
 800c698:	d1e5      	bne.n	800c666 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d019      	beq.n	800c6d6 <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	f7fb f86d 	bl	800778e <HAL_DMA_Abort>
 800c6b4:	4603      	mov	r3, r0
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d00d      	beq.n	800c6d6 <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f7fb f9d4 	bl	8007a6c <HAL_DMA_GetError>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	2b20      	cmp	r3, #32
 800c6c8:	d105      	bne.n	800c6d6 <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	2210      	movs	r2, #16
 800c6ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800c6d2:	2303      	movs	r3, #3
 800c6d4:	e073      	b.n	800c7be <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	689b      	ldr	r3, [r3, #8]
 800c6dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6e0:	2b40      	cmp	r3, #64	@ 0x40
 800c6e2:	d13b      	bne.n	800c75c <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	3308      	adds	r3, #8
 800c6ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	e853 3f00 	ldrex	r3, [r3]
 800c6f2:	60bb      	str	r3, [r7, #8]
   return(result);
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c6fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	3308      	adds	r3, #8
 800c702:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c704:	61ba      	str	r2, [r7, #24]
 800c706:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c708:	6979      	ldr	r1, [r7, #20]
 800c70a:	69ba      	ldr	r2, [r7, #24]
 800c70c:	e841 2300 	strex	r3, r2, [r1]
 800c710:	613b      	str	r3, [r7, #16]
   return(result);
 800c712:	693b      	ldr	r3, [r7, #16]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d1e5      	bne.n	800c6e4 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d01c      	beq.n	800c75c <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c728:	2200      	movs	r2, #0
 800c72a:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c732:	4618      	mov	r0, r3
 800c734:	f7fb f82b 	bl	800778e <HAL_DMA_Abort>
 800c738:	4603      	mov	r3, r0
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d00e      	beq.n	800c75c <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c744:	4618      	mov	r0, r3
 800c746:	f7fb f991 	bl	8007a6c <HAL_DMA_GetError>
 800c74a:	4603      	mov	r3, r0
 800c74c:	2b20      	cmp	r3, #32
 800c74e:	d105      	bne.n	800c75c <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	2210      	movs	r2, #16
 800c754:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800c758:	2303      	movs	r3, #3
 800c75a:	e030      	b.n	800c7be <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	2200      	movs	r2, #0
 800c760:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2200      	movs	r2, #0
 800c768:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	220f      	movs	r2, #15
 800c772:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c778:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c77c:	d107      	bne.n	800c78e <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	699a      	ldr	r2, [r3, #24]
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	f042 0210 	orr.w	r2, r2, #16
 800c78c:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	699a      	ldr	r2, [r3, #24]
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	f042 0208 	orr.w	r2, r2, #8
 800c79c:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	2220      	movs	r2, #32
 800c7a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	2220      	movs	r2, #32
 800c7aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	2200      	movs	r2, #0
 800c7b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800c7bc:	2300      	movs	r3, #0
}
 800c7be:	4618      	mov	r0, r3
 800c7c0:	3780      	adds	r7, #128	@ 0x80
 800c7c2:	46bd      	mov	sp, r7
 800c7c4:	bd80      	pop	{r7, pc}
	...

0800c7c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b0ba      	sub	sp, #232	@ 0xe8
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	69db      	ldr	r3, [r3, #28]
 800c7d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	689b      	ldr	r3, [r3, #8]
 800c7ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c7ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c7f2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c7f6:	4013      	ands	r3, r2
 800c7f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c7fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c800:	2b00      	cmp	r3, #0
 800c802:	d11b      	bne.n	800c83c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c804:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c808:	f003 0320 	and.w	r3, r3, #32
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d015      	beq.n	800c83c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c814:	f003 0320 	and.w	r3, r3, #32
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d105      	bne.n	800c828 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c81c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c820:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c824:	2b00      	cmp	r3, #0
 800c826:	d009      	beq.n	800c83c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	f000 8300 	beq.w	800ce32 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c836:	6878      	ldr	r0, [r7, #4]
 800c838:	4798      	blx	r3
      }
      return;
 800c83a:	e2fa      	b.n	800ce32 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c83c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c840:	2b00      	cmp	r3, #0
 800c842:	f000 8123 	beq.w	800ca8c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c846:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c84a:	4b8d      	ldr	r3, [pc, #564]	@ (800ca80 <HAL_UART_IRQHandler+0x2b8>)
 800c84c:	4013      	ands	r3, r2
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d106      	bne.n	800c860 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c852:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c856:	4b8b      	ldr	r3, [pc, #556]	@ (800ca84 <HAL_UART_IRQHandler+0x2bc>)
 800c858:	4013      	ands	r3, r2
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	f000 8116 	beq.w	800ca8c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c864:	f003 0301 	and.w	r3, r3, #1
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d011      	beq.n	800c890 <HAL_UART_IRQHandler+0xc8>
 800c86c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c874:	2b00      	cmp	r3, #0
 800c876:	d00b      	beq.n	800c890 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	2201      	movs	r2, #1
 800c87e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c886:	f043 0201 	orr.w	r2, r3, #1
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c894:	f003 0302 	and.w	r3, r3, #2
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d011      	beq.n	800c8c0 <HAL_UART_IRQHandler+0xf8>
 800c89c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c8a0:	f003 0301 	and.w	r3, r3, #1
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d00b      	beq.n	800c8c0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	2202      	movs	r2, #2
 800c8ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8b6:	f043 0204 	orr.w	r2, r3, #4
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c8c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c8c4:	f003 0304 	and.w	r3, r3, #4
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d011      	beq.n	800c8f0 <HAL_UART_IRQHandler+0x128>
 800c8cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c8d0:	f003 0301 	and.w	r3, r3, #1
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d00b      	beq.n	800c8f0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	2204      	movs	r2, #4
 800c8de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8e6:	f043 0202 	orr.w	r2, r3, #2
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c8f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c8f4:	f003 0308 	and.w	r3, r3, #8
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d017      	beq.n	800c92c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c8fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c900:	f003 0320 	and.w	r3, r3, #32
 800c904:	2b00      	cmp	r3, #0
 800c906:	d105      	bne.n	800c914 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c908:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c90c:	4b5c      	ldr	r3, [pc, #368]	@ (800ca80 <HAL_UART_IRQHandler+0x2b8>)
 800c90e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c910:	2b00      	cmp	r3, #0
 800c912:	d00b      	beq.n	800c92c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	2208      	movs	r2, #8
 800c91a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c922:	f043 0208 	orr.w	r2, r3, #8
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c92c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c930:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c934:	2b00      	cmp	r3, #0
 800c936:	d012      	beq.n	800c95e <HAL_UART_IRQHandler+0x196>
 800c938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c93c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c940:	2b00      	cmp	r3, #0
 800c942:	d00c      	beq.n	800c95e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c94c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c954:	f043 0220 	orr.w	r2, r3, #32
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c964:	2b00      	cmp	r3, #0
 800c966:	f000 8266 	beq.w	800ce36 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c96a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c96e:	f003 0320 	and.w	r3, r3, #32
 800c972:	2b00      	cmp	r3, #0
 800c974:	d013      	beq.n	800c99e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c976:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c97a:	f003 0320 	and.w	r3, r3, #32
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d105      	bne.n	800c98e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c982:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d007      	beq.n	800c99e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c992:	2b00      	cmp	r3, #0
 800c994:	d003      	beq.n	800c99e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c99a:	6878      	ldr	r0, [r7, #4]
 800c99c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	689b      	ldr	r3, [r3, #8]
 800c9ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9b2:	2b40      	cmp	r3, #64	@ 0x40
 800c9b4:	d005      	beq.n	800c9c2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c9b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c9ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d054      	beq.n	800ca6c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c9c2:	6878      	ldr	r0, [r7, #4]
 800c9c4:	f001 f8fb 	bl	800dbbe <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	689b      	ldr	r3, [r3, #8]
 800c9ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9d2:	2b40      	cmp	r3, #64	@ 0x40
 800c9d4:	d146      	bne.n	800ca64 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	3308      	adds	r3, #8
 800c9dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c9e4:	e853 3f00 	ldrex	r3, [r3]
 800c9e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c9ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c9f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c9f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	3308      	adds	r3, #8
 800c9fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ca02:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ca06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ca0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ca12:	e841 2300 	strex	r3, r2, [r1]
 800ca16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ca1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d1d9      	bne.n	800c9d6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d017      	beq.n	800ca5c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca32:	4a15      	ldr	r2, [pc, #84]	@ (800ca88 <HAL_UART_IRQHandler+0x2c0>)
 800ca34:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	f7fa feff 	bl	8007840 <HAL_DMA_Abort_IT>
 800ca42:	4603      	mov	r3, r0
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d019      	beq.n	800ca7c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca50:	687a      	ldr	r2, [r7, #4]
 800ca52:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ca56:	4610      	mov	r0, r2
 800ca58:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca5a:	e00f      	b.n	800ca7c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ca5c:	6878      	ldr	r0, [r7, #4]
 800ca5e:	f000 fa09 	bl	800ce74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca62:	e00b      	b.n	800ca7c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	f000 fa05 	bl	800ce74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca6a:	e007      	b.n	800ca7c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ca6c:	6878      	ldr	r0, [r7, #4]
 800ca6e:	f000 fa01 	bl	800ce74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	2200      	movs	r2, #0
 800ca76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ca7a:	e1dc      	b.n	800ce36 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca7c:	bf00      	nop
    return;
 800ca7e:	e1da      	b.n	800ce36 <HAL_UART_IRQHandler+0x66e>
 800ca80:	10000001 	.word	0x10000001
 800ca84:	04000120 	.word	0x04000120
 800ca88:	0800de75 	.word	0x0800de75

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca90:	2b01      	cmp	r3, #1
 800ca92:	f040 8170 	bne.w	800cd76 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ca96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca9a:	f003 0310 	and.w	r3, r3, #16
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	f000 8169 	beq.w	800cd76 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800caa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800caa8:	f003 0310 	and.w	r3, r3, #16
 800caac:	2b00      	cmp	r3, #0
 800caae:	f000 8162 	beq.w	800cd76 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	2210      	movs	r2, #16
 800cab8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	689b      	ldr	r3, [r3, #8]
 800cac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cac4:	2b40      	cmp	r3, #64	@ 0x40
 800cac6:	f040 80d8 	bne.w	800cc7a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	685b      	ldr	r3, [r3, #4]
 800cad4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cad8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cadc:	2b00      	cmp	r3, #0
 800cade:	f000 80af 	beq.w	800cc40 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cae8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800caec:	429a      	cmp	r2, r3
 800caee:	f080 80a7 	bcs.w	800cc40 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800caf8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	f003 0320 	and.w	r3, r3, #32
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	f040 8087 	bne.w	800cc1e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb18:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cb1c:	e853 3f00 	ldrex	r3, [r3]
 800cb20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800cb24:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cb28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cb2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	461a      	mov	r2, r3
 800cb36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800cb3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cb3e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb42:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cb46:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cb4a:	e841 2300 	strex	r3, r2, [r1]
 800cb4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800cb52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d1da      	bne.n	800cb10 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	3308      	adds	r3, #8
 800cb60:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cb64:	e853 3f00 	ldrex	r3, [r3]
 800cb68:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cb6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cb6c:	f023 0301 	bic.w	r3, r3, #1
 800cb70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	3308      	adds	r3, #8
 800cb7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cb7e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cb82:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb84:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cb86:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cb8a:	e841 2300 	strex	r3, r2, [r1]
 800cb8e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cb90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d1e1      	bne.n	800cb5a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	3308      	adds	r3, #8
 800cb9c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cba0:	e853 3f00 	ldrex	r3, [r3]
 800cba4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cba6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cba8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cbac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	3308      	adds	r3, #8
 800cbb6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cbba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cbbc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbbe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cbc0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cbc2:	e841 2300 	strex	r3, r2, [r1]
 800cbc6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cbc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d1e3      	bne.n	800cb96 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	2220      	movs	r2, #32
 800cbd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	2200      	movs	r2, #0
 800cbda:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cbe4:	e853 3f00 	ldrex	r3, [r3]
 800cbe8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cbea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cbec:	f023 0310 	bic.w	r3, r3, #16
 800cbf0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	461a      	mov	r2, r3
 800cbfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cbfe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cc00:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc02:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cc04:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cc06:	e841 2300 	strex	r3, r2, [r1]
 800cc0a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cc0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d1e4      	bne.n	800cbdc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f7fa fdb8 	bl	800778e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	2202      	movs	r2, #2
 800cc22:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc30:	b29b      	uxth	r3, r3
 800cc32:	1ad3      	subs	r3, r2, r3
 800cc34:	b29b      	uxth	r3, r3
 800cc36:	4619      	mov	r1, r3
 800cc38:	6878      	ldr	r0, [r7, #4]
 800cc3a:	f000 f925 	bl	800ce88 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cc3e:	e0fc      	b.n	800ce3a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cc46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cc4a:	429a      	cmp	r2, r3
 800cc4c:	f040 80f5 	bne.w	800ce3a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	f003 0320 	and.w	r3, r3, #32
 800cc5e:	2b20      	cmp	r3, #32
 800cc60:	f040 80eb 	bne.w	800ce3a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2202      	movs	r2, #2
 800cc68:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cc70:	4619      	mov	r1, r3
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	f000 f908 	bl	800ce88 <HAL_UARTEx_RxEventCallback>
      return;
 800cc78:	e0df      	b.n	800ce3a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc86:	b29b      	uxth	r3, r3
 800cc88:	1ad3      	subs	r3, r2, r3
 800cc8a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc94:	b29b      	uxth	r3, r3
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	f000 80d1 	beq.w	800ce3e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800cc9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	f000 80cc 	beq.w	800ce3e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccae:	e853 3f00 	ldrex	r3, [r3]
 800ccb2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ccb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccb6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ccba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	461a      	mov	r2, r3
 800ccc4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ccc8:	647b      	str	r3, [r7, #68]	@ 0x44
 800ccca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cccc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ccce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ccd0:	e841 2300 	strex	r3, r2, [r1]
 800ccd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ccd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d1e4      	bne.n	800cca6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	3308      	adds	r3, #8
 800cce2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cce6:	e853 3f00 	ldrex	r3, [r3]
 800ccea:	623b      	str	r3, [r7, #32]
   return(result);
 800ccec:	6a3b      	ldr	r3, [r7, #32]
 800ccee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ccf2:	f023 0301 	bic.w	r3, r3, #1
 800ccf6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	3308      	adds	r3, #8
 800cd00:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cd04:	633a      	str	r2, [r7, #48]	@ 0x30
 800cd06:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd08:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cd0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cd0c:	e841 2300 	strex	r3, r2, [r1]
 800cd10:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cd12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d1e1      	bne.n	800ccdc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	2220      	movs	r2, #32
 800cd1c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2200      	movs	r2, #0
 800cd24:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	2200      	movs	r2, #0
 800cd2a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd32:	693b      	ldr	r3, [r7, #16]
 800cd34:	e853 3f00 	ldrex	r3, [r3]
 800cd38:	60fb      	str	r3, [r7, #12]
   return(result);
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	f023 0310 	bic.w	r3, r3, #16
 800cd40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	461a      	mov	r2, r3
 800cd4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800cd4e:	61fb      	str	r3, [r7, #28]
 800cd50:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd52:	69b9      	ldr	r1, [r7, #24]
 800cd54:	69fa      	ldr	r2, [r7, #28]
 800cd56:	e841 2300 	strex	r3, r2, [r1]
 800cd5a:	617b      	str	r3, [r7, #20]
   return(result);
 800cd5c:	697b      	ldr	r3, [r7, #20]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d1e4      	bne.n	800cd2c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2202      	movs	r2, #2
 800cd66:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cd68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cd6c:	4619      	mov	r1, r3
 800cd6e:	6878      	ldr	r0, [r7, #4]
 800cd70:	f000 f88a 	bl	800ce88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cd74:	e063      	b.n	800ce3e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cd76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d00e      	beq.n	800cda0 <HAL_UART_IRQHandler+0x5d8>
 800cd82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d008      	beq.n	800cda0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cd96:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cd98:	6878      	ldr	r0, [r7, #4]
 800cd9a:	f001 fdc9 	bl	800e930 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cd9e:	e051      	b.n	800ce44 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cda0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cda4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d014      	beq.n	800cdd6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cdac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cdb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d105      	bne.n	800cdc4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cdb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cdbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d008      	beq.n	800cdd6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d03a      	beq.n	800ce42 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cdd0:	6878      	ldr	r0, [r7, #4]
 800cdd2:	4798      	blx	r3
    }
    return;
 800cdd4:	e035      	b.n	800ce42 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cdd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d009      	beq.n	800cdf6 <HAL_UART_IRQHandler+0x62e>
 800cde2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cde6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d003      	beq.n	800cdf6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800cdee:	6878      	ldr	r0, [r7, #4]
 800cdf0:	f001 f852 	bl	800de98 <UART_EndTransmit_IT>
    return;
 800cdf4:	e026      	b.n	800ce44 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cdf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdfa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d009      	beq.n	800ce16 <HAL_UART_IRQHandler+0x64e>
 800ce02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ce06:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d003      	beq.n	800ce16 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ce0e:	6878      	ldr	r0, [r7, #4]
 800ce10:	f001 fda2 	bl	800e958 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ce14:	e016      	b.n	800ce44 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ce16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d010      	beq.n	800ce44 <HAL_UART_IRQHandler+0x67c>
 800ce22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	da0c      	bge.n	800ce44 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ce2a:	6878      	ldr	r0, [r7, #4]
 800ce2c:	f001 fd8a 	bl	800e944 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ce30:	e008      	b.n	800ce44 <HAL_UART_IRQHandler+0x67c>
      return;
 800ce32:	bf00      	nop
 800ce34:	e006      	b.n	800ce44 <HAL_UART_IRQHandler+0x67c>
    return;
 800ce36:	bf00      	nop
 800ce38:	e004      	b.n	800ce44 <HAL_UART_IRQHandler+0x67c>
      return;
 800ce3a:	bf00      	nop
 800ce3c:	e002      	b.n	800ce44 <HAL_UART_IRQHandler+0x67c>
      return;
 800ce3e:	bf00      	nop
 800ce40:	e000      	b.n	800ce44 <HAL_UART_IRQHandler+0x67c>
    return;
 800ce42:	bf00      	nop
  }
}
 800ce44:	37e8      	adds	r7, #232	@ 0xe8
 800ce46:	46bd      	mov	sp, r7
 800ce48:	bd80      	pop	{r7, pc}
 800ce4a:	bf00      	nop

0800ce4c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ce4c:	b480      	push	{r7}
 800ce4e:	b083      	sub	sp, #12
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ce54:	bf00      	nop
 800ce56:	370c      	adds	r7, #12
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5e:	4770      	bx	lr

0800ce60 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ce60:	b480      	push	{r7}
 800ce62:	b083      	sub	sp, #12
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ce68:	bf00      	nop
 800ce6a:	370c      	adds	r7, #12
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce72:	4770      	bx	lr

0800ce74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ce74:	b480      	push	{r7}
 800ce76:	b083      	sub	sp, #12
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ce7c:	bf00      	nop
 800ce7e:	370c      	adds	r7, #12
 800ce80:	46bd      	mov	sp, r7
 800ce82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce86:	4770      	bx	lr

0800ce88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ce88:	b480      	push	{r7}
 800ce8a:	b083      	sub	sp, #12
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	6078      	str	r0, [r7, #4]
 800ce90:	460b      	mov	r3, r1
 800ce92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ce94:	bf00      	nop
 800ce96:	370c      	adds	r7, #12
 800ce98:	46bd      	mov	sp, r7
 800ce9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9e:	4770      	bx	lr

0800cea0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cea0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cea4:	b08c      	sub	sp, #48	@ 0x30
 800cea6:	af00      	add	r7, sp, #0
 800cea8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ceaa:	2300      	movs	r3, #0
 800ceac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ceb0:	697b      	ldr	r3, [r7, #20]
 800ceb2:	689a      	ldr	r2, [r3, #8]
 800ceb4:	697b      	ldr	r3, [r7, #20]
 800ceb6:	691b      	ldr	r3, [r3, #16]
 800ceb8:	431a      	orrs	r2, r3
 800ceba:	697b      	ldr	r3, [r7, #20]
 800cebc:	695b      	ldr	r3, [r3, #20]
 800cebe:	431a      	orrs	r2, r3
 800cec0:	697b      	ldr	r3, [r7, #20]
 800cec2:	69db      	ldr	r3, [r3, #28]
 800cec4:	4313      	orrs	r3, r2
 800cec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cec8:	697b      	ldr	r3, [r7, #20]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	681a      	ldr	r2, [r3, #0]
 800cece:	4bab      	ldr	r3, [pc, #684]	@ (800d17c <UART_SetConfig+0x2dc>)
 800ced0:	4013      	ands	r3, r2
 800ced2:	697a      	ldr	r2, [r7, #20]
 800ced4:	6812      	ldr	r2, [r2, #0]
 800ced6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ced8:	430b      	orrs	r3, r1
 800ceda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cedc:	697b      	ldr	r3, [r7, #20]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	685b      	ldr	r3, [r3, #4]
 800cee2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cee6:	697b      	ldr	r3, [r7, #20]
 800cee8:	68da      	ldr	r2, [r3, #12]
 800ceea:	697b      	ldr	r3, [r7, #20]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	430a      	orrs	r2, r1
 800cef0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cef2:	697b      	ldr	r3, [r7, #20]
 800cef4:	699b      	ldr	r3, [r3, #24]
 800cef6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cef8:	697b      	ldr	r3, [r7, #20]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	4aa0      	ldr	r2, [pc, #640]	@ (800d180 <UART_SetConfig+0x2e0>)
 800cefe:	4293      	cmp	r3, r2
 800cf00:	d004      	beq.n	800cf0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cf02:	697b      	ldr	r3, [r7, #20]
 800cf04:	6a1b      	ldr	r3, [r3, #32]
 800cf06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf08:	4313      	orrs	r3, r2
 800cf0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cf0c:	697b      	ldr	r3, [r7, #20]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	689b      	ldr	r3, [r3, #8]
 800cf12:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800cf16:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800cf1a:	697a      	ldr	r2, [r7, #20]
 800cf1c:	6812      	ldr	r2, [r2, #0]
 800cf1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cf20:	430b      	orrs	r3, r1
 800cf22:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cf24:	697b      	ldr	r3, [r7, #20]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf2a:	f023 010f 	bic.w	r1, r3, #15
 800cf2e:	697b      	ldr	r3, [r7, #20]
 800cf30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cf32:	697b      	ldr	r3, [r7, #20]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	430a      	orrs	r2, r1
 800cf38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cf3a:	697b      	ldr	r3, [r7, #20]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	4a91      	ldr	r2, [pc, #580]	@ (800d184 <UART_SetConfig+0x2e4>)
 800cf40:	4293      	cmp	r3, r2
 800cf42:	d125      	bne.n	800cf90 <UART_SetConfig+0xf0>
 800cf44:	4b90      	ldr	r3, [pc, #576]	@ (800d188 <UART_SetConfig+0x2e8>)
 800cf46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf4a:	f003 0303 	and.w	r3, r3, #3
 800cf4e:	2b03      	cmp	r3, #3
 800cf50:	d81a      	bhi.n	800cf88 <UART_SetConfig+0xe8>
 800cf52:	a201      	add	r2, pc, #4	@ (adr r2, 800cf58 <UART_SetConfig+0xb8>)
 800cf54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf58:	0800cf69 	.word	0x0800cf69
 800cf5c:	0800cf79 	.word	0x0800cf79
 800cf60:	0800cf71 	.word	0x0800cf71
 800cf64:	0800cf81 	.word	0x0800cf81
 800cf68:	2301      	movs	r3, #1
 800cf6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf6e:	e0d6      	b.n	800d11e <UART_SetConfig+0x27e>
 800cf70:	2302      	movs	r3, #2
 800cf72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf76:	e0d2      	b.n	800d11e <UART_SetConfig+0x27e>
 800cf78:	2304      	movs	r3, #4
 800cf7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf7e:	e0ce      	b.n	800d11e <UART_SetConfig+0x27e>
 800cf80:	2308      	movs	r3, #8
 800cf82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf86:	e0ca      	b.n	800d11e <UART_SetConfig+0x27e>
 800cf88:	2310      	movs	r3, #16
 800cf8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cf8e:	e0c6      	b.n	800d11e <UART_SetConfig+0x27e>
 800cf90:	697b      	ldr	r3, [r7, #20]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	4a7d      	ldr	r2, [pc, #500]	@ (800d18c <UART_SetConfig+0x2ec>)
 800cf96:	4293      	cmp	r3, r2
 800cf98:	d138      	bne.n	800d00c <UART_SetConfig+0x16c>
 800cf9a:	4b7b      	ldr	r3, [pc, #492]	@ (800d188 <UART_SetConfig+0x2e8>)
 800cf9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cfa0:	f003 030c 	and.w	r3, r3, #12
 800cfa4:	2b0c      	cmp	r3, #12
 800cfa6:	d82d      	bhi.n	800d004 <UART_SetConfig+0x164>
 800cfa8:	a201      	add	r2, pc, #4	@ (adr r2, 800cfb0 <UART_SetConfig+0x110>)
 800cfaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfae:	bf00      	nop
 800cfb0:	0800cfe5 	.word	0x0800cfe5
 800cfb4:	0800d005 	.word	0x0800d005
 800cfb8:	0800d005 	.word	0x0800d005
 800cfbc:	0800d005 	.word	0x0800d005
 800cfc0:	0800cff5 	.word	0x0800cff5
 800cfc4:	0800d005 	.word	0x0800d005
 800cfc8:	0800d005 	.word	0x0800d005
 800cfcc:	0800d005 	.word	0x0800d005
 800cfd0:	0800cfed 	.word	0x0800cfed
 800cfd4:	0800d005 	.word	0x0800d005
 800cfd8:	0800d005 	.word	0x0800d005
 800cfdc:	0800d005 	.word	0x0800d005
 800cfe0:	0800cffd 	.word	0x0800cffd
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfea:	e098      	b.n	800d11e <UART_SetConfig+0x27e>
 800cfec:	2302      	movs	r3, #2
 800cfee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cff2:	e094      	b.n	800d11e <UART_SetConfig+0x27e>
 800cff4:	2304      	movs	r3, #4
 800cff6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cffa:	e090      	b.n	800d11e <UART_SetConfig+0x27e>
 800cffc:	2308      	movs	r3, #8
 800cffe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d002:	e08c      	b.n	800d11e <UART_SetConfig+0x27e>
 800d004:	2310      	movs	r3, #16
 800d006:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d00a:	e088      	b.n	800d11e <UART_SetConfig+0x27e>
 800d00c:	697b      	ldr	r3, [r7, #20]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	4a5f      	ldr	r2, [pc, #380]	@ (800d190 <UART_SetConfig+0x2f0>)
 800d012:	4293      	cmp	r3, r2
 800d014:	d125      	bne.n	800d062 <UART_SetConfig+0x1c2>
 800d016:	4b5c      	ldr	r3, [pc, #368]	@ (800d188 <UART_SetConfig+0x2e8>)
 800d018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d01c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d020:	2b30      	cmp	r3, #48	@ 0x30
 800d022:	d016      	beq.n	800d052 <UART_SetConfig+0x1b2>
 800d024:	2b30      	cmp	r3, #48	@ 0x30
 800d026:	d818      	bhi.n	800d05a <UART_SetConfig+0x1ba>
 800d028:	2b20      	cmp	r3, #32
 800d02a:	d00a      	beq.n	800d042 <UART_SetConfig+0x1a2>
 800d02c:	2b20      	cmp	r3, #32
 800d02e:	d814      	bhi.n	800d05a <UART_SetConfig+0x1ba>
 800d030:	2b00      	cmp	r3, #0
 800d032:	d002      	beq.n	800d03a <UART_SetConfig+0x19a>
 800d034:	2b10      	cmp	r3, #16
 800d036:	d008      	beq.n	800d04a <UART_SetConfig+0x1aa>
 800d038:	e00f      	b.n	800d05a <UART_SetConfig+0x1ba>
 800d03a:	2300      	movs	r3, #0
 800d03c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d040:	e06d      	b.n	800d11e <UART_SetConfig+0x27e>
 800d042:	2302      	movs	r3, #2
 800d044:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d048:	e069      	b.n	800d11e <UART_SetConfig+0x27e>
 800d04a:	2304      	movs	r3, #4
 800d04c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d050:	e065      	b.n	800d11e <UART_SetConfig+0x27e>
 800d052:	2308      	movs	r3, #8
 800d054:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d058:	e061      	b.n	800d11e <UART_SetConfig+0x27e>
 800d05a:	2310      	movs	r3, #16
 800d05c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d060:	e05d      	b.n	800d11e <UART_SetConfig+0x27e>
 800d062:	697b      	ldr	r3, [r7, #20]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	4a4b      	ldr	r2, [pc, #300]	@ (800d194 <UART_SetConfig+0x2f4>)
 800d068:	4293      	cmp	r3, r2
 800d06a:	d125      	bne.n	800d0b8 <UART_SetConfig+0x218>
 800d06c:	4b46      	ldr	r3, [pc, #280]	@ (800d188 <UART_SetConfig+0x2e8>)
 800d06e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d072:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d076:	2bc0      	cmp	r3, #192	@ 0xc0
 800d078:	d016      	beq.n	800d0a8 <UART_SetConfig+0x208>
 800d07a:	2bc0      	cmp	r3, #192	@ 0xc0
 800d07c:	d818      	bhi.n	800d0b0 <UART_SetConfig+0x210>
 800d07e:	2b80      	cmp	r3, #128	@ 0x80
 800d080:	d00a      	beq.n	800d098 <UART_SetConfig+0x1f8>
 800d082:	2b80      	cmp	r3, #128	@ 0x80
 800d084:	d814      	bhi.n	800d0b0 <UART_SetConfig+0x210>
 800d086:	2b00      	cmp	r3, #0
 800d088:	d002      	beq.n	800d090 <UART_SetConfig+0x1f0>
 800d08a:	2b40      	cmp	r3, #64	@ 0x40
 800d08c:	d008      	beq.n	800d0a0 <UART_SetConfig+0x200>
 800d08e:	e00f      	b.n	800d0b0 <UART_SetConfig+0x210>
 800d090:	2300      	movs	r3, #0
 800d092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d096:	e042      	b.n	800d11e <UART_SetConfig+0x27e>
 800d098:	2302      	movs	r3, #2
 800d09a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d09e:	e03e      	b.n	800d11e <UART_SetConfig+0x27e>
 800d0a0:	2304      	movs	r3, #4
 800d0a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d0a6:	e03a      	b.n	800d11e <UART_SetConfig+0x27e>
 800d0a8:	2308      	movs	r3, #8
 800d0aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d0ae:	e036      	b.n	800d11e <UART_SetConfig+0x27e>
 800d0b0:	2310      	movs	r3, #16
 800d0b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d0b6:	e032      	b.n	800d11e <UART_SetConfig+0x27e>
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	4a30      	ldr	r2, [pc, #192]	@ (800d180 <UART_SetConfig+0x2e0>)
 800d0be:	4293      	cmp	r3, r2
 800d0c0:	d12a      	bne.n	800d118 <UART_SetConfig+0x278>
 800d0c2:	4b31      	ldr	r3, [pc, #196]	@ (800d188 <UART_SetConfig+0x2e8>)
 800d0c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0c8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d0cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d0d0:	d01a      	beq.n	800d108 <UART_SetConfig+0x268>
 800d0d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d0d6:	d81b      	bhi.n	800d110 <UART_SetConfig+0x270>
 800d0d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d0dc:	d00c      	beq.n	800d0f8 <UART_SetConfig+0x258>
 800d0de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d0e2:	d815      	bhi.n	800d110 <UART_SetConfig+0x270>
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d003      	beq.n	800d0f0 <UART_SetConfig+0x250>
 800d0e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d0ec:	d008      	beq.n	800d100 <UART_SetConfig+0x260>
 800d0ee:	e00f      	b.n	800d110 <UART_SetConfig+0x270>
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d0f6:	e012      	b.n	800d11e <UART_SetConfig+0x27e>
 800d0f8:	2302      	movs	r3, #2
 800d0fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d0fe:	e00e      	b.n	800d11e <UART_SetConfig+0x27e>
 800d100:	2304      	movs	r3, #4
 800d102:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d106:	e00a      	b.n	800d11e <UART_SetConfig+0x27e>
 800d108:	2308      	movs	r3, #8
 800d10a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d10e:	e006      	b.n	800d11e <UART_SetConfig+0x27e>
 800d110:	2310      	movs	r3, #16
 800d112:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d116:	e002      	b.n	800d11e <UART_SetConfig+0x27e>
 800d118:	2310      	movs	r3, #16
 800d11a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d11e:	697b      	ldr	r3, [r7, #20]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	4a17      	ldr	r2, [pc, #92]	@ (800d180 <UART_SetConfig+0x2e0>)
 800d124:	4293      	cmp	r3, r2
 800d126:	f040 80a8 	bne.w	800d27a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d12a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d12e:	2b08      	cmp	r3, #8
 800d130:	d834      	bhi.n	800d19c <UART_SetConfig+0x2fc>
 800d132:	a201      	add	r2, pc, #4	@ (adr r2, 800d138 <UART_SetConfig+0x298>)
 800d134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d138:	0800d15d 	.word	0x0800d15d
 800d13c:	0800d19d 	.word	0x0800d19d
 800d140:	0800d165 	.word	0x0800d165
 800d144:	0800d19d 	.word	0x0800d19d
 800d148:	0800d16b 	.word	0x0800d16b
 800d14c:	0800d19d 	.word	0x0800d19d
 800d150:	0800d19d 	.word	0x0800d19d
 800d154:	0800d19d 	.word	0x0800d19d
 800d158:	0800d173 	.word	0x0800d173
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d15c:	f7fc faa8 	bl	80096b0 <HAL_RCC_GetPCLK1Freq>
 800d160:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d162:	e021      	b.n	800d1a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d164:	4b0c      	ldr	r3, [pc, #48]	@ (800d198 <UART_SetConfig+0x2f8>)
 800d166:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d168:	e01e      	b.n	800d1a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d16a:	f7fc fa35 	bl	80095d8 <HAL_RCC_GetSysClockFreq>
 800d16e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d170:	e01a      	b.n	800d1a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d172:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d176:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d178:	e016      	b.n	800d1a8 <UART_SetConfig+0x308>
 800d17a:	bf00      	nop
 800d17c:	cfff69f3 	.word	0xcfff69f3
 800d180:	40008000 	.word	0x40008000
 800d184:	40013800 	.word	0x40013800
 800d188:	40021000 	.word	0x40021000
 800d18c:	40004400 	.word	0x40004400
 800d190:	40004800 	.word	0x40004800
 800d194:	40004c00 	.word	0x40004c00
 800d198:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800d19c:	2300      	movs	r3, #0
 800d19e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d1a0:	2301      	movs	r3, #1
 800d1a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d1a6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d1a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	f000 812a 	beq.w	800d404 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d1b0:	697b      	ldr	r3, [r7, #20]
 800d1b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1b4:	4a9e      	ldr	r2, [pc, #632]	@ (800d430 <UART_SetConfig+0x590>)
 800d1b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d1ba:	461a      	mov	r2, r3
 800d1bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1be:	fbb3 f3f2 	udiv	r3, r3, r2
 800d1c2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d1c4:	697b      	ldr	r3, [r7, #20]
 800d1c6:	685a      	ldr	r2, [r3, #4]
 800d1c8:	4613      	mov	r3, r2
 800d1ca:	005b      	lsls	r3, r3, #1
 800d1cc:	4413      	add	r3, r2
 800d1ce:	69ba      	ldr	r2, [r7, #24]
 800d1d0:	429a      	cmp	r2, r3
 800d1d2:	d305      	bcc.n	800d1e0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d1d4:	697b      	ldr	r3, [r7, #20]
 800d1d6:	685b      	ldr	r3, [r3, #4]
 800d1d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d1da:	69ba      	ldr	r2, [r7, #24]
 800d1dc:	429a      	cmp	r2, r3
 800d1de:	d903      	bls.n	800d1e8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800d1e0:	2301      	movs	r3, #1
 800d1e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d1e6:	e10d      	b.n	800d404 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	60bb      	str	r3, [r7, #8]
 800d1ee:	60fa      	str	r2, [r7, #12]
 800d1f0:	697b      	ldr	r3, [r7, #20]
 800d1f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1f4:	4a8e      	ldr	r2, [pc, #568]	@ (800d430 <UART_SetConfig+0x590>)
 800d1f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d1fa:	b29b      	uxth	r3, r3
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	603b      	str	r3, [r7, #0]
 800d200:	607a      	str	r2, [r7, #4]
 800d202:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d206:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d20a:	f7f3 fd65 	bl	8000cd8 <__aeabi_uldivmod>
 800d20e:	4602      	mov	r2, r0
 800d210:	460b      	mov	r3, r1
 800d212:	4610      	mov	r0, r2
 800d214:	4619      	mov	r1, r3
 800d216:	f04f 0200 	mov.w	r2, #0
 800d21a:	f04f 0300 	mov.w	r3, #0
 800d21e:	020b      	lsls	r3, r1, #8
 800d220:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d224:	0202      	lsls	r2, r0, #8
 800d226:	6979      	ldr	r1, [r7, #20]
 800d228:	6849      	ldr	r1, [r1, #4]
 800d22a:	0849      	lsrs	r1, r1, #1
 800d22c:	2000      	movs	r0, #0
 800d22e:	460c      	mov	r4, r1
 800d230:	4605      	mov	r5, r0
 800d232:	eb12 0804 	adds.w	r8, r2, r4
 800d236:	eb43 0905 	adc.w	r9, r3, r5
 800d23a:	697b      	ldr	r3, [r7, #20]
 800d23c:	685b      	ldr	r3, [r3, #4]
 800d23e:	2200      	movs	r2, #0
 800d240:	469a      	mov	sl, r3
 800d242:	4693      	mov	fp, r2
 800d244:	4652      	mov	r2, sl
 800d246:	465b      	mov	r3, fp
 800d248:	4640      	mov	r0, r8
 800d24a:	4649      	mov	r1, r9
 800d24c:	f7f3 fd44 	bl	8000cd8 <__aeabi_uldivmod>
 800d250:	4602      	mov	r2, r0
 800d252:	460b      	mov	r3, r1
 800d254:	4613      	mov	r3, r2
 800d256:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d258:	6a3b      	ldr	r3, [r7, #32]
 800d25a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d25e:	d308      	bcc.n	800d272 <UART_SetConfig+0x3d2>
 800d260:	6a3b      	ldr	r3, [r7, #32]
 800d262:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d266:	d204      	bcs.n	800d272 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800d268:	697b      	ldr	r3, [r7, #20]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	6a3a      	ldr	r2, [r7, #32]
 800d26e:	60da      	str	r2, [r3, #12]
 800d270:	e0c8      	b.n	800d404 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800d272:	2301      	movs	r3, #1
 800d274:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d278:	e0c4      	b.n	800d404 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d27a:	697b      	ldr	r3, [r7, #20]
 800d27c:	69db      	ldr	r3, [r3, #28]
 800d27e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d282:	d167      	bne.n	800d354 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800d284:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d288:	2b08      	cmp	r3, #8
 800d28a:	d828      	bhi.n	800d2de <UART_SetConfig+0x43e>
 800d28c:	a201      	add	r2, pc, #4	@ (adr r2, 800d294 <UART_SetConfig+0x3f4>)
 800d28e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d292:	bf00      	nop
 800d294:	0800d2b9 	.word	0x0800d2b9
 800d298:	0800d2c1 	.word	0x0800d2c1
 800d29c:	0800d2c9 	.word	0x0800d2c9
 800d2a0:	0800d2df 	.word	0x0800d2df
 800d2a4:	0800d2cf 	.word	0x0800d2cf
 800d2a8:	0800d2df 	.word	0x0800d2df
 800d2ac:	0800d2df 	.word	0x0800d2df
 800d2b0:	0800d2df 	.word	0x0800d2df
 800d2b4:	0800d2d7 	.word	0x0800d2d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d2b8:	f7fc f9fa 	bl	80096b0 <HAL_RCC_GetPCLK1Freq>
 800d2bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d2be:	e014      	b.n	800d2ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d2c0:	f7fc fa0c 	bl	80096dc <HAL_RCC_GetPCLK2Freq>
 800d2c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d2c6:	e010      	b.n	800d2ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d2c8:	4b5a      	ldr	r3, [pc, #360]	@ (800d434 <UART_SetConfig+0x594>)
 800d2ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d2cc:	e00d      	b.n	800d2ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d2ce:	f7fc f983 	bl	80095d8 <HAL_RCC_GetSysClockFreq>
 800d2d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d2d4:	e009      	b.n	800d2ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d2d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d2da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d2dc:	e005      	b.n	800d2ea <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800d2de:	2300      	movs	r3, #0
 800d2e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d2e2:	2301      	movs	r3, #1
 800d2e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d2e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	f000 8089 	beq.w	800d404 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d2f2:	697b      	ldr	r3, [r7, #20]
 800d2f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2f6:	4a4e      	ldr	r2, [pc, #312]	@ (800d430 <UART_SetConfig+0x590>)
 800d2f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d2fc:	461a      	mov	r2, r3
 800d2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d300:	fbb3 f3f2 	udiv	r3, r3, r2
 800d304:	005a      	lsls	r2, r3, #1
 800d306:	697b      	ldr	r3, [r7, #20]
 800d308:	685b      	ldr	r3, [r3, #4]
 800d30a:	085b      	lsrs	r3, r3, #1
 800d30c:	441a      	add	r2, r3
 800d30e:	697b      	ldr	r3, [r7, #20]
 800d310:	685b      	ldr	r3, [r3, #4]
 800d312:	fbb2 f3f3 	udiv	r3, r2, r3
 800d316:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d318:	6a3b      	ldr	r3, [r7, #32]
 800d31a:	2b0f      	cmp	r3, #15
 800d31c:	d916      	bls.n	800d34c <UART_SetConfig+0x4ac>
 800d31e:	6a3b      	ldr	r3, [r7, #32]
 800d320:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d324:	d212      	bcs.n	800d34c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d326:	6a3b      	ldr	r3, [r7, #32]
 800d328:	b29b      	uxth	r3, r3
 800d32a:	f023 030f 	bic.w	r3, r3, #15
 800d32e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d330:	6a3b      	ldr	r3, [r7, #32]
 800d332:	085b      	lsrs	r3, r3, #1
 800d334:	b29b      	uxth	r3, r3
 800d336:	f003 0307 	and.w	r3, r3, #7
 800d33a:	b29a      	uxth	r2, r3
 800d33c:	8bfb      	ldrh	r3, [r7, #30]
 800d33e:	4313      	orrs	r3, r2
 800d340:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d342:	697b      	ldr	r3, [r7, #20]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	8bfa      	ldrh	r2, [r7, #30]
 800d348:	60da      	str	r2, [r3, #12]
 800d34a:	e05b      	b.n	800d404 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d34c:	2301      	movs	r3, #1
 800d34e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d352:	e057      	b.n	800d404 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d354:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d358:	2b08      	cmp	r3, #8
 800d35a:	d828      	bhi.n	800d3ae <UART_SetConfig+0x50e>
 800d35c:	a201      	add	r2, pc, #4	@ (adr r2, 800d364 <UART_SetConfig+0x4c4>)
 800d35e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d362:	bf00      	nop
 800d364:	0800d389 	.word	0x0800d389
 800d368:	0800d391 	.word	0x0800d391
 800d36c:	0800d399 	.word	0x0800d399
 800d370:	0800d3af 	.word	0x0800d3af
 800d374:	0800d39f 	.word	0x0800d39f
 800d378:	0800d3af 	.word	0x0800d3af
 800d37c:	0800d3af 	.word	0x0800d3af
 800d380:	0800d3af 	.word	0x0800d3af
 800d384:	0800d3a7 	.word	0x0800d3a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d388:	f7fc f992 	bl	80096b0 <HAL_RCC_GetPCLK1Freq>
 800d38c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d38e:	e014      	b.n	800d3ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d390:	f7fc f9a4 	bl	80096dc <HAL_RCC_GetPCLK2Freq>
 800d394:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d396:	e010      	b.n	800d3ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d398:	4b26      	ldr	r3, [pc, #152]	@ (800d434 <UART_SetConfig+0x594>)
 800d39a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d39c:	e00d      	b.n	800d3ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d39e:	f7fc f91b 	bl	80095d8 <HAL_RCC_GetSysClockFreq>
 800d3a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d3a4:	e009      	b.n	800d3ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d3a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d3aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d3ac:	e005      	b.n	800d3ba <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d3b2:	2301      	movs	r3, #1
 800d3b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d3b8:	bf00      	nop
    }

    if (pclk != 0U)
 800d3ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d021      	beq.n	800d404 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d3c0:	697b      	ldr	r3, [r7, #20]
 800d3c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3c4:	4a1a      	ldr	r2, [pc, #104]	@ (800d430 <UART_SetConfig+0x590>)
 800d3c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d3ca:	461a      	mov	r2, r3
 800d3cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3ce:	fbb3 f2f2 	udiv	r2, r3, r2
 800d3d2:	697b      	ldr	r3, [r7, #20]
 800d3d4:	685b      	ldr	r3, [r3, #4]
 800d3d6:	085b      	lsrs	r3, r3, #1
 800d3d8:	441a      	add	r2, r3
 800d3da:	697b      	ldr	r3, [r7, #20]
 800d3dc:	685b      	ldr	r3, [r3, #4]
 800d3de:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d3e4:	6a3b      	ldr	r3, [r7, #32]
 800d3e6:	2b0f      	cmp	r3, #15
 800d3e8:	d909      	bls.n	800d3fe <UART_SetConfig+0x55e>
 800d3ea:	6a3b      	ldr	r3, [r7, #32]
 800d3ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d3f0:	d205      	bcs.n	800d3fe <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d3f2:	6a3b      	ldr	r3, [r7, #32]
 800d3f4:	b29a      	uxth	r2, r3
 800d3f6:	697b      	ldr	r3, [r7, #20]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	60da      	str	r2, [r3, #12]
 800d3fc:	e002      	b.n	800d404 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d3fe:	2301      	movs	r3, #1
 800d400:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d404:	697b      	ldr	r3, [r7, #20]
 800d406:	2201      	movs	r2, #1
 800d408:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d40c:	697b      	ldr	r3, [r7, #20]
 800d40e:	2201      	movs	r2, #1
 800d410:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d414:	697b      	ldr	r3, [r7, #20]
 800d416:	2200      	movs	r2, #0
 800d418:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d41a:	697b      	ldr	r3, [r7, #20]
 800d41c:	2200      	movs	r2, #0
 800d41e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d420:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d424:	4618      	mov	r0, r3
 800d426:	3730      	adds	r7, #48	@ 0x30
 800d428:	46bd      	mov	sp, r7
 800d42a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d42e:	bf00      	nop
 800d430:	0801b748 	.word	0x0801b748
 800d434:	00f42400 	.word	0x00f42400

0800d438 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d438:	b480      	push	{r7}
 800d43a:	b083      	sub	sp, #12
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d444:	f003 0308 	and.w	r3, r3, #8
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d00a      	beq.n	800d462 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	685b      	ldr	r3, [r3, #4]
 800d452:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	430a      	orrs	r2, r1
 800d460:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d466:	f003 0301 	and.w	r3, r3, #1
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d00a      	beq.n	800d484 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	685b      	ldr	r3, [r3, #4]
 800d474:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	430a      	orrs	r2, r1
 800d482:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d488:	f003 0302 	and.w	r3, r3, #2
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d00a      	beq.n	800d4a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	685b      	ldr	r3, [r3, #4]
 800d496:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	430a      	orrs	r2, r1
 800d4a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4aa:	f003 0304 	and.w	r3, r3, #4
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d00a      	beq.n	800d4c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	685b      	ldr	r3, [r3, #4]
 800d4b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	430a      	orrs	r2, r1
 800d4c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4cc:	f003 0310 	and.w	r3, r3, #16
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d00a      	beq.n	800d4ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	689b      	ldr	r3, [r3, #8]
 800d4da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	430a      	orrs	r2, r1
 800d4e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4ee:	f003 0320 	and.w	r3, r3, #32
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d00a      	beq.n	800d50c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	689b      	ldr	r3, [r3, #8]
 800d4fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	430a      	orrs	r2, r1
 800d50a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d514:	2b00      	cmp	r3, #0
 800d516:	d01a      	beq.n	800d54e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	685b      	ldr	r3, [r3, #4]
 800d51e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	430a      	orrs	r2, r1
 800d52c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d532:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d536:	d10a      	bne.n	800d54e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	685b      	ldr	r3, [r3, #4]
 800d53e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	430a      	orrs	r2, r1
 800d54c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d556:	2b00      	cmp	r3, #0
 800d558:	d00a      	beq.n	800d570 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	685b      	ldr	r3, [r3, #4]
 800d560:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	430a      	orrs	r2, r1
 800d56e:	605a      	str	r2, [r3, #4]
  }
}
 800d570:	bf00      	nop
 800d572:	370c      	adds	r7, #12
 800d574:	46bd      	mov	sp, r7
 800d576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57a:	4770      	bx	lr

0800d57c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b098      	sub	sp, #96	@ 0x60
 800d580:	af02      	add	r7, sp, #8
 800d582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	2200      	movs	r2, #0
 800d588:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d58c:	f7f8 fa18 	bl	80059c0 <HAL_GetTick>
 800d590:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	f003 0308 	and.w	r3, r3, #8
 800d59c:	2b08      	cmp	r3, #8
 800d59e:	d12f      	bne.n	800d600 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d5a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d5a4:	9300      	str	r3, [sp, #0]
 800d5a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d5ae:	6878      	ldr	r0, [r7, #4]
 800d5b0:	f000 f88e 	bl	800d6d0 <UART_WaitOnFlagUntilTimeout>
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d022      	beq.n	800d600 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5c2:	e853 3f00 	ldrex	r3, [r3]
 800d5c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d5c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d5ce:	653b      	str	r3, [r7, #80]	@ 0x50
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	461a      	mov	r2, r3
 800d5d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5d8:	647b      	str	r3, [r7, #68]	@ 0x44
 800d5da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d5de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d5e0:	e841 2300 	strex	r3, r2, [r1]
 800d5e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d5e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d1e6      	bne.n	800d5ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	2220      	movs	r2, #32
 800d5f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2200      	movs	r2, #0
 800d5f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d5fc:	2303      	movs	r3, #3
 800d5fe:	e063      	b.n	800d6c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	f003 0304 	and.w	r3, r3, #4
 800d60a:	2b04      	cmp	r3, #4
 800d60c:	d149      	bne.n	800d6a2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d60e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d612:	9300      	str	r3, [sp, #0]
 800d614:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d616:	2200      	movs	r2, #0
 800d618:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d61c:	6878      	ldr	r0, [r7, #4]
 800d61e:	f000 f857 	bl	800d6d0 <UART_WaitOnFlagUntilTimeout>
 800d622:	4603      	mov	r3, r0
 800d624:	2b00      	cmp	r3, #0
 800d626:	d03c      	beq.n	800d6a2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d62e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d630:	e853 3f00 	ldrex	r3, [r3]
 800d634:	623b      	str	r3, [r7, #32]
   return(result);
 800d636:	6a3b      	ldr	r3, [r7, #32]
 800d638:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d63c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	461a      	mov	r2, r3
 800d644:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d646:	633b      	str	r3, [r7, #48]	@ 0x30
 800d648:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d64a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d64c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d64e:	e841 2300 	strex	r3, r2, [r1]
 800d652:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d656:	2b00      	cmp	r3, #0
 800d658:	d1e6      	bne.n	800d628 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	3308      	adds	r3, #8
 800d660:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d662:	693b      	ldr	r3, [r7, #16]
 800d664:	e853 3f00 	ldrex	r3, [r3]
 800d668:	60fb      	str	r3, [r7, #12]
   return(result);
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	f023 0301 	bic.w	r3, r3, #1
 800d670:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	3308      	adds	r3, #8
 800d678:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d67a:	61fa      	str	r2, [r7, #28]
 800d67c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d67e:	69b9      	ldr	r1, [r7, #24]
 800d680:	69fa      	ldr	r2, [r7, #28]
 800d682:	e841 2300 	strex	r3, r2, [r1]
 800d686:	617b      	str	r3, [r7, #20]
   return(result);
 800d688:	697b      	ldr	r3, [r7, #20]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d1e5      	bne.n	800d65a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	2220      	movs	r2, #32
 800d692:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	2200      	movs	r2, #0
 800d69a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d69e:	2303      	movs	r3, #3
 800d6a0:	e012      	b.n	800d6c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	2220      	movs	r2, #32
 800d6a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	2220      	movs	r2, #32
 800d6ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	2200      	movs	r2, #0
 800d6c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d6c6:	2300      	movs	r3, #0
}
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	3758      	adds	r7, #88	@ 0x58
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}

0800d6d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b084      	sub	sp, #16
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	60f8      	str	r0, [r7, #12]
 800d6d8:	60b9      	str	r1, [r7, #8]
 800d6da:	603b      	str	r3, [r7, #0]
 800d6dc:	4613      	mov	r3, r2
 800d6de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d6e0:	e04f      	b.n	800d782 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d6e2:	69bb      	ldr	r3, [r7, #24]
 800d6e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6e8:	d04b      	beq.n	800d782 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d6ea:	f7f8 f969 	bl	80059c0 <HAL_GetTick>
 800d6ee:	4602      	mov	r2, r0
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	1ad3      	subs	r3, r2, r3
 800d6f4:	69ba      	ldr	r2, [r7, #24]
 800d6f6:	429a      	cmp	r2, r3
 800d6f8:	d302      	bcc.n	800d700 <UART_WaitOnFlagUntilTimeout+0x30>
 800d6fa:	69bb      	ldr	r3, [r7, #24]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d101      	bne.n	800d704 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d700:	2303      	movs	r3, #3
 800d702:	e04e      	b.n	800d7a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	f003 0304 	and.w	r3, r3, #4
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d037      	beq.n	800d782 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d712:	68bb      	ldr	r3, [r7, #8]
 800d714:	2b80      	cmp	r3, #128	@ 0x80
 800d716:	d034      	beq.n	800d782 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d718:	68bb      	ldr	r3, [r7, #8]
 800d71a:	2b40      	cmp	r3, #64	@ 0x40
 800d71c:	d031      	beq.n	800d782 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	69db      	ldr	r3, [r3, #28]
 800d724:	f003 0308 	and.w	r3, r3, #8
 800d728:	2b08      	cmp	r3, #8
 800d72a:	d110      	bne.n	800d74e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	2208      	movs	r2, #8
 800d732:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d734:	68f8      	ldr	r0, [r7, #12]
 800d736:	f000 fa42 	bl	800dbbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	2208      	movs	r2, #8
 800d73e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	2200      	movs	r2, #0
 800d746:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d74a:	2301      	movs	r3, #1
 800d74c:	e029      	b.n	800d7a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	69db      	ldr	r3, [r3, #28]
 800d754:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d758:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d75c:	d111      	bne.n	800d782 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d766:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d768:	68f8      	ldr	r0, [r7, #12]
 800d76a:	f000 fa28 	bl	800dbbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	2220      	movs	r2, #32
 800d772:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	2200      	movs	r2, #0
 800d77a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d77e:	2303      	movs	r3, #3
 800d780:	e00f      	b.n	800d7a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	69da      	ldr	r2, [r3, #28]
 800d788:	68bb      	ldr	r3, [r7, #8]
 800d78a:	4013      	ands	r3, r2
 800d78c:	68ba      	ldr	r2, [r7, #8]
 800d78e:	429a      	cmp	r2, r3
 800d790:	bf0c      	ite	eq
 800d792:	2301      	moveq	r3, #1
 800d794:	2300      	movne	r3, #0
 800d796:	b2db      	uxtb	r3, r3
 800d798:	461a      	mov	r2, r3
 800d79a:	79fb      	ldrb	r3, [r7, #7]
 800d79c:	429a      	cmp	r2, r3
 800d79e:	d0a0      	beq.n	800d6e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d7a0:	2300      	movs	r3, #0
}
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	3710      	adds	r7, #16
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	bd80      	pop	{r7, pc}
	...

0800d7ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d7ac:	b480      	push	{r7}
 800d7ae:	b0a3      	sub	sp, #140	@ 0x8c
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	60f8      	str	r0, [r7, #12]
 800d7b4:	60b9      	str	r1, [r7, #8]
 800d7b6:	4613      	mov	r3, r2
 800d7b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	68ba      	ldr	r2, [r7, #8]
 800d7be:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	88fa      	ldrh	r2, [r7, #6]
 800d7c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	88fa      	ldrh	r2, [r7, #6]
 800d7cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	689b      	ldr	r3, [r3, #8]
 800d7da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d7de:	d10e      	bne.n	800d7fe <UART_Start_Receive_IT+0x52>
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	691b      	ldr	r3, [r3, #16]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d105      	bne.n	800d7f4 <UART_Start_Receive_IT+0x48>
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800d7ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d7f2:	e02d      	b.n	800d850 <UART_Start_Receive_IT+0xa4>
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	22ff      	movs	r2, #255	@ 0xff
 800d7f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d7fc:	e028      	b.n	800d850 <UART_Start_Receive_IT+0xa4>
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	689b      	ldr	r3, [r3, #8]
 800d802:	2b00      	cmp	r3, #0
 800d804:	d10d      	bne.n	800d822 <UART_Start_Receive_IT+0x76>
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	691b      	ldr	r3, [r3, #16]
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d104      	bne.n	800d818 <UART_Start_Receive_IT+0x6c>
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	22ff      	movs	r2, #255	@ 0xff
 800d812:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d816:	e01b      	b.n	800d850 <UART_Start_Receive_IT+0xa4>
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	227f      	movs	r2, #127	@ 0x7f
 800d81c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d820:	e016      	b.n	800d850 <UART_Start_Receive_IT+0xa4>
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	689b      	ldr	r3, [r3, #8]
 800d826:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d82a:	d10d      	bne.n	800d848 <UART_Start_Receive_IT+0x9c>
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	691b      	ldr	r3, [r3, #16]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d104      	bne.n	800d83e <UART_Start_Receive_IT+0x92>
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	227f      	movs	r2, #127	@ 0x7f
 800d838:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d83c:	e008      	b.n	800d850 <UART_Start_Receive_IT+0xa4>
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	223f      	movs	r2, #63	@ 0x3f
 800d842:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d846:	e003      	b.n	800d850 <UART_Start_Receive_IT+0xa4>
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	2200      	movs	r2, #0
 800d84c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	2200      	movs	r2, #0
 800d854:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	2222      	movs	r2, #34	@ 0x22
 800d85c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	3308      	adds	r3, #8
 800d866:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d868:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d86a:	e853 3f00 	ldrex	r3, [r3]
 800d86e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d870:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d872:	f043 0301 	orr.w	r3, r3, #1
 800d876:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	3308      	adds	r3, #8
 800d880:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d884:	673a      	str	r2, [r7, #112]	@ 0x70
 800d886:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d888:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800d88a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d88c:	e841 2300 	strex	r3, r2, [r1]
 800d890:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800d892:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d894:	2b00      	cmp	r3, #0
 800d896:	d1e3      	bne.n	800d860 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d89c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d8a0:	d14f      	bne.n	800d942 <UART_Start_Receive_IT+0x196>
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d8a8:	88fa      	ldrh	r2, [r7, #6]
 800d8aa:	429a      	cmp	r2, r3
 800d8ac:	d349      	bcc.n	800d942 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	689b      	ldr	r3, [r3, #8]
 800d8b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d8b6:	d107      	bne.n	800d8c8 <UART_Start_Receive_IT+0x11c>
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	691b      	ldr	r3, [r3, #16]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d103      	bne.n	800d8c8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	4a47      	ldr	r2, [pc, #284]	@ (800d9e0 <UART_Start_Receive_IT+0x234>)
 800d8c4:	675a      	str	r2, [r3, #116]	@ 0x74
 800d8c6:	e002      	b.n	800d8ce <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	4a46      	ldr	r2, [pc, #280]	@ (800d9e4 <UART_Start_Receive_IT+0x238>)
 800d8cc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	691b      	ldr	r3, [r3, #16]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d01a      	beq.n	800d90c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d8de:	e853 3f00 	ldrex	r3, [r3]
 800d8e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d8e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d8ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	461a      	mov	r2, r3
 800d8f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d8f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d8fa:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8fc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d8fe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d900:	e841 2300 	strex	r3, r2, [r1]
 800d904:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800d906:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d1e4      	bne.n	800d8d6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	3308      	adds	r3, #8
 800d912:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d916:	e853 3f00 	ldrex	r3, [r3]
 800d91a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d91c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d91e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d922:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	3308      	adds	r3, #8
 800d92a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d92c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800d92e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d930:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d932:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d934:	e841 2300 	strex	r3, r2, [r1]
 800d938:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d93a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d1e5      	bne.n	800d90c <UART_Start_Receive_IT+0x160>
 800d940:	e046      	b.n	800d9d0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	689b      	ldr	r3, [r3, #8]
 800d946:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d94a:	d107      	bne.n	800d95c <UART_Start_Receive_IT+0x1b0>
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	691b      	ldr	r3, [r3, #16]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d103      	bne.n	800d95c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	4a24      	ldr	r2, [pc, #144]	@ (800d9e8 <UART_Start_Receive_IT+0x23c>)
 800d958:	675a      	str	r2, [r3, #116]	@ 0x74
 800d95a:	e002      	b.n	800d962 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	4a23      	ldr	r2, [pc, #140]	@ (800d9ec <UART_Start_Receive_IT+0x240>)
 800d960:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	691b      	ldr	r3, [r3, #16]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d019      	beq.n	800d99e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d972:	e853 3f00 	ldrex	r3, [r3]
 800d976:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d97a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800d97e:	677b      	str	r3, [r7, #116]	@ 0x74
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	461a      	mov	r2, r3
 800d986:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d988:	637b      	str	r3, [r7, #52]	@ 0x34
 800d98a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d98c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d98e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d990:	e841 2300 	strex	r3, r2, [r1]
 800d994:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d1e6      	bne.n	800d96a <UART_Start_Receive_IT+0x1be>
 800d99c:	e018      	b.n	800d9d0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9a4:	697b      	ldr	r3, [r7, #20]
 800d9a6:	e853 3f00 	ldrex	r3, [r3]
 800d9aa:	613b      	str	r3, [r7, #16]
   return(result);
 800d9ac:	693b      	ldr	r3, [r7, #16]
 800d9ae:	f043 0320 	orr.w	r3, r3, #32
 800d9b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	461a      	mov	r2, r3
 800d9ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d9bc:	623b      	str	r3, [r7, #32]
 800d9be:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9c0:	69f9      	ldr	r1, [r7, #28]
 800d9c2:	6a3a      	ldr	r2, [r7, #32]
 800d9c4:	e841 2300 	strex	r3, r2, [r1]
 800d9c8:	61bb      	str	r3, [r7, #24]
   return(result);
 800d9ca:	69bb      	ldr	r3, [r7, #24]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d1e6      	bne.n	800d99e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800d9d0:	2300      	movs	r3, #0
}
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	378c      	adds	r7, #140	@ 0x8c
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9dc:	4770      	bx	lr
 800d9de:	bf00      	nop
 800d9e0:	0800e5c5 	.word	0x0800e5c5
 800d9e4:	0800e261 	.word	0x0800e261
 800d9e8:	0800e0a9 	.word	0x0800e0a9
 800d9ec:	0800def1 	.word	0x0800def1

0800d9f0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b096      	sub	sp, #88	@ 0x58
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	60f8      	str	r0, [r7, #12]
 800d9f8:	60b9      	str	r1, [r7, #8]
 800d9fa:	4613      	mov	r3, r2
 800d9fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	68ba      	ldr	r2, [r7, #8]
 800da02:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	88fa      	ldrh	r2, [r7, #6]
 800da08:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	2200      	movs	r2, #0
 800da10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	2222      	movs	r2, #34	@ 0x22
 800da18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da22:	2b00      	cmp	r3, #0
 800da24:	d02d      	beq.n	800da82 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da2c:	4a40      	ldr	r2, [pc, #256]	@ (800db30 <UART_Start_Receive_DMA+0x140>)
 800da2e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da36:	4a3f      	ldr	r2, [pc, #252]	@ (800db34 <UART_Start_Receive_DMA+0x144>)
 800da38:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da40:	4a3d      	ldr	r2, [pc, #244]	@ (800db38 <UART_Start_Receive_DMA+0x148>)
 800da42:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da4a:	2200      	movs	r2, #0
 800da4c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	3324      	adds	r3, #36	@ 0x24
 800da5a:	4619      	mov	r1, r3
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da60:	461a      	mov	r2, r3
 800da62:	88fb      	ldrh	r3, [r7, #6]
 800da64:	f7f9 fe18 	bl	8007698 <HAL_DMA_Start_IT>
 800da68:	4603      	mov	r3, r0
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d009      	beq.n	800da82 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	2210      	movs	r2, #16
 800da72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	2220      	movs	r2, #32
 800da7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800da7e:	2301      	movs	r3, #1
 800da80:	e051      	b.n	800db26 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	691b      	ldr	r3, [r3, #16]
 800da86:	2b00      	cmp	r3, #0
 800da88:	d018      	beq.n	800dabc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da92:	e853 3f00 	ldrex	r3, [r3]
 800da96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800da98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800da9e:	657b      	str	r3, [r7, #84]	@ 0x54
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	461a      	mov	r2, r3
 800daa6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800daa8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800daaa:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daac:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800daae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dab0:	e841 2300 	strex	r3, r2, [r1]
 800dab4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800dab6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d1e6      	bne.n	800da8a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	3308      	adds	r3, #8
 800dac2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dac6:	e853 3f00 	ldrex	r3, [r3]
 800daca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dacc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dace:	f043 0301 	orr.w	r3, r3, #1
 800dad2:	653b      	str	r3, [r7, #80]	@ 0x50
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	3308      	adds	r3, #8
 800dada:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dadc:	637a      	str	r2, [r7, #52]	@ 0x34
 800dade:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dae0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dae2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dae4:	e841 2300 	strex	r3, r2, [r1]
 800dae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800daea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daec:	2b00      	cmp	r3, #0
 800daee:	d1e5      	bne.n	800dabc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	3308      	adds	r3, #8
 800daf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daf8:	697b      	ldr	r3, [r7, #20]
 800dafa:	e853 3f00 	ldrex	r3, [r3]
 800dafe:	613b      	str	r3, [r7, #16]
   return(result);
 800db00:	693b      	ldr	r3, [r7, #16]
 800db02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	3308      	adds	r3, #8
 800db0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800db10:	623a      	str	r2, [r7, #32]
 800db12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db14:	69f9      	ldr	r1, [r7, #28]
 800db16:	6a3a      	ldr	r2, [r7, #32]
 800db18:	e841 2300 	strex	r3, r2, [r1]
 800db1c:	61bb      	str	r3, [r7, #24]
   return(result);
 800db1e:	69bb      	ldr	r3, [r7, #24]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d1e5      	bne.n	800daf0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800db24:	2300      	movs	r3, #0
}
 800db26:	4618      	mov	r0, r3
 800db28:	3758      	adds	r7, #88	@ 0x58
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}
 800db2e:	bf00      	nop
 800db30:	0800dc8b 	.word	0x0800dc8b
 800db34:	0800ddb7 	.word	0x0800ddb7
 800db38:	0800ddf5 	.word	0x0800ddf5

0800db3c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800db3c:	b480      	push	{r7}
 800db3e:	b08f      	sub	sp, #60	@ 0x3c
 800db40:	af00      	add	r7, sp, #0
 800db42:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db4a:	6a3b      	ldr	r3, [r7, #32]
 800db4c:	e853 3f00 	ldrex	r3, [r3]
 800db50:	61fb      	str	r3, [r7, #28]
   return(result);
 800db52:	69fb      	ldr	r3, [r7, #28]
 800db54:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800db58:	637b      	str	r3, [r7, #52]	@ 0x34
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	461a      	mov	r2, r3
 800db60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800db64:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800db68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db6a:	e841 2300 	strex	r3, r2, [r1]
 800db6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800db70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db72:	2b00      	cmp	r3, #0
 800db74:	d1e6      	bne.n	800db44 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	3308      	adds	r3, #8
 800db7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	e853 3f00 	ldrex	r3, [r3]
 800db84:	60bb      	str	r3, [r7, #8]
   return(result);
 800db86:	68bb      	ldr	r3, [r7, #8]
 800db88:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800db8c:	633b      	str	r3, [r7, #48]	@ 0x30
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	3308      	adds	r3, #8
 800db94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800db96:	61ba      	str	r2, [r7, #24]
 800db98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db9a:	6979      	ldr	r1, [r7, #20]
 800db9c:	69ba      	ldr	r2, [r7, #24]
 800db9e:	e841 2300 	strex	r3, r2, [r1]
 800dba2:	613b      	str	r3, [r7, #16]
   return(result);
 800dba4:	693b      	ldr	r3, [r7, #16]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d1e5      	bne.n	800db76 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	2220      	movs	r2, #32
 800dbae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800dbb2:	bf00      	nop
 800dbb4:	373c      	adds	r7, #60	@ 0x3c
 800dbb6:	46bd      	mov	sp, r7
 800dbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbbc:	4770      	bx	lr

0800dbbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dbbe:	b480      	push	{r7}
 800dbc0:	b095      	sub	sp, #84	@ 0x54
 800dbc2:	af00      	add	r7, sp, #0
 800dbc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbce:	e853 3f00 	ldrex	r3, [r3]
 800dbd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dbd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dbda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	461a      	mov	r2, r3
 800dbe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dbe4:	643b      	str	r3, [r7, #64]	@ 0x40
 800dbe6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbe8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dbea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dbec:	e841 2300 	strex	r3, r2, [r1]
 800dbf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dbf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d1e6      	bne.n	800dbc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	3308      	adds	r3, #8
 800dbfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc00:	6a3b      	ldr	r3, [r7, #32]
 800dc02:	e853 3f00 	ldrex	r3, [r3]
 800dc06:	61fb      	str	r3, [r7, #28]
   return(result);
 800dc08:	69fb      	ldr	r3, [r7, #28]
 800dc0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dc0e:	f023 0301 	bic.w	r3, r3, #1
 800dc12:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	3308      	adds	r3, #8
 800dc1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dc1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dc1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dc22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dc24:	e841 2300 	strex	r3, r2, [r1]
 800dc28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dc2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d1e3      	bne.n	800dbf8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dc34:	2b01      	cmp	r3, #1
 800dc36:	d118      	bne.n	800dc6a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	e853 3f00 	ldrex	r3, [r3]
 800dc44:	60bb      	str	r3, [r7, #8]
   return(result);
 800dc46:	68bb      	ldr	r3, [r7, #8]
 800dc48:	f023 0310 	bic.w	r3, r3, #16
 800dc4c:	647b      	str	r3, [r7, #68]	@ 0x44
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	461a      	mov	r2, r3
 800dc54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc56:	61bb      	str	r3, [r7, #24]
 800dc58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc5a:	6979      	ldr	r1, [r7, #20]
 800dc5c:	69ba      	ldr	r2, [r7, #24]
 800dc5e:	e841 2300 	strex	r3, r2, [r1]
 800dc62:	613b      	str	r3, [r7, #16]
   return(result);
 800dc64:	693b      	ldr	r3, [r7, #16]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d1e6      	bne.n	800dc38 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	2220      	movs	r2, #32
 800dc6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	2200      	movs	r2, #0
 800dc76:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	2200      	movs	r2, #0
 800dc7c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800dc7e:	bf00      	nop
 800dc80:	3754      	adds	r7, #84	@ 0x54
 800dc82:	46bd      	mov	sp, r7
 800dc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc88:	4770      	bx	lr

0800dc8a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800dc8a:	b580      	push	{r7, lr}
 800dc8c:	b09c      	sub	sp, #112	@ 0x70
 800dc8e:	af00      	add	r7, sp, #0
 800dc90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc96:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	f003 0320 	and.w	r3, r3, #32
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d171      	bne.n	800dd8a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800dca6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dca8:	2200      	movs	r2, #0
 800dcaa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dcae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcb6:	e853 3f00 	ldrex	r3, [r3]
 800dcba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dcbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dcbe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dcc2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dcc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	461a      	mov	r2, r3
 800dcca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dccc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dcce:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcd0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800dcd2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dcd4:	e841 2300 	strex	r3, r2, [r1]
 800dcd8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800dcda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d1e6      	bne.n	800dcae <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dce0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	3308      	adds	r3, #8
 800dce6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcea:	e853 3f00 	ldrex	r3, [r3]
 800dcee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dcf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcf2:	f023 0301 	bic.w	r3, r3, #1
 800dcf6:	667b      	str	r3, [r7, #100]	@ 0x64
 800dcf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	3308      	adds	r3, #8
 800dcfe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dd00:	647a      	str	r2, [r7, #68]	@ 0x44
 800dd02:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dd06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dd08:	e841 2300 	strex	r3, r2, [r1]
 800dd0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dd0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d1e5      	bne.n	800dce0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dd14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	3308      	adds	r3, #8
 800dd1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd1e:	e853 3f00 	ldrex	r3, [r3]
 800dd22:	623b      	str	r3, [r7, #32]
   return(result);
 800dd24:	6a3b      	ldr	r3, [r7, #32]
 800dd26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd2a:	663b      	str	r3, [r7, #96]	@ 0x60
 800dd2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	3308      	adds	r3, #8
 800dd32:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800dd34:	633a      	str	r2, [r7, #48]	@ 0x30
 800dd36:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dd3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd3c:	e841 2300 	strex	r3, r2, [r1]
 800dd40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dd42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d1e5      	bne.n	800dd14 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800dd48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd4a:	2220      	movs	r2, #32
 800dd4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd54:	2b01      	cmp	r3, #1
 800dd56:	d118      	bne.n	800dd8a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd5e:	693b      	ldr	r3, [r7, #16]
 800dd60:	e853 3f00 	ldrex	r3, [r3]
 800dd64:	60fb      	str	r3, [r7, #12]
   return(result);
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	f023 0310 	bic.w	r3, r3, #16
 800dd6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dd6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	461a      	mov	r2, r3
 800dd74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd76:	61fb      	str	r3, [r7, #28]
 800dd78:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd7a:	69b9      	ldr	r1, [r7, #24]
 800dd7c:	69fa      	ldr	r2, [r7, #28]
 800dd7e:	e841 2300 	strex	r3, r2, [r1]
 800dd82:	617b      	str	r3, [r7, #20]
   return(result);
 800dd84:	697b      	ldr	r3, [r7, #20]
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d1e6      	bne.n	800dd58 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dd8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd94:	2b01      	cmp	r3, #1
 800dd96:	d107      	bne.n	800dda8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dd98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dd9e:	4619      	mov	r1, r3
 800dda0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800dda2:	f7ff f871 	bl	800ce88 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dda6:	e002      	b.n	800ddae <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800dda8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ddaa:	f7f7 f823 	bl	8004df4 <HAL_UART_RxCpltCallback>
}
 800ddae:	bf00      	nop
 800ddb0:	3770      	adds	r7, #112	@ 0x70
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	bd80      	pop	{r7, pc}

0800ddb6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ddb6:	b580      	push	{r7, lr}
 800ddb8:	b084      	sub	sp, #16
 800ddba:	af00      	add	r7, sp, #0
 800ddbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddc2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	2201      	movs	r2, #1
 800ddc8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ddce:	2b01      	cmp	r3, #1
 800ddd0:	d109      	bne.n	800dde6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ddd8:	085b      	lsrs	r3, r3, #1
 800ddda:	b29b      	uxth	r3, r3
 800dddc:	4619      	mov	r1, r3
 800ddde:	68f8      	ldr	r0, [r7, #12]
 800dde0:	f7ff f852 	bl	800ce88 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dde4:	e002      	b.n	800ddec <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800dde6:	68f8      	ldr	r0, [r7, #12]
 800dde8:	f7ff f83a 	bl	800ce60 <HAL_UART_RxHalfCpltCallback>
}
 800ddec:	bf00      	nop
 800ddee:	3710      	adds	r7, #16
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	bd80      	pop	{r7, pc}

0800ddf4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b086      	sub	sp, #24
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de00:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800de02:	697b      	ldr	r3, [r7, #20]
 800de04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de08:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800de0a:	697b      	ldr	r3, [r7, #20]
 800de0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800de10:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800de12:	697b      	ldr	r3, [r7, #20]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	689b      	ldr	r3, [r3, #8]
 800de18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800de1c:	2b80      	cmp	r3, #128	@ 0x80
 800de1e:	d109      	bne.n	800de34 <UART_DMAError+0x40>
 800de20:	693b      	ldr	r3, [r7, #16]
 800de22:	2b21      	cmp	r3, #33	@ 0x21
 800de24:	d106      	bne.n	800de34 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800de26:	697b      	ldr	r3, [r7, #20]
 800de28:	2200      	movs	r2, #0
 800de2a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800de2e:	6978      	ldr	r0, [r7, #20]
 800de30:	f7ff fe84 	bl	800db3c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800de34:	697b      	ldr	r3, [r7, #20]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	689b      	ldr	r3, [r3, #8]
 800de3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de3e:	2b40      	cmp	r3, #64	@ 0x40
 800de40:	d109      	bne.n	800de56 <UART_DMAError+0x62>
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	2b22      	cmp	r3, #34	@ 0x22
 800de46:	d106      	bne.n	800de56 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800de48:	697b      	ldr	r3, [r7, #20]
 800de4a:	2200      	movs	r2, #0
 800de4c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800de50:	6978      	ldr	r0, [r7, #20]
 800de52:	f7ff feb4 	bl	800dbbe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800de56:	697b      	ldr	r3, [r7, #20]
 800de58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de5c:	f043 0210 	orr.w	r2, r3, #16
 800de60:	697b      	ldr	r3, [r7, #20]
 800de62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800de66:	6978      	ldr	r0, [r7, #20]
 800de68:	f7ff f804 	bl	800ce74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800de6c:	bf00      	nop
 800de6e:	3718      	adds	r7, #24
 800de70:	46bd      	mov	sp, r7
 800de72:	bd80      	pop	{r7, pc}

0800de74 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800de74:	b580      	push	{r7, lr}
 800de76:	b084      	sub	sp, #16
 800de78:	af00      	add	r7, sp, #0
 800de7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de80:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	2200      	movs	r2, #0
 800de86:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800de8a:	68f8      	ldr	r0, [r7, #12]
 800de8c:	f7fe fff2 	bl	800ce74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800de90:	bf00      	nop
 800de92:	3710      	adds	r7, #16
 800de94:	46bd      	mov	sp, r7
 800de96:	bd80      	pop	{r7, pc}

0800de98 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800de98:	b580      	push	{r7, lr}
 800de9a:	b088      	sub	sp, #32
 800de9c:	af00      	add	r7, sp, #0
 800de9e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	e853 3f00 	ldrex	r3, [r3]
 800deac:	60bb      	str	r3, [r7, #8]
   return(result);
 800deae:	68bb      	ldr	r3, [r7, #8]
 800deb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800deb4:	61fb      	str	r3, [r7, #28]
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	461a      	mov	r2, r3
 800debc:	69fb      	ldr	r3, [r7, #28]
 800debe:	61bb      	str	r3, [r7, #24]
 800dec0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dec2:	6979      	ldr	r1, [r7, #20]
 800dec4:	69ba      	ldr	r2, [r7, #24]
 800dec6:	e841 2300 	strex	r3, r2, [r1]
 800deca:	613b      	str	r3, [r7, #16]
   return(result);
 800decc:	693b      	ldr	r3, [r7, #16]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d1e6      	bne.n	800dea0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	2220      	movs	r2, #32
 800ded6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	2200      	movs	r2, #0
 800dede:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800dee0:	6878      	ldr	r0, [r7, #4]
 800dee2:	f7fe ffb3 	bl	800ce4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dee6:	bf00      	nop
 800dee8:	3720      	adds	r7, #32
 800deea:	46bd      	mov	sp, r7
 800deec:	bd80      	pop	{r7, pc}
	...

0800def0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800def0:	b580      	push	{r7, lr}
 800def2:	b09c      	sub	sp, #112	@ 0x70
 800def4:	af00      	add	r7, sp, #0
 800def6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800defe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800df08:	2b22      	cmp	r3, #34	@ 0x22
 800df0a:	f040 80be 	bne.w	800e08a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df14:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800df18:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800df1c:	b2d9      	uxtb	r1, r3
 800df1e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800df22:	b2da      	uxtb	r2, r3
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df28:	400a      	ands	r2, r1
 800df2a:	b2d2      	uxtb	r2, r2
 800df2c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df32:	1c5a      	adds	r2, r3, #1
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df3e:	b29b      	uxth	r3, r3
 800df40:	3b01      	subs	r3, #1
 800df42:	b29a      	uxth	r2, r3
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df50:	b29b      	uxth	r3, r3
 800df52:	2b00      	cmp	r3, #0
 800df54:	f040 80a1 	bne.w	800e09a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df60:	e853 3f00 	ldrex	r3, [r3]
 800df64:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800df66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800df6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	461a      	mov	r2, r3
 800df74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800df76:	65bb      	str	r3, [r7, #88]	@ 0x58
 800df78:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df7a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800df7c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800df7e:	e841 2300 	strex	r3, r2, [r1]
 800df82:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800df84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800df86:	2b00      	cmp	r3, #0
 800df88:	d1e6      	bne.n	800df58 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	3308      	adds	r3, #8
 800df90:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df94:	e853 3f00 	ldrex	r3, [r3]
 800df98:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800df9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df9c:	f023 0301 	bic.w	r3, r3, #1
 800dfa0:	667b      	str	r3, [r7, #100]	@ 0x64
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	3308      	adds	r3, #8
 800dfa8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dfaa:	647a      	str	r2, [r7, #68]	@ 0x44
 800dfac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dfb0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dfb2:	e841 2300 	strex	r3, r2, [r1]
 800dfb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dfb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d1e5      	bne.n	800df8a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	2220      	movs	r2, #32
 800dfc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	2200      	movs	r2, #0
 800dfca:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2200      	movs	r2, #0
 800dfd0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	4a33      	ldr	r2, [pc, #204]	@ (800e0a4 <UART_RxISR_8BIT+0x1b4>)
 800dfd8:	4293      	cmp	r3, r2
 800dfda:	d01f      	beq.n	800e01c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	685b      	ldr	r3, [r3, #4]
 800dfe2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d018      	beq.n	800e01c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dff2:	e853 3f00 	ldrex	r3, [r3]
 800dff6:	623b      	str	r3, [r7, #32]
   return(result);
 800dff8:	6a3b      	ldr	r3, [r7, #32]
 800dffa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dffe:	663b      	str	r3, [r7, #96]	@ 0x60
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	461a      	mov	r2, r3
 800e006:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e008:	633b      	str	r3, [r7, #48]	@ 0x30
 800e00a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e00c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e00e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e010:	e841 2300 	strex	r3, r2, [r1]
 800e014:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d1e6      	bne.n	800dfea <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e020:	2b01      	cmp	r3, #1
 800e022:	d12e      	bne.n	800e082 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	2200      	movs	r2, #0
 800e028:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e030:	693b      	ldr	r3, [r7, #16]
 800e032:	e853 3f00 	ldrex	r3, [r3]
 800e036:	60fb      	str	r3, [r7, #12]
   return(result);
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	f023 0310 	bic.w	r3, r3, #16
 800e03e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	461a      	mov	r2, r3
 800e046:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e048:	61fb      	str	r3, [r7, #28]
 800e04a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e04c:	69b9      	ldr	r1, [r7, #24]
 800e04e:	69fa      	ldr	r2, [r7, #28]
 800e050:	e841 2300 	strex	r3, r2, [r1]
 800e054:	617b      	str	r3, [r7, #20]
   return(result);
 800e056:	697b      	ldr	r3, [r7, #20]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d1e6      	bne.n	800e02a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	69db      	ldr	r3, [r3, #28]
 800e062:	f003 0310 	and.w	r3, r3, #16
 800e066:	2b10      	cmp	r3, #16
 800e068:	d103      	bne.n	800e072 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	2210      	movs	r2, #16
 800e070:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e078:	4619      	mov	r1, r3
 800e07a:	6878      	ldr	r0, [r7, #4]
 800e07c:	f7fe ff04 	bl	800ce88 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e080:	e00b      	b.n	800e09a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800e082:	6878      	ldr	r0, [r7, #4]
 800e084:	f7f6 feb6 	bl	8004df4 <HAL_UART_RxCpltCallback>
}
 800e088:	e007      	b.n	800e09a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	699a      	ldr	r2, [r3, #24]
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	f042 0208 	orr.w	r2, r2, #8
 800e098:	619a      	str	r2, [r3, #24]
}
 800e09a:	bf00      	nop
 800e09c:	3770      	adds	r7, #112	@ 0x70
 800e09e:	46bd      	mov	sp, r7
 800e0a0:	bd80      	pop	{r7, pc}
 800e0a2:	bf00      	nop
 800e0a4:	40008000 	.word	0x40008000

0800e0a8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b09c      	sub	sp, #112	@ 0x70
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e0b6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e0c0:	2b22      	cmp	r3, #34	@ 0x22
 800e0c2:	f040 80be 	bne.w	800e242 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0cc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e0d4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800e0d6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800e0da:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e0de:	4013      	ands	r3, r2
 800e0e0:	b29a      	uxth	r2, r3
 800e0e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e0e4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e0ea:	1c9a      	adds	r2, r3, #2
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e0f6:	b29b      	uxth	r3, r3
 800e0f8:	3b01      	subs	r3, #1
 800e0fa:	b29a      	uxth	r2, r3
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e108:	b29b      	uxth	r3, r3
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	f040 80a1 	bne.w	800e252 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e116:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e118:	e853 3f00 	ldrex	r3, [r3]
 800e11c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e11e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e120:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e124:	667b      	str	r3, [r7, #100]	@ 0x64
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	461a      	mov	r2, r3
 800e12c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e12e:	657b      	str	r3, [r7, #84]	@ 0x54
 800e130:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e132:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e134:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e136:	e841 2300 	strex	r3, r2, [r1]
 800e13a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e13c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d1e6      	bne.n	800e110 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	3308      	adds	r3, #8
 800e148:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e14a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e14c:	e853 3f00 	ldrex	r3, [r3]
 800e150:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e154:	f023 0301 	bic.w	r3, r3, #1
 800e158:	663b      	str	r3, [r7, #96]	@ 0x60
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	3308      	adds	r3, #8
 800e160:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e162:	643a      	str	r2, [r7, #64]	@ 0x40
 800e164:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e166:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e168:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e16a:	e841 2300 	strex	r3, r2, [r1]
 800e16e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e172:	2b00      	cmp	r3, #0
 800e174:	d1e5      	bne.n	800e142 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	2220      	movs	r2, #32
 800e17a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	2200      	movs	r2, #0
 800e182:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	2200      	movs	r2, #0
 800e188:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	4a33      	ldr	r2, [pc, #204]	@ (800e25c <UART_RxISR_16BIT+0x1b4>)
 800e190:	4293      	cmp	r3, r2
 800e192:	d01f      	beq.n	800e1d4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	685b      	ldr	r3, [r3, #4]
 800e19a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d018      	beq.n	800e1d4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1a8:	6a3b      	ldr	r3, [r7, #32]
 800e1aa:	e853 3f00 	ldrex	r3, [r3]
 800e1ae:	61fb      	str	r3, [r7, #28]
   return(result);
 800e1b0:	69fb      	ldr	r3, [r7, #28]
 800e1b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e1b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	461a      	mov	r2, r3
 800e1be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e1c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e1c2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e1c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e1c8:	e841 2300 	strex	r3, r2, [r1]
 800e1cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d1e6      	bne.n	800e1a2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e1d8:	2b01      	cmp	r3, #1
 800e1da:	d12e      	bne.n	800e23a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	2200      	movs	r2, #0
 800e1e0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	e853 3f00 	ldrex	r3, [r3]
 800e1ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800e1f0:	68bb      	ldr	r3, [r7, #8]
 800e1f2:	f023 0310 	bic.w	r3, r3, #16
 800e1f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	461a      	mov	r2, r3
 800e1fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e200:	61bb      	str	r3, [r7, #24]
 800e202:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e204:	6979      	ldr	r1, [r7, #20]
 800e206:	69ba      	ldr	r2, [r7, #24]
 800e208:	e841 2300 	strex	r3, r2, [r1]
 800e20c:	613b      	str	r3, [r7, #16]
   return(result);
 800e20e:	693b      	ldr	r3, [r7, #16]
 800e210:	2b00      	cmp	r3, #0
 800e212:	d1e6      	bne.n	800e1e2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	69db      	ldr	r3, [r3, #28]
 800e21a:	f003 0310 	and.w	r3, r3, #16
 800e21e:	2b10      	cmp	r3, #16
 800e220:	d103      	bne.n	800e22a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	2210      	movs	r2, #16
 800e228:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e230:	4619      	mov	r1, r3
 800e232:	6878      	ldr	r0, [r7, #4]
 800e234:	f7fe fe28 	bl	800ce88 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e238:	e00b      	b.n	800e252 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800e23a:	6878      	ldr	r0, [r7, #4]
 800e23c:	f7f6 fdda 	bl	8004df4 <HAL_UART_RxCpltCallback>
}
 800e240:	e007      	b.n	800e252 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	699a      	ldr	r2, [r3, #24]
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	f042 0208 	orr.w	r2, r2, #8
 800e250:	619a      	str	r2, [r3, #24]
}
 800e252:	bf00      	nop
 800e254:	3770      	adds	r7, #112	@ 0x70
 800e256:	46bd      	mov	sp, r7
 800e258:	bd80      	pop	{r7, pc}
 800e25a:	bf00      	nop
 800e25c:	40008000 	.word	0x40008000

0800e260 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e260:	b580      	push	{r7, lr}
 800e262:	b0ac      	sub	sp, #176	@ 0xb0
 800e264:	af00      	add	r7, sp, #0
 800e266:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e26e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	69db      	ldr	r3, [r3, #28]
 800e278:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	689b      	ldr	r3, [r3, #8]
 800e28c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e296:	2b22      	cmp	r3, #34	@ 0x22
 800e298:	f040 8183 	bne.w	800e5a2 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e2a2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e2a6:	e126      	b.n	800e4f6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2ae:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e2b2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800e2b6:	b2d9      	uxtb	r1, r3
 800e2b8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800e2bc:	b2da      	uxtb	r2, r3
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2c2:	400a      	ands	r2, r1
 800e2c4:	b2d2      	uxtb	r2, r2
 800e2c6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2cc:	1c5a      	adds	r2, r3, #1
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e2d8:	b29b      	uxth	r3, r3
 800e2da:	3b01      	subs	r3, #1
 800e2dc:	b29a      	uxth	r2, r3
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	69db      	ldr	r3, [r3, #28]
 800e2ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e2ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2f2:	f003 0307 	and.w	r3, r3, #7
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d053      	beq.n	800e3a2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e2fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2fe:	f003 0301 	and.w	r3, r3, #1
 800e302:	2b00      	cmp	r3, #0
 800e304:	d011      	beq.n	800e32a <UART_RxISR_8BIT_FIFOEN+0xca>
 800e306:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e30a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d00b      	beq.n	800e32a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	2201      	movs	r2, #1
 800e318:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e320:	f043 0201 	orr.w	r2, r3, #1
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e32a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e32e:	f003 0302 	and.w	r3, r3, #2
 800e332:	2b00      	cmp	r3, #0
 800e334:	d011      	beq.n	800e35a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800e336:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e33a:	f003 0301 	and.w	r3, r3, #1
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d00b      	beq.n	800e35a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	2202      	movs	r2, #2
 800e348:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e350:	f043 0204 	orr.w	r2, r3, #4
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e35a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e35e:	f003 0304 	and.w	r3, r3, #4
 800e362:	2b00      	cmp	r3, #0
 800e364:	d011      	beq.n	800e38a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800e366:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e36a:	f003 0301 	and.w	r3, r3, #1
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d00b      	beq.n	800e38a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	2204      	movs	r2, #4
 800e378:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e380:	f043 0202 	orr.w	r2, r3, #2
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e390:	2b00      	cmp	r3, #0
 800e392:	d006      	beq.n	800e3a2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e394:	6878      	ldr	r0, [r7, #4]
 800e396:	f7fe fd6d 	bl	800ce74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	2200      	movs	r2, #0
 800e39e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e3a8:	b29b      	uxth	r3, r3
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	f040 80a3 	bne.w	800e4f6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e3b8:	e853 3f00 	ldrex	r3, [r3]
 800e3bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800e3be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e3c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	461a      	mov	r2, r3
 800e3ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e3d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e3d4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3d6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800e3d8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e3da:	e841 2300 	strex	r3, r2, [r1]
 800e3de:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800e3e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d1e4      	bne.n	800e3b0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	3308      	adds	r3, #8
 800e3ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e3f0:	e853 3f00 	ldrex	r3, [r3]
 800e3f4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800e3f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e3f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e3fc:	f023 0301 	bic.w	r3, r3, #1
 800e400:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	3308      	adds	r3, #8
 800e40a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e40e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800e410:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e412:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800e414:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e416:	e841 2300 	strex	r3, r2, [r1]
 800e41a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e41c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d1e1      	bne.n	800e3e6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	2220      	movs	r2, #32
 800e426:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	2200      	movs	r2, #0
 800e42e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	2200      	movs	r2, #0
 800e434:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	4a60      	ldr	r2, [pc, #384]	@ (800e5bc <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800e43c:	4293      	cmp	r3, r2
 800e43e:	d021      	beq.n	800e484 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	685b      	ldr	r3, [r3, #4]
 800e446:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d01a      	beq.n	800e484 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e454:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e456:	e853 3f00 	ldrex	r3, [r3]
 800e45a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e45c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e45e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e462:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	461a      	mov	r2, r3
 800e46c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e470:	657b      	str	r3, [r7, #84]	@ 0x54
 800e472:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e474:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e476:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e478:	e841 2300 	strex	r3, r2, [r1]
 800e47c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e47e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e480:	2b00      	cmp	r3, #0
 800e482:	d1e4      	bne.n	800e44e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e488:	2b01      	cmp	r3, #1
 800e48a:	d130      	bne.n	800e4ee <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	2200      	movs	r2, #0
 800e490:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e49a:	e853 3f00 	ldrex	r3, [r3]
 800e49e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e4a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4a2:	f023 0310 	bic.w	r3, r3, #16
 800e4a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	461a      	mov	r2, r3
 800e4b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e4b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800e4b6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e4ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e4bc:	e841 2300 	strex	r3, r2, [r1]
 800e4c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e4c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d1e4      	bne.n	800e492 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	69db      	ldr	r3, [r3, #28]
 800e4ce:	f003 0310 	and.w	r3, r3, #16
 800e4d2:	2b10      	cmp	r3, #16
 800e4d4:	d103      	bne.n	800e4de <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	2210      	movs	r2, #16
 800e4dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e4e4:	4619      	mov	r1, r3
 800e4e6:	6878      	ldr	r0, [r7, #4]
 800e4e8:	f7fe fcce 	bl	800ce88 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e4ec:	e00e      	b.n	800e50c <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800e4ee:	6878      	ldr	r0, [r7, #4]
 800e4f0:	f7f6 fc80 	bl	8004df4 <HAL_UART_RxCpltCallback>
        break;
 800e4f4:	e00a      	b.n	800e50c <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e4f6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d006      	beq.n	800e50c <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800e4fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e502:	f003 0320 	and.w	r3, r3, #32
 800e506:	2b00      	cmp	r3, #0
 800e508:	f47f aece 	bne.w	800e2a8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e512:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e516:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d049      	beq.n	800e5b2 <UART_RxISR_8BIT_FIFOEN+0x352>
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e524:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800e528:	429a      	cmp	r2, r3
 800e52a:	d242      	bcs.n	800e5b2 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	3308      	adds	r3, #8
 800e532:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e534:	6a3b      	ldr	r3, [r7, #32]
 800e536:	e853 3f00 	ldrex	r3, [r3]
 800e53a:	61fb      	str	r3, [r7, #28]
   return(result);
 800e53c:	69fb      	ldr	r3, [r7, #28]
 800e53e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e542:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	3308      	adds	r3, #8
 800e54c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e550:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e552:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e554:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e558:	e841 2300 	strex	r3, r2, [r1]
 800e55c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e55e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e560:	2b00      	cmp	r3, #0
 800e562:	d1e3      	bne.n	800e52c <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	4a16      	ldr	r2, [pc, #88]	@ (800e5c0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800e568:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	e853 3f00 	ldrex	r3, [r3]
 800e576:	60bb      	str	r3, [r7, #8]
   return(result);
 800e578:	68bb      	ldr	r3, [r7, #8]
 800e57a:	f043 0320 	orr.w	r3, r3, #32
 800e57e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	461a      	mov	r2, r3
 800e588:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e58c:	61bb      	str	r3, [r7, #24]
 800e58e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e590:	6979      	ldr	r1, [r7, #20]
 800e592:	69ba      	ldr	r2, [r7, #24]
 800e594:	e841 2300 	strex	r3, r2, [r1]
 800e598:	613b      	str	r3, [r7, #16]
   return(result);
 800e59a:	693b      	ldr	r3, [r7, #16]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d1e4      	bne.n	800e56a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e5a0:	e007      	b.n	800e5b2 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	699a      	ldr	r2, [r3, #24]
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	f042 0208 	orr.w	r2, r2, #8
 800e5b0:	619a      	str	r2, [r3, #24]
}
 800e5b2:	bf00      	nop
 800e5b4:	37b0      	adds	r7, #176	@ 0xb0
 800e5b6:	46bd      	mov	sp, r7
 800e5b8:	bd80      	pop	{r7, pc}
 800e5ba:	bf00      	nop
 800e5bc:	40008000 	.word	0x40008000
 800e5c0:	0800def1 	.word	0x0800def1

0800e5c4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b0ae      	sub	sp, #184	@ 0xb8
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e5d2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	69db      	ldr	r3, [r3, #28]
 800e5dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	689b      	ldr	r3, [r3, #8]
 800e5f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e5fa:	2b22      	cmp	r3, #34	@ 0x22
 800e5fc:	f040 8187 	bne.w	800e90e <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e606:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e60a:	e12a      	b.n	800e862 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e612:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e61a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800e61e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800e622:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800e626:	4013      	ands	r3, r2
 800e628:	b29a      	uxth	r2, r3
 800e62a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e62e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e634:	1c9a      	adds	r2, r3, #2
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e640:	b29b      	uxth	r3, r3
 800e642:	3b01      	subs	r3, #1
 800e644:	b29a      	uxth	r2, r3
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	69db      	ldr	r3, [r3, #28]
 800e652:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e656:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e65a:	f003 0307 	and.w	r3, r3, #7
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d053      	beq.n	800e70a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e662:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e666:	f003 0301 	and.w	r3, r3, #1
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d011      	beq.n	800e692 <UART_RxISR_16BIT_FIFOEN+0xce>
 800e66e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e676:	2b00      	cmp	r3, #0
 800e678:	d00b      	beq.n	800e692 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	2201      	movs	r2, #1
 800e680:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e688:	f043 0201 	orr.w	r2, r3, #1
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e692:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e696:	f003 0302 	and.w	r3, r3, #2
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d011      	beq.n	800e6c2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800e69e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e6a2:	f003 0301 	and.w	r3, r3, #1
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d00b      	beq.n	800e6c2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	2202      	movs	r2, #2
 800e6b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6b8:	f043 0204 	orr.w	r2, r3, #4
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e6c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e6c6:	f003 0304 	and.w	r3, r3, #4
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d011      	beq.n	800e6f2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800e6ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e6d2:	f003 0301 	and.w	r3, r3, #1
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d00b      	beq.n	800e6f2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	2204      	movs	r2, #4
 800e6e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6e8:	f043 0202 	orr.w	r2, r3, #2
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d006      	beq.n	800e70a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e6fc:	6878      	ldr	r0, [r7, #4]
 800e6fe:	f7fe fbb9 	bl	800ce74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	2200      	movs	r2, #0
 800e706:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e710:	b29b      	uxth	r3, r3
 800e712:	2b00      	cmp	r3, #0
 800e714:	f040 80a5 	bne.w	800e862 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e71e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e720:	e853 3f00 	ldrex	r3, [r3]
 800e724:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e726:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e728:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e72c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	461a      	mov	r2, r3
 800e736:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e73a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e73e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e740:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e742:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e746:	e841 2300 	strex	r3, r2, [r1]
 800e74a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e74c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d1e2      	bne.n	800e718 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	3308      	adds	r3, #8
 800e758:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e75a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e75c:	e853 3f00 	ldrex	r3, [r3]
 800e760:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e762:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e764:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e768:	f023 0301 	bic.w	r3, r3, #1
 800e76c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	3308      	adds	r3, #8
 800e776:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800e77a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e77c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e77e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e780:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e782:	e841 2300 	strex	r3, r2, [r1]
 800e786:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e788:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d1e1      	bne.n	800e752 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	2220      	movs	r2, #32
 800e792:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	2200      	movs	r2, #0
 800e79a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	2200      	movs	r2, #0
 800e7a0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	4a60      	ldr	r2, [pc, #384]	@ (800e928 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800e7a8:	4293      	cmp	r3, r2
 800e7aa:	d021      	beq.n	800e7f0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	685b      	ldr	r3, [r3, #4]
 800e7b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d01a      	beq.n	800e7f0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7c2:	e853 3f00 	ldrex	r3, [r3]
 800e7c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e7c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e7ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e7ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	461a      	mov	r2, r3
 800e7d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e7dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e7de:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e7e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e7e4:	e841 2300 	strex	r3, r2, [r1]
 800e7e8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e7ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d1e4      	bne.n	800e7ba <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e7f4:	2b01      	cmp	r3, #1
 800e7f6:	d130      	bne.n	800e85a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	2200      	movs	r2, #0
 800e7fc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e806:	e853 3f00 	ldrex	r3, [r3]
 800e80a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e80c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e80e:	f023 0310 	bic.w	r3, r3, #16
 800e812:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	461a      	mov	r2, r3
 800e81c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e820:	647b      	str	r3, [r7, #68]	@ 0x44
 800e822:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e824:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e826:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e828:	e841 2300 	strex	r3, r2, [r1]
 800e82c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e82e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e830:	2b00      	cmp	r3, #0
 800e832:	d1e4      	bne.n	800e7fe <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	69db      	ldr	r3, [r3, #28]
 800e83a:	f003 0310 	and.w	r3, r3, #16
 800e83e:	2b10      	cmp	r3, #16
 800e840:	d103      	bne.n	800e84a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	2210      	movs	r2, #16
 800e848:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e850:	4619      	mov	r1, r3
 800e852:	6878      	ldr	r0, [r7, #4]
 800e854:	f7fe fb18 	bl	800ce88 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e858:	e00e      	b.n	800e878 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800e85a:	6878      	ldr	r0, [r7, #4]
 800e85c:	f7f6 faca 	bl	8004df4 <HAL_UART_RxCpltCallback>
        break;
 800e860:	e00a      	b.n	800e878 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e862:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800e866:	2b00      	cmp	r3, #0
 800e868:	d006      	beq.n	800e878 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800e86a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e86e:	f003 0320 	and.w	r3, r3, #32
 800e872:	2b00      	cmp	r3, #0
 800e874:	f47f aeca 	bne.w	800e60c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e87e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e882:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e886:	2b00      	cmp	r3, #0
 800e888:	d049      	beq.n	800e91e <UART_RxISR_16BIT_FIFOEN+0x35a>
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e890:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800e894:	429a      	cmp	r2, r3
 800e896:	d242      	bcs.n	800e91e <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	3308      	adds	r3, #8
 800e89e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8a2:	e853 3f00 	ldrex	r3, [r3]
 800e8a6:	623b      	str	r3, [r7, #32]
   return(result);
 800e8a8:	6a3b      	ldr	r3, [r7, #32]
 800e8aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e8ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	3308      	adds	r3, #8
 800e8b8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800e8bc:	633a      	str	r2, [r7, #48]	@ 0x30
 800e8be:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e8c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e8c4:	e841 2300 	strex	r3, r2, [r1]
 800e8c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e8ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d1e3      	bne.n	800e898 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	4a16      	ldr	r2, [pc, #88]	@ (800e92c <UART_RxISR_16BIT_FIFOEN+0x368>)
 800e8d4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8dc:	693b      	ldr	r3, [r7, #16]
 800e8de:	e853 3f00 	ldrex	r3, [r3]
 800e8e2:	60fb      	str	r3, [r7, #12]
   return(result);
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	f043 0320 	orr.w	r3, r3, #32
 800e8ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	461a      	mov	r2, r3
 800e8f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e8f8:	61fb      	str	r3, [r7, #28]
 800e8fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8fc:	69b9      	ldr	r1, [r7, #24]
 800e8fe:	69fa      	ldr	r2, [r7, #28]
 800e900:	e841 2300 	strex	r3, r2, [r1]
 800e904:	617b      	str	r3, [r7, #20]
   return(result);
 800e906:	697b      	ldr	r3, [r7, #20]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d1e4      	bne.n	800e8d6 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e90c:	e007      	b.n	800e91e <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	699a      	ldr	r2, [r3, #24]
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	f042 0208 	orr.w	r2, r2, #8
 800e91c:	619a      	str	r2, [r3, #24]
}
 800e91e:	bf00      	nop
 800e920:	37b8      	adds	r7, #184	@ 0xb8
 800e922:	46bd      	mov	sp, r7
 800e924:	bd80      	pop	{r7, pc}
 800e926:	bf00      	nop
 800e928:	40008000 	.word	0x40008000
 800e92c:	0800e0a9 	.word	0x0800e0a9

0800e930 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e930:	b480      	push	{r7}
 800e932:	b083      	sub	sp, #12
 800e934:	af00      	add	r7, sp, #0
 800e936:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e938:	bf00      	nop
 800e93a:	370c      	adds	r7, #12
 800e93c:	46bd      	mov	sp, r7
 800e93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e942:	4770      	bx	lr

0800e944 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e944:	b480      	push	{r7}
 800e946:	b083      	sub	sp, #12
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e94c:	bf00      	nop
 800e94e:	370c      	adds	r7, #12
 800e950:	46bd      	mov	sp, r7
 800e952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e956:	4770      	bx	lr

0800e958 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e958:	b480      	push	{r7}
 800e95a:	b083      	sub	sp, #12
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e960:	bf00      	nop
 800e962:	370c      	adds	r7, #12
 800e964:	46bd      	mov	sp, r7
 800e966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96a:	4770      	bx	lr

0800e96c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e96c:	b480      	push	{r7}
 800e96e:	b085      	sub	sp, #20
 800e970:	af00      	add	r7, sp, #0
 800e972:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e97a:	2b01      	cmp	r3, #1
 800e97c:	d101      	bne.n	800e982 <HAL_UARTEx_DisableFifoMode+0x16>
 800e97e:	2302      	movs	r3, #2
 800e980:	e027      	b.n	800e9d2 <HAL_UARTEx_DisableFifoMode+0x66>
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	2201      	movs	r2, #1
 800e986:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	2224      	movs	r2, #36	@ 0x24
 800e98e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	681a      	ldr	r2, [r3, #0]
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	f022 0201 	bic.w	r2, r2, #1
 800e9a8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e9b0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	2200      	movs	r2, #0
 800e9b6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	68fa      	ldr	r2, [r7, #12]
 800e9be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	2220      	movs	r2, #32
 800e9c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e9d0:	2300      	movs	r3, #0
}
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	3714      	adds	r7, #20
 800e9d6:	46bd      	mov	sp, r7
 800e9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9dc:	4770      	bx	lr

0800e9de <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e9de:	b580      	push	{r7, lr}
 800e9e0:	b084      	sub	sp, #16
 800e9e2:	af00      	add	r7, sp, #0
 800e9e4:	6078      	str	r0, [r7, #4]
 800e9e6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e9ee:	2b01      	cmp	r3, #1
 800e9f0:	d101      	bne.n	800e9f6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e9f2:	2302      	movs	r3, #2
 800e9f4:	e02d      	b.n	800ea52 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	2201      	movs	r2, #1
 800e9fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	2224      	movs	r2, #36	@ 0x24
 800ea02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	681a      	ldr	r2, [r3, #0]
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	f022 0201 	bic.w	r2, r2, #1
 800ea1c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	689b      	ldr	r3, [r3, #8]
 800ea24:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	683a      	ldr	r2, [r7, #0]
 800ea2e:	430a      	orrs	r2, r1
 800ea30:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ea32:	6878      	ldr	r0, [r7, #4]
 800ea34:	f000 f850 	bl	800ead8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	68fa      	ldr	r2, [r7, #12]
 800ea3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	2220      	movs	r2, #32
 800ea44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ea50:	2300      	movs	r3, #0
}
 800ea52:	4618      	mov	r0, r3
 800ea54:	3710      	adds	r7, #16
 800ea56:	46bd      	mov	sp, r7
 800ea58:	bd80      	pop	{r7, pc}

0800ea5a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ea5a:	b580      	push	{r7, lr}
 800ea5c:	b084      	sub	sp, #16
 800ea5e:	af00      	add	r7, sp, #0
 800ea60:	6078      	str	r0, [r7, #4]
 800ea62:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ea6a:	2b01      	cmp	r3, #1
 800ea6c:	d101      	bne.n	800ea72 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ea6e:	2302      	movs	r3, #2
 800ea70:	e02d      	b.n	800eace <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	2201      	movs	r2, #1
 800ea76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	2224      	movs	r2, #36	@ 0x24
 800ea7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	681a      	ldr	r2, [r3, #0]
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	f022 0201 	bic.w	r2, r2, #1
 800ea98:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	689b      	ldr	r3, [r3, #8]
 800eaa0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	683a      	ldr	r2, [r7, #0]
 800eaaa:	430a      	orrs	r2, r1
 800eaac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800eaae:	6878      	ldr	r0, [r7, #4]
 800eab0:	f000 f812 	bl	800ead8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	68fa      	ldr	r2, [r7, #12]
 800eaba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	2220      	movs	r2, #32
 800eac0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	2200      	movs	r2, #0
 800eac8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eacc:	2300      	movs	r3, #0
}
 800eace:	4618      	mov	r0, r3
 800ead0:	3710      	adds	r7, #16
 800ead2:	46bd      	mov	sp, r7
 800ead4:	bd80      	pop	{r7, pc}
	...

0800ead8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ead8:	b480      	push	{r7}
 800eada:	b085      	sub	sp, #20
 800eadc:	af00      	add	r7, sp, #0
 800eade:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d108      	bne.n	800eafa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	2201      	movs	r2, #1
 800eaec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	2201      	movs	r2, #1
 800eaf4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800eaf8:	e031      	b.n	800eb5e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800eafa:	2308      	movs	r3, #8
 800eafc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800eafe:	2308      	movs	r3, #8
 800eb00:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	689b      	ldr	r3, [r3, #8]
 800eb08:	0e5b      	lsrs	r3, r3, #25
 800eb0a:	b2db      	uxtb	r3, r3
 800eb0c:	f003 0307 	and.w	r3, r3, #7
 800eb10:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	689b      	ldr	r3, [r3, #8]
 800eb18:	0f5b      	lsrs	r3, r3, #29
 800eb1a:	b2db      	uxtb	r3, r3
 800eb1c:	f003 0307 	and.w	r3, r3, #7
 800eb20:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eb22:	7bbb      	ldrb	r3, [r7, #14]
 800eb24:	7b3a      	ldrb	r2, [r7, #12]
 800eb26:	4911      	ldr	r1, [pc, #68]	@ (800eb6c <UARTEx_SetNbDataToProcess+0x94>)
 800eb28:	5c8a      	ldrb	r2, [r1, r2]
 800eb2a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800eb2e:	7b3a      	ldrb	r2, [r7, #12]
 800eb30:	490f      	ldr	r1, [pc, #60]	@ (800eb70 <UARTEx_SetNbDataToProcess+0x98>)
 800eb32:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eb34:	fb93 f3f2 	sdiv	r3, r3, r2
 800eb38:	b29a      	uxth	r2, r3
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eb40:	7bfb      	ldrb	r3, [r7, #15]
 800eb42:	7b7a      	ldrb	r2, [r7, #13]
 800eb44:	4909      	ldr	r1, [pc, #36]	@ (800eb6c <UARTEx_SetNbDataToProcess+0x94>)
 800eb46:	5c8a      	ldrb	r2, [r1, r2]
 800eb48:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800eb4c:	7b7a      	ldrb	r2, [r7, #13]
 800eb4e:	4908      	ldr	r1, [pc, #32]	@ (800eb70 <UARTEx_SetNbDataToProcess+0x98>)
 800eb50:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eb52:	fb93 f3f2 	sdiv	r3, r3, r2
 800eb56:	b29a      	uxth	r2, r3
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800eb5e:	bf00      	nop
 800eb60:	3714      	adds	r7, #20
 800eb62:	46bd      	mov	sp, r7
 800eb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb68:	4770      	bx	lr
 800eb6a:	bf00      	nop
 800eb6c:	0801b760 	.word	0x0801b760
 800eb70:	0801b768 	.word	0x0801b768

0800eb74 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800eb74:	b580      	push	{r7, lr}
 800eb76:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800eb78:	4907      	ldr	r1, [pc, #28]	@ (800eb98 <MX_FATFS_Init+0x24>)
 800eb7a:	4808      	ldr	r0, [pc, #32]	@ (800eb9c <MX_FATFS_Init+0x28>)
 800eb7c:	f002 fe24 	bl	80117c8 <FATFS_LinkDriver>
 800eb80:	4603      	mov	r3, r0
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d002      	beq.n	800eb8c <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800eb86:	f04f 33ff 	mov.w	r3, #4294967295
 800eb8a:	e003      	b.n	800eb94 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800eb8c:	4b04      	ldr	r3, [pc, #16]	@ (800eba0 <MX_FATFS_Init+0x2c>)
 800eb8e:	2201      	movs	r2, #1
 800eb90:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800eb92:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800eb94:	4618      	mov	r0, r3
 800eb96:	bd80      	pop	{r7, pc}
 800eb98:	200016e8 	.word	0x200016e8
 800eb9c:	20000034 	.word	0x20000034
 800eba0:	200016ec 	.word	0x200016ec

0800eba4 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800eba4:	b480      	push	{r7}
 800eba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800eba8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800ebaa:	4618      	mov	r0, r3
 800ebac:	46bd      	mov	sp, r7
 800ebae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb2:	4770      	bx	lr

0800ebb4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800ebb4:	b580      	push	{r7, lr}
 800ebb6:	b082      	sub	sp, #8
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	4603      	mov	r3, r0
 800ebbc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800ebbe:	79fb      	ldrb	r3, [r7, #7]
 800ebc0:	4618      	mov	r0, r3
 800ebc2:	f7f6 fb55 	bl	8005270 <USER_SPI_initialize>
 800ebc6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800ebc8:	4618      	mov	r0, r3
 800ebca:	3708      	adds	r7, #8
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	bd80      	pop	{r7, pc}

0800ebd0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800ebd0:	b580      	push	{r7, lr}
 800ebd2:	b082      	sub	sp, #8
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	4603      	mov	r3, r0
 800ebd8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800ebda:	79fb      	ldrb	r3, [r7, #7]
 800ebdc:	4618      	mov	r0, r3
 800ebde:	f7f6 fc33 	bl	8005448 <USER_SPI_status>
 800ebe2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800ebe4:	4618      	mov	r0, r3
 800ebe6:	3708      	adds	r7, #8
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	bd80      	pop	{r7, pc}

0800ebec <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ebec:	b580      	push	{r7, lr}
 800ebee:	b084      	sub	sp, #16
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	60b9      	str	r1, [r7, #8]
 800ebf4:	607a      	str	r2, [r7, #4]
 800ebf6:	603b      	str	r3, [r7, #0]
 800ebf8:	4603      	mov	r3, r0
 800ebfa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800ebfc:	7bf8      	ldrb	r0, [r7, #15]
 800ebfe:	683b      	ldr	r3, [r7, #0]
 800ec00:	687a      	ldr	r2, [r7, #4]
 800ec02:	68b9      	ldr	r1, [r7, #8]
 800ec04:	f7f6 fc36 	bl	8005474 <USER_SPI_read>
 800ec08:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	3710      	adds	r7, #16
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	bd80      	pop	{r7, pc}

0800ec12 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ec12:	b580      	push	{r7, lr}
 800ec14:	b084      	sub	sp, #16
 800ec16:	af00      	add	r7, sp, #0
 800ec18:	60b9      	str	r1, [r7, #8]
 800ec1a:	607a      	str	r2, [r7, #4]
 800ec1c:	603b      	str	r3, [r7, #0]
 800ec1e:	4603      	mov	r3, r0
 800ec20:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800ec22:	7bf8      	ldrb	r0, [r7, #15]
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	687a      	ldr	r2, [r7, #4]
 800ec28:	68b9      	ldr	r1, [r7, #8]
 800ec2a:	f7f6 fc89 	bl	8005540 <USER_SPI_write>
 800ec2e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800ec30:	4618      	mov	r0, r3
 800ec32:	3710      	adds	r7, #16
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bd80      	pop	{r7, pc}

0800ec38 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b082      	sub	sp, #8
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	4603      	mov	r3, r0
 800ec40:	603a      	str	r2, [r7, #0]
 800ec42:	71fb      	strb	r3, [r7, #7]
 800ec44:	460b      	mov	r3, r1
 800ec46:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800ec48:	79b9      	ldrb	r1, [r7, #6]
 800ec4a:	79fb      	ldrb	r3, [r7, #7]
 800ec4c:	683a      	ldr	r2, [r7, #0]
 800ec4e:	4618      	mov	r0, r3
 800ec50:	f7f6 fcf2 	bl	8005638 <USER_SPI_ioctl>
 800ec54:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800ec56:	4618      	mov	r0, r3
 800ec58:	3708      	adds	r7, #8
 800ec5a:	46bd      	mov	sp, r7
 800ec5c:	bd80      	pop	{r7, pc}
	...

0800ec60 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800ec60:	b580      	push	{r7, lr}
 800ec62:	b084      	sub	sp, #16
 800ec64:	af00      	add	r7, sp, #0
 800ec66:	4603      	mov	r3, r0
 800ec68:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800ec6a:	79fb      	ldrb	r3, [r7, #7]
 800ec6c:	4a08      	ldr	r2, [pc, #32]	@ (800ec90 <disk_status+0x30>)
 800ec6e:	009b      	lsls	r3, r3, #2
 800ec70:	4413      	add	r3, r2
 800ec72:	685b      	ldr	r3, [r3, #4]
 800ec74:	685b      	ldr	r3, [r3, #4]
 800ec76:	79fa      	ldrb	r2, [r7, #7]
 800ec78:	4905      	ldr	r1, [pc, #20]	@ (800ec90 <disk_status+0x30>)
 800ec7a:	440a      	add	r2, r1
 800ec7c:	7a12      	ldrb	r2, [r2, #8]
 800ec7e:	4610      	mov	r0, r2
 800ec80:	4798      	blx	r3
 800ec82:	4603      	mov	r3, r0
 800ec84:	73fb      	strb	r3, [r7, #15]
  return stat;
 800ec86:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec88:	4618      	mov	r0, r3
 800ec8a:	3710      	adds	r7, #16
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	bd80      	pop	{r7, pc}
 800ec90:	20001718 	.word	0x20001718

0800ec94 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b084      	sub	sp, #16
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800ec9e:	2300      	movs	r3, #0
 800eca0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800eca2:	79fb      	ldrb	r3, [r7, #7]
 800eca4:	4a0d      	ldr	r2, [pc, #52]	@ (800ecdc <disk_initialize+0x48>)
 800eca6:	5cd3      	ldrb	r3, [r2, r3]
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d111      	bne.n	800ecd0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800ecac:	79fb      	ldrb	r3, [r7, #7]
 800ecae:	4a0b      	ldr	r2, [pc, #44]	@ (800ecdc <disk_initialize+0x48>)
 800ecb0:	2101      	movs	r1, #1
 800ecb2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ecb4:	79fb      	ldrb	r3, [r7, #7]
 800ecb6:	4a09      	ldr	r2, [pc, #36]	@ (800ecdc <disk_initialize+0x48>)
 800ecb8:	009b      	lsls	r3, r3, #2
 800ecba:	4413      	add	r3, r2
 800ecbc:	685b      	ldr	r3, [r3, #4]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	79fa      	ldrb	r2, [r7, #7]
 800ecc2:	4906      	ldr	r1, [pc, #24]	@ (800ecdc <disk_initialize+0x48>)
 800ecc4:	440a      	add	r2, r1
 800ecc6:	7a12      	ldrb	r2, [r2, #8]
 800ecc8:	4610      	mov	r0, r2
 800ecca:	4798      	blx	r3
 800eccc:	4603      	mov	r3, r0
 800ecce:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800ecd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	3710      	adds	r7, #16
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	bd80      	pop	{r7, pc}
 800ecda:	bf00      	nop
 800ecdc:	20001718 	.word	0x20001718

0800ece0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ece0:	b590      	push	{r4, r7, lr}
 800ece2:	b087      	sub	sp, #28
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	60b9      	str	r1, [r7, #8]
 800ece8:	607a      	str	r2, [r7, #4]
 800ecea:	603b      	str	r3, [r7, #0]
 800ecec:	4603      	mov	r3, r0
 800ecee:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ecf0:	7bfb      	ldrb	r3, [r7, #15]
 800ecf2:	4a0a      	ldr	r2, [pc, #40]	@ (800ed1c <disk_read+0x3c>)
 800ecf4:	009b      	lsls	r3, r3, #2
 800ecf6:	4413      	add	r3, r2
 800ecf8:	685b      	ldr	r3, [r3, #4]
 800ecfa:	689c      	ldr	r4, [r3, #8]
 800ecfc:	7bfb      	ldrb	r3, [r7, #15]
 800ecfe:	4a07      	ldr	r2, [pc, #28]	@ (800ed1c <disk_read+0x3c>)
 800ed00:	4413      	add	r3, r2
 800ed02:	7a18      	ldrb	r0, [r3, #8]
 800ed04:	683b      	ldr	r3, [r7, #0]
 800ed06:	687a      	ldr	r2, [r7, #4]
 800ed08:	68b9      	ldr	r1, [r7, #8]
 800ed0a:	47a0      	blx	r4
 800ed0c:	4603      	mov	r3, r0
 800ed0e:	75fb      	strb	r3, [r7, #23]
  return res;
 800ed10:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed12:	4618      	mov	r0, r3
 800ed14:	371c      	adds	r7, #28
 800ed16:	46bd      	mov	sp, r7
 800ed18:	bd90      	pop	{r4, r7, pc}
 800ed1a:	bf00      	nop
 800ed1c:	20001718 	.word	0x20001718

0800ed20 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ed20:	b590      	push	{r4, r7, lr}
 800ed22:	b087      	sub	sp, #28
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	60b9      	str	r1, [r7, #8]
 800ed28:	607a      	str	r2, [r7, #4]
 800ed2a:	603b      	str	r3, [r7, #0]
 800ed2c:	4603      	mov	r3, r0
 800ed2e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ed30:	7bfb      	ldrb	r3, [r7, #15]
 800ed32:	4a0a      	ldr	r2, [pc, #40]	@ (800ed5c <disk_write+0x3c>)
 800ed34:	009b      	lsls	r3, r3, #2
 800ed36:	4413      	add	r3, r2
 800ed38:	685b      	ldr	r3, [r3, #4]
 800ed3a:	68dc      	ldr	r4, [r3, #12]
 800ed3c:	7bfb      	ldrb	r3, [r7, #15]
 800ed3e:	4a07      	ldr	r2, [pc, #28]	@ (800ed5c <disk_write+0x3c>)
 800ed40:	4413      	add	r3, r2
 800ed42:	7a18      	ldrb	r0, [r3, #8]
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	687a      	ldr	r2, [r7, #4]
 800ed48:	68b9      	ldr	r1, [r7, #8]
 800ed4a:	47a0      	blx	r4
 800ed4c:	4603      	mov	r3, r0
 800ed4e:	75fb      	strb	r3, [r7, #23]
  return res;
 800ed50:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed52:	4618      	mov	r0, r3
 800ed54:	371c      	adds	r7, #28
 800ed56:	46bd      	mov	sp, r7
 800ed58:	bd90      	pop	{r4, r7, pc}
 800ed5a:	bf00      	nop
 800ed5c:	20001718 	.word	0x20001718

0800ed60 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b084      	sub	sp, #16
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	4603      	mov	r3, r0
 800ed68:	603a      	str	r2, [r7, #0]
 800ed6a:	71fb      	strb	r3, [r7, #7]
 800ed6c:	460b      	mov	r3, r1
 800ed6e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ed70:	79fb      	ldrb	r3, [r7, #7]
 800ed72:	4a09      	ldr	r2, [pc, #36]	@ (800ed98 <disk_ioctl+0x38>)
 800ed74:	009b      	lsls	r3, r3, #2
 800ed76:	4413      	add	r3, r2
 800ed78:	685b      	ldr	r3, [r3, #4]
 800ed7a:	691b      	ldr	r3, [r3, #16]
 800ed7c:	79fa      	ldrb	r2, [r7, #7]
 800ed7e:	4906      	ldr	r1, [pc, #24]	@ (800ed98 <disk_ioctl+0x38>)
 800ed80:	440a      	add	r2, r1
 800ed82:	7a10      	ldrb	r0, [r2, #8]
 800ed84:	79b9      	ldrb	r1, [r7, #6]
 800ed86:	683a      	ldr	r2, [r7, #0]
 800ed88:	4798      	blx	r3
 800ed8a:	4603      	mov	r3, r0
 800ed8c:	73fb      	strb	r3, [r7, #15]
  return res;
 800ed8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed90:	4618      	mov	r0, r3
 800ed92:	3710      	adds	r7, #16
 800ed94:	46bd      	mov	sp, r7
 800ed96:	bd80      	pop	{r7, pc}
 800ed98:	20001718 	.word	0x20001718

0800ed9c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800ed9c:	b480      	push	{r7}
 800ed9e:	b085      	sub	sp, #20
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	3301      	adds	r3, #1
 800eda8:	781b      	ldrb	r3, [r3, #0]
 800edaa:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800edac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800edb0:	021b      	lsls	r3, r3, #8
 800edb2:	b21a      	sxth	r2, r3
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	781b      	ldrb	r3, [r3, #0]
 800edb8:	b21b      	sxth	r3, r3
 800edba:	4313      	orrs	r3, r2
 800edbc:	b21b      	sxth	r3, r3
 800edbe:	81fb      	strh	r3, [r7, #14]
	return rv;
 800edc0:	89fb      	ldrh	r3, [r7, #14]
}
 800edc2:	4618      	mov	r0, r3
 800edc4:	3714      	adds	r7, #20
 800edc6:	46bd      	mov	sp, r7
 800edc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edcc:	4770      	bx	lr

0800edce <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800edce:	b480      	push	{r7}
 800edd0:	b085      	sub	sp, #20
 800edd2:	af00      	add	r7, sp, #0
 800edd4:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	3303      	adds	r3, #3
 800edda:	781b      	ldrb	r3, [r3, #0]
 800eddc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	021b      	lsls	r3, r3, #8
 800ede2:	687a      	ldr	r2, [r7, #4]
 800ede4:	3202      	adds	r2, #2
 800ede6:	7812      	ldrb	r2, [r2, #0]
 800ede8:	4313      	orrs	r3, r2
 800edea:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	021b      	lsls	r3, r3, #8
 800edf0:	687a      	ldr	r2, [r7, #4]
 800edf2:	3201      	adds	r2, #1
 800edf4:	7812      	ldrb	r2, [r2, #0]
 800edf6:	4313      	orrs	r3, r2
 800edf8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	021b      	lsls	r3, r3, #8
 800edfe:	687a      	ldr	r2, [r7, #4]
 800ee00:	7812      	ldrb	r2, [r2, #0]
 800ee02:	4313      	orrs	r3, r2
 800ee04:	60fb      	str	r3, [r7, #12]
	return rv;
 800ee06:	68fb      	ldr	r3, [r7, #12]
}
 800ee08:	4618      	mov	r0, r3
 800ee0a:	3714      	adds	r7, #20
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee12:	4770      	bx	lr

0800ee14 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800ee14:	b480      	push	{r7}
 800ee16:	b083      	sub	sp, #12
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]
 800ee1c:	460b      	mov	r3, r1
 800ee1e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	1c5a      	adds	r2, r3, #1
 800ee24:	607a      	str	r2, [r7, #4]
 800ee26:	887a      	ldrh	r2, [r7, #2]
 800ee28:	b2d2      	uxtb	r2, r2
 800ee2a:	701a      	strb	r2, [r3, #0]
 800ee2c:	887b      	ldrh	r3, [r7, #2]
 800ee2e:	0a1b      	lsrs	r3, r3, #8
 800ee30:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	1c5a      	adds	r2, r3, #1
 800ee36:	607a      	str	r2, [r7, #4]
 800ee38:	887a      	ldrh	r2, [r7, #2]
 800ee3a:	b2d2      	uxtb	r2, r2
 800ee3c:	701a      	strb	r2, [r3, #0]
}
 800ee3e:	bf00      	nop
 800ee40:	370c      	adds	r7, #12
 800ee42:	46bd      	mov	sp, r7
 800ee44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee48:	4770      	bx	lr

0800ee4a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800ee4a:	b480      	push	{r7}
 800ee4c:	b083      	sub	sp, #12
 800ee4e:	af00      	add	r7, sp, #0
 800ee50:	6078      	str	r0, [r7, #4]
 800ee52:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	1c5a      	adds	r2, r3, #1
 800ee58:	607a      	str	r2, [r7, #4]
 800ee5a:	683a      	ldr	r2, [r7, #0]
 800ee5c:	b2d2      	uxtb	r2, r2
 800ee5e:	701a      	strb	r2, [r3, #0]
 800ee60:	683b      	ldr	r3, [r7, #0]
 800ee62:	0a1b      	lsrs	r3, r3, #8
 800ee64:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	1c5a      	adds	r2, r3, #1
 800ee6a:	607a      	str	r2, [r7, #4]
 800ee6c:	683a      	ldr	r2, [r7, #0]
 800ee6e:	b2d2      	uxtb	r2, r2
 800ee70:	701a      	strb	r2, [r3, #0]
 800ee72:	683b      	ldr	r3, [r7, #0]
 800ee74:	0a1b      	lsrs	r3, r3, #8
 800ee76:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	1c5a      	adds	r2, r3, #1
 800ee7c:	607a      	str	r2, [r7, #4]
 800ee7e:	683a      	ldr	r2, [r7, #0]
 800ee80:	b2d2      	uxtb	r2, r2
 800ee82:	701a      	strb	r2, [r3, #0]
 800ee84:	683b      	ldr	r3, [r7, #0]
 800ee86:	0a1b      	lsrs	r3, r3, #8
 800ee88:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	1c5a      	adds	r2, r3, #1
 800ee8e:	607a      	str	r2, [r7, #4]
 800ee90:	683a      	ldr	r2, [r7, #0]
 800ee92:	b2d2      	uxtb	r2, r2
 800ee94:	701a      	strb	r2, [r3, #0]
}
 800ee96:	bf00      	nop
 800ee98:	370c      	adds	r7, #12
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eea0:	4770      	bx	lr

0800eea2 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800eea2:	b480      	push	{r7}
 800eea4:	b087      	sub	sp, #28
 800eea6:	af00      	add	r7, sp, #0
 800eea8:	60f8      	str	r0, [r7, #12]
 800eeaa:	60b9      	str	r1, [r7, #8]
 800eeac:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800eeb2:	68bb      	ldr	r3, [r7, #8]
 800eeb4:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d00d      	beq.n	800eed8 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800eebc:	693a      	ldr	r2, [r7, #16]
 800eebe:	1c53      	adds	r3, r2, #1
 800eec0:	613b      	str	r3, [r7, #16]
 800eec2:	697b      	ldr	r3, [r7, #20]
 800eec4:	1c59      	adds	r1, r3, #1
 800eec6:	6179      	str	r1, [r7, #20]
 800eec8:	7812      	ldrb	r2, [r2, #0]
 800eeca:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	3b01      	subs	r3, #1
 800eed0:	607b      	str	r3, [r7, #4]
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d1f1      	bne.n	800eebc <mem_cpy+0x1a>
	}
}
 800eed8:	bf00      	nop
 800eeda:	371c      	adds	r7, #28
 800eedc:	46bd      	mov	sp, r7
 800eede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee2:	4770      	bx	lr

0800eee4 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800eee4:	b480      	push	{r7}
 800eee6:	b087      	sub	sp, #28
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	60f8      	str	r0, [r7, #12]
 800eeec:	60b9      	str	r1, [r7, #8]
 800eeee:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800eef4:	697b      	ldr	r3, [r7, #20]
 800eef6:	1c5a      	adds	r2, r3, #1
 800eef8:	617a      	str	r2, [r7, #20]
 800eefa:	68ba      	ldr	r2, [r7, #8]
 800eefc:	b2d2      	uxtb	r2, r2
 800eefe:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	3b01      	subs	r3, #1
 800ef04:	607b      	str	r3, [r7, #4]
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d1f3      	bne.n	800eef4 <mem_set+0x10>
}
 800ef0c:	bf00      	nop
 800ef0e:	bf00      	nop
 800ef10:	371c      	adds	r7, #28
 800ef12:	46bd      	mov	sp, r7
 800ef14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef18:	4770      	bx	lr

0800ef1a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800ef1a:	b480      	push	{r7}
 800ef1c:	b089      	sub	sp, #36	@ 0x24
 800ef1e:	af00      	add	r7, sp, #0
 800ef20:	60f8      	str	r0, [r7, #12]
 800ef22:	60b9      	str	r1, [r7, #8]
 800ef24:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	61fb      	str	r3, [r7, #28]
 800ef2a:	68bb      	ldr	r3, [r7, #8]
 800ef2c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800ef2e:	2300      	movs	r3, #0
 800ef30:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800ef32:	69fb      	ldr	r3, [r7, #28]
 800ef34:	1c5a      	adds	r2, r3, #1
 800ef36:	61fa      	str	r2, [r7, #28]
 800ef38:	781b      	ldrb	r3, [r3, #0]
 800ef3a:	4619      	mov	r1, r3
 800ef3c:	69bb      	ldr	r3, [r7, #24]
 800ef3e:	1c5a      	adds	r2, r3, #1
 800ef40:	61ba      	str	r2, [r7, #24]
 800ef42:	781b      	ldrb	r3, [r3, #0]
 800ef44:	1acb      	subs	r3, r1, r3
 800ef46:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	3b01      	subs	r3, #1
 800ef4c:	607b      	str	r3, [r7, #4]
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d002      	beq.n	800ef5a <mem_cmp+0x40>
 800ef54:	697b      	ldr	r3, [r7, #20]
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d0eb      	beq.n	800ef32 <mem_cmp+0x18>

	return r;
 800ef5a:	697b      	ldr	r3, [r7, #20]
}
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	3724      	adds	r7, #36	@ 0x24
 800ef60:	46bd      	mov	sp, r7
 800ef62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef66:	4770      	bx	lr

0800ef68 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800ef68:	b480      	push	{r7}
 800ef6a:	b083      	sub	sp, #12
 800ef6c:	af00      	add	r7, sp, #0
 800ef6e:	6078      	str	r0, [r7, #4]
 800ef70:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800ef72:	e002      	b.n	800ef7a <chk_chr+0x12>
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	3301      	adds	r3, #1
 800ef78:	607b      	str	r3, [r7, #4]
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	781b      	ldrb	r3, [r3, #0]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d005      	beq.n	800ef8e <chk_chr+0x26>
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	781b      	ldrb	r3, [r3, #0]
 800ef86:	461a      	mov	r2, r3
 800ef88:	683b      	ldr	r3, [r7, #0]
 800ef8a:	4293      	cmp	r3, r2
 800ef8c:	d1f2      	bne.n	800ef74 <chk_chr+0xc>
	return *str;
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	781b      	ldrb	r3, [r3, #0]
}
 800ef92:	4618      	mov	r0, r3
 800ef94:	370c      	adds	r7, #12
 800ef96:	46bd      	mov	sp, r7
 800ef98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9c:	4770      	bx	lr

0800ef9e <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800ef9e:	b580      	push	{r7, lr}
 800efa0:	b082      	sub	sp, #8
 800efa2:	af00      	add	r7, sp, #0
 800efa4:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d009      	beq.n	800efc0 <lock_fs+0x22>
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	68db      	ldr	r3, [r3, #12]
 800efb0:	4618      	mov	r0, r3
 800efb2:	f002 fc42 	bl	801183a <ff_req_grant>
 800efb6:	4603      	mov	r3, r0
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d001      	beq.n	800efc0 <lock_fs+0x22>
 800efbc:	2301      	movs	r3, #1
 800efbe:	e000      	b.n	800efc2 <lock_fs+0x24>
 800efc0:	2300      	movs	r3, #0
}
 800efc2:	4618      	mov	r0, r3
 800efc4:	3708      	adds	r7, #8
 800efc6:	46bd      	mov	sp, r7
 800efc8:	bd80      	pop	{r7, pc}

0800efca <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800efca:	b580      	push	{r7, lr}
 800efcc:	b082      	sub	sp, #8
 800efce:	af00      	add	r7, sp, #0
 800efd0:	6078      	str	r0, [r7, #4]
 800efd2:	460b      	mov	r3, r1
 800efd4:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d00d      	beq.n	800eff8 <unlock_fs+0x2e>
 800efdc:	78fb      	ldrb	r3, [r7, #3]
 800efde:	2b0c      	cmp	r3, #12
 800efe0:	d00a      	beq.n	800eff8 <unlock_fs+0x2e>
 800efe2:	78fb      	ldrb	r3, [r7, #3]
 800efe4:	2b0b      	cmp	r3, #11
 800efe6:	d007      	beq.n	800eff8 <unlock_fs+0x2e>
 800efe8:	78fb      	ldrb	r3, [r7, #3]
 800efea:	2b0f      	cmp	r3, #15
 800efec:	d004      	beq.n	800eff8 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	68db      	ldr	r3, [r3, #12]
 800eff2:	4618      	mov	r0, r3
 800eff4:	f002 fc36 	bl	8011864 <ff_rel_grant>
	}
}
 800eff8:	bf00      	nop
 800effa:	3708      	adds	r7, #8
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}

0800f000 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f000:	b480      	push	{r7}
 800f002:	b085      	sub	sp, #20
 800f004:	af00      	add	r7, sp, #0
 800f006:	6078      	str	r0, [r7, #4]
 800f008:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f00a:	2300      	movs	r3, #0
 800f00c:	60bb      	str	r3, [r7, #8]
 800f00e:	68bb      	ldr	r3, [r7, #8]
 800f010:	60fb      	str	r3, [r7, #12]
 800f012:	e029      	b.n	800f068 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f014:	4a27      	ldr	r2, [pc, #156]	@ (800f0b4 <chk_lock+0xb4>)
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	011b      	lsls	r3, r3, #4
 800f01a:	4413      	add	r3, r2
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d01d      	beq.n	800f05e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f022:	4a24      	ldr	r2, [pc, #144]	@ (800f0b4 <chk_lock+0xb4>)
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	011b      	lsls	r3, r3, #4
 800f028:	4413      	add	r3, r2
 800f02a:	681a      	ldr	r2, [r3, #0]
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	429a      	cmp	r2, r3
 800f032:	d116      	bne.n	800f062 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f034:	4a1f      	ldr	r2, [pc, #124]	@ (800f0b4 <chk_lock+0xb4>)
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	011b      	lsls	r3, r3, #4
 800f03a:	4413      	add	r3, r2
 800f03c:	3304      	adds	r3, #4
 800f03e:	681a      	ldr	r2, [r3, #0]
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f044:	429a      	cmp	r2, r3
 800f046:	d10c      	bne.n	800f062 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f048:	4a1a      	ldr	r2, [pc, #104]	@ (800f0b4 <chk_lock+0xb4>)
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	011b      	lsls	r3, r3, #4
 800f04e:	4413      	add	r3, r2
 800f050:	3308      	adds	r3, #8
 800f052:	681a      	ldr	r2, [r3, #0]
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800f058:	429a      	cmp	r2, r3
 800f05a:	d102      	bne.n	800f062 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f05c:	e007      	b.n	800f06e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f05e:	2301      	movs	r3, #1
 800f060:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	3301      	adds	r3, #1
 800f066:	60fb      	str	r3, [r7, #12]
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	2b01      	cmp	r3, #1
 800f06c:	d9d2      	bls.n	800f014 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	2b02      	cmp	r3, #2
 800f072:	d109      	bne.n	800f088 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f074:	68bb      	ldr	r3, [r7, #8]
 800f076:	2b00      	cmp	r3, #0
 800f078:	d102      	bne.n	800f080 <chk_lock+0x80>
 800f07a:	683b      	ldr	r3, [r7, #0]
 800f07c:	2b02      	cmp	r3, #2
 800f07e:	d101      	bne.n	800f084 <chk_lock+0x84>
 800f080:	2300      	movs	r3, #0
 800f082:	e010      	b.n	800f0a6 <chk_lock+0xa6>
 800f084:	2312      	movs	r3, #18
 800f086:	e00e      	b.n	800f0a6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f088:	683b      	ldr	r3, [r7, #0]
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d108      	bne.n	800f0a0 <chk_lock+0xa0>
 800f08e:	4a09      	ldr	r2, [pc, #36]	@ (800f0b4 <chk_lock+0xb4>)
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	011b      	lsls	r3, r3, #4
 800f094:	4413      	add	r3, r2
 800f096:	330c      	adds	r3, #12
 800f098:	881b      	ldrh	r3, [r3, #0]
 800f09a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f09e:	d101      	bne.n	800f0a4 <chk_lock+0xa4>
 800f0a0:	2310      	movs	r3, #16
 800f0a2:	e000      	b.n	800f0a6 <chk_lock+0xa6>
 800f0a4:	2300      	movs	r3, #0
}
 800f0a6:	4618      	mov	r0, r3
 800f0a8:	3714      	adds	r7, #20
 800f0aa:	46bd      	mov	sp, r7
 800f0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b0:	4770      	bx	lr
 800f0b2:	bf00      	nop
 800f0b4:	200016f8 	.word	0x200016f8

0800f0b8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f0b8:	b480      	push	{r7}
 800f0ba:	b083      	sub	sp, #12
 800f0bc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f0be:	2300      	movs	r3, #0
 800f0c0:	607b      	str	r3, [r7, #4]
 800f0c2:	e002      	b.n	800f0ca <enq_lock+0x12>
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	3301      	adds	r3, #1
 800f0c8:	607b      	str	r3, [r7, #4]
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	2b01      	cmp	r3, #1
 800f0ce:	d806      	bhi.n	800f0de <enq_lock+0x26>
 800f0d0:	4a09      	ldr	r2, [pc, #36]	@ (800f0f8 <enq_lock+0x40>)
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	011b      	lsls	r3, r3, #4
 800f0d6:	4413      	add	r3, r2
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d1f2      	bne.n	800f0c4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	2b02      	cmp	r3, #2
 800f0e2:	bf14      	ite	ne
 800f0e4:	2301      	movne	r3, #1
 800f0e6:	2300      	moveq	r3, #0
 800f0e8:	b2db      	uxtb	r3, r3
}
 800f0ea:	4618      	mov	r0, r3
 800f0ec:	370c      	adds	r7, #12
 800f0ee:	46bd      	mov	sp, r7
 800f0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f4:	4770      	bx	lr
 800f0f6:	bf00      	nop
 800f0f8:	200016f8 	.word	0x200016f8

0800f0fc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f0fc:	b480      	push	{r7}
 800f0fe:	b085      	sub	sp, #20
 800f100:	af00      	add	r7, sp, #0
 800f102:	6078      	str	r0, [r7, #4]
 800f104:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f106:	2300      	movs	r3, #0
 800f108:	60fb      	str	r3, [r7, #12]
 800f10a:	e01f      	b.n	800f14c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f10c:	4a41      	ldr	r2, [pc, #260]	@ (800f214 <inc_lock+0x118>)
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	011b      	lsls	r3, r3, #4
 800f112:	4413      	add	r3, r2
 800f114:	681a      	ldr	r2, [r3, #0]
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	429a      	cmp	r2, r3
 800f11c:	d113      	bne.n	800f146 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f11e:	4a3d      	ldr	r2, [pc, #244]	@ (800f214 <inc_lock+0x118>)
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	011b      	lsls	r3, r3, #4
 800f124:	4413      	add	r3, r2
 800f126:	3304      	adds	r3, #4
 800f128:	681a      	ldr	r2, [r3, #0]
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f12e:	429a      	cmp	r2, r3
 800f130:	d109      	bne.n	800f146 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f132:	4a38      	ldr	r2, [pc, #224]	@ (800f214 <inc_lock+0x118>)
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	011b      	lsls	r3, r3, #4
 800f138:	4413      	add	r3, r2
 800f13a:	3308      	adds	r3, #8
 800f13c:	681a      	ldr	r2, [r3, #0]
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800f142:	429a      	cmp	r2, r3
 800f144:	d006      	beq.n	800f154 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	3301      	adds	r3, #1
 800f14a:	60fb      	str	r3, [r7, #12]
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	2b01      	cmp	r3, #1
 800f150:	d9dc      	bls.n	800f10c <inc_lock+0x10>
 800f152:	e000      	b.n	800f156 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f154:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f156:	68fb      	ldr	r3, [r7, #12]
 800f158:	2b02      	cmp	r3, #2
 800f15a:	d132      	bne.n	800f1c2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f15c:	2300      	movs	r3, #0
 800f15e:	60fb      	str	r3, [r7, #12]
 800f160:	e002      	b.n	800f168 <inc_lock+0x6c>
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	3301      	adds	r3, #1
 800f166:	60fb      	str	r3, [r7, #12]
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	2b01      	cmp	r3, #1
 800f16c:	d806      	bhi.n	800f17c <inc_lock+0x80>
 800f16e:	4a29      	ldr	r2, [pc, #164]	@ (800f214 <inc_lock+0x118>)
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	011b      	lsls	r3, r3, #4
 800f174:	4413      	add	r3, r2
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d1f2      	bne.n	800f162 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	2b02      	cmp	r3, #2
 800f180:	d101      	bne.n	800f186 <inc_lock+0x8a>
 800f182:	2300      	movs	r3, #0
 800f184:	e040      	b.n	800f208 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	681a      	ldr	r2, [r3, #0]
 800f18a:	4922      	ldr	r1, [pc, #136]	@ (800f214 <inc_lock+0x118>)
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	011b      	lsls	r3, r3, #4
 800f190:	440b      	add	r3, r1
 800f192:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	689a      	ldr	r2, [r3, #8]
 800f198:	491e      	ldr	r1, [pc, #120]	@ (800f214 <inc_lock+0x118>)
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	011b      	lsls	r3, r3, #4
 800f19e:	440b      	add	r3, r1
 800f1a0:	3304      	adds	r3, #4
 800f1a2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	695a      	ldr	r2, [r3, #20]
 800f1a8:	491a      	ldr	r1, [pc, #104]	@ (800f214 <inc_lock+0x118>)
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	011b      	lsls	r3, r3, #4
 800f1ae:	440b      	add	r3, r1
 800f1b0:	3308      	adds	r3, #8
 800f1b2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800f1b4:	4a17      	ldr	r2, [pc, #92]	@ (800f214 <inc_lock+0x118>)
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	011b      	lsls	r3, r3, #4
 800f1ba:	4413      	add	r3, r2
 800f1bc:	330c      	adds	r3, #12
 800f1be:	2200      	movs	r2, #0
 800f1c0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d009      	beq.n	800f1dc <inc_lock+0xe0>
 800f1c8:	4a12      	ldr	r2, [pc, #72]	@ (800f214 <inc_lock+0x118>)
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	011b      	lsls	r3, r3, #4
 800f1ce:	4413      	add	r3, r2
 800f1d0:	330c      	adds	r3, #12
 800f1d2:	881b      	ldrh	r3, [r3, #0]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d001      	beq.n	800f1dc <inc_lock+0xe0>
 800f1d8:	2300      	movs	r3, #0
 800f1da:	e015      	b.n	800f208 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d108      	bne.n	800f1f4 <inc_lock+0xf8>
 800f1e2:	4a0c      	ldr	r2, [pc, #48]	@ (800f214 <inc_lock+0x118>)
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	011b      	lsls	r3, r3, #4
 800f1e8:	4413      	add	r3, r2
 800f1ea:	330c      	adds	r3, #12
 800f1ec:	881b      	ldrh	r3, [r3, #0]
 800f1ee:	3301      	adds	r3, #1
 800f1f0:	b29a      	uxth	r2, r3
 800f1f2:	e001      	b.n	800f1f8 <inc_lock+0xfc>
 800f1f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f1f8:	4906      	ldr	r1, [pc, #24]	@ (800f214 <inc_lock+0x118>)
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	011b      	lsls	r3, r3, #4
 800f1fe:	440b      	add	r3, r1
 800f200:	330c      	adds	r3, #12
 800f202:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	3301      	adds	r3, #1
}
 800f208:	4618      	mov	r0, r3
 800f20a:	3714      	adds	r7, #20
 800f20c:	46bd      	mov	sp, r7
 800f20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f212:	4770      	bx	lr
 800f214:	200016f8 	.word	0x200016f8

0800f218 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f218:	b480      	push	{r7}
 800f21a:	b085      	sub	sp, #20
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	3b01      	subs	r3, #1
 800f224:	607b      	str	r3, [r7, #4]
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	2b01      	cmp	r3, #1
 800f22a:	d825      	bhi.n	800f278 <dec_lock+0x60>
		n = Files[i].ctr;
 800f22c:	4a17      	ldr	r2, [pc, #92]	@ (800f28c <dec_lock+0x74>)
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	011b      	lsls	r3, r3, #4
 800f232:	4413      	add	r3, r2
 800f234:	330c      	adds	r3, #12
 800f236:	881b      	ldrh	r3, [r3, #0]
 800f238:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f23a:	89fb      	ldrh	r3, [r7, #14]
 800f23c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f240:	d101      	bne.n	800f246 <dec_lock+0x2e>
 800f242:	2300      	movs	r3, #0
 800f244:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800f246:	89fb      	ldrh	r3, [r7, #14]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d002      	beq.n	800f252 <dec_lock+0x3a>
 800f24c:	89fb      	ldrh	r3, [r7, #14]
 800f24e:	3b01      	subs	r3, #1
 800f250:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800f252:	4a0e      	ldr	r2, [pc, #56]	@ (800f28c <dec_lock+0x74>)
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	011b      	lsls	r3, r3, #4
 800f258:	4413      	add	r3, r2
 800f25a:	330c      	adds	r3, #12
 800f25c:	89fa      	ldrh	r2, [r7, #14]
 800f25e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f260:	89fb      	ldrh	r3, [r7, #14]
 800f262:	2b00      	cmp	r3, #0
 800f264:	d105      	bne.n	800f272 <dec_lock+0x5a>
 800f266:	4a09      	ldr	r2, [pc, #36]	@ (800f28c <dec_lock+0x74>)
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	011b      	lsls	r3, r3, #4
 800f26c:	4413      	add	r3, r2
 800f26e:	2200      	movs	r2, #0
 800f270:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800f272:	2300      	movs	r3, #0
 800f274:	737b      	strb	r3, [r7, #13]
 800f276:	e001      	b.n	800f27c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f278:	2302      	movs	r3, #2
 800f27a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800f27c:	7b7b      	ldrb	r3, [r7, #13]
}
 800f27e:	4618      	mov	r0, r3
 800f280:	3714      	adds	r7, #20
 800f282:	46bd      	mov	sp, r7
 800f284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f288:	4770      	bx	lr
 800f28a:	bf00      	nop
 800f28c:	200016f8 	.word	0x200016f8

0800f290 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800f290:	b480      	push	{r7}
 800f292:	b085      	sub	sp, #20
 800f294:	af00      	add	r7, sp, #0
 800f296:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800f298:	2300      	movs	r3, #0
 800f29a:	60fb      	str	r3, [r7, #12]
 800f29c:	e010      	b.n	800f2c0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f29e:	4a0d      	ldr	r2, [pc, #52]	@ (800f2d4 <clear_lock+0x44>)
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	011b      	lsls	r3, r3, #4
 800f2a4:	4413      	add	r3, r2
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	687a      	ldr	r2, [r7, #4]
 800f2aa:	429a      	cmp	r2, r3
 800f2ac:	d105      	bne.n	800f2ba <clear_lock+0x2a>
 800f2ae:	4a09      	ldr	r2, [pc, #36]	@ (800f2d4 <clear_lock+0x44>)
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	011b      	lsls	r3, r3, #4
 800f2b4:	4413      	add	r3, r2
 800f2b6:	2200      	movs	r2, #0
 800f2b8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	3301      	adds	r3, #1
 800f2be:	60fb      	str	r3, [r7, #12]
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	2b01      	cmp	r3, #1
 800f2c4:	d9eb      	bls.n	800f29e <clear_lock+0xe>
	}
}
 800f2c6:	bf00      	nop
 800f2c8:	bf00      	nop
 800f2ca:	3714      	adds	r7, #20
 800f2cc:	46bd      	mov	sp, r7
 800f2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d2:	4770      	bx	lr
 800f2d4:	200016f8 	.word	0x200016f8

0800f2d8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	b086      	sub	sp, #24
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800f2e0:	2300      	movs	r3, #0
 800f2e2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	78db      	ldrb	r3, [r3, #3]
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d034      	beq.n	800f356 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2f0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	7858      	ldrb	r0, [r3, #1]
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f2fc:	2301      	movs	r3, #1
 800f2fe:	697a      	ldr	r2, [r7, #20]
 800f300:	f7ff fd0e 	bl	800ed20 <disk_write>
 800f304:	4603      	mov	r3, r0
 800f306:	2b00      	cmp	r3, #0
 800f308:	d002      	beq.n	800f310 <sync_window+0x38>
			res = FR_DISK_ERR;
 800f30a:	2301      	movs	r3, #1
 800f30c:	73fb      	strb	r3, [r7, #15]
 800f30e:	e022      	b.n	800f356 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	2200      	movs	r2, #0
 800f314:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f31a:	697a      	ldr	r2, [r7, #20]
 800f31c:	1ad2      	subs	r2, r2, r3
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	69db      	ldr	r3, [r3, #28]
 800f322:	429a      	cmp	r2, r3
 800f324:	d217      	bcs.n	800f356 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	789b      	ldrb	r3, [r3, #2]
 800f32a:	613b      	str	r3, [r7, #16]
 800f32c:	e010      	b.n	800f350 <sync_window+0x78>
					wsect += fs->fsize;
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	69db      	ldr	r3, [r3, #28]
 800f332:	697a      	ldr	r2, [r7, #20]
 800f334:	4413      	add	r3, r2
 800f336:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	7858      	ldrb	r0, [r3, #1]
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f342:	2301      	movs	r3, #1
 800f344:	697a      	ldr	r2, [r7, #20]
 800f346:	f7ff fceb 	bl	800ed20 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f34a:	693b      	ldr	r3, [r7, #16]
 800f34c:	3b01      	subs	r3, #1
 800f34e:	613b      	str	r3, [r7, #16]
 800f350:	693b      	ldr	r3, [r7, #16]
 800f352:	2b01      	cmp	r3, #1
 800f354:	d8eb      	bhi.n	800f32e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800f356:	7bfb      	ldrb	r3, [r7, #15]
}
 800f358:	4618      	mov	r0, r3
 800f35a:	3718      	adds	r7, #24
 800f35c:	46bd      	mov	sp, r7
 800f35e:	bd80      	pop	{r7, pc}

0800f360 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800f360:	b580      	push	{r7, lr}
 800f362:	b084      	sub	sp, #16
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
 800f368:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f36a:	2300      	movs	r3, #0
 800f36c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f372:	683a      	ldr	r2, [r7, #0]
 800f374:	429a      	cmp	r2, r3
 800f376:	d01b      	beq.n	800f3b0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f378:	6878      	ldr	r0, [r7, #4]
 800f37a:	f7ff ffad 	bl	800f2d8 <sync_window>
 800f37e:	4603      	mov	r3, r0
 800f380:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f382:	7bfb      	ldrb	r3, [r7, #15]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d113      	bne.n	800f3b0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	7858      	ldrb	r0, [r3, #1]
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f392:	2301      	movs	r3, #1
 800f394:	683a      	ldr	r2, [r7, #0]
 800f396:	f7ff fca3 	bl	800ece0 <disk_read>
 800f39a:	4603      	mov	r3, r0
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d004      	beq.n	800f3aa <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f3a0:	f04f 33ff 	mov.w	r3, #4294967295
 800f3a4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f3a6:	2301      	movs	r3, #1
 800f3a8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	683a      	ldr	r2, [r7, #0]
 800f3ae:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800f3b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3b2:	4618      	mov	r0, r3
 800f3b4:	3710      	adds	r7, #16
 800f3b6:	46bd      	mov	sp, r7
 800f3b8:	bd80      	pop	{r7, pc}
	...

0800f3bc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f3bc:	b580      	push	{r7, lr}
 800f3be:	b084      	sub	sp, #16
 800f3c0:	af00      	add	r7, sp, #0
 800f3c2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f3c4:	6878      	ldr	r0, [r7, #4]
 800f3c6:	f7ff ff87 	bl	800f2d8 <sync_window>
 800f3ca:	4603      	mov	r3, r0
 800f3cc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f3ce:	7bfb      	ldrb	r3, [r7, #15]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d158      	bne.n	800f486 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	781b      	ldrb	r3, [r3, #0]
 800f3d8:	2b03      	cmp	r3, #3
 800f3da:	d148      	bne.n	800f46e <sync_fs+0xb2>
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	791b      	ldrb	r3, [r3, #4]
 800f3e0:	2b01      	cmp	r3, #1
 800f3e2:	d144      	bne.n	800f46e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	3334      	adds	r3, #52	@ 0x34
 800f3e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f3ec:	2100      	movs	r1, #0
 800f3ee:	4618      	mov	r0, r3
 800f3f0:	f7ff fd78 	bl	800eee4 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	3334      	adds	r3, #52	@ 0x34
 800f3f8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f3fc:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800f400:	4618      	mov	r0, r3
 800f402:	f7ff fd07 	bl	800ee14 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	3334      	adds	r3, #52	@ 0x34
 800f40a:	4921      	ldr	r1, [pc, #132]	@ (800f490 <sync_fs+0xd4>)
 800f40c:	4618      	mov	r0, r3
 800f40e:	f7ff fd1c 	bl	800ee4a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	3334      	adds	r3, #52	@ 0x34
 800f416:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f41a:	491e      	ldr	r1, [pc, #120]	@ (800f494 <sync_fs+0xd8>)
 800f41c:	4618      	mov	r0, r3
 800f41e:	f7ff fd14 	bl	800ee4a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	3334      	adds	r3, #52	@ 0x34
 800f426:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	695b      	ldr	r3, [r3, #20]
 800f42e:	4619      	mov	r1, r3
 800f430:	4610      	mov	r0, r2
 800f432:	f7ff fd0a 	bl	800ee4a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	3334      	adds	r3, #52	@ 0x34
 800f43a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	691b      	ldr	r3, [r3, #16]
 800f442:	4619      	mov	r1, r3
 800f444:	4610      	mov	r0, r2
 800f446:	f7ff fd00 	bl	800ee4a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	6a1b      	ldr	r3, [r3, #32]
 800f44e:	1c5a      	adds	r2, r3, #1
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	7858      	ldrb	r0, [r3, #1]
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f462:	2301      	movs	r3, #1
 800f464:	f7ff fc5c 	bl	800ed20 <disk_write>
			fs->fsi_flag = 0;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	2200      	movs	r2, #0
 800f46c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	785b      	ldrb	r3, [r3, #1]
 800f472:	2200      	movs	r2, #0
 800f474:	2100      	movs	r1, #0
 800f476:	4618      	mov	r0, r3
 800f478:	f7ff fc72 	bl	800ed60 <disk_ioctl>
 800f47c:	4603      	mov	r3, r0
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d001      	beq.n	800f486 <sync_fs+0xca>
 800f482:	2301      	movs	r3, #1
 800f484:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f486:	7bfb      	ldrb	r3, [r7, #15]
}
 800f488:	4618      	mov	r0, r3
 800f48a:	3710      	adds	r7, #16
 800f48c:	46bd      	mov	sp, r7
 800f48e:	bd80      	pop	{r7, pc}
 800f490:	41615252 	.word	0x41615252
 800f494:	61417272 	.word	0x61417272

0800f498 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f498:	b480      	push	{r7}
 800f49a:	b083      	sub	sp, #12
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
 800f4a0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f4a2:	683b      	ldr	r3, [r7, #0]
 800f4a4:	3b02      	subs	r3, #2
 800f4a6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	699b      	ldr	r3, [r3, #24]
 800f4ac:	3b02      	subs	r3, #2
 800f4ae:	683a      	ldr	r2, [r7, #0]
 800f4b0:	429a      	cmp	r2, r3
 800f4b2:	d301      	bcc.n	800f4b8 <clust2sect+0x20>
 800f4b4:	2300      	movs	r3, #0
 800f4b6:	e008      	b.n	800f4ca <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	895b      	ldrh	r3, [r3, #10]
 800f4bc:	461a      	mov	r2, r3
 800f4be:	683b      	ldr	r3, [r7, #0]
 800f4c0:	fb03 f202 	mul.w	r2, r3, r2
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4c8:	4413      	add	r3, r2
}
 800f4ca:	4618      	mov	r0, r3
 800f4cc:	370c      	adds	r7, #12
 800f4ce:	46bd      	mov	sp, r7
 800f4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d4:	4770      	bx	lr

0800f4d6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800f4d6:	b580      	push	{r7, lr}
 800f4d8:	b086      	sub	sp, #24
 800f4da:	af00      	add	r7, sp, #0
 800f4dc:	6078      	str	r0, [r7, #4]
 800f4de:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f4e6:	683b      	ldr	r3, [r7, #0]
 800f4e8:	2b01      	cmp	r3, #1
 800f4ea:	d904      	bls.n	800f4f6 <get_fat+0x20>
 800f4ec:	693b      	ldr	r3, [r7, #16]
 800f4ee:	699b      	ldr	r3, [r3, #24]
 800f4f0:	683a      	ldr	r2, [r7, #0]
 800f4f2:	429a      	cmp	r2, r3
 800f4f4:	d302      	bcc.n	800f4fc <get_fat+0x26>
		val = 1;	/* Internal error */
 800f4f6:	2301      	movs	r3, #1
 800f4f8:	617b      	str	r3, [r7, #20]
 800f4fa:	e08e      	b.n	800f61a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f4fc:	f04f 33ff 	mov.w	r3, #4294967295
 800f500:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f502:	693b      	ldr	r3, [r7, #16]
 800f504:	781b      	ldrb	r3, [r3, #0]
 800f506:	2b03      	cmp	r3, #3
 800f508:	d061      	beq.n	800f5ce <get_fat+0xf8>
 800f50a:	2b03      	cmp	r3, #3
 800f50c:	dc7b      	bgt.n	800f606 <get_fat+0x130>
 800f50e:	2b01      	cmp	r3, #1
 800f510:	d002      	beq.n	800f518 <get_fat+0x42>
 800f512:	2b02      	cmp	r3, #2
 800f514:	d041      	beq.n	800f59a <get_fat+0xc4>
 800f516:	e076      	b.n	800f606 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f518:	683b      	ldr	r3, [r7, #0]
 800f51a:	60fb      	str	r3, [r7, #12]
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	085b      	lsrs	r3, r3, #1
 800f520:	68fa      	ldr	r2, [r7, #12]
 800f522:	4413      	add	r3, r2
 800f524:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f526:	693b      	ldr	r3, [r7, #16]
 800f528:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	0a5b      	lsrs	r3, r3, #9
 800f52e:	4413      	add	r3, r2
 800f530:	4619      	mov	r1, r3
 800f532:	6938      	ldr	r0, [r7, #16]
 800f534:	f7ff ff14 	bl	800f360 <move_window>
 800f538:	4603      	mov	r3, r0
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d166      	bne.n	800f60c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	1c5a      	adds	r2, r3, #1
 800f542:	60fa      	str	r2, [r7, #12]
 800f544:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f548:	693a      	ldr	r2, [r7, #16]
 800f54a:	4413      	add	r3, r2
 800f54c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f550:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f552:	693b      	ldr	r3, [r7, #16]
 800f554:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	0a5b      	lsrs	r3, r3, #9
 800f55a:	4413      	add	r3, r2
 800f55c:	4619      	mov	r1, r3
 800f55e:	6938      	ldr	r0, [r7, #16]
 800f560:	f7ff fefe 	bl	800f360 <move_window>
 800f564:	4603      	mov	r3, r0
 800f566:	2b00      	cmp	r3, #0
 800f568:	d152      	bne.n	800f610 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f570:	693a      	ldr	r2, [r7, #16]
 800f572:	4413      	add	r3, r2
 800f574:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f578:	021b      	lsls	r3, r3, #8
 800f57a:	68ba      	ldr	r2, [r7, #8]
 800f57c:	4313      	orrs	r3, r2
 800f57e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	f003 0301 	and.w	r3, r3, #1
 800f586:	2b00      	cmp	r3, #0
 800f588:	d002      	beq.n	800f590 <get_fat+0xba>
 800f58a:	68bb      	ldr	r3, [r7, #8]
 800f58c:	091b      	lsrs	r3, r3, #4
 800f58e:	e002      	b.n	800f596 <get_fat+0xc0>
 800f590:	68bb      	ldr	r3, [r7, #8]
 800f592:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f596:	617b      	str	r3, [r7, #20]
			break;
 800f598:	e03f      	b.n	800f61a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f59a:	693b      	ldr	r3, [r7, #16]
 800f59c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f59e:	683b      	ldr	r3, [r7, #0]
 800f5a0:	0a1b      	lsrs	r3, r3, #8
 800f5a2:	4413      	add	r3, r2
 800f5a4:	4619      	mov	r1, r3
 800f5a6:	6938      	ldr	r0, [r7, #16]
 800f5a8:	f7ff feda 	bl	800f360 <move_window>
 800f5ac:	4603      	mov	r3, r0
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d130      	bne.n	800f614 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f5b2:	693b      	ldr	r3, [r7, #16]
 800f5b4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f5b8:	683b      	ldr	r3, [r7, #0]
 800f5ba:	005b      	lsls	r3, r3, #1
 800f5bc:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800f5c0:	4413      	add	r3, r2
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	f7ff fbea 	bl	800ed9c <ld_word>
 800f5c8:	4603      	mov	r3, r0
 800f5ca:	617b      	str	r3, [r7, #20]
			break;
 800f5cc:	e025      	b.n	800f61a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f5ce:	693b      	ldr	r3, [r7, #16]
 800f5d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f5d2:	683b      	ldr	r3, [r7, #0]
 800f5d4:	09db      	lsrs	r3, r3, #7
 800f5d6:	4413      	add	r3, r2
 800f5d8:	4619      	mov	r1, r3
 800f5da:	6938      	ldr	r0, [r7, #16]
 800f5dc:	f7ff fec0 	bl	800f360 <move_window>
 800f5e0:	4603      	mov	r3, r0
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d118      	bne.n	800f618 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f5e6:	693b      	ldr	r3, [r7, #16]
 800f5e8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f5ec:	683b      	ldr	r3, [r7, #0]
 800f5ee:	009b      	lsls	r3, r3, #2
 800f5f0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800f5f4:	4413      	add	r3, r2
 800f5f6:	4618      	mov	r0, r3
 800f5f8:	f7ff fbe9 	bl	800edce <ld_dword>
 800f5fc:	4603      	mov	r3, r0
 800f5fe:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800f602:	617b      	str	r3, [r7, #20]
			break;
 800f604:	e009      	b.n	800f61a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800f606:	2301      	movs	r3, #1
 800f608:	617b      	str	r3, [r7, #20]
 800f60a:	e006      	b.n	800f61a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f60c:	bf00      	nop
 800f60e:	e004      	b.n	800f61a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f610:	bf00      	nop
 800f612:	e002      	b.n	800f61a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f614:	bf00      	nop
 800f616:	e000      	b.n	800f61a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f618:	bf00      	nop
		}
	}

	return val;
 800f61a:	697b      	ldr	r3, [r7, #20]
}
 800f61c:	4618      	mov	r0, r3
 800f61e:	3718      	adds	r7, #24
 800f620:	46bd      	mov	sp, r7
 800f622:	bd80      	pop	{r7, pc}

0800f624 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800f624:	b590      	push	{r4, r7, lr}
 800f626:	b089      	sub	sp, #36	@ 0x24
 800f628:	af00      	add	r7, sp, #0
 800f62a:	60f8      	str	r0, [r7, #12]
 800f62c:	60b9      	str	r1, [r7, #8]
 800f62e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800f630:	2302      	movs	r3, #2
 800f632:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800f634:	68bb      	ldr	r3, [r7, #8]
 800f636:	2b01      	cmp	r3, #1
 800f638:	f240 80d9 	bls.w	800f7ee <put_fat+0x1ca>
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	699b      	ldr	r3, [r3, #24]
 800f640:	68ba      	ldr	r2, [r7, #8]
 800f642:	429a      	cmp	r2, r3
 800f644:	f080 80d3 	bcs.w	800f7ee <put_fat+0x1ca>
		switch (fs->fs_type) {
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	781b      	ldrb	r3, [r3, #0]
 800f64c:	2b03      	cmp	r3, #3
 800f64e:	f000 8096 	beq.w	800f77e <put_fat+0x15a>
 800f652:	2b03      	cmp	r3, #3
 800f654:	f300 80cb 	bgt.w	800f7ee <put_fat+0x1ca>
 800f658:	2b01      	cmp	r3, #1
 800f65a:	d002      	beq.n	800f662 <put_fat+0x3e>
 800f65c:	2b02      	cmp	r3, #2
 800f65e:	d06e      	beq.n	800f73e <put_fat+0x11a>
 800f660:	e0c5      	b.n	800f7ee <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800f662:	68bb      	ldr	r3, [r7, #8]
 800f664:	61bb      	str	r3, [r7, #24]
 800f666:	69bb      	ldr	r3, [r7, #24]
 800f668:	085b      	lsrs	r3, r3, #1
 800f66a:	69ba      	ldr	r2, [r7, #24]
 800f66c:	4413      	add	r3, r2
 800f66e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f674:	69bb      	ldr	r3, [r7, #24]
 800f676:	0a5b      	lsrs	r3, r3, #9
 800f678:	4413      	add	r3, r2
 800f67a:	4619      	mov	r1, r3
 800f67c:	68f8      	ldr	r0, [r7, #12]
 800f67e:	f7ff fe6f 	bl	800f360 <move_window>
 800f682:	4603      	mov	r3, r0
 800f684:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f686:	7ffb      	ldrb	r3, [r7, #31]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	f040 80a9 	bne.w	800f7e0 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f694:	69bb      	ldr	r3, [r7, #24]
 800f696:	1c59      	adds	r1, r3, #1
 800f698:	61b9      	str	r1, [r7, #24]
 800f69a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f69e:	4413      	add	r3, r2
 800f6a0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f6a2:	68bb      	ldr	r3, [r7, #8]
 800f6a4:	f003 0301 	and.w	r3, r3, #1
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d00d      	beq.n	800f6c8 <put_fat+0xa4>
 800f6ac:	697b      	ldr	r3, [r7, #20]
 800f6ae:	781b      	ldrb	r3, [r3, #0]
 800f6b0:	b25b      	sxtb	r3, r3
 800f6b2:	f003 030f 	and.w	r3, r3, #15
 800f6b6:	b25a      	sxtb	r2, r3
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	b25b      	sxtb	r3, r3
 800f6bc:	011b      	lsls	r3, r3, #4
 800f6be:	b25b      	sxtb	r3, r3
 800f6c0:	4313      	orrs	r3, r2
 800f6c2:	b25b      	sxtb	r3, r3
 800f6c4:	b2db      	uxtb	r3, r3
 800f6c6:	e001      	b.n	800f6cc <put_fat+0xa8>
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	b2db      	uxtb	r3, r3
 800f6cc:	697a      	ldr	r2, [r7, #20]
 800f6ce:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	2201      	movs	r2, #1
 800f6d4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f6da:	69bb      	ldr	r3, [r7, #24]
 800f6dc:	0a5b      	lsrs	r3, r3, #9
 800f6de:	4413      	add	r3, r2
 800f6e0:	4619      	mov	r1, r3
 800f6e2:	68f8      	ldr	r0, [r7, #12]
 800f6e4:	f7ff fe3c 	bl	800f360 <move_window>
 800f6e8:	4603      	mov	r3, r0
 800f6ea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f6ec:	7ffb      	ldrb	r3, [r7, #31]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d178      	bne.n	800f7e4 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f6f8:	69bb      	ldr	r3, [r7, #24]
 800f6fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f6fe:	4413      	add	r3, r2
 800f700:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f702:	68bb      	ldr	r3, [r7, #8]
 800f704:	f003 0301 	and.w	r3, r3, #1
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d003      	beq.n	800f714 <put_fat+0xf0>
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	091b      	lsrs	r3, r3, #4
 800f710:	b2db      	uxtb	r3, r3
 800f712:	e00e      	b.n	800f732 <put_fat+0x10e>
 800f714:	697b      	ldr	r3, [r7, #20]
 800f716:	781b      	ldrb	r3, [r3, #0]
 800f718:	b25b      	sxtb	r3, r3
 800f71a:	f023 030f 	bic.w	r3, r3, #15
 800f71e:	b25a      	sxtb	r2, r3
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	0a1b      	lsrs	r3, r3, #8
 800f724:	b25b      	sxtb	r3, r3
 800f726:	f003 030f 	and.w	r3, r3, #15
 800f72a:	b25b      	sxtb	r3, r3
 800f72c:	4313      	orrs	r3, r2
 800f72e:	b25b      	sxtb	r3, r3
 800f730:	b2db      	uxtb	r3, r3
 800f732:	697a      	ldr	r2, [r7, #20]
 800f734:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	2201      	movs	r2, #1
 800f73a:	70da      	strb	r2, [r3, #3]
			break;
 800f73c:	e057      	b.n	800f7ee <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f742:	68bb      	ldr	r3, [r7, #8]
 800f744:	0a1b      	lsrs	r3, r3, #8
 800f746:	4413      	add	r3, r2
 800f748:	4619      	mov	r1, r3
 800f74a:	68f8      	ldr	r0, [r7, #12]
 800f74c:	f7ff fe08 	bl	800f360 <move_window>
 800f750:	4603      	mov	r3, r0
 800f752:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f754:	7ffb      	ldrb	r3, [r7, #31]
 800f756:	2b00      	cmp	r3, #0
 800f758:	d146      	bne.n	800f7e8 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f760:	68bb      	ldr	r3, [r7, #8]
 800f762:	005b      	lsls	r3, r3, #1
 800f764:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800f768:	4413      	add	r3, r2
 800f76a:	687a      	ldr	r2, [r7, #4]
 800f76c:	b292      	uxth	r2, r2
 800f76e:	4611      	mov	r1, r2
 800f770:	4618      	mov	r0, r3
 800f772:	f7ff fb4f 	bl	800ee14 <st_word>
			fs->wflag = 1;
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	2201      	movs	r2, #1
 800f77a:	70da      	strb	r2, [r3, #3]
			break;
 800f77c:	e037      	b.n	800f7ee <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f782:	68bb      	ldr	r3, [r7, #8]
 800f784:	09db      	lsrs	r3, r3, #7
 800f786:	4413      	add	r3, r2
 800f788:	4619      	mov	r1, r3
 800f78a:	68f8      	ldr	r0, [r7, #12]
 800f78c:	f7ff fde8 	bl	800f360 <move_window>
 800f790:	4603      	mov	r3, r0
 800f792:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f794:	7ffb      	ldrb	r3, [r7, #31]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d128      	bne.n	800f7ec <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800f7a0:	68fb      	ldr	r3, [r7, #12]
 800f7a2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f7a6:	68bb      	ldr	r3, [r7, #8]
 800f7a8:	009b      	lsls	r3, r3, #2
 800f7aa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800f7ae:	4413      	add	r3, r2
 800f7b0:	4618      	mov	r0, r3
 800f7b2:	f7ff fb0c 	bl	800edce <ld_dword>
 800f7b6:	4603      	mov	r3, r0
 800f7b8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800f7bc:	4323      	orrs	r3, r4
 800f7be:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f7c6:	68bb      	ldr	r3, [r7, #8]
 800f7c8:	009b      	lsls	r3, r3, #2
 800f7ca:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800f7ce:	4413      	add	r3, r2
 800f7d0:	6879      	ldr	r1, [r7, #4]
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	f7ff fb39 	bl	800ee4a <st_dword>
			fs->wflag = 1;
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	2201      	movs	r2, #1
 800f7dc:	70da      	strb	r2, [r3, #3]
			break;
 800f7de:	e006      	b.n	800f7ee <put_fat+0x1ca>
			if (res != FR_OK) break;
 800f7e0:	bf00      	nop
 800f7e2:	e004      	b.n	800f7ee <put_fat+0x1ca>
			if (res != FR_OK) break;
 800f7e4:	bf00      	nop
 800f7e6:	e002      	b.n	800f7ee <put_fat+0x1ca>
			if (res != FR_OK) break;
 800f7e8:	bf00      	nop
 800f7ea:	e000      	b.n	800f7ee <put_fat+0x1ca>
			if (res != FR_OK) break;
 800f7ec:	bf00      	nop
		}
	}
	return res;
 800f7ee:	7ffb      	ldrb	r3, [r7, #31]
}
 800f7f0:	4618      	mov	r0, r3
 800f7f2:	3724      	adds	r7, #36	@ 0x24
 800f7f4:	46bd      	mov	sp, r7
 800f7f6:	bd90      	pop	{r4, r7, pc}

0800f7f8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800f7f8:	b580      	push	{r7, lr}
 800f7fa:	b088      	sub	sp, #32
 800f7fc:	af00      	add	r7, sp, #0
 800f7fe:	60f8      	str	r0, [r7, #12]
 800f800:	60b9      	str	r1, [r7, #8]
 800f802:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800f804:	2300      	movs	r3, #0
 800f806:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800f80e:	68bb      	ldr	r3, [r7, #8]
 800f810:	2b01      	cmp	r3, #1
 800f812:	d904      	bls.n	800f81e <remove_chain+0x26>
 800f814:	69bb      	ldr	r3, [r7, #24]
 800f816:	699b      	ldr	r3, [r3, #24]
 800f818:	68ba      	ldr	r2, [r7, #8]
 800f81a:	429a      	cmp	r2, r3
 800f81c:	d301      	bcc.n	800f822 <remove_chain+0x2a>
 800f81e:	2302      	movs	r3, #2
 800f820:	e04b      	b.n	800f8ba <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	2b00      	cmp	r3, #0
 800f826:	d00c      	beq.n	800f842 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800f828:	f04f 32ff 	mov.w	r2, #4294967295
 800f82c:	6879      	ldr	r1, [r7, #4]
 800f82e:	69b8      	ldr	r0, [r7, #24]
 800f830:	f7ff fef8 	bl	800f624 <put_fat>
 800f834:	4603      	mov	r3, r0
 800f836:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800f838:	7ffb      	ldrb	r3, [r7, #31]
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d001      	beq.n	800f842 <remove_chain+0x4a>
 800f83e:	7ffb      	ldrb	r3, [r7, #31]
 800f840:	e03b      	b.n	800f8ba <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800f842:	68b9      	ldr	r1, [r7, #8]
 800f844:	68f8      	ldr	r0, [r7, #12]
 800f846:	f7ff fe46 	bl	800f4d6 <get_fat>
 800f84a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800f84c:	697b      	ldr	r3, [r7, #20]
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d031      	beq.n	800f8b6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800f852:	697b      	ldr	r3, [r7, #20]
 800f854:	2b01      	cmp	r3, #1
 800f856:	d101      	bne.n	800f85c <remove_chain+0x64>
 800f858:	2302      	movs	r3, #2
 800f85a:	e02e      	b.n	800f8ba <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800f85c:	697b      	ldr	r3, [r7, #20]
 800f85e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f862:	d101      	bne.n	800f868 <remove_chain+0x70>
 800f864:	2301      	movs	r3, #1
 800f866:	e028      	b.n	800f8ba <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800f868:	2200      	movs	r2, #0
 800f86a:	68b9      	ldr	r1, [r7, #8]
 800f86c:	69b8      	ldr	r0, [r7, #24]
 800f86e:	f7ff fed9 	bl	800f624 <put_fat>
 800f872:	4603      	mov	r3, r0
 800f874:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800f876:	7ffb      	ldrb	r3, [r7, #31]
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d001      	beq.n	800f880 <remove_chain+0x88>
 800f87c:	7ffb      	ldrb	r3, [r7, #31]
 800f87e:	e01c      	b.n	800f8ba <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800f880:	69bb      	ldr	r3, [r7, #24]
 800f882:	695a      	ldr	r2, [r3, #20]
 800f884:	69bb      	ldr	r3, [r7, #24]
 800f886:	699b      	ldr	r3, [r3, #24]
 800f888:	3b02      	subs	r3, #2
 800f88a:	429a      	cmp	r2, r3
 800f88c:	d20b      	bcs.n	800f8a6 <remove_chain+0xae>
			fs->free_clst++;
 800f88e:	69bb      	ldr	r3, [r7, #24]
 800f890:	695b      	ldr	r3, [r3, #20]
 800f892:	1c5a      	adds	r2, r3, #1
 800f894:	69bb      	ldr	r3, [r7, #24]
 800f896:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800f898:	69bb      	ldr	r3, [r7, #24]
 800f89a:	791b      	ldrb	r3, [r3, #4]
 800f89c:	f043 0301 	orr.w	r3, r3, #1
 800f8a0:	b2da      	uxtb	r2, r3
 800f8a2:	69bb      	ldr	r3, [r7, #24]
 800f8a4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800f8a6:	697b      	ldr	r3, [r7, #20]
 800f8a8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800f8aa:	69bb      	ldr	r3, [r7, #24]
 800f8ac:	699b      	ldr	r3, [r3, #24]
 800f8ae:	68ba      	ldr	r2, [r7, #8]
 800f8b0:	429a      	cmp	r2, r3
 800f8b2:	d3c6      	bcc.n	800f842 <remove_chain+0x4a>
 800f8b4:	e000      	b.n	800f8b8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800f8b6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800f8b8:	2300      	movs	r3, #0
}
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	3720      	adds	r7, #32
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	bd80      	pop	{r7, pc}

0800f8c2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800f8c2:	b580      	push	{r7, lr}
 800f8c4:	b088      	sub	sp, #32
 800f8c6:	af00      	add	r7, sp, #0
 800f8c8:	6078      	str	r0, [r7, #4]
 800f8ca:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	681b      	ldr	r3, [r3, #0]
 800f8d0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d10d      	bne.n	800f8f4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800f8d8:	693b      	ldr	r3, [r7, #16]
 800f8da:	691b      	ldr	r3, [r3, #16]
 800f8dc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800f8de:	69bb      	ldr	r3, [r7, #24]
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d004      	beq.n	800f8ee <create_chain+0x2c>
 800f8e4:	693b      	ldr	r3, [r7, #16]
 800f8e6:	699b      	ldr	r3, [r3, #24]
 800f8e8:	69ba      	ldr	r2, [r7, #24]
 800f8ea:	429a      	cmp	r2, r3
 800f8ec:	d31b      	bcc.n	800f926 <create_chain+0x64>
 800f8ee:	2301      	movs	r3, #1
 800f8f0:	61bb      	str	r3, [r7, #24]
 800f8f2:	e018      	b.n	800f926 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800f8f4:	6839      	ldr	r1, [r7, #0]
 800f8f6:	6878      	ldr	r0, [r7, #4]
 800f8f8:	f7ff fded 	bl	800f4d6 <get_fat>
 800f8fc:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	2b01      	cmp	r3, #1
 800f902:	d801      	bhi.n	800f908 <create_chain+0x46>
 800f904:	2301      	movs	r3, #1
 800f906:	e070      	b.n	800f9ea <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f90e:	d101      	bne.n	800f914 <create_chain+0x52>
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	e06a      	b.n	800f9ea <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f914:	693b      	ldr	r3, [r7, #16]
 800f916:	699b      	ldr	r3, [r3, #24]
 800f918:	68fa      	ldr	r2, [r7, #12]
 800f91a:	429a      	cmp	r2, r3
 800f91c:	d201      	bcs.n	800f922 <create_chain+0x60>
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	e063      	b.n	800f9ea <create_chain+0x128>
		scl = clst;
 800f922:	683b      	ldr	r3, [r7, #0]
 800f924:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800f926:	69bb      	ldr	r3, [r7, #24]
 800f928:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800f92a:	69fb      	ldr	r3, [r7, #28]
 800f92c:	3301      	adds	r3, #1
 800f92e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800f930:	693b      	ldr	r3, [r7, #16]
 800f932:	699b      	ldr	r3, [r3, #24]
 800f934:	69fa      	ldr	r2, [r7, #28]
 800f936:	429a      	cmp	r2, r3
 800f938:	d307      	bcc.n	800f94a <create_chain+0x88>
				ncl = 2;
 800f93a:	2302      	movs	r3, #2
 800f93c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800f93e:	69fa      	ldr	r2, [r7, #28]
 800f940:	69bb      	ldr	r3, [r7, #24]
 800f942:	429a      	cmp	r2, r3
 800f944:	d901      	bls.n	800f94a <create_chain+0x88>
 800f946:	2300      	movs	r3, #0
 800f948:	e04f      	b.n	800f9ea <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800f94a:	69f9      	ldr	r1, [r7, #28]
 800f94c:	6878      	ldr	r0, [r7, #4]
 800f94e:	f7ff fdc2 	bl	800f4d6 <get_fat>
 800f952:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	2b00      	cmp	r3, #0
 800f958:	d00e      	beq.n	800f978 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	2b01      	cmp	r3, #1
 800f95e:	d003      	beq.n	800f968 <create_chain+0xa6>
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f966:	d101      	bne.n	800f96c <create_chain+0xaa>
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	e03e      	b.n	800f9ea <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800f96c:	69fa      	ldr	r2, [r7, #28]
 800f96e:	69bb      	ldr	r3, [r7, #24]
 800f970:	429a      	cmp	r2, r3
 800f972:	d1da      	bne.n	800f92a <create_chain+0x68>
 800f974:	2300      	movs	r3, #0
 800f976:	e038      	b.n	800f9ea <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800f978:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800f97a:	f04f 32ff 	mov.w	r2, #4294967295
 800f97e:	69f9      	ldr	r1, [r7, #28]
 800f980:	6938      	ldr	r0, [r7, #16]
 800f982:	f7ff fe4f 	bl	800f624 <put_fat>
 800f986:	4603      	mov	r3, r0
 800f988:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800f98a:	7dfb      	ldrb	r3, [r7, #23]
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d109      	bne.n	800f9a4 <create_chain+0xe2>
 800f990:	683b      	ldr	r3, [r7, #0]
 800f992:	2b00      	cmp	r3, #0
 800f994:	d006      	beq.n	800f9a4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800f996:	69fa      	ldr	r2, [r7, #28]
 800f998:	6839      	ldr	r1, [r7, #0]
 800f99a:	6938      	ldr	r0, [r7, #16]
 800f99c:	f7ff fe42 	bl	800f624 <put_fat>
 800f9a0:	4603      	mov	r3, r0
 800f9a2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800f9a4:	7dfb      	ldrb	r3, [r7, #23]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d116      	bne.n	800f9d8 <create_chain+0x116>
		fs->last_clst = ncl;
 800f9aa:	693b      	ldr	r3, [r7, #16]
 800f9ac:	69fa      	ldr	r2, [r7, #28]
 800f9ae:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800f9b0:	693b      	ldr	r3, [r7, #16]
 800f9b2:	695a      	ldr	r2, [r3, #20]
 800f9b4:	693b      	ldr	r3, [r7, #16]
 800f9b6:	699b      	ldr	r3, [r3, #24]
 800f9b8:	3b02      	subs	r3, #2
 800f9ba:	429a      	cmp	r2, r3
 800f9bc:	d804      	bhi.n	800f9c8 <create_chain+0x106>
 800f9be:	693b      	ldr	r3, [r7, #16]
 800f9c0:	695b      	ldr	r3, [r3, #20]
 800f9c2:	1e5a      	subs	r2, r3, #1
 800f9c4:	693b      	ldr	r3, [r7, #16]
 800f9c6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800f9c8:	693b      	ldr	r3, [r7, #16]
 800f9ca:	791b      	ldrb	r3, [r3, #4]
 800f9cc:	f043 0301 	orr.w	r3, r3, #1
 800f9d0:	b2da      	uxtb	r2, r3
 800f9d2:	693b      	ldr	r3, [r7, #16]
 800f9d4:	711a      	strb	r2, [r3, #4]
 800f9d6:	e007      	b.n	800f9e8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800f9d8:	7dfb      	ldrb	r3, [r7, #23]
 800f9da:	2b01      	cmp	r3, #1
 800f9dc:	d102      	bne.n	800f9e4 <create_chain+0x122>
 800f9de:	f04f 33ff 	mov.w	r3, #4294967295
 800f9e2:	e000      	b.n	800f9e6 <create_chain+0x124>
 800f9e4:	2301      	movs	r3, #1
 800f9e6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800f9e8:	69fb      	ldr	r3, [r7, #28]
}
 800f9ea:	4618      	mov	r0, r3
 800f9ec:	3720      	adds	r7, #32
 800f9ee:	46bd      	mov	sp, r7
 800f9f0:	bd80      	pop	{r7, pc}

0800f9f2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800f9f2:	b480      	push	{r7}
 800f9f4:	b087      	sub	sp, #28
 800f9f6:	af00      	add	r7, sp, #0
 800f9f8:	6078      	str	r0, [r7, #4]
 800f9fa:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa06:	3304      	adds	r3, #4
 800fa08:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800fa0a:	683b      	ldr	r3, [r7, #0]
 800fa0c:	0a5b      	lsrs	r3, r3, #9
 800fa0e:	68fa      	ldr	r2, [r7, #12]
 800fa10:	8952      	ldrh	r2, [r2, #10]
 800fa12:	fbb3 f3f2 	udiv	r3, r3, r2
 800fa16:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fa18:	693b      	ldr	r3, [r7, #16]
 800fa1a:	1d1a      	adds	r2, r3, #4
 800fa1c:	613a      	str	r2, [r7, #16]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800fa22:	68bb      	ldr	r3, [r7, #8]
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	d101      	bne.n	800fa2c <clmt_clust+0x3a>
 800fa28:	2300      	movs	r3, #0
 800fa2a:	e010      	b.n	800fa4e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800fa2c:	697a      	ldr	r2, [r7, #20]
 800fa2e:	68bb      	ldr	r3, [r7, #8]
 800fa30:	429a      	cmp	r2, r3
 800fa32:	d307      	bcc.n	800fa44 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800fa34:	697a      	ldr	r2, [r7, #20]
 800fa36:	68bb      	ldr	r3, [r7, #8]
 800fa38:	1ad3      	subs	r3, r2, r3
 800fa3a:	617b      	str	r3, [r7, #20]
 800fa3c:	693b      	ldr	r3, [r7, #16]
 800fa3e:	3304      	adds	r3, #4
 800fa40:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fa42:	e7e9      	b.n	800fa18 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800fa44:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800fa46:	693b      	ldr	r3, [r7, #16]
 800fa48:	681a      	ldr	r2, [r3, #0]
 800fa4a:	697b      	ldr	r3, [r7, #20]
 800fa4c:	4413      	add	r3, r2
}
 800fa4e:	4618      	mov	r0, r3
 800fa50:	371c      	adds	r7, #28
 800fa52:	46bd      	mov	sp, r7
 800fa54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa58:	4770      	bx	lr

0800fa5a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800fa5a:	b580      	push	{r7, lr}
 800fa5c:	b086      	sub	sp, #24
 800fa5e:	af00      	add	r7, sp, #0
 800fa60:	6078      	str	r0, [r7, #4]
 800fa62:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800fa6a:	683b      	ldr	r3, [r7, #0]
 800fa6c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800fa70:	d204      	bcs.n	800fa7c <dir_sdi+0x22>
 800fa72:	683b      	ldr	r3, [r7, #0]
 800fa74:	f003 031f 	and.w	r3, r3, #31
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d001      	beq.n	800fa80 <dir_sdi+0x26>
		return FR_INT_ERR;
 800fa7c:	2302      	movs	r3, #2
 800fa7e:	e063      	b.n	800fb48 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	683a      	ldr	r2, [r7, #0]
 800fa84:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	689b      	ldr	r3, [r3, #8]
 800fa8a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800fa8c:	697b      	ldr	r3, [r7, #20]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d106      	bne.n	800faa0 <dir_sdi+0x46>
 800fa92:	693b      	ldr	r3, [r7, #16]
 800fa94:	781b      	ldrb	r3, [r3, #0]
 800fa96:	2b02      	cmp	r3, #2
 800fa98:	d902      	bls.n	800faa0 <dir_sdi+0x46>
		clst = fs->dirbase;
 800fa9a:	693b      	ldr	r3, [r7, #16]
 800fa9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa9e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800faa0:	697b      	ldr	r3, [r7, #20]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d10c      	bne.n	800fac0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800faa6:	683b      	ldr	r3, [r7, #0]
 800faa8:	095b      	lsrs	r3, r3, #5
 800faaa:	693a      	ldr	r2, [r7, #16]
 800faac:	8912      	ldrh	r2, [r2, #8]
 800faae:	4293      	cmp	r3, r2
 800fab0:	d301      	bcc.n	800fab6 <dir_sdi+0x5c>
 800fab2:	2302      	movs	r3, #2
 800fab4:	e048      	b.n	800fb48 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800fab6:	693b      	ldr	r3, [r7, #16]
 800fab8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	61da      	str	r2, [r3, #28]
 800fabe:	e029      	b.n	800fb14 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800fac0:	693b      	ldr	r3, [r7, #16]
 800fac2:	895b      	ldrh	r3, [r3, #10]
 800fac4:	025b      	lsls	r3, r3, #9
 800fac6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800fac8:	e019      	b.n	800fafe <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	6979      	ldr	r1, [r7, #20]
 800face:	4618      	mov	r0, r3
 800fad0:	f7ff fd01 	bl	800f4d6 <get_fat>
 800fad4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800fad6:	697b      	ldr	r3, [r7, #20]
 800fad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fadc:	d101      	bne.n	800fae2 <dir_sdi+0x88>
 800fade:	2301      	movs	r3, #1
 800fae0:	e032      	b.n	800fb48 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800fae2:	697b      	ldr	r3, [r7, #20]
 800fae4:	2b01      	cmp	r3, #1
 800fae6:	d904      	bls.n	800faf2 <dir_sdi+0x98>
 800fae8:	693b      	ldr	r3, [r7, #16]
 800faea:	699b      	ldr	r3, [r3, #24]
 800faec:	697a      	ldr	r2, [r7, #20]
 800faee:	429a      	cmp	r2, r3
 800faf0:	d301      	bcc.n	800faf6 <dir_sdi+0x9c>
 800faf2:	2302      	movs	r3, #2
 800faf4:	e028      	b.n	800fb48 <dir_sdi+0xee>
			ofs -= csz;
 800faf6:	683a      	ldr	r2, [r7, #0]
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	1ad3      	subs	r3, r2, r3
 800fafc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800fafe:	683a      	ldr	r2, [r7, #0]
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	429a      	cmp	r2, r3
 800fb04:	d2e1      	bcs.n	800faca <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800fb06:	6979      	ldr	r1, [r7, #20]
 800fb08:	6938      	ldr	r0, [r7, #16]
 800fb0a:	f7ff fcc5 	bl	800f498 <clust2sect>
 800fb0e:	4602      	mov	r2, r0
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	697a      	ldr	r2, [r7, #20]
 800fb18:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	69db      	ldr	r3, [r3, #28]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d101      	bne.n	800fb26 <dir_sdi+0xcc>
 800fb22:	2302      	movs	r3, #2
 800fb24:	e010      	b.n	800fb48 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	69da      	ldr	r2, [r3, #28]
 800fb2a:	683b      	ldr	r3, [r7, #0]
 800fb2c:	0a5b      	lsrs	r3, r3, #9
 800fb2e:	441a      	add	r2, r3
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800fb34:	693b      	ldr	r3, [r7, #16]
 800fb36:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800fb3a:	683b      	ldr	r3, [r7, #0]
 800fb3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fb40:	441a      	add	r2, r3
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800fb46:	2300      	movs	r3, #0
}
 800fb48:	4618      	mov	r0, r3
 800fb4a:	3718      	adds	r7, #24
 800fb4c:	46bd      	mov	sp, r7
 800fb4e:	bd80      	pop	{r7, pc}

0800fb50 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800fb50:	b580      	push	{r7, lr}
 800fb52:	b086      	sub	sp, #24
 800fb54:	af00      	add	r7, sp, #0
 800fb56:	6078      	str	r0, [r7, #4]
 800fb58:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	695b      	ldr	r3, [r3, #20]
 800fb64:	3320      	adds	r3, #32
 800fb66:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	69db      	ldr	r3, [r3, #28]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d003      	beq.n	800fb78 <dir_next+0x28>
 800fb70:	68bb      	ldr	r3, [r7, #8]
 800fb72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800fb76:	d301      	bcc.n	800fb7c <dir_next+0x2c>
 800fb78:	2304      	movs	r3, #4
 800fb7a:	e0aa      	b.n	800fcd2 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800fb7c:	68bb      	ldr	r3, [r7, #8]
 800fb7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	f040 8098 	bne.w	800fcb8 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	69db      	ldr	r3, [r3, #28]
 800fb8c:	1c5a      	adds	r2, r3, #1
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	699b      	ldr	r3, [r3, #24]
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d10b      	bne.n	800fbb2 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800fb9a:	68bb      	ldr	r3, [r7, #8]
 800fb9c:	095b      	lsrs	r3, r3, #5
 800fb9e:	68fa      	ldr	r2, [r7, #12]
 800fba0:	8912      	ldrh	r2, [r2, #8]
 800fba2:	4293      	cmp	r3, r2
 800fba4:	f0c0 8088 	bcc.w	800fcb8 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	2200      	movs	r2, #0
 800fbac:	61da      	str	r2, [r3, #28]
 800fbae:	2304      	movs	r3, #4
 800fbb0:	e08f      	b.n	800fcd2 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800fbb2:	68bb      	ldr	r3, [r7, #8]
 800fbb4:	0a5b      	lsrs	r3, r3, #9
 800fbb6:	68fa      	ldr	r2, [r7, #12]
 800fbb8:	8952      	ldrh	r2, [r2, #10]
 800fbba:	3a01      	subs	r2, #1
 800fbbc:	4013      	ands	r3, r2
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d17a      	bne.n	800fcb8 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800fbc2:	687a      	ldr	r2, [r7, #4]
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	699b      	ldr	r3, [r3, #24]
 800fbc8:	4619      	mov	r1, r3
 800fbca:	4610      	mov	r0, r2
 800fbcc:	f7ff fc83 	bl	800f4d6 <get_fat>
 800fbd0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800fbd2:	697b      	ldr	r3, [r7, #20]
 800fbd4:	2b01      	cmp	r3, #1
 800fbd6:	d801      	bhi.n	800fbdc <dir_next+0x8c>
 800fbd8:	2302      	movs	r3, #2
 800fbda:	e07a      	b.n	800fcd2 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800fbdc:	697b      	ldr	r3, [r7, #20]
 800fbde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbe2:	d101      	bne.n	800fbe8 <dir_next+0x98>
 800fbe4:	2301      	movs	r3, #1
 800fbe6:	e074      	b.n	800fcd2 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	699b      	ldr	r3, [r3, #24]
 800fbec:	697a      	ldr	r2, [r7, #20]
 800fbee:	429a      	cmp	r2, r3
 800fbf0:	d358      	bcc.n	800fca4 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800fbf2:	683b      	ldr	r3, [r7, #0]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d104      	bne.n	800fc02 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	61da      	str	r2, [r3, #28]
 800fbfe:	2304      	movs	r3, #4
 800fc00:	e067      	b.n	800fcd2 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800fc02:	687a      	ldr	r2, [r7, #4]
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	699b      	ldr	r3, [r3, #24]
 800fc08:	4619      	mov	r1, r3
 800fc0a:	4610      	mov	r0, r2
 800fc0c:	f7ff fe59 	bl	800f8c2 <create_chain>
 800fc10:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800fc12:	697b      	ldr	r3, [r7, #20]
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d101      	bne.n	800fc1c <dir_next+0xcc>
 800fc18:	2307      	movs	r3, #7
 800fc1a:	e05a      	b.n	800fcd2 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800fc1c:	697b      	ldr	r3, [r7, #20]
 800fc1e:	2b01      	cmp	r3, #1
 800fc20:	d101      	bne.n	800fc26 <dir_next+0xd6>
 800fc22:	2302      	movs	r3, #2
 800fc24:	e055      	b.n	800fcd2 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800fc26:	697b      	ldr	r3, [r7, #20]
 800fc28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc2c:	d101      	bne.n	800fc32 <dir_next+0xe2>
 800fc2e:	2301      	movs	r3, #1
 800fc30:	e04f      	b.n	800fcd2 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800fc32:	68f8      	ldr	r0, [r7, #12]
 800fc34:	f7ff fb50 	bl	800f2d8 <sync_window>
 800fc38:	4603      	mov	r3, r0
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d001      	beq.n	800fc42 <dir_next+0xf2>
 800fc3e:	2301      	movs	r3, #1
 800fc40:	e047      	b.n	800fcd2 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	3334      	adds	r3, #52	@ 0x34
 800fc46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fc4a:	2100      	movs	r1, #0
 800fc4c:	4618      	mov	r0, r3
 800fc4e:	f7ff f949 	bl	800eee4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800fc52:	2300      	movs	r3, #0
 800fc54:	613b      	str	r3, [r7, #16]
 800fc56:	6979      	ldr	r1, [r7, #20]
 800fc58:	68f8      	ldr	r0, [r7, #12]
 800fc5a:	f7ff fc1d 	bl	800f498 <clust2sect>
 800fc5e:	4602      	mov	r2, r0
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	631a      	str	r2, [r3, #48]	@ 0x30
 800fc64:	e012      	b.n	800fc8c <dir_next+0x13c>
						fs->wflag = 1;
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	2201      	movs	r2, #1
 800fc6a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800fc6c:	68f8      	ldr	r0, [r7, #12]
 800fc6e:	f7ff fb33 	bl	800f2d8 <sync_window>
 800fc72:	4603      	mov	r3, r0
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d001      	beq.n	800fc7c <dir_next+0x12c>
 800fc78:	2301      	movs	r3, #1
 800fc7a:	e02a      	b.n	800fcd2 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800fc7c:	693b      	ldr	r3, [r7, #16]
 800fc7e:	3301      	adds	r3, #1
 800fc80:	613b      	str	r3, [r7, #16]
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc86:	1c5a      	adds	r2, r3, #1
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	631a      	str	r2, [r3, #48]	@ 0x30
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	895b      	ldrh	r3, [r3, #10]
 800fc90:	461a      	mov	r2, r3
 800fc92:	693b      	ldr	r3, [r7, #16]
 800fc94:	4293      	cmp	r3, r2
 800fc96:	d3e6      	bcc.n	800fc66 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fc9c:	693b      	ldr	r3, [r7, #16]
 800fc9e:	1ad2      	subs	r2, r2, r3
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	697a      	ldr	r2, [r7, #20]
 800fca8:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800fcaa:	6979      	ldr	r1, [r7, #20]
 800fcac:	68f8      	ldr	r0, [r7, #12]
 800fcae:	f7ff fbf3 	bl	800f498 <clust2sect>
 800fcb2:	4602      	mov	r2, r0
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	68ba      	ldr	r2, [r7, #8]
 800fcbc:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800fcc4:	68bb      	ldr	r3, [r7, #8]
 800fcc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fcca:	441a      	add	r2, r3
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800fcd0:	2300      	movs	r3, #0
}
 800fcd2:	4618      	mov	r0, r3
 800fcd4:	3718      	adds	r7, #24
 800fcd6:	46bd      	mov	sp, r7
 800fcd8:	bd80      	pop	{r7, pc}

0800fcda <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800fcda:	b580      	push	{r7, lr}
 800fcdc:	b086      	sub	sp, #24
 800fcde:	af00      	add	r7, sp, #0
 800fce0:	6078      	str	r0, [r7, #4]
 800fce2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800fcea:	2100      	movs	r1, #0
 800fcec:	6878      	ldr	r0, [r7, #4]
 800fcee:	f7ff feb4 	bl	800fa5a <dir_sdi>
 800fcf2:	4603      	mov	r3, r0
 800fcf4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800fcf6:	7dfb      	ldrb	r3, [r7, #23]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d12b      	bne.n	800fd54 <dir_alloc+0x7a>
		n = 0;
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	69db      	ldr	r3, [r3, #28]
 800fd04:	4619      	mov	r1, r3
 800fd06:	68f8      	ldr	r0, [r7, #12]
 800fd08:	f7ff fb2a 	bl	800f360 <move_window>
 800fd0c:	4603      	mov	r3, r0
 800fd0e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800fd10:	7dfb      	ldrb	r3, [r7, #23]
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d11d      	bne.n	800fd52 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	6a1b      	ldr	r3, [r3, #32]
 800fd1a:	781b      	ldrb	r3, [r3, #0]
 800fd1c:	2be5      	cmp	r3, #229	@ 0xe5
 800fd1e:	d004      	beq.n	800fd2a <dir_alloc+0x50>
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	6a1b      	ldr	r3, [r3, #32]
 800fd24:	781b      	ldrb	r3, [r3, #0]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d107      	bne.n	800fd3a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800fd2a:	693b      	ldr	r3, [r7, #16]
 800fd2c:	3301      	adds	r3, #1
 800fd2e:	613b      	str	r3, [r7, #16]
 800fd30:	693a      	ldr	r2, [r7, #16]
 800fd32:	683b      	ldr	r3, [r7, #0]
 800fd34:	429a      	cmp	r2, r3
 800fd36:	d102      	bne.n	800fd3e <dir_alloc+0x64>
 800fd38:	e00c      	b.n	800fd54 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800fd3a:	2300      	movs	r3, #0
 800fd3c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800fd3e:	2101      	movs	r1, #1
 800fd40:	6878      	ldr	r0, [r7, #4]
 800fd42:	f7ff ff05 	bl	800fb50 <dir_next>
 800fd46:	4603      	mov	r3, r0
 800fd48:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800fd4a:	7dfb      	ldrb	r3, [r7, #23]
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d0d7      	beq.n	800fd00 <dir_alloc+0x26>
 800fd50:	e000      	b.n	800fd54 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800fd52:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800fd54:	7dfb      	ldrb	r3, [r7, #23]
 800fd56:	2b04      	cmp	r3, #4
 800fd58:	d101      	bne.n	800fd5e <dir_alloc+0x84>
 800fd5a:	2307      	movs	r3, #7
 800fd5c:	75fb      	strb	r3, [r7, #23]
	return res;
 800fd5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd60:	4618      	mov	r0, r3
 800fd62:	3718      	adds	r7, #24
 800fd64:	46bd      	mov	sp, r7
 800fd66:	bd80      	pop	{r7, pc}

0800fd68 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800fd68:	b580      	push	{r7, lr}
 800fd6a:	b084      	sub	sp, #16
 800fd6c:	af00      	add	r7, sp, #0
 800fd6e:	6078      	str	r0, [r7, #4]
 800fd70:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800fd72:	683b      	ldr	r3, [r7, #0]
 800fd74:	331a      	adds	r3, #26
 800fd76:	4618      	mov	r0, r3
 800fd78:	f7ff f810 	bl	800ed9c <ld_word>
 800fd7c:	4603      	mov	r3, r0
 800fd7e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	781b      	ldrb	r3, [r3, #0]
 800fd84:	2b03      	cmp	r3, #3
 800fd86:	d109      	bne.n	800fd9c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800fd88:	683b      	ldr	r3, [r7, #0]
 800fd8a:	3314      	adds	r3, #20
 800fd8c:	4618      	mov	r0, r3
 800fd8e:	f7ff f805 	bl	800ed9c <ld_word>
 800fd92:	4603      	mov	r3, r0
 800fd94:	041b      	lsls	r3, r3, #16
 800fd96:	68fa      	ldr	r2, [r7, #12]
 800fd98:	4313      	orrs	r3, r2
 800fd9a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800fd9c:	68fb      	ldr	r3, [r7, #12]
}
 800fd9e:	4618      	mov	r0, r3
 800fda0:	3710      	adds	r7, #16
 800fda2:	46bd      	mov	sp, r7
 800fda4:	bd80      	pop	{r7, pc}

0800fda6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800fda6:	b580      	push	{r7, lr}
 800fda8:	b084      	sub	sp, #16
 800fdaa:	af00      	add	r7, sp, #0
 800fdac:	60f8      	str	r0, [r7, #12]
 800fdae:	60b9      	str	r1, [r7, #8]
 800fdb0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800fdb2:	68bb      	ldr	r3, [r7, #8]
 800fdb4:	331a      	adds	r3, #26
 800fdb6:	687a      	ldr	r2, [r7, #4]
 800fdb8:	b292      	uxth	r2, r2
 800fdba:	4611      	mov	r1, r2
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	f7ff f829 	bl	800ee14 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	781b      	ldrb	r3, [r3, #0]
 800fdc6:	2b03      	cmp	r3, #3
 800fdc8:	d109      	bne.n	800fdde <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800fdca:	68bb      	ldr	r3, [r7, #8]
 800fdcc:	f103 0214 	add.w	r2, r3, #20
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	0c1b      	lsrs	r3, r3, #16
 800fdd4:	b29b      	uxth	r3, r3
 800fdd6:	4619      	mov	r1, r3
 800fdd8:	4610      	mov	r0, r2
 800fdda:	f7ff f81b 	bl	800ee14 <st_word>
	}
}
 800fdde:	bf00      	nop
 800fde0:	3710      	adds	r7, #16
 800fde2:	46bd      	mov	sp, r7
 800fde4:	bd80      	pop	{r7, pc}

0800fde6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800fde6:	b580      	push	{r7, lr}
 800fde8:	b086      	sub	sp, #24
 800fdea:	af00      	add	r7, sp, #0
 800fdec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800fdf4:	2100      	movs	r1, #0
 800fdf6:	6878      	ldr	r0, [r7, #4]
 800fdf8:	f7ff fe2f 	bl	800fa5a <dir_sdi>
 800fdfc:	4603      	mov	r3, r0
 800fdfe:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800fe00:	7dfb      	ldrb	r3, [r7, #23]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d001      	beq.n	800fe0a <dir_find+0x24>
 800fe06:	7dfb      	ldrb	r3, [r7, #23]
 800fe08:	e03e      	b.n	800fe88 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	69db      	ldr	r3, [r3, #28]
 800fe0e:	4619      	mov	r1, r3
 800fe10:	6938      	ldr	r0, [r7, #16]
 800fe12:	f7ff faa5 	bl	800f360 <move_window>
 800fe16:	4603      	mov	r3, r0
 800fe18:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fe1a:	7dfb      	ldrb	r3, [r7, #23]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d12f      	bne.n	800fe80 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	6a1b      	ldr	r3, [r3, #32]
 800fe24:	781b      	ldrb	r3, [r3, #0]
 800fe26:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800fe28:	7bfb      	ldrb	r3, [r7, #15]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d102      	bne.n	800fe34 <dir_find+0x4e>
 800fe2e:	2304      	movs	r3, #4
 800fe30:	75fb      	strb	r3, [r7, #23]
 800fe32:	e028      	b.n	800fe86 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	6a1b      	ldr	r3, [r3, #32]
 800fe38:	330b      	adds	r3, #11
 800fe3a:	781b      	ldrb	r3, [r3, #0]
 800fe3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fe40:	b2da      	uxtb	r2, r3
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	6a1b      	ldr	r3, [r3, #32]
 800fe4a:	330b      	adds	r3, #11
 800fe4c:	781b      	ldrb	r3, [r3, #0]
 800fe4e:	f003 0308 	and.w	r3, r3, #8
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d10a      	bne.n	800fe6c <dir_find+0x86>
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	6a18      	ldr	r0, [r3, #32]
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	3324      	adds	r3, #36	@ 0x24
 800fe5e:	220b      	movs	r2, #11
 800fe60:	4619      	mov	r1, r3
 800fe62:	f7ff f85a 	bl	800ef1a <mem_cmp>
 800fe66:	4603      	mov	r3, r0
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d00b      	beq.n	800fe84 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800fe6c:	2100      	movs	r1, #0
 800fe6e:	6878      	ldr	r0, [r7, #4]
 800fe70:	f7ff fe6e 	bl	800fb50 <dir_next>
 800fe74:	4603      	mov	r3, r0
 800fe76:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800fe78:	7dfb      	ldrb	r3, [r7, #23]
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d0c5      	beq.n	800fe0a <dir_find+0x24>
 800fe7e:	e002      	b.n	800fe86 <dir_find+0xa0>
		if (res != FR_OK) break;
 800fe80:	bf00      	nop
 800fe82:	e000      	b.n	800fe86 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800fe84:	bf00      	nop

	return res;
 800fe86:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe88:	4618      	mov	r0, r3
 800fe8a:	3718      	adds	r7, #24
 800fe8c:	46bd      	mov	sp, r7
 800fe8e:	bd80      	pop	{r7, pc}

0800fe90 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800fe90:	b580      	push	{r7, lr}
 800fe92:	b084      	sub	sp, #16
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800fe9e:	2101      	movs	r1, #1
 800fea0:	6878      	ldr	r0, [r7, #4]
 800fea2:	f7ff ff1a 	bl	800fcda <dir_alloc>
 800fea6:	4603      	mov	r3, r0
 800fea8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800feaa:	7bfb      	ldrb	r3, [r7, #15]
 800feac:	2b00      	cmp	r3, #0
 800feae:	d11c      	bne.n	800feea <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	69db      	ldr	r3, [r3, #28]
 800feb4:	4619      	mov	r1, r3
 800feb6:	68b8      	ldr	r0, [r7, #8]
 800feb8:	f7ff fa52 	bl	800f360 <move_window>
 800febc:	4603      	mov	r3, r0
 800febe:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800fec0:	7bfb      	ldrb	r3, [r7, #15]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d111      	bne.n	800feea <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	6a1b      	ldr	r3, [r3, #32]
 800feca:	2220      	movs	r2, #32
 800fecc:	2100      	movs	r1, #0
 800fece:	4618      	mov	r0, r3
 800fed0:	f7ff f808 	bl	800eee4 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	6a18      	ldr	r0, [r3, #32]
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	3324      	adds	r3, #36	@ 0x24
 800fedc:	220b      	movs	r2, #11
 800fede:	4619      	mov	r1, r3
 800fee0:	f7fe ffdf 	bl	800eea2 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800fee4:	68bb      	ldr	r3, [r7, #8]
 800fee6:	2201      	movs	r2, #1
 800fee8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800feea:	7bfb      	ldrb	r3, [r7, #15]
}
 800feec:	4618      	mov	r0, r3
 800feee:	3710      	adds	r7, #16
 800fef0:	46bd      	mov	sp, r7
 800fef2:	bd80      	pop	{r7, pc}

0800fef4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b088      	sub	sp, #32
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	6078      	str	r0, [r7, #4]
 800fefc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800fefe:	683b      	ldr	r3, [r7, #0]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	60fb      	str	r3, [r7, #12]
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	3324      	adds	r3, #36	@ 0x24
 800ff08:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800ff0a:	220b      	movs	r2, #11
 800ff0c:	2120      	movs	r1, #32
 800ff0e:	68b8      	ldr	r0, [r7, #8]
 800ff10:	f7fe ffe8 	bl	800eee4 <mem_set>
	si = i = 0; ni = 8;
 800ff14:	2300      	movs	r3, #0
 800ff16:	613b      	str	r3, [r7, #16]
 800ff18:	693b      	ldr	r3, [r7, #16]
 800ff1a:	61fb      	str	r3, [r7, #28]
 800ff1c:	2308      	movs	r3, #8
 800ff1e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800ff20:	69fb      	ldr	r3, [r7, #28]
 800ff22:	1c5a      	adds	r2, r3, #1
 800ff24:	61fa      	str	r2, [r7, #28]
 800ff26:	68fa      	ldr	r2, [r7, #12]
 800ff28:	4413      	add	r3, r2
 800ff2a:	781b      	ldrb	r3, [r3, #0]
 800ff2c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800ff2e:	7efb      	ldrb	r3, [r7, #27]
 800ff30:	2b20      	cmp	r3, #32
 800ff32:	d94e      	bls.n	800ffd2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800ff34:	7efb      	ldrb	r3, [r7, #27]
 800ff36:	2b2f      	cmp	r3, #47	@ 0x2f
 800ff38:	d006      	beq.n	800ff48 <create_name+0x54>
 800ff3a:	7efb      	ldrb	r3, [r7, #27]
 800ff3c:	2b5c      	cmp	r3, #92	@ 0x5c
 800ff3e:	d110      	bne.n	800ff62 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800ff40:	e002      	b.n	800ff48 <create_name+0x54>
 800ff42:	69fb      	ldr	r3, [r7, #28]
 800ff44:	3301      	adds	r3, #1
 800ff46:	61fb      	str	r3, [r7, #28]
 800ff48:	68fa      	ldr	r2, [r7, #12]
 800ff4a:	69fb      	ldr	r3, [r7, #28]
 800ff4c:	4413      	add	r3, r2
 800ff4e:	781b      	ldrb	r3, [r3, #0]
 800ff50:	2b2f      	cmp	r3, #47	@ 0x2f
 800ff52:	d0f6      	beq.n	800ff42 <create_name+0x4e>
 800ff54:	68fa      	ldr	r2, [r7, #12]
 800ff56:	69fb      	ldr	r3, [r7, #28]
 800ff58:	4413      	add	r3, r2
 800ff5a:	781b      	ldrb	r3, [r3, #0]
 800ff5c:	2b5c      	cmp	r3, #92	@ 0x5c
 800ff5e:	d0f0      	beq.n	800ff42 <create_name+0x4e>
			break;
 800ff60:	e038      	b.n	800ffd4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800ff62:	7efb      	ldrb	r3, [r7, #27]
 800ff64:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff66:	d003      	beq.n	800ff70 <create_name+0x7c>
 800ff68:	693a      	ldr	r2, [r7, #16]
 800ff6a:	697b      	ldr	r3, [r7, #20]
 800ff6c:	429a      	cmp	r2, r3
 800ff6e:	d30c      	bcc.n	800ff8a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800ff70:	697b      	ldr	r3, [r7, #20]
 800ff72:	2b0b      	cmp	r3, #11
 800ff74:	d002      	beq.n	800ff7c <create_name+0x88>
 800ff76:	7efb      	ldrb	r3, [r7, #27]
 800ff78:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff7a:	d001      	beq.n	800ff80 <create_name+0x8c>
 800ff7c:	2306      	movs	r3, #6
 800ff7e:	e044      	b.n	801000a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800ff80:	2308      	movs	r3, #8
 800ff82:	613b      	str	r3, [r7, #16]
 800ff84:	230b      	movs	r3, #11
 800ff86:	617b      	str	r3, [r7, #20]
			continue;
 800ff88:	e022      	b.n	800ffd0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800ff8a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	da04      	bge.n	800ff9c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800ff92:	7efb      	ldrb	r3, [r7, #27]
 800ff94:	3b80      	subs	r3, #128	@ 0x80
 800ff96:	4a1f      	ldr	r2, [pc, #124]	@ (8010014 <create_name+0x120>)
 800ff98:	5cd3      	ldrb	r3, [r2, r3]
 800ff9a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800ff9c:	7efb      	ldrb	r3, [r7, #27]
 800ff9e:	4619      	mov	r1, r3
 800ffa0:	481d      	ldr	r0, [pc, #116]	@ (8010018 <create_name+0x124>)
 800ffa2:	f7fe ffe1 	bl	800ef68 <chk_chr>
 800ffa6:	4603      	mov	r3, r0
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d001      	beq.n	800ffb0 <create_name+0xbc>
 800ffac:	2306      	movs	r3, #6
 800ffae:	e02c      	b.n	801000a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800ffb0:	7efb      	ldrb	r3, [r7, #27]
 800ffb2:	2b60      	cmp	r3, #96	@ 0x60
 800ffb4:	d905      	bls.n	800ffc2 <create_name+0xce>
 800ffb6:	7efb      	ldrb	r3, [r7, #27]
 800ffb8:	2b7a      	cmp	r3, #122	@ 0x7a
 800ffba:	d802      	bhi.n	800ffc2 <create_name+0xce>
 800ffbc:	7efb      	ldrb	r3, [r7, #27]
 800ffbe:	3b20      	subs	r3, #32
 800ffc0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800ffc2:	693b      	ldr	r3, [r7, #16]
 800ffc4:	1c5a      	adds	r2, r3, #1
 800ffc6:	613a      	str	r2, [r7, #16]
 800ffc8:	68ba      	ldr	r2, [r7, #8]
 800ffca:	4413      	add	r3, r2
 800ffcc:	7efa      	ldrb	r2, [r7, #27]
 800ffce:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800ffd0:	e7a6      	b.n	800ff20 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800ffd2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800ffd4:	68fa      	ldr	r2, [r7, #12]
 800ffd6:	69fb      	ldr	r3, [r7, #28]
 800ffd8:	441a      	add	r2, r3
 800ffda:	683b      	ldr	r3, [r7, #0]
 800ffdc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800ffde:	693b      	ldr	r3, [r7, #16]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d101      	bne.n	800ffe8 <create_name+0xf4>
 800ffe4:	2306      	movs	r3, #6
 800ffe6:	e010      	b.n	801000a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800ffe8:	68bb      	ldr	r3, [r7, #8]
 800ffea:	781b      	ldrb	r3, [r3, #0]
 800ffec:	2be5      	cmp	r3, #229	@ 0xe5
 800ffee:	d102      	bne.n	800fff6 <create_name+0x102>
 800fff0:	68bb      	ldr	r3, [r7, #8]
 800fff2:	2205      	movs	r2, #5
 800fff4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800fff6:	7efb      	ldrb	r3, [r7, #27]
 800fff8:	2b20      	cmp	r3, #32
 800fffa:	d801      	bhi.n	8010000 <create_name+0x10c>
 800fffc:	2204      	movs	r2, #4
 800fffe:	e000      	b.n	8010002 <create_name+0x10e>
 8010000:	2200      	movs	r2, #0
 8010002:	68bb      	ldr	r3, [r7, #8]
 8010004:	330b      	adds	r3, #11
 8010006:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8010008:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 801000a:	4618      	mov	r0, r3
 801000c:	3720      	adds	r7, #32
 801000e:	46bd      	mov	sp, r7
 8010010:	bd80      	pop	{r7, pc}
 8010012:	bf00      	nop
 8010014:	0801b770 	.word	0x0801b770
 8010018:	080197b8 	.word	0x080197b8

0801001c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801001c:	b580      	push	{r7, lr}
 801001e:	b086      	sub	sp, #24
 8010020:	af00      	add	r7, sp, #0
 8010022:	6078      	str	r0, [r7, #4]
 8010024:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801002a:	693b      	ldr	r3, [r7, #16]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8010030:	e002      	b.n	8010038 <follow_path+0x1c>
 8010032:	683b      	ldr	r3, [r7, #0]
 8010034:	3301      	adds	r3, #1
 8010036:	603b      	str	r3, [r7, #0]
 8010038:	683b      	ldr	r3, [r7, #0]
 801003a:	781b      	ldrb	r3, [r3, #0]
 801003c:	2b2f      	cmp	r3, #47	@ 0x2f
 801003e:	d0f8      	beq.n	8010032 <follow_path+0x16>
 8010040:	683b      	ldr	r3, [r7, #0]
 8010042:	781b      	ldrb	r3, [r3, #0]
 8010044:	2b5c      	cmp	r3, #92	@ 0x5c
 8010046:	d0f4      	beq.n	8010032 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8010048:	693b      	ldr	r3, [r7, #16]
 801004a:	2200      	movs	r2, #0
 801004c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801004e:	683b      	ldr	r3, [r7, #0]
 8010050:	781b      	ldrb	r3, [r3, #0]
 8010052:	2b1f      	cmp	r3, #31
 8010054:	d80a      	bhi.n	801006c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	2280      	movs	r2, #128	@ 0x80
 801005a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 801005e:	2100      	movs	r1, #0
 8010060:	6878      	ldr	r0, [r7, #4]
 8010062:	f7ff fcfa 	bl	800fa5a <dir_sdi>
 8010066:	4603      	mov	r3, r0
 8010068:	75fb      	strb	r3, [r7, #23]
 801006a:	e043      	b.n	80100f4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801006c:	463b      	mov	r3, r7
 801006e:	4619      	mov	r1, r3
 8010070:	6878      	ldr	r0, [r7, #4]
 8010072:	f7ff ff3f 	bl	800fef4 <create_name>
 8010076:	4603      	mov	r3, r0
 8010078:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801007a:	7dfb      	ldrb	r3, [r7, #23]
 801007c:	2b00      	cmp	r3, #0
 801007e:	d134      	bne.n	80100ea <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8010080:	6878      	ldr	r0, [r7, #4]
 8010082:	f7ff feb0 	bl	800fde6 <dir_find>
 8010086:	4603      	mov	r3, r0
 8010088:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8010090:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8010092:	7dfb      	ldrb	r3, [r7, #23]
 8010094:	2b00      	cmp	r3, #0
 8010096:	d00a      	beq.n	80100ae <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8010098:	7dfb      	ldrb	r3, [r7, #23]
 801009a:	2b04      	cmp	r3, #4
 801009c:	d127      	bne.n	80100ee <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801009e:	7afb      	ldrb	r3, [r7, #11]
 80100a0:	f003 0304 	and.w	r3, r3, #4
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d122      	bne.n	80100ee <follow_path+0xd2>
 80100a8:	2305      	movs	r3, #5
 80100aa:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80100ac:	e01f      	b.n	80100ee <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80100ae:	7afb      	ldrb	r3, [r7, #11]
 80100b0:	f003 0304 	and.w	r3, r3, #4
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d11c      	bne.n	80100f2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80100b8:	693b      	ldr	r3, [r7, #16]
 80100ba:	799b      	ldrb	r3, [r3, #6]
 80100bc:	f003 0310 	and.w	r3, r3, #16
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d102      	bne.n	80100ca <follow_path+0xae>
				res = FR_NO_PATH; break;
 80100c4:	2305      	movs	r3, #5
 80100c6:	75fb      	strb	r3, [r7, #23]
 80100c8:	e014      	b.n	80100f4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	695b      	ldr	r3, [r3, #20]
 80100d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80100d8:	4413      	add	r3, r2
 80100da:	4619      	mov	r1, r3
 80100dc:	68f8      	ldr	r0, [r7, #12]
 80100de:	f7ff fe43 	bl	800fd68 <ld_clust>
 80100e2:	4602      	mov	r2, r0
 80100e4:	693b      	ldr	r3, [r7, #16]
 80100e6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80100e8:	e7c0      	b.n	801006c <follow_path+0x50>
			if (res != FR_OK) break;
 80100ea:	bf00      	nop
 80100ec:	e002      	b.n	80100f4 <follow_path+0xd8>
				break;
 80100ee:	bf00      	nop
 80100f0:	e000      	b.n	80100f4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80100f2:	bf00      	nop
			}
		}
	}

	return res;
 80100f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80100f6:	4618      	mov	r0, r3
 80100f8:	3718      	adds	r7, #24
 80100fa:	46bd      	mov	sp, r7
 80100fc:	bd80      	pop	{r7, pc}

080100fe <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80100fe:	b480      	push	{r7}
 8010100:	b087      	sub	sp, #28
 8010102:	af00      	add	r7, sp, #0
 8010104:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8010106:	f04f 33ff 	mov.w	r3, #4294967295
 801010a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	2b00      	cmp	r3, #0
 8010112:	d031      	beq.n	8010178 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	681b      	ldr	r3, [r3, #0]
 8010118:	617b      	str	r3, [r7, #20]
 801011a:	e002      	b.n	8010122 <get_ldnumber+0x24>
 801011c:	697b      	ldr	r3, [r7, #20]
 801011e:	3301      	adds	r3, #1
 8010120:	617b      	str	r3, [r7, #20]
 8010122:	697b      	ldr	r3, [r7, #20]
 8010124:	781b      	ldrb	r3, [r3, #0]
 8010126:	2b20      	cmp	r3, #32
 8010128:	d903      	bls.n	8010132 <get_ldnumber+0x34>
 801012a:	697b      	ldr	r3, [r7, #20]
 801012c:	781b      	ldrb	r3, [r3, #0]
 801012e:	2b3a      	cmp	r3, #58	@ 0x3a
 8010130:	d1f4      	bne.n	801011c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8010132:	697b      	ldr	r3, [r7, #20]
 8010134:	781b      	ldrb	r3, [r3, #0]
 8010136:	2b3a      	cmp	r3, #58	@ 0x3a
 8010138:	d11c      	bne.n	8010174 <get_ldnumber+0x76>
			tp = *path;
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8010140:	68fb      	ldr	r3, [r7, #12]
 8010142:	1c5a      	adds	r2, r3, #1
 8010144:	60fa      	str	r2, [r7, #12]
 8010146:	781b      	ldrb	r3, [r3, #0]
 8010148:	3b30      	subs	r3, #48	@ 0x30
 801014a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801014c:	68bb      	ldr	r3, [r7, #8]
 801014e:	2b09      	cmp	r3, #9
 8010150:	d80e      	bhi.n	8010170 <get_ldnumber+0x72>
 8010152:	68fa      	ldr	r2, [r7, #12]
 8010154:	697b      	ldr	r3, [r7, #20]
 8010156:	429a      	cmp	r2, r3
 8010158:	d10a      	bne.n	8010170 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801015a:	68bb      	ldr	r3, [r7, #8]
 801015c:	2b00      	cmp	r3, #0
 801015e:	d107      	bne.n	8010170 <get_ldnumber+0x72>
					vol = (int)i;
 8010160:	68bb      	ldr	r3, [r7, #8]
 8010162:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8010164:	697b      	ldr	r3, [r7, #20]
 8010166:	3301      	adds	r3, #1
 8010168:	617b      	str	r3, [r7, #20]
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	697a      	ldr	r2, [r7, #20]
 801016e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8010170:	693b      	ldr	r3, [r7, #16]
 8010172:	e002      	b.n	801017a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8010174:	2300      	movs	r3, #0
 8010176:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8010178:	693b      	ldr	r3, [r7, #16]
}
 801017a:	4618      	mov	r0, r3
 801017c:	371c      	adds	r7, #28
 801017e:	46bd      	mov	sp, r7
 8010180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010184:	4770      	bx	lr
	...

08010188 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8010188:	b580      	push	{r7, lr}
 801018a:	b082      	sub	sp, #8
 801018c:	af00      	add	r7, sp, #0
 801018e:	6078      	str	r0, [r7, #4]
 8010190:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	2200      	movs	r2, #0
 8010196:	70da      	strb	r2, [r3, #3]
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	f04f 32ff 	mov.w	r2, #4294967295
 801019e:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80101a0:	6839      	ldr	r1, [r7, #0]
 80101a2:	6878      	ldr	r0, [r7, #4]
 80101a4:	f7ff f8dc 	bl	800f360 <move_window>
 80101a8:	4603      	mov	r3, r0
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d001      	beq.n	80101b2 <check_fs+0x2a>
 80101ae:	2304      	movs	r3, #4
 80101b0:	e038      	b.n	8010224 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	3334      	adds	r3, #52	@ 0x34
 80101b6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80101ba:	4618      	mov	r0, r3
 80101bc:	f7fe fdee 	bl	800ed9c <ld_word>
 80101c0:	4603      	mov	r3, r0
 80101c2:	461a      	mov	r2, r3
 80101c4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80101c8:	429a      	cmp	r2, r3
 80101ca:	d001      	beq.n	80101d0 <check_fs+0x48>
 80101cc:	2303      	movs	r3, #3
 80101ce:	e029      	b.n	8010224 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80101d6:	2be9      	cmp	r3, #233	@ 0xe9
 80101d8:	d009      	beq.n	80101ee <check_fs+0x66>
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80101e0:	2beb      	cmp	r3, #235	@ 0xeb
 80101e2:	d11e      	bne.n	8010222 <check_fs+0x9a>
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80101ea:	2b90      	cmp	r3, #144	@ 0x90
 80101ec:	d119      	bne.n	8010222 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	3334      	adds	r3, #52	@ 0x34
 80101f2:	3336      	adds	r3, #54	@ 0x36
 80101f4:	4618      	mov	r0, r3
 80101f6:	f7fe fdea 	bl	800edce <ld_dword>
 80101fa:	4603      	mov	r3, r0
 80101fc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8010200:	4a0a      	ldr	r2, [pc, #40]	@ (801022c <check_fs+0xa4>)
 8010202:	4293      	cmp	r3, r2
 8010204:	d101      	bne.n	801020a <check_fs+0x82>
 8010206:	2300      	movs	r3, #0
 8010208:	e00c      	b.n	8010224 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	3334      	adds	r3, #52	@ 0x34
 801020e:	3352      	adds	r3, #82	@ 0x52
 8010210:	4618      	mov	r0, r3
 8010212:	f7fe fddc 	bl	800edce <ld_dword>
 8010216:	4603      	mov	r3, r0
 8010218:	4a05      	ldr	r2, [pc, #20]	@ (8010230 <check_fs+0xa8>)
 801021a:	4293      	cmp	r3, r2
 801021c:	d101      	bne.n	8010222 <check_fs+0x9a>
 801021e:	2300      	movs	r3, #0
 8010220:	e000      	b.n	8010224 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8010222:	2302      	movs	r3, #2
}
 8010224:	4618      	mov	r0, r3
 8010226:	3708      	adds	r7, #8
 8010228:	46bd      	mov	sp, r7
 801022a:	bd80      	pop	{r7, pc}
 801022c:	00544146 	.word	0x00544146
 8010230:	33544146 	.word	0x33544146

08010234 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8010234:	b580      	push	{r7, lr}
 8010236:	b096      	sub	sp, #88	@ 0x58
 8010238:	af00      	add	r7, sp, #0
 801023a:	60f8      	str	r0, [r7, #12]
 801023c:	60b9      	str	r1, [r7, #8]
 801023e:	4613      	mov	r3, r2
 8010240:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8010242:	68bb      	ldr	r3, [r7, #8]
 8010244:	2200      	movs	r2, #0
 8010246:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8010248:	68f8      	ldr	r0, [r7, #12]
 801024a:	f7ff ff58 	bl	80100fe <get_ldnumber>
 801024e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8010250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010252:	2b00      	cmp	r3, #0
 8010254:	da01      	bge.n	801025a <find_volume+0x26>
 8010256:	230b      	movs	r3, #11
 8010258:	e235      	b.n	80106c6 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801025a:	4aa5      	ldr	r2, [pc, #660]	@ (80104f0 <find_volume+0x2bc>)
 801025c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801025e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010262:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8010264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010266:	2b00      	cmp	r3, #0
 8010268:	d101      	bne.n	801026e <find_volume+0x3a>
 801026a:	230c      	movs	r3, #12
 801026c:	e22b      	b.n	80106c6 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 801026e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010270:	f7fe fe95 	bl	800ef9e <lock_fs>
 8010274:	4603      	mov	r3, r0
 8010276:	2b00      	cmp	r3, #0
 8010278:	d101      	bne.n	801027e <find_volume+0x4a>
 801027a:	230f      	movs	r3, #15
 801027c:	e223      	b.n	80106c6 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 801027e:	68bb      	ldr	r3, [r7, #8]
 8010280:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010282:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8010284:	79fb      	ldrb	r3, [r7, #7]
 8010286:	f023 0301 	bic.w	r3, r3, #1
 801028a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801028c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801028e:	781b      	ldrb	r3, [r3, #0]
 8010290:	2b00      	cmp	r3, #0
 8010292:	d01a      	beq.n	80102ca <find_volume+0x96>
		stat = disk_status(fs->drv);
 8010294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010296:	785b      	ldrb	r3, [r3, #1]
 8010298:	4618      	mov	r0, r3
 801029a:	f7fe fce1 	bl	800ec60 <disk_status>
 801029e:	4603      	mov	r3, r0
 80102a0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80102a4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80102a8:	f003 0301 	and.w	r3, r3, #1
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d10c      	bne.n	80102ca <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80102b0:	79fb      	ldrb	r3, [r7, #7]
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d007      	beq.n	80102c6 <find_volume+0x92>
 80102b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80102ba:	f003 0304 	and.w	r3, r3, #4
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d001      	beq.n	80102c6 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 80102c2:	230a      	movs	r3, #10
 80102c4:	e1ff      	b.n	80106c6 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 80102c6:	2300      	movs	r3, #0
 80102c8:	e1fd      	b.n	80106c6 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80102ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102cc:	2200      	movs	r2, #0
 80102ce:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80102d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102d2:	b2da      	uxtb	r2, r3
 80102d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102d6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80102d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102da:	785b      	ldrb	r3, [r3, #1]
 80102dc:	4618      	mov	r0, r3
 80102de:	f7fe fcd9 	bl	800ec94 <disk_initialize>
 80102e2:	4603      	mov	r3, r0
 80102e4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80102e8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80102ec:	f003 0301 	and.w	r3, r3, #1
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d001      	beq.n	80102f8 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80102f4:	2303      	movs	r3, #3
 80102f6:	e1e6      	b.n	80106c6 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80102f8:	79fb      	ldrb	r3, [r7, #7]
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d007      	beq.n	801030e <find_volume+0xda>
 80102fe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010302:	f003 0304 	and.w	r3, r3, #4
 8010306:	2b00      	cmp	r3, #0
 8010308:	d001      	beq.n	801030e <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 801030a:	230a      	movs	r3, #10
 801030c:	e1db      	b.n	80106c6 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801030e:	2300      	movs	r3, #0
 8010310:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8010312:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010314:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010316:	f7ff ff37 	bl	8010188 <check_fs>
 801031a:	4603      	mov	r3, r0
 801031c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8010320:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010324:	2b02      	cmp	r3, #2
 8010326:	d149      	bne.n	80103bc <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010328:	2300      	movs	r3, #0
 801032a:	643b      	str	r3, [r7, #64]	@ 0x40
 801032c:	e01e      	b.n	801036c <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801032e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010330:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8010334:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010336:	011b      	lsls	r3, r3, #4
 8010338:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 801033c:	4413      	add	r3, r2
 801033e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8010340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010342:	3304      	adds	r3, #4
 8010344:	781b      	ldrb	r3, [r3, #0]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d006      	beq.n	8010358 <find_volume+0x124>
 801034a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801034c:	3308      	adds	r3, #8
 801034e:	4618      	mov	r0, r3
 8010350:	f7fe fd3d 	bl	800edce <ld_dword>
 8010354:	4602      	mov	r2, r0
 8010356:	e000      	b.n	801035a <find_volume+0x126>
 8010358:	2200      	movs	r2, #0
 801035a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801035c:	009b      	lsls	r3, r3, #2
 801035e:	3358      	adds	r3, #88	@ 0x58
 8010360:	443b      	add	r3, r7
 8010362:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010366:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010368:	3301      	adds	r3, #1
 801036a:	643b      	str	r3, [r7, #64]	@ 0x40
 801036c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801036e:	2b03      	cmp	r3, #3
 8010370:	d9dd      	bls.n	801032e <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8010372:	2300      	movs	r3, #0
 8010374:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8010376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010378:	2b00      	cmp	r3, #0
 801037a:	d002      	beq.n	8010382 <find_volume+0x14e>
 801037c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801037e:	3b01      	subs	r3, #1
 8010380:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8010382:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010384:	009b      	lsls	r3, r3, #2
 8010386:	3358      	adds	r3, #88	@ 0x58
 8010388:	443b      	add	r3, r7
 801038a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801038e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8010390:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010392:	2b00      	cmp	r3, #0
 8010394:	d005      	beq.n	80103a2 <find_volume+0x16e>
 8010396:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010398:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801039a:	f7ff fef5 	bl	8010188 <check_fs>
 801039e:	4603      	mov	r3, r0
 80103a0:	e000      	b.n	80103a4 <find_volume+0x170>
 80103a2:	2303      	movs	r3, #3
 80103a4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80103a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80103ac:	2b01      	cmp	r3, #1
 80103ae:	d905      	bls.n	80103bc <find_volume+0x188>
 80103b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80103b2:	3301      	adds	r3, #1
 80103b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80103b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80103b8:	2b03      	cmp	r3, #3
 80103ba:	d9e2      	bls.n	8010382 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80103bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80103c0:	2b04      	cmp	r3, #4
 80103c2:	d101      	bne.n	80103c8 <find_volume+0x194>
 80103c4:	2301      	movs	r3, #1
 80103c6:	e17e      	b.n	80106c6 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80103c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80103cc:	2b01      	cmp	r3, #1
 80103ce:	d901      	bls.n	80103d4 <find_volume+0x1a0>
 80103d0:	230d      	movs	r3, #13
 80103d2:	e178      	b.n	80106c6 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80103d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103d6:	3334      	adds	r3, #52	@ 0x34
 80103d8:	330b      	adds	r3, #11
 80103da:	4618      	mov	r0, r3
 80103dc:	f7fe fcde 	bl	800ed9c <ld_word>
 80103e0:	4603      	mov	r3, r0
 80103e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80103e6:	d001      	beq.n	80103ec <find_volume+0x1b8>
 80103e8:	230d      	movs	r3, #13
 80103ea:	e16c      	b.n	80106c6 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80103ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103ee:	3334      	adds	r3, #52	@ 0x34
 80103f0:	3316      	adds	r3, #22
 80103f2:	4618      	mov	r0, r3
 80103f4:	f7fe fcd2 	bl	800ed9c <ld_word>
 80103f8:	4603      	mov	r3, r0
 80103fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80103fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d106      	bne.n	8010410 <find_volume+0x1dc>
 8010402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010404:	3334      	adds	r3, #52	@ 0x34
 8010406:	3324      	adds	r3, #36	@ 0x24
 8010408:	4618      	mov	r0, r3
 801040a:	f7fe fce0 	bl	800edce <ld_dword>
 801040e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8010410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010412:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010414:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8010416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010418:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 801041c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801041e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010422:	789b      	ldrb	r3, [r3, #2]
 8010424:	2b01      	cmp	r3, #1
 8010426:	d005      	beq.n	8010434 <find_volume+0x200>
 8010428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801042a:	789b      	ldrb	r3, [r3, #2]
 801042c:	2b02      	cmp	r3, #2
 801042e:	d001      	beq.n	8010434 <find_volume+0x200>
 8010430:	230d      	movs	r3, #13
 8010432:	e148      	b.n	80106c6 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8010434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010436:	789b      	ldrb	r3, [r3, #2]
 8010438:	461a      	mov	r2, r3
 801043a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801043c:	fb02 f303 	mul.w	r3, r2, r3
 8010440:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8010442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010444:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010448:	461a      	mov	r2, r3
 801044a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801044c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801044e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010450:	895b      	ldrh	r3, [r3, #10]
 8010452:	2b00      	cmp	r3, #0
 8010454:	d008      	beq.n	8010468 <find_volume+0x234>
 8010456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010458:	895b      	ldrh	r3, [r3, #10]
 801045a:	461a      	mov	r2, r3
 801045c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801045e:	895b      	ldrh	r3, [r3, #10]
 8010460:	3b01      	subs	r3, #1
 8010462:	4013      	ands	r3, r2
 8010464:	2b00      	cmp	r3, #0
 8010466:	d001      	beq.n	801046c <find_volume+0x238>
 8010468:	230d      	movs	r3, #13
 801046a:	e12c      	b.n	80106c6 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801046c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801046e:	3334      	adds	r3, #52	@ 0x34
 8010470:	3311      	adds	r3, #17
 8010472:	4618      	mov	r0, r3
 8010474:	f7fe fc92 	bl	800ed9c <ld_word>
 8010478:	4603      	mov	r3, r0
 801047a:	461a      	mov	r2, r3
 801047c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801047e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010482:	891b      	ldrh	r3, [r3, #8]
 8010484:	f003 030f 	and.w	r3, r3, #15
 8010488:	b29b      	uxth	r3, r3
 801048a:	2b00      	cmp	r3, #0
 801048c:	d001      	beq.n	8010492 <find_volume+0x25e>
 801048e:	230d      	movs	r3, #13
 8010490:	e119      	b.n	80106c6 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8010492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010494:	3334      	adds	r3, #52	@ 0x34
 8010496:	3313      	adds	r3, #19
 8010498:	4618      	mov	r0, r3
 801049a:	f7fe fc7f 	bl	800ed9c <ld_word>
 801049e:	4603      	mov	r3, r0
 80104a0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80104a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d106      	bne.n	80104b6 <find_volume+0x282>
 80104a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104aa:	3334      	adds	r3, #52	@ 0x34
 80104ac:	3320      	adds	r3, #32
 80104ae:	4618      	mov	r0, r3
 80104b0:	f7fe fc8d 	bl	800edce <ld_dword>
 80104b4:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80104b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104b8:	3334      	adds	r3, #52	@ 0x34
 80104ba:	330e      	adds	r3, #14
 80104bc:	4618      	mov	r0, r3
 80104be:	f7fe fc6d 	bl	800ed9c <ld_word>
 80104c2:	4603      	mov	r3, r0
 80104c4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80104c6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d101      	bne.n	80104d0 <find_volume+0x29c>
 80104cc:	230d      	movs	r3, #13
 80104ce:	e0fa      	b.n	80106c6 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80104d0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80104d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80104d4:	4413      	add	r3, r2
 80104d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80104d8:	8912      	ldrh	r2, [r2, #8]
 80104da:	0912      	lsrs	r2, r2, #4
 80104dc:	b292      	uxth	r2, r2
 80104de:	4413      	add	r3, r2
 80104e0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80104e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80104e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104e6:	429a      	cmp	r2, r3
 80104e8:	d204      	bcs.n	80104f4 <find_volume+0x2c0>
 80104ea:	230d      	movs	r3, #13
 80104ec:	e0eb      	b.n	80106c6 <find_volume+0x492>
 80104ee:	bf00      	nop
 80104f0:	200016f0 	.word	0x200016f0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80104f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80104f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104f8:	1ad3      	subs	r3, r2, r3
 80104fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80104fc:	8952      	ldrh	r2, [r2, #10]
 80104fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8010502:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010506:	2b00      	cmp	r3, #0
 8010508:	d101      	bne.n	801050e <find_volume+0x2da>
 801050a:	230d      	movs	r3, #13
 801050c:	e0db      	b.n	80106c6 <find_volume+0x492>
		fmt = FS_FAT32;
 801050e:	2303      	movs	r3, #3
 8010510:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010516:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801051a:	4293      	cmp	r3, r2
 801051c:	d802      	bhi.n	8010524 <find_volume+0x2f0>
 801051e:	2302      	movs	r3, #2
 8010520:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010526:	f640 72f5 	movw	r2, #4085	@ 0xff5
 801052a:	4293      	cmp	r3, r2
 801052c:	d802      	bhi.n	8010534 <find_volume+0x300>
 801052e:	2301      	movs	r3, #1
 8010530:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010536:	1c9a      	adds	r2, r3, #2
 8010538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801053a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 801053c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801053e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010540:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8010542:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8010544:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010546:	441a      	add	r2, r3
 8010548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801054a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 801054c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801054e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010550:	441a      	add	r2, r3
 8010552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010554:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8010556:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801055a:	2b03      	cmp	r3, #3
 801055c:	d11e      	bne.n	801059c <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801055e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010560:	3334      	adds	r3, #52	@ 0x34
 8010562:	332a      	adds	r3, #42	@ 0x2a
 8010564:	4618      	mov	r0, r3
 8010566:	f7fe fc19 	bl	800ed9c <ld_word>
 801056a:	4603      	mov	r3, r0
 801056c:	2b00      	cmp	r3, #0
 801056e:	d001      	beq.n	8010574 <find_volume+0x340>
 8010570:	230d      	movs	r3, #13
 8010572:	e0a8      	b.n	80106c6 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8010574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010576:	891b      	ldrh	r3, [r3, #8]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d001      	beq.n	8010580 <find_volume+0x34c>
 801057c:	230d      	movs	r3, #13
 801057e:	e0a2      	b.n	80106c6 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8010580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010582:	3334      	adds	r3, #52	@ 0x34
 8010584:	332c      	adds	r3, #44	@ 0x2c
 8010586:	4618      	mov	r0, r3
 8010588:	f7fe fc21 	bl	800edce <ld_dword>
 801058c:	4602      	mov	r2, r0
 801058e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010590:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8010592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010594:	699b      	ldr	r3, [r3, #24]
 8010596:	009b      	lsls	r3, r3, #2
 8010598:	647b      	str	r3, [r7, #68]	@ 0x44
 801059a:	e01f      	b.n	80105dc <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801059c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801059e:	891b      	ldrh	r3, [r3, #8]
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d101      	bne.n	80105a8 <find_volume+0x374>
 80105a4:	230d      	movs	r3, #13
 80105a6:	e08e      	b.n	80106c6 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80105a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80105ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105ae:	441a      	add	r2, r3
 80105b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105b2:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80105b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80105b8:	2b02      	cmp	r3, #2
 80105ba:	d103      	bne.n	80105c4 <find_volume+0x390>
 80105bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105be:	699b      	ldr	r3, [r3, #24]
 80105c0:	005b      	lsls	r3, r3, #1
 80105c2:	e00a      	b.n	80105da <find_volume+0x3a6>
 80105c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105c6:	699a      	ldr	r2, [r3, #24]
 80105c8:	4613      	mov	r3, r2
 80105ca:	005b      	lsls	r3, r3, #1
 80105cc:	4413      	add	r3, r2
 80105ce:	085a      	lsrs	r2, r3, #1
 80105d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105d2:	699b      	ldr	r3, [r3, #24]
 80105d4:	f003 0301 	and.w	r3, r3, #1
 80105d8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80105da:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80105dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105de:	69da      	ldr	r2, [r3, #28]
 80105e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80105e2:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80105e6:	0a5b      	lsrs	r3, r3, #9
 80105e8:	429a      	cmp	r2, r3
 80105ea:	d201      	bcs.n	80105f0 <find_volume+0x3bc>
 80105ec:	230d      	movs	r3, #13
 80105ee:	e06a      	b.n	80106c6 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80105f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105f2:	f04f 32ff 	mov.w	r2, #4294967295
 80105f6:	615a      	str	r2, [r3, #20]
 80105f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105fa:	695a      	ldr	r2, [r3, #20]
 80105fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105fe:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8010600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010602:	2280      	movs	r2, #128	@ 0x80
 8010604:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010606:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801060a:	2b03      	cmp	r3, #3
 801060c:	d149      	bne.n	80106a2 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801060e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010610:	3334      	adds	r3, #52	@ 0x34
 8010612:	3330      	adds	r3, #48	@ 0x30
 8010614:	4618      	mov	r0, r3
 8010616:	f7fe fbc1 	bl	800ed9c <ld_word>
 801061a:	4603      	mov	r3, r0
 801061c:	2b01      	cmp	r3, #1
 801061e:	d140      	bne.n	80106a2 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010620:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010622:	3301      	adds	r3, #1
 8010624:	4619      	mov	r1, r3
 8010626:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010628:	f7fe fe9a 	bl	800f360 <move_window>
 801062c:	4603      	mov	r3, r0
 801062e:	2b00      	cmp	r3, #0
 8010630:	d137      	bne.n	80106a2 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 8010632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010634:	2200      	movs	r2, #0
 8010636:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801063a:	3334      	adds	r3, #52	@ 0x34
 801063c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8010640:	4618      	mov	r0, r3
 8010642:	f7fe fbab 	bl	800ed9c <ld_word>
 8010646:	4603      	mov	r3, r0
 8010648:	461a      	mov	r2, r3
 801064a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801064e:	429a      	cmp	r2, r3
 8010650:	d127      	bne.n	80106a2 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8010652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010654:	3334      	adds	r3, #52	@ 0x34
 8010656:	4618      	mov	r0, r3
 8010658:	f7fe fbb9 	bl	800edce <ld_dword>
 801065c:	4603      	mov	r3, r0
 801065e:	4a1c      	ldr	r2, [pc, #112]	@ (80106d0 <find_volume+0x49c>)
 8010660:	4293      	cmp	r3, r2
 8010662:	d11e      	bne.n	80106a2 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8010664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010666:	3334      	adds	r3, #52	@ 0x34
 8010668:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801066c:	4618      	mov	r0, r3
 801066e:	f7fe fbae 	bl	800edce <ld_dword>
 8010672:	4603      	mov	r3, r0
 8010674:	4a17      	ldr	r2, [pc, #92]	@ (80106d4 <find_volume+0x4a0>)
 8010676:	4293      	cmp	r3, r2
 8010678:	d113      	bne.n	80106a2 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801067a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801067c:	3334      	adds	r3, #52	@ 0x34
 801067e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8010682:	4618      	mov	r0, r3
 8010684:	f7fe fba3 	bl	800edce <ld_dword>
 8010688:	4602      	mov	r2, r0
 801068a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801068c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801068e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010690:	3334      	adds	r3, #52	@ 0x34
 8010692:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8010696:	4618      	mov	r0, r3
 8010698:	f7fe fb99 	bl	800edce <ld_dword>
 801069c:	4602      	mov	r2, r0
 801069e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106a0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80106a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106a4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80106a8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80106aa:	4b0b      	ldr	r3, [pc, #44]	@ (80106d8 <find_volume+0x4a4>)
 80106ac:	881b      	ldrh	r3, [r3, #0]
 80106ae:	3301      	adds	r3, #1
 80106b0:	b29a      	uxth	r2, r3
 80106b2:	4b09      	ldr	r3, [pc, #36]	@ (80106d8 <find_volume+0x4a4>)
 80106b4:	801a      	strh	r2, [r3, #0]
 80106b6:	4b08      	ldr	r3, [pc, #32]	@ (80106d8 <find_volume+0x4a4>)
 80106b8:	881a      	ldrh	r2, [r3, #0]
 80106ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106bc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80106be:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80106c0:	f7fe fde6 	bl	800f290 <clear_lock>
#endif
	return FR_OK;
 80106c4:	2300      	movs	r3, #0
}
 80106c6:	4618      	mov	r0, r3
 80106c8:	3758      	adds	r7, #88	@ 0x58
 80106ca:	46bd      	mov	sp, r7
 80106cc:	bd80      	pop	{r7, pc}
 80106ce:	bf00      	nop
 80106d0:	41615252 	.word	0x41615252
 80106d4:	61417272 	.word	0x61417272
 80106d8:	200016f4 	.word	0x200016f4

080106dc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80106dc:	b580      	push	{r7, lr}
 80106de:	b084      	sub	sp, #16
 80106e0:	af00      	add	r7, sp, #0
 80106e2:	6078      	str	r0, [r7, #4]
 80106e4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80106e6:	2309      	movs	r3, #9
 80106e8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d02e      	beq.n	801074e <validate+0x72>
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	681b      	ldr	r3, [r3, #0]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d02a      	beq.n	801074e <validate+0x72>
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	781b      	ldrb	r3, [r3, #0]
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d025      	beq.n	801074e <validate+0x72>
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	889a      	ldrh	r2, [r3, #4]
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	88db      	ldrh	r3, [r3, #6]
 801070c:	429a      	cmp	r2, r3
 801070e:	d11e      	bne.n	801074e <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	4618      	mov	r0, r3
 8010716:	f7fe fc42 	bl	800ef9e <lock_fs>
 801071a:	4603      	mov	r3, r0
 801071c:	2b00      	cmp	r3, #0
 801071e:	d014      	beq.n	801074a <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	785b      	ldrb	r3, [r3, #1]
 8010726:	4618      	mov	r0, r3
 8010728:	f7fe fa9a 	bl	800ec60 <disk_status>
 801072c:	4603      	mov	r3, r0
 801072e:	f003 0301 	and.w	r3, r3, #1
 8010732:	2b00      	cmp	r3, #0
 8010734:	d102      	bne.n	801073c <validate+0x60>
				res = FR_OK;
 8010736:	2300      	movs	r3, #0
 8010738:	73fb      	strb	r3, [r7, #15]
 801073a:	e008      	b.n	801074e <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	2100      	movs	r1, #0
 8010742:	4618      	mov	r0, r3
 8010744:	f7fe fc41 	bl	800efca <unlock_fs>
 8010748:	e001      	b.n	801074e <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 801074a:	230f      	movs	r3, #15
 801074c:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801074e:	7bfb      	ldrb	r3, [r7, #15]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d102      	bne.n	801075a <validate+0x7e>
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	e000      	b.n	801075c <validate+0x80>
 801075a:	2300      	movs	r3, #0
 801075c:	683a      	ldr	r2, [r7, #0]
 801075e:	6013      	str	r3, [r2, #0]
	return res;
 8010760:	7bfb      	ldrb	r3, [r7, #15]
}
 8010762:	4618      	mov	r0, r3
 8010764:	3710      	adds	r7, #16
 8010766:	46bd      	mov	sp, r7
 8010768:	bd80      	pop	{r7, pc}
	...

0801076c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 801076c:	b580      	push	{r7, lr}
 801076e:	b088      	sub	sp, #32
 8010770:	af00      	add	r7, sp, #0
 8010772:	60f8      	str	r0, [r7, #12]
 8010774:	60b9      	str	r1, [r7, #8]
 8010776:	4613      	mov	r3, r2
 8010778:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801077a:	68bb      	ldr	r3, [r7, #8]
 801077c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801077e:	f107 0310 	add.w	r3, r7, #16
 8010782:	4618      	mov	r0, r3
 8010784:	f7ff fcbb 	bl	80100fe <get_ldnumber>
 8010788:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801078a:	69fb      	ldr	r3, [r7, #28]
 801078c:	2b00      	cmp	r3, #0
 801078e:	da01      	bge.n	8010794 <f_mount+0x28>
 8010790:	230b      	movs	r3, #11
 8010792:	e048      	b.n	8010826 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010794:	4a26      	ldr	r2, [pc, #152]	@ (8010830 <f_mount+0xc4>)
 8010796:	69fb      	ldr	r3, [r7, #28]
 8010798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801079c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801079e:	69bb      	ldr	r3, [r7, #24]
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d00f      	beq.n	80107c4 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80107a4:	69b8      	ldr	r0, [r7, #24]
 80107a6:	f7fe fd73 	bl	800f290 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 80107aa:	69bb      	ldr	r3, [r7, #24]
 80107ac:	68db      	ldr	r3, [r3, #12]
 80107ae:	4618      	mov	r0, r3
 80107b0:	f001 f837 	bl	8011822 <ff_del_syncobj>
 80107b4:	4603      	mov	r3, r0
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d101      	bne.n	80107be <f_mount+0x52>
 80107ba:	2302      	movs	r3, #2
 80107bc:	e033      	b.n	8010826 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80107be:	69bb      	ldr	r3, [r7, #24]
 80107c0:	2200      	movs	r2, #0
 80107c2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d00f      	beq.n	80107ea <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	2200      	movs	r2, #0
 80107ce:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 80107d0:	69fb      	ldr	r3, [r7, #28]
 80107d2:	b2da      	uxtb	r2, r3
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	330c      	adds	r3, #12
 80107d8:	4619      	mov	r1, r3
 80107da:	4610      	mov	r0, r2
 80107dc:	f001 f803 	bl	80117e6 <ff_cre_syncobj>
 80107e0:	4603      	mov	r3, r0
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d101      	bne.n	80107ea <f_mount+0x7e>
 80107e6:	2302      	movs	r3, #2
 80107e8:	e01d      	b.n	8010826 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80107ea:	68fa      	ldr	r2, [r7, #12]
 80107ec:	4910      	ldr	r1, [pc, #64]	@ (8010830 <f_mount+0xc4>)
 80107ee:	69fb      	ldr	r3, [r7, #28]
 80107f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80107f4:	68fb      	ldr	r3, [r7, #12]
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d002      	beq.n	8010800 <f_mount+0x94>
 80107fa:	79fb      	ldrb	r3, [r7, #7]
 80107fc:	2b01      	cmp	r3, #1
 80107fe:	d001      	beq.n	8010804 <f_mount+0x98>
 8010800:	2300      	movs	r3, #0
 8010802:	e010      	b.n	8010826 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8010804:	f107 010c 	add.w	r1, r7, #12
 8010808:	f107 0308 	add.w	r3, r7, #8
 801080c:	2200      	movs	r2, #0
 801080e:	4618      	mov	r0, r3
 8010810:	f7ff fd10 	bl	8010234 <find_volume>
 8010814:	4603      	mov	r3, r0
 8010816:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010818:	68fb      	ldr	r3, [r7, #12]
 801081a:	7dfa      	ldrb	r2, [r7, #23]
 801081c:	4611      	mov	r1, r2
 801081e:	4618      	mov	r0, r3
 8010820:	f7fe fbd3 	bl	800efca <unlock_fs>
 8010824:	7dfb      	ldrb	r3, [r7, #23]
}
 8010826:	4618      	mov	r0, r3
 8010828:	3720      	adds	r7, #32
 801082a:	46bd      	mov	sp, r7
 801082c:	bd80      	pop	{r7, pc}
 801082e:	bf00      	nop
 8010830:	200016f0 	.word	0x200016f0

08010834 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010834:	b580      	push	{r7, lr}
 8010836:	b098      	sub	sp, #96	@ 0x60
 8010838:	af00      	add	r7, sp, #0
 801083a:	60f8      	str	r0, [r7, #12]
 801083c:	60b9      	str	r1, [r7, #8]
 801083e:	4613      	mov	r3, r2
 8010840:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	2b00      	cmp	r3, #0
 8010846:	d101      	bne.n	801084c <f_open+0x18>
 8010848:	2309      	movs	r3, #9
 801084a:	e1b0      	b.n	8010bae <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 801084c:	79fb      	ldrb	r3, [r7, #7]
 801084e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010852:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8010854:	79fa      	ldrb	r2, [r7, #7]
 8010856:	f107 0110 	add.w	r1, r7, #16
 801085a:	f107 0308 	add.w	r3, r7, #8
 801085e:	4618      	mov	r0, r3
 8010860:	f7ff fce8 	bl	8010234 <find_volume>
 8010864:	4603      	mov	r3, r0
 8010866:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 801086a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801086e:	2b00      	cmp	r3, #0
 8010870:	f040 818d 	bne.w	8010b8e <f_open+0x35a>
		dj.obj.fs = fs;
 8010874:	693b      	ldr	r3, [r7, #16]
 8010876:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010878:	68ba      	ldr	r2, [r7, #8]
 801087a:	f107 0314 	add.w	r3, r7, #20
 801087e:	4611      	mov	r1, r2
 8010880:	4618      	mov	r0, r3
 8010882:	f7ff fbcb 	bl	801001c <follow_path>
 8010886:	4603      	mov	r3, r0
 8010888:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801088c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010890:	2b00      	cmp	r3, #0
 8010892:	d118      	bne.n	80108c6 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8010894:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010898:	b25b      	sxtb	r3, r3
 801089a:	2b00      	cmp	r3, #0
 801089c:	da03      	bge.n	80108a6 <f_open+0x72>
				res = FR_INVALID_NAME;
 801089e:	2306      	movs	r3, #6
 80108a0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80108a4:	e00f      	b.n	80108c6 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80108a6:	79fb      	ldrb	r3, [r7, #7]
 80108a8:	2b01      	cmp	r3, #1
 80108aa:	bf8c      	ite	hi
 80108ac:	2301      	movhi	r3, #1
 80108ae:	2300      	movls	r3, #0
 80108b0:	b2db      	uxtb	r3, r3
 80108b2:	461a      	mov	r2, r3
 80108b4:	f107 0314 	add.w	r3, r7, #20
 80108b8:	4611      	mov	r1, r2
 80108ba:	4618      	mov	r0, r3
 80108bc:	f7fe fba0 	bl	800f000 <chk_lock>
 80108c0:	4603      	mov	r3, r0
 80108c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80108c6:	79fb      	ldrb	r3, [r7, #7]
 80108c8:	f003 031c 	and.w	r3, r3, #28
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d07f      	beq.n	80109d0 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 80108d0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d017      	beq.n	8010908 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80108d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80108dc:	2b04      	cmp	r3, #4
 80108de:	d10e      	bne.n	80108fe <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80108e0:	f7fe fbea 	bl	800f0b8 <enq_lock>
 80108e4:	4603      	mov	r3, r0
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d006      	beq.n	80108f8 <f_open+0xc4>
 80108ea:	f107 0314 	add.w	r3, r7, #20
 80108ee:	4618      	mov	r0, r3
 80108f0:	f7ff face 	bl	800fe90 <dir_register>
 80108f4:	4603      	mov	r3, r0
 80108f6:	e000      	b.n	80108fa <f_open+0xc6>
 80108f8:	2312      	movs	r3, #18
 80108fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80108fe:	79fb      	ldrb	r3, [r7, #7]
 8010900:	f043 0308 	orr.w	r3, r3, #8
 8010904:	71fb      	strb	r3, [r7, #7]
 8010906:	e010      	b.n	801092a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010908:	7ebb      	ldrb	r3, [r7, #26]
 801090a:	f003 0311 	and.w	r3, r3, #17
 801090e:	2b00      	cmp	r3, #0
 8010910:	d003      	beq.n	801091a <f_open+0xe6>
					res = FR_DENIED;
 8010912:	2307      	movs	r3, #7
 8010914:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8010918:	e007      	b.n	801092a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801091a:	79fb      	ldrb	r3, [r7, #7]
 801091c:	f003 0304 	and.w	r3, r3, #4
 8010920:	2b00      	cmp	r3, #0
 8010922:	d002      	beq.n	801092a <f_open+0xf6>
 8010924:	2308      	movs	r3, #8
 8010926:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801092a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801092e:	2b00      	cmp	r3, #0
 8010930:	d168      	bne.n	8010a04 <f_open+0x1d0>
 8010932:	79fb      	ldrb	r3, [r7, #7]
 8010934:	f003 0308 	and.w	r3, r3, #8
 8010938:	2b00      	cmp	r3, #0
 801093a:	d063      	beq.n	8010a04 <f_open+0x1d0>
				dw = GET_FATTIME();
 801093c:	f7fe f932 	bl	800eba4 <get_fattime>
 8010940:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8010942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010944:	330e      	adds	r3, #14
 8010946:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010948:	4618      	mov	r0, r3
 801094a:	f7fe fa7e 	bl	800ee4a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801094e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010950:	3316      	adds	r3, #22
 8010952:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8010954:	4618      	mov	r0, r3
 8010956:	f7fe fa78 	bl	800ee4a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801095a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801095c:	330b      	adds	r3, #11
 801095e:	2220      	movs	r2, #32
 8010960:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8010962:	693b      	ldr	r3, [r7, #16]
 8010964:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010966:	4611      	mov	r1, r2
 8010968:	4618      	mov	r0, r3
 801096a:	f7ff f9fd 	bl	800fd68 <ld_clust>
 801096e:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8010970:	693b      	ldr	r3, [r7, #16]
 8010972:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010974:	2200      	movs	r2, #0
 8010976:	4618      	mov	r0, r3
 8010978:	f7ff fa15 	bl	800fda6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801097c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801097e:	331c      	adds	r3, #28
 8010980:	2100      	movs	r1, #0
 8010982:	4618      	mov	r0, r3
 8010984:	f7fe fa61 	bl	800ee4a <st_dword>
					fs->wflag = 1;
 8010988:	693b      	ldr	r3, [r7, #16]
 801098a:	2201      	movs	r2, #1
 801098c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801098e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010990:	2b00      	cmp	r3, #0
 8010992:	d037      	beq.n	8010a04 <f_open+0x1d0>
						dw = fs->winsect;
 8010994:	693b      	ldr	r3, [r7, #16]
 8010996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010998:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 801099a:	f107 0314 	add.w	r3, r7, #20
 801099e:	2200      	movs	r2, #0
 80109a0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80109a2:	4618      	mov	r0, r3
 80109a4:	f7fe ff28 	bl	800f7f8 <remove_chain>
 80109a8:	4603      	mov	r3, r0
 80109aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 80109ae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d126      	bne.n	8010a04 <f_open+0x1d0>
							res = move_window(fs, dw);
 80109b6:	693b      	ldr	r3, [r7, #16]
 80109b8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80109ba:	4618      	mov	r0, r3
 80109bc:	f7fe fcd0 	bl	800f360 <move_window>
 80109c0:	4603      	mov	r3, r0
 80109c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80109c6:	693b      	ldr	r3, [r7, #16]
 80109c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80109ca:	3a01      	subs	r2, #1
 80109cc:	611a      	str	r2, [r3, #16]
 80109ce:	e019      	b.n	8010a04 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80109d0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d115      	bne.n	8010a04 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80109d8:	7ebb      	ldrb	r3, [r7, #26]
 80109da:	f003 0310 	and.w	r3, r3, #16
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d003      	beq.n	80109ea <f_open+0x1b6>
					res = FR_NO_FILE;
 80109e2:	2304      	movs	r3, #4
 80109e4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80109e8:	e00c      	b.n	8010a04 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80109ea:	79fb      	ldrb	r3, [r7, #7]
 80109ec:	f003 0302 	and.w	r3, r3, #2
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d007      	beq.n	8010a04 <f_open+0x1d0>
 80109f4:	7ebb      	ldrb	r3, [r7, #26]
 80109f6:	f003 0301 	and.w	r3, r3, #1
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d002      	beq.n	8010a04 <f_open+0x1d0>
						res = FR_DENIED;
 80109fe:	2307      	movs	r3, #7
 8010a00:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8010a04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d126      	bne.n	8010a5a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010a0c:	79fb      	ldrb	r3, [r7, #7]
 8010a0e:	f003 0308 	and.w	r3, r3, #8
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d003      	beq.n	8010a1e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8010a16:	79fb      	ldrb	r3, [r7, #7]
 8010a18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a1c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8010a1e:	693b      	ldr	r3, [r7, #16]
 8010a20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8010a26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010a28:	68fb      	ldr	r3, [r7, #12]
 8010a2a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010a2c:	79fb      	ldrb	r3, [r7, #7]
 8010a2e:	2b01      	cmp	r3, #1
 8010a30:	bf8c      	ite	hi
 8010a32:	2301      	movhi	r3, #1
 8010a34:	2300      	movls	r3, #0
 8010a36:	b2db      	uxtb	r3, r3
 8010a38:	461a      	mov	r2, r3
 8010a3a:	f107 0314 	add.w	r3, r7, #20
 8010a3e:	4611      	mov	r1, r2
 8010a40:	4618      	mov	r0, r3
 8010a42:	f7fe fb5b 	bl	800f0fc <inc_lock>
 8010a46:	4602      	mov	r2, r0
 8010a48:	68fb      	ldr	r3, [r7, #12]
 8010a4a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8010a4c:	68fb      	ldr	r3, [r7, #12]
 8010a4e:	691b      	ldr	r3, [r3, #16]
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d102      	bne.n	8010a5a <f_open+0x226>
 8010a54:	2302      	movs	r3, #2
 8010a56:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8010a5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	f040 8095 	bne.w	8010b8e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8010a64:	693b      	ldr	r3, [r7, #16]
 8010a66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010a68:	4611      	mov	r1, r2
 8010a6a:	4618      	mov	r0, r3
 8010a6c:	f7ff f97c 	bl	800fd68 <ld_clust>
 8010a70:	4602      	mov	r2, r0
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8010a76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a78:	331c      	adds	r3, #28
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	f7fe f9a7 	bl	800edce <ld_dword>
 8010a80:	4602      	mov	r2, r0
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	2200      	movs	r2, #0
 8010a8a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8010a8c:	693a      	ldr	r2, [r7, #16]
 8010a8e:	68fb      	ldr	r3, [r7, #12]
 8010a90:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8010a92:	693b      	ldr	r3, [r7, #16]
 8010a94:	88da      	ldrh	r2, [r3, #6]
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	79fa      	ldrb	r2, [r7, #7]
 8010a9e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	2200      	movs	r2, #0
 8010aa4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8010aa6:	68fb      	ldr	r3, [r7, #12]
 8010aa8:	2200      	movs	r2, #0
 8010aaa:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8010aac:	68fb      	ldr	r3, [r7, #12]
 8010aae:	2200      	movs	r2, #0
 8010ab0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8010ab2:	68fb      	ldr	r3, [r7, #12]
 8010ab4:	3330      	adds	r3, #48	@ 0x30
 8010ab6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010aba:	2100      	movs	r1, #0
 8010abc:	4618      	mov	r0, r3
 8010abe:	f7fe fa11 	bl	800eee4 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8010ac2:	79fb      	ldrb	r3, [r7, #7]
 8010ac4:	f003 0320 	and.w	r3, r3, #32
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d060      	beq.n	8010b8e <f_open+0x35a>
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	68db      	ldr	r3, [r3, #12]
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d05c      	beq.n	8010b8e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	68da      	ldr	r2, [r3, #12]
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8010adc:	693b      	ldr	r3, [r7, #16]
 8010ade:	895b      	ldrh	r3, [r3, #10]
 8010ae0:	025b      	lsls	r3, r3, #9
 8010ae2:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	689b      	ldr	r3, [r3, #8]
 8010ae8:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	68db      	ldr	r3, [r3, #12]
 8010aee:	657b      	str	r3, [r7, #84]	@ 0x54
 8010af0:	e016      	b.n	8010b20 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8010af2:	68fb      	ldr	r3, [r7, #12]
 8010af4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8010af6:	4618      	mov	r0, r3
 8010af8:	f7fe fced 	bl	800f4d6 <get_fat>
 8010afc:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8010afe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010b00:	2b01      	cmp	r3, #1
 8010b02:	d802      	bhi.n	8010b0a <f_open+0x2d6>
 8010b04:	2302      	movs	r3, #2
 8010b06:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8010b0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b10:	d102      	bne.n	8010b18 <f_open+0x2e4>
 8010b12:	2301      	movs	r3, #1
 8010b14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010b18:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010b1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010b1c:	1ad3      	subs	r3, r2, r3
 8010b1e:	657b      	str	r3, [r7, #84]	@ 0x54
 8010b20:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d103      	bne.n	8010b30 <f_open+0x2fc>
 8010b28:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010b2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010b2c:	429a      	cmp	r2, r3
 8010b2e:	d8e0      	bhi.n	8010af2 <f_open+0x2be>
				}
				fp->clust = clst;
 8010b30:	68fb      	ldr	r3, [r7, #12]
 8010b32:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010b34:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8010b36:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d127      	bne.n	8010b8e <f_open+0x35a>
 8010b3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010b40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d022      	beq.n	8010b8e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8010b48:	693b      	ldr	r3, [r7, #16]
 8010b4a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	f7fe fca3 	bl	800f498 <clust2sect>
 8010b52:	6478      	str	r0, [r7, #68]	@ 0x44
 8010b54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d103      	bne.n	8010b62 <f_open+0x32e>
						res = FR_INT_ERR;
 8010b5a:	2302      	movs	r3, #2
 8010b5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8010b60:	e015      	b.n	8010b8e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8010b62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010b64:	0a5a      	lsrs	r2, r3, #9
 8010b66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b68:	441a      	add	r2, r3
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8010b6e:	693b      	ldr	r3, [r7, #16]
 8010b70:	7858      	ldrb	r0, [r3, #1]
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	6a1a      	ldr	r2, [r3, #32]
 8010b7c:	2301      	movs	r3, #1
 8010b7e:	f7fe f8af 	bl	800ece0 <disk_read>
 8010b82:	4603      	mov	r3, r0
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d002      	beq.n	8010b8e <f_open+0x35a>
 8010b88:	2301      	movs	r3, #1
 8010b8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8010b8e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d002      	beq.n	8010b9c <f_open+0x368>
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	2200      	movs	r2, #0
 8010b9a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8010b9c:	693b      	ldr	r3, [r7, #16]
 8010b9e:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8010ba2:	4611      	mov	r1, r2
 8010ba4:	4618      	mov	r0, r3
 8010ba6:	f7fe fa10 	bl	800efca <unlock_fs>
 8010baa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8010bae:	4618      	mov	r0, r3
 8010bb0:	3760      	adds	r7, #96	@ 0x60
 8010bb2:	46bd      	mov	sp, r7
 8010bb4:	bd80      	pop	{r7, pc}

08010bb6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010bb6:	b580      	push	{r7, lr}
 8010bb8:	b08c      	sub	sp, #48	@ 0x30
 8010bba:	af00      	add	r7, sp, #0
 8010bbc:	60f8      	str	r0, [r7, #12]
 8010bbe:	60b9      	str	r1, [r7, #8]
 8010bc0:	607a      	str	r2, [r7, #4]
 8010bc2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8010bc4:	68bb      	ldr	r3, [r7, #8]
 8010bc6:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8010bc8:	683b      	ldr	r3, [r7, #0]
 8010bca:	2200      	movs	r2, #0
 8010bcc:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	f107 0210 	add.w	r2, r7, #16
 8010bd4:	4611      	mov	r1, r2
 8010bd6:	4618      	mov	r0, r3
 8010bd8:	f7ff fd80 	bl	80106dc <validate>
 8010bdc:	4603      	mov	r3, r0
 8010bde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010be2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d107      	bne.n	8010bfa <f_write+0x44>
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	7d5b      	ldrb	r3, [r3, #21]
 8010bee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8010bf2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d009      	beq.n	8010c0e <f_write+0x58>
 8010bfa:	693b      	ldr	r3, [r7, #16]
 8010bfc:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8010c00:	4611      	mov	r1, r2
 8010c02:	4618      	mov	r0, r3
 8010c04:	f7fe f9e1 	bl	800efca <unlock_fs>
 8010c08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010c0c:	e173      	b.n	8010ef6 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	7d1b      	ldrb	r3, [r3, #20]
 8010c12:	f003 0302 	and.w	r3, r3, #2
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d106      	bne.n	8010c28 <f_write+0x72>
 8010c1a:	693b      	ldr	r3, [r7, #16]
 8010c1c:	2107      	movs	r1, #7
 8010c1e:	4618      	mov	r0, r3
 8010c20:	f7fe f9d3 	bl	800efca <unlock_fs>
 8010c24:	2307      	movs	r3, #7
 8010c26:	e166      	b.n	8010ef6 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8010c28:	68fb      	ldr	r3, [r7, #12]
 8010c2a:	699a      	ldr	r2, [r3, #24]
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	441a      	add	r2, r3
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	699b      	ldr	r3, [r3, #24]
 8010c34:	429a      	cmp	r2, r3
 8010c36:	f080 814b 	bcs.w	8010ed0 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	699b      	ldr	r3, [r3, #24]
 8010c3e:	43db      	mvns	r3, r3
 8010c40:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8010c42:	e145      	b.n	8010ed0 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8010c44:	68fb      	ldr	r3, [r7, #12]
 8010c46:	699b      	ldr	r3, [r3, #24]
 8010c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	f040 8101 	bne.w	8010e54 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	699b      	ldr	r3, [r3, #24]
 8010c56:	0a5b      	lsrs	r3, r3, #9
 8010c58:	693a      	ldr	r2, [r7, #16]
 8010c5a:	8952      	ldrh	r2, [r2, #10]
 8010c5c:	3a01      	subs	r2, #1
 8010c5e:	4013      	ands	r3, r2
 8010c60:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8010c62:	69bb      	ldr	r3, [r7, #24]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d14d      	bne.n	8010d04 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8010c68:	68fb      	ldr	r3, [r7, #12]
 8010c6a:	699b      	ldr	r3, [r3, #24]
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d10c      	bne.n	8010c8a <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8010c70:	68fb      	ldr	r3, [r7, #12]
 8010c72:	689b      	ldr	r3, [r3, #8]
 8010c74:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8010c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d11a      	bne.n	8010cb2 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8010c7c:	68fb      	ldr	r3, [r7, #12]
 8010c7e:	2100      	movs	r1, #0
 8010c80:	4618      	mov	r0, r3
 8010c82:	f7fe fe1e 	bl	800f8c2 <create_chain>
 8010c86:	62b8      	str	r0, [r7, #40]	@ 0x28
 8010c88:	e013      	b.n	8010cb2 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010c8a:	68fb      	ldr	r3, [r7, #12]
 8010c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d007      	beq.n	8010ca2 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	699b      	ldr	r3, [r3, #24]
 8010c96:	4619      	mov	r1, r3
 8010c98:	68f8      	ldr	r0, [r7, #12]
 8010c9a:	f7fe feaa 	bl	800f9f2 <clmt_clust>
 8010c9e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8010ca0:	e007      	b.n	8010cb2 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8010ca2:	68fa      	ldr	r2, [r7, #12]
 8010ca4:	68fb      	ldr	r3, [r7, #12]
 8010ca6:	69db      	ldr	r3, [r3, #28]
 8010ca8:	4619      	mov	r1, r3
 8010caa:	4610      	mov	r0, r2
 8010cac:	f7fe fe09 	bl	800f8c2 <create_chain>
 8010cb0:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	f000 8110 	beq.w	8010eda <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cbc:	2b01      	cmp	r3, #1
 8010cbe:	d109      	bne.n	8010cd4 <f_write+0x11e>
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	2202      	movs	r2, #2
 8010cc4:	755a      	strb	r2, [r3, #21]
 8010cc6:	693b      	ldr	r3, [r7, #16]
 8010cc8:	2102      	movs	r1, #2
 8010cca:	4618      	mov	r0, r3
 8010ccc:	f7fe f97d 	bl	800efca <unlock_fs>
 8010cd0:	2302      	movs	r3, #2
 8010cd2:	e110      	b.n	8010ef6 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010cda:	d109      	bne.n	8010cf0 <f_write+0x13a>
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	2201      	movs	r2, #1
 8010ce0:	755a      	strb	r2, [r3, #21]
 8010ce2:	693b      	ldr	r3, [r7, #16]
 8010ce4:	2101      	movs	r1, #1
 8010ce6:	4618      	mov	r0, r3
 8010ce8:	f7fe f96f 	bl	800efca <unlock_fs>
 8010cec:	2301      	movs	r3, #1
 8010cee:	e102      	b.n	8010ef6 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010cf4:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	689b      	ldr	r3, [r3, #8]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d102      	bne.n	8010d04 <f_write+0x14e>
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010d02:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	7d1b      	ldrb	r3, [r3, #20]
 8010d08:	b25b      	sxtb	r3, r3
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	da1d      	bge.n	8010d4a <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010d0e:	693b      	ldr	r3, [r7, #16]
 8010d10:	7858      	ldrb	r0, [r3, #1]
 8010d12:	68fb      	ldr	r3, [r7, #12]
 8010d14:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	6a1a      	ldr	r2, [r3, #32]
 8010d1c:	2301      	movs	r3, #1
 8010d1e:	f7fd ffff 	bl	800ed20 <disk_write>
 8010d22:	4603      	mov	r3, r0
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d009      	beq.n	8010d3c <f_write+0x186>
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	2201      	movs	r2, #1
 8010d2c:	755a      	strb	r2, [r3, #21]
 8010d2e:	693b      	ldr	r3, [r7, #16]
 8010d30:	2101      	movs	r1, #1
 8010d32:	4618      	mov	r0, r3
 8010d34:	f7fe f949 	bl	800efca <unlock_fs>
 8010d38:	2301      	movs	r3, #1
 8010d3a:	e0dc      	b.n	8010ef6 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	7d1b      	ldrb	r3, [r3, #20]
 8010d40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010d44:	b2da      	uxtb	r2, r3
 8010d46:	68fb      	ldr	r3, [r7, #12]
 8010d48:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010d4a:	693a      	ldr	r2, [r7, #16]
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	69db      	ldr	r3, [r3, #28]
 8010d50:	4619      	mov	r1, r3
 8010d52:	4610      	mov	r0, r2
 8010d54:	f7fe fba0 	bl	800f498 <clust2sect>
 8010d58:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010d5a:	697b      	ldr	r3, [r7, #20]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d109      	bne.n	8010d74 <f_write+0x1be>
 8010d60:	68fb      	ldr	r3, [r7, #12]
 8010d62:	2202      	movs	r2, #2
 8010d64:	755a      	strb	r2, [r3, #21]
 8010d66:	693b      	ldr	r3, [r7, #16]
 8010d68:	2102      	movs	r1, #2
 8010d6a:	4618      	mov	r0, r3
 8010d6c:	f7fe f92d 	bl	800efca <unlock_fs>
 8010d70:	2302      	movs	r3, #2
 8010d72:	e0c0      	b.n	8010ef6 <f_write+0x340>
			sect += csect;
 8010d74:	697a      	ldr	r2, [r7, #20]
 8010d76:	69bb      	ldr	r3, [r7, #24]
 8010d78:	4413      	add	r3, r2
 8010d7a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	0a5b      	lsrs	r3, r3, #9
 8010d80:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8010d82:	6a3b      	ldr	r3, [r7, #32]
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d041      	beq.n	8010e0c <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010d88:	69ba      	ldr	r2, [r7, #24]
 8010d8a:	6a3b      	ldr	r3, [r7, #32]
 8010d8c:	4413      	add	r3, r2
 8010d8e:	693a      	ldr	r2, [r7, #16]
 8010d90:	8952      	ldrh	r2, [r2, #10]
 8010d92:	4293      	cmp	r3, r2
 8010d94:	d905      	bls.n	8010da2 <f_write+0x1ec>
					cc = fs->csize - csect;
 8010d96:	693b      	ldr	r3, [r7, #16]
 8010d98:	895b      	ldrh	r3, [r3, #10]
 8010d9a:	461a      	mov	r2, r3
 8010d9c:	69bb      	ldr	r3, [r7, #24]
 8010d9e:	1ad3      	subs	r3, r2, r3
 8010da0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010da2:	693b      	ldr	r3, [r7, #16]
 8010da4:	7858      	ldrb	r0, [r3, #1]
 8010da6:	6a3b      	ldr	r3, [r7, #32]
 8010da8:	697a      	ldr	r2, [r7, #20]
 8010daa:	69f9      	ldr	r1, [r7, #28]
 8010dac:	f7fd ffb8 	bl	800ed20 <disk_write>
 8010db0:	4603      	mov	r3, r0
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d009      	beq.n	8010dca <f_write+0x214>
 8010db6:	68fb      	ldr	r3, [r7, #12]
 8010db8:	2201      	movs	r2, #1
 8010dba:	755a      	strb	r2, [r3, #21]
 8010dbc:	693b      	ldr	r3, [r7, #16]
 8010dbe:	2101      	movs	r1, #1
 8010dc0:	4618      	mov	r0, r3
 8010dc2:	f7fe f902 	bl	800efca <unlock_fs>
 8010dc6:	2301      	movs	r3, #1
 8010dc8:	e095      	b.n	8010ef6 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010dca:	68fb      	ldr	r3, [r7, #12]
 8010dcc:	6a1a      	ldr	r2, [r3, #32]
 8010dce:	697b      	ldr	r3, [r7, #20]
 8010dd0:	1ad3      	subs	r3, r2, r3
 8010dd2:	6a3a      	ldr	r2, [r7, #32]
 8010dd4:	429a      	cmp	r2, r3
 8010dd6:	d915      	bls.n	8010e04 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010dd8:	68fb      	ldr	r3, [r7, #12]
 8010dda:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	6a1a      	ldr	r2, [r3, #32]
 8010de2:	697b      	ldr	r3, [r7, #20]
 8010de4:	1ad3      	subs	r3, r2, r3
 8010de6:	025b      	lsls	r3, r3, #9
 8010de8:	69fa      	ldr	r2, [r7, #28]
 8010dea:	4413      	add	r3, r2
 8010dec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010df0:	4619      	mov	r1, r3
 8010df2:	f7fe f856 	bl	800eea2 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010df6:	68fb      	ldr	r3, [r7, #12]
 8010df8:	7d1b      	ldrb	r3, [r3, #20]
 8010dfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010dfe:	b2da      	uxtb	r2, r3
 8010e00:	68fb      	ldr	r3, [r7, #12]
 8010e02:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010e04:	6a3b      	ldr	r3, [r7, #32]
 8010e06:	025b      	lsls	r3, r3, #9
 8010e08:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8010e0a:	e044      	b.n	8010e96 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010e0c:	68fb      	ldr	r3, [r7, #12]
 8010e0e:	6a1b      	ldr	r3, [r3, #32]
 8010e10:	697a      	ldr	r2, [r7, #20]
 8010e12:	429a      	cmp	r2, r3
 8010e14:	d01b      	beq.n	8010e4e <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 8010e16:	68fb      	ldr	r3, [r7, #12]
 8010e18:	699a      	ldr	r2, [r3, #24]
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010e1e:	429a      	cmp	r2, r3
 8010e20:	d215      	bcs.n	8010e4e <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8010e22:	693b      	ldr	r3, [r7, #16]
 8010e24:	7858      	ldrb	r0, [r3, #1]
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010e2c:	2301      	movs	r3, #1
 8010e2e:	697a      	ldr	r2, [r7, #20]
 8010e30:	f7fd ff56 	bl	800ece0 <disk_read>
 8010e34:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	d009      	beq.n	8010e4e <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	2201      	movs	r2, #1
 8010e3e:	755a      	strb	r2, [r3, #21]
 8010e40:	693b      	ldr	r3, [r7, #16]
 8010e42:	2101      	movs	r1, #1
 8010e44:	4618      	mov	r0, r3
 8010e46:	f7fe f8c0 	bl	800efca <unlock_fs>
 8010e4a:	2301      	movs	r3, #1
 8010e4c:	e053      	b.n	8010ef6 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	697a      	ldr	r2, [r7, #20]
 8010e52:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	699b      	ldr	r3, [r3, #24]
 8010e58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e5c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8010e60:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	429a      	cmp	r2, r3
 8010e68:	d901      	bls.n	8010e6e <f_write+0x2b8>
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010e6e:	68fb      	ldr	r3, [r7, #12]
 8010e70:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	699b      	ldr	r3, [r3, #24]
 8010e78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e7c:	4413      	add	r3, r2
 8010e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010e80:	69f9      	ldr	r1, [r7, #28]
 8010e82:	4618      	mov	r0, r3
 8010e84:	f7fe f80d 	bl	800eea2 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010e88:	68fb      	ldr	r3, [r7, #12]
 8010e8a:	7d1b      	ldrb	r3, [r3, #20]
 8010e8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010e90:	b2da      	uxtb	r2, r3
 8010e92:	68fb      	ldr	r3, [r7, #12]
 8010e94:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010e96:	69fa      	ldr	r2, [r7, #28]
 8010e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e9a:	4413      	add	r3, r2
 8010e9c:	61fb      	str	r3, [r7, #28]
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	699a      	ldr	r2, [r3, #24]
 8010ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ea4:	441a      	add	r2, r3
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	619a      	str	r2, [r3, #24]
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	68da      	ldr	r2, [r3, #12]
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	699b      	ldr	r3, [r3, #24]
 8010eb2:	429a      	cmp	r2, r3
 8010eb4:	bf38      	it	cc
 8010eb6:	461a      	movcc	r2, r3
 8010eb8:	68fb      	ldr	r3, [r7, #12]
 8010eba:	60da      	str	r2, [r3, #12]
 8010ebc:	683b      	ldr	r3, [r7, #0]
 8010ebe:	681a      	ldr	r2, [r3, #0]
 8010ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ec2:	441a      	add	r2, r3
 8010ec4:	683b      	ldr	r3, [r7, #0]
 8010ec6:	601a      	str	r2, [r3, #0]
 8010ec8:	687a      	ldr	r2, [r7, #4]
 8010eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ecc:	1ad3      	subs	r3, r2, r3
 8010ece:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	f47f aeb6 	bne.w	8010c44 <f_write+0x8e>
 8010ed8:	e000      	b.n	8010edc <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010eda:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	7d1b      	ldrb	r3, [r3, #20]
 8010ee0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ee4:	b2da      	uxtb	r2, r3
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8010eea:	693b      	ldr	r3, [r7, #16]
 8010eec:	2100      	movs	r1, #0
 8010eee:	4618      	mov	r0, r3
 8010ef0:	f7fe f86b 	bl	800efca <unlock_fs>
 8010ef4:	2300      	movs	r3, #0
}
 8010ef6:	4618      	mov	r0, r3
 8010ef8:	3730      	adds	r7, #48	@ 0x30
 8010efa:	46bd      	mov	sp, r7
 8010efc:	bd80      	pop	{r7, pc}

08010efe <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010efe:	b580      	push	{r7, lr}
 8010f00:	b086      	sub	sp, #24
 8010f02:	af00      	add	r7, sp, #0
 8010f04:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	f107 0208 	add.w	r2, r7, #8
 8010f0c:	4611      	mov	r1, r2
 8010f0e:	4618      	mov	r0, r3
 8010f10:	f7ff fbe4 	bl	80106dc <validate>
 8010f14:	4603      	mov	r3, r0
 8010f16:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010f18:	7dfb      	ldrb	r3, [r7, #23]
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d16d      	bne.n	8010ffa <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	7d1b      	ldrb	r3, [r3, #20]
 8010f22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d067      	beq.n	8010ffa <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	7d1b      	ldrb	r3, [r3, #20]
 8010f2e:	b25b      	sxtb	r3, r3
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	da1a      	bge.n	8010f6a <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010f34:	68bb      	ldr	r3, [r7, #8]
 8010f36:	7858      	ldrb	r0, [r3, #1]
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	6a1a      	ldr	r2, [r3, #32]
 8010f42:	2301      	movs	r3, #1
 8010f44:	f7fd feec 	bl	800ed20 <disk_write>
 8010f48:	4603      	mov	r3, r0
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d006      	beq.n	8010f5c <f_sync+0x5e>
 8010f4e:	68bb      	ldr	r3, [r7, #8]
 8010f50:	2101      	movs	r1, #1
 8010f52:	4618      	mov	r0, r3
 8010f54:	f7fe f839 	bl	800efca <unlock_fs>
 8010f58:	2301      	movs	r3, #1
 8010f5a:	e055      	b.n	8011008 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	7d1b      	ldrb	r3, [r3, #20]
 8010f60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010f64:	b2da      	uxtb	r2, r3
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010f6a:	f7fd fe1b 	bl	800eba4 <get_fattime>
 8010f6e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8010f70:	68ba      	ldr	r2, [r7, #8]
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f76:	4619      	mov	r1, r3
 8010f78:	4610      	mov	r0, r2
 8010f7a:	f7fe f9f1 	bl	800f360 <move_window>
 8010f7e:	4603      	mov	r3, r0
 8010f80:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010f82:	7dfb      	ldrb	r3, [r7, #23]
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d138      	bne.n	8010ffa <f_sync+0xfc>
					dir = fp->dir_ptr;
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f8c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	330b      	adds	r3, #11
 8010f92:	781a      	ldrb	r2, [r3, #0]
 8010f94:	68fb      	ldr	r3, [r7, #12]
 8010f96:	330b      	adds	r3, #11
 8010f98:	f042 0220 	orr.w	r2, r2, #32
 8010f9c:	b2d2      	uxtb	r2, r2
 8010f9e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	6818      	ldr	r0, [r3, #0]
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	689b      	ldr	r3, [r3, #8]
 8010fa8:	461a      	mov	r2, r3
 8010faa:	68f9      	ldr	r1, [r7, #12]
 8010fac:	f7fe fefb 	bl	800fda6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	f103 021c 	add.w	r2, r3, #28
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	68db      	ldr	r3, [r3, #12]
 8010fba:	4619      	mov	r1, r3
 8010fbc:	4610      	mov	r0, r2
 8010fbe:	f7fd ff44 	bl	800ee4a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	3316      	adds	r3, #22
 8010fc6:	6939      	ldr	r1, [r7, #16]
 8010fc8:	4618      	mov	r0, r3
 8010fca:	f7fd ff3e 	bl	800ee4a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010fce:	68fb      	ldr	r3, [r7, #12]
 8010fd0:	3312      	adds	r3, #18
 8010fd2:	2100      	movs	r1, #0
 8010fd4:	4618      	mov	r0, r3
 8010fd6:	f7fd ff1d 	bl	800ee14 <st_word>
					fs->wflag = 1;
 8010fda:	68bb      	ldr	r3, [r7, #8]
 8010fdc:	2201      	movs	r2, #1
 8010fde:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010fe0:	68bb      	ldr	r3, [r7, #8]
 8010fe2:	4618      	mov	r0, r3
 8010fe4:	f7fe f9ea 	bl	800f3bc <sync_fs>
 8010fe8:	4603      	mov	r3, r0
 8010fea:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	7d1b      	ldrb	r3, [r3, #20]
 8010ff0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010ff4:	b2da      	uxtb	r2, r3
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010ffa:	68bb      	ldr	r3, [r7, #8]
 8010ffc:	7dfa      	ldrb	r2, [r7, #23]
 8010ffe:	4611      	mov	r1, r2
 8011000:	4618      	mov	r0, r3
 8011002:	f7fd ffe2 	bl	800efca <unlock_fs>
 8011006:	7dfb      	ldrb	r3, [r7, #23]
}
 8011008:	4618      	mov	r0, r3
 801100a:	3718      	adds	r7, #24
 801100c:	46bd      	mov	sp, r7
 801100e:	bd80      	pop	{r7, pc}

08011010 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8011010:	b580      	push	{r7, lr}
 8011012:	b084      	sub	sp, #16
 8011014:	af00      	add	r7, sp, #0
 8011016:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8011018:	6878      	ldr	r0, [r7, #4]
 801101a:	f7ff ff70 	bl	8010efe <f_sync>
 801101e:	4603      	mov	r3, r0
 8011020:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8011022:	7bfb      	ldrb	r3, [r7, #15]
 8011024:	2b00      	cmp	r3, #0
 8011026:	d11d      	bne.n	8011064 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	f107 0208 	add.w	r2, r7, #8
 801102e:	4611      	mov	r1, r2
 8011030:	4618      	mov	r0, r3
 8011032:	f7ff fb53 	bl	80106dc <validate>
 8011036:	4603      	mov	r3, r0
 8011038:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801103a:	7bfb      	ldrb	r3, [r7, #15]
 801103c:	2b00      	cmp	r3, #0
 801103e:	d111      	bne.n	8011064 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	691b      	ldr	r3, [r3, #16]
 8011044:	4618      	mov	r0, r3
 8011046:	f7fe f8e7 	bl	800f218 <dec_lock>
 801104a:	4603      	mov	r3, r0
 801104c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801104e:	7bfb      	ldrb	r3, [r7, #15]
 8011050:	2b00      	cmp	r3, #0
 8011052:	d102      	bne.n	801105a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	2200      	movs	r2, #0
 8011058:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 801105a:	68bb      	ldr	r3, [r7, #8]
 801105c:	2100      	movs	r1, #0
 801105e:	4618      	mov	r0, r3
 8011060:	f7fd ffb3 	bl	800efca <unlock_fs>
#endif
		}
	}
	return res;
 8011064:	7bfb      	ldrb	r3, [r7, #15]
}
 8011066:	4618      	mov	r0, r3
 8011068:	3710      	adds	r7, #16
 801106a:	46bd      	mov	sp, r7
 801106c:	bd80      	pop	{r7, pc}

0801106e <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 801106e:	b580      	push	{r7, lr}
 8011070:	b090      	sub	sp, #64	@ 0x40
 8011072:	af00      	add	r7, sp, #0
 8011074:	6078      	str	r0, [r7, #4]
 8011076:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	f107 0208 	add.w	r2, r7, #8
 801107e:	4611      	mov	r1, r2
 8011080:	4618      	mov	r0, r3
 8011082:	f7ff fb2b 	bl	80106dc <validate>
 8011086:	4603      	mov	r3, r0
 8011088:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 801108c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011090:	2b00      	cmp	r3, #0
 8011092:	d103      	bne.n	801109c <f_lseek+0x2e>
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	7d5b      	ldrb	r3, [r3, #21]
 8011098:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 801109c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d009      	beq.n	80110b8 <f_lseek+0x4a>
 80110a4:	68bb      	ldr	r3, [r7, #8]
 80110a6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80110aa:	4611      	mov	r1, r2
 80110ac:	4618      	mov	r0, r3
 80110ae:	f7fd ff8c 	bl	800efca <unlock_fs>
 80110b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80110b6:	e229      	b.n	801150c <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110bc:	2b00      	cmp	r3, #0
 80110be:	f000 80ea 	beq.w	8011296 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80110c2:	683b      	ldr	r3, [r7, #0]
 80110c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110c8:	d164      	bne.n	8011194 <f_lseek+0x126>
			tbl = fp->cltbl;
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110ce:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80110d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110d2:	1d1a      	adds	r2, r3, #4
 80110d4:	627a      	str	r2, [r7, #36]	@ 0x24
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	617b      	str	r3, [r7, #20]
 80110da:	2302      	movs	r3, #2
 80110dc:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	689b      	ldr	r3, [r3, #8]
 80110e2:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 80110e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d044      	beq.n	8011174 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80110ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110ec:	613b      	str	r3, [r7, #16]
 80110ee:	2300      	movs	r3, #0
 80110f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80110f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110f4:	3302      	adds	r3, #2
 80110f6:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 80110f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110fa:	60fb      	str	r3, [r7, #12]
 80110fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110fe:	3301      	adds	r3, #1
 8011100:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011106:	4618      	mov	r0, r3
 8011108:	f7fe f9e5 	bl	800f4d6 <get_fat>
 801110c:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 801110e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011110:	2b01      	cmp	r3, #1
 8011112:	d809      	bhi.n	8011128 <f_lseek+0xba>
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	2202      	movs	r2, #2
 8011118:	755a      	strb	r2, [r3, #21]
 801111a:	68bb      	ldr	r3, [r7, #8]
 801111c:	2102      	movs	r1, #2
 801111e:	4618      	mov	r0, r3
 8011120:	f7fd ff53 	bl	800efca <unlock_fs>
 8011124:	2302      	movs	r3, #2
 8011126:	e1f1      	b.n	801150c <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801112a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801112e:	d109      	bne.n	8011144 <f_lseek+0xd6>
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	2201      	movs	r2, #1
 8011134:	755a      	strb	r2, [r3, #21]
 8011136:	68bb      	ldr	r3, [r7, #8]
 8011138:	2101      	movs	r1, #1
 801113a:	4618      	mov	r0, r3
 801113c:	f7fd ff45 	bl	800efca <unlock_fs>
 8011140:	2301      	movs	r3, #1
 8011142:	e1e3      	b.n	801150c <f_lseek+0x49e>
					} while (cl == pcl + 1);
 8011144:	68fb      	ldr	r3, [r7, #12]
 8011146:	3301      	adds	r3, #1
 8011148:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801114a:	429a      	cmp	r2, r3
 801114c:	d0d4      	beq.n	80110f8 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 801114e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011150:	697b      	ldr	r3, [r7, #20]
 8011152:	429a      	cmp	r2, r3
 8011154:	d809      	bhi.n	801116a <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 8011156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011158:	1d1a      	adds	r2, r3, #4
 801115a:	627a      	str	r2, [r7, #36]	@ 0x24
 801115c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801115e:	601a      	str	r2, [r3, #0]
 8011160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011162:	1d1a      	adds	r2, r3, #4
 8011164:	627a      	str	r2, [r7, #36]	@ 0x24
 8011166:	693a      	ldr	r2, [r7, #16]
 8011168:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 801116a:	68bb      	ldr	r3, [r7, #8]
 801116c:	699b      	ldr	r3, [r3, #24]
 801116e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011170:	429a      	cmp	r2, r3
 8011172:	d3ba      	bcc.n	80110ea <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011178:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801117a:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 801117c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801117e:	697b      	ldr	r3, [r7, #20]
 8011180:	429a      	cmp	r2, r3
 8011182:	d803      	bhi.n	801118c <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 8011184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011186:	2200      	movs	r2, #0
 8011188:	601a      	str	r2, [r3, #0]
 801118a:	e1b6      	b.n	80114fa <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 801118c:	2311      	movs	r3, #17
 801118e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8011192:	e1b2      	b.n	80114fa <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	68db      	ldr	r3, [r3, #12]
 8011198:	683a      	ldr	r2, [r7, #0]
 801119a:	429a      	cmp	r2, r3
 801119c:	d902      	bls.n	80111a4 <f_lseek+0x136>
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	68db      	ldr	r3, [r3, #12]
 80111a2:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	683a      	ldr	r2, [r7, #0]
 80111a8:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80111aa:	683b      	ldr	r3, [r7, #0]
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	f000 81a4 	beq.w	80114fa <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 80111b2:	683b      	ldr	r3, [r7, #0]
 80111b4:	3b01      	subs	r3, #1
 80111b6:	4619      	mov	r1, r3
 80111b8:	6878      	ldr	r0, [r7, #4]
 80111ba:	f7fe fc1a 	bl	800f9f2 <clmt_clust>
 80111be:	4602      	mov	r2, r0
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80111c4:	68ba      	ldr	r2, [r7, #8]
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	69db      	ldr	r3, [r3, #28]
 80111ca:	4619      	mov	r1, r3
 80111cc:	4610      	mov	r0, r2
 80111ce:	f7fe f963 	bl	800f498 <clust2sect>
 80111d2:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80111d4:	69bb      	ldr	r3, [r7, #24]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d109      	bne.n	80111ee <f_lseek+0x180>
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	2202      	movs	r2, #2
 80111de:	755a      	strb	r2, [r3, #21]
 80111e0:	68bb      	ldr	r3, [r7, #8]
 80111e2:	2102      	movs	r1, #2
 80111e4:	4618      	mov	r0, r3
 80111e6:	f7fd fef0 	bl	800efca <unlock_fs>
 80111ea:	2302      	movs	r3, #2
 80111ec:	e18e      	b.n	801150c <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80111ee:	683b      	ldr	r3, [r7, #0]
 80111f0:	3b01      	subs	r3, #1
 80111f2:	0a5b      	lsrs	r3, r3, #9
 80111f4:	68ba      	ldr	r2, [r7, #8]
 80111f6:	8952      	ldrh	r2, [r2, #10]
 80111f8:	3a01      	subs	r2, #1
 80111fa:	4013      	ands	r3, r2
 80111fc:	69ba      	ldr	r2, [r7, #24]
 80111fe:	4413      	add	r3, r2
 8011200:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	699b      	ldr	r3, [r3, #24]
 8011206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801120a:	2b00      	cmp	r3, #0
 801120c:	f000 8175 	beq.w	80114fa <f_lseek+0x48c>
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	6a1b      	ldr	r3, [r3, #32]
 8011214:	69ba      	ldr	r2, [r7, #24]
 8011216:	429a      	cmp	r2, r3
 8011218:	f000 816f 	beq.w	80114fa <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	7d1b      	ldrb	r3, [r3, #20]
 8011220:	b25b      	sxtb	r3, r3
 8011222:	2b00      	cmp	r3, #0
 8011224:	da1d      	bge.n	8011262 <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011226:	68bb      	ldr	r3, [r7, #8]
 8011228:	7858      	ldrb	r0, [r3, #1]
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	6a1a      	ldr	r2, [r3, #32]
 8011234:	2301      	movs	r3, #1
 8011236:	f7fd fd73 	bl	800ed20 <disk_write>
 801123a:	4603      	mov	r3, r0
 801123c:	2b00      	cmp	r3, #0
 801123e:	d009      	beq.n	8011254 <f_lseek+0x1e6>
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	2201      	movs	r2, #1
 8011244:	755a      	strb	r2, [r3, #21]
 8011246:	68bb      	ldr	r3, [r7, #8]
 8011248:	2101      	movs	r1, #1
 801124a:	4618      	mov	r0, r3
 801124c:	f7fd febd 	bl	800efca <unlock_fs>
 8011250:	2301      	movs	r3, #1
 8011252:	e15b      	b.n	801150c <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	7d1b      	ldrb	r3, [r3, #20]
 8011258:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801125c:	b2da      	uxtb	r2, r3
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011262:	68bb      	ldr	r3, [r7, #8]
 8011264:	7858      	ldrb	r0, [r3, #1]
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801126c:	2301      	movs	r3, #1
 801126e:	69ba      	ldr	r2, [r7, #24]
 8011270:	f7fd fd36 	bl	800ece0 <disk_read>
 8011274:	4603      	mov	r3, r0
 8011276:	2b00      	cmp	r3, #0
 8011278:	d009      	beq.n	801128e <f_lseek+0x220>
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	2201      	movs	r2, #1
 801127e:	755a      	strb	r2, [r3, #21]
 8011280:	68bb      	ldr	r3, [r7, #8]
 8011282:	2101      	movs	r1, #1
 8011284:	4618      	mov	r0, r3
 8011286:	f7fd fea0 	bl	800efca <unlock_fs>
 801128a:	2301      	movs	r3, #1
 801128c:	e13e      	b.n	801150c <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	69ba      	ldr	r2, [r7, #24]
 8011292:	621a      	str	r2, [r3, #32]
 8011294:	e131      	b.n	80114fa <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	68db      	ldr	r3, [r3, #12]
 801129a:	683a      	ldr	r2, [r7, #0]
 801129c:	429a      	cmp	r2, r3
 801129e:	d908      	bls.n	80112b2 <f_lseek+0x244>
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	7d1b      	ldrb	r3, [r3, #20]
 80112a4:	f003 0302 	and.w	r3, r3, #2
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d102      	bne.n	80112b2 <f_lseek+0x244>
			ofs = fp->obj.objsize;
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	68db      	ldr	r3, [r3, #12]
 80112b0:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	699b      	ldr	r3, [r3, #24]
 80112b6:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80112b8:	2300      	movs	r3, #0
 80112ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80112c0:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80112c2:	683b      	ldr	r3, [r7, #0]
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	f000 80c0 	beq.w	801144a <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80112ca:	68bb      	ldr	r3, [r7, #8]
 80112cc:	895b      	ldrh	r3, [r3, #10]
 80112ce:	025b      	lsls	r3, r3, #9
 80112d0:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80112d2:	6a3b      	ldr	r3, [r7, #32]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d01b      	beq.n	8011310 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80112d8:	683b      	ldr	r3, [r7, #0]
 80112da:	1e5a      	subs	r2, r3, #1
 80112dc:	69fb      	ldr	r3, [r7, #28]
 80112de:	fbb2 f2f3 	udiv	r2, r2, r3
 80112e2:	6a3b      	ldr	r3, [r7, #32]
 80112e4:	1e59      	subs	r1, r3, #1
 80112e6:	69fb      	ldr	r3, [r7, #28]
 80112e8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80112ec:	429a      	cmp	r2, r3
 80112ee:	d30f      	bcc.n	8011310 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80112f0:	6a3b      	ldr	r3, [r7, #32]
 80112f2:	1e5a      	subs	r2, r3, #1
 80112f4:	69fb      	ldr	r3, [r7, #28]
 80112f6:	425b      	negs	r3, r3
 80112f8:	401a      	ands	r2, r3
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	699b      	ldr	r3, [r3, #24]
 8011302:	683a      	ldr	r2, [r7, #0]
 8011304:	1ad3      	subs	r3, r2, r3
 8011306:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	69db      	ldr	r3, [r3, #28]
 801130c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801130e:	e02c      	b.n	801136a <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	689b      	ldr	r3, [r3, #8]
 8011314:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011318:	2b00      	cmp	r3, #0
 801131a:	d123      	bne.n	8011364 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	2100      	movs	r1, #0
 8011320:	4618      	mov	r0, r3
 8011322:	f7fe face 	bl	800f8c2 <create_chain>
 8011326:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801132a:	2b01      	cmp	r3, #1
 801132c:	d109      	bne.n	8011342 <f_lseek+0x2d4>
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	2202      	movs	r2, #2
 8011332:	755a      	strb	r2, [r3, #21]
 8011334:	68bb      	ldr	r3, [r7, #8]
 8011336:	2102      	movs	r1, #2
 8011338:	4618      	mov	r0, r3
 801133a:	f7fd fe46 	bl	800efca <unlock_fs>
 801133e:	2302      	movs	r3, #2
 8011340:	e0e4      	b.n	801150c <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011348:	d109      	bne.n	801135e <f_lseek+0x2f0>
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	2201      	movs	r2, #1
 801134e:	755a      	strb	r2, [r3, #21]
 8011350:	68bb      	ldr	r3, [r7, #8]
 8011352:	2101      	movs	r1, #1
 8011354:	4618      	mov	r0, r3
 8011356:	f7fd fe38 	bl	800efca <unlock_fs>
 801135a:	2301      	movs	r3, #1
 801135c:	e0d6      	b.n	801150c <f_lseek+0x49e>
					fp->obj.sclust = clst;
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011362:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011368:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801136a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801136c:	2b00      	cmp	r3, #0
 801136e:	d06c      	beq.n	801144a <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 8011370:	e044      	b.n	80113fc <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 8011372:	683a      	ldr	r2, [r7, #0]
 8011374:	69fb      	ldr	r3, [r7, #28]
 8011376:	1ad3      	subs	r3, r2, r3
 8011378:	603b      	str	r3, [r7, #0]
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	699a      	ldr	r2, [r3, #24]
 801137e:	69fb      	ldr	r3, [r7, #28]
 8011380:	441a      	add	r2, r3
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	7d1b      	ldrb	r3, [r3, #20]
 801138a:	f003 0302 	and.w	r3, r3, #2
 801138e:	2b00      	cmp	r3, #0
 8011390:	d00b      	beq.n	80113aa <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011396:	4618      	mov	r0, r3
 8011398:	f7fe fa93 	bl	800f8c2 <create_chain>
 801139c:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801139e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	d108      	bne.n	80113b6 <f_lseek+0x348>
							ofs = 0; break;
 80113a4:	2300      	movs	r3, #0
 80113a6:	603b      	str	r3, [r7, #0]
 80113a8:	e02c      	b.n	8011404 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80113ae:	4618      	mov	r0, r3
 80113b0:	f7fe f891 	bl	800f4d6 <get_fat>
 80113b4:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80113b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113bc:	d109      	bne.n	80113d2 <f_lseek+0x364>
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	2201      	movs	r2, #1
 80113c2:	755a      	strb	r2, [r3, #21]
 80113c4:	68bb      	ldr	r3, [r7, #8]
 80113c6:	2101      	movs	r1, #1
 80113c8:	4618      	mov	r0, r3
 80113ca:	f7fd fdfe 	bl	800efca <unlock_fs>
 80113ce:	2301      	movs	r3, #1
 80113d0:	e09c      	b.n	801150c <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80113d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113d4:	2b01      	cmp	r3, #1
 80113d6:	d904      	bls.n	80113e2 <f_lseek+0x374>
 80113d8:	68bb      	ldr	r3, [r7, #8]
 80113da:	699b      	ldr	r3, [r3, #24]
 80113dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80113de:	429a      	cmp	r2, r3
 80113e0:	d309      	bcc.n	80113f6 <f_lseek+0x388>
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	2202      	movs	r2, #2
 80113e6:	755a      	strb	r2, [r3, #21]
 80113e8:	68bb      	ldr	r3, [r7, #8]
 80113ea:	2102      	movs	r1, #2
 80113ec:	4618      	mov	r0, r3
 80113ee:	f7fd fdec 	bl	800efca <unlock_fs>
 80113f2:	2302      	movs	r3, #2
 80113f4:	e08a      	b.n	801150c <f_lseek+0x49e>
					fp->clust = clst;
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80113fa:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80113fc:	683a      	ldr	r2, [r7, #0]
 80113fe:	69fb      	ldr	r3, [r7, #28]
 8011400:	429a      	cmp	r2, r3
 8011402:	d8b6      	bhi.n	8011372 <f_lseek+0x304>
				}
				fp->fptr += ofs;
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	699a      	ldr	r2, [r3, #24]
 8011408:	683b      	ldr	r3, [r7, #0]
 801140a:	441a      	add	r2, r3
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8011410:	683b      	ldr	r3, [r7, #0]
 8011412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011416:	2b00      	cmp	r3, #0
 8011418:	d017      	beq.n	801144a <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801141a:	68bb      	ldr	r3, [r7, #8]
 801141c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801141e:	4618      	mov	r0, r3
 8011420:	f7fe f83a 	bl	800f498 <clust2sect>
 8011424:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8011426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011428:	2b00      	cmp	r3, #0
 801142a:	d109      	bne.n	8011440 <f_lseek+0x3d2>
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	2202      	movs	r2, #2
 8011430:	755a      	strb	r2, [r3, #21]
 8011432:	68bb      	ldr	r3, [r7, #8]
 8011434:	2102      	movs	r1, #2
 8011436:	4618      	mov	r0, r3
 8011438:	f7fd fdc7 	bl	800efca <unlock_fs>
 801143c:	2302      	movs	r3, #2
 801143e:	e065      	b.n	801150c <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 8011440:	683b      	ldr	r3, [r7, #0]
 8011442:	0a5b      	lsrs	r3, r3, #9
 8011444:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011446:	4413      	add	r3, r2
 8011448:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	699a      	ldr	r2, [r3, #24]
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	68db      	ldr	r3, [r3, #12]
 8011452:	429a      	cmp	r2, r3
 8011454:	d90a      	bls.n	801146c <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	699a      	ldr	r2, [r3, #24]
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	7d1b      	ldrb	r3, [r3, #20]
 8011462:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011466:	b2da      	uxtb	r2, r3
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	699b      	ldr	r3, [r3, #24]
 8011470:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011474:	2b00      	cmp	r3, #0
 8011476:	d040      	beq.n	80114fa <f_lseek+0x48c>
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	6a1b      	ldr	r3, [r3, #32]
 801147c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801147e:	429a      	cmp	r2, r3
 8011480:	d03b      	beq.n	80114fa <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	7d1b      	ldrb	r3, [r3, #20]
 8011486:	b25b      	sxtb	r3, r3
 8011488:	2b00      	cmp	r3, #0
 801148a:	da1d      	bge.n	80114c8 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801148c:	68bb      	ldr	r3, [r7, #8]
 801148e:	7858      	ldrb	r0, [r3, #1]
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	6a1a      	ldr	r2, [r3, #32]
 801149a:	2301      	movs	r3, #1
 801149c:	f7fd fc40 	bl	800ed20 <disk_write>
 80114a0:	4603      	mov	r3, r0
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d009      	beq.n	80114ba <f_lseek+0x44c>
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	2201      	movs	r2, #1
 80114aa:	755a      	strb	r2, [r3, #21]
 80114ac:	68bb      	ldr	r3, [r7, #8]
 80114ae:	2101      	movs	r1, #1
 80114b0:	4618      	mov	r0, r3
 80114b2:	f7fd fd8a 	bl	800efca <unlock_fs>
 80114b6:	2301      	movs	r3, #1
 80114b8:	e028      	b.n	801150c <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	7d1b      	ldrb	r3, [r3, #20]
 80114be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80114c2:	b2da      	uxtb	r2, r3
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80114c8:	68bb      	ldr	r3, [r7, #8]
 80114ca:	7858      	ldrb	r0, [r3, #1]
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80114d2:	2301      	movs	r3, #1
 80114d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80114d6:	f7fd fc03 	bl	800ece0 <disk_read>
 80114da:	4603      	mov	r3, r0
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d009      	beq.n	80114f4 <f_lseek+0x486>
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	2201      	movs	r2, #1
 80114e4:	755a      	strb	r2, [r3, #21]
 80114e6:	68bb      	ldr	r3, [r7, #8]
 80114e8:	2101      	movs	r1, #1
 80114ea:	4618      	mov	r0, r3
 80114ec:	f7fd fd6d 	bl	800efca <unlock_fs>
 80114f0:	2301      	movs	r3, #1
 80114f2:	e00b      	b.n	801150c <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80114f8:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80114fa:	68bb      	ldr	r3, [r7, #8]
 80114fc:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8011500:	4611      	mov	r1, r2
 8011502:	4618      	mov	r0, r3
 8011504:	f7fd fd61 	bl	800efca <unlock_fs>
 8011508:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 801150c:	4618      	mov	r0, r3
 801150e:	3740      	adds	r7, #64	@ 0x40
 8011510:	46bd      	mov	sp, r7
 8011512:	bd80      	pop	{r7, pc}

08011514 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8011514:	b580      	push	{r7, lr}
 8011516:	b096      	sub	sp, #88	@ 0x58
 8011518:	af00      	add	r7, sp, #0
 801151a:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 801151c:	f107 0108 	add.w	r1, r7, #8
 8011520:	1d3b      	adds	r3, r7, #4
 8011522:	2202      	movs	r2, #2
 8011524:	4618      	mov	r0, r3
 8011526:	f7fe fe85 	bl	8010234 <find_volume>
 801152a:	4603      	mov	r3, r0
 801152c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	dj.obj.fs = fs;
 8011530:	68bb      	ldr	r3, [r7, #8]
 8011532:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8011534:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011538:	2b00      	cmp	r3, #0
 801153a:	f040 80ec 	bne.w	8011716 <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 801153e:	687a      	ldr	r2, [r7, #4]
 8011540:	f107 030c 	add.w	r3, r7, #12
 8011544:	4611      	mov	r1, r2
 8011546:	4618      	mov	r0, r3
 8011548:	f7fe fd68 	bl	801001c <follow_path>
 801154c:	4603      	mov	r3, r0
 801154e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8011552:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011556:	2b00      	cmp	r3, #0
 8011558:	d102      	bne.n	8011560 <f_mkdir+0x4c>
 801155a:	2308      	movs	r3, #8
 801155c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8011560:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011564:	2b04      	cmp	r3, #4
 8011566:	f040 80d6 	bne.w	8011716 <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 801156a:	f107 030c 	add.w	r3, r7, #12
 801156e:	2100      	movs	r1, #0
 8011570:	4618      	mov	r0, r3
 8011572:	f7fe f9a6 	bl	800f8c2 <create_chain>
 8011576:	6478      	str	r0, [r7, #68]	@ 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8011578:	68bb      	ldr	r3, [r7, #8]
 801157a:	895b      	ldrh	r3, [r3, #10]
 801157c:	025b      	lsls	r3, r3, #9
 801157e:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8011580:	2300      	movs	r3, #0
 8011582:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8011586:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011588:	2b00      	cmp	r3, #0
 801158a:	d102      	bne.n	8011592 <f_mkdir+0x7e>
 801158c:	2307      	movs	r3, #7
 801158e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8011592:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011594:	2b01      	cmp	r3, #1
 8011596:	d102      	bne.n	801159e <f_mkdir+0x8a>
 8011598:	2302      	movs	r3, #2
 801159a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 801159e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80115a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115a4:	d102      	bne.n	80115ac <f_mkdir+0x98>
 80115a6:	2301      	movs	r3, #1
 80115a8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 80115ac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d106      	bne.n	80115c2 <f_mkdir+0xae>
 80115b4:	68bb      	ldr	r3, [r7, #8]
 80115b6:	4618      	mov	r0, r3
 80115b8:	f7fd fe8e 	bl	800f2d8 <sync_window>
 80115bc:	4603      	mov	r3, r0
 80115be:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			tm = GET_FATTIME();
 80115c2:	f7fd faef 	bl	800eba4 <get_fattime>
 80115c6:	6438      	str	r0, [r7, #64]	@ 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 80115c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d16a      	bne.n	80116a6 <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 80115d0:	68bb      	ldr	r3, [r7, #8]
 80115d2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80115d4:	4618      	mov	r0, r3
 80115d6:	f7fd ff5f 	bl	800f498 <clust2sect>
 80115da:	64f8      	str	r0, [r7, #76]	@ 0x4c
				dir = fs->win;
 80115dc:	68bb      	ldr	r3, [r7, #8]
 80115de:	3334      	adds	r3, #52	@ 0x34
 80115e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
				mem_set(dir, 0, SS(fs));
 80115e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80115e6:	2100      	movs	r1, #0
 80115e8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80115ea:	f7fd fc7b 	bl	800eee4 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 80115ee:	220b      	movs	r2, #11
 80115f0:	2120      	movs	r1, #32
 80115f2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80115f4:	f7fd fc76 	bl	800eee4 <mem_set>
					dir[DIR_Name] = '.';
 80115f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80115fa:	222e      	movs	r2, #46	@ 0x2e
 80115fc:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 80115fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011600:	330b      	adds	r3, #11
 8011602:	2210      	movs	r2, #16
 8011604:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8011606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011608:	3316      	adds	r3, #22
 801160a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801160c:	4618      	mov	r0, r3
 801160e:	f7fd fc1c 	bl	800ee4a <st_dword>
					st_clust(fs, dir, dcl);
 8011612:	68bb      	ldr	r3, [r7, #8]
 8011614:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011616:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011618:	4618      	mov	r0, r3
 801161a:	f7fe fbc4 	bl	800fda6 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 801161e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011620:	3320      	adds	r3, #32
 8011622:	2220      	movs	r2, #32
 8011624:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011626:	4618      	mov	r0, r3
 8011628:	f7fd fc3b 	bl	800eea2 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801162c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801162e:	3321      	adds	r3, #33	@ 0x21
 8011630:	222e      	movs	r2, #46	@ 0x2e
 8011632:	701a      	strb	r2, [r3, #0]
 8011634:	697b      	ldr	r3, [r7, #20]
 8011636:	64bb      	str	r3, [r7, #72]	@ 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8011638:	68bb      	ldr	r3, [r7, #8]
 801163a:	781b      	ldrb	r3, [r3, #0]
 801163c:	2b03      	cmp	r3, #3
 801163e:	d106      	bne.n	801164e <f_mkdir+0x13a>
 8011640:	68bb      	ldr	r3, [r7, #8]
 8011642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011644:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011646:	429a      	cmp	r2, r3
 8011648:	d101      	bne.n	801164e <f_mkdir+0x13a>
 801164a:	2300      	movs	r3, #0
 801164c:	64bb      	str	r3, [r7, #72]	@ 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 801164e:	68b8      	ldr	r0, [r7, #8]
 8011650:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011652:	3320      	adds	r3, #32
 8011654:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011656:	4619      	mov	r1, r3
 8011658:	f7fe fba5 	bl	800fda6 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801165c:	68bb      	ldr	r3, [r7, #8]
 801165e:	895b      	ldrh	r3, [r3, #10]
 8011660:	653b      	str	r3, [r7, #80]	@ 0x50
 8011662:	e01b      	b.n	801169c <f_mkdir+0x188>
					fs->winsect = dsc++;
 8011664:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011666:	1c5a      	adds	r2, r3, #1
 8011668:	64fa      	str	r2, [r7, #76]	@ 0x4c
 801166a:	68ba      	ldr	r2, [r7, #8]
 801166c:	6313      	str	r3, [r2, #48]	@ 0x30
					fs->wflag = 1;
 801166e:	68bb      	ldr	r3, [r7, #8]
 8011670:	2201      	movs	r2, #1
 8011672:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8011674:	68bb      	ldr	r3, [r7, #8]
 8011676:	4618      	mov	r0, r3
 8011678:	f7fd fe2e 	bl	800f2d8 <sync_window>
 801167c:	4603      	mov	r3, r0
 801167e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					if (res != FR_OK) break;
 8011682:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011686:	2b00      	cmp	r3, #0
 8011688:	d10c      	bne.n	80116a4 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 801168a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801168e:	2100      	movs	r1, #0
 8011690:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011692:	f7fd fc27 	bl	800eee4 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8011696:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011698:	3b01      	subs	r3, #1
 801169a:	653b      	str	r3, [r7, #80]	@ 0x50
 801169c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d1e0      	bne.n	8011664 <f_mkdir+0x150>
 80116a2:	e000      	b.n	80116a6 <f_mkdir+0x192>
					if (res != FR_OK) break;
 80116a4:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 80116a6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d107      	bne.n	80116be <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 80116ae:	f107 030c 	add.w	r3, r7, #12
 80116b2:	4618      	mov	r0, r3
 80116b4:	f7fe fbec 	bl	800fe90 <dir_register>
 80116b8:	4603      	mov	r3, r0
 80116ba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}
			if (res == FR_OK) {
 80116be:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	d120      	bne.n	8011708 <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 80116c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 80116ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116cc:	3316      	adds	r3, #22
 80116ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80116d0:	4618      	mov	r0, r3
 80116d2:	f7fd fbba 	bl	800ee4a <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 80116d6:	68bb      	ldr	r3, [r7, #8]
 80116d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80116da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80116dc:	4618      	mov	r0, r3
 80116de:	f7fe fb62 	bl	800fda6 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 80116e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116e4:	330b      	adds	r3, #11
 80116e6:	2210      	movs	r2, #16
 80116e8:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 80116ea:	68bb      	ldr	r3, [r7, #8]
 80116ec:	2201      	movs	r2, #1
 80116ee:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 80116f0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d10e      	bne.n	8011716 <f_mkdir+0x202>
					res = sync_fs(fs);
 80116f8:	68bb      	ldr	r3, [r7, #8]
 80116fa:	4618      	mov	r0, r3
 80116fc:	f7fd fe5e 	bl	800f3bc <sync_fs>
 8011700:	4603      	mov	r3, r0
 8011702:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8011706:	e006      	b.n	8011716 <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8011708:	f107 030c 	add.w	r3, r7, #12
 801170c:	2200      	movs	r2, #0
 801170e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011710:	4618      	mov	r0, r3
 8011712:	f7fe f871 	bl	800f7f8 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8011716:	68bb      	ldr	r3, [r7, #8]
 8011718:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 801171c:	4611      	mov	r1, r2
 801171e:	4618      	mov	r0, r3
 8011720:	f7fd fc53 	bl	800efca <unlock_fs>
 8011724:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 8011728:	4618      	mov	r0, r3
 801172a:	3758      	adds	r7, #88	@ 0x58
 801172c:	46bd      	mov	sp, r7
 801172e:	bd80      	pop	{r7, pc}

08011730 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011730:	b480      	push	{r7}
 8011732:	b087      	sub	sp, #28
 8011734:	af00      	add	r7, sp, #0
 8011736:	60f8      	str	r0, [r7, #12]
 8011738:	60b9      	str	r1, [r7, #8]
 801173a:	4613      	mov	r3, r2
 801173c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801173e:	2301      	movs	r3, #1
 8011740:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011742:	2300      	movs	r3, #0
 8011744:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011746:	4b1f      	ldr	r3, [pc, #124]	@ (80117c4 <FATFS_LinkDriverEx+0x94>)
 8011748:	7a5b      	ldrb	r3, [r3, #9]
 801174a:	b2db      	uxtb	r3, r3
 801174c:	2b00      	cmp	r3, #0
 801174e:	d131      	bne.n	80117b4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011750:	4b1c      	ldr	r3, [pc, #112]	@ (80117c4 <FATFS_LinkDriverEx+0x94>)
 8011752:	7a5b      	ldrb	r3, [r3, #9]
 8011754:	b2db      	uxtb	r3, r3
 8011756:	461a      	mov	r2, r3
 8011758:	4b1a      	ldr	r3, [pc, #104]	@ (80117c4 <FATFS_LinkDriverEx+0x94>)
 801175a:	2100      	movs	r1, #0
 801175c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801175e:	4b19      	ldr	r3, [pc, #100]	@ (80117c4 <FATFS_LinkDriverEx+0x94>)
 8011760:	7a5b      	ldrb	r3, [r3, #9]
 8011762:	b2db      	uxtb	r3, r3
 8011764:	4a17      	ldr	r2, [pc, #92]	@ (80117c4 <FATFS_LinkDriverEx+0x94>)
 8011766:	009b      	lsls	r3, r3, #2
 8011768:	4413      	add	r3, r2
 801176a:	68fa      	ldr	r2, [r7, #12]
 801176c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801176e:	4b15      	ldr	r3, [pc, #84]	@ (80117c4 <FATFS_LinkDriverEx+0x94>)
 8011770:	7a5b      	ldrb	r3, [r3, #9]
 8011772:	b2db      	uxtb	r3, r3
 8011774:	461a      	mov	r2, r3
 8011776:	4b13      	ldr	r3, [pc, #76]	@ (80117c4 <FATFS_LinkDriverEx+0x94>)
 8011778:	4413      	add	r3, r2
 801177a:	79fa      	ldrb	r2, [r7, #7]
 801177c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801177e:	4b11      	ldr	r3, [pc, #68]	@ (80117c4 <FATFS_LinkDriverEx+0x94>)
 8011780:	7a5b      	ldrb	r3, [r3, #9]
 8011782:	b2db      	uxtb	r3, r3
 8011784:	1c5a      	adds	r2, r3, #1
 8011786:	b2d1      	uxtb	r1, r2
 8011788:	4a0e      	ldr	r2, [pc, #56]	@ (80117c4 <FATFS_LinkDriverEx+0x94>)
 801178a:	7251      	strb	r1, [r2, #9]
 801178c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801178e:	7dbb      	ldrb	r3, [r7, #22]
 8011790:	3330      	adds	r3, #48	@ 0x30
 8011792:	b2da      	uxtb	r2, r3
 8011794:	68bb      	ldr	r3, [r7, #8]
 8011796:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011798:	68bb      	ldr	r3, [r7, #8]
 801179a:	3301      	adds	r3, #1
 801179c:	223a      	movs	r2, #58	@ 0x3a
 801179e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80117a0:	68bb      	ldr	r3, [r7, #8]
 80117a2:	3302      	adds	r3, #2
 80117a4:	222f      	movs	r2, #47	@ 0x2f
 80117a6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80117a8:	68bb      	ldr	r3, [r7, #8]
 80117aa:	3303      	adds	r3, #3
 80117ac:	2200      	movs	r2, #0
 80117ae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80117b0:	2300      	movs	r3, #0
 80117b2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80117b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80117b6:	4618      	mov	r0, r3
 80117b8:	371c      	adds	r7, #28
 80117ba:	46bd      	mov	sp, r7
 80117bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c0:	4770      	bx	lr
 80117c2:	bf00      	nop
 80117c4:	20001718 	.word	0x20001718

080117c8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80117c8:	b580      	push	{r7, lr}
 80117ca:	b082      	sub	sp, #8
 80117cc:	af00      	add	r7, sp, #0
 80117ce:	6078      	str	r0, [r7, #4]
 80117d0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80117d2:	2200      	movs	r2, #0
 80117d4:	6839      	ldr	r1, [r7, #0]
 80117d6:	6878      	ldr	r0, [r7, #4]
 80117d8:	f7ff ffaa 	bl	8011730 <FATFS_LinkDriverEx>
 80117dc:	4603      	mov	r3, r0
}
 80117de:	4618      	mov	r0, r3
 80117e0:	3708      	adds	r7, #8
 80117e2:	46bd      	mov	sp, r7
 80117e4:	bd80      	pop	{r7, pc}

080117e6 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 80117e6:	b580      	push	{r7, lr}
 80117e8:	b084      	sub	sp, #16
 80117ea:	af00      	add	r7, sp, #0
 80117ec:	4603      	mov	r3, r0
 80117ee:	6039      	str	r1, [r7, #0]
 80117f0:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 80117f2:	2300      	movs	r3, #0
 80117f4:	60bb      	str	r3, [r7, #8]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 80117f6:	f107 0308 	add.w	r3, r7, #8
 80117fa:	2101      	movs	r1, #1
 80117fc:	4618      	mov	r0, r3
 80117fe:	f000 f939 	bl	8011a74 <osSemaphoreCreate>
 8011802:	4602      	mov	r2, r0
 8011804:	683b      	ldr	r3, [r7, #0]
 8011806:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 8011808:	683b      	ldr	r3, [r7, #0]
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	2b00      	cmp	r3, #0
 801180e:	bf14      	ite	ne
 8011810:	2301      	movne	r3, #1
 8011812:	2300      	moveq	r3, #0
 8011814:	b2db      	uxtb	r3, r3
 8011816:	60fb      	str	r3, [r7, #12]

    return ret;
 8011818:	68fb      	ldr	r3, [r7, #12]
}
 801181a:	4618      	mov	r0, r3
 801181c:	3710      	adds	r7, #16
 801181e:	46bd      	mov	sp, r7
 8011820:	bd80      	pop	{r7, pc}

08011822 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8011822:	b580      	push	{r7, lr}
 8011824:	b082      	sub	sp, #8
 8011826:	af00      	add	r7, sp, #0
 8011828:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 801182a:	6878      	ldr	r0, [r7, #4]
 801182c:	f000 f9c4 	bl	8011bb8 <osSemaphoreDelete>
#endif
    return 1;
 8011830:	2301      	movs	r3, #1
}
 8011832:	4618      	mov	r0, r3
 8011834:	3708      	adds	r7, #8
 8011836:	46bd      	mov	sp, r7
 8011838:	bd80      	pop	{r7, pc}

0801183a <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 801183a:	b580      	push	{r7, lr}
 801183c:	b084      	sub	sp, #16
 801183e:	af00      	add	r7, sp, #0
 8011840:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8011842:	2300      	movs	r3, #0
 8011844:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8011846:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801184a:	6878      	ldr	r0, [r7, #4]
 801184c:	f000 f930 	bl	8011ab0 <osSemaphoreWait>
 8011850:	4603      	mov	r3, r0
 8011852:	2b00      	cmp	r3, #0
 8011854:	d101      	bne.n	801185a <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 8011856:	2301      	movs	r3, #1
 8011858:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 801185a:	68fb      	ldr	r3, [r7, #12]
}
 801185c:	4618      	mov	r0, r3
 801185e:	3710      	adds	r7, #16
 8011860:	46bd      	mov	sp, r7
 8011862:	bd80      	pop	{r7, pc}

08011864 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8011864:	b580      	push	{r7, lr}
 8011866:	b082      	sub	sp, #8
 8011868:	af00      	add	r7, sp, #0
 801186a:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 801186c:	6878      	ldr	r0, [r7, #4]
 801186e:	f000 f96d 	bl	8011b4c <osSemaphoreRelease>
#endif
}
 8011872:	bf00      	nop
 8011874:	3708      	adds	r7, #8
 8011876:	46bd      	mov	sp, r7
 8011878:	bd80      	pop	{r7, pc}

0801187a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 801187a:	b480      	push	{r7}
 801187c:	b085      	sub	sp, #20
 801187e:	af00      	add	r7, sp, #0
 8011880:	4603      	mov	r3, r0
 8011882:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8011884:	2300      	movs	r3, #0
 8011886:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8011888:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801188c:	2b84      	cmp	r3, #132	@ 0x84
 801188e:	d005      	beq.n	801189c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8011890:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	4413      	add	r3, r2
 8011898:	3303      	adds	r3, #3
 801189a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 801189c:	68fb      	ldr	r3, [r7, #12]
}
 801189e:	4618      	mov	r0, r3
 80118a0:	3714      	adds	r7, #20
 80118a2:	46bd      	mov	sp, r7
 80118a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a8:	4770      	bx	lr

080118aa <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80118aa:	b480      	push	{r7}
 80118ac:	b083      	sub	sp, #12
 80118ae:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80118b0:	f3ef 8305 	mrs	r3, IPSR
 80118b4:	607b      	str	r3, [r7, #4]
  return(result);
 80118b6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	bf14      	ite	ne
 80118bc:	2301      	movne	r3, #1
 80118be:	2300      	moveq	r3, #0
 80118c0:	b2db      	uxtb	r3, r3
}
 80118c2:	4618      	mov	r0, r3
 80118c4:	370c      	adds	r7, #12
 80118c6:	46bd      	mov	sp, r7
 80118c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118cc:	4770      	bx	lr

080118ce <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80118ce:	b580      	push	{r7, lr}
 80118d0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80118d2:	f001 f9eb 	bl	8012cac <vTaskStartScheduler>
  
  return osOK;
 80118d6:	2300      	movs	r3, #0
}
 80118d8:	4618      	mov	r0, r3
 80118da:	bd80      	pop	{r7, pc}

080118dc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80118dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80118de:	b087      	sub	sp, #28
 80118e0:	af02      	add	r7, sp, #8
 80118e2:	6078      	str	r0, [r7, #4]
 80118e4:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	685c      	ldr	r4, [r3, #4]
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80118f2:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80118fa:	4618      	mov	r0, r3
 80118fc:	f7ff ffbd 	bl	801187a <makeFreeRtosPriority>
 8011900:	4602      	mov	r2, r0
 8011902:	f107 030c 	add.w	r3, r7, #12
 8011906:	9301      	str	r3, [sp, #4]
 8011908:	9200      	str	r2, [sp, #0]
 801190a:	683b      	ldr	r3, [r7, #0]
 801190c:	4632      	mov	r2, r6
 801190e:	4629      	mov	r1, r5
 8011910:	4620      	mov	r0, r4
 8011912:	f000 ffad 	bl	8012870 <xTaskCreate>
 8011916:	4603      	mov	r3, r0
 8011918:	2b01      	cmp	r3, #1
 801191a:	d001      	beq.n	8011920 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 801191c:	2300      	movs	r3, #0
 801191e:	e000      	b.n	8011922 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8011920:	68fb      	ldr	r3, [r7, #12]
}
 8011922:	4618      	mov	r0, r3
 8011924:	3714      	adds	r7, #20
 8011926:	46bd      	mov	sp, r7
 8011928:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801192a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 801192a:	b580      	push	{r7, lr}
 801192c:	b084      	sub	sp, #16
 801192e:	af00      	add	r7, sp, #0
 8011930:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	2b00      	cmp	r3, #0
 801193a:	d001      	beq.n	8011940 <osDelay+0x16>
 801193c:	68fb      	ldr	r3, [r7, #12]
 801193e:	e000      	b.n	8011942 <osDelay+0x18>
 8011940:	2301      	movs	r3, #1
 8011942:	4618      	mov	r0, r3
 8011944:	f001 f8e8 	bl	8012b18 <vTaskDelay>
  
  return osOK;
 8011948:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 801194a:	4618      	mov	r0, r3
 801194c:	3710      	adds	r7, #16
 801194e:	46bd      	mov	sp, r7
 8011950:	bd80      	pop	{r7, pc}

08011952 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8011952:	b580      	push	{r7, lr}
 8011954:	b082      	sub	sp, #8
 8011956:	af00      	add	r7, sp, #0
 8011958:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 801195a:	2001      	movs	r0, #1
 801195c:	f000 fada 	bl	8011f14 <xQueueCreateMutex>
 8011960:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 8011962:	4618      	mov	r0, r3
 8011964:	3708      	adds	r7, #8
 8011966:	46bd      	mov	sp, r7
 8011968:	bd80      	pop	{r7, pc}
	...

0801196c <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 801196c:	b580      	push	{r7, lr}
 801196e:	b084      	sub	sp, #16
 8011970:	af00      	add	r7, sp, #0
 8011972:	6078      	str	r0, [r7, #4]
 8011974:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8011976:	2300      	movs	r3, #0
 8011978:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	2b00      	cmp	r3, #0
 801197e:	d101      	bne.n	8011984 <osMutexWait+0x18>
    return osErrorParameter;
 8011980:	2380      	movs	r3, #128	@ 0x80
 8011982:	e03a      	b.n	80119fa <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8011984:	2300      	movs	r3, #0
 8011986:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8011988:	683b      	ldr	r3, [r7, #0]
 801198a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801198e:	d103      	bne.n	8011998 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8011990:	f04f 33ff 	mov.w	r3, #4294967295
 8011994:	60fb      	str	r3, [r7, #12]
 8011996:	e009      	b.n	80119ac <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8011998:	683b      	ldr	r3, [r7, #0]
 801199a:	2b00      	cmp	r3, #0
 801199c:	d006      	beq.n	80119ac <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 801199e:	683b      	ldr	r3, [r7, #0]
 80119a0:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d101      	bne.n	80119ac <osMutexWait+0x40>
      ticks = 1;
 80119a8:	2301      	movs	r3, #1
 80119aa:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80119ac:	f7ff ff7d 	bl	80118aa <inHandlerMode>
 80119b0:	4603      	mov	r3, r0
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d017      	beq.n	80119e6 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80119b6:	f107 0308 	add.w	r3, r7, #8
 80119ba:	461a      	mov	r2, r3
 80119bc:	2100      	movs	r1, #0
 80119be:	6878      	ldr	r0, [r7, #4]
 80119c0:	f000 fd62 	bl	8012488 <xQueueReceiveFromISR>
 80119c4:	4603      	mov	r3, r0
 80119c6:	2b01      	cmp	r3, #1
 80119c8:	d001      	beq.n	80119ce <osMutexWait+0x62>
      return osErrorOS;
 80119ca:	23ff      	movs	r3, #255	@ 0xff
 80119cc:	e015      	b.n	80119fa <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80119ce:	68bb      	ldr	r3, [r7, #8]
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d011      	beq.n	80119f8 <osMutexWait+0x8c>
 80119d4:	4b0b      	ldr	r3, [pc, #44]	@ (8011a04 <osMutexWait+0x98>)
 80119d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80119da:	601a      	str	r2, [r3, #0]
 80119dc:	f3bf 8f4f 	dsb	sy
 80119e0:	f3bf 8f6f 	isb	sy
 80119e4:	e008      	b.n	80119f8 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80119e6:	68f9      	ldr	r1, [r7, #12]
 80119e8:	6878      	ldr	r0, [r7, #4]
 80119ea:	f000 fc3d 	bl	8012268 <xQueueSemaphoreTake>
 80119ee:	4603      	mov	r3, r0
 80119f0:	2b01      	cmp	r3, #1
 80119f2:	d001      	beq.n	80119f8 <osMutexWait+0x8c>
    return osErrorOS;
 80119f4:	23ff      	movs	r3, #255	@ 0xff
 80119f6:	e000      	b.n	80119fa <osMutexWait+0x8e>
  }
  
  return osOK;
 80119f8:	2300      	movs	r3, #0
}
 80119fa:	4618      	mov	r0, r3
 80119fc:	3710      	adds	r7, #16
 80119fe:	46bd      	mov	sp, r7
 8011a00:	bd80      	pop	{r7, pc}
 8011a02:	bf00      	nop
 8011a04:	e000ed04 	.word	0xe000ed04

08011a08 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8011a08:	b580      	push	{r7, lr}
 8011a0a:	b084      	sub	sp, #16
 8011a0c:	af00      	add	r7, sp, #0
 8011a0e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8011a10:	2300      	movs	r3, #0
 8011a12:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8011a14:	2300      	movs	r3, #0
 8011a16:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8011a18:	f7ff ff47 	bl	80118aa <inHandlerMode>
 8011a1c:	4603      	mov	r3, r0
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	d016      	beq.n	8011a50 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8011a22:	f107 0308 	add.w	r3, r7, #8
 8011a26:	4619      	mov	r1, r3
 8011a28:	6878      	ldr	r0, [r7, #4]
 8011a2a:	f000 fb8d 	bl	8012148 <xQueueGiveFromISR>
 8011a2e:	4603      	mov	r3, r0
 8011a30:	2b01      	cmp	r3, #1
 8011a32:	d001      	beq.n	8011a38 <osMutexRelease+0x30>
      return osErrorOS;
 8011a34:	23ff      	movs	r3, #255	@ 0xff
 8011a36:	e017      	b.n	8011a68 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011a38:	68bb      	ldr	r3, [r7, #8]
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d013      	beq.n	8011a66 <osMutexRelease+0x5e>
 8011a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8011a70 <osMutexRelease+0x68>)
 8011a40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011a44:	601a      	str	r2, [r3, #0]
 8011a46:	f3bf 8f4f 	dsb	sy
 8011a4a:	f3bf 8f6f 	isb	sy
 8011a4e:	e00a      	b.n	8011a66 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8011a50:	2300      	movs	r3, #0
 8011a52:	2200      	movs	r2, #0
 8011a54:	2100      	movs	r1, #0
 8011a56:	6878      	ldr	r0, [r7, #4]
 8011a58:	f000 fa74 	bl	8011f44 <xQueueGenericSend>
 8011a5c:	4603      	mov	r3, r0
 8011a5e:	2b01      	cmp	r3, #1
 8011a60:	d001      	beq.n	8011a66 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8011a62:	23ff      	movs	r3, #255	@ 0xff
 8011a64:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8011a66:	68fb      	ldr	r3, [r7, #12]
}
 8011a68:	4618      	mov	r0, r3
 8011a6a:	3710      	adds	r7, #16
 8011a6c:	46bd      	mov	sp, r7
 8011a6e:	bd80      	pop	{r7, pc}
 8011a70:	e000ed04 	.word	0xe000ed04

08011a74 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8011a74:	b580      	push	{r7, lr}
 8011a76:	b084      	sub	sp, #16
 8011a78:	af00      	add	r7, sp, #0
 8011a7a:	6078      	str	r0, [r7, #4]
 8011a7c:	6039      	str	r1, [r7, #0]
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 8011a7e:	683b      	ldr	r3, [r7, #0]
 8011a80:	2b01      	cmp	r3, #1
 8011a82:	d110      	bne.n	8011aa6 <osSemaphoreCreate+0x32>
    vSemaphoreCreateBinary(sema);
 8011a84:	2203      	movs	r2, #3
 8011a86:	2100      	movs	r1, #0
 8011a88:	2001      	movs	r0, #1
 8011a8a:	f000 f9d3 	bl	8011e34 <xQueueGenericCreate>
 8011a8e:	60f8      	str	r0, [r7, #12]
 8011a90:	68fb      	ldr	r3, [r7, #12]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d005      	beq.n	8011aa2 <osSemaphoreCreate+0x2e>
 8011a96:	2300      	movs	r3, #0
 8011a98:	2200      	movs	r2, #0
 8011a9a:	2100      	movs	r1, #0
 8011a9c:	68f8      	ldr	r0, [r7, #12]
 8011a9e:	f000 fa51 	bl	8011f44 <xQueueGenericSend>
    return sema;
 8011aa2:	68fb      	ldr	r3, [r7, #12]
 8011aa4:	e000      	b.n	8011aa8 <osSemaphoreCreate+0x34>
  }
  else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
    return xSemaphoreCreateCounting(count, count);
#else
    return NULL;
 8011aa6:	2300      	movs	r3, #0
#endif
  }
#endif
}
 8011aa8:	4618      	mov	r0, r3
 8011aaa:	3710      	adds	r7, #16
 8011aac:	46bd      	mov	sp, r7
 8011aae:	bd80      	pop	{r7, pc}

08011ab0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b084      	sub	sp, #16
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	6078      	str	r0, [r7, #4]
 8011ab8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8011aba:	2300      	movs	r3, #0
 8011abc:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d101      	bne.n	8011ac8 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8011ac4:	2380      	movs	r3, #128	@ 0x80
 8011ac6:	e03a      	b.n	8011b3e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8011ac8:	2300      	movs	r3, #0
 8011aca:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8011acc:	683b      	ldr	r3, [r7, #0]
 8011ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ad2:	d103      	bne.n	8011adc <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8011ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8011ad8:	60fb      	str	r3, [r7, #12]
 8011ada:	e009      	b.n	8011af0 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8011adc:	683b      	ldr	r3, [r7, #0]
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d006      	beq.n	8011af0 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8011ae2:	683b      	ldr	r3, [r7, #0]
 8011ae4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8011ae6:	68fb      	ldr	r3, [r7, #12]
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d101      	bne.n	8011af0 <osSemaphoreWait+0x40>
      ticks = 1;
 8011aec:	2301      	movs	r3, #1
 8011aee:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8011af0:	f7ff fedb 	bl	80118aa <inHandlerMode>
 8011af4:	4603      	mov	r3, r0
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d017      	beq.n	8011b2a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8011afa:	f107 0308 	add.w	r3, r7, #8
 8011afe:	461a      	mov	r2, r3
 8011b00:	2100      	movs	r1, #0
 8011b02:	6878      	ldr	r0, [r7, #4]
 8011b04:	f000 fcc0 	bl	8012488 <xQueueReceiveFromISR>
 8011b08:	4603      	mov	r3, r0
 8011b0a:	2b01      	cmp	r3, #1
 8011b0c:	d001      	beq.n	8011b12 <osSemaphoreWait+0x62>
      return osErrorOS;
 8011b0e:	23ff      	movs	r3, #255	@ 0xff
 8011b10:	e015      	b.n	8011b3e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8011b12:	68bb      	ldr	r3, [r7, #8]
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d011      	beq.n	8011b3c <osSemaphoreWait+0x8c>
 8011b18:	4b0b      	ldr	r3, [pc, #44]	@ (8011b48 <osSemaphoreWait+0x98>)
 8011b1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011b1e:	601a      	str	r2, [r3, #0]
 8011b20:	f3bf 8f4f 	dsb	sy
 8011b24:	f3bf 8f6f 	isb	sy
 8011b28:	e008      	b.n	8011b3c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8011b2a:	68f9      	ldr	r1, [r7, #12]
 8011b2c:	6878      	ldr	r0, [r7, #4]
 8011b2e:	f000 fb9b 	bl	8012268 <xQueueSemaphoreTake>
 8011b32:	4603      	mov	r3, r0
 8011b34:	2b01      	cmp	r3, #1
 8011b36:	d001      	beq.n	8011b3c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8011b38:	23ff      	movs	r3, #255	@ 0xff
 8011b3a:	e000      	b.n	8011b3e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8011b3c:	2300      	movs	r3, #0
}
 8011b3e:	4618      	mov	r0, r3
 8011b40:	3710      	adds	r7, #16
 8011b42:	46bd      	mov	sp, r7
 8011b44:	bd80      	pop	{r7, pc}
 8011b46:	bf00      	nop
 8011b48:	e000ed04 	.word	0xe000ed04

08011b4c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8011b4c:	b580      	push	{r7, lr}
 8011b4e:	b084      	sub	sp, #16
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8011b54:	2300      	movs	r3, #0
 8011b56:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8011b58:	2300      	movs	r3, #0
 8011b5a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8011b5c:	f7ff fea5 	bl	80118aa <inHandlerMode>
 8011b60:	4603      	mov	r3, r0
 8011b62:	2b00      	cmp	r3, #0
 8011b64:	d016      	beq.n	8011b94 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8011b66:	f107 0308 	add.w	r3, r7, #8
 8011b6a:	4619      	mov	r1, r3
 8011b6c:	6878      	ldr	r0, [r7, #4]
 8011b6e:	f000 faeb 	bl	8012148 <xQueueGiveFromISR>
 8011b72:	4603      	mov	r3, r0
 8011b74:	2b01      	cmp	r3, #1
 8011b76:	d001      	beq.n	8011b7c <osSemaphoreRelease+0x30>
      return osErrorOS;
 8011b78:	23ff      	movs	r3, #255	@ 0xff
 8011b7a:	e017      	b.n	8011bac <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011b7c:	68bb      	ldr	r3, [r7, #8]
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d013      	beq.n	8011baa <osSemaphoreRelease+0x5e>
 8011b82:	4b0c      	ldr	r3, [pc, #48]	@ (8011bb4 <osSemaphoreRelease+0x68>)
 8011b84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011b88:	601a      	str	r2, [r3, #0]
 8011b8a:	f3bf 8f4f 	dsb	sy
 8011b8e:	f3bf 8f6f 	isb	sy
 8011b92:	e00a      	b.n	8011baa <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8011b94:	2300      	movs	r3, #0
 8011b96:	2200      	movs	r2, #0
 8011b98:	2100      	movs	r1, #0
 8011b9a:	6878      	ldr	r0, [r7, #4]
 8011b9c:	f000 f9d2 	bl	8011f44 <xQueueGenericSend>
 8011ba0:	4603      	mov	r3, r0
 8011ba2:	2b01      	cmp	r3, #1
 8011ba4:	d001      	beq.n	8011baa <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8011ba6:	23ff      	movs	r3, #255	@ 0xff
 8011ba8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8011baa:	68fb      	ldr	r3, [r7, #12]
}
 8011bac:	4618      	mov	r0, r3
 8011bae:	3710      	adds	r7, #16
 8011bb0:	46bd      	mov	sp, r7
 8011bb2:	bd80      	pop	{r7, pc}
 8011bb4:	e000ed04 	.word	0xe000ed04

08011bb8 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b082      	sub	sp, #8
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8011bc0:	f7ff fe73 	bl	80118aa <inHandlerMode>
 8011bc4:	4603      	mov	r3, r0
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d001      	beq.n	8011bce <osSemaphoreDelete+0x16>
    return osErrorISR;
 8011bca:	2382      	movs	r3, #130	@ 0x82
 8011bcc:	e003      	b.n	8011bd6 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8011bce:	6878      	ldr	r0, [r7, #4]
 8011bd0:	f000 fcdc 	bl	801258c <vQueueDelete>

  return osOK; 
 8011bd4:	2300      	movs	r3, #0
}
 8011bd6:	4618      	mov	r0, r3
 8011bd8:	3708      	adds	r7, #8
 8011bda:	46bd      	mov	sp, r7
 8011bdc:	bd80      	pop	{r7, pc}

08011bde <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 8011bde:	b580      	push	{r7, lr}
 8011be0:	b082      	sub	sp, #8
 8011be2:	af00      	add	r7, sp, #0
 8011be4:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 8011be6:	6878      	ldr	r0, [r7, #4]
 8011be8:	f000 ffcc 	bl	8012b84 <vTaskSuspend>
  
  return osOK;
 8011bec:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8011bee:	4618      	mov	r0, r3
 8011bf0:	3708      	adds	r7, #8
 8011bf2:	46bd      	mov	sp, r7
 8011bf4:	bd80      	pop	{r7, pc}

08011bf6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011bf6:	b480      	push	{r7}
 8011bf8:	b083      	sub	sp, #12
 8011bfa:	af00      	add	r7, sp, #0
 8011bfc:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	f103 0208 	add.w	r2, r3, #8
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8011c0e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	f103 0208 	add.w	r2, r3, #8
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	f103 0208 	add.w	r2, r3, #8
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	2200      	movs	r2, #0
 8011c28:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011c2a:	bf00      	nop
 8011c2c:	370c      	adds	r7, #12
 8011c2e:	46bd      	mov	sp, r7
 8011c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c34:	4770      	bx	lr

08011c36 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011c36:	b480      	push	{r7}
 8011c38:	b083      	sub	sp, #12
 8011c3a:	af00      	add	r7, sp, #0
 8011c3c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	2200      	movs	r2, #0
 8011c42:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011c44:	bf00      	nop
 8011c46:	370c      	adds	r7, #12
 8011c48:	46bd      	mov	sp, r7
 8011c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4e:	4770      	bx	lr

08011c50 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011c50:	b480      	push	{r7}
 8011c52:	b085      	sub	sp, #20
 8011c54:	af00      	add	r7, sp, #0
 8011c56:	6078      	str	r0, [r7, #4]
 8011c58:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	685b      	ldr	r3, [r3, #4]
 8011c5e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011c60:	683b      	ldr	r3, [r7, #0]
 8011c62:	68fa      	ldr	r2, [r7, #12]
 8011c64:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	689a      	ldr	r2, [r3, #8]
 8011c6a:	683b      	ldr	r3, [r7, #0]
 8011c6c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	689b      	ldr	r3, [r3, #8]
 8011c72:	683a      	ldr	r2, [r7, #0]
 8011c74:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011c76:	68fb      	ldr	r3, [r7, #12]
 8011c78:	683a      	ldr	r2, [r7, #0]
 8011c7a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8011c7c:	683b      	ldr	r3, [r7, #0]
 8011c7e:	687a      	ldr	r2, [r7, #4]
 8011c80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	681b      	ldr	r3, [r3, #0]
 8011c86:	1c5a      	adds	r2, r3, #1
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	601a      	str	r2, [r3, #0]
}
 8011c8c:	bf00      	nop
 8011c8e:	3714      	adds	r7, #20
 8011c90:	46bd      	mov	sp, r7
 8011c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c96:	4770      	bx	lr

08011c98 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011c98:	b480      	push	{r7}
 8011c9a:	b085      	sub	sp, #20
 8011c9c:	af00      	add	r7, sp, #0
 8011c9e:	6078      	str	r0, [r7, #4]
 8011ca0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011ca2:	683b      	ldr	r3, [r7, #0]
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011ca8:	68bb      	ldr	r3, [r7, #8]
 8011caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011cae:	d103      	bne.n	8011cb8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	691b      	ldr	r3, [r3, #16]
 8011cb4:	60fb      	str	r3, [r7, #12]
 8011cb6:	e00c      	b.n	8011cd2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	3308      	adds	r3, #8
 8011cbc:	60fb      	str	r3, [r7, #12]
 8011cbe:	e002      	b.n	8011cc6 <vListInsert+0x2e>
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	685b      	ldr	r3, [r3, #4]
 8011cc4:	60fb      	str	r3, [r7, #12]
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	685b      	ldr	r3, [r3, #4]
 8011cca:	681b      	ldr	r3, [r3, #0]
 8011ccc:	68ba      	ldr	r2, [r7, #8]
 8011cce:	429a      	cmp	r2, r3
 8011cd0:	d2f6      	bcs.n	8011cc0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011cd2:	68fb      	ldr	r3, [r7, #12]
 8011cd4:	685a      	ldr	r2, [r3, #4]
 8011cd6:	683b      	ldr	r3, [r7, #0]
 8011cd8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011cda:	683b      	ldr	r3, [r7, #0]
 8011cdc:	685b      	ldr	r3, [r3, #4]
 8011cde:	683a      	ldr	r2, [r7, #0]
 8011ce0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011ce2:	683b      	ldr	r3, [r7, #0]
 8011ce4:	68fa      	ldr	r2, [r7, #12]
 8011ce6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011ce8:	68fb      	ldr	r3, [r7, #12]
 8011cea:	683a      	ldr	r2, [r7, #0]
 8011cec:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011cee:	683b      	ldr	r3, [r7, #0]
 8011cf0:	687a      	ldr	r2, [r7, #4]
 8011cf2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	1c5a      	adds	r2, r3, #1
 8011cfa:	687b      	ldr	r3, [r7, #4]
 8011cfc:	601a      	str	r2, [r3, #0]
}
 8011cfe:	bf00      	nop
 8011d00:	3714      	adds	r7, #20
 8011d02:	46bd      	mov	sp, r7
 8011d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d08:	4770      	bx	lr

08011d0a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011d0a:	b480      	push	{r7}
 8011d0c:	b085      	sub	sp, #20
 8011d0e:	af00      	add	r7, sp, #0
 8011d10:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	691b      	ldr	r3, [r3, #16]
 8011d16:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	685b      	ldr	r3, [r3, #4]
 8011d1c:	687a      	ldr	r2, [r7, #4]
 8011d1e:	6892      	ldr	r2, [r2, #8]
 8011d20:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	689b      	ldr	r3, [r3, #8]
 8011d26:	687a      	ldr	r2, [r7, #4]
 8011d28:	6852      	ldr	r2, [r2, #4]
 8011d2a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011d2c:	68fb      	ldr	r3, [r7, #12]
 8011d2e:	685b      	ldr	r3, [r3, #4]
 8011d30:	687a      	ldr	r2, [r7, #4]
 8011d32:	429a      	cmp	r2, r3
 8011d34:	d103      	bne.n	8011d3e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	689a      	ldr	r2, [r3, #8]
 8011d3a:	68fb      	ldr	r3, [r7, #12]
 8011d3c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	2200      	movs	r2, #0
 8011d42:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011d44:	68fb      	ldr	r3, [r7, #12]
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	1e5a      	subs	r2, r3, #1
 8011d4a:	68fb      	ldr	r3, [r7, #12]
 8011d4c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011d4e:	68fb      	ldr	r3, [r7, #12]
 8011d50:	681b      	ldr	r3, [r3, #0]
}
 8011d52:	4618      	mov	r0, r3
 8011d54:	3714      	adds	r7, #20
 8011d56:	46bd      	mov	sp, r7
 8011d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d5c:	4770      	bx	lr
	...

08011d60 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011d60:	b580      	push	{r7, lr}
 8011d62:	b084      	sub	sp, #16
 8011d64:	af00      	add	r7, sp, #0
 8011d66:	6078      	str	r0, [r7, #4]
 8011d68:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d10b      	bne.n	8011d8c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d78:	f383 8811 	msr	BASEPRI, r3
 8011d7c:	f3bf 8f6f 	isb	sy
 8011d80:	f3bf 8f4f 	dsb	sy
 8011d84:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011d86:	bf00      	nop
 8011d88:	bf00      	nop
 8011d8a:	e7fd      	b.n	8011d88 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011d8c:	f001 ff04 	bl	8013b98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011d90:	68fb      	ldr	r3, [r7, #12]
 8011d92:	681a      	ldr	r2, [r3, #0]
 8011d94:	68fb      	ldr	r3, [r7, #12]
 8011d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011d98:	68f9      	ldr	r1, [r7, #12]
 8011d9a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011d9c:	fb01 f303 	mul.w	r3, r1, r3
 8011da0:	441a      	add	r2, r3
 8011da2:	68fb      	ldr	r3, [r7, #12]
 8011da4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011da6:	68fb      	ldr	r3, [r7, #12]
 8011da8:	2200      	movs	r2, #0
 8011daa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011dac:	68fb      	ldr	r3, [r7, #12]
 8011dae:	681a      	ldr	r2, [r3, #0]
 8011db0:	68fb      	ldr	r3, [r7, #12]
 8011db2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	681a      	ldr	r2, [r3, #0]
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011dbc:	3b01      	subs	r3, #1
 8011dbe:	68f9      	ldr	r1, [r7, #12]
 8011dc0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011dc2:	fb01 f303 	mul.w	r3, r1, r3
 8011dc6:	441a      	add	r2, r3
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011dcc:	68fb      	ldr	r3, [r7, #12]
 8011dce:	22ff      	movs	r2, #255	@ 0xff
 8011dd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	22ff      	movs	r2, #255	@ 0xff
 8011dd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011ddc:	683b      	ldr	r3, [r7, #0]
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d114      	bne.n	8011e0c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	691b      	ldr	r3, [r3, #16]
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d01a      	beq.n	8011e20 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011dea:	68fb      	ldr	r3, [r7, #12]
 8011dec:	3310      	adds	r3, #16
 8011dee:	4618      	mov	r0, r3
 8011df0:	f001 f99e 	bl	8013130 <xTaskRemoveFromEventList>
 8011df4:	4603      	mov	r3, r0
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d012      	beq.n	8011e20 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8011e30 <xQueueGenericReset+0xd0>)
 8011dfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e00:	601a      	str	r2, [r3, #0]
 8011e02:	f3bf 8f4f 	dsb	sy
 8011e06:	f3bf 8f6f 	isb	sy
 8011e0a:	e009      	b.n	8011e20 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	3310      	adds	r3, #16
 8011e10:	4618      	mov	r0, r3
 8011e12:	f7ff fef0 	bl	8011bf6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	3324      	adds	r3, #36	@ 0x24
 8011e1a:	4618      	mov	r0, r3
 8011e1c:	f7ff feeb 	bl	8011bf6 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011e20:	f001 feec 	bl	8013bfc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011e24:	2301      	movs	r3, #1
}
 8011e26:	4618      	mov	r0, r3
 8011e28:	3710      	adds	r7, #16
 8011e2a:	46bd      	mov	sp, r7
 8011e2c:	bd80      	pop	{r7, pc}
 8011e2e:	bf00      	nop
 8011e30:	e000ed04 	.word	0xe000ed04

08011e34 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8011e34:	b580      	push	{r7, lr}
 8011e36:	b08a      	sub	sp, #40	@ 0x28
 8011e38:	af02      	add	r7, sp, #8
 8011e3a:	60f8      	str	r0, [r7, #12]
 8011e3c:	60b9      	str	r1, [r7, #8]
 8011e3e:	4613      	mov	r3, r2
 8011e40:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d10b      	bne.n	8011e60 <xQueueGenericCreate+0x2c>
	__asm volatile
 8011e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e4c:	f383 8811 	msr	BASEPRI, r3
 8011e50:	f3bf 8f6f 	isb	sy
 8011e54:	f3bf 8f4f 	dsb	sy
 8011e58:	613b      	str	r3, [r7, #16]
}
 8011e5a:	bf00      	nop
 8011e5c:	bf00      	nop
 8011e5e:	e7fd      	b.n	8011e5c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011e60:	68fb      	ldr	r3, [r7, #12]
 8011e62:	68ba      	ldr	r2, [r7, #8]
 8011e64:	fb02 f303 	mul.w	r3, r2, r3
 8011e68:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011e6a:	69fb      	ldr	r3, [r7, #28]
 8011e6c:	3348      	adds	r3, #72	@ 0x48
 8011e6e:	4618      	mov	r0, r3
 8011e70:	f001 ffb4 	bl	8013ddc <pvPortMalloc>
 8011e74:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011e76:	69bb      	ldr	r3, [r7, #24]
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d00d      	beq.n	8011e98 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011e7c:	69bb      	ldr	r3, [r7, #24]
 8011e7e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011e80:	697b      	ldr	r3, [r7, #20]
 8011e82:	3348      	adds	r3, #72	@ 0x48
 8011e84:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011e86:	79fa      	ldrb	r2, [r7, #7]
 8011e88:	69bb      	ldr	r3, [r7, #24]
 8011e8a:	9300      	str	r3, [sp, #0]
 8011e8c:	4613      	mov	r3, r2
 8011e8e:	697a      	ldr	r2, [r7, #20]
 8011e90:	68b9      	ldr	r1, [r7, #8]
 8011e92:	68f8      	ldr	r0, [r7, #12]
 8011e94:	f000 f805 	bl	8011ea2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011e98:	69bb      	ldr	r3, [r7, #24]
	}
 8011e9a:	4618      	mov	r0, r3
 8011e9c:	3720      	adds	r7, #32
 8011e9e:	46bd      	mov	sp, r7
 8011ea0:	bd80      	pop	{r7, pc}

08011ea2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011ea2:	b580      	push	{r7, lr}
 8011ea4:	b084      	sub	sp, #16
 8011ea6:	af00      	add	r7, sp, #0
 8011ea8:	60f8      	str	r0, [r7, #12]
 8011eaa:	60b9      	str	r1, [r7, #8]
 8011eac:	607a      	str	r2, [r7, #4]
 8011eae:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011eb0:	68bb      	ldr	r3, [r7, #8]
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d103      	bne.n	8011ebe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011eb6:	69bb      	ldr	r3, [r7, #24]
 8011eb8:	69ba      	ldr	r2, [r7, #24]
 8011eba:	601a      	str	r2, [r3, #0]
 8011ebc:	e002      	b.n	8011ec4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011ebe:	69bb      	ldr	r3, [r7, #24]
 8011ec0:	687a      	ldr	r2, [r7, #4]
 8011ec2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011ec4:	69bb      	ldr	r3, [r7, #24]
 8011ec6:	68fa      	ldr	r2, [r7, #12]
 8011ec8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011eca:	69bb      	ldr	r3, [r7, #24]
 8011ecc:	68ba      	ldr	r2, [r7, #8]
 8011ece:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011ed0:	2101      	movs	r1, #1
 8011ed2:	69b8      	ldr	r0, [r7, #24]
 8011ed4:	f7ff ff44 	bl	8011d60 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011ed8:	bf00      	nop
 8011eda:	3710      	adds	r7, #16
 8011edc:	46bd      	mov	sp, r7
 8011ede:	bd80      	pop	{r7, pc}

08011ee0 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8011ee0:	b580      	push	{r7, lr}
 8011ee2:	b082      	sub	sp, #8
 8011ee4:	af00      	add	r7, sp, #0
 8011ee6:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d00e      	beq.n	8011f0c <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	2200      	movs	r2, #0
 8011ef2:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	2200      	movs	r2, #0
 8011ef8:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	2200      	movs	r2, #0
 8011efe:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8011f00:	2300      	movs	r3, #0
 8011f02:	2200      	movs	r2, #0
 8011f04:	2100      	movs	r1, #0
 8011f06:	6878      	ldr	r0, [r7, #4]
 8011f08:	f000 f81c 	bl	8011f44 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8011f0c:	bf00      	nop
 8011f0e:	3708      	adds	r7, #8
 8011f10:	46bd      	mov	sp, r7
 8011f12:	bd80      	pop	{r7, pc}

08011f14 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8011f14:	b580      	push	{r7, lr}
 8011f16:	b086      	sub	sp, #24
 8011f18:	af00      	add	r7, sp, #0
 8011f1a:	4603      	mov	r3, r0
 8011f1c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8011f1e:	2301      	movs	r3, #1
 8011f20:	617b      	str	r3, [r7, #20]
 8011f22:	2300      	movs	r3, #0
 8011f24:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8011f26:	79fb      	ldrb	r3, [r7, #7]
 8011f28:	461a      	mov	r2, r3
 8011f2a:	6939      	ldr	r1, [r7, #16]
 8011f2c:	6978      	ldr	r0, [r7, #20]
 8011f2e:	f7ff ff81 	bl	8011e34 <xQueueGenericCreate>
 8011f32:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8011f34:	68f8      	ldr	r0, [r7, #12]
 8011f36:	f7ff ffd3 	bl	8011ee0 <prvInitialiseMutex>

		return xNewQueue;
 8011f3a:	68fb      	ldr	r3, [r7, #12]
	}
 8011f3c:	4618      	mov	r0, r3
 8011f3e:	3718      	adds	r7, #24
 8011f40:	46bd      	mov	sp, r7
 8011f42:	bd80      	pop	{r7, pc}

08011f44 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011f44:	b580      	push	{r7, lr}
 8011f46:	b08e      	sub	sp, #56	@ 0x38
 8011f48:	af00      	add	r7, sp, #0
 8011f4a:	60f8      	str	r0, [r7, #12]
 8011f4c:	60b9      	str	r1, [r7, #8]
 8011f4e:	607a      	str	r2, [r7, #4]
 8011f50:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011f52:	2300      	movs	r3, #0
 8011f54:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d10b      	bne.n	8011f78 <xQueueGenericSend+0x34>
	__asm volatile
 8011f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f64:	f383 8811 	msr	BASEPRI, r3
 8011f68:	f3bf 8f6f 	isb	sy
 8011f6c:	f3bf 8f4f 	dsb	sy
 8011f70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011f72:	bf00      	nop
 8011f74:	bf00      	nop
 8011f76:	e7fd      	b.n	8011f74 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011f78:	68bb      	ldr	r3, [r7, #8]
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d103      	bne.n	8011f86 <xQueueGenericSend+0x42>
 8011f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d101      	bne.n	8011f8a <xQueueGenericSend+0x46>
 8011f86:	2301      	movs	r3, #1
 8011f88:	e000      	b.n	8011f8c <xQueueGenericSend+0x48>
 8011f8a:	2300      	movs	r3, #0
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d10b      	bne.n	8011fa8 <xQueueGenericSend+0x64>
	__asm volatile
 8011f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f94:	f383 8811 	msr	BASEPRI, r3
 8011f98:	f3bf 8f6f 	isb	sy
 8011f9c:	f3bf 8f4f 	dsb	sy
 8011fa0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011fa2:	bf00      	nop
 8011fa4:	bf00      	nop
 8011fa6:	e7fd      	b.n	8011fa4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011fa8:	683b      	ldr	r3, [r7, #0]
 8011faa:	2b02      	cmp	r3, #2
 8011fac:	d103      	bne.n	8011fb6 <xQueueGenericSend+0x72>
 8011fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011fb2:	2b01      	cmp	r3, #1
 8011fb4:	d101      	bne.n	8011fba <xQueueGenericSend+0x76>
 8011fb6:	2301      	movs	r3, #1
 8011fb8:	e000      	b.n	8011fbc <xQueueGenericSend+0x78>
 8011fba:	2300      	movs	r3, #0
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d10b      	bne.n	8011fd8 <xQueueGenericSend+0x94>
	__asm volatile
 8011fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fc4:	f383 8811 	msr	BASEPRI, r3
 8011fc8:	f3bf 8f6f 	isb	sy
 8011fcc:	f3bf 8f4f 	dsb	sy
 8011fd0:	623b      	str	r3, [r7, #32]
}
 8011fd2:	bf00      	nop
 8011fd4:	bf00      	nop
 8011fd6:	e7fd      	b.n	8011fd4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011fd8:	f001 fa88 	bl	80134ec <xTaskGetSchedulerState>
 8011fdc:	4603      	mov	r3, r0
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d102      	bne.n	8011fe8 <xQueueGenericSend+0xa4>
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d101      	bne.n	8011fec <xQueueGenericSend+0xa8>
 8011fe8:	2301      	movs	r3, #1
 8011fea:	e000      	b.n	8011fee <xQueueGenericSend+0xaa>
 8011fec:	2300      	movs	r3, #0
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d10b      	bne.n	801200a <xQueueGenericSend+0xc6>
	__asm volatile
 8011ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ff6:	f383 8811 	msr	BASEPRI, r3
 8011ffa:	f3bf 8f6f 	isb	sy
 8011ffe:	f3bf 8f4f 	dsb	sy
 8012002:	61fb      	str	r3, [r7, #28]
}
 8012004:	bf00      	nop
 8012006:	bf00      	nop
 8012008:	e7fd      	b.n	8012006 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801200a:	f001 fdc5 	bl	8013b98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801200e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012010:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012016:	429a      	cmp	r2, r3
 8012018:	d302      	bcc.n	8012020 <xQueueGenericSend+0xdc>
 801201a:	683b      	ldr	r3, [r7, #0]
 801201c:	2b02      	cmp	r3, #2
 801201e:	d129      	bne.n	8012074 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012020:	683a      	ldr	r2, [r7, #0]
 8012022:	68b9      	ldr	r1, [r7, #8]
 8012024:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012026:	f000 fae8 	bl	80125fa <prvCopyDataToQueue>
 801202a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801202c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801202e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012030:	2b00      	cmp	r3, #0
 8012032:	d010      	beq.n	8012056 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012036:	3324      	adds	r3, #36	@ 0x24
 8012038:	4618      	mov	r0, r3
 801203a:	f001 f879 	bl	8013130 <xTaskRemoveFromEventList>
 801203e:	4603      	mov	r3, r0
 8012040:	2b00      	cmp	r3, #0
 8012042:	d013      	beq.n	801206c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012044:	4b3f      	ldr	r3, [pc, #252]	@ (8012144 <xQueueGenericSend+0x200>)
 8012046:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801204a:	601a      	str	r2, [r3, #0]
 801204c:	f3bf 8f4f 	dsb	sy
 8012050:	f3bf 8f6f 	isb	sy
 8012054:	e00a      	b.n	801206c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012058:	2b00      	cmp	r3, #0
 801205a:	d007      	beq.n	801206c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801205c:	4b39      	ldr	r3, [pc, #228]	@ (8012144 <xQueueGenericSend+0x200>)
 801205e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012062:	601a      	str	r2, [r3, #0]
 8012064:	f3bf 8f4f 	dsb	sy
 8012068:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801206c:	f001 fdc6 	bl	8013bfc <vPortExitCritical>
				return pdPASS;
 8012070:	2301      	movs	r3, #1
 8012072:	e063      	b.n	801213c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	2b00      	cmp	r3, #0
 8012078:	d103      	bne.n	8012082 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801207a:	f001 fdbf 	bl	8013bfc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801207e:	2300      	movs	r3, #0
 8012080:	e05c      	b.n	801213c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012084:	2b00      	cmp	r3, #0
 8012086:	d106      	bne.n	8012096 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012088:	f107 0314 	add.w	r3, r7, #20
 801208c:	4618      	mov	r0, r3
 801208e:	f001 f8b3 	bl	80131f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012092:	2301      	movs	r3, #1
 8012094:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012096:	f001 fdb1 	bl	8013bfc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801209a:	f000 fe59 	bl	8012d50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801209e:	f001 fd7b 	bl	8013b98 <vPortEnterCritical>
 80120a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80120a8:	b25b      	sxtb	r3, r3
 80120aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120ae:	d103      	bne.n	80120b8 <xQueueGenericSend+0x174>
 80120b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120b2:	2200      	movs	r2, #0
 80120b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80120b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80120be:	b25b      	sxtb	r3, r3
 80120c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120c4:	d103      	bne.n	80120ce <xQueueGenericSend+0x18a>
 80120c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120c8:	2200      	movs	r2, #0
 80120ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80120ce:	f001 fd95 	bl	8013bfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80120d2:	1d3a      	adds	r2, r7, #4
 80120d4:	f107 0314 	add.w	r3, r7, #20
 80120d8:	4611      	mov	r1, r2
 80120da:	4618      	mov	r0, r3
 80120dc:	f001 f8a2 	bl	8013224 <xTaskCheckForTimeOut>
 80120e0:	4603      	mov	r3, r0
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d124      	bne.n	8012130 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80120e6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80120e8:	f000 fb7f 	bl	80127ea <prvIsQueueFull>
 80120ec:	4603      	mov	r3, r0
 80120ee:	2b00      	cmp	r3, #0
 80120f0:	d018      	beq.n	8012124 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80120f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120f4:	3310      	adds	r3, #16
 80120f6:	687a      	ldr	r2, [r7, #4]
 80120f8:	4611      	mov	r1, r2
 80120fa:	4618      	mov	r0, r3
 80120fc:	f000 fff2 	bl	80130e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8012100:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012102:	f000 fb0a 	bl	801271a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8012106:	f000 fe31 	bl	8012d6c <xTaskResumeAll>
 801210a:	4603      	mov	r3, r0
 801210c:	2b00      	cmp	r3, #0
 801210e:	f47f af7c 	bne.w	801200a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8012112:	4b0c      	ldr	r3, [pc, #48]	@ (8012144 <xQueueGenericSend+0x200>)
 8012114:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012118:	601a      	str	r2, [r3, #0]
 801211a:	f3bf 8f4f 	dsb	sy
 801211e:	f3bf 8f6f 	isb	sy
 8012122:	e772      	b.n	801200a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012124:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012126:	f000 faf8 	bl	801271a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801212a:	f000 fe1f 	bl	8012d6c <xTaskResumeAll>
 801212e:	e76c      	b.n	801200a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8012130:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012132:	f000 faf2 	bl	801271a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012136:	f000 fe19 	bl	8012d6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801213a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801213c:	4618      	mov	r0, r3
 801213e:	3738      	adds	r7, #56	@ 0x38
 8012140:	46bd      	mov	sp, r7
 8012142:	bd80      	pop	{r7, pc}
 8012144:	e000ed04 	.word	0xe000ed04

08012148 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012148:	b580      	push	{r7, lr}
 801214a:	b08e      	sub	sp, #56	@ 0x38
 801214c:	af00      	add	r7, sp, #0
 801214e:	6078      	str	r0, [r7, #4]
 8012150:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8012156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012158:	2b00      	cmp	r3, #0
 801215a:	d10b      	bne.n	8012174 <xQueueGiveFromISR+0x2c>
	__asm volatile
 801215c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012160:	f383 8811 	msr	BASEPRI, r3
 8012164:	f3bf 8f6f 	isb	sy
 8012168:	f3bf 8f4f 	dsb	sy
 801216c:	623b      	str	r3, [r7, #32]
}
 801216e:	bf00      	nop
 8012170:	bf00      	nop
 8012172:	e7fd      	b.n	8012170 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012178:	2b00      	cmp	r3, #0
 801217a:	d00b      	beq.n	8012194 <xQueueGiveFromISR+0x4c>
	__asm volatile
 801217c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012180:	f383 8811 	msr	BASEPRI, r3
 8012184:	f3bf 8f6f 	isb	sy
 8012188:	f3bf 8f4f 	dsb	sy
 801218c:	61fb      	str	r3, [r7, #28]
}
 801218e:	bf00      	nop
 8012190:	bf00      	nop
 8012192:	e7fd      	b.n	8012190 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8012194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	2b00      	cmp	r3, #0
 801219a:	d103      	bne.n	80121a4 <xQueueGiveFromISR+0x5c>
 801219c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801219e:	689b      	ldr	r3, [r3, #8]
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d101      	bne.n	80121a8 <xQueueGiveFromISR+0x60>
 80121a4:	2301      	movs	r3, #1
 80121a6:	e000      	b.n	80121aa <xQueueGiveFromISR+0x62>
 80121a8:	2300      	movs	r3, #0
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d10b      	bne.n	80121c6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80121ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121b2:	f383 8811 	msr	BASEPRI, r3
 80121b6:	f3bf 8f6f 	isb	sy
 80121ba:	f3bf 8f4f 	dsb	sy
 80121be:	61bb      	str	r3, [r7, #24]
}
 80121c0:	bf00      	nop
 80121c2:	bf00      	nop
 80121c4:	e7fd      	b.n	80121c2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80121c6:	f001 fdc7 	bl	8013d58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80121ca:	f3ef 8211 	mrs	r2, BASEPRI
 80121ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121d2:	f383 8811 	msr	BASEPRI, r3
 80121d6:	f3bf 8f6f 	isb	sy
 80121da:	f3bf 8f4f 	dsb	sy
 80121de:	617a      	str	r2, [r7, #20]
 80121e0:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80121e2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80121e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80121e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80121ea:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80121ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80121f2:	429a      	cmp	r2, r3
 80121f4:	d22b      	bcs.n	801224e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80121f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80121fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012202:	1c5a      	adds	r2, r3, #1
 8012204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012206:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012208:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801220c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012210:	d112      	bne.n	8012238 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012216:	2b00      	cmp	r3, #0
 8012218:	d016      	beq.n	8012248 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801221a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801221c:	3324      	adds	r3, #36	@ 0x24
 801221e:	4618      	mov	r0, r3
 8012220:	f000 ff86 	bl	8013130 <xTaskRemoveFromEventList>
 8012224:	4603      	mov	r3, r0
 8012226:	2b00      	cmp	r3, #0
 8012228:	d00e      	beq.n	8012248 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801222a:	683b      	ldr	r3, [r7, #0]
 801222c:	2b00      	cmp	r3, #0
 801222e:	d00b      	beq.n	8012248 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012230:	683b      	ldr	r3, [r7, #0]
 8012232:	2201      	movs	r2, #1
 8012234:	601a      	str	r2, [r3, #0]
 8012236:	e007      	b.n	8012248 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012238:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801223c:	3301      	adds	r3, #1
 801223e:	b2db      	uxtb	r3, r3
 8012240:	b25a      	sxtb	r2, r3
 8012242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012244:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8012248:	2301      	movs	r3, #1
 801224a:	637b      	str	r3, [r7, #52]	@ 0x34
 801224c:	e001      	b.n	8012252 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801224e:	2300      	movs	r3, #0
 8012250:	637b      	str	r3, [r7, #52]	@ 0x34
 8012252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012254:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801225c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801225e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012260:	4618      	mov	r0, r3
 8012262:	3738      	adds	r7, #56	@ 0x38
 8012264:	46bd      	mov	sp, r7
 8012266:	bd80      	pop	{r7, pc}

08012268 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8012268:	b580      	push	{r7, lr}
 801226a:	b08e      	sub	sp, #56	@ 0x38
 801226c:	af00      	add	r7, sp, #0
 801226e:	6078      	str	r0, [r7, #4]
 8012270:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8012272:	2300      	movs	r3, #0
 8012274:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801227a:	2300      	movs	r3, #0
 801227c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801227e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012280:	2b00      	cmp	r3, #0
 8012282:	d10b      	bne.n	801229c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8012284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012288:	f383 8811 	msr	BASEPRI, r3
 801228c:	f3bf 8f6f 	isb	sy
 8012290:	f3bf 8f4f 	dsb	sy
 8012294:	623b      	str	r3, [r7, #32]
}
 8012296:	bf00      	nop
 8012298:	bf00      	nop
 801229a:	e7fd      	b.n	8012298 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801229c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801229e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d00b      	beq.n	80122bc <xQueueSemaphoreTake+0x54>
	__asm volatile
 80122a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122a8:	f383 8811 	msr	BASEPRI, r3
 80122ac:	f3bf 8f6f 	isb	sy
 80122b0:	f3bf 8f4f 	dsb	sy
 80122b4:	61fb      	str	r3, [r7, #28]
}
 80122b6:	bf00      	nop
 80122b8:	bf00      	nop
 80122ba:	e7fd      	b.n	80122b8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80122bc:	f001 f916 	bl	80134ec <xTaskGetSchedulerState>
 80122c0:	4603      	mov	r3, r0
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d102      	bne.n	80122cc <xQueueSemaphoreTake+0x64>
 80122c6:	683b      	ldr	r3, [r7, #0]
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	d101      	bne.n	80122d0 <xQueueSemaphoreTake+0x68>
 80122cc:	2301      	movs	r3, #1
 80122ce:	e000      	b.n	80122d2 <xQueueSemaphoreTake+0x6a>
 80122d0:	2300      	movs	r3, #0
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d10b      	bne.n	80122ee <xQueueSemaphoreTake+0x86>
	__asm volatile
 80122d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122da:	f383 8811 	msr	BASEPRI, r3
 80122de:	f3bf 8f6f 	isb	sy
 80122e2:	f3bf 8f4f 	dsb	sy
 80122e6:	61bb      	str	r3, [r7, #24]
}
 80122e8:	bf00      	nop
 80122ea:	bf00      	nop
 80122ec:	e7fd      	b.n	80122ea <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80122ee:	f001 fc53 	bl	8013b98 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80122f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80122f6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80122f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d024      	beq.n	8012348 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80122fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012300:	1e5a      	subs	r2, r3, #1
 8012302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012304:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012308:	681b      	ldr	r3, [r3, #0]
 801230a:	2b00      	cmp	r3, #0
 801230c:	d104      	bne.n	8012318 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801230e:	f001 fa99 	bl	8013844 <pvTaskIncrementMutexHeldCount>
 8012312:	4602      	mov	r2, r0
 8012314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012316:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801231a:	691b      	ldr	r3, [r3, #16]
 801231c:	2b00      	cmp	r3, #0
 801231e:	d00f      	beq.n	8012340 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012322:	3310      	adds	r3, #16
 8012324:	4618      	mov	r0, r3
 8012326:	f000 ff03 	bl	8013130 <xTaskRemoveFromEventList>
 801232a:	4603      	mov	r3, r0
 801232c:	2b00      	cmp	r3, #0
 801232e:	d007      	beq.n	8012340 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012330:	4b54      	ldr	r3, [pc, #336]	@ (8012484 <xQueueSemaphoreTake+0x21c>)
 8012332:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012336:	601a      	str	r2, [r3, #0]
 8012338:	f3bf 8f4f 	dsb	sy
 801233c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012340:	f001 fc5c 	bl	8013bfc <vPortExitCritical>
				return pdPASS;
 8012344:	2301      	movs	r3, #1
 8012346:	e098      	b.n	801247a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012348:	683b      	ldr	r3, [r7, #0]
 801234a:	2b00      	cmp	r3, #0
 801234c:	d112      	bne.n	8012374 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801234e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012350:	2b00      	cmp	r3, #0
 8012352:	d00b      	beq.n	801236c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8012354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012358:	f383 8811 	msr	BASEPRI, r3
 801235c:	f3bf 8f6f 	isb	sy
 8012360:	f3bf 8f4f 	dsb	sy
 8012364:	617b      	str	r3, [r7, #20]
}
 8012366:	bf00      	nop
 8012368:	bf00      	nop
 801236a:	e7fd      	b.n	8012368 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 801236c:	f001 fc46 	bl	8013bfc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012370:	2300      	movs	r3, #0
 8012372:	e082      	b.n	801247a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012376:	2b00      	cmp	r3, #0
 8012378:	d106      	bne.n	8012388 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801237a:	f107 030c 	add.w	r3, r7, #12
 801237e:	4618      	mov	r0, r3
 8012380:	f000 ff3a 	bl	80131f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012384:	2301      	movs	r3, #1
 8012386:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012388:	f001 fc38 	bl	8013bfc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 801238c:	f000 fce0 	bl	8012d50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012390:	f001 fc02 	bl	8013b98 <vPortEnterCritical>
 8012394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012396:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801239a:	b25b      	sxtb	r3, r3
 801239c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123a0:	d103      	bne.n	80123aa <xQueueSemaphoreTake+0x142>
 80123a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123a4:	2200      	movs	r2, #0
 80123a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80123aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80123b0:	b25b      	sxtb	r3, r3
 80123b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123b6:	d103      	bne.n	80123c0 <xQueueSemaphoreTake+0x158>
 80123b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123ba:	2200      	movs	r2, #0
 80123bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80123c0:	f001 fc1c 	bl	8013bfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80123c4:	463a      	mov	r2, r7
 80123c6:	f107 030c 	add.w	r3, r7, #12
 80123ca:	4611      	mov	r1, r2
 80123cc:	4618      	mov	r0, r3
 80123ce:	f000 ff29 	bl	8013224 <xTaskCheckForTimeOut>
 80123d2:	4603      	mov	r3, r0
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d132      	bne.n	801243e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80123d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80123da:	f000 f9f0 	bl	80127be <prvIsQueueEmpty>
 80123de:	4603      	mov	r3, r0
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d026      	beq.n	8012432 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80123e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d109      	bne.n	8012400 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80123ec:	f001 fbd4 	bl	8013b98 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80123f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123f2:	689b      	ldr	r3, [r3, #8]
 80123f4:	4618      	mov	r0, r3
 80123f6:	f001 f897 	bl	8013528 <xTaskPriorityInherit>
 80123fa:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80123fc:	f001 fbfe 	bl	8013bfc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012402:	3324      	adds	r3, #36	@ 0x24
 8012404:	683a      	ldr	r2, [r7, #0]
 8012406:	4611      	mov	r1, r2
 8012408:	4618      	mov	r0, r3
 801240a:	f000 fe6b 	bl	80130e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801240e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012410:	f000 f983 	bl	801271a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012414:	f000 fcaa 	bl	8012d6c <xTaskResumeAll>
 8012418:	4603      	mov	r3, r0
 801241a:	2b00      	cmp	r3, #0
 801241c:	f47f af67 	bne.w	80122ee <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8012420:	4b18      	ldr	r3, [pc, #96]	@ (8012484 <xQueueSemaphoreTake+0x21c>)
 8012422:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012426:	601a      	str	r2, [r3, #0]
 8012428:	f3bf 8f4f 	dsb	sy
 801242c:	f3bf 8f6f 	isb	sy
 8012430:	e75d      	b.n	80122ee <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8012432:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012434:	f000 f971 	bl	801271a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012438:	f000 fc98 	bl	8012d6c <xTaskResumeAll>
 801243c:	e757      	b.n	80122ee <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801243e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012440:	f000 f96b 	bl	801271a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012444:	f000 fc92 	bl	8012d6c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012448:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801244a:	f000 f9b8 	bl	80127be <prvIsQueueEmpty>
 801244e:	4603      	mov	r3, r0
 8012450:	2b00      	cmp	r3, #0
 8012452:	f43f af4c 	beq.w	80122ee <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8012456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012458:	2b00      	cmp	r3, #0
 801245a:	d00d      	beq.n	8012478 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 801245c:	f001 fb9c 	bl	8013b98 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012460:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012462:	f000 f8b2 	bl	80125ca <prvGetDisinheritPriorityAfterTimeout>
 8012466:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8012468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801246a:	689b      	ldr	r3, [r3, #8]
 801246c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801246e:	4618      	mov	r0, r3
 8012470:	f001 f958 	bl	8013724 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8012474:	f001 fbc2 	bl	8013bfc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012478:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801247a:	4618      	mov	r0, r3
 801247c:	3738      	adds	r7, #56	@ 0x38
 801247e:	46bd      	mov	sp, r7
 8012480:	bd80      	pop	{r7, pc}
 8012482:	bf00      	nop
 8012484:	e000ed04 	.word	0xe000ed04

08012488 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012488:	b580      	push	{r7, lr}
 801248a:	b08e      	sub	sp, #56	@ 0x38
 801248c:	af00      	add	r7, sp, #0
 801248e:	60f8      	str	r0, [r7, #12]
 8012490:	60b9      	str	r1, [r7, #8]
 8012492:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801249a:	2b00      	cmp	r3, #0
 801249c:	d10b      	bne.n	80124b6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 801249e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124a2:	f383 8811 	msr	BASEPRI, r3
 80124a6:	f3bf 8f6f 	isb	sy
 80124aa:	f3bf 8f4f 	dsb	sy
 80124ae:	623b      	str	r3, [r7, #32]
}
 80124b0:	bf00      	nop
 80124b2:	bf00      	nop
 80124b4:	e7fd      	b.n	80124b2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80124b6:	68bb      	ldr	r3, [r7, #8]
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d103      	bne.n	80124c4 <xQueueReceiveFromISR+0x3c>
 80124bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80124c0:	2b00      	cmp	r3, #0
 80124c2:	d101      	bne.n	80124c8 <xQueueReceiveFromISR+0x40>
 80124c4:	2301      	movs	r3, #1
 80124c6:	e000      	b.n	80124ca <xQueueReceiveFromISR+0x42>
 80124c8:	2300      	movs	r3, #0
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d10b      	bne.n	80124e6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80124ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124d2:	f383 8811 	msr	BASEPRI, r3
 80124d6:	f3bf 8f6f 	isb	sy
 80124da:	f3bf 8f4f 	dsb	sy
 80124de:	61fb      	str	r3, [r7, #28]
}
 80124e0:	bf00      	nop
 80124e2:	bf00      	nop
 80124e4:	e7fd      	b.n	80124e2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80124e6:	f001 fc37 	bl	8013d58 <vPortValidateInterruptPriority>
	__asm volatile
 80124ea:	f3ef 8211 	mrs	r2, BASEPRI
 80124ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124f2:	f383 8811 	msr	BASEPRI, r3
 80124f6:	f3bf 8f6f 	isb	sy
 80124fa:	f3bf 8f4f 	dsb	sy
 80124fe:	61ba      	str	r2, [r7, #24]
 8012500:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8012502:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012504:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801250a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801250c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801250e:	2b00      	cmp	r3, #0
 8012510:	d02f      	beq.n	8012572 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8012512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012514:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012518:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 801251c:	68b9      	ldr	r1, [r7, #8]
 801251e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012520:	f000 f8d5 	bl	80126ce <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012526:	1e5a      	subs	r2, r3, #1
 8012528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801252a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801252c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012534:	d112      	bne.n	801255c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012538:	691b      	ldr	r3, [r3, #16]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d016      	beq.n	801256c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801253e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012540:	3310      	adds	r3, #16
 8012542:	4618      	mov	r0, r3
 8012544:	f000 fdf4 	bl	8013130 <xTaskRemoveFromEventList>
 8012548:	4603      	mov	r3, r0
 801254a:	2b00      	cmp	r3, #0
 801254c:	d00e      	beq.n	801256c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	2b00      	cmp	r3, #0
 8012552:	d00b      	beq.n	801256c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	2201      	movs	r2, #1
 8012558:	601a      	str	r2, [r3, #0]
 801255a:	e007      	b.n	801256c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801255c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012560:	3301      	adds	r3, #1
 8012562:	b2db      	uxtb	r3, r3
 8012564:	b25a      	sxtb	r2, r3
 8012566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012568:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 801256c:	2301      	movs	r3, #1
 801256e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012570:	e001      	b.n	8012576 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8012572:	2300      	movs	r3, #0
 8012574:	637b      	str	r3, [r7, #52]	@ 0x34
 8012576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012578:	613b      	str	r3, [r7, #16]
	__asm volatile
 801257a:	693b      	ldr	r3, [r7, #16]
 801257c:	f383 8811 	msr	BASEPRI, r3
}
 8012580:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012584:	4618      	mov	r0, r3
 8012586:	3738      	adds	r7, #56	@ 0x38
 8012588:	46bd      	mov	sp, r7
 801258a:	bd80      	pop	{r7, pc}

0801258c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 801258c:	b580      	push	{r7, lr}
 801258e:	b084      	sub	sp, #16
 8012590:	af00      	add	r7, sp, #0
 8012592:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	2b00      	cmp	r3, #0
 801259c:	d10b      	bne.n	80125b6 <vQueueDelete+0x2a>
	__asm volatile
 801259e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125a2:	f383 8811 	msr	BASEPRI, r3
 80125a6:	f3bf 8f6f 	isb	sy
 80125aa:	f3bf 8f4f 	dsb	sy
 80125ae:	60bb      	str	r3, [r7, #8]
}
 80125b0:	bf00      	nop
 80125b2:	bf00      	nop
 80125b4:	e7fd      	b.n	80125b2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80125b6:	68f8      	ldr	r0, [r7, #12]
 80125b8:	f000 f930 	bl	801281c <vQueueUnregisterQueue>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
 80125bc:	68f8      	ldr	r0, [r7, #12]
 80125be:	f001 fcdb 	bl	8013f78 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80125c2:	bf00      	nop
 80125c4:	3710      	adds	r7, #16
 80125c6:	46bd      	mov	sp, r7
 80125c8:	bd80      	pop	{r7, pc}

080125ca <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80125ca:	b480      	push	{r7}
 80125cc:	b085      	sub	sp, #20
 80125ce:	af00      	add	r7, sp, #0
 80125d0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	d006      	beq.n	80125e8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	f1c3 0307 	rsb	r3, r3, #7
 80125e4:	60fb      	str	r3, [r7, #12]
 80125e6:	e001      	b.n	80125ec <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80125e8:	2300      	movs	r3, #0
 80125ea:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80125ec:	68fb      	ldr	r3, [r7, #12]
	}
 80125ee:	4618      	mov	r0, r3
 80125f0:	3714      	adds	r7, #20
 80125f2:	46bd      	mov	sp, r7
 80125f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125f8:	4770      	bx	lr

080125fa <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80125fa:	b580      	push	{r7, lr}
 80125fc:	b086      	sub	sp, #24
 80125fe:	af00      	add	r7, sp, #0
 8012600:	60f8      	str	r0, [r7, #12]
 8012602:	60b9      	str	r1, [r7, #8]
 8012604:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8012606:	2300      	movs	r3, #0
 8012608:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801260a:	68fb      	ldr	r3, [r7, #12]
 801260c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801260e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012610:	68fb      	ldr	r3, [r7, #12]
 8012612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012614:	2b00      	cmp	r3, #0
 8012616:	d10d      	bne.n	8012634 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012618:	68fb      	ldr	r3, [r7, #12]
 801261a:	681b      	ldr	r3, [r3, #0]
 801261c:	2b00      	cmp	r3, #0
 801261e:	d14d      	bne.n	80126bc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012620:	68fb      	ldr	r3, [r7, #12]
 8012622:	689b      	ldr	r3, [r3, #8]
 8012624:	4618      	mov	r0, r3
 8012626:	f000 fff5 	bl	8013614 <xTaskPriorityDisinherit>
 801262a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801262c:	68fb      	ldr	r3, [r7, #12]
 801262e:	2200      	movs	r2, #0
 8012630:	609a      	str	r2, [r3, #8]
 8012632:	e043      	b.n	80126bc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	2b00      	cmp	r3, #0
 8012638:	d119      	bne.n	801266e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801263a:	68fb      	ldr	r3, [r7, #12]
 801263c:	6858      	ldr	r0, [r3, #4]
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012642:	461a      	mov	r2, r3
 8012644:	68b9      	ldr	r1, [r7, #8]
 8012646:	f002 ff48 	bl	80154da <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	685a      	ldr	r2, [r3, #4]
 801264e:	68fb      	ldr	r3, [r7, #12]
 8012650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012652:	441a      	add	r2, r3
 8012654:	68fb      	ldr	r3, [r7, #12]
 8012656:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012658:	68fb      	ldr	r3, [r7, #12]
 801265a:	685a      	ldr	r2, [r3, #4]
 801265c:	68fb      	ldr	r3, [r7, #12]
 801265e:	689b      	ldr	r3, [r3, #8]
 8012660:	429a      	cmp	r2, r3
 8012662:	d32b      	bcc.n	80126bc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012664:	68fb      	ldr	r3, [r7, #12]
 8012666:	681a      	ldr	r2, [r3, #0]
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	605a      	str	r2, [r3, #4]
 801266c:	e026      	b.n	80126bc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801266e:	68fb      	ldr	r3, [r7, #12]
 8012670:	68d8      	ldr	r0, [r3, #12]
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012676:	461a      	mov	r2, r3
 8012678:	68b9      	ldr	r1, [r7, #8]
 801267a:	f002 ff2e 	bl	80154da <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	68da      	ldr	r2, [r3, #12]
 8012682:	68fb      	ldr	r3, [r7, #12]
 8012684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012686:	425b      	negs	r3, r3
 8012688:	441a      	add	r2, r3
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801268e:	68fb      	ldr	r3, [r7, #12]
 8012690:	68da      	ldr	r2, [r3, #12]
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	681b      	ldr	r3, [r3, #0]
 8012696:	429a      	cmp	r2, r3
 8012698:	d207      	bcs.n	80126aa <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	689a      	ldr	r2, [r3, #8]
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80126a2:	425b      	negs	r3, r3
 80126a4:	441a      	add	r2, r3
 80126a6:	68fb      	ldr	r3, [r7, #12]
 80126a8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	2b02      	cmp	r3, #2
 80126ae:	d105      	bne.n	80126bc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80126b0:	693b      	ldr	r3, [r7, #16]
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d002      	beq.n	80126bc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80126b6:	693b      	ldr	r3, [r7, #16]
 80126b8:	3b01      	subs	r3, #1
 80126ba:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80126bc:	693b      	ldr	r3, [r7, #16]
 80126be:	1c5a      	adds	r2, r3, #1
 80126c0:	68fb      	ldr	r3, [r7, #12]
 80126c2:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80126c4:	697b      	ldr	r3, [r7, #20]
}
 80126c6:	4618      	mov	r0, r3
 80126c8:	3718      	adds	r7, #24
 80126ca:	46bd      	mov	sp, r7
 80126cc:	bd80      	pop	{r7, pc}

080126ce <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80126ce:	b580      	push	{r7, lr}
 80126d0:	b082      	sub	sp, #8
 80126d2:	af00      	add	r7, sp, #0
 80126d4:	6078      	str	r0, [r7, #4]
 80126d6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80126dc:	2b00      	cmp	r3, #0
 80126de:	d018      	beq.n	8012712 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	68da      	ldr	r2, [r3, #12]
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80126e8:	441a      	add	r2, r3
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	68da      	ldr	r2, [r3, #12]
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	689b      	ldr	r3, [r3, #8]
 80126f6:	429a      	cmp	r2, r3
 80126f8:	d303      	bcc.n	8012702 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	681a      	ldr	r2, [r3, #0]
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	68d9      	ldr	r1, [r3, #12]
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801270a:	461a      	mov	r2, r3
 801270c:	6838      	ldr	r0, [r7, #0]
 801270e:	f002 fee4 	bl	80154da <memcpy>
	}
}
 8012712:	bf00      	nop
 8012714:	3708      	adds	r7, #8
 8012716:	46bd      	mov	sp, r7
 8012718:	bd80      	pop	{r7, pc}

0801271a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801271a:	b580      	push	{r7, lr}
 801271c:	b084      	sub	sp, #16
 801271e:	af00      	add	r7, sp, #0
 8012720:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012722:	f001 fa39 	bl	8013b98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801272c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801272e:	e011      	b.n	8012754 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012734:	2b00      	cmp	r3, #0
 8012736:	d012      	beq.n	801275e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	3324      	adds	r3, #36	@ 0x24
 801273c:	4618      	mov	r0, r3
 801273e:	f000 fcf7 	bl	8013130 <xTaskRemoveFromEventList>
 8012742:	4603      	mov	r3, r0
 8012744:	2b00      	cmp	r3, #0
 8012746:	d001      	beq.n	801274c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012748:	f000 fdd0 	bl	80132ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801274c:	7bfb      	ldrb	r3, [r7, #15]
 801274e:	3b01      	subs	r3, #1
 8012750:	b2db      	uxtb	r3, r3
 8012752:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012754:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012758:	2b00      	cmp	r3, #0
 801275a:	dce9      	bgt.n	8012730 <prvUnlockQueue+0x16>
 801275c:	e000      	b.n	8012760 <prvUnlockQueue+0x46>
					break;
 801275e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	22ff      	movs	r2, #255	@ 0xff
 8012764:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8012768:	f001 fa48 	bl	8013bfc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801276c:	f001 fa14 	bl	8013b98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012776:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012778:	e011      	b.n	801279e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	691b      	ldr	r3, [r3, #16]
 801277e:	2b00      	cmp	r3, #0
 8012780:	d012      	beq.n	80127a8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	3310      	adds	r3, #16
 8012786:	4618      	mov	r0, r3
 8012788:	f000 fcd2 	bl	8013130 <xTaskRemoveFromEventList>
 801278c:	4603      	mov	r3, r0
 801278e:	2b00      	cmp	r3, #0
 8012790:	d001      	beq.n	8012796 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012792:	f000 fdab 	bl	80132ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012796:	7bbb      	ldrb	r3, [r7, #14]
 8012798:	3b01      	subs	r3, #1
 801279a:	b2db      	uxtb	r3, r3
 801279c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801279e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	dce9      	bgt.n	801277a <prvUnlockQueue+0x60>
 80127a6:	e000      	b.n	80127aa <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80127a8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	22ff      	movs	r2, #255	@ 0xff
 80127ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80127b2:	f001 fa23 	bl	8013bfc <vPortExitCritical>
}
 80127b6:	bf00      	nop
 80127b8:	3710      	adds	r7, #16
 80127ba:	46bd      	mov	sp, r7
 80127bc:	bd80      	pop	{r7, pc}

080127be <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80127be:	b580      	push	{r7, lr}
 80127c0:	b084      	sub	sp, #16
 80127c2:	af00      	add	r7, sp, #0
 80127c4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80127c6:	f001 f9e7 	bl	8013b98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d102      	bne.n	80127d8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80127d2:	2301      	movs	r3, #1
 80127d4:	60fb      	str	r3, [r7, #12]
 80127d6:	e001      	b.n	80127dc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80127d8:	2300      	movs	r3, #0
 80127da:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80127dc:	f001 fa0e 	bl	8013bfc <vPortExitCritical>

	return xReturn;
 80127e0:	68fb      	ldr	r3, [r7, #12]
}
 80127e2:	4618      	mov	r0, r3
 80127e4:	3710      	adds	r7, #16
 80127e6:	46bd      	mov	sp, r7
 80127e8:	bd80      	pop	{r7, pc}

080127ea <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80127ea:	b580      	push	{r7, lr}
 80127ec:	b084      	sub	sp, #16
 80127ee:	af00      	add	r7, sp, #0
 80127f0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80127f2:	f001 f9d1 	bl	8013b98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80127fe:	429a      	cmp	r2, r3
 8012800:	d102      	bne.n	8012808 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012802:	2301      	movs	r3, #1
 8012804:	60fb      	str	r3, [r7, #12]
 8012806:	e001      	b.n	801280c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8012808:	2300      	movs	r3, #0
 801280a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801280c:	f001 f9f6 	bl	8013bfc <vPortExitCritical>

	return xReturn;
 8012810:	68fb      	ldr	r3, [r7, #12]
}
 8012812:	4618      	mov	r0, r3
 8012814:	3710      	adds	r7, #16
 8012816:	46bd      	mov	sp, r7
 8012818:	bd80      	pop	{r7, pc}
	...

0801281c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 801281c:	b480      	push	{r7}
 801281e:	b085      	sub	sp, #20
 8012820:	af00      	add	r7, sp, #0
 8012822:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012824:	2300      	movs	r3, #0
 8012826:	60fb      	str	r3, [r7, #12]
 8012828:	e016      	b.n	8012858 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801282a:	4a10      	ldr	r2, [pc, #64]	@ (801286c <vQueueUnregisterQueue+0x50>)
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	00db      	lsls	r3, r3, #3
 8012830:	4413      	add	r3, r2
 8012832:	685b      	ldr	r3, [r3, #4]
 8012834:	687a      	ldr	r2, [r7, #4]
 8012836:	429a      	cmp	r2, r3
 8012838:	d10b      	bne.n	8012852 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 801283a:	4a0c      	ldr	r2, [pc, #48]	@ (801286c <vQueueUnregisterQueue+0x50>)
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	2100      	movs	r1, #0
 8012840:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8012844:	4a09      	ldr	r2, [pc, #36]	@ (801286c <vQueueUnregisterQueue+0x50>)
 8012846:	68fb      	ldr	r3, [r7, #12]
 8012848:	00db      	lsls	r3, r3, #3
 801284a:	4413      	add	r3, r2
 801284c:	2200      	movs	r2, #0
 801284e:	605a      	str	r2, [r3, #4]
				break;
 8012850:	e006      	b.n	8012860 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012852:	68fb      	ldr	r3, [r7, #12]
 8012854:	3301      	adds	r3, #1
 8012856:	60fb      	str	r3, [r7, #12]
 8012858:	68fb      	ldr	r3, [r7, #12]
 801285a:	2b07      	cmp	r3, #7
 801285c:	d9e5      	bls.n	801282a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801285e:	bf00      	nop
 8012860:	bf00      	nop
 8012862:	3714      	adds	r7, #20
 8012864:	46bd      	mov	sp, r7
 8012866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801286a:	4770      	bx	lr
 801286c:	20001724 	.word	0x20001724

08012870 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012870:	b580      	push	{r7, lr}
 8012872:	b08c      	sub	sp, #48	@ 0x30
 8012874:	af04      	add	r7, sp, #16
 8012876:	60f8      	str	r0, [r7, #12]
 8012878:	60b9      	str	r1, [r7, #8]
 801287a:	603b      	str	r3, [r7, #0]
 801287c:	4613      	mov	r3, r2
 801287e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012880:	88fb      	ldrh	r3, [r7, #6]
 8012882:	009b      	lsls	r3, r3, #2
 8012884:	4618      	mov	r0, r3
 8012886:	f001 faa9 	bl	8013ddc <pvPortMalloc>
 801288a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801288c:	697b      	ldr	r3, [r7, #20]
 801288e:	2b00      	cmp	r3, #0
 8012890:	d00e      	beq.n	80128b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012892:	20a0      	movs	r0, #160	@ 0xa0
 8012894:	f001 faa2 	bl	8013ddc <pvPortMalloc>
 8012898:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801289a:	69fb      	ldr	r3, [r7, #28]
 801289c:	2b00      	cmp	r3, #0
 801289e:	d003      	beq.n	80128a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80128a0:	69fb      	ldr	r3, [r7, #28]
 80128a2:	697a      	ldr	r2, [r7, #20]
 80128a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80128a6:	e005      	b.n	80128b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80128a8:	6978      	ldr	r0, [r7, #20]
 80128aa:	f001 fb65 	bl	8013f78 <vPortFree>
 80128ae:	e001      	b.n	80128b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80128b0:	2300      	movs	r3, #0
 80128b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80128b4:	69fb      	ldr	r3, [r7, #28]
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d013      	beq.n	80128e2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80128ba:	88fa      	ldrh	r2, [r7, #6]
 80128bc:	2300      	movs	r3, #0
 80128be:	9303      	str	r3, [sp, #12]
 80128c0:	69fb      	ldr	r3, [r7, #28]
 80128c2:	9302      	str	r3, [sp, #8]
 80128c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80128c6:	9301      	str	r3, [sp, #4]
 80128c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128ca:	9300      	str	r3, [sp, #0]
 80128cc:	683b      	ldr	r3, [r7, #0]
 80128ce:	68b9      	ldr	r1, [r7, #8]
 80128d0:	68f8      	ldr	r0, [r7, #12]
 80128d2:	f000 f80f 	bl	80128f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80128d6:	69f8      	ldr	r0, [r7, #28]
 80128d8:	f000 f8b4 	bl	8012a44 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80128dc:	2301      	movs	r3, #1
 80128de:	61bb      	str	r3, [r7, #24]
 80128e0:	e002      	b.n	80128e8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80128e2:	f04f 33ff 	mov.w	r3, #4294967295
 80128e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80128e8:	69bb      	ldr	r3, [r7, #24]
	}
 80128ea:	4618      	mov	r0, r3
 80128ec:	3720      	adds	r7, #32
 80128ee:	46bd      	mov	sp, r7
 80128f0:	bd80      	pop	{r7, pc}
	...

080128f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80128f4:	b580      	push	{r7, lr}
 80128f6:	b088      	sub	sp, #32
 80128f8:	af00      	add	r7, sp, #0
 80128fa:	60f8      	str	r0, [r7, #12]
 80128fc:	60b9      	str	r1, [r7, #8]
 80128fe:	607a      	str	r2, [r7, #4]
 8012900:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012904:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	009b      	lsls	r3, r3, #2
 801290a:	461a      	mov	r2, r3
 801290c:	21a5      	movs	r1, #165	@ 0xa5
 801290e:	f002 fd07 	bl	8015320 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012914:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 801291c:	3b01      	subs	r3, #1
 801291e:	009b      	lsls	r3, r3, #2
 8012920:	4413      	add	r3, r2
 8012922:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012924:	69bb      	ldr	r3, [r7, #24]
 8012926:	f023 0307 	bic.w	r3, r3, #7
 801292a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801292c:	69bb      	ldr	r3, [r7, #24]
 801292e:	f003 0307 	and.w	r3, r3, #7
 8012932:	2b00      	cmp	r3, #0
 8012934:	d00b      	beq.n	801294e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8012936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801293a:	f383 8811 	msr	BASEPRI, r3
 801293e:	f3bf 8f6f 	isb	sy
 8012942:	f3bf 8f4f 	dsb	sy
 8012946:	617b      	str	r3, [r7, #20]
}
 8012948:	bf00      	nop
 801294a:	bf00      	nop
 801294c:	e7fd      	b.n	801294a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801294e:	68bb      	ldr	r3, [r7, #8]
 8012950:	2b00      	cmp	r3, #0
 8012952:	d01f      	beq.n	8012994 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012954:	2300      	movs	r3, #0
 8012956:	61fb      	str	r3, [r7, #28]
 8012958:	e012      	b.n	8012980 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801295a:	68ba      	ldr	r2, [r7, #8]
 801295c:	69fb      	ldr	r3, [r7, #28]
 801295e:	4413      	add	r3, r2
 8012960:	7819      	ldrb	r1, [r3, #0]
 8012962:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012964:	69fb      	ldr	r3, [r7, #28]
 8012966:	4413      	add	r3, r2
 8012968:	3334      	adds	r3, #52	@ 0x34
 801296a:	460a      	mov	r2, r1
 801296c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801296e:	68ba      	ldr	r2, [r7, #8]
 8012970:	69fb      	ldr	r3, [r7, #28]
 8012972:	4413      	add	r3, r2
 8012974:	781b      	ldrb	r3, [r3, #0]
 8012976:	2b00      	cmp	r3, #0
 8012978:	d006      	beq.n	8012988 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801297a:	69fb      	ldr	r3, [r7, #28]
 801297c:	3301      	adds	r3, #1
 801297e:	61fb      	str	r3, [r7, #28]
 8012980:	69fb      	ldr	r3, [r7, #28]
 8012982:	2b0f      	cmp	r3, #15
 8012984:	d9e9      	bls.n	801295a <prvInitialiseNewTask+0x66>
 8012986:	e000      	b.n	801298a <prvInitialiseNewTask+0x96>
			{
				break;
 8012988:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801298a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801298c:	2200      	movs	r2, #0
 801298e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012992:	e003      	b.n	801299c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012996:	2200      	movs	r2, #0
 8012998:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801299c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801299e:	2b06      	cmp	r3, #6
 80129a0:	d901      	bls.n	80129a6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80129a2:	2306      	movs	r3, #6
 80129a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80129a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80129aa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80129ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80129b0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80129b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129b4:	2200      	movs	r2, #0
 80129b6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80129b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129ba:	3304      	adds	r3, #4
 80129bc:	4618      	mov	r0, r3
 80129be:	f7ff f93a 	bl	8011c36 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80129c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129c4:	3318      	adds	r3, #24
 80129c6:	4618      	mov	r0, r3
 80129c8:	f7ff f935 	bl	8011c36 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80129cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80129d0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80129d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129d4:	f1c3 0207 	rsb	r2, r3, #7
 80129d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129da:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80129dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80129e0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80129e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129e4:	2200      	movs	r2, #0
 80129e6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80129ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129ec:	2200      	movs	r2, #0
 80129ee:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80129f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129f4:	334c      	adds	r3, #76	@ 0x4c
 80129f6:	224c      	movs	r2, #76	@ 0x4c
 80129f8:	2100      	movs	r1, #0
 80129fa:	4618      	mov	r0, r3
 80129fc:	f002 fc90 	bl	8015320 <memset>
 8012a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a02:	4a0d      	ldr	r2, [pc, #52]	@ (8012a38 <prvInitialiseNewTask+0x144>)
 8012a04:	651a      	str	r2, [r3, #80]	@ 0x50
 8012a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a08:	4a0c      	ldr	r2, [pc, #48]	@ (8012a3c <prvInitialiseNewTask+0x148>)
 8012a0a:	655a      	str	r2, [r3, #84]	@ 0x54
 8012a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a0e:	4a0c      	ldr	r2, [pc, #48]	@ (8012a40 <prvInitialiseNewTask+0x14c>)
 8012a10:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012a12:	683a      	ldr	r2, [r7, #0]
 8012a14:	68f9      	ldr	r1, [r7, #12]
 8012a16:	69b8      	ldr	r0, [r7, #24]
 8012a18:	f000 ff8e 	bl	8013938 <pxPortInitialiseStack>
 8012a1c:	4602      	mov	r2, r0
 8012a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a20:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a24:	2b00      	cmp	r3, #0
 8012a26:	d002      	beq.n	8012a2e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012a2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012a2e:	bf00      	nop
 8012a30:	3720      	adds	r7, #32
 8012a32:	46bd      	mov	sp, r7
 8012a34:	bd80      	pop	{r7, pc}
 8012a36:	bf00      	nop
 8012a38:	20004798 	.word	0x20004798
 8012a3c:	20004800 	.word	0x20004800
 8012a40:	20004868 	.word	0x20004868

08012a44 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012a44:	b580      	push	{r7, lr}
 8012a46:	b082      	sub	sp, #8
 8012a48:	af00      	add	r7, sp, #0
 8012a4a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012a4c:	f001 f8a4 	bl	8013b98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012a50:	4b2a      	ldr	r3, [pc, #168]	@ (8012afc <prvAddNewTaskToReadyList+0xb8>)
 8012a52:	681b      	ldr	r3, [r3, #0]
 8012a54:	3301      	adds	r3, #1
 8012a56:	4a29      	ldr	r2, [pc, #164]	@ (8012afc <prvAddNewTaskToReadyList+0xb8>)
 8012a58:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012a5a:	4b29      	ldr	r3, [pc, #164]	@ (8012b00 <prvAddNewTaskToReadyList+0xbc>)
 8012a5c:	681b      	ldr	r3, [r3, #0]
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d109      	bne.n	8012a76 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012a62:	4a27      	ldr	r2, [pc, #156]	@ (8012b00 <prvAddNewTaskToReadyList+0xbc>)
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012a68:	4b24      	ldr	r3, [pc, #144]	@ (8012afc <prvAddNewTaskToReadyList+0xb8>)
 8012a6a:	681b      	ldr	r3, [r3, #0]
 8012a6c:	2b01      	cmp	r3, #1
 8012a6e:	d110      	bne.n	8012a92 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012a70:	f000 fc60 	bl	8013334 <prvInitialiseTaskLists>
 8012a74:	e00d      	b.n	8012a92 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012a76:	4b23      	ldr	r3, [pc, #140]	@ (8012b04 <prvAddNewTaskToReadyList+0xc0>)
 8012a78:	681b      	ldr	r3, [r3, #0]
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	d109      	bne.n	8012a92 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012a7e:	4b20      	ldr	r3, [pc, #128]	@ (8012b00 <prvAddNewTaskToReadyList+0xbc>)
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a88:	429a      	cmp	r2, r3
 8012a8a:	d802      	bhi.n	8012a92 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012a8c:	4a1c      	ldr	r2, [pc, #112]	@ (8012b00 <prvAddNewTaskToReadyList+0xbc>)
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012a92:	4b1d      	ldr	r3, [pc, #116]	@ (8012b08 <prvAddNewTaskToReadyList+0xc4>)
 8012a94:	681b      	ldr	r3, [r3, #0]
 8012a96:	3301      	adds	r3, #1
 8012a98:	4a1b      	ldr	r2, [pc, #108]	@ (8012b08 <prvAddNewTaskToReadyList+0xc4>)
 8012a9a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012aa0:	2201      	movs	r2, #1
 8012aa2:	409a      	lsls	r2, r3
 8012aa4:	4b19      	ldr	r3, [pc, #100]	@ (8012b0c <prvAddNewTaskToReadyList+0xc8>)
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	4313      	orrs	r3, r2
 8012aaa:	4a18      	ldr	r2, [pc, #96]	@ (8012b0c <prvAddNewTaskToReadyList+0xc8>)
 8012aac:	6013      	str	r3, [r2, #0]
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ab2:	4613      	mov	r3, r2
 8012ab4:	009b      	lsls	r3, r3, #2
 8012ab6:	4413      	add	r3, r2
 8012ab8:	009b      	lsls	r3, r3, #2
 8012aba:	4a15      	ldr	r2, [pc, #84]	@ (8012b10 <prvAddNewTaskToReadyList+0xcc>)
 8012abc:	441a      	add	r2, r3
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	3304      	adds	r3, #4
 8012ac2:	4619      	mov	r1, r3
 8012ac4:	4610      	mov	r0, r2
 8012ac6:	f7ff f8c3 	bl	8011c50 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012aca:	f001 f897 	bl	8013bfc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012ace:	4b0d      	ldr	r3, [pc, #52]	@ (8012b04 <prvAddNewTaskToReadyList+0xc0>)
 8012ad0:	681b      	ldr	r3, [r3, #0]
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d00e      	beq.n	8012af4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8012b00 <prvAddNewTaskToReadyList+0xbc>)
 8012ad8:	681b      	ldr	r3, [r3, #0]
 8012ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ae0:	429a      	cmp	r2, r3
 8012ae2:	d207      	bcs.n	8012af4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8012b14 <prvAddNewTaskToReadyList+0xd0>)
 8012ae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012aea:	601a      	str	r2, [r3, #0]
 8012aec:	f3bf 8f4f 	dsb	sy
 8012af0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012af4:	bf00      	nop
 8012af6:	3708      	adds	r7, #8
 8012af8:	46bd      	mov	sp, r7
 8012afa:	bd80      	pop	{r7, pc}
 8012afc:	20001864 	.word	0x20001864
 8012b00:	20001764 	.word	0x20001764
 8012b04:	20001870 	.word	0x20001870
 8012b08:	20001880 	.word	0x20001880
 8012b0c:	2000186c 	.word	0x2000186c
 8012b10:	20001768 	.word	0x20001768
 8012b14:	e000ed04 	.word	0xe000ed04

08012b18 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012b18:	b580      	push	{r7, lr}
 8012b1a:	b084      	sub	sp, #16
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012b20:	2300      	movs	r3, #0
 8012b22:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d018      	beq.n	8012b5c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012b2a:	4b14      	ldr	r3, [pc, #80]	@ (8012b7c <vTaskDelay+0x64>)
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d00b      	beq.n	8012b4a <vTaskDelay+0x32>
	__asm volatile
 8012b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b36:	f383 8811 	msr	BASEPRI, r3
 8012b3a:	f3bf 8f6f 	isb	sy
 8012b3e:	f3bf 8f4f 	dsb	sy
 8012b42:	60bb      	str	r3, [r7, #8]
}
 8012b44:	bf00      	nop
 8012b46:	bf00      	nop
 8012b48:	e7fd      	b.n	8012b46 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012b4a:	f000 f901 	bl	8012d50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012b4e:	2100      	movs	r1, #0
 8012b50:	6878      	ldr	r0, [r7, #4]
 8012b52:	f000 fe8b 	bl	801386c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012b56:	f000 f909 	bl	8012d6c <xTaskResumeAll>
 8012b5a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	d107      	bne.n	8012b72 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8012b62:	4b07      	ldr	r3, [pc, #28]	@ (8012b80 <vTaskDelay+0x68>)
 8012b64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012b68:	601a      	str	r2, [r3, #0]
 8012b6a:	f3bf 8f4f 	dsb	sy
 8012b6e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012b72:	bf00      	nop
 8012b74:	3710      	adds	r7, #16
 8012b76:	46bd      	mov	sp, r7
 8012b78:	bd80      	pop	{r7, pc}
 8012b7a:	bf00      	nop
 8012b7c:	2000188c 	.word	0x2000188c
 8012b80:	e000ed04 	.word	0xe000ed04

08012b84 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8012b84:	b580      	push	{r7, lr}
 8012b86:	b084      	sub	sp, #16
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8012b8c:	f001 f804 	bl	8013b98 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d102      	bne.n	8012b9c <vTaskSuspend+0x18>
 8012b96:	4b3d      	ldr	r3, [pc, #244]	@ (8012c8c <vTaskSuspend+0x108>)
 8012b98:	681b      	ldr	r3, [r3, #0]
 8012b9a:	e000      	b.n	8012b9e <vTaskSuspend+0x1a>
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012ba0:	68fb      	ldr	r3, [r7, #12]
 8012ba2:	3304      	adds	r3, #4
 8012ba4:	4618      	mov	r0, r3
 8012ba6:	f7ff f8b0 	bl	8011d0a <uxListRemove>
 8012baa:	4603      	mov	r3, r0
 8012bac:	2b00      	cmp	r3, #0
 8012bae:	d115      	bne.n	8012bdc <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8012bb0:	68fb      	ldr	r3, [r7, #12]
 8012bb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bb4:	4936      	ldr	r1, [pc, #216]	@ (8012c90 <vTaskSuspend+0x10c>)
 8012bb6:	4613      	mov	r3, r2
 8012bb8:	009b      	lsls	r3, r3, #2
 8012bba:	4413      	add	r3, r2
 8012bbc:	009b      	lsls	r3, r3, #2
 8012bbe:	440b      	add	r3, r1
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d10a      	bne.n	8012bdc <vTaskSuspend+0x58>
 8012bc6:	68fb      	ldr	r3, [r7, #12]
 8012bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012bca:	2201      	movs	r2, #1
 8012bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8012bd0:	43da      	mvns	r2, r3
 8012bd2:	4b30      	ldr	r3, [pc, #192]	@ (8012c94 <vTaskSuspend+0x110>)
 8012bd4:	681b      	ldr	r3, [r3, #0]
 8012bd6:	4013      	ands	r3, r2
 8012bd8:	4a2e      	ldr	r2, [pc, #184]	@ (8012c94 <vTaskSuspend+0x110>)
 8012bda:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012bdc:	68fb      	ldr	r3, [r7, #12]
 8012bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d004      	beq.n	8012bee <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012be4:	68fb      	ldr	r3, [r7, #12]
 8012be6:	3318      	adds	r3, #24
 8012be8:	4618      	mov	r0, r3
 8012bea:	f7ff f88e 	bl	8011d0a <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8012bee:	68fb      	ldr	r3, [r7, #12]
 8012bf0:	3304      	adds	r3, #4
 8012bf2:	4619      	mov	r1, r3
 8012bf4:	4828      	ldr	r0, [pc, #160]	@ (8012c98 <vTaskSuspend+0x114>)
 8012bf6:	f7ff f82b 	bl	8011c50 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8012bfa:	68fb      	ldr	r3, [r7, #12]
 8012bfc:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8012c00:	b2db      	uxtb	r3, r3
 8012c02:	2b01      	cmp	r3, #1
 8012c04:	d103      	bne.n	8012c0e <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012c06:	68fb      	ldr	r3, [r7, #12]
 8012c08:	2200      	movs	r2, #0
 8012c0a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8012c0e:	f000 fff5 	bl	8013bfc <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8012c12:	4b22      	ldr	r3, [pc, #136]	@ (8012c9c <vTaskSuspend+0x118>)
 8012c14:	681b      	ldr	r3, [r3, #0]
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d005      	beq.n	8012c26 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8012c1a:	f000 ffbd 	bl	8013b98 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8012c1e:	f000 fc45 	bl	80134ac <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8012c22:	f000 ffeb 	bl	8013bfc <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8012c26:	4b19      	ldr	r3, [pc, #100]	@ (8012c8c <vTaskSuspend+0x108>)
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	68fa      	ldr	r2, [r7, #12]
 8012c2c:	429a      	cmp	r2, r3
 8012c2e:	d128      	bne.n	8012c82 <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8012c30:	4b1a      	ldr	r3, [pc, #104]	@ (8012c9c <vTaskSuspend+0x118>)
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d018      	beq.n	8012c6a <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8012c38:	4b19      	ldr	r3, [pc, #100]	@ (8012ca0 <vTaskSuspend+0x11c>)
 8012c3a:	681b      	ldr	r3, [r3, #0]
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d00b      	beq.n	8012c58 <vTaskSuspend+0xd4>
	__asm volatile
 8012c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c44:	f383 8811 	msr	BASEPRI, r3
 8012c48:	f3bf 8f6f 	isb	sy
 8012c4c:	f3bf 8f4f 	dsb	sy
 8012c50:	60bb      	str	r3, [r7, #8]
}
 8012c52:	bf00      	nop
 8012c54:	bf00      	nop
 8012c56:	e7fd      	b.n	8012c54 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8012c58:	4b12      	ldr	r3, [pc, #72]	@ (8012ca4 <vTaskSuspend+0x120>)
 8012c5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012c5e:	601a      	str	r2, [r3, #0]
 8012c60:	f3bf 8f4f 	dsb	sy
 8012c64:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012c68:	e00b      	b.n	8012c82 <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8012c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8012c98 <vTaskSuspend+0x114>)
 8012c6c:	681a      	ldr	r2, [r3, #0]
 8012c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8012ca8 <vTaskSuspend+0x124>)
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	429a      	cmp	r2, r3
 8012c74:	d103      	bne.n	8012c7e <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 8012c76:	4b05      	ldr	r3, [pc, #20]	@ (8012c8c <vTaskSuspend+0x108>)
 8012c78:	2200      	movs	r2, #0
 8012c7a:	601a      	str	r2, [r3, #0]
	}
 8012c7c:	e001      	b.n	8012c82 <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 8012c7e:	f000 f9cd 	bl	801301c <vTaskSwitchContext>
	}
 8012c82:	bf00      	nop
 8012c84:	3710      	adds	r7, #16
 8012c86:	46bd      	mov	sp, r7
 8012c88:	bd80      	pop	{r7, pc}
 8012c8a:	bf00      	nop
 8012c8c:	20001764 	.word	0x20001764
 8012c90:	20001768 	.word	0x20001768
 8012c94:	2000186c 	.word	0x2000186c
 8012c98:	20001850 	.word	0x20001850
 8012c9c:	20001870 	.word	0x20001870
 8012ca0:	2000188c 	.word	0x2000188c
 8012ca4:	e000ed04 	.word	0xe000ed04
 8012ca8:	20001864 	.word	0x20001864

08012cac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012cac:	b580      	push	{r7, lr}
 8012cae:	b086      	sub	sp, #24
 8012cb0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8012cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8012d30 <vTaskStartScheduler+0x84>)
 8012cb4:	9301      	str	r3, [sp, #4]
 8012cb6:	2300      	movs	r3, #0
 8012cb8:	9300      	str	r3, [sp, #0]
 8012cba:	2300      	movs	r3, #0
 8012cbc:	2280      	movs	r2, #128	@ 0x80
 8012cbe:	491d      	ldr	r1, [pc, #116]	@ (8012d34 <vTaskStartScheduler+0x88>)
 8012cc0:	481d      	ldr	r0, [pc, #116]	@ (8012d38 <vTaskStartScheduler+0x8c>)
 8012cc2:	f7ff fdd5 	bl	8012870 <xTaskCreate>
 8012cc6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012cc8:	68fb      	ldr	r3, [r7, #12]
 8012cca:	2b01      	cmp	r3, #1
 8012ccc:	d11b      	bne.n	8012d06 <vTaskStartScheduler+0x5a>
	__asm volatile
 8012cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cd2:	f383 8811 	msr	BASEPRI, r3
 8012cd6:	f3bf 8f6f 	isb	sy
 8012cda:	f3bf 8f4f 	dsb	sy
 8012cde:	60bb      	str	r3, [r7, #8]
}
 8012ce0:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012ce2:	4b16      	ldr	r3, [pc, #88]	@ (8012d3c <vTaskStartScheduler+0x90>)
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	334c      	adds	r3, #76	@ 0x4c
 8012ce8:	4a15      	ldr	r2, [pc, #84]	@ (8012d40 <vTaskStartScheduler+0x94>)
 8012cea:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012cec:	4b15      	ldr	r3, [pc, #84]	@ (8012d44 <vTaskStartScheduler+0x98>)
 8012cee:	f04f 32ff 	mov.w	r2, #4294967295
 8012cf2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012cf4:	4b14      	ldr	r3, [pc, #80]	@ (8012d48 <vTaskStartScheduler+0x9c>)
 8012cf6:	2201      	movs	r2, #1
 8012cf8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012cfa:	4b14      	ldr	r3, [pc, #80]	@ (8012d4c <vTaskStartScheduler+0xa0>)
 8012cfc:	2200      	movs	r2, #0
 8012cfe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012d00:	f000 fea6 	bl	8013a50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012d04:	e00f      	b.n	8012d26 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012d06:	68fb      	ldr	r3, [r7, #12]
 8012d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d0c:	d10b      	bne.n	8012d26 <vTaskStartScheduler+0x7a>
	__asm volatile
 8012d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d12:	f383 8811 	msr	BASEPRI, r3
 8012d16:	f3bf 8f6f 	isb	sy
 8012d1a:	f3bf 8f4f 	dsb	sy
 8012d1e:	607b      	str	r3, [r7, #4]
}
 8012d20:	bf00      	nop
 8012d22:	bf00      	nop
 8012d24:	e7fd      	b.n	8012d22 <vTaskStartScheduler+0x76>
}
 8012d26:	bf00      	nop
 8012d28:	3710      	adds	r7, #16
 8012d2a:	46bd      	mov	sp, r7
 8012d2c:	bd80      	pop	{r7, pc}
 8012d2e:	bf00      	nop
 8012d30:	20001888 	.word	0x20001888
 8012d34:	080197fc 	.word	0x080197fc
 8012d38:	08013305 	.word	0x08013305
 8012d3c:	20001764 	.word	0x20001764
 8012d40:	20000058 	.word	0x20000058
 8012d44:	20001884 	.word	0x20001884
 8012d48:	20001870 	.word	0x20001870
 8012d4c:	20001868 	.word	0x20001868

08012d50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012d50:	b480      	push	{r7}
 8012d52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012d54:	4b04      	ldr	r3, [pc, #16]	@ (8012d68 <vTaskSuspendAll+0x18>)
 8012d56:	681b      	ldr	r3, [r3, #0]
 8012d58:	3301      	adds	r3, #1
 8012d5a:	4a03      	ldr	r2, [pc, #12]	@ (8012d68 <vTaskSuspendAll+0x18>)
 8012d5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012d5e:	bf00      	nop
 8012d60:	46bd      	mov	sp, r7
 8012d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d66:	4770      	bx	lr
 8012d68:	2000188c 	.word	0x2000188c

08012d6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012d6c:	b580      	push	{r7, lr}
 8012d6e:	b084      	sub	sp, #16
 8012d70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012d72:	2300      	movs	r3, #0
 8012d74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012d76:	2300      	movs	r3, #0
 8012d78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012d7a:	4b42      	ldr	r3, [pc, #264]	@ (8012e84 <xTaskResumeAll+0x118>)
 8012d7c:	681b      	ldr	r3, [r3, #0]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d10b      	bne.n	8012d9a <xTaskResumeAll+0x2e>
	__asm volatile
 8012d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d86:	f383 8811 	msr	BASEPRI, r3
 8012d8a:	f3bf 8f6f 	isb	sy
 8012d8e:	f3bf 8f4f 	dsb	sy
 8012d92:	603b      	str	r3, [r7, #0]
}
 8012d94:	bf00      	nop
 8012d96:	bf00      	nop
 8012d98:	e7fd      	b.n	8012d96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012d9a:	f000 fefd 	bl	8013b98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012d9e:	4b39      	ldr	r3, [pc, #228]	@ (8012e84 <xTaskResumeAll+0x118>)
 8012da0:	681b      	ldr	r3, [r3, #0]
 8012da2:	3b01      	subs	r3, #1
 8012da4:	4a37      	ldr	r2, [pc, #220]	@ (8012e84 <xTaskResumeAll+0x118>)
 8012da6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012da8:	4b36      	ldr	r3, [pc, #216]	@ (8012e84 <xTaskResumeAll+0x118>)
 8012daa:	681b      	ldr	r3, [r3, #0]
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d161      	bne.n	8012e74 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012db0:	4b35      	ldr	r3, [pc, #212]	@ (8012e88 <xTaskResumeAll+0x11c>)
 8012db2:	681b      	ldr	r3, [r3, #0]
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d05d      	beq.n	8012e74 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012db8:	e02e      	b.n	8012e18 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012dba:	4b34      	ldr	r3, [pc, #208]	@ (8012e8c <xTaskResumeAll+0x120>)
 8012dbc:	68db      	ldr	r3, [r3, #12]
 8012dbe:	68db      	ldr	r3, [r3, #12]
 8012dc0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012dc2:	68fb      	ldr	r3, [r7, #12]
 8012dc4:	3318      	adds	r3, #24
 8012dc6:	4618      	mov	r0, r3
 8012dc8:	f7fe ff9f 	bl	8011d0a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012dcc:	68fb      	ldr	r3, [r7, #12]
 8012dce:	3304      	adds	r3, #4
 8012dd0:	4618      	mov	r0, r3
 8012dd2:	f7fe ff9a 	bl	8011d0a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012dda:	2201      	movs	r2, #1
 8012ddc:	409a      	lsls	r2, r3
 8012dde:	4b2c      	ldr	r3, [pc, #176]	@ (8012e90 <xTaskResumeAll+0x124>)
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	4313      	orrs	r3, r2
 8012de4:	4a2a      	ldr	r2, [pc, #168]	@ (8012e90 <xTaskResumeAll+0x124>)
 8012de6:	6013      	str	r3, [r2, #0]
 8012de8:	68fb      	ldr	r3, [r7, #12]
 8012dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012dec:	4613      	mov	r3, r2
 8012dee:	009b      	lsls	r3, r3, #2
 8012df0:	4413      	add	r3, r2
 8012df2:	009b      	lsls	r3, r3, #2
 8012df4:	4a27      	ldr	r2, [pc, #156]	@ (8012e94 <xTaskResumeAll+0x128>)
 8012df6:	441a      	add	r2, r3
 8012df8:	68fb      	ldr	r3, [r7, #12]
 8012dfa:	3304      	adds	r3, #4
 8012dfc:	4619      	mov	r1, r3
 8012dfe:	4610      	mov	r0, r2
 8012e00:	f7fe ff26 	bl	8011c50 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012e04:	68fb      	ldr	r3, [r7, #12]
 8012e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e08:	4b23      	ldr	r3, [pc, #140]	@ (8012e98 <xTaskResumeAll+0x12c>)
 8012e0a:	681b      	ldr	r3, [r3, #0]
 8012e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e0e:	429a      	cmp	r2, r3
 8012e10:	d302      	bcc.n	8012e18 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8012e12:	4b22      	ldr	r3, [pc, #136]	@ (8012e9c <xTaskResumeAll+0x130>)
 8012e14:	2201      	movs	r2, #1
 8012e16:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012e18:	4b1c      	ldr	r3, [pc, #112]	@ (8012e8c <xTaskResumeAll+0x120>)
 8012e1a:	681b      	ldr	r3, [r3, #0]
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	d1cc      	bne.n	8012dba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012e20:	68fb      	ldr	r3, [r7, #12]
 8012e22:	2b00      	cmp	r3, #0
 8012e24:	d001      	beq.n	8012e2a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012e26:	f000 fb41 	bl	80134ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012e2a:	4b1d      	ldr	r3, [pc, #116]	@ (8012ea0 <xTaskResumeAll+0x134>)
 8012e2c:	681b      	ldr	r3, [r3, #0]
 8012e2e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8012e30:	687b      	ldr	r3, [r7, #4]
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	d010      	beq.n	8012e58 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012e36:	f000 f837 	bl	8012ea8 <xTaskIncrementTick>
 8012e3a:	4603      	mov	r3, r0
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d002      	beq.n	8012e46 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8012e40:	4b16      	ldr	r3, [pc, #88]	@ (8012e9c <xTaskResumeAll+0x130>)
 8012e42:	2201      	movs	r2, #1
 8012e44:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	3b01      	subs	r3, #1
 8012e4a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d1f1      	bne.n	8012e36 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8012e52:	4b13      	ldr	r3, [pc, #76]	@ (8012ea0 <xTaskResumeAll+0x134>)
 8012e54:	2200      	movs	r2, #0
 8012e56:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012e58:	4b10      	ldr	r3, [pc, #64]	@ (8012e9c <xTaskResumeAll+0x130>)
 8012e5a:	681b      	ldr	r3, [r3, #0]
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	d009      	beq.n	8012e74 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012e60:	2301      	movs	r3, #1
 8012e62:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012e64:	4b0f      	ldr	r3, [pc, #60]	@ (8012ea4 <xTaskResumeAll+0x138>)
 8012e66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012e6a:	601a      	str	r2, [r3, #0]
 8012e6c:	f3bf 8f4f 	dsb	sy
 8012e70:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012e74:	f000 fec2 	bl	8013bfc <vPortExitCritical>

	return xAlreadyYielded;
 8012e78:	68bb      	ldr	r3, [r7, #8]
}
 8012e7a:	4618      	mov	r0, r3
 8012e7c:	3710      	adds	r7, #16
 8012e7e:	46bd      	mov	sp, r7
 8012e80:	bd80      	pop	{r7, pc}
 8012e82:	bf00      	nop
 8012e84:	2000188c 	.word	0x2000188c
 8012e88:	20001864 	.word	0x20001864
 8012e8c:	20001824 	.word	0x20001824
 8012e90:	2000186c 	.word	0x2000186c
 8012e94:	20001768 	.word	0x20001768
 8012e98:	20001764 	.word	0x20001764
 8012e9c:	20001878 	.word	0x20001878
 8012ea0:	20001874 	.word	0x20001874
 8012ea4:	e000ed04 	.word	0xe000ed04

08012ea8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012ea8:	b580      	push	{r7, lr}
 8012eaa:	b086      	sub	sp, #24
 8012eac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012eae:	2300      	movs	r3, #0
 8012eb0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012eb2:	4b4f      	ldr	r3, [pc, #316]	@ (8012ff0 <xTaskIncrementTick+0x148>)
 8012eb4:	681b      	ldr	r3, [r3, #0]
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	f040 808f 	bne.w	8012fda <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012ebc:	4b4d      	ldr	r3, [pc, #308]	@ (8012ff4 <xTaskIncrementTick+0x14c>)
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	3301      	adds	r3, #1
 8012ec2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012ec4:	4a4b      	ldr	r2, [pc, #300]	@ (8012ff4 <xTaskIncrementTick+0x14c>)
 8012ec6:	693b      	ldr	r3, [r7, #16]
 8012ec8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012eca:	693b      	ldr	r3, [r7, #16]
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d121      	bne.n	8012f14 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8012ed0:	4b49      	ldr	r3, [pc, #292]	@ (8012ff8 <xTaskIncrementTick+0x150>)
 8012ed2:	681b      	ldr	r3, [r3, #0]
 8012ed4:	681b      	ldr	r3, [r3, #0]
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d00b      	beq.n	8012ef2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8012eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ede:	f383 8811 	msr	BASEPRI, r3
 8012ee2:	f3bf 8f6f 	isb	sy
 8012ee6:	f3bf 8f4f 	dsb	sy
 8012eea:	603b      	str	r3, [r7, #0]
}
 8012eec:	bf00      	nop
 8012eee:	bf00      	nop
 8012ef0:	e7fd      	b.n	8012eee <xTaskIncrementTick+0x46>
 8012ef2:	4b41      	ldr	r3, [pc, #260]	@ (8012ff8 <xTaskIncrementTick+0x150>)
 8012ef4:	681b      	ldr	r3, [r3, #0]
 8012ef6:	60fb      	str	r3, [r7, #12]
 8012ef8:	4b40      	ldr	r3, [pc, #256]	@ (8012ffc <xTaskIncrementTick+0x154>)
 8012efa:	681b      	ldr	r3, [r3, #0]
 8012efc:	4a3e      	ldr	r2, [pc, #248]	@ (8012ff8 <xTaskIncrementTick+0x150>)
 8012efe:	6013      	str	r3, [r2, #0]
 8012f00:	4a3e      	ldr	r2, [pc, #248]	@ (8012ffc <xTaskIncrementTick+0x154>)
 8012f02:	68fb      	ldr	r3, [r7, #12]
 8012f04:	6013      	str	r3, [r2, #0]
 8012f06:	4b3e      	ldr	r3, [pc, #248]	@ (8013000 <xTaskIncrementTick+0x158>)
 8012f08:	681b      	ldr	r3, [r3, #0]
 8012f0a:	3301      	adds	r3, #1
 8012f0c:	4a3c      	ldr	r2, [pc, #240]	@ (8013000 <xTaskIncrementTick+0x158>)
 8012f0e:	6013      	str	r3, [r2, #0]
 8012f10:	f000 facc 	bl	80134ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012f14:	4b3b      	ldr	r3, [pc, #236]	@ (8013004 <xTaskIncrementTick+0x15c>)
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	693a      	ldr	r2, [r7, #16]
 8012f1a:	429a      	cmp	r2, r3
 8012f1c:	d348      	bcc.n	8012fb0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012f1e:	4b36      	ldr	r3, [pc, #216]	@ (8012ff8 <xTaskIncrementTick+0x150>)
 8012f20:	681b      	ldr	r3, [r3, #0]
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d104      	bne.n	8012f32 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012f28:	4b36      	ldr	r3, [pc, #216]	@ (8013004 <xTaskIncrementTick+0x15c>)
 8012f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8012f2e:	601a      	str	r2, [r3, #0]
					break;
 8012f30:	e03e      	b.n	8012fb0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012f32:	4b31      	ldr	r3, [pc, #196]	@ (8012ff8 <xTaskIncrementTick+0x150>)
 8012f34:	681b      	ldr	r3, [r3, #0]
 8012f36:	68db      	ldr	r3, [r3, #12]
 8012f38:	68db      	ldr	r3, [r3, #12]
 8012f3a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012f3c:	68bb      	ldr	r3, [r7, #8]
 8012f3e:	685b      	ldr	r3, [r3, #4]
 8012f40:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012f42:	693a      	ldr	r2, [r7, #16]
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	429a      	cmp	r2, r3
 8012f48:	d203      	bcs.n	8012f52 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012f4a:	4a2e      	ldr	r2, [pc, #184]	@ (8013004 <xTaskIncrementTick+0x15c>)
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012f50:	e02e      	b.n	8012fb0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012f52:	68bb      	ldr	r3, [r7, #8]
 8012f54:	3304      	adds	r3, #4
 8012f56:	4618      	mov	r0, r3
 8012f58:	f7fe fed7 	bl	8011d0a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012f5c:	68bb      	ldr	r3, [r7, #8]
 8012f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d004      	beq.n	8012f6e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012f64:	68bb      	ldr	r3, [r7, #8]
 8012f66:	3318      	adds	r3, #24
 8012f68:	4618      	mov	r0, r3
 8012f6a:	f7fe fece 	bl	8011d0a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012f6e:	68bb      	ldr	r3, [r7, #8]
 8012f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f72:	2201      	movs	r2, #1
 8012f74:	409a      	lsls	r2, r3
 8012f76:	4b24      	ldr	r3, [pc, #144]	@ (8013008 <xTaskIncrementTick+0x160>)
 8012f78:	681b      	ldr	r3, [r3, #0]
 8012f7a:	4313      	orrs	r3, r2
 8012f7c:	4a22      	ldr	r2, [pc, #136]	@ (8013008 <xTaskIncrementTick+0x160>)
 8012f7e:	6013      	str	r3, [r2, #0]
 8012f80:	68bb      	ldr	r3, [r7, #8]
 8012f82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f84:	4613      	mov	r3, r2
 8012f86:	009b      	lsls	r3, r3, #2
 8012f88:	4413      	add	r3, r2
 8012f8a:	009b      	lsls	r3, r3, #2
 8012f8c:	4a1f      	ldr	r2, [pc, #124]	@ (801300c <xTaskIncrementTick+0x164>)
 8012f8e:	441a      	add	r2, r3
 8012f90:	68bb      	ldr	r3, [r7, #8]
 8012f92:	3304      	adds	r3, #4
 8012f94:	4619      	mov	r1, r3
 8012f96:	4610      	mov	r0, r2
 8012f98:	f7fe fe5a 	bl	8011c50 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012f9c:	68bb      	ldr	r3, [r7, #8]
 8012f9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012fa0:	4b1b      	ldr	r3, [pc, #108]	@ (8013010 <xTaskIncrementTick+0x168>)
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012fa6:	429a      	cmp	r2, r3
 8012fa8:	d3b9      	bcc.n	8012f1e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8012faa:	2301      	movs	r3, #1
 8012fac:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012fae:	e7b6      	b.n	8012f1e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012fb0:	4b17      	ldr	r3, [pc, #92]	@ (8013010 <xTaskIncrementTick+0x168>)
 8012fb2:	681b      	ldr	r3, [r3, #0]
 8012fb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012fb6:	4915      	ldr	r1, [pc, #84]	@ (801300c <xTaskIncrementTick+0x164>)
 8012fb8:	4613      	mov	r3, r2
 8012fba:	009b      	lsls	r3, r3, #2
 8012fbc:	4413      	add	r3, r2
 8012fbe:	009b      	lsls	r3, r3, #2
 8012fc0:	440b      	add	r3, r1
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	2b01      	cmp	r3, #1
 8012fc6:	d901      	bls.n	8012fcc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8012fc8:	2301      	movs	r3, #1
 8012fca:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012fcc:	4b11      	ldr	r3, [pc, #68]	@ (8013014 <xTaskIncrementTick+0x16c>)
 8012fce:	681b      	ldr	r3, [r3, #0]
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d007      	beq.n	8012fe4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8012fd4:	2301      	movs	r3, #1
 8012fd6:	617b      	str	r3, [r7, #20]
 8012fd8:	e004      	b.n	8012fe4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012fda:	4b0f      	ldr	r3, [pc, #60]	@ (8013018 <xTaskIncrementTick+0x170>)
 8012fdc:	681b      	ldr	r3, [r3, #0]
 8012fde:	3301      	adds	r3, #1
 8012fe0:	4a0d      	ldr	r2, [pc, #52]	@ (8013018 <xTaskIncrementTick+0x170>)
 8012fe2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012fe4:	697b      	ldr	r3, [r7, #20]
}
 8012fe6:	4618      	mov	r0, r3
 8012fe8:	3718      	adds	r7, #24
 8012fea:	46bd      	mov	sp, r7
 8012fec:	bd80      	pop	{r7, pc}
 8012fee:	bf00      	nop
 8012ff0:	2000188c 	.word	0x2000188c
 8012ff4:	20001868 	.word	0x20001868
 8012ff8:	2000181c 	.word	0x2000181c
 8012ffc:	20001820 	.word	0x20001820
 8013000:	2000187c 	.word	0x2000187c
 8013004:	20001884 	.word	0x20001884
 8013008:	2000186c 	.word	0x2000186c
 801300c:	20001768 	.word	0x20001768
 8013010:	20001764 	.word	0x20001764
 8013014:	20001878 	.word	0x20001878
 8013018:	20001874 	.word	0x20001874

0801301c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801301c:	b480      	push	{r7}
 801301e:	b087      	sub	sp, #28
 8013020:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013022:	4b2a      	ldr	r3, [pc, #168]	@ (80130cc <vTaskSwitchContext+0xb0>)
 8013024:	681b      	ldr	r3, [r3, #0]
 8013026:	2b00      	cmp	r3, #0
 8013028:	d003      	beq.n	8013032 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801302a:	4b29      	ldr	r3, [pc, #164]	@ (80130d0 <vTaskSwitchContext+0xb4>)
 801302c:	2201      	movs	r2, #1
 801302e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013030:	e045      	b.n	80130be <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8013032:	4b27      	ldr	r3, [pc, #156]	@ (80130d0 <vTaskSwitchContext+0xb4>)
 8013034:	2200      	movs	r2, #0
 8013036:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013038:	4b26      	ldr	r3, [pc, #152]	@ (80130d4 <vTaskSwitchContext+0xb8>)
 801303a:	681b      	ldr	r3, [r3, #0]
 801303c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801303e:	68fb      	ldr	r3, [r7, #12]
 8013040:	fab3 f383 	clz	r3, r3
 8013044:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8013046:	7afb      	ldrb	r3, [r7, #11]
 8013048:	f1c3 031f 	rsb	r3, r3, #31
 801304c:	617b      	str	r3, [r7, #20]
 801304e:	4922      	ldr	r1, [pc, #136]	@ (80130d8 <vTaskSwitchContext+0xbc>)
 8013050:	697a      	ldr	r2, [r7, #20]
 8013052:	4613      	mov	r3, r2
 8013054:	009b      	lsls	r3, r3, #2
 8013056:	4413      	add	r3, r2
 8013058:	009b      	lsls	r3, r3, #2
 801305a:	440b      	add	r3, r1
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	2b00      	cmp	r3, #0
 8013060:	d10b      	bne.n	801307a <vTaskSwitchContext+0x5e>
	__asm volatile
 8013062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013066:	f383 8811 	msr	BASEPRI, r3
 801306a:	f3bf 8f6f 	isb	sy
 801306e:	f3bf 8f4f 	dsb	sy
 8013072:	607b      	str	r3, [r7, #4]
}
 8013074:	bf00      	nop
 8013076:	bf00      	nop
 8013078:	e7fd      	b.n	8013076 <vTaskSwitchContext+0x5a>
 801307a:	697a      	ldr	r2, [r7, #20]
 801307c:	4613      	mov	r3, r2
 801307e:	009b      	lsls	r3, r3, #2
 8013080:	4413      	add	r3, r2
 8013082:	009b      	lsls	r3, r3, #2
 8013084:	4a14      	ldr	r2, [pc, #80]	@ (80130d8 <vTaskSwitchContext+0xbc>)
 8013086:	4413      	add	r3, r2
 8013088:	613b      	str	r3, [r7, #16]
 801308a:	693b      	ldr	r3, [r7, #16]
 801308c:	685b      	ldr	r3, [r3, #4]
 801308e:	685a      	ldr	r2, [r3, #4]
 8013090:	693b      	ldr	r3, [r7, #16]
 8013092:	605a      	str	r2, [r3, #4]
 8013094:	693b      	ldr	r3, [r7, #16]
 8013096:	685a      	ldr	r2, [r3, #4]
 8013098:	693b      	ldr	r3, [r7, #16]
 801309a:	3308      	adds	r3, #8
 801309c:	429a      	cmp	r2, r3
 801309e:	d104      	bne.n	80130aa <vTaskSwitchContext+0x8e>
 80130a0:	693b      	ldr	r3, [r7, #16]
 80130a2:	685b      	ldr	r3, [r3, #4]
 80130a4:	685a      	ldr	r2, [r3, #4]
 80130a6:	693b      	ldr	r3, [r7, #16]
 80130a8:	605a      	str	r2, [r3, #4]
 80130aa:	693b      	ldr	r3, [r7, #16]
 80130ac:	685b      	ldr	r3, [r3, #4]
 80130ae:	68db      	ldr	r3, [r3, #12]
 80130b0:	4a0a      	ldr	r2, [pc, #40]	@ (80130dc <vTaskSwitchContext+0xc0>)
 80130b2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80130b4:	4b09      	ldr	r3, [pc, #36]	@ (80130dc <vTaskSwitchContext+0xc0>)
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	334c      	adds	r3, #76	@ 0x4c
 80130ba:	4a09      	ldr	r2, [pc, #36]	@ (80130e0 <vTaskSwitchContext+0xc4>)
 80130bc:	6013      	str	r3, [r2, #0]
}
 80130be:	bf00      	nop
 80130c0:	371c      	adds	r7, #28
 80130c2:	46bd      	mov	sp, r7
 80130c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130c8:	4770      	bx	lr
 80130ca:	bf00      	nop
 80130cc:	2000188c 	.word	0x2000188c
 80130d0:	20001878 	.word	0x20001878
 80130d4:	2000186c 	.word	0x2000186c
 80130d8:	20001768 	.word	0x20001768
 80130dc:	20001764 	.word	0x20001764
 80130e0:	20000058 	.word	0x20000058

080130e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80130e4:	b580      	push	{r7, lr}
 80130e6:	b084      	sub	sp, #16
 80130e8:	af00      	add	r7, sp, #0
 80130ea:	6078      	str	r0, [r7, #4]
 80130ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d10b      	bne.n	801310c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80130f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130f8:	f383 8811 	msr	BASEPRI, r3
 80130fc:	f3bf 8f6f 	isb	sy
 8013100:	f3bf 8f4f 	dsb	sy
 8013104:	60fb      	str	r3, [r7, #12]
}
 8013106:	bf00      	nop
 8013108:	bf00      	nop
 801310a:	e7fd      	b.n	8013108 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801310c:	4b07      	ldr	r3, [pc, #28]	@ (801312c <vTaskPlaceOnEventList+0x48>)
 801310e:	681b      	ldr	r3, [r3, #0]
 8013110:	3318      	adds	r3, #24
 8013112:	4619      	mov	r1, r3
 8013114:	6878      	ldr	r0, [r7, #4]
 8013116:	f7fe fdbf 	bl	8011c98 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801311a:	2101      	movs	r1, #1
 801311c:	6838      	ldr	r0, [r7, #0]
 801311e:	f000 fba5 	bl	801386c <prvAddCurrentTaskToDelayedList>
}
 8013122:	bf00      	nop
 8013124:	3710      	adds	r7, #16
 8013126:	46bd      	mov	sp, r7
 8013128:	bd80      	pop	{r7, pc}
 801312a:	bf00      	nop
 801312c:	20001764 	.word	0x20001764

08013130 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013130:	b580      	push	{r7, lr}
 8013132:	b086      	sub	sp, #24
 8013134:	af00      	add	r7, sp, #0
 8013136:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	68db      	ldr	r3, [r3, #12]
 801313c:	68db      	ldr	r3, [r3, #12]
 801313e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013140:	693b      	ldr	r3, [r7, #16]
 8013142:	2b00      	cmp	r3, #0
 8013144:	d10b      	bne.n	801315e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8013146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801314a:	f383 8811 	msr	BASEPRI, r3
 801314e:	f3bf 8f6f 	isb	sy
 8013152:	f3bf 8f4f 	dsb	sy
 8013156:	60fb      	str	r3, [r7, #12]
}
 8013158:	bf00      	nop
 801315a:	bf00      	nop
 801315c:	e7fd      	b.n	801315a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801315e:	693b      	ldr	r3, [r7, #16]
 8013160:	3318      	adds	r3, #24
 8013162:	4618      	mov	r0, r3
 8013164:	f7fe fdd1 	bl	8011d0a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013168:	4b1d      	ldr	r3, [pc, #116]	@ (80131e0 <xTaskRemoveFromEventList+0xb0>)
 801316a:	681b      	ldr	r3, [r3, #0]
 801316c:	2b00      	cmp	r3, #0
 801316e:	d11c      	bne.n	80131aa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013170:	693b      	ldr	r3, [r7, #16]
 8013172:	3304      	adds	r3, #4
 8013174:	4618      	mov	r0, r3
 8013176:	f7fe fdc8 	bl	8011d0a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801317a:	693b      	ldr	r3, [r7, #16]
 801317c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801317e:	2201      	movs	r2, #1
 8013180:	409a      	lsls	r2, r3
 8013182:	4b18      	ldr	r3, [pc, #96]	@ (80131e4 <xTaskRemoveFromEventList+0xb4>)
 8013184:	681b      	ldr	r3, [r3, #0]
 8013186:	4313      	orrs	r3, r2
 8013188:	4a16      	ldr	r2, [pc, #88]	@ (80131e4 <xTaskRemoveFromEventList+0xb4>)
 801318a:	6013      	str	r3, [r2, #0]
 801318c:	693b      	ldr	r3, [r7, #16]
 801318e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013190:	4613      	mov	r3, r2
 8013192:	009b      	lsls	r3, r3, #2
 8013194:	4413      	add	r3, r2
 8013196:	009b      	lsls	r3, r3, #2
 8013198:	4a13      	ldr	r2, [pc, #76]	@ (80131e8 <xTaskRemoveFromEventList+0xb8>)
 801319a:	441a      	add	r2, r3
 801319c:	693b      	ldr	r3, [r7, #16]
 801319e:	3304      	adds	r3, #4
 80131a0:	4619      	mov	r1, r3
 80131a2:	4610      	mov	r0, r2
 80131a4:	f7fe fd54 	bl	8011c50 <vListInsertEnd>
 80131a8:	e005      	b.n	80131b6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80131aa:	693b      	ldr	r3, [r7, #16]
 80131ac:	3318      	adds	r3, #24
 80131ae:	4619      	mov	r1, r3
 80131b0:	480e      	ldr	r0, [pc, #56]	@ (80131ec <xTaskRemoveFromEventList+0xbc>)
 80131b2:	f7fe fd4d 	bl	8011c50 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80131b6:	693b      	ldr	r3, [r7, #16]
 80131b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131ba:	4b0d      	ldr	r3, [pc, #52]	@ (80131f0 <xTaskRemoveFromEventList+0xc0>)
 80131bc:	681b      	ldr	r3, [r3, #0]
 80131be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131c0:	429a      	cmp	r2, r3
 80131c2:	d905      	bls.n	80131d0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80131c4:	2301      	movs	r3, #1
 80131c6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80131c8:	4b0a      	ldr	r3, [pc, #40]	@ (80131f4 <xTaskRemoveFromEventList+0xc4>)
 80131ca:	2201      	movs	r2, #1
 80131cc:	601a      	str	r2, [r3, #0]
 80131ce:	e001      	b.n	80131d4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80131d0:	2300      	movs	r3, #0
 80131d2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80131d4:	697b      	ldr	r3, [r7, #20]
}
 80131d6:	4618      	mov	r0, r3
 80131d8:	3718      	adds	r7, #24
 80131da:	46bd      	mov	sp, r7
 80131dc:	bd80      	pop	{r7, pc}
 80131de:	bf00      	nop
 80131e0:	2000188c 	.word	0x2000188c
 80131e4:	2000186c 	.word	0x2000186c
 80131e8:	20001768 	.word	0x20001768
 80131ec:	20001824 	.word	0x20001824
 80131f0:	20001764 	.word	0x20001764
 80131f4:	20001878 	.word	0x20001878

080131f8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80131f8:	b480      	push	{r7}
 80131fa:	b083      	sub	sp, #12
 80131fc:	af00      	add	r7, sp, #0
 80131fe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013200:	4b06      	ldr	r3, [pc, #24]	@ (801321c <vTaskInternalSetTimeOutState+0x24>)
 8013202:	681a      	ldr	r2, [r3, #0]
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013208:	4b05      	ldr	r3, [pc, #20]	@ (8013220 <vTaskInternalSetTimeOutState+0x28>)
 801320a:	681a      	ldr	r2, [r3, #0]
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	605a      	str	r2, [r3, #4]
}
 8013210:	bf00      	nop
 8013212:	370c      	adds	r7, #12
 8013214:	46bd      	mov	sp, r7
 8013216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801321a:	4770      	bx	lr
 801321c:	2000187c 	.word	0x2000187c
 8013220:	20001868 	.word	0x20001868

08013224 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8013224:	b580      	push	{r7, lr}
 8013226:	b088      	sub	sp, #32
 8013228:	af00      	add	r7, sp, #0
 801322a:	6078      	str	r0, [r7, #4]
 801322c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	2b00      	cmp	r3, #0
 8013232:	d10b      	bne.n	801324c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8013234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013238:	f383 8811 	msr	BASEPRI, r3
 801323c:	f3bf 8f6f 	isb	sy
 8013240:	f3bf 8f4f 	dsb	sy
 8013244:	613b      	str	r3, [r7, #16]
}
 8013246:	bf00      	nop
 8013248:	bf00      	nop
 801324a:	e7fd      	b.n	8013248 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801324c:	683b      	ldr	r3, [r7, #0]
 801324e:	2b00      	cmp	r3, #0
 8013250:	d10b      	bne.n	801326a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8013252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013256:	f383 8811 	msr	BASEPRI, r3
 801325a:	f3bf 8f6f 	isb	sy
 801325e:	f3bf 8f4f 	dsb	sy
 8013262:	60fb      	str	r3, [r7, #12]
}
 8013264:	bf00      	nop
 8013266:	bf00      	nop
 8013268:	e7fd      	b.n	8013266 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801326a:	f000 fc95 	bl	8013b98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801326e:	4b1d      	ldr	r3, [pc, #116]	@ (80132e4 <xTaskCheckForTimeOut+0xc0>)
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	685b      	ldr	r3, [r3, #4]
 8013278:	69ba      	ldr	r2, [r7, #24]
 801327a:	1ad3      	subs	r3, r2, r3
 801327c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801327e:	683b      	ldr	r3, [r7, #0]
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013286:	d102      	bne.n	801328e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013288:	2300      	movs	r3, #0
 801328a:	61fb      	str	r3, [r7, #28]
 801328c:	e023      	b.n	80132d6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	681a      	ldr	r2, [r3, #0]
 8013292:	4b15      	ldr	r3, [pc, #84]	@ (80132e8 <xTaskCheckForTimeOut+0xc4>)
 8013294:	681b      	ldr	r3, [r3, #0]
 8013296:	429a      	cmp	r2, r3
 8013298:	d007      	beq.n	80132aa <xTaskCheckForTimeOut+0x86>
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	685b      	ldr	r3, [r3, #4]
 801329e:	69ba      	ldr	r2, [r7, #24]
 80132a0:	429a      	cmp	r2, r3
 80132a2:	d302      	bcc.n	80132aa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80132a4:	2301      	movs	r3, #1
 80132a6:	61fb      	str	r3, [r7, #28]
 80132a8:	e015      	b.n	80132d6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80132aa:	683b      	ldr	r3, [r7, #0]
 80132ac:	681b      	ldr	r3, [r3, #0]
 80132ae:	697a      	ldr	r2, [r7, #20]
 80132b0:	429a      	cmp	r2, r3
 80132b2:	d20b      	bcs.n	80132cc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80132b4:	683b      	ldr	r3, [r7, #0]
 80132b6:	681a      	ldr	r2, [r3, #0]
 80132b8:	697b      	ldr	r3, [r7, #20]
 80132ba:	1ad2      	subs	r2, r2, r3
 80132bc:	683b      	ldr	r3, [r7, #0]
 80132be:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80132c0:	6878      	ldr	r0, [r7, #4]
 80132c2:	f7ff ff99 	bl	80131f8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80132c6:	2300      	movs	r3, #0
 80132c8:	61fb      	str	r3, [r7, #28]
 80132ca:	e004      	b.n	80132d6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80132cc:	683b      	ldr	r3, [r7, #0]
 80132ce:	2200      	movs	r2, #0
 80132d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80132d2:	2301      	movs	r3, #1
 80132d4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80132d6:	f000 fc91 	bl	8013bfc <vPortExitCritical>

	return xReturn;
 80132da:	69fb      	ldr	r3, [r7, #28]
}
 80132dc:	4618      	mov	r0, r3
 80132de:	3720      	adds	r7, #32
 80132e0:	46bd      	mov	sp, r7
 80132e2:	bd80      	pop	{r7, pc}
 80132e4:	20001868 	.word	0x20001868
 80132e8:	2000187c 	.word	0x2000187c

080132ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80132ec:	b480      	push	{r7}
 80132ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80132f0:	4b03      	ldr	r3, [pc, #12]	@ (8013300 <vTaskMissedYield+0x14>)
 80132f2:	2201      	movs	r2, #1
 80132f4:	601a      	str	r2, [r3, #0]
}
 80132f6:	bf00      	nop
 80132f8:	46bd      	mov	sp, r7
 80132fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132fe:	4770      	bx	lr
 8013300:	20001878 	.word	0x20001878

08013304 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013304:	b580      	push	{r7, lr}
 8013306:	b082      	sub	sp, #8
 8013308:	af00      	add	r7, sp, #0
 801330a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801330c:	f000 f852 	bl	80133b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013310:	4b06      	ldr	r3, [pc, #24]	@ (801332c <prvIdleTask+0x28>)
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	2b01      	cmp	r3, #1
 8013316:	d9f9      	bls.n	801330c <prvIdleTask+0x8>
			{
				taskYIELD();
 8013318:	4b05      	ldr	r3, [pc, #20]	@ (8013330 <prvIdleTask+0x2c>)
 801331a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801331e:	601a      	str	r2, [r3, #0]
 8013320:	f3bf 8f4f 	dsb	sy
 8013324:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8013328:	e7f0      	b.n	801330c <prvIdleTask+0x8>
 801332a:	bf00      	nop
 801332c:	20001768 	.word	0x20001768
 8013330:	e000ed04 	.word	0xe000ed04

08013334 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013334:	b580      	push	{r7, lr}
 8013336:	b082      	sub	sp, #8
 8013338:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801333a:	2300      	movs	r3, #0
 801333c:	607b      	str	r3, [r7, #4]
 801333e:	e00c      	b.n	801335a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013340:	687a      	ldr	r2, [r7, #4]
 8013342:	4613      	mov	r3, r2
 8013344:	009b      	lsls	r3, r3, #2
 8013346:	4413      	add	r3, r2
 8013348:	009b      	lsls	r3, r3, #2
 801334a:	4a12      	ldr	r2, [pc, #72]	@ (8013394 <prvInitialiseTaskLists+0x60>)
 801334c:	4413      	add	r3, r2
 801334e:	4618      	mov	r0, r3
 8013350:	f7fe fc51 	bl	8011bf6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	3301      	adds	r3, #1
 8013358:	607b      	str	r3, [r7, #4]
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	2b06      	cmp	r3, #6
 801335e:	d9ef      	bls.n	8013340 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013360:	480d      	ldr	r0, [pc, #52]	@ (8013398 <prvInitialiseTaskLists+0x64>)
 8013362:	f7fe fc48 	bl	8011bf6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013366:	480d      	ldr	r0, [pc, #52]	@ (801339c <prvInitialiseTaskLists+0x68>)
 8013368:	f7fe fc45 	bl	8011bf6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801336c:	480c      	ldr	r0, [pc, #48]	@ (80133a0 <prvInitialiseTaskLists+0x6c>)
 801336e:	f7fe fc42 	bl	8011bf6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013372:	480c      	ldr	r0, [pc, #48]	@ (80133a4 <prvInitialiseTaskLists+0x70>)
 8013374:	f7fe fc3f 	bl	8011bf6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013378:	480b      	ldr	r0, [pc, #44]	@ (80133a8 <prvInitialiseTaskLists+0x74>)
 801337a:	f7fe fc3c 	bl	8011bf6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801337e:	4b0b      	ldr	r3, [pc, #44]	@ (80133ac <prvInitialiseTaskLists+0x78>)
 8013380:	4a05      	ldr	r2, [pc, #20]	@ (8013398 <prvInitialiseTaskLists+0x64>)
 8013382:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013384:	4b0a      	ldr	r3, [pc, #40]	@ (80133b0 <prvInitialiseTaskLists+0x7c>)
 8013386:	4a05      	ldr	r2, [pc, #20]	@ (801339c <prvInitialiseTaskLists+0x68>)
 8013388:	601a      	str	r2, [r3, #0]
}
 801338a:	bf00      	nop
 801338c:	3708      	adds	r7, #8
 801338e:	46bd      	mov	sp, r7
 8013390:	bd80      	pop	{r7, pc}
 8013392:	bf00      	nop
 8013394:	20001768 	.word	0x20001768
 8013398:	200017f4 	.word	0x200017f4
 801339c:	20001808 	.word	0x20001808
 80133a0:	20001824 	.word	0x20001824
 80133a4:	20001838 	.word	0x20001838
 80133a8:	20001850 	.word	0x20001850
 80133ac:	2000181c 	.word	0x2000181c
 80133b0:	20001820 	.word	0x20001820

080133b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80133b4:	b580      	push	{r7, lr}
 80133b6:	b082      	sub	sp, #8
 80133b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80133ba:	e019      	b.n	80133f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80133bc:	f000 fbec 	bl	8013b98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80133c0:	4b10      	ldr	r3, [pc, #64]	@ (8013404 <prvCheckTasksWaitingTermination+0x50>)
 80133c2:	68db      	ldr	r3, [r3, #12]
 80133c4:	68db      	ldr	r3, [r3, #12]
 80133c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	3304      	adds	r3, #4
 80133cc:	4618      	mov	r0, r3
 80133ce:	f7fe fc9c 	bl	8011d0a <uxListRemove>
				--uxCurrentNumberOfTasks;
 80133d2:	4b0d      	ldr	r3, [pc, #52]	@ (8013408 <prvCheckTasksWaitingTermination+0x54>)
 80133d4:	681b      	ldr	r3, [r3, #0]
 80133d6:	3b01      	subs	r3, #1
 80133d8:	4a0b      	ldr	r2, [pc, #44]	@ (8013408 <prvCheckTasksWaitingTermination+0x54>)
 80133da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80133dc:	4b0b      	ldr	r3, [pc, #44]	@ (801340c <prvCheckTasksWaitingTermination+0x58>)
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	3b01      	subs	r3, #1
 80133e2:	4a0a      	ldr	r2, [pc, #40]	@ (801340c <prvCheckTasksWaitingTermination+0x58>)
 80133e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80133e6:	f000 fc09 	bl	8013bfc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80133ea:	6878      	ldr	r0, [r7, #4]
 80133ec:	f000 f848 	bl	8013480 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80133f0:	4b06      	ldr	r3, [pc, #24]	@ (801340c <prvCheckTasksWaitingTermination+0x58>)
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d1e1      	bne.n	80133bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80133f8:	bf00      	nop
 80133fa:	bf00      	nop
 80133fc:	3708      	adds	r7, #8
 80133fe:	46bd      	mov	sp, r7
 8013400:	bd80      	pop	{r7, pc}
 8013402:	bf00      	nop
 8013404:	20001838 	.word	0x20001838
 8013408:	20001864 	.word	0x20001864
 801340c:	2000184c 	.word	0x2000184c

08013410 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8013410:	b480      	push	{r7}
 8013412:	b085      	sub	sp, #20
 8013414:	af00      	add	r7, sp, #0
 8013416:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8013418:	2300      	movs	r3, #0
 801341a:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 801341c:	e005      	b.n	801342a <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	3301      	adds	r3, #1
 8013422:	607b      	str	r3, [r7, #4]
			ulCount++;
 8013424:	68fb      	ldr	r3, [r7, #12]
 8013426:	3301      	adds	r3, #1
 8013428:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	781b      	ldrb	r3, [r3, #0]
 801342e:	2ba5      	cmp	r3, #165	@ 0xa5
 8013430:	d0f5      	beq.n	801341e <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	089b      	lsrs	r3, r3, #2
 8013436:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	b29b      	uxth	r3, r3
	}
 801343c:	4618      	mov	r0, r3
 801343e:	3714      	adds	r7, #20
 8013440:	46bd      	mov	sp, r7
 8013442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013446:	4770      	bx	lr

08013448 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 8013448:	b580      	push	{r7, lr}
 801344a:	b086      	sub	sp, #24
 801344c:	af00      	add	r7, sp, #0
 801344e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	2b00      	cmp	r3, #0
 8013454:	d102      	bne.n	801345c <uxTaskGetStackHighWaterMark+0x14>
 8013456:	4b09      	ldr	r3, [pc, #36]	@ (801347c <uxTaskGetStackHighWaterMark+0x34>)
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	e000      	b.n	801345e <uxTaskGetStackHighWaterMark+0x16>
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8013460:	697b      	ldr	r3, [r7, #20]
 8013462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013464:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 8013466:	6938      	ldr	r0, [r7, #16]
 8013468:	f7ff ffd2 	bl	8013410 <prvTaskCheckFreeStackSpace>
 801346c:	4603      	mov	r3, r0
 801346e:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8013470:	68fb      	ldr	r3, [r7, #12]
	}
 8013472:	4618      	mov	r0, r3
 8013474:	3718      	adds	r7, #24
 8013476:	46bd      	mov	sp, r7
 8013478:	bd80      	pop	{r7, pc}
 801347a:	bf00      	nop
 801347c:	20001764 	.word	0x20001764

08013480 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013480:	b580      	push	{r7, lr}
 8013482:	b082      	sub	sp, #8
 8013484:	af00      	add	r7, sp, #0
 8013486:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	334c      	adds	r3, #76	@ 0x4c
 801348c:	4618      	mov	r0, r3
 801348e:	f001 ff63 	bl	8015358 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8013492:	687b      	ldr	r3, [r7, #4]
 8013494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013496:	4618      	mov	r0, r3
 8013498:	f000 fd6e 	bl	8013f78 <vPortFree>
			vPortFree( pxTCB );
 801349c:	6878      	ldr	r0, [r7, #4]
 801349e:	f000 fd6b 	bl	8013f78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80134a2:	bf00      	nop
 80134a4:	3708      	adds	r7, #8
 80134a6:	46bd      	mov	sp, r7
 80134a8:	bd80      	pop	{r7, pc}
	...

080134ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80134ac:	b480      	push	{r7}
 80134ae:	b083      	sub	sp, #12
 80134b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80134b2:	4b0c      	ldr	r3, [pc, #48]	@ (80134e4 <prvResetNextTaskUnblockTime+0x38>)
 80134b4:	681b      	ldr	r3, [r3, #0]
 80134b6:	681b      	ldr	r3, [r3, #0]
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	d104      	bne.n	80134c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80134bc:	4b0a      	ldr	r3, [pc, #40]	@ (80134e8 <prvResetNextTaskUnblockTime+0x3c>)
 80134be:	f04f 32ff 	mov.w	r2, #4294967295
 80134c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80134c4:	e008      	b.n	80134d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80134c6:	4b07      	ldr	r3, [pc, #28]	@ (80134e4 <prvResetNextTaskUnblockTime+0x38>)
 80134c8:	681b      	ldr	r3, [r3, #0]
 80134ca:	68db      	ldr	r3, [r3, #12]
 80134cc:	68db      	ldr	r3, [r3, #12]
 80134ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	685b      	ldr	r3, [r3, #4]
 80134d4:	4a04      	ldr	r2, [pc, #16]	@ (80134e8 <prvResetNextTaskUnblockTime+0x3c>)
 80134d6:	6013      	str	r3, [r2, #0]
}
 80134d8:	bf00      	nop
 80134da:	370c      	adds	r7, #12
 80134dc:	46bd      	mov	sp, r7
 80134de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134e2:	4770      	bx	lr
 80134e4:	2000181c 	.word	0x2000181c
 80134e8:	20001884 	.word	0x20001884

080134ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80134ec:	b480      	push	{r7}
 80134ee:	b083      	sub	sp, #12
 80134f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80134f2:	4b0b      	ldr	r3, [pc, #44]	@ (8013520 <xTaskGetSchedulerState+0x34>)
 80134f4:	681b      	ldr	r3, [r3, #0]
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d102      	bne.n	8013500 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80134fa:	2301      	movs	r3, #1
 80134fc:	607b      	str	r3, [r7, #4]
 80134fe:	e008      	b.n	8013512 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013500:	4b08      	ldr	r3, [pc, #32]	@ (8013524 <xTaskGetSchedulerState+0x38>)
 8013502:	681b      	ldr	r3, [r3, #0]
 8013504:	2b00      	cmp	r3, #0
 8013506:	d102      	bne.n	801350e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013508:	2302      	movs	r3, #2
 801350a:	607b      	str	r3, [r7, #4]
 801350c:	e001      	b.n	8013512 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801350e:	2300      	movs	r3, #0
 8013510:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8013512:	687b      	ldr	r3, [r7, #4]
	}
 8013514:	4618      	mov	r0, r3
 8013516:	370c      	adds	r7, #12
 8013518:	46bd      	mov	sp, r7
 801351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801351e:	4770      	bx	lr
 8013520:	20001870 	.word	0x20001870
 8013524:	2000188c 	.word	0x2000188c

08013528 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8013528:	b580      	push	{r7, lr}
 801352a:	b084      	sub	sp, #16
 801352c:	af00      	add	r7, sp, #0
 801352e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8013534:	2300      	movs	r3, #0
 8013536:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	2b00      	cmp	r3, #0
 801353c:	d05e      	beq.n	80135fc <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801353e:	68bb      	ldr	r3, [r7, #8]
 8013540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013542:	4b31      	ldr	r3, [pc, #196]	@ (8013608 <xTaskPriorityInherit+0xe0>)
 8013544:	681b      	ldr	r3, [r3, #0]
 8013546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013548:	429a      	cmp	r2, r3
 801354a:	d24e      	bcs.n	80135ea <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801354c:	68bb      	ldr	r3, [r7, #8]
 801354e:	699b      	ldr	r3, [r3, #24]
 8013550:	2b00      	cmp	r3, #0
 8013552:	db06      	blt.n	8013562 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013554:	4b2c      	ldr	r3, [pc, #176]	@ (8013608 <xTaskPriorityInherit+0xe0>)
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801355a:	f1c3 0207 	rsb	r2, r3, #7
 801355e:	68bb      	ldr	r3, [r7, #8]
 8013560:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8013562:	68bb      	ldr	r3, [r7, #8]
 8013564:	6959      	ldr	r1, [r3, #20]
 8013566:	68bb      	ldr	r3, [r7, #8]
 8013568:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801356a:	4613      	mov	r3, r2
 801356c:	009b      	lsls	r3, r3, #2
 801356e:	4413      	add	r3, r2
 8013570:	009b      	lsls	r3, r3, #2
 8013572:	4a26      	ldr	r2, [pc, #152]	@ (801360c <xTaskPriorityInherit+0xe4>)
 8013574:	4413      	add	r3, r2
 8013576:	4299      	cmp	r1, r3
 8013578:	d12f      	bne.n	80135da <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801357a:	68bb      	ldr	r3, [r7, #8]
 801357c:	3304      	adds	r3, #4
 801357e:	4618      	mov	r0, r3
 8013580:	f7fe fbc3 	bl	8011d0a <uxListRemove>
 8013584:	4603      	mov	r3, r0
 8013586:	2b00      	cmp	r3, #0
 8013588:	d10a      	bne.n	80135a0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 801358a:	68bb      	ldr	r3, [r7, #8]
 801358c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801358e:	2201      	movs	r2, #1
 8013590:	fa02 f303 	lsl.w	r3, r2, r3
 8013594:	43da      	mvns	r2, r3
 8013596:	4b1e      	ldr	r3, [pc, #120]	@ (8013610 <xTaskPriorityInherit+0xe8>)
 8013598:	681b      	ldr	r3, [r3, #0]
 801359a:	4013      	ands	r3, r2
 801359c:	4a1c      	ldr	r2, [pc, #112]	@ (8013610 <xTaskPriorityInherit+0xe8>)
 801359e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80135a0:	4b19      	ldr	r3, [pc, #100]	@ (8013608 <xTaskPriorityInherit+0xe0>)
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80135a6:	68bb      	ldr	r3, [r7, #8]
 80135a8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80135aa:	68bb      	ldr	r3, [r7, #8]
 80135ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135ae:	2201      	movs	r2, #1
 80135b0:	409a      	lsls	r2, r3
 80135b2:	4b17      	ldr	r3, [pc, #92]	@ (8013610 <xTaskPriorityInherit+0xe8>)
 80135b4:	681b      	ldr	r3, [r3, #0]
 80135b6:	4313      	orrs	r3, r2
 80135b8:	4a15      	ldr	r2, [pc, #84]	@ (8013610 <xTaskPriorityInherit+0xe8>)
 80135ba:	6013      	str	r3, [r2, #0]
 80135bc:	68bb      	ldr	r3, [r7, #8]
 80135be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80135c0:	4613      	mov	r3, r2
 80135c2:	009b      	lsls	r3, r3, #2
 80135c4:	4413      	add	r3, r2
 80135c6:	009b      	lsls	r3, r3, #2
 80135c8:	4a10      	ldr	r2, [pc, #64]	@ (801360c <xTaskPriorityInherit+0xe4>)
 80135ca:	441a      	add	r2, r3
 80135cc:	68bb      	ldr	r3, [r7, #8]
 80135ce:	3304      	adds	r3, #4
 80135d0:	4619      	mov	r1, r3
 80135d2:	4610      	mov	r0, r2
 80135d4:	f7fe fb3c 	bl	8011c50 <vListInsertEnd>
 80135d8:	e004      	b.n	80135e4 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80135da:	4b0b      	ldr	r3, [pc, #44]	@ (8013608 <xTaskPriorityInherit+0xe0>)
 80135dc:	681b      	ldr	r3, [r3, #0]
 80135de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80135e0:	68bb      	ldr	r3, [r7, #8]
 80135e2:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80135e4:	2301      	movs	r3, #1
 80135e6:	60fb      	str	r3, [r7, #12]
 80135e8:	e008      	b.n	80135fc <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80135ea:	68bb      	ldr	r3, [r7, #8]
 80135ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80135ee:	4b06      	ldr	r3, [pc, #24]	@ (8013608 <xTaskPriorityInherit+0xe0>)
 80135f0:	681b      	ldr	r3, [r3, #0]
 80135f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135f4:	429a      	cmp	r2, r3
 80135f6:	d201      	bcs.n	80135fc <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80135f8:	2301      	movs	r3, #1
 80135fa:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80135fc:	68fb      	ldr	r3, [r7, #12]
	}
 80135fe:	4618      	mov	r0, r3
 8013600:	3710      	adds	r7, #16
 8013602:	46bd      	mov	sp, r7
 8013604:	bd80      	pop	{r7, pc}
 8013606:	bf00      	nop
 8013608:	20001764 	.word	0x20001764
 801360c:	20001768 	.word	0x20001768
 8013610:	2000186c 	.word	0x2000186c

08013614 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013614:	b580      	push	{r7, lr}
 8013616:	b086      	sub	sp, #24
 8013618:	af00      	add	r7, sp, #0
 801361a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013620:	2300      	movs	r3, #0
 8013622:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	2b00      	cmp	r3, #0
 8013628:	d070      	beq.n	801370c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801362a:	4b3b      	ldr	r3, [pc, #236]	@ (8013718 <xTaskPriorityDisinherit+0x104>)
 801362c:	681b      	ldr	r3, [r3, #0]
 801362e:	693a      	ldr	r2, [r7, #16]
 8013630:	429a      	cmp	r2, r3
 8013632:	d00b      	beq.n	801364c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8013634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013638:	f383 8811 	msr	BASEPRI, r3
 801363c:	f3bf 8f6f 	isb	sy
 8013640:	f3bf 8f4f 	dsb	sy
 8013644:	60fb      	str	r3, [r7, #12]
}
 8013646:	bf00      	nop
 8013648:	bf00      	nop
 801364a:	e7fd      	b.n	8013648 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801364c:	693b      	ldr	r3, [r7, #16]
 801364e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013650:	2b00      	cmp	r3, #0
 8013652:	d10b      	bne.n	801366c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8013654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013658:	f383 8811 	msr	BASEPRI, r3
 801365c:	f3bf 8f6f 	isb	sy
 8013660:	f3bf 8f4f 	dsb	sy
 8013664:	60bb      	str	r3, [r7, #8]
}
 8013666:	bf00      	nop
 8013668:	bf00      	nop
 801366a:	e7fd      	b.n	8013668 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801366c:	693b      	ldr	r3, [r7, #16]
 801366e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013670:	1e5a      	subs	r2, r3, #1
 8013672:	693b      	ldr	r3, [r7, #16]
 8013674:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013676:	693b      	ldr	r3, [r7, #16]
 8013678:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801367a:	693b      	ldr	r3, [r7, #16]
 801367c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801367e:	429a      	cmp	r2, r3
 8013680:	d044      	beq.n	801370c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013682:	693b      	ldr	r3, [r7, #16]
 8013684:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013686:	2b00      	cmp	r3, #0
 8013688:	d140      	bne.n	801370c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801368a:	693b      	ldr	r3, [r7, #16]
 801368c:	3304      	adds	r3, #4
 801368e:	4618      	mov	r0, r3
 8013690:	f7fe fb3b 	bl	8011d0a <uxListRemove>
 8013694:	4603      	mov	r3, r0
 8013696:	2b00      	cmp	r3, #0
 8013698:	d115      	bne.n	80136c6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801369a:	693b      	ldr	r3, [r7, #16]
 801369c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801369e:	491f      	ldr	r1, [pc, #124]	@ (801371c <xTaskPriorityDisinherit+0x108>)
 80136a0:	4613      	mov	r3, r2
 80136a2:	009b      	lsls	r3, r3, #2
 80136a4:	4413      	add	r3, r2
 80136a6:	009b      	lsls	r3, r3, #2
 80136a8:	440b      	add	r3, r1
 80136aa:	681b      	ldr	r3, [r3, #0]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d10a      	bne.n	80136c6 <xTaskPriorityDisinherit+0xb2>
 80136b0:	693b      	ldr	r3, [r7, #16]
 80136b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136b4:	2201      	movs	r2, #1
 80136b6:	fa02 f303 	lsl.w	r3, r2, r3
 80136ba:	43da      	mvns	r2, r3
 80136bc:	4b18      	ldr	r3, [pc, #96]	@ (8013720 <xTaskPriorityDisinherit+0x10c>)
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	4013      	ands	r3, r2
 80136c2:	4a17      	ldr	r2, [pc, #92]	@ (8013720 <xTaskPriorityDisinherit+0x10c>)
 80136c4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80136c6:	693b      	ldr	r3, [r7, #16]
 80136c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80136ca:	693b      	ldr	r3, [r7, #16]
 80136cc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80136ce:	693b      	ldr	r3, [r7, #16]
 80136d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136d2:	f1c3 0207 	rsb	r2, r3, #7
 80136d6:	693b      	ldr	r3, [r7, #16]
 80136d8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80136da:	693b      	ldr	r3, [r7, #16]
 80136dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136de:	2201      	movs	r2, #1
 80136e0:	409a      	lsls	r2, r3
 80136e2:	4b0f      	ldr	r3, [pc, #60]	@ (8013720 <xTaskPriorityDisinherit+0x10c>)
 80136e4:	681b      	ldr	r3, [r3, #0]
 80136e6:	4313      	orrs	r3, r2
 80136e8:	4a0d      	ldr	r2, [pc, #52]	@ (8013720 <xTaskPriorityDisinherit+0x10c>)
 80136ea:	6013      	str	r3, [r2, #0]
 80136ec:	693b      	ldr	r3, [r7, #16]
 80136ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136f0:	4613      	mov	r3, r2
 80136f2:	009b      	lsls	r3, r3, #2
 80136f4:	4413      	add	r3, r2
 80136f6:	009b      	lsls	r3, r3, #2
 80136f8:	4a08      	ldr	r2, [pc, #32]	@ (801371c <xTaskPriorityDisinherit+0x108>)
 80136fa:	441a      	add	r2, r3
 80136fc:	693b      	ldr	r3, [r7, #16]
 80136fe:	3304      	adds	r3, #4
 8013700:	4619      	mov	r1, r3
 8013702:	4610      	mov	r0, r2
 8013704:	f7fe faa4 	bl	8011c50 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013708:	2301      	movs	r3, #1
 801370a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801370c:	697b      	ldr	r3, [r7, #20]
	}
 801370e:	4618      	mov	r0, r3
 8013710:	3718      	adds	r7, #24
 8013712:	46bd      	mov	sp, r7
 8013714:	bd80      	pop	{r7, pc}
 8013716:	bf00      	nop
 8013718:	20001764 	.word	0x20001764
 801371c:	20001768 	.word	0x20001768
 8013720:	2000186c 	.word	0x2000186c

08013724 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8013724:	b580      	push	{r7, lr}
 8013726:	b088      	sub	sp, #32
 8013728:	af00      	add	r7, sp, #0
 801372a:	6078      	str	r0, [r7, #4]
 801372c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8013732:	2301      	movs	r3, #1
 8013734:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d079      	beq.n	8013830 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801373c:	69bb      	ldr	r3, [r7, #24]
 801373e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013740:	2b00      	cmp	r3, #0
 8013742:	d10b      	bne.n	801375c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8013744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013748:	f383 8811 	msr	BASEPRI, r3
 801374c:	f3bf 8f6f 	isb	sy
 8013750:	f3bf 8f4f 	dsb	sy
 8013754:	60fb      	str	r3, [r7, #12]
}
 8013756:	bf00      	nop
 8013758:	bf00      	nop
 801375a:	e7fd      	b.n	8013758 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801375c:	69bb      	ldr	r3, [r7, #24]
 801375e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013760:	683a      	ldr	r2, [r7, #0]
 8013762:	429a      	cmp	r2, r3
 8013764:	d902      	bls.n	801376c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8013766:	683b      	ldr	r3, [r7, #0]
 8013768:	61fb      	str	r3, [r7, #28]
 801376a:	e002      	b.n	8013772 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801376c:	69bb      	ldr	r3, [r7, #24]
 801376e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013770:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8013772:	69bb      	ldr	r3, [r7, #24]
 8013774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013776:	69fa      	ldr	r2, [r7, #28]
 8013778:	429a      	cmp	r2, r3
 801377a:	d059      	beq.n	8013830 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801377c:	69bb      	ldr	r3, [r7, #24]
 801377e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013780:	697a      	ldr	r2, [r7, #20]
 8013782:	429a      	cmp	r2, r3
 8013784:	d154      	bne.n	8013830 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8013786:	4b2c      	ldr	r3, [pc, #176]	@ (8013838 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8013788:	681b      	ldr	r3, [r3, #0]
 801378a:	69ba      	ldr	r2, [r7, #24]
 801378c:	429a      	cmp	r2, r3
 801378e:	d10b      	bne.n	80137a8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8013790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013794:	f383 8811 	msr	BASEPRI, r3
 8013798:	f3bf 8f6f 	isb	sy
 801379c:	f3bf 8f4f 	dsb	sy
 80137a0:	60bb      	str	r3, [r7, #8]
}
 80137a2:	bf00      	nop
 80137a4:	bf00      	nop
 80137a6:	e7fd      	b.n	80137a4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80137a8:	69bb      	ldr	r3, [r7, #24]
 80137aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137ac:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80137ae:	69bb      	ldr	r3, [r7, #24]
 80137b0:	69fa      	ldr	r2, [r7, #28]
 80137b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80137b4:	69bb      	ldr	r3, [r7, #24]
 80137b6:	699b      	ldr	r3, [r3, #24]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	db04      	blt.n	80137c6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80137bc:	69fb      	ldr	r3, [r7, #28]
 80137be:	f1c3 0207 	rsb	r2, r3, #7
 80137c2:	69bb      	ldr	r3, [r7, #24]
 80137c4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80137c6:	69bb      	ldr	r3, [r7, #24]
 80137c8:	6959      	ldr	r1, [r3, #20]
 80137ca:	693a      	ldr	r2, [r7, #16]
 80137cc:	4613      	mov	r3, r2
 80137ce:	009b      	lsls	r3, r3, #2
 80137d0:	4413      	add	r3, r2
 80137d2:	009b      	lsls	r3, r3, #2
 80137d4:	4a19      	ldr	r2, [pc, #100]	@ (801383c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80137d6:	4413      	add	r3, r2
 80137d8:	4299      	cmp	r1, r3
 80137da:	d129      	bne.n	8013830 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80137dc:	69bb      	ldr	r3, [r7, #24]
 80137de:	3304      	adds	r3, #4
 80137e0:	4618      	mov	r0, r3
 80137e2:	f7fe fa92 	bl	8011d0a <uxListRemove>
 80137e6:	4603      	mov	r3, r0
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d10a      	bne.n	8013802 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80137ec:	69bb      	ldr	r3, [r7, #24]
 80137ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137f0:	2201      	movs	r2, #1
 80137f2:	fa02 f303 	lsl.w	r3, r2, r3
 80137f6:	43da      	mvns	r2, r3
 80137f8:	4b11      	ldr	r3, [pc, #68]	@ (8013840 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	4013      	ands	r3, r2
 80137fe:	4a10      	ldr	r2, [pc, #64]	@ (8013840 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8013800:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8013802:	69bb      	ldr	r3, [r7, #24]
 8013804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013806:	2201      	movs	r2, #1
 8013808:	409a      	lsls	r2, r3
 801380a:	4b0d      	ldr	r3, [pc, #52]	@ (8013840 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801380c:	681b      	ldr	r3, [r3, #0]
 801380e:	4313      	orrs	r3, r2
 8013810:	4a0b      	ldr	r2, [pc, #44]	@ (8013840 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8013812:	6013      	str	r3, [r2, #0]
 8013814:	69bb      	ldr	r3, [r7, #24]
 8013816:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013818:	4613      	mov	r3, r2
 801381a:	009b      	lsls	r3, r3, #2
 801381c:	4413      	add	r3, r2
 801381e:	009b      	lsls	r3, r3, #2
 8013820:	4a06      	ldr	r2, [pc, #24]	@ (801383c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8013822:	441a      	add	r2, r3
 8013824:	69bb      	ldr	r3, [r7, #24]
 8013826:	3304      	adds	r3, #4
 8013828:	4619      	mov	r1, r3
 801382a:	4610      	mov	r0, r2
 801382c:	f7fe fa10 	bl	8011c50 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013830:	bf00      	nop
 8013832:	3720      	adds	r7, #32
 8013834:	46bd      	mov	sp, r7
 8013836:	bd80      	pop	{r7, pc}
 8013838:	20001764 	.word	0x20001764
 801383c:	20001768 	.word	0x20001768
 8013840:	2000186c 	.word	0x2000186c

08013844 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8013844:	b480      	push	{r7}
 8013846:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8013848:	4b07      	ldr	r3, [pc, #28]	@ (8013868 <pvTaskIncrementMutexHeldCount+0x24>)
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	2b00      	cmp	r3, #0
 801384e:	d004      	beq.n	801385a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8013850:	4b05      	ldr	r3, [pc, #20]	@ (8013868 <pvTaskIncrementMutexHeldCount+0x24>)
 8013852:	681b      	ldr	r3, [r3, #0]
 8013854:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8013856:	3201      	adds	r2, #1
 8013858:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 801385a:	4b03      	ldr	r3, [pc, #12]	@ (8013868 <pvTaskIncrementMutexHeldCount+0x24>)
 801385c:	681b      	ldr	r3, [r3, #0]
	}
 801385e:	4618      	mov	r0, r3
 8013860:	46bd      	mov	sp, r7
 8013862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013866:	4770      	bx	lr
 8013868:	20001764 	.word	0x20001764

0801386c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801386c:	b580      	push	{r7, lr}
 801386e:	b084      	sub	sp, #16
 8013870:	af00      	add	r7, sp, #0
 8013872:	6078      	str	r0, [r7, #4]
 8013874:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013876:	4b29      	ldr	r3, [pc, #164]	@ (801391c <prvAddCurrentTaskToDelayedList+0xb0>)
 8013878:	681b      	ldr	r3, [r3, #0]
 801387a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801387c:	4b28      	ldr	r3, [pc, #160]	@ (8013920 <prvAddCurrentTaskToDelayedList+0xb4>)
 801387e:	681b      	ldr	r3, [r3, #0]
 8013880:	3304      	adds	r3, #4
 8013882:	4618      	mov	r0, r3
 8013884:	f7fe fa41 	bl	8011d0a <uxListRemove>
 8013888:	4603      	mov	r3, r0
 801388a:	2b00      	cmp	r3, #0
 801388c:	d10b      	bne.n	80138a6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801388e:	4b24      	ldr	r3, [pc, #144]	@ (8013920 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013890:	681b      	ldr	r3, [r3, #0]
 8013892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013894:	2201      	movs	r2, #1
 8013896:	fa02 f303 	lsl.w	r3, r2, r3
 801389a:	43da      	mvns	r2, r3
 801389c:	4b21      	ldr	r3, [pc, #132]	@ (8013924 <prvAddCurrentTaskToDelayedList+0xb8>)
 801389e:	681b      	ldr	r3, [r3, #0]
 80138a0:	4013      	ands	r3, r2
 80138a2:	4a20      	ldr	r2, [pc, #128]	@ (8013924 <prvAddCurrentTaskToDelayedList+0xb8>)
 80138a4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138ac:	d10a      	bne.n	80138c4 <prvAddCurrentTaskToDelayedList+0x58>
 80138ae:	683b      	ldr	r3, [r7, #0]
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	d007      	beq.n	80138c4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80138b4:	4b1a      	ldr	r3, [pc, #104]	@ (8013920 <prvAddCurrentTaskToDelayedList+0xb4>)
 80138b6:	681b      	ldr	r3, [r3, #0]
 80138b8:	3304      	adds	r3, #4
 80138ba:	4619      	mov	r1, r3
 80138bc:	481a      	ldr	r0, [pc, #104]	@ (8013928 <prvAddCurrentTaskToDelayedList+0xbc>)
 80138be:	f7fe f9c7 	bl	8011c50 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80138c2:	e026      	b.n	8013912 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80138c4:	68fa      	ldr	r2, [r7, #12]
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	4413      	add	r3, r2
 80138ca:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80138cc:	4b14      	ldr	r3, [pc, #80]	@ (8013920 <prvAddCurrentTaskToDelayedList+0xb4>)
 80138ce:	681b      	ldr	r3, [r3, #0]
 80138d0:	68ba      	ldr	r2, [r7, #8]
 80138d2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80138d4:	68ba      	ldr	r2, [r7, #8]
 80138d6:	68fb      	ldr	r3, [r7, #12]
 80138d8:	429a      	cmp	r2, r3
 80138da:	d209      	bcs.n	80138f0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80138dc:	4b13      	ldr	r3, [pc, #76]	@ (801392c <prvAddCurrentTaskToDelayedList+0xc0>)
 80138de:	681a      	ldr	r2, [r3, #0]
 80138e0:	4b0f      	ldr	r3, [pc, #60]	@ (8013920 <prvAddCurrentTaskToDelayedList+0xb4>)
 80138e2:	681b      	ldr	r3, [r3, #0]
 80138e4:	3304      	adds	r3, #4
 80138e6:	4619      	mov	r1, r3
 80138e8:	4610      	mov	r0, r2
 80138ea:	f7fe f9d5 	bl	8011c98 <vListInsert>
}
 80138ee:	e010      	b.n	8013912 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80138f0:	4b0f      	ldr	r3, [pc, #60]	@ (8013930 <prvAddCurrentTaskToDelayedList+0xc4>)
 80138f2:	681a      	ldr	r2, [r3, #0]
 80138f4:	4b0a      	ldr	r3, [pc, #40]	@ (8013920 <prvAddCurrentTaskToDelayedList+0xb4>)
 80138f6:	681b      	ldr	r3, [r3, #0]
 80138f8:	3304      	adds	r3, #4
 80138fa:	4619      	mov	r1, r3
 80138fc:	4610      	mov	r0, r2
 80138fe:	f7fe f9cb 	bl	8011c98 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013902:	4b0c      	ldr	r3, [pc, #48]	@ (8013934 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013904:	681b      	ldr	r3, [r3, #0]
 8013906:	68ba      	ldr	r2, [r7, #8]
 8013908:	429a      	cmp	r2, r3
 801390a:	d202      	bcs.n	8013912 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 801390c:	4a09      	ldr	r2, [pc, #36]	@ (8013934 <prvAddCurrentTaskToDelayedList+0xc8>)
 801390e:	68bb      	ldr	r3, [r7, #8]
 8013910:	6013      	str	r3, [r2, #0]
}
 8013912:	bf00      	nop
 8013914:	3710      	adds	r7, #16
 8013916:	46bd      	mov	sp, r7
 8013918:	bd80      	pop	{r7, pc}
 801391a:	bf00      	nop
 801391c:	20001868 	.word	0x20001868
 8013920:	20001764 	.word	0x20001764
 8013924:	2000186c 	.word	0x2000186c
 8013928:	20001850 	.word	0x20001850
 801392c:	20001820 	.word	0x20001820
 8013930:	2000181c 	.word	0x2000181c
 8013934:	20001884 	.word	0x20001884

08013938 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013938:	b480      	push	{r7}
 801393a:	b085      	sub	sp, #20
 801393c:	af00      	add	r7, sp, #0
 801393e:	60f8      	str	r0, [r7, #12]
 8013940:	60b9      	str	r1, [r7, #8]
 8013942:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013944:	68fb      	ldr	r3, [r7, #12]
 8013946:	3b04      	subs	r3, #4
 8013948:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013950:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013952:	68fb      	ldr	r3, [r7, #12]
 8013954:	3b04      	subs	r3, #4
 8013956:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013958:	68bb      	ldr	r3, [r7, #8]
 801395a:	f023 0201 	bic.w	r2, r3, #1
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	3b04      	subs	r3, #4
 8013966:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013968:	4a0c      	ldr	r2, [pc, #48]	@ (801399c <pxPortInitialiseStack+0x64>)
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	3b14      	subs	r3, #20
 8013972:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013974:	687a      	ldr	r2, [r7, #4]
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801397a:	68fb      	ldr	r3, [r7, #12]
 801397c:	3b04      	subs	r3, #4
 801397e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013980:	68fb      	ldr	r3, [r7, #12]
 8013982:	f06f 0202 	mvn.w	r2, #2
 8013986:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	3b20      	subs	r3, #32
 801398c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801398e:	68fb      	ldr	r3, [r7, #12]
}
 8013990:	4618      	mov	r0, r3
 8013992:	3714      	adds	r7, #20
 8013994:	46bd      	mov	sp, r7
 8013996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801399a:	4770      	bx	lr
 801399c:	080139a1 	.word	0x080139a1

080139a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80139a0:	b480      	push	{r7}
 80139a2:	b085      	sub	sp, #20
 80139a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80139a6:	2300      	movs	r3, #0
 80139a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80139aa:	4b13      	ldr	r3, [pc, #76]	@ (80139f8 <prvTaskExitError+0x58>)
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80139b2:	d00b      	beq.n	80139cc <prvTaskExitError+0x2c>
	__asm volatile
 80139b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139b8:	f383 8811 	msr	BASEPRI, r3
 80139bc:	f3bf 8f6f 	isb	sy
 80139c0:	f3bf 8f4f 	dsb	sy
 80139c4:	60fb      	str	r3, [r7, #12]
}
 80139c6:	bf00      	nop
 80139c8:	bf00      	nop
 80139ca:	e7fd      	b.n	80139c8 <prvTaskExitError+0x28>
	__asm volatile
 80139cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139d0:	f383 8811 	msr	BASEPRI, r3
 80139d4:	f3bf 8f6f 	isb	sy
 80139d8:	f3bf 8f4f 	dsb	sy
 80139dc:	60bb      	str	r3, [r7, #8]
}
 80139de:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80139e0:	bf00      	nop
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d0fc      	beq.n	80139e2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80139e8:	bf00      	nop
 80139ea:	bf00      	nop
 80139ec:	3714      	adds	r7, #20
 80139ee:	46bd      	mov	sp, r7
 80139f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139f4:	4770      	bx	lr
 80139f6:	bf00      	nop
 80139f8:	20000048 	.word	0x20000048
 80139fc:	00000000 	.word	0x00000000

08013a00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013a00:	4b07      	ldr	r3, [pc, #28]	@ (8013a20 <pxCurrentTCBConst2>)
 8013a02:	6819      	ldr	r1, [r3, #0]
 8013a04:	6808      	ldr	r0, [r1, #0]
 8013a06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a0a:	f380 8809 	msr	PSP, r0
 8013a0e:	f3bf 8f6f 	isb	sy
 8013a12:	f04f 0000 	mov.w	r0, #0
 8013a16:	f380 8811 	msr	BASEPRI, r0
 8013a1a:	4770      	bx	lr
 8013a1c:	f3af 8000 	nop.w

08013a20 <pxCurrentTCBConst2>:
 8013a20:	20001764 	.word	0x20001764
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013a24:	bf00      	nop
 8013a26:	bf00      	nop

08013a28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013a28:	4808      	ldr	r0, [pc, #32]	@ (8013a4c <prvPortStartFirstTask+0x24>)
 8013a2a:	6800      	ldr	r0, [r0, #0]
 8013a2c:	6800      	ldr	r0, [r0, #0]
 8013a2e:	f380 8808 	msr	MSP, r0
 8013a32:	f04f 0000 	mov.w	r0, #0
 8013a36:	f380 8814 	msr	CONTROL, r0
 8013a3a:	b662      	cpsie	i
 8013a3c:	b661      	cpsie	f
 8013a3e:	f3bf 8f4f 	dsb	sy
 8013a42:	f3bf 8f6f 	isb	sy
 8013a46:	df00      	svc	0
 8013a48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8013a4a:	bf00      	nop
 8013a4c:	e000ed08 	.word	0xe000ed08

08013a50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013a50:	b580      	push	{r7, lr}
 8013a52:	b086      	sub	sp, #24
 8013a54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013a56:	4b47      	ldr	r3, [pc, #284]	@ (8013b74 <xPortStartScheduler+0x124>)
 8013a58:	681b      	ldr	r3, [r3, #0]
 8013a5a:	4a47      	ldr	r2, [pc, #284]	@ (8013b78 <xPortStartScheduler+0x128>)
 8013a5c:	4293      	cmp	r3, r2
 8013a5e:	d10b      	bne.n	8013a78 <xPortStartScheduler+0x28>
	__asm volatile
 8013a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a64:	f383 8811 	msr	BASEPRI, r3
 8013a68:	f3bf 8f6f 	isb	sy
 8013a6c:	f3bf 8f4f 	dsb	sy
 8013a70:	60fb      	str	r3, [r7, #12]
}
 8013a72:	bf00      	nop
 8013a74:	bf00      	nop
 8013a76:	e7fd      	b.n	8013a74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013a78:	4b3e      	ldr	r3, [pc, #248]	@ (8013b74 <xPortStartScheduler+0x124>)
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	4a3f      	ldr	r2, [pc, #252]	@ (8013b7c <xPortStartScheduler+0x12c>)
 8013a7e:	4293      	cmp	r3, r2
 8013a80:	d10b      	bne.n	8013a9a <xPortStartScheduler+0x4a>
	__asm volatile
 8013a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a86:	f383 8811 	msr	BASEPRI, r3
 8013a8a:	f3bf 8f6f 	isb	sy
 8013a8e:	f3bf 8f4f 	dsb	sy
 8013a92:	613b      	str	r3, [r7, #16]
}
 8013a94:	bf00      	nop
 8013a96:	bf00      	nop
 8013a98:	e7fd      	b.n	8013a96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013a9a:	4b39      	ldr	r3, [pc, #228]	@ (8013b80 <xPortStartScheduler+0x130>)
 8013a9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8013a9e:	697b      	ldr	r3, [r7, #20]
 8013aa0:	781b      	ldrb	r3, [r3, #0]
 8013aa2:	b2db      	uxtb	r3, r3
 8013aa4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013aa6:	697b      	ldr	r3, [r7, #20]
 8013aa8:	22ff      	movs	r2, #255	@ 0xff
 8013aaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013aac:	697b      	ldr	r3, [r7, #20]
 8013aae:	781b      	ldrb	r3, [r3, #0]
 8013ab0:	b2db      	uxtb	r3, r3
 8013ab2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013ab4:	78fb      	ldrb	r3, [r7, #3]
 8013ab6:	b2db      	uxtb	r3, r3
 8013ab8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8013abc:	b2da      	uxtb	r2, r3
 8013abe:	4b31      	ldr	r3, [pc, #196]	@ (8013b84 <xPortStartScheduler+0x134>)
 8013ac0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013ac2:	4b31      	ldr	r3, [pc, #196]	@ (8013b88 <xPortStartScheduler+0x138>)
 8013ac4:	2207      	movs	r2, #7
 8013ac6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013ac8:	e009      	b.n	8013ade <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8013aca:	4b2f      	ldr	r3, [pc, #188]	@ (8013b88 <xPortStartScheduler+0x138>)
 8013acc:	681b      	ldr	r3, [r3, #0]
 8013ace:	3b01      	subs	r3, #1
 8013ad0:	4a2d      	ldr	r2, [pc, #180]	@ (8013b88 <xPortStartScheduler+0x138>)
 8013ad2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013ad4:	78fb      	ldrb	r3, [r7, #3]
 8013ad6:	b2db      	uxtb	r3, r3
 8013ad8:	005b      	lsls	r3, r3, #1
 8013ada:	b2db      	uxtb	r3, r3
 8013adc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013ade:	78fb      	ldrb	r3, [r7, #3]
 8013ae0:	b2db      	uxtb	r3, r3
 8013ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013ae6:	2b80      	cmp	r3, #128	@ 0x80
 8013ae8:	d0ef      	beq.n	8013aca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013aea:	4b27      	ldr	r3, [pc, #156]	@ (8013b88 <xPortStartScheduler+0x138>)
 8013aec:	681b      	ldr	r3, [r3, #0]
 8013aee:	f1c3 0307 	rsb	r3, r3, #7
 8013af2:	2b04      	cmp	r3, #4
 8013af4:	d00b      	beq.n	8013b0e <xPortStartScheduler+0xbe>
	__asm volatile
 8013af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013afa:	f383 8811 	msr	BASEPRI, r3
 8013afe:	f3bf 8f6f 	isb	sy
 8013b02:	f3bf 8f4f 	dsb	sy
 8013b06:	60bb      	str	r3, [r7, #8]
}
 8013b08:	bf00      	nop
 8013b0a:	bf00      	nop
 8013b0c:	e7fd      	b.n	8013b0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013b0e:	4b1e      	ldr	r3, [pc, #120]	@ (8013b88 <xPortStartScheduler+0x138>)
 8013b10:	681b      	ldr	r3, [r3, #0]
 8013b12:	021b      	lsls	r3, r3, #8
 8013b14:	4a1c      	ldr	r2, [pc, #112]	@ (8013b88 <xPortStartScheduler+0x138>)
 8013b16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013b18:	4b1b      	ldr	r3, [pc, #108]	@ (8013b88 <xPortStartScheduler+0x138>)
 8013b1a:	681b      	ldr	r3, [r3, #0]
 8013b1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013b20:	4a19      	ldr	r2, [pc, #100]	@ (8013b88 <xPortStartScheduler+0x138>)
 8013b22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	b2da      	uxtb	r2, r3
 8013b28:	697b      	ldr	r3, [r7, #20]
 8013b2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013b2c:	4b17      	ldr	r3, [pc, #92]	@ (8013b8c <xPortStartScheduler+0x13c>)
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	4a16      	ldr	r2, [pc, #88]	@ (8013b8c <xPortStartScheduler+0x13c>)
 8013b32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013b36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013b38:	4b14      	ldr	r3, [pc, #80]	@ (8013b8c <xPortStartScheduler+0x13c>)
 8013b3a:	681b      	ldr	r3, [r3, #0]
 8013b3c:	4a13      	ldr	r2, [pc, #76]	@ (8013b8c <xPortStartScheduler+0x13c>)
 8013b3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013b42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013b44:	f000 f8da 	bl	8013cfc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013b48:	4b11      	ldr	r3, [pc, #68]	@ (8013b90 <xPortStartScheduler+0x140>)
 8013b4a:	2200      	movs	r2, #0
 8013b4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013b4e:	f000 f8f9 	bl	8013d44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013b52:	4b10      	ldr	r3, [pc, #64]	@ (8013b94 <xPortStartScheduler+0x144>)
 8013b54:	681b      	ldr	r3, [r3, #0]
 8013b56:	4a0f      	ldr	r2, [pc, #60]	@ (8013b94 <xPortStartScheduler+0x144>)
 8013b58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8013b5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013b5e:	f7ff ff63 	bl	8013a28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013b62:	f7ff fa5b 	bl	801301c <vTaskSwitchContext>
	prvTaskExitError();
 8013b66:	f7ff ff1b 	bl	80139a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013b6a:	2300      	movs	r3, #0
}
 8013b6c:	4618      	mov	r0, r3
 8013b6e:	3718      	adds	r7, #24
 8013b70:	46bd      	mov	sp, r7
 8013b72:	bd80      	pop	{r7, pc}
 8013b74:	e000ed00 	.word	0xe000ed00
 8013b78:	410fc271 	.word	0x410fc271
 8013b7c:	410fc270 	.word	0x410fc270
 8013b80:	e000e400 	.word	0xe000e400
 8013b84:	20001890 	.word	0x20001890
 8013b88:	20001894 	.word	0x20001894
 8013b8c:	e000ed20 	.word	0xe000ed20
 8013b90:	20000048 	.word	0x20000048
 8013b94:	e000ef34 	.word	0xe000ef34

08013b98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013b98:	b480      	push	{r7}
 8013b9a:	b083      	sub	sp, #12
 8013b9c:	af00      	add	r7, sp, #0
	__asm volatile
 8013b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ba2:	f383 8811 	msr	BASEPRI, r3
 8013ba6:	f3bf 8f6f 	isb	sy
 8013baa:	f3bf 8f4f 	dsb	sy
 8013bae:	607b      	str	r3, [r7, #4]
}
 8013bb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013bb2:	4b10      	ldr	r3, [pc, #64]	@ (8013bf4 <vPortEnterCritical+0x5c>)
 8013bb4:	681b      	ldr	r3, [r3, #0]
 8013bb6:	3301      	adds	r3, #1
 8013bb8:	4a0e      	ldr	r2, [pc, #56]	@ (8013bf4 <vPortEnterCritical+0x5c>)
 8013bba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013bbc:	4b0d      	ldr	r3, [pc, #52]	@ (8013bf4 <vPortEnterCritical+0x5c>)
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	2b01      	cmp	r3, #1
 8013bc2:	d110      	bne.n	8013be6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8013bf8 <vPortEnterCritical+0x60>)
 8013bc6:	681b      	ldr	r3, [r3, #0]
 8013bc8:	b2db      	uxtb	r3, r3
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	d00b      	beq.n	8013be6 <vPortEnterCritical+0x4e>
	__asm volatile
 8013bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bd2:	f383 8811 	msr	BASEPRI, r3
 8013bd6:	f3bf 8f6f 	isb	sy
 8013bda:	f3bf 8f4f 	dsb	sy
 8013bde:	603b      	str	r3, [r7, #0]
}
 8013be0:	bf00      	nop
 8013be2:	bf00      	nop
 8013be4:	e7fd      	b.n	8013be2 <vPortEnterCritical+0x4a>
	}
}
 8013be6:	bf00      	nop
 8013be8:	370c      	adds	r7, #12
 8013bea:	46bd      	mov	sp, r7
 8013bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bf0:	4770      	bx	lr
 8013bf2:	bf00      	nop
 8013bf4:	20000048 	.word	0x20000048
 8013bf8:	e000ed04 	.word	0xe000ed04

08013bfc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013bfc:	b480      	push	{r7}
 8013bfe:	b083      	sub	sp, #12
 8013c00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013c02:	4b12      	ldr	r3, [pc, #72]	@ (8013c4c <vPortExitCritical+0x50>)
 8013c04:	681b      	ldr	r3, [r3, #0]
 8013c06:	2b00      	cmp	r3, #0
 8013c08:	d10b      	bne.n	8013c22 <vPortExitCritical+0x26>
	__asm volatile
 8013c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c0e:	f383 8811 	msr	BASEPRI, r3
 8013c12:	f3bf 8f6f 	isb	sy
 8013c16:	f3bf 8f4f 	dsb	sy
 8013c1a:	607b      	str	r3, [r7, #4]
}
 8013c1c:	bf00      	nop
 8013c1e:	bf00      	nop
 8013c20:	e7fd      	b.n	8013c1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013c22:	4b0a      	ldr	r3, [pc, #40]	@ (8013c4c <vPortExitCritical+0x50>)
 8013c24:	681b      	ldr	r3, [r3, #0]
 8013c26:	3b01      	subs	r3, #1
 8013c28:	4a08      	ldr	r2, [pc, #32]	@ (8013c4c <vPortExitCritical+0x50>)
 8013c2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013c2c:	4b07      	ldr	r3, [pc, #28]	@ (8013c4c <vPortExitCritical+0x50>)
 8013c2e:	681b      	ldr	r3, [r3, #0]
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d105      	bne.n	8013c40 <vPortExitCritical+0x44>
 8013c34:	2300      	movs	r3, #0
 8013c36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013c38:	683b      	ldr	r3, [r7, #0]
 8013c3a:	f383 8811 	msr	BASEPRI, r3
}
 8013c3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013c40:	bf00      	nop
 8013c42:	370c      	adds	r7, #12
 8013c44:	46bd      	mov	sp, r7
 8013c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c4a:	4770      	bx	lr
 8013c4c:	20000048 	.word	0x20000048

08013c50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013c50:	f3ef 8009 	mrs	r0, PSP
 8013c54:	f3bf 8f6f 	isb	sy
 8013c58:	4b15      	ldr	r3, [pc, #84]	@ (8013cb0 <pxCurrentTCBConst>)
 8013c5a:	681a      	ldr	r2, [r3, #0]
 8013c5c:	f01e 0f10 	tst.w	lr, #16
 8013c60:	bf08      	it	eq
 8013c62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013c66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c6a:	6010      	str	r0, [r2, #0]
 8013c6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013c70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013c74:	f380 8811 	msr	BASEPRI, r0
 8013c78:	f3bf 8f4f 	dsb	sy
 8013c7c:	f3bf 8f6f 	isb	sy
 8013c80:	f7ff f9cc 	bl	801301c <vTaskSwitchContext>
 8013c84:	f04f 0000 	mov.w	r0, #0
 8013c88:	f380 8811 	msr	BASEPRI, r0
 8013c8c:	bc09      	pop	{r0, r3}
 8013c8e:	6819      	ldr	r1, [r3, #0]
 8013c90:	6808      	ldr	r0, [r1, #0]
 8013c92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c96:	f01e 0f10 	tst.w	lr, #16
 8013c9a:	bf08      	it	eq
 8013c9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013ca0:	f380 8809 	msr	PSP, r0
 8013ca4:	f3bf 8f6f 	isb	sy
 8013ca8:	4770      	bx	lr
 8013caa:	bf00      	nop
 8013cac:	f3af 8000 	nop.w

08013cb0 <pxCurrentTCBConst>:
 8013cb0:	20001764 	.word	0x20001764
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013cb4:	bf00      	nop
 8013cb6:	bf00      	nop

08013cb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013cb8:	b580      	push	{r7, lr}
 8013cba:	b082      	sub	sp, #8
 8013cbc:	af00      	add	r7, sp, #0
	__asm volatile
 8013cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cc2:	f383 8811 	msr	BASEPRI, r3
 8013cc6:	f3bf 8f6f 	isb	sy
 8013cca:	f3bf 8f4f 	dsb	sy
 8013cce:	607b      	str	r3, [r7, #4]
}
 8013cd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013cd2:	f7ff f8e9 	bl	8012ea8 <xTaskIncrementTick>
 8013cd6:	4603      	mov	r3, r0
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	d003      	beq.n	8013ce4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013cdc:	4b06      	ldr	r3, [pc, #24]	@ (8013cf8 <SysTick_Handler+0x40>)
 8013cde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013ce2:	601a      	str	r2, [r3, #0]
 8013ce4:	2300      	movs	r3, #0
 8013ce6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013ce8:	683b      	ldr	r3, [r7, #0]
 8013cea:	f383 8811 	msr	BASEPRI, r3
}
 8013cee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013cf0:	bf00      	nop
 8013cf2:	3708      	adds	r7, #8
 8013cf4:	46bd      	mov	sp, r7
 8013cf6:	bd80      	pop	{r7, pc}
 8013cf8:	e000ed04 	.word	0xe000ed04

08013cfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013cfc:	b480      	push	{r7}
 8013cfe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013d00:	4b0b      	ldr	r3, [pc, #44]	@ (8013d30 <vPortSetupTimerInterrupt+0x34>)
 8013d02:	2200      	movs	r2, #0
 8013d04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013d06:	4b0b      	ldr	r3, [pc, #44]	@ (8013d34 <vPortSetupTimerInterrupt+0x38>)
 8013d08:	2200      	movs	r2, #0
 8013d0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8013d38 <vPortSetupTimerInterrupt+0x3c>)
 8013d0e:	681b      	ldr	r3, [r3, #0]
 8013d10:	4a0a      	ldr	r2, [pc, #40]	@ (8013d3c <vPortSetupTimerInterrupt+0x40>)
 8013d12:	fba2 2303 	umull	r2, r3, r2, r3
 8013d16:	099b      	lsrs	r3, r3, #6
 8013d18:	4a09      	ldr	r2, [pc, #36]	@ (8013d40 <vPortSetupTimerInterrupt+0x44>)
 8013d1a:	3b01      	subs	r3, #1
 8013d1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013d1e:	4b04      	ldr	r3, [pc, #16]	@ (8013d30 <vPortSetupTimerInterrupt+0x34>)
 8013d20:	2207      	movs	r2, #7
 8013d22:	601a      	str	r2, [r3, #0]
}
 8013d24:	bf00      	nop
 8013d26:	46bd      	mov	sp, r7
 8013d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d2c:	4770      	bx	lr
 8013d2e:	bf00      	nop
 8013d30:	e000e010 	.word	0xe000e010
 8013d34:	e000e018 	.word	0xe000e018
 8013d38:	20000024 	.word	0x20000024
 8013d3c:	10624dd3 	.word	0x10624dd3
 8013d40:	e000e014 	.word	0xe000e014

08013d44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013d44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013d54 <vPortEnableVFP+0x10>
 8013d48:	6801      	ldr	r1, [r0, #0]
 8013d4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013d4e:	6001      	str	r1, [r0, #0]
 8013d50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013d52:	bf00      	nop
 8013d54:	e000ed88 	.word	0xe000ed88

08013d58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013d58:	b480      	push	{r7}
 8013d5a:	b085      	sub	sp, #20
 8013d5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013d5e:	f3ef 8305 	mrs	r3, IPSR
 8013d62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013d64:	68fb      	ldr	r3, [r7, #12]
 8013d66:	2b0f      	cmp	r3, #15
 8013d68:	d915      	bls.n	8013d96 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013d6a:	4a18      	ldr	r2, [pc, #96]	@ (8013dcc <vPortValidateInterruptPriority+0x74>)
 8013d6c:	68fb      	ldr	r3, [r7, #12]
 8013d6e:	4413      	add	r3, r2
 8013d70:	781b      	ldrb	r3, [r3, #0]
 8013d72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013d74:	4b16      	ldr	r3, [pc, #88]	@ (8013dd0 <vPortValidateInterruptPriority+0x78>)
 8013d76:	781b      	ldrb	r3, [r3, #0]
 8013d78:	7afa      	ldrb	r2, [r7, #11]
 8013d7a:	429a      	cmp	r2, r3
 8013d7c:	d20b      	bcs.n	8013d96 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8013d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d82:	f383 8811 	msr	BASEPRI, r3
 8013d86:	f3bf 8f6f 	isb	sy
 8013d8a:	f3bf 8f4f 	dsb	sy
 8013d8e:	607b      	str	r3, [r7, #4]
}
 8013d90:	bf00      	nop
 8013d92:	bf00      	nop
 8013d94:	e7fd      	b.n	8013d92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013d96:	4b0f      	ldr	r3, [pc, #60]	@ (8013dd4 <vPortValidateInterruptPriority+0x7c>)
 8013d98:	681b      	ldr	r3, [r3, #0]
 8013d9a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8013dd8 <vPortValidateInterruptPriority+0x80>)
 8013da0:	681b      	ldr	r3, [r3, #0]
 8013da2:	429a      	cmp	r2, r3
 8013da4:	d90b      	bls.n	8013dbe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013daa:	f383 8811 	msr	BASEPRI, r3
 8013dae:	f3bf 8f6f 	isb	sy
 8013db2:	f3bf 8f4f 	dsb	sy
 8013db6:	603b      	str	r3, [r7, #0]
}
 8013db8:	bf00      	nop
 8013dba:	bf00      	nop
 8013dbc:	e7fd      	b.n	8013dba <vPortValidateInterruptPriority+0x62>
	}
 8013dbe:	bf00      	nop
 8013dc0:	3714      	adds	r7, #20
 8013dc2:	46bd      	mov	sp, r7
 8013dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dc8:	4770      	bx	lr
 8013dca:	bf00      	nop
 8013dcc:	e000e3f0 	.word	0xe000e3f0
 8013dd0:	20001890 	.word	0x20001890
 8013dd4:	e000ed0c 	.word	0xe000ed0c
 8013dd8:	20001894 	.word	0x20001894

08013ddc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013ddc:	b580      	push	{r7, lr}
 8013dde:	b08a      	sub	sp, #40	@ 0x28
 8013de0:	af00      	add	r7, sp, #0
 8013de2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013de4:	2300      	movs	r3, #0
 8013de6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013de8:	f7fe ffb2 	bl	8012d50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013dec:	4b5c      	ldr	r3, [pc, #368]	@ (8013f60 <pvPortMalloc+0x184>)
 8013dee:	681b      	ldr	r3, [r3, #0]
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d101      	bne.n	8013df8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013df4:	f000 f924 	bl	8014040 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013df8:	4b5a      	ldr	r3, [pc, #360]	@ (8013f64 <pvPortMalloc+0x188>)
 8013dfa:	681a      	ldr	r2, [r3, #0]
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	4013      	ands	r3, r2
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	f040 8095 	bne.w	8013f30 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d01e      	beq.n	8013e4a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8013e0c:	2208      	movs	r2, #8
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	4413      	add	r3, r2
 8013e12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	f003 0307 	and.w	r3, r3, #7
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d015      	beq.n	8013e4a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	f023 0307 	bic.w	r3, r3, #7
 8013e24:	3308      	adds	r3, #8
 8013e26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013e28:	687b      	ldr	r3, [r7, #4]
 8013e2a:	f003 0307 	and.w	r3, r3, #7
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	d00b      	beq.n	8013e4a <pvPortMalloc+0x6e>
	__asm volatile
 8013e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e36:	f383 8811 	msr	BASEPRI, r3
 8013e3a:	f3bf 8f6f 	isb	sy
 8013e3e:	f3bf 8f4f 	dsb	sy
 8013e42:	617b      	str	r3, [r7, #20]
}
 8013e44:	bf00      	nop
 8013e46:	bf00      	nop
 8013e48:	e7fd      	b.n	8013e46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	d06f      	beq.n	8013f30 <pvPortMalloc+0x154>
 8013e50:	4b45      	ldr	r3, [pc, #276]	@ (8013f68 <pvPortMalloc+0x18c>)
 8013e52:	681b      	ldr	r3, [r3, #0]
 8013e54:	687a      	ldr	r2, [r7, #4]
 8013e56:	429a      	cmp	r2, r3
 8013e58:	d86a      	bhi.n	8013f30 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013e5a:	4b44      	ldr	r3, [pc, #272]	@ (8013f6c <pvPortMalloc+0x190>)
 8013e5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013e5e:	4b43      	ldr	r3, [pc, #268]	@ (8013f6c <pvPortMalloc+0x190>)
 8013e60:	681b      	ldr	r3, [r3, #0]
 8013e62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013e64:	e004      	b.n	8013e70 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e6c:	681b      	ldr	r3, [r3, #0]
 8013e6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e72:	685b      	ldr	r3, [r3, #4]
 8013e74:	687a      	ldr	r2, [r7, #4]
 8013e76:	429a      	cmp	r2, r3
 8013e78:	d903      	bls.n	8013e82 <pvPortMalloc+0xa6>
 8013e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	d1f1      	bne.n	8013e66 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013e82:	4b37      	ldr	r3, [pc, #220]	@ (8013f60 <pvPortMalloc+0x184>)
 8013e84:	681b      	ldr	r3, [r3, #0]
 8013e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013e88:	429a      	cmp	r2, r3
 8013e8a:	d051      	beq.n	8013f30 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013e8c:	6a3b      	ldr	r3, [r7, #32]
 8013e8e:	681b      	ldr	r3, [r3, #0]
 8013e90:	2208      	movs	r2, #8
 8013e92:	4413      	add	r3, r2
 8013e94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e98:	681a      	ldr	r2, [r3, #0]
 8013e9a:	6a3b      	ldr	r3, [r7, #32]
 8013e9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ea0:	685a      	ldr	r2, [r3, #4]
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	1ad2      	subs	r2, r2, r3
 8013ea6:	2308      	movs	r3, #8
 8013ea8:	005b      	lsls	r3, r3, #1
 8013eaa:	429a      	cmp	r2, r3
 8013eac:	d920      	bls.n	8013ef0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013eae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	4413      	add	r3, r2
 8013eb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013eb6:	69bb      	ldr	r3, [r7, #24]
 8013eb8:	f003 0307 	and.w	r3, r3, #7
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d00b      	beq.n	8013ed8 <pvPortMalloc+0xfc>
	__asm volatile
 8013ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ec4:	f383 8811 	msr	BASEPRI, r3
 8013ec8:	f3bf 8f6f 	isb	sy
 8013ecc:	f3bf 8f4f 	dsb	sy
 8013ed0:	613b      	str	r3, [r7, #16]
}
 8013ed2:	bf00      	nop
 8013ed4:	bf00      	nop
 8013ed6:	e7fd      	b.n	8013ed4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013eda:	685a      	ldr	r2, [r3, #4]
 8013edc:	687b      	ldr	r3, [r7, #4]
 8013ede:	1ad2      	subs	r2, r2, r3
 8013ee0:	69bb      	ldr	r3, [r7, #24]
 8013ee2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ee6:	687a      	ldr	r2, [r7, #4]
 8013ee8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013eea:	69b8      	ldr	r0, [r7, #24]
 8013eec:	f000 f90a 	bl	8014104 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8013f68 <pvPortMalloc+0x18c>)
 8013ef2:	681a      	ldr	r2, [r3, #0]
 8013ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ef6:	685b      	ldr	r3, [r3, #4]
 8013ef8:	1ad3      	subs	r3, r2, r3
 8013efa:	4a1b      	ldr	r2, [pc, #108]	@ (8013f68 <pvPortMalloc+0x18c>)
 8013efc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013efe:	4b1a      	ldr	r3, [pc, #104]	@ (8013f68 <pvPortMalloc+0x18c>)
 8013f00:	681a      	ldr	r2, [r3, #0]
 8013f02:	4b1b      	ldr	r3, [pc, #108]	@ (8013f70 <pvPortMalloc+0x194>)
 8013f04:	681b      	ldr	r3, [r3, #0]
 8013f06:	429a      	cmp	r2, r3
 8013f08:	d203      	bcs.n	8013f12 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013f0a:	4b17      	ldr	r3, [pc, #92]	@ (8013f68 <pvPortMalloc+0x18c>)
 8013f0c:	681b      	ldr	r3, [r3, #0]
 8013f0e:	4a18      	ldr	r2, [pc, #96]	@ (8013f70 <pvPortMalloc+0x194>)
 8013f10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f14:	685a      	ldr	r2, [r3, #4]
 8013f16:	4b13      	ldr	r3, [pc, #76]	@ (8013f64 <pvPortMalloc+0x188>)
 8013f18:	681b      	ldr	r3, [r3, #0]
 8013f1a:	431a      	orrs	r2, r3
 8013f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f22:	2200      	movs	r2, #0
 8013f24:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013f26:	4b13      	ldr	r3, [pc, #76]	@ (8013f74 <pvPortMalloc+0x198>)
 8013f28:	681b      	ldr	r3, [r3, #0]
 8013f2a:	3301      	adds	r3, #1
 8013f2c:	4a11      	ldr	r2, [pc, #68]	@ (8013f74 <pvPortMalloc+0x198>)
 8013f2e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013f30:	f7fe ff1c 	bl	8012d6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013f34:	69fb      	ldr	r3, [r7, #28]
 8013f36:	f003 0307 	and.w	r3, r3, #7
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d00b      	beq.n	8013f56 <pvPortMalloc+0x17a>
	__asm volatile
 8013f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f42:	f383 8811 	msr	BASEPRI, r3
 8013f46:	f3bf 8f6f 	isb	sy
 8013f4a:	f3bf 8f4f 	dsb	sy
 8013f4e:	60fb      	str	r3, [r7, #12]
}
 8013f50:	bf00      	nop
 8013f52:	bf00      	nop
 8013f54:	e7fd      	b.n	8013f52 <pvPortMalloc+0x176>
	return pvReturn;
 8013f56:	69fb      	ldr	r3, [r7, #28]
}
 8013f58:	4618      	mov	r0, r3
 8013f5a:	3728      	adds	r7, #40	@ 0x28
 8013f5c:	46bd      	mov	sp, r7
 8013f5e:	bd80      	pop	{r7, pc}
 8013f60:	20004780 	.word	0x20004780
 8013f64:	20004794 	.word	0x20004794
 8013f68:	20004784 	.word	0x20004784
 8013f6c:	20004778 	.word	0x20004778
 8013f70:	20004788 	.word	0x20004788
 8013f74:	2000478c 	.word	0x2000478c

08013f78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013f78:	b580      	push	{r7, lr}
 8013f7a:	b086      	sub	sp, #24
 8013f7c:	af00      	add	r7, sp, #0
 8013f7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013f84:	687b      	ldr	r3, [r7, #4]
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	d04f      	beq.n	801402a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013f8a:	2308      	movs	r3, #8
 8013f8c:	425b      	negs	r3, r3
 8013f8e:	697a      	ldr	r2, [r7, #20]
 8013f90:	4413      	add	r3, r2
 8013f92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013f94:	697b      	ldr	r3, [r7, #20]
 8013f96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013f98:	693b      	ldr	r3, [r7, #16]
 8013f9a:	685a      	ldr	r2, [r3, #4]
 8013f9c:	4b25      	ldr	r3, [pc, #148]	@ (8014034 <vPortFree+0xbc>)
 8013f9e:	681b      	ldr	r3, [r3, #0]
 8013fa0:	4013      	ands	r3, r2
 8013fa2:	2b00      	cmp	r3, #0
 8013fa4:	d10b      	bne.n	8013fbe <vPortFree+0x46>
	__asm volatile
 8013fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013faa:	f383 8811 	msr	BASEPRI, r3
 8013fae:	f3bf 8f6f 	isb	sy
 8013fb2:	f3bf 8f4f 	dsb	sy
 8013fb6:	60fb      	str	r3, [r7, #12]
}
 8013fb8:	bf00      	nop
 8013fba:	bf00      	nop
 8013fbc:	e7fd      	b.n	8013fba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013fbe:	693b      	ldr	r3, [r7, #16]
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	2b00      	cmp	r3, #0
 8013fc4:	d00b      	beq.n	8013fde <vPortFree+0x66>
	__asm volatile
 8013fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fca:	f383 8811 	msr	BASEPRI, r3
 8013fce:	f3bf 8f6f 	isb	sy
 8013fd2:	f3bf 8f4f 	dsb	sy
 8013fd6:	60bb      	str	r3, [r7, #8]
}
 8013fd8:	bf00      	nop
 8013fda:	bf00      	nop
 8013fdc:	e7fd      	b.n	8013fda <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013fde:	693b      	ldr	r3, [r7, #16]
 8013fe0:	685a      	ldr	r2, [r3, #4]
 8013fe2:	4b14      	ldr	r3, [pc, #80]	@ (8014034 <vPortFree+0xbc>)
 8013fe4:	681b      	ldr	r3, [r3, #0]
 8013fe6:	4013      	ands	r3, r2
 8013fe8:	2b00      	cmp	r3, #0
 8013fea:	d01e      	beq.n	801402a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013fec:	693b      	ldr	r3, [r7, #16]
 8013fee:	681b      	ldr	r3, [r3, #0]
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	d11a      	bne.n	801402a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013ff4:	693b      	ldr	r3, [r7, #16]
 8013ff6:	685a      	ldr	r2, [r3, #4]
 8013ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8014034 <vPortFree+0xbc>)
 8013ffa:	681b      	ldr	r3, [r3, #0]
 8013ffc:	43db      	mvns	r3, r3
 8013ffe:	401a      	ands	r2, r3
 8014000:	693b      	ldr	r3, [r7, #16]
 8014002:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014004:	f7fe fea4 	bl	8012d50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014008:	693b      	ldr	r3, [r7, #16]
 801400a:	685a      	ldr	r2, [r3, #4]
 801400c:	4b0a      	ldr	r3, [pc, #40]	@ (8014038 <vPortFree+0xc0>)
 801400e:	681b      	ldr	r3, [r3, #0]
 8014010:	4413      	add	r3, r2
 8014012:	4a09      	ldr	r2, [pc, #36]	@ (8014038 <vPortFree+0xc0>)
 8014014:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014016:	6938      	ldr	r0, [r7, #16]
 8014018:	f000 f874 	bl	8014104 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801401c:	4b07      	ldr	r3, [pc, #28]	@ (801403c <vPortFree+0xc4>)
 801401e:	681b      	ldr	r3, [r3, #0]
 8014020:	3301      	adds	r3, #1
 8014022:	4a06      	ldr	r2, [pc, #24]	@ (801403c <vPortFree+0xc4>)
 8014024:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8014026:	f7fe fea1 	bl	8012d6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801402a:	bf00      	nop
 801402c:	3718      	adds	r7, #24
 801402e:	46bd      	mov	sp, r7
 8014030:	bd80      	pop	{r7, pc}
 8014032:	bf00      	nop
 8014034:	20004794 	.word	0x20004794
 8014038:	20004784 	.word	0x20004784
 801403c:	20004790 	.word	0x20004790

08014040 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014040:	b480      	push	{r7}
 8014042:	b085      	sub	sp, #20
 8014044:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014046:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 801404a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801404c:	4b27      	ldr	r3, [pc, #156]	@ (80140ec <prvHeapInit+0xac>)
 801404e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014050:	68fb      	ldr	r3, [r7, #12]
 8014052:	f003 0307 	and.w	r3, r3, #7
 8014056:	2b00      	cmp	r3, #0
 8014058:	d00c      	beq.n	8014074 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801405a:	68fb      	ldr	r3, [r7, #12]
 801405c:	3307      	adds	r3, #7
 801405e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014060:	68fb      	ldr	r3, [r7, #12]
 8014062:	f023 0307 	bic.w	r3, r3, #7
 8014066:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014068:	68ba      	ldr	r2, [r7, #8]
 801406a:	68fb      	ldr	r3, [r7, #12]
 801406c:	1ad3      	subs	r3, r2, r3
 801406e:	4a1f      	ldr	r2, [pc, #124]	@ (80140ec <prvHeapInit+0xac>)
 8014070:	4413      	add	r3, r2
 8014072:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014074:	68fb      	ldr	r3, [r7, #12]
 8014076:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014078:	4a1d      	ldr	r2, [pc, #116]	@ (80140f0 <prvHeapInit+0xb0>)
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801407e:	4b1c      	ldr	r3, [pc, #112]	@ (80140f0 <prvHeapInit+0xb0>)
 8014080:	2200      	movs	r2, #0
 8014082:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	68ba      	ldr	r2, [r7, #8]
 8014088:	4413      	add	r3, r2
 801408a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801408c:	2208      	movs	r2, #8
 801408e:	68fb      	ldr	r3, [r7, #12]
 8014090:	1a9b      	subs	r3, r3, r2
 8014092:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014094:	68fb      	ldr	r3, [r7, #12]
 8014096:	f023 0307 	bic.w	r3, r3, #7
 801409a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	4a15      	ldr	r2, [pc, #84]	@ (80140f4 <prvHeapInit+0xb4>)
 80140a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80140a2:	4b14      	ldr	r3, [pc, #80]	@ (80140f4 <prvHeapInit+0xb4>)
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	2200      	movs	r2, #0
 80140a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80140aa:	4b12      	ldr	r3, [pc, #72]	@ (80140f4 <prvHeapInit+0xb4>)
 80140ac:	681b      	ldr	r3, [r3, #0]
 80140ae:	2200      	movs	r2, #0
 80140b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80140b6:	683b      	ldr	r3, [r7, #0]
 80140b8:	68fa      	ldr	r2, [r7, #12]
 80140ba:	1ad2      	subs	r2, r2, r3
 80140bc:	683b      	ldr	r3, [r7, #0]
 80140be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80140c0:	4b0c      	ldr	r3, [pc, #48]	@ (80140f4 <prvHeapInit+0xb4>)
 80140c2:	681a      	ldr	r2, [r3, #0]
 80140c4:	683b      	ldr	r3, [r7, #0]
 80140c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80140c8:	683b      	ldr	r3, [r7, #0]
 80140ca:	685b      	ldr	r3, [r3, #4]
 80140cc:	4a0a      	ldr	r2, [pc, #40]	@ (80140f8 <prvHeapInit+0xb8>)
 80140ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80140d0:	683b      	ldr	r3, [r7, #0]
 80140d2:	685b      	ldr	r3, [r3, #4]
 80140d4:	4a09      	ldr	r2, [pc, #36]	@ (80140fc <prvHeapInit+0xbc>)
 80140d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80140d8:	4b09      	ldr	r3, [pc, #36]	@ (8014100 <prvHeapInit+0xc0>)
 80140da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80140de:	601a      	str	r2, [r3, #0]
}
 80140e0:	bf00      	nop
 80140e2:	3714      	adds	r7, #20
 80140e4:	46bd      	mov	sp, r7
 80140e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140ea:	4770      	bx	lr
 80140ec:	20001898 	.word	0x20001898
 80140f0:	20004778 	.word	0x20004778
 80140f4:	20004780 	.word	0x20004780
 80140f8:	20004788 	.word	0x20004788
 80140fc:	20004784 	.word	0x20004784
 8014100:	20004794 	.word	0x20004794

08014104 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014104:	b480      	push	{r7}
 8014106:	b085      	sub	sp, #20
 8014108:	af00      	add	r7, sp, #0
 801410a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801410c:	4b28      	ldr	r3, [pc, #160]	@ (80141b0 <prvInsertBlockIntoFreeList+0xac>)
 801410e:	60fb      	str	r3, [r7, #12]
 8014110:	e002      	b.n	8014118 <prvInsertBlockIntoFreeList+0x14>
 8014112:	68fb      	ldr	r3, [r7, #12]
 8014114:	681b      	ldr	r3, [r3, #0]
 8014116:	60fb      	str	r3, [r7, #12]
 8014118:	68fb      	ldr	r3, [r7, #12]
 801411a:	681b      	ldr	r3, [r3, #0]
 801411c:	687a      	ldr	r2, [r7, #4]
 801411e:	429a      	cmp	r2, r3
 8014120:	d8f7      	bhi.n	8014112 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014122:	68fb      	ldr	r3, [r7, #12]
 8014124:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014126:	68fb      	ldr	r3, [r7, #12]
 8014128:	685b      	ldr	r3, [r3, #4]
 801412a:	68ba      	ldr	r2, [r7, #8]
 801412c:	4413      	add	r3, r2
 801412e:	687a      	ldr	r2, [r7, #4]
 8014130:	429a      	cmp	r2, r3
 8014132:	d108      	bne.n	8014146 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014134:	68fb      	ldr	r3, [r7, #12]
 8014136:	685a      	ldr	r2, [r3, #4]
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	685b      	ldr	r3, [r3, #4]
 801413c:	441a      	add	r2, r3
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014142:	68fb      	ldr	r3, [r7, #12]
 8014144:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	685b      	ldr	r3, [r3, #4]
 801414e:	68ba      	ldr	r2, [r7, #8]
 8014150:	441a      	add	r2, r3
 8014152:	68fb      	ldr	r3, [r7, #12]
 8014154:	681b      	ldr	r3, [r3, #0]
 8014156:	429a      	cmp	r2, r3
 8014158:	d118      	bne.n	801418c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801415a:	68fb      	ldr	r3, [r7, #12]
 801415c:	681a      	ldr	r2, [r3, #0]
 801415e:	4b15      	ldr	r3, [pc, #84]	@ (80141b4 <prvInsertBlockIntoFreeList+0xb0>)
 8014160:	681b      	ldr	r3, [r3, #0]
 8014162:	429a      	cmp	r2, r3
 8014164:	d00d      	beq.n	8014182 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014166:	687b      	ldr	r3, [r7, #4]
 8014168:	685a      	ldr	r2, [r3, #4]
 801416a:	68fb      	ldr	r3, [r7, #12]
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	685b      	ldr	r3, [r3, #4]
 8014170:	441a      	add	r2, r3
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014176:	68fb      	ldr	r3, [r7, #12]
 8014178:	681b      	ldr	r3, [r3, #0]
 801417a:	681a      	ldr	r2, [r3, #0]
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	601a      	str	r2, [r3, #0]
 8014180:	e008      	b.n	8014194 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014182:	4b0c      	ldr	r3, [pc, #48]	@ (80141b4 <prvInsertBlockIntoFreeList+0xb0>)
 8014184:	681a      	ldr	r2, [r3, #0]
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	601a      	str	r2, [r3, #0]
 801418a:	e003      	b.n	8014194 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801418c:	68fb      	ldr	r3, [r7, #12]
 801418e:	681a      	ldr	r2, [r3, #0]
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014194:	68fa      	ldr	r2, [r7, #12]
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	429a      	cmp	r2, r3
 801419a:	d002      	beq.n	80141a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801419c:	68fb      	ldr	r3, [r7, #12]
 801419e:	687a      	ldr	r2, [r7, #4]
 80141a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80141a2:	bf00      	nop
 80141a4:	3714      	adds	r7, #20
 80141a6:	46bd      	mov	sp, r7
 80141a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ac:	4770      	bx	lr
 80141ae:	bf00      	nop
 80141b0:	20004778 	.word	0x20004778
 80141b4:	20004780 	.word	0x20004780

080141b8 <__cvt>:
 80141b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80141bc:	ec57 6b10 	vmov	r6, r7, d0
 80141c0:	2f00      	cmp	r7, #0
 80141c2:	460c      	mov	r4, r1
 80141c4:	4619      	mov	r1, r3
 80141c6:	463b      	mov	r3, r7
 80141c8:	bfbb      	ittet	lt
 80141ca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80141ce:	461f      	movlt	r7, r3
 80141d0:	2300      	movge	r3, #0
 80141d2:	232d      	movlt	r3, #45	@ 0x2d
 80141d4:	700b      	strb	r3, [r1, #0]
 80141d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80141d8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80141dc:	4691      	mov	r9, r2
 80141de:	f023 0820 	bic.w	r8, r3, #32
 80141e2:	bfbc      	itt	lt
 80141e4:	4632      	movlt	r2, r6
 80141e6:	4616      	movlt	r6, r2
 80141e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80141ec:	d005      	beq.n	80141fa <__cvt+0x42>
 80141ee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80141f2:	d100      	bne.n	80141f6 <__cvt+0x3e>
 80141f4:	3401      	adds	r4, #1
 80141f6:	2102      	movs	r1, #2
 80141f8:	e000      	b.n	80141fc <__cvt+0x44>
 80141fa:	2103      	movs	r1, #3
 80141fc:	ab03      	add	r3, sp, #12
 80141fe:	9301      	str	r3, [sp, #4]
 8014200:	ab02      	add	r3, sp, #8
 8014202:	9300      	str	r3, [sp, #0]
 8014204:	ec47 6b10 	vmov	d0, r6, r7
 8014208:	4653      	mov	r3, sl
 801420a:	4622      	mov	r2, r4
 801420c:	f001 fa04 	bl	8015618 <_dtoa_r>
 8014210:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8014214:	4605      	mov	r5, r0
 8014216:	d119      	bne.n	801424c <__cvt+0x94>
 8014218:	f019 0f01 	tst.w	r9, #1
 801421c:	d00e      	beq.n	801423c <__cvt+0x84>
 801421e:	eb00 0904 	add.w	r9, r0, r4
 8014222:	2200      	movs	r2, #0
 8014224:	2300      	movs	r3, #0
 8014226:	4630      	mov	r0, r6
 8014228:	4639      	mov	r1, r7
 801422a:	f7ec fc75 	bl	8000b18 <__aeabi_dcmpeq>
 801422e:	b108      	cbz	r0, 8014234 <__cvt+0x7c>
 8014230:	f8cd 900c 	str.w	r9, [sp, #12]
 8014234:	2230      	movs	r2, #48	@ 0x30
 8014236:	9b03      	ldr	r3, [sp, #12]
 8014238:	454b      	cmp	r3, r9
 801423a:	d31e      	bcc.n	801427a <__cvt+0xc2>
 801423c:	9b03      	ldr	r3, [sp, #12]
 801423e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014240:	1b5b      	subs	r3, r3, r5
 8014242:	4628      	mov	r0, r5
 8014244:	6013      	str	r3, [r2, #0]
 8014246:	b004      	add	sp, #16
 8014248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801424c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014250:	eb00 0904 	add.w	r9, r0, r4
 8014254:	d1e5      	bne.n	8014222 <__cvt+0x6a>
 8014256:	7803      	ldrb	r3, [r0, #0]
 8014258:	2b30      	cmp	r3, #48	@ 0x30
 801425a:	d10a      	bne.n	8014272 <__cvt+0xba>
 801425c:	2200      	movs	r2, #0
 801425e:	2300      	movs	r3, #0
 8014260:	4630      	mov	r0, r6
 8014262:	4639      	mov	r1, r7
 8014264:	f7ec fc58 	bl	8000b18 <__aeabi_dcmpeq>
 8014268:	b918      	cbnz	r0, 8014272 <__cvt+0xba>
 801426a:	f1c4 0401 	rsb	r4, r4, #1
 801426e:	f8ca 4000 	str.w	r4, [sl]
 8014272:	f8da 3000 	ldr.w	r3, [sl]
 8014276:	4499      	add	r9, r3
 8014278:	e7d3      	b.n	8014222 <__cvt+0x6a>
 801427a:	1c59      	adds	r1, r3, #1
 801427c:	9103      	str	r1, [sp, #12]
 801427e:	701a      	strb	r2, [r3, #0]
 8014280:	e7d9      	b.n	8014236 <__cvt+0x7e>

08014282 <__exponent>:
 8014282:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014284:	2900      	cmp	r1, #0
 8014286:	bfba      	itte	lt
 8014288:	4249      	neglt	r1, r1
 801428a:	232d      	movlt	r3, #45	@ 0x2d
 801428c:	232b      	movge	r3, #43	@ 0x2b
 801428e:	2909      	cmp	r1, #9
 8014290:	7002      	strb	r2, [r0, #0]
 8014292:	7043      	strb	r3, [r0, #1]
 8014294:	dd29      	ble.n	80142ea <__exponent+0x68>
 8014296:	f10d 0307 	add.w	r3, sp, #7
 801429a:	461d      	mov	r5, r3
 801429c:	270a      	movs	r7, #10
 801429e:	461a      	mov	r2, r3
 80142a0:	fbb1 f6f7 	udiv	r6, r1, r7
 80142a4:	fb07 1416 	mls	r4, r7, r6, r1
 80142a8:	3430      	adds	r4, #48	@ 0x30
 80142aa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80142ae:	460c      	mov	r4, r1
 80142b0:	2c63      	cmp	r4, #99	@ 0x63
 80142b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80142b6:	4631      	mov	r1, r6
 80142b8:	dcf1      	bgt.n	801429e <__exponent+0x1c>
 80142ba:	3130      	adds	r1, #48	@ 0x30
 80142bc:	1e94      	subs	r4, r2, #2
 80142be:	f803 1c01 	strb.w	r1, [r3, #-1]
 80142c2:	1c41      	adds	r1, r0, #1
 80142c4:	4623      	mov	r3, r4
 80142c6:	42ab      	cmp	r3, r5
 80142c8:	d30a      	bcc.n	80142e0 <__exponent+0x5e>
 80142ca:	f10d 0309 	add.w	r3, sp, #9
 80142ce:	1a9b      	subs	r3, r3, r2
 80142d0:	42ac      	cmp	r4, r5
 80142d2:	bf88      	it	hi
 80142d4:	2300      	movhi	r3, #0
 80142d6:	3302      	adds	r3, #2
 80142d8:	4403      	add	r3, r0
 80142da:	1a18      	subs	r0, r3, r0
 80142dc:	b003      	add	sp, #12
 80142de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80142e0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80142e4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80142e8:	e7ed      	b.n	80142c6 <__exponent+0x44>
 80142ea:	2330      	movs	r3, #48	@ 0x30
 80142ec:	3130      	adds	r1, #48	@ 0x30
 80142ee:	7083      	strb	r3, [r0, #2]
 80142f0:	70c1      	strb	r1, [r0, #3]
 80142f2:	1d03      	adds	r3, r0, #4
 80142f4:	e7f1      	b.n	80142da <__exponent+0x58>
	...

080142f8 <_printf_float>:
 80142f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142fc:	b08d      	sub	sp, #52	@ 0x34
 80142fe:	460c      	mov	r4, r1
 8014300:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8014304:	4616      	mov	r6, r2
 8014306:	461f      	mov	r7, r3
 8014308:	4605      	mov	r5, r0
 801430a:	f001 f811 	bl	8015330 <_localeconv_r>
 801430e:	6803      	ldr	r3, [r0, #0]
 8014310:	9304      	str	r3, [sp, #16]
 8014312:	4618      	mov	r0, r3
 8014314:	f7eb ffd4 	bl	80002c0 <strlen>
 8014318:	2300      	movs	r3, #0
 801431a:	930a      	str	r3, [sp, #40]	@ 0x28
 801431c:	f8d8 3000 	ldr.w	r3, [r8]
 8014320:	9005      	str	r0, [sp, #20]
 8014322:	3307      	adds	r3, #7
 8014324:	f023 0307 	bic.w	r3, r3, #7
 8014328:	f103 0208 	add.w	r2, r3, #8
 801432c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014330:	f8d4 b000 	ldr.w	fp, [r4]
 8014334:	f8c8 2000 	str.w	r2, [r8]
 8014338:	e9d3 8900 	ldrd	r8, r9, [r3]
 801433c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8014340:	9307      	str	r3, [sp, #28]
 8014342:	f8cd 8018 	str.w	r8, [sp, #24]
 8014346:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801434a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801434e:	4b9c      	ldr	r3, [pc, #624]	@ (80145c0 <_printf_float+0x2c8>)
 8014350:	f04f 32ff 	mov.w	r2, #4294967295
 8014354:	f7ec fc12 	bl	8000b7c <__aeabi_dcmpun>
 8014358:	bb70      	cbnz	r0, 80143b8 <_printf_float+0xc0>
 801435a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801435e:	4b98      	ldr	r3, [pc, #608]	@ (80145c0 <_printf_float+0x2c8>)
 8014360:	f04f 32ff 	mov.w	r2, #4294967295
 8014364:	f7ec fbec 	bl	8000b40 <__aeabi_dcmple>
 8014368:	bb30      	cbnz	r0, 80143b8 <_printf_float+0xc0>
 801436a:	2200      	movs	r2, #0
 801436c:	2300      	movs	r3, #0
 801436e:	4640      	mov	r0, r8
 8014370:	4649      	mov	r1, r9
 8014372:	f7ec fbdb 	bl	8000b2c <__aeabi_dcmplt>
 8014376:	b110      	cbz	r0, 801437e <_printf_float+0x86>
 8014378:	232d      	movs	r3, #45	@ 0x2d
 801437a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801437e:	4a91      	ldr	r2, [pc, #580]	@ (80145c4 <_printf_float+0x2cc>)
 8014380:	4b91      	ldr	r3, [pc, #580]	@ (80145c8 <_printf_float+0x2d0>)
 8014382:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8014386:	bf8c      	ite	hi
 8014388:	4690      	movhi	r8, r2
 801438a:	4698      	movls	r8, r3
 801438c:	2303      	movs	r3, #3
 801438e:	6123      	str	r3, [r4, #16]
 8014390:	f02b 0304 	bic.w	r3, fp, #4
 8014394:	6023      	str	r3, [r4, #0]
 8014396:	f04f 0900 	mov.w	r9, #0
 801439a:	9700      	str	r7, [sp, #0]
 801439c:	4633      	mov	r3, r6
 801439e:	aa0b      	add	r2, sp, #44	@ 0x2c
 80143a0:	4621      	mov	r1, r4
 80143a2:	4628      	mov	r0, r5
 80143a4:	f000 f9d2 	bl	801474c <_printf_common>
 80143a8:	3001      	adds	r0, #1
 80143aa:	f040 808d 	bne.w	80144c8 <_printf_float+0x1d0>
 80143ae:	f04f 30ff 	mov.w	r0, #4294967295
 80143b2:	b00d      	add	sp, #52	@ 0x34
 80143b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143b8:	4642      	mov	r2, r8
 80143ba:	464b      	mov	r3, r9
 80143bc:	4640      	mov	r0, r8
 80143be:	4649      	mov	r1, r9
 80143c0:	f7ec fbdc 	bl	8000b7c <__aeabi_dcmpun>
 80143c4:	b140      	cbz	r0, 80143d8 <_printf_float+0xe0>
 80143c6:	464b      	mov	r3, r9
 80143c8:	2b00      	cmp	r3, #0
 80143ca:	bfbc      	itt	lt
 80143cc:	232d      	movlt	r3, #45	@ 0x2d
 80143ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80143d2:	4a7e      	ldr	r2, [pc, #504]	@ (80145cc <_printf_float+0x2d4>)
 80143d4:	4b7e      	ldr	r3, [pc, #504]	@ (80145d0 <_printf_float+0x2d8>)
 80143d6:	e7d4      	b.n	8014382 <_printf_float+0x8a>
 80143d8:	6863      	ldr	r3, [r4, #4]
 80143da:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80143de:	9206      	str	r2, [sp, #24]
 80143e0:	1c5a      	adds	r2, r3, #1
 80143e2:	d13b      	bne.n	801445c <_printf_float+0x164>
 80143e4:	2306      	movs	r3, #6
 80143e6:	6063      	str	r3, [r4, #4]
 80143e8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80143ec:	2300      	movs	r3, #0
 80143ee:	6022      	str	r2, [r4, #0]
 80143f0:	9303      	str	r3, [sp, #12]
 80143f2:	ab0a      	add	r3, sp, #40	@ 0x28
 80143f4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80143f8:	ab09      	add	r3, sp, #36	@ 0x24
 80143fa:	9300      	str	r3, [sp, #0]
 80143fc:	6861      	ldr	r1, [r4, #4]
 80143fe:	ec49 8b10 	vmov	d0, r8, r9
 8014402:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014406:	4628      	mov	r0, r5
 8014408:	f7ff fed6 	bl	80141b8 <__cvt>
 801440c:	9b06      	ldr	r3, [sp, #24]
 801440e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014410:	2b47      	cmp	r3, #71	@ 0x47
 8014412:	4680      	mov	r8, r0
 8014414:	d129      	bne.n	801446a <_printf_float+0x172>
 8014416:	1cc8      	adds	r0, r1, #3
 8014418:	db02      	blt.n	8014420 <_printf_float+0x128>
 801441a:	6863      	ldr	r3, [r4, #4]
 801441c:	4299      	cmp	r1, r3
 801441e:	dd41      	ble.n	80144a4 <_printf_float+0x1ac>
 8014420:	f1aa 0a02 	sub.w	sl, sl, #2
 8014424:	fa5f fa8a 	uxtb.w	sl, sl
 8014428:	3901      	subs	r1, #1
 801442a:	4652      	mov	r2, sl
 801442c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014430:	9109      	str	r1, [sp, #36]	@ 0x24
 8014432:	f7ff ff26 	bl	8014282 <__exponent>
 8014436:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014438:	1813      	adds	r3, r2, r0
 801443a:	2a01      	cmp	r2, #1
 801443c:	4681      	mov	r9, r0
 801443e:	6123      	str	r3, [r4, #16]
 8014440:	dc02      	bgt.n	8014448 <_printf_float+0x150>
 8014442:	6822      	ldr	r2, [r4, #0]
 8014444:	07d2      	lsls	r2, r2, #31
 8014446:	d501      	bpl.n	801444c <_printf_float+0x154>
 8014448:	3301      	adds	r3, #1
 801444a:	6123      	str	r3, [r4, #16]
 801444c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8014450:	2b00      	cmp	r3, #0
 8014452:	d0a2      	beq.n	801439a <_printf_float+0xa2>
 8014454:	232d      	movs	r3, #45	@ 0x2d
 8014456:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801445a:	e79e      	b.n	801439a <_printf_float+0xa2>
 801445c:	9a06      	ldr	r2, [sp, #24]
 801445e:	2a47      	cmp	r2, #71	@ 0x47
 8014460:	d1c2      	bne.n	80143e8 <_printf_float+0xf0>
 8014462:	2b00      	cmp	r3, #0
 8014464:	d1c0      	bne.n	80143e8 <_printf_float+0xf0>
 8014466:	2301      	movs	r3, #1
 8014468:	e7bd      	b.n	80143e6 <_printf_float+0xee>
 801446a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801446e:	d9db      	bls.n	8014428 <_printf_float+0x130>
 8014470:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8014474:	d118      	bne.n	80144a8 <_printf_float+0x1b0>
 8014476:	2900      	cmp	r1, #0
 8014478:	6863      	ldr	r3, [r4, #4]
 801447a:	dd0b      	ble.n	8014494 <_printf_float+0x19c>
 801447c:	6121      	str	r1, [r4, #16]
 801447e:	b913      	cbnz	r3, 8014486 <_printf_float+0x18e>
 8014480:	6822      	ldr	r2, [r4, #0]
 8014482:	07d0      	lsls	r0, r2, #31
 8014484:	d502      	bpl.n	801448c <_printf_float+0x194>
 8014486:	3301      	adds	r3, #1
 8014488:	440b      	add	r3, r1
 801448a:	6123      	str	r3, [r4, #16]
 801448c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801448e:	f04f 0900 	mov.w	r9, #0
 8014492:	e7db      	b.n	801444c <_printf_float+0x154>
 8014494:	b913      	cbnz	r3, 801449c <_printf_float+0x1a4>
 8014496:	6822      	ldr	r2, [r4, #0]
 8014498:	07d2      	lsls	r2, r2, #31
 801449a:	d501      	bpl.n	80144a0 <_printf_float+0x1a8>
 801449c:	3302      	adds	r3, #2
 801449e:	e7f4      	b.n	801448a <_printf_float+0x192>
 80144a0:	2301      	movs	r3, #1
 80144a2:	e7f2      	b.n	801448a <_printf_float+0x192>
 80144a4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80144a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80144aa:	4299      	cmp	r1, r3
 80144ac:	db05      	blt.n	80144ba <_printf_float+0x1c2>
 80144ae:	6823      	ldr	r3, [r4, #0]
 80144b0:	6121      	str	r1, [r4, #16]
 80144b2:	07d8      	lsls	r0, r3, #31
 80144b4:	d5ea      	bpl.n	801448c <_printf_float+0x194>
 80144b6:	1c4b      	adds	r3, r1, #1
 80144b8:	e7e7      	b.n	801448a <_printf_float+0x192>
 80144ba:	2900      	cmp	r1, #0
 80144bc:	bfd4      	ite	le
 80144be:	f1c1 0202 	rsble	r2, r1, #2
 80144c2:	2201      	movgt	r2, #1
 80144c4:	4413      	add	r3, r2
 80144c6:	e7e0      	b.n	801448a <_printf_float+0x192>
 80144c8:	6823      	ldr	r3, [r4, #0]
 80144ca:	055a      	lsls	r2, r3, #21
 80144cc:	d407      	bmi.n	80144de <_printf_float+0x1e6>
 80144ce:	6923      	ldr	r3, [r4, #16]
 80144d0:	4642      	mov	r2, r8
 80144d2:	4631      	mov	r1, r6
 80144d4:	4628      	mov	r0, r5
 80144d6:	47b8      	blx	r7
 80144d8:	3001      	adds	r0, #1
 80144da:	d12b      	bne.n	8014534 <_printf_float+0x23c>
 80144dc:	e767      	b.n	80143ae <_printf_float+0xb6>
 80144de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80144e2:	f240 80dd 	bls.w	80146a0 <_printf_float+0x3a8>
 80144e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80144ea:	2200      	movs	r2, #0
 80144ec:	2300      	movs	r3, #0
 80144ee:	f7ec fb13 	bl	8000b18 <__aeabi_dcmpeq>
 80144f2:	2800      	cmp	r0, #0
 80144f4:	d033      	beq.n	801455e <_printf_float+0x266>
 80144f6:	4a37      	ldr	r2, [pc, #220]	@ (80145d4 <_printf_float+0x2dc>)
 80144f8:	2301      	movs	r3, #1
 80144fa:	4631      	mov	r1, r6
 80144fc:	4628      	mov	r0, r5
 80144fe:	47b8      	blx	r7
 8014500:	3001      	adds	r0, #1
 8014502:	f43f af54 	beq.w	80143ae <_printf_float+0xb6>
 8014506:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801450a:	4543      	cmp	r3, r8
 801450c:	db02      	blt.n	8014514 <_printf_float+0x21c>
 801450e:	6823      	ldr	r3, [r4, #0]
 8014510:	07d8      	lsls	r0, r3, #31
 8014512:	d50f      	bpl.n	8014534 <_printf_float+0x23c>
 8014514:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014518:	4631      	mov	r1, r6
 801451a:	4628      	mov	r0, r5
 801451c:	47b8      	blx	r7
 801451e:	3001      	adds	r0, #1
 8014520:	f43f af45 	beq.w	80143ae <_printf_float+0xb6>
 8014524:	f04f 0900 	mov.w	r9, #0
 8014528:	f108 38ff 	add.w	r8, r8, #4294967295
 801452c:	f104 0a1a 	add.w	sl, r4, #26
 8014530:	45c8      	cmp	r8, r9
 8014532:	dc09      	bgt.n	8014548 <_printf_float+0x250>
 8014534:	6823      	ldr	r3, [r4, #0]
 8014536:	079b      	lsls	r3, r3, #30
 8014538:	f100 8103 	bmi.w	8014742 <_printf_float+0x44a>
 801453c:	68e0      	ldr	r0, [r4, #12]
 801453e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014540:	4298      	cmp	r0, r3
 8014542:	bfb8      	it	lt
 8014544:	4618      	movlt	r0, r3
 8014546:	e734      	b.n	80143b2 <_printf_float+0xba>
 8014548:	2301      	movs	r3, #1
 801454a:	4652      	mov	r2, sl
 801454c:	4631      	mov	r1, r6
 801454e:	4628      	mov	r0, r5
 8014550:	47b8      	blx	r7
 8014552:	3001      	adds	r0, #1
 8014554:	f43f af2b 	beq.w	80143ae <_printf_float+0xb6>
 8014558:	f109 0901 	add.w	r9, r9, #1
 801455c:	e7e8      	b.n	8014530 <_printf_float+0x238>
 801455e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014560:	2b00      	cmp	r3, #0
 8014562:	dc39      	bgt.n	80145d8 <_printf_float+0x2e0>
 8014564:	4a1b      	ldr	r2, [pc, #108]	@ (80145d4 <_printf_float+0x2dc>)
 8014566:	2301      	movs	r3, #1
 8014568:	4631      	mov	r1, r6
 801456a:	4628      	mov	r0, r5
 801456c:	47b8      	blx	r7
 801456e:	3001      	adds	r0, #1
 8014570:	f43f af1d 	beq.w	80143ae <_printf_float+0xb6>
 8014574:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8014578:	ea59 0303 	orrs.w	r3, r9, r3
 801457c:	d102      	bne.n	8014584 <_printf_float+0x28c>
 801457e:	6823      	ldr	r3, [r4, #0]
 8014580:	07d9      	lsls	r1, r3, #31
 8014582:	d5d7      	bpl.n	8014534 <_printf_float+0x23c>
 8014584:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014588:	4631      	mov	r1, r6
 801458a:	4628      	mov	r0, r5
 801458c:	47b8      	blx	r7
 801458e:	3001      	adds	r0, #1
 8014590:	f43f af0d 	beq.w	80143ae <_printf_float+0xb6>
 8014594:	f04f 0a00 	mov.w	sl, #0
 8014598:	f104 0b1a 	add.w	fp, r4, #26
 801459c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801459e:	425b      	negs	r3, r3
 80145a0:	4553      	cmp	r3, sl
 80145a2:	dc01      	bgt.n	80145a8 <_printf_float+0x2b0>
 80145a4:	464b      	mov	r3, r9
 80145a6:	e793      	b.n	80144d0 <_printf_float+0x1d8>
 80145a8:	2301      	movs	r3, #1
 80145aa:	465a      	mov	r2, fp
 80145ac:	4631      	mov	r1, r6
 80145ae:	4628      	mov	r0, r5
 80145b0:	47b8      	blx	r7
 80145b2:	3001      	adds	r0, #1
 80145b4:	f43f aefb 	beq.w	80143ae <_printf_float+0xb6>
 80145b8:	f10a 0a01 	add.w	sl, sl, #1
 80145bc:	e7ee      	b.n	801459c <_printf_float+0x2a4>
 80145be:	bf00      	nop
 80145c0:	7fefffff 	.word	0x7fefffff
 80145c4:	0801b7f4 	.word	0x0801b7f4
 80145c8:	0801b7f0 	.word	0x0801b7f0
 80145cc:	0801b7fc 	.word	0x0801b7fc
 80145d0:	0801b7f8 	.word	0x0801b7f8
 80145d4:	0801b800 	.word	0x0801b800
 80145d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80145da:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80145de:	4553      	cmp	r3, sl
 80145e0:	bfa8      	it	ge
 80145e2:	4653      	movge	r3, sl
 80145e4:	2b00      	cmp	r3, #0
 80145e6:	4699      	mov	r9, r3
 80145e8:	dc36      	bgt.n	8014658 <_printf_float+0x360>
 80145ea:	f04f 0b00 	mov.w	fp, #0
 80145ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80145f2:	f104 021a 	add.w	r2, r4, #26
 80145f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80145f8:	9306      	str	r3, [sp, #24]
 80145fa:	eba3 0309 	sub.w	r3, r3, r9
 80145fe:	455b      	cmp	r3, fp
 8014600:	dc31      	bgt.n	8014666 <_printf_float+0x36e>
 8014602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014604:	459a      	cmp	sl, r3
 8014606:	dc3a      	bgt.n	801467e <_printf_float+0x386>
 8014608:	6823      	ldr	r3, [r4, #0]
 801460a:	07da      	lsls	r2, r3, #31
 801460c:	d437      	bmi.n	801467e <_printf_float+0x386>
 801460e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014610:	ebaa 0903 	sub.w	r9, sl, r3
 8014614:	9b06      	ldr	r3, [sp, #24]
 8014616:	ebaa 0303 	sub.w	r3, sl, r3
 801461a:	4599      	cmp	r9, r3
 801461c:	bfa8      	it	ge
 801461e:	4699      	movge	r9, r3
 8014620:	f1b9 0f00 	cmp.w	r9, #0
 8014624:	dc33      	bgt.n	801468e <_printf_float+0x396>
 8014626:	f04f 0800 	mov.w	r8, #0
 801462a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801462e:	f104 0b1a 	add.w	fp, r4, #26
 8014632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014634:	ebaa 0303 	sub.w	r3, sl, r3
 8014638:	eba3 0309 	sub.w	r3, r3, r9
 801463c:	4543      	cmp	r3, r8
 801463e:	f77f af79 	ble.w	8014534 <_printf_float+0x23c>
 8014642:	2301      	movs	r3, #1
 8014644:	465a      	mov	r2, fp
 8014646:	4631      	mov	r1, r6
 8014648:	4628      	mov	r0, r5
 801464a:	47b8      	blx	r7
 801464c:	3001      	adds	r0, #1
 801464e:	f43f aeae 	beq.w	80143ae <_printf_float+0xb6>
 8014652:	f108 0801 	add.w	r8, r8, #1
 8014656:	e7ec      	b.n	8014632 <_printf_float+0x33a>
 8014658:	4642      	mov	r2, r8
 801465a:	4631      	mov	r1, r6
 801465c:	4628      	mov	r0, r5
 801465e:	47b8      	blx	r7
 8014660:	3001      	adds	r0, #1
 8014662:	d1c2      	bne.n	80145ea <_printf_float+0x2f2>
 8014664:	e6a3      	b.n	80143ae <_printf_float+0xb6>
 8014666:	2301      	movs	r3, #1
 8014668:	4631      	mov	r1, r6
 801466a:	4628      	mov	r0, r5
 801466c:	9206      	str	r2, [sp, #24]
 801466e:	47b8      	blx	r7
 8014670:	3001      	adds	r0, #1
 8014672:	f43f ae9c 	beq.w	80143ae <_printf_float+0xb6>
 8014676:	9a06      	ldr	r2, [sp, #24]
 8014678:	f10b 0b01 	add.w	fp, fp, #1
 801467c:	e7bb      	b.n	80145f6 <_printf_float+0x2fe>
 801467e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014682:	4631      	mov	r1, r6
 8014684:	4628      	mov	r0, r5
 8014686:	47b8      	blx	r7
 8014688:	3001      	adds	r0, #1
 801468a:	d1c0      	bne.n	801460e <_printf_float+0x316>
 801468c:	e68f      	b.n	80143ae <_printf_float+0xb6>
 801468e:	9a06      	ldr	r2, [sp, #24]
 8014690:	464b      	mov	r3, r9
 8014692:	4442      	add	r2, r8
 8014694:	4631      	mov	r1, r6
 8014696:	4628      	mov	r0, r5
 8014698:	47b8      	blx	r7
 801469a:	3001      	adds	r0, #1
 801469c:	d1c3      	bne.n	8014626 <_printf_float+0x32e>
 801469e:	e686      	b.n	80143ae <_printf_float+0xb6>
 80146a0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80146a4:	f1ba 0f01 	cmp.w	sl, #1
 80146a8:	dc01      	bgt.n	80146ae <_printf_float+0x3b6>
 80146aa:	07db      	lsls	r3, r3, #31
 80146ac:	d536      	bpl.n	801471c <_printf_float+0x424>
 80146ae:	2301      	movs	r3, #1
 80146b0:	4642      	mov	r2, r8
 80146b2:	4631      	mov	r1, r6
 80146b4:	4628      	mov	r0, r5
 80146b6:	47b8      	blx	r7
 80146b8:	3001      	adds	r0, #1
 80146ba:	f43f ae78 	beq.w	80143ae <_printf_float+0xb6>
 80146be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80146c2:	4631      	mov	r1, r6
 80146c4:	4628      	mov	r0, r5
 80146c6:	47b8      	blx	r7
 80146c8:	3001      	adds	r0, #1
 80146ca:	f43f ae70 	beq.w	80143ae <_printf_float+0xb6>
 80146ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80146d2:	2200      	movs	r2, #0
 80146d4:	2300      	movs	r3, #0
 80146d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80146da:	f7ec fa1d 	bl	8000b18 <__aeabi_dcmpeq>
 80146de:	b9c0      	cbnz	r0, 8014712 <_printf_float+0x41a>
 80146e0:	4653      	mov	r3, sl
 80146e2:	f108 0201 	add.w	r2, r8, #1
 80146e6:	4631      	mov	r1, r6
 80146e8:	4628      	mov	r0, r5
 80146ea:	47b8      	blx	r7
 80146ec:	3001      	adds	r0, #1
 80146ee:	d10c      	bne.n	801470a <_printf_float+0x412>
 80146f0:	e65d      	b.n	80143ae <_printf_float+0xb6>
 80146f2:	2301      	movs	r3, #1
 80146f4:	465a      	mov	r2, fp
 80146f6:	4631      	mov	r1, r6
 80146f8:	4628      	mov	r0, r5
 80146fa:	47b8      	blx	r7
 80146fc:	3001      	adds	r0, #1
 80146fe:	f43f ae56 	beq.w	80143ae <_printf_float+0xb6>
 8014702:	f108 0801 	add.w	r8, r8, #1
 8014706:	45d0      	cmp	r8, sl
 8014708:	dbf3      	blt.n	80146f2 <_printf_float+0x3fa>
 801470a:	464b      	mov	r3, r9
 801470c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014710:	e6df      	b.n	80144d2 <_printf_float+0x1da>
 8014712:	f04f 0800 	mov.w	r8, #0
 8014716:	f104 0b1a 	add.w	fp, r4, #26
 801471a:	e7f4      	b.n	8014706 <_printf_float+0x40e>
 801471c:	2301      	movs	r3, #1
 801471e:	4642      	mov	r2, r8
 8014720:	e7e1      	b.n	80146e6 <_printf_float+0x3ee>
 8014722:	2301      	movs	r3, #1
 8014724:	464a      	mov	r2, r9
 8014726:	4631      	mov	r1, r6
 8014728:	4628      	mov	r0, r5
 801472a:	47b8      	blx	r7
 801472c:	3001      	adds	r0, #1
 801472e:	f43f ae3e 	beq.w	80143ae <_printf_float+0xb6>
 8014732:	f108 0801 	add.w	r8, r8, #1
 8014736:	68e3      	ldr	r3, [r4, #12]
 8014738:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801473a:	1a5b      	subs	r3, r3, r1
 801473c:	4543      	cmp	r3, r8
 801473e:	dcf0      	bgt.n	8014722 <_printf_float+0x42a>
 8014740:	e6fc      	b.n	801453c <_printf_float+0x244>
 8014742:	f04f 0800 	mov.w	r8, #0
 8014746:	f104 0919 	add.w	r9, r4, #25
 801474a:	e7f4      	b.n	8014736 <_printf_float+0x43e>

0801474c <_printf_common>:
 801474c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014750:	4616      	mov	r6, r2
 8014752:	4698      	mov	r8, r3
 8014754:	688a      	ldr	r2, [r1, #8]
 8014756:	690b      	ldr	r3, [r1, #16]
 8014758:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801475c:	4293      	cmp	r3, r2
 801475e:	bfb8      	it	lt
 8014760:	4613      	movlt	r3, r2
 8014762:	6033      	str	r3, [r6, #0]
 8014764:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014768:	4607      	mov	r7, r0
 801476a:	460c      	mov	r4, r1
 801476c:	b10a      	cbz	r2, 8014772 <_printf_common+0x26>
 801476e:	3301      	adds	r3, #1
 8014770:	6033      	str	r3, [r6, #0]
 8014772:	6823      	ldr	r3, [r4, #0]
 8014774:	0699      	lsls	r1, r3, #26
 8014776:	bf42      	ittt	mi
 8014778:	6833      	ldrmi	r3, [r6, #0]
 801477a:	3302      	addmi	r3, #2
 801477c:	6033      	strmi	r3, [r6, #0]
 801477e:	6825      	ldr	r5, [r4, #0]
 8014780:	f015 0506 	ands.w	r5, r5, #6
 8014784:	d106      	bne.n	8014794 <_printf_common+0x48>
 8014786:	f104 0a19 	add.w	sl, r4, #25
 801478a:	68e3      	ldr	r3, [r4, #12]
 801478c:	6832      	ldr	r2, [r6, #0]
 801478e:	1a9b      	subs	r3, r3, r2
 8014790:	42ab      	cmp	r3, r5
 8014792:	dc26      	bgt.n	80147e2 <_printf_common+0x96>
 8014794:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8014798:	6822      	ldr	r2, [r4, #0]
 801479a:	3b00      	subs	r3, #0
 801479c:	bf18      	it	ne
 801479e:	2301      	movne	r3, #1
 80147a0:	0692      	lsls	r2, r2, #26
 80147a2:	d42b      	bmi.n	80147fc <_printf_common+0xb0>
 80147a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80147a8:	4641      	mov	r1, r8
 80147aa:	4638      	mov	r0, r7
 80147ac:	47c8      	blx	r9
 80147ae:	3001      	adds	r0, #1
 80147b0:	d01e      	beq.n	80147f0 <_printf_common+0xa4>
 80147b2:	6823      	ldr	r3, [r4, #0]
 80147b4:	6922      	ldr	r2, [r4, #16]
 80147b6:	f003 0306 	and.w	r3, r3, #6
 80147ba:	2b04      	cmp	r3, #4
 80147bc:	bf02      	ittt	eq
 80147be:	68e5      	ldreq	r5, [r4, #12]
 80147c0:	6833      	ldreq	r3, [r6, #0]
 80147c2:	1aed      	subeq	r5, r5, r3
 80147c4:	68a3      	ldr	r3, [r4, #8]
 80147c6:	bf0c      	ite	eq
 80147c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80147cc:	2500      	movne	r5, #0
 80147ce:	4293      	cmp	r3, r2
 80147d0:	bfc4      	itt	gt
 80147d2:	1a9b      	subgt	r3, r3, r2
 80147d4:	18ed      	addgt	r5, r5, r3
 80147d6:	2600      	movs	r6, #0
 80147d8:	341a      	adds	r4, #26
 80147da:	42b5      	cmp	r5, r6
 80147dc:	d11a      	bne.n	8014814 <_printf_common+0xc8>
 80147de:	2000      	movs	r0, #0
 80147e0:	e008      	b.n	80147f4 <_printf_common+0xa8>
 80147e2:	2301      	movs	r3, #1
 80147e4:	4652      	mov	r2, sl
 80147e6:	4641      	mov	r1, r8
 80147e8:	4638      	mov	r0, r7
 80147ea:	47c8      	blx	r9
 80147ec:	3001      	adds	r0, #1
 80147ee:	d103      	bne.n	80147f8 <_printf_common+0xac>
 80147f0:	f04f 30ff 	mov.w	r0, #4294967295
 80147f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147f8:	3501      	adds	r5, #1
 80147fa:	e7c6      	b.n	801478a <_printf_common+0x3e>
 80147fc:	18e1      	adds	r1, r4, r3
 80147fe:	1c5a      	adds	r2, r3, #1
 8014800:	2030      	movs	r0, #48	@ 0x30
 8014802:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014806:	4422      	add	r2, r4
 8014808:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801480c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014810:	3302      	adds	r3, #2
 8014812:	e7c7      	b.n	80147a4 <_printf_common+0x58>
 8014814:	2301      	movs	r3, #1
 8014816:	4622      	mov	r2, r4
 8014818:	4641      	mov	r1, r8
 801481a:	4638      	mov	r0, r7
 801481c:	47c8      	blx	r9
 801481e:	3001      	adds	r0, #1
 8014820:	d0e6      	beq.n	80147f0 <_printf_common+0xa4>
 8014822:	3601      	adds	r6, #1
 8014824:	e7d9      	b.n	80147da <_printf_common+0x8e>
	...

08014828 <_printf_i>:
 8014828:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801482c:	7e0f      	ldrb	r7, [r1, #24]
 801482e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014830:	2f78      	cmp	r7, #120	@ 0x78
 8014832:	4691      	mov	r9, r2
 8014834:	4680      	mov	r8, r0
 8014836:	460c      	mov	r4, r1
 8014838:	469a      	mov	sl, r3
 801483a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801483e:	d807      	bhi.n	8014850 <_printf_i+0x28>
 8014840:	2f62      	cmp	r7, #98	@ 0x62
 8014842:	d80a      	bhi.n	801485a <_printf_i+0x32>
 8014844:	2f00      	cmp	r7, #0
 8014846:	f000 80d1 	beq.w	80149ec <_printf_i+0x1c4>
 801484a:	2f58      	cmp	r7, #88	@ 0x58
 801484c:	f000 80b8 	beq.w	80149c0 <_printf_i+0x198>
 8014850:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014854:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014858:	e03a      	b.n	80148d0 <_printf_i+0xa8>
 801485a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801485e:	2b15      	cmp	r3, #21
 8014860:	d8f6      	bhi.n	8014850 <_printf_i+0x28>
 8014862:	a101      	add	r1, pc, #4	@ (adr r1, 8014868 <_printf_i+0x40>)
 8014864:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014868:	080148c1 	.word	0x080148c1
 801486c:	080148d5 	.word	0x080148d5
 8014870:	08014851 	.word	0x08014851
 8014874:	08014851 	.word	0x08014851
 8014878:	08014851 	.word	0x08014851
 801487c:	08014851 	.word	0x08014851
 8014880:	080148d5 	.word	0x080148d5
 8014884:	08014851 	.word	0x08014851
 8014888:	08014851 	.word	0x08014851
 801488c:	08014851 	.word	0x08014851
 8014890:	08014851 	.word	0x08014851
 8014894:	080149d3 	.word	0x080149d3
 8014898:	080148ff 	.word	0x080148ff
 801489c:	0801498d 	.word	0x0801498d
 80148a0:	08014851 	.word	0x08014851
 80148a4:	08014851 	.word	0x08014851
 80148a8:	080149f5 	.word	0x080149f5
 80148ac:	08014851 	.word	0x08014851
 80148b0:	080148ff 	.word	0x080148ff
 80148b4:	08014851 	.word	0x08014851
 80148b8:	08014851 	.word	0x08014851
 80148bc:	08014995 	.word	0x08014995
 80148c0:	6833      	ldr	r3, [r6, #0]
 80148c2:	1d1a      	adds	r2, r3, #4
 80148c4:	681b      	ldr	r3, [r3, #0]
 80148c6:	6032      	str	r2, [r6, #0]
 80148c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80148cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80148d0:	2301      	movs	r3, #1
 80148d2:	e09c      	b.n	8014a0e <_printf_i+0x1e6>
 80148d4:	6833      	ldr	r3, [r6, #0]
 80148d6:	6820      	ldr	r0, [r4, #0]
 80148d8:	1d19      	adds	r1, r3, #4
 80148da:	6031      	str	r1, [r6, #0]
 80148dc:	0606      	lsls	r6, r0, #24
 80148de:	d501      	bpl.n	80148e4 <_printf_i+0xbc>
 80148e0:	681d      	ldr	r5, [r3, #0]
 80148e2:	e003      	b.n	80148ec <_printf_i+0xc4>
 80148e4:	0645      	lsls	r5, r0, #25
 80148e6:	d5fb      	bpl.n	80148e0 <_printf_i+0xb8>
 80148e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80148ec:	2d00      	cmp	r5, #0
 80148ee:	da03      	bge.n	80148f8 <_printf_i+0xd0>
 80148f0:	232d      	movs	r3, #45	@ 0x2d
 80148f2:	426d      	negs	r5, r5
 80148f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80148f8:	4858      	ldr	r0, [pc, #352]	@ (8014a5c <_printf_i+0x234>)
 80148fa:	230a      	movs	r3, #10
 80148fc:	e011      	b.n	8014922 <_printf_i+0xfa>
 80148fe:	6821      	ldr	r1, [r4, #0]
 8014900:	6833      	ldr	r3, [r6, #0]
 8014902:	0608      	lsls	r0, r1, #24
 8014904:	f853 5b04 	ldr.w	r5, [r3], #4
 8014908:	d402      	bmi.n	8014910 <_printf_i+0xe8>
 801490a:	0649      	lsls	r1, r1, #25
 801490c:	bf48      	it	mi
 801490e:	b2ad      	uxthmi	r5, r5
 8014910:	2f6f      	cmp	r7, #111	@ 0x6f
 8014912:	4852      	ldr	r0, [pc, #328]	@ (8014a5c <_printf_i+0x234>)
 8014914:	6033      	str	r3, [r6, #0]
 8014916:	bf14      	ite	ne
 8014918:	230a      	movne	r3, #10
 801491a:	2308      	moveq	r3, #8
 801491c:	2100      	movs	r1, #0
 801491e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014922:	6866      	ldr	r6, [r4, #4]
 8014924:	60a6      	str	r6, [r4, #8]
 8014926:	2e00      	cmp	r6, #0
 8014928:	db05      	blt.n	8014936 <_printf_i+0x10e>
 801492a:	6821      	ldr	r1, [r4, #0]
 801492c:	432e      	orrs	r6, r5
 801492e:	f021 0104 	bic.w	r1, r1, #4
 8014932:	6021      	str	r1, [r4, #0]
 8014934:	d04b      	beq.n	80149ce <_printf_i+0x1a6>
 8014936:	4616      	mov	r6, r2
 8014938:	fbb5 f1f3 	udiv	r1, r5, r3
 801493c:	fb03 5711 	mls	r7, r3, r1, r5
 8014940:	5dc7      	ldrb	r7, [r0, r7]
 8014942:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014946:	462f      	mov	r7, r5
 8014948:	42bb      	cmp	r3, r7
 801494a:	460d      	mov	r5, r1
 801494c:	d9f4      	bls.n	8014938 <_printf_i+0x110>
 801494e:	2b08      	cmp	r3, #8
 8014950:	d10b      	bne.n	801496a <_printf_i+0x142>
 8014952:	6823      	ldr	r3, [r4, #0]
 8014954:	07df      	lsls	r7, r3, #31
 8014956:	d508      	bpl.n	801496a <_printf_i+0x142>
 8014958:	6923      	ldr	r3, [r4, #16]
 801495a:	6861      	ldr	r1, [r4, #4]
 801495c:	4299      	cmp	r1, r3
 801495e:	bfde      	ittt	le
 8014960:	2330      	movle	r3, #48	@ 0x30
 8014962:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014966:	f106 36ff 	addle.w	r6, r6, #4294967295
 801496a:	1b92      	subs	r2, r2, r6
 801496c:	6122      	str	r2, [r4, #16]
 801496e:	f8cd a000 	str.w	sl, [sp]
 8014972:	464b      	mov	r3, r9
 8014974:	aa03      	add	r2, sp, #12
 8014976:	4621      	mov	r1, r4
 8014978:	4640      	mov	r0, r8
 801497a:	f7ff fee7 	bl	801474c <_printf_common>
 801497e:	3001      	adds	r0, #1
 8014980:	d14a      	bne.n	8014a18 <_printf_i+0x1f0>
 8014982:	f04f 30ff 	mov.w	r0, #4294967295
 8014986:	b004      	add	sp, #16
 8014988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801498c:	6823      	ldr	r3, [r4, #0]
 801498e:	f043 0320 	orr.w	r3, r3, #32
 8014992:	6023      	str	r3, [r4, #0]
 8014994:	4832      	ldr	r0, [pc, #200]	@ (8014a60 <_printf_i+0x238>)
 8014996:	2778      	movs	r7, #120	@ 0x78
 8014998:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801499c:	6823      	ldr	r3, [r4, #0]
 801499e:	6831      	ldr	r1, [r6, #0]
 80149a0:	061f      	lsls	r7, r3, #24
 80149a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80149a6:	d402      	bmi.n	80149ae <_printf_i+0x186>
 80149a8:	065f      	lsls	r7, r3, #25
 80149aa:	bf48      	it	mi
 80149ac:	b2ad      	uxthmi	r5, r5
 80149ae:	6031      	str	r1, [r6, #0]
 80149b0:	07d9      	lsls	r1, r3, #31
 80149b2:	bf44      	itt	mi
 80149b4:	f043 0320 	orrmi.w	r3, r3, #32
 80149b8:	6023      	strmi	r3, [r4, #0]
 80149ba:	b11d      	cbz	r5, 80149c4 <_printf_i+0x19c>
 80149bc:	2310      	movs	r3, #16
 80149be:	e7ad      	b.n	801491c <_printf_i+0xf4>
 80149c0:	4826      	ldr	r0, [pc, #152]	@ (8014a5c <_printf_i+0x234>)
 80149c2:	e7e9      	b.n	8014998 <_printf_i+0x170>
 80149c4:	6823      	ldr	r3, [r4, #0]
 80149c6:	f023 0320 	bic.w	r3, r3, #32
 80149ca:	6023      	str	r3, [r4, #0]
 80149cc:	e7f6      	b.n	80149bc <_printf_i+0x194>
 80149ce:	4616      	mov	r6, r2
 80149d0:	e7bd      	b.n	801494e <_printf_i+0x126>
 80149d2:	6833      	ldr	r3, [r6, #0]
 80149d4:	6825      	ldr	r5, [r4, #0]
 80149d6:	6961      	ldr	r1, [r4, #20]
 80149d8:	1d18      	adds	r0, r3, #4
 80149da:	6030      	str	r0, [r6, #0]
 80149dc:	062e      	lsls	r6, r5, #24
 80149de:	681b      	ldr	r3, [r3, #0]
 80149e0:	d501      	bpl.n	80149e6 <_printf_i+0x1be>
 80149e2:	6019      	str	r1, [r3, #0]
 80149e4:	e002      	b.n	80149ec <_printf_i+0x1c4>
 80149e6:	0668      	lsls	r0, r5, #25
 80149e8:	d5fb      	bpl.n	80149e2 <_printf_i+0x1ba>
 80149ea:	8019      	strh	r1, [r3, #0]
 80149ec:	2300      	movs	r3, #0
 80149ee:	6123      	str	r3, [r4, #16]
 80149f0:	4616      	mov	r6, r2
 80149f2:	e7bc      	b.n	801496e <_printf_i+0x146>
 80149f4:	6833      	ldr	r3, [r6, #0]
 80149f6:	1d1a      	adds	r2, r3, #4
 80149f8:	6032      	str	r2, [r6, #0]
 80149fa:	681e      	ldr	r6, [r3, #0]
 80149fc:	6862      	ldr	r2, [r4, #4]
 80149fe:	2100      	movs	r1, #0
 8014a00:	4630      	mov	r0, r6
 8014a02:	f7eb fc0d 	bl	8000220 <memchr>
 8014a06:	b108      	cbz	r0, 8014a0c <_printf_i+0x1e4>
 8014a08:	1b80      	subs	r0, r0, r6
 8014a0a:	6060      	str	r0, [r4, #4]
 8014a0c:	6863      	ldr	r3, [r4, #4]
 8014a0e:	6123      	str	r3, [r4, #16]
 8014a10:	2300      	movs	r3, #0
 8014a12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014a16:	e7aa      	b.n	801496e <_printf_i+0x146>
 8014a18:	6923      	ldr	r3, [r4, #16]
 8014a1a:	4632      	mov	r2, r6
 8014a1c:	4649      	mov	r1, r9
 8014a1e:	4640      	mov	r0, r8
 8014a20:	47d0      	blx	sl
 8014a22:	3001      	adds	r0, #1
 8014a24:	d0ad      	beq.n	8014982 <_printf_i+0x15a>
 8014a26:	6823      	ldr	r3, [r4, #0]
 8014a28:	079b      	lsls	r3, r3, #30
 8014a2a:	d413      	bmi.n	8014a54 <_printf_i+0x22c>
 8014a2c:	68e0      	ldr	r0, [r4, #12]
 8014a2e:	9b03      	ldr	r3, [sp, #12]
 8014a30:	4298      	cmp	r0, r3
 8014a32:	bfb8      	it	lt
 8014a34:	4618      	movlt	r0, r3
 8014a36:	e7a6      	b.n	8014986 <_printf_i+0x15e>
 8014a38:	2301      	movs	r3, #1
 8014a3a:	4632      	mov	r2, r6
 8014a3c:	4649      	mov	r1, r9
 8014a3e:	4640      	mov	r0, r8
 8014a40:	47d0      	blx	sl
 8014a42:	3001      	adds	r0, #1
 8014a44:	d09d      	beq.n	8014982 <_printf_i+0x15a>
 8014a46:	3501      	adds	r5, #1
 8014a48:	68e3      	ldr	r3, [r4, #12]
 8014a4a:	9903      	ldr	r1, [sp, #12]
 8014a4c:	1a5b      	subs	r3, r3, r1
 8014a4e:	42ab      	cmp	r3, r5
 8014a50:	dcf2      	bgt.n	8014a38 <_printf_i+0x210>
 8014a52:	e7eb      	b.n	8014a2c <_printf_i+0x204>
 8014a54:	2500      	movs	r5, #0
 8014a56:	f104 0619 	add.w	r6, r4, #25
 8014a5a:	e7f5      	b.n	8014a48 <_printf_i+0x220>
 8014a5c:	0801b802 	.word	0x0801b802
 8014a60:	0801b813 	.word	0x0801b813

08014a64 <_scanf_float>:
 8014a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a68:	b087      	sub	sp, #28
 8014a6a:	4691      	mov	r9, r2
 8014a6c:	9303      	str	r3, [sp, #12]
 8014a6e:	688b      	ldr	r3, [r1, #8]
 8014a70:	1e5a      	subs	r2, r3, #1
 8014a72:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8014a76:	bf81      	itttt	hi
 8014a78:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8014a7c:	eb03 0b05 	addhi.w	fp, r3, r5
 8014a80:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8014a84:	608b      	strhi	r3, [r1, #8]
 8014a86:	680b      	ldr	r3, [r1, #0]
 8014a88:	460a      	mov	r2, r1
 8014a8a:	f04f 0500 	mov.w	r5, #0
 8014a8e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8014a92:	f842 3b1c 	str.w	r3, [r2], #28
 8014a96:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8014a9a:	4680      	mov	r8, r0
 8014a9c:	460c      	mov	r4, r1
 8014a9e:	bf98      	it	ls
 8014aa0:	f04f 0b00 	movls.w	fp, #0
 8014aa4:	9201      	str	r2, [sp, #4]
 8014aa6:	4616      	mov	r6, r2
 8014aa8:	46aa      	mov	sl, r5
 8014aaa:	462f      	mov	r7, r5
 8014aac:	9502      	str	r5, [sp, #8]
 8014aae:	68a2      	ldr	r2, [r4, #8]
 8014ab0:	b15a      	cbz	r2, 8014aca <_scanf_float+0x66>
 8014ab2:	f8d9 3000 	ldr.w	r3, [r9]
 8014ab6:	781b      	ldrb	r3, [r3, #0]
 8014ab8:	2b4e      	cmp	r3, #78	@ 0x4e
 8014aba:	d863      	bhi.n	8014b84 <_scanf_float+0x120>
 8014abc:	2b40      	cmp	r3, #64	@ 0x40
 8014abe:	d83b      	bhi.n	8014b38 <_scanf_float+0xd4>
 8014ac0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8014ac4:	b2c8      	uxtb	r0, r1
 8014ac6:	280e      	cmp	r0, #14
 8014ac8:	d939      	bls.n	8014b3e <_scanf_float+0xda>
 8014aca:	b11f      	cbz	r7, 8014ad4 <_scanf_float+0x70>
 8014acc:	6823      	ldr	r3, [r4, #0]
 8014ace:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014ad2:	6023      	str	r3, [r4, #0]
 8014ad4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014ad8:	f1ba 0f01 	cmp.w	sl, #1
 8014adc:	f200 8114 	bhi.w	8014d08 <_scanf_float+0x2a4>
 8014ae0:	9b01      	ldr	r3, [sp, #4]
 8014ae2:	429e      	cmp	r6, r3
 8014ae4:	f200 8105 	bhi.w	8014cf2 <_scanf_float+0x28e>
 8014ae8:	2001      	movs	r0, #1
 8014aea:	b007      	add	sp, #28
 8014aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014af0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8014af4:	2a0d      	cmp	r2, #13
 8014af6:	d8e8      	bhi.n	8014aca <_scanf_float+0x66>
 8014af8:	a101      	add	r1, pc, #4	@ (adr r1, 8014b00 <_scanf_float+0x9c>)
 8014afa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014afe:	bf00      	nop
 8014b00:	08014c49 	.word	0x08014c49
 8014b04:	08014acb 	.word	0x08014acb
 8014b08:	08014acb 	.word	0x08014acb
 8014b0c:	08014acb 	.word	0x08014acb
 8014b10:	08014ca5 	.word	0x08014ca5
 8014b14:	08014c7f 	.word	0x08014c7f
 8014b18:	08014acb 	.word	0x08014acb
 8014b1c:	08014acb 	.word	0x08014acb
 8014b20:	08014c57 	.word	0x08014c57
 8014b24:	08014acb 	.word	0x08014acb
 8014b28:	08014acb 	.word	0x08014acb
 8014b2c:	08014acb 	.word	0x08014acb
 8014b30:	08014acb 	.word	0x08014acb
 8014b34:	08014c13 	.word	0x08014c13
 8014b38:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8014b3c:	e7da      	b.n	8014af4 <_scanf_float+0x90>
 8014b3e:	290e      	cmp	r1, #14
 8014b40:	d8c3      	bhi.n	8014aca <_scanf_float+0x66>
 8014b42:	a001      	add	r0, pc, #4	@ (adr r0, 8014b48 <_scanf_float+0xe4>)
 8014b44:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8014b48:	08014c03 	.word	0x08014c03
 8014b4c:	08014acb 	.word	0x08014acb
 8014b50:	08014c03 	.word	0x08014c03
 8014b54:	08014c93 	.word	0x08014c93
 8014b58:	08014acb 	.word	0x08014acb
 8014b5c:	08014ba5 	.word	0x08014ba5
 8014b60:	08014be9 	.word	0x08014be9
 8014b64:	08014be9 	.word	0x08014be9
 8014b68:	08014be9 	.word	0x08014be9
 8014b6c:	08014be9 	.word	0x08014be9
 8014b70:	08014be9 	.word	0x08014be9
 8014b74:	08014be9 	.word	0x08014be9
 8014b78:	08014be9 	.word	0x08014be9
 8014b7c:	08014be9 	.word	0x08014be9
 8014b80:	08014be9 	.word	0x08014be9
 8014b84:	2b6e      	cmp	r3, #110	@ 0x6e
 8014b86:	d809      	bhi.n	8014b9c <_scanf_float+0x138>
 8014b88:	2b60      	cmp	r3, #96	@ 0x60
 8014b8a:	d8b1      	bhi.n	8014af0 <_scanf_float+0x8c>
 8014b8c:	2b54      	cmp	r3, #84	@ 0x54
 8014b8e:	d07b      	beq.n	8014c88 <_scanf_float+0x224>
 8014b90:	2b59      	cmp	r3, #89	@ 0x59
 8014b92:	d19a      	bne.n	8014aca <_scanf_float+0x66>
 8014b94:	2d07      	cmp	r5, #7
 8014b96:	d198      	bne.n	8014aca <_scanf_float+0x66>
 8014b98:	2508      	movs	r5, #8
 8014b9a:	e02f      	b.n	8014bfc <_scanf_float+0x198>
 8014b9c:	2b74      	cmp	r3, #116	@ 0x74
 8014b9e:	d073      	beq.n	8014c88 <_scanf_float+0x224>
 8014ba0:	2b79      	cmp	r3, #121	@ 0x79
 8014ba2:	e7f6      	b.n	8014b92 <_scanf_float+0x12e>
 8014ba4:	6821      	ldr	r1, [r4, #0]
 8014ba6:	05c8      	lsls	r0, r1, #23
 8014ba8:	d51e      	bpl.n	8014be8 <_scanf_float+0x184>
 8014baa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8014bae:	6021      	str	r1, [r4, #0]
 8014bb0:	3701      	adds	r7, #1
 8014bb2:	f1bb 0f00 	cmp.w	fp, #0
 8014bb6:	d003      	beq.n	8014bc0 <_scanf_float+0x15c>
 8014bb8:	3201      	adds	r2, #1
 8014bba:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014bbe:	60a2      	str	r2, [r4, #8]
 8014bc0:	68a3      	ldr	r3, [r4, #8]
 8014bc2:	3b01      	subs	r3, #1
 8014bc4:	60a3      	str	r3, [r4, #8]
 8014bc6:	6923      	ldr	r3, [r4, #16]
 8014bc8:	3301      	adds	r3, #1
 8014bca:	6123      	str	r3, [r4, #16]
 8014bcc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014bd0:	3b01      	subs	r3, #1
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	f8c9 3004 	str.w	r3, [r9, #4]
 8014bd8:	f340 8082 	ble.w	8014ce0 <_scanf_float+0x27c>
 8014bdc:	f8d9 3000 	ldr.w	r3, [r9]
 8014be0:	3301      	adds	r3, #1
 8014be2:	f8c9 3000 	str.w	r3, [r9]
 8014be6:	e762      	b.n	8014aae <_scanf_float+0x4a>
 8014be8:	eb1a 0105 	adds.w	r1, sl, r5
 8014bec:	f47f af6d 	bne.w	8014aca <_scanf_float+0x66>
 8014bf0:	6822      	ldr	r2, [r4, #0]
 8014bf2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8014bf6:	6022      	str	r2, [r4, #0]
 8014bf8:	460d      	mov	r5, r1
 8014bfa:	468a      	mov	sl, r1
 8014bfc:	f806 3b01 	strb.w	r3, [r6], #1
 8014c00:	e7de      	b.n	8014bc0 <_scanf_float+0x15c>
 8014c02:	6822      	ldr	r2, [r4, #0]
 8014c04:	0610      	lsls	r0, r2, #24
 8014c06:	f57f af60 	bpl.w	8014aca <_scanf_float+0x66>
 8014c0a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014c0e:	6022      	str	r2, [r4, #0]
 8014c10:	e7f4      	b.n	8014bfc <_scanf_float+0x198>
 8014c12:	f1ba 0f00 	cmp.w	sl, #0
 8014c16:	d10c      	bne.n	8014c32 <_scanf_float+0x1ce>
 8014c18:	b977      	cbnz	r7, 8014c38 <_scanf_float+0x1d4>
 8014c1a:	6822      	ldr	r2, [r4, #0]
 8014c1c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014c20:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014c24:	d108      	bne.n	8014c38 <_scanf_float+0x1d4>
 8014c26:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014c2a:	6022      	str	r2, [r4, #0]
 8014c2c:	f04f 0a01 	mov.w	sl, #1
 8014c30:	e7e4      	b.n	8014bfc <_scanf_float+0x198>
 8014c32:	f1ba 0f02 	cmp.w	sl, #2
 8014c36:	d050      	beq.n	8014cda <_scanf_float+0x276>
 8014c38:	2d01      	cmp	r5, #1
 8014c3a:	d002      	beq.n	8014c42 <_scanf_float+0x1de>
 8014c3c:	2d04      	cmp	r5, #4
 8014c3e:	f47f af44 	bne.w	8014aca <_scanf_float+0x66>
 8014c42:	3501      	adds	r5, #1
 8014c44:	b2ed      	uxtb	r5, r5
 8014c46:	e7d9      	b.n	8014bfc <_scanf_float+0x198>
 8014c48:	f1ba 0f01 	cmp.w	sl, #1
 8014c4c:	f47f af3d 	bne.w	8014aca <_scanf_float+0x66>
 8014c50:	f04f 0a02 	mov.w	sl, #2
 8014c54:	e7d2      	b.n	8014bfc <_scanf_float+0x198>
 8014c56:	b975      	cbnz	r5, 8014c76 <_scanf_float+0x212>
 8014c58:	2f00      	cmp	r7, #0
 8014c5a:	f47f af37 	bne.w	8014acc <_scanf_float+0x68>
 8014c5e:	6822      	ldr	r2, [r4, #0]
 8014c60:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014c64:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014c68:	f040 8103 	bne.w	8014e72 <_scanf_float+0x40e>
 8014c6c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014c70:	6022      	str	r2, [r4, #0]
 8014c72:	2501      	movs	r5, #1
 8014c74:	e7c2      	b.n	8014bfc <_scanf_float+0x198>
 8014c76:	2d03      	cmp	r5, #3
 8014c78:	d0e3      	beq.n	8014c42 <_scanf_float+0x1de>
 8014c7a:	2d05      	cmp	r5, #5
 8014c7c:	e7df      	b.n	8014c3e <_scanf_float+0x1da>
 8014c7e:	2d02      	cmp	r5, #2
 8014c80:	f47f af23 	bne.w	8014aca <_scanf_float+0x66>
 8014c84:	2503      	movs	r5, #3
 8014c86:	e7b9      	b.n	8014bfc <_scanf_float+0x198>
 8014c88:	2d06      	cmp	r5, #6
 8014c8a:	f47f af1e 	bne.w	8014aca <_scanf_float+0x66>
 8014c8e:	2507      	movs	r5, #7
 8014c90:	e7b4      	b.n	8014bfc <_scanf_float+0x198>
 8014c92:	6822      	ldr	r2, [r4, #0]
 8014c94:	0591      	lsls	r1, r2, #22
 8014c96:	f57f af18 	bpl.w	8014aca <_scanf_float+0x66>
 8014c9a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8014c9e:	6022      	str	r2, [r4, #0]
 8014ca0:	9702      	str	r7, [sp, #8]
 8014ca2:	e7ab      	b.n	8014bfc <_scanf_float+0x198>
 8014ca4:	6822      	ldr	r2, [r4, #0]
 8014ca6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8014caa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8014cae:	d005      	beq.n	8014cbc <_scanf_float+0x258>
 8014cb0:	0550      	lsls	r0, r2, #21
 8014cb2:	f57f af0a 	bpl.w	8014aca <_scanf_float+0x66>
 8014cb6:	2f00      	cmp	r7, #0
 8014cb8:	f000 80db 	beq.w	8014e72 <_scanf_float+0x40e>
 8014cbc:	0591      	lsls	r1, r2, #22
 8014cbe:	bf58      	it	pl
 8014cc0:	9902      	ldrpl	r1, [sp, #8]
 8014cc2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014cc6:	bf58      	it	pl
 8014cc8:	1a79      	subpl	r1, r7, r1
 8014cca:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8014cce:	bf58      	it	pl
 8014cd0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8014cd4:	6022      	str	r2, [r4, #0]
 8014cd6:	2700      	movs	r7, #0
 8014cd8:	e790      	b.n	8014bfc <_scanf_float+0x198>
 8014cda:	f04f 0a03 	mov.w	sl, #3
 8014cde:	e78d      	b.n	8014bfc <_scanf_float+0x198>
 8014ce0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014ce4:	4649      	mov	r1, r9
 8014ce6:	4640      	mov	r0, r8
 8014ce8:	4798      	blx	r3
 8014cea:	2800      	cmp	r0, #0
 8014cec:	f43f aedf 	beq.w	8014aae <_scanf_float+0x4a>
 8014cf0:	e6eb      	b.n	8014aca <_scanf_float+0x66>
 8014cf2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014cf6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014cfa:	464a      	mov	r2, r9
 8014cfc:	4640      	mov	r0, r8
 8014cfe:	4798      	blx	r3
 8014d00:	6923      	ldr	r3, [r4, #16]
 8014d02:	3b01      	subs	r3, #1
 8014d04:	6123      	str	r3, [r4, #16]
 8014d06:	e6eb      	b.n	8014ae0 <_scanf_float+0x7c>
 8014d08:	1e6b      	subs	r3, r5, #1
 8014d0a:	2b06      	cmp	r3, #6
 8014d0c:	d824      	bhi.n	8014d58 <_scanf_float+0x2f4>
 8014d0e:	2d02      	cmp	r5, #2
 8014d10:	d836      	bhi.n	8014d80 <_scanf_float+0x31c>
 8014d12:	9b01      	ldr	r3, [sp, #4]
 8014d14:	429e      	cmp	r6, r3
 8014d16:	f67f aee7 	bls.w	8014ae8 <_scanf_float+0x84>
 8014d1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014d1e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014d22:	464a      	mov	r2, r9
 8014d24:	4640      	mov	r0, r8
 8014d26:	4798      	blx	r3
 8014d28:	6923      	ldr	r3, [r4, #16]
 8014d2a:	3b01      	subs	r3, #1
 8014d2c:	6123      	str	r3, [r4, #16]
 8014d2e:	e7f0      	b.n	8014d12 <_scanf_float+0x2ae>
 8014d30:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014d34:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8014d38:	464a      	mov	r2, r9
 8014d3a:	4640      	mov	r0, r8
 8014d3c:	4798      	blx	r3
 8014d3e:	6923      	ldr	r3, [r4, #16]
 8014d40:	3b01      	subs	r3, #1
 8014d42:	6123      	str	r3, [r4, #16]
 8014d44:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014d48:	fa5f fa8a 	uxtb.w	sl, sl
 8014d4c:	f1ba 0f02 	cmp.w	sl, #2
 8014d50:	d1ee      	bne.n	8014d30 <_scanf_float+0x2cc>
 8014d52:	3d03      	subs	r5, #3
 8014d54:	b2ed      	uxtb	r5, r5
 8014d56:	1b76      	subs	r6, r6, r5
 8014d58:	6823      	ldr	r3, [r4, #0]
 8014d5a:	05da      	lsls	r2, r3, #23
 8014d5c:	d530      	bpl.n	8014dc0 <_scanf_float+0x35c>
 8014d5e:	055b      	lsls	r3, r3, #21
 8014d60:	d511      	bpl.n	8014d86 <_scanf_float+0x322>
 8014d62:	9b01      	ldr	r3, [sp, #4]
 8014d64:	429e      	cmp	r6, r3
 8014d66:	f67f aebf 	bls.w	8014ae8 <_scanf_float+0x84>
 8014d6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014d6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014d72:	464a      	mov	r2, r9
 8014d74:	4640      	mov	r0, r8
 8014d76:	4798      	blx	r3
 8014d78:	6923      	ldr	r3, [r4, #16]
 8014d7a:	3b01      	subs	r3, #1
 8014d7c:	6123      	str	r3, [r4, #16]
 8014d7e:	e7f0      	b.n	8014d62 <_scanf_float+0x2fe>
 8014d80:	46aa      	mov	sl, r5
 8014d82:	46b3      	mov	fp, r6
 8014d84:	e7de      	b.n	8014d44 <_scanf_float+0x2e0>
 8014d86:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8014d8a:	6923      	ldr	r3, [r4, #16]
 8014d8c:	2965      	cmp	r1, #101	@ 0x65
 8014d8e:	f103 33ff 	add.w	r3, r3, #4294967295
 8014d92:	f106 35ff 	add.w	r5, r6, #4294967295
 8014d96:	6123      	str	r3, [r4, #16]
 8014d98:	d00c      	beq.n	8014db4 <_scanf_float+0x350>
 8014d9a:	2945      	cmp	r1, #69	@ 0x45
 8014d9c:	d00a      	beq.n	8014db4 <_scanf_float+0x350>
 8014d9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014da2:	464a      	mov	r2, r9
 8014da4:	4640      	mov	r0, r8
 8014da6:	4798      	blx	r3
 8014da8:	6923      	ldr	r3, [r4, #16]
 8014daa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8014dae:	3b01      	subs	r3, #1
 8014db0:	1eb5      	subs	r5, r6, #2
 8014db2:	6123      	str	r3, [r4, #16]
 8014db4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014db8:	464a      	mov	r2, r9
 8014dba:	4640      	mov	r0, r8
 8014dbc:	4798      	blx	r3
 8014dbe:	462e      	mov	r6, r5
 8014dc0:	6822      	ldr	r2, [r4, #0]
 8014dc2:	f012 0210 	ands.w	r2, r2, #16
 8014dc6:	d001      	beq.n	8014dcc <_scanf_float+0x368>
 8014dc8:	2000      	movs	r0, #0
 8014dca:	e68e      	b.n	8014aea <_scanf_float+0x86>
 8014dcc:	7032      	strb	r2, [r6, #0]
 8014dce:	6823      	ldr	r3, [r4, #0]
 8014dd0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8014dd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014dd8:	d125      	bne.n	8014e26 <_scanf_float+0x3c2>
 8014dda:	9b02      	ldr	r3, [sp, #8]
 8014ddc:	429f      	cmp	r7, r3
 8014dde:	d00a      	beq.n	8014df6 <_scanf_float+0x392>
 8014de0:	1bda      	subs	r2, r3, r7
 8014de2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8014de6:	429e      	cmp	r6, r3
 8014de8:	bf28      	it	cs
 8014dea:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8014dee:	4922      	ldr	r1, [pc, #136]	@ (8014e78 <_scanf_float+0x414>)
 8014df0:	4630      	mov	r0, r6
 8014df2:	f000 f99b 	bl	801512c <siprintf>
 8014df6:	9901      	ldr	r1, [sp, #4]
 8014df8:	2200      	movs	r2, #0
 8014dfa:	4640      	mov	r0, r8
 8014dfc:	f002 fd88 	bl	8017910 <_strtod_r>
 8014e00:	9b03      	ldr	r3, [sp, #12]
 8014e02:	6821      	ldr	r1, [r4, #0]
 8014e04:	681b      	ldr	r3, [r3, #0]
 8014e06:	f011 0f02 	tst.w	r1, #2
 8014e0a:	ec57 6b10 	vmov	r6, r7, d0
 8014e0e:	f103 0204 	add.w	r2, r3, #4
 8014e12:	d015      	beq.n	8014e40 <_scanf_float+0x3dc>
 8014e14:	9903      	ldr	r1, [sp, #12]
 8014e16:	600a      	str	r2, [r1, #0]
 8014e18:	681b      	ldr	r3, [r3, #0]
 8014e1a:	e9c3 6700 	strd	r6, r7, [r3]
 8014e1e:	68e3      	ldr	r3, [r4, #12]
 8014e20:	3301      	adds	r3, #1
 8014e22:	60e3      	str	r3, [r4, #12]
 8014e24:	e7d0      	b.n	8014dc8 <_scanf_float+0x364>
 8014e26:	9b04      	ldr	r3, [sp, #16]
 8014e28:	2b00      	cmp	r3, #0
 8014e2a:	d0e4      	beq.n	8014df6 <_scanf_float+0x392>
 8014e2c:	9905      	ldr	r1, [sp, #20]
 8014e2e:	230a      	movs	r3, #10
 8014e30:	3101      	adds	r1, #1
 8014e32:	4640      	mov	r0, r8
 8014e34:	f002 fdec 	bl	8017a10 <_strtol_r>
 8014e38:	9b04      	ldr	r3, [sp, #16]
 8014e3a:	9e05      	ldr	r6, [sp, #20]
 8014e3c:	1ac2      	subs	r2, r0, r3
 8014e3e:	e7d0      	b.n	8014de2 <_scanf_float+0x37e>
 8014e40:	f011 0f04 	tst.w	r1, #4
 8014e44:	9903      	ldr	r1, [sp, #12]
 8014e46:	600a      	str	r2, [r1, #0]
 8014e48:	d1e6      	bne.n	8014e18 <_scanf_float+0x3b4>
 8014e4a:	681d      	ldr	r5, [r3, #0]
 8014e4c:	4632      	mov	r2, r6
 8014e4e:	463b      	mov	r3, r7
 8014e50:	4630      	mov	r0, r6
 8014e52:	4639      	mov	r1, r7
 8014e54:	f7eb fe92 	bl	8000b7c <__aeabi_dcmpun>
 8014e58:	b128      	cbz	r0, 8014e66 <_scanf_float+0x402>
 8014e5a:	4808      	ldr	r0, [pc, #32]	@ (8014e7c <_scanf_float+0x418>)
 8014e5c:	f000 fb4c 	bl	80154f8 <nanf>
 8014e60:	ed85 0a00 	vstr	s0, [r5]
 8014e64:	e7db      	b.n	8014e1e <_scanf_float+0x3ba>
 8014e66:	4630      	mov	r0, r6
 8014e68:	4639      	mov	r1, r7
 8014e6a:	f7eb fee5 	bl	8000c38 <__aeabi_d2f>
 8014e6e:	6028      	str	r0, [r5, #0]
 8014e70:	e7d5      	b.n	8014e1e <_scanf_float+0x3ba>
 8014e72:	2700      	movs	r7, #0
 8014e74:	e62e      	b.n	8014ad4 <_scanf_float+0x70>
 8014e76:	bf00      	nop
 8014e78:	0801b824 	.word	0x0801b824
 8014e7c:	0801b965 	.word	0x0801b965

08014e80 <std>:
 8014e80:	2300      	movs	r3, #0
 8014e82:	b510      	push	{r4, lr}
 8014e84:	4604      	mov	r4, r0
 8014e86:	e9c0 3300 	strd	r3, r3, [r0]
 8014e8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014e8e:	6083      	str	r3, [r0, #8]
 8014e90:	8181      	strh	r1, [r0, #12]
 8014e92:	6643      	str	r3, [r0, #100]	@ 0x64
 8014e94:	81c2      	strh	r2, [r0, #14]
 8014e96:	6183      	str	r3, [r0, #24]
 8014e98:	4619      	mov	r1, r3
 8014e9a:	2208      	movs	r2, #8
 8014e9c:	305c      	adds	r0, #92	@ 0x5c
 8014e9e:	f000 fa3f 	bl	8015320 <memset>
 8014ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8014ed8 <std+0x58>)
 8014ea4:	6263      	str	r3, [r4, #36]	@ 0x24
 8014ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8014edc <std+0x5c>)
 8014ea8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8014eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8014ee0 <std+0x60>)
 8014eac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014eae:	4b0d      	ldr	r3, [pc, #52]	@ (8014ee4 <std+0x64>)
 8014eb0:	6323      	str	r3, [r4, #48]	@ 0x30
 8014eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8014ee8 <std+0x68>)
 8014eb4:	6224      	str	r4, [r4, #32]
 8014eb6:	429c      	cmp	r4, r3
 8014eb8:	d006      	beq.n	8014ec8 <std+0x48>
 8014eba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014ebe:	4294      	cmp	r4, r2
 8014ec0:	d002      	beq.n	8014ec8 <std+0x48>
 8014ec2:	33d0      	adds	r3, #208	@ 0xd0
 8014ec4:	429c      	cmp	r4, r3
 8014ec6:	d105      	bne.n	8014ed4 <std+0x54>
 8014ec8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014ecc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014ed0:	f000 bb00 	b.w	80154d4 <__retarget_lock_init_recursive>
 8014ed4:	bd10      	pop	{r4, pc}
 8014ed6:	bf00      	nop
 8014ed8:	08015171 	.word	0x08015171
 8014edc:	08015193 	.word	0x08015193
 8014ee0:	080151cb 	.word	0x080151cb
 8014ee4:	080151ef 	.word	0x080151ef
 8014ee8:	20004798 	.word	0x20004798

08014eec <stdio_exit_handler>:
 8014eec:	4a02      	ldr	r2, [pc, #8]	@ (8014ef8 <stdio_exit_handler+0xc>)
 8014eee:	4903      	ldr	r1, [pc, #12]	@ (8014efc <stdio_exit_handler+0x10>)
 8014ef0:	4803      	ldr	r0, [pc, #12]	@ (8014f00 <stdio_exit_handler+0x14>)
 8014ef2:	f000 b869 	b.w	8014fc8 <_fwalk_sglue>
 8014ef6:	bf00      	nop
 8014ef8:	2000004c 	.word	0x2000004c
 8014efc:	08017dcd 	.word	0x08017dcd
 8014f00:	2000005c 	.word	0x2000005c

08014f04 <cleanup_stdio>:
 8014f04:	6841      	ldr	r1, [r0, #4]
 8014f06:	4b0c      	ldr	r3, [pc, #48]	@ (8014f38 <cleanup_stdio+0x34>)
 8014f08:	4299      	cmp	r1, r3
 8014f0a:	b510      	push	{r4, lr}
 8014f0c:	4604      	mov	r4, r0
 8014f0e:	d001      	beq.n	8014f14 <cleanup_stdio+0x10>
 8014f10:	f002 ff5c 	bl	8017dcc <_fflush_r>
 8014f14:	68a1      	ldr	r1, [r4, #8]
 8014f16:	4b09      	ldr	r3, [pc, #36]	@ (8014f3c <cleanup_stdio+0x38>)
 8014f18:	4299      	cmp	r1, r3
 8014f1a:	d002      	beq.n	8014f22 <cleanup_stdio+0x1e>
 8014f1c:	4620      	mov	r0, r4
 8014f1e:	f002 ff55 	bl	8017dcc <_fflush_r>
 8014f22:	68e1      	ldr	r1, [r4, #12]
 8014f24:	4b06      	ldr	r3, [pc, #24]	@ (8014f40 <cleanup_stdio+0x3c>)
 8014f26:	4299      	cmp	r1, r3
 8014f28:	d004      	beq.n	8014f34 <cleanup_stdio+0x30>
 8014f2a:	4620      	mov	r0, r4
 8014f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014f30:	f002 bf4c 	b.w	8017dcc <_fflush_r>
 8014f34:	bd10      	pop	{r4, pc}
 8014f36:	bf00      	nop
 8014f38:	20004798 	.word	0x20004798
 8014f3c:	20004800 	.word	0x20004800
 8014f40:	20004868 	.word	0x20004868

08014f44 <global_stdio_init.part.0>:
 8014f44:	b510      	push	{r4, lr}
 8014f46:	4b0b      	ldr	r3, [pc, #44]	@ (8014f74 <global_stdio_init.part.0+0x30>)
 8014f48:	4c0b      	ldr	r4, [pc, #44]	@ (8014f78 <global_stdio_init.part.0+0x34>)
 8014f4a:	4a0c      	ldr	r2, [pc, #48]	@ (8014f7c <global_stdio_init.part.0+0x38>)
 8014f4c:	601a      	str	r2, [r3, #0]
 8014f4e:	4620      	mov	r0, r4
 8014f50:	2200      	movs	r2, #0
 8014f52:	2104      	movs	r1, #4
 8014f54:	f7ff ff94 	bl	8014e80 <std>
 8014f58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014f5c:	2201      	movs	r2, #1
 8014f5e:	2109      	movs	r1, #9
 8014f60:	f7ff ff8e 	bl	8014e80 <std>
 8014f64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014f68:	2202      	movs	r2, #2
 8014f6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014f6e:	2112      	movs	r1, #18
 8014f70:	f7ff bf86 	b.w	8014e80 <std>
 8014f74:	200048d0 	.word	0x200048d0
 8014f78:	20004798 	.word	0x20004798
 8014f7c:	08014eed 	.word	0x08014eed

08014f80 <__sfp_lock_acquire>:
 8014f80:	4801      	ldr	r0, [pc, #4]	@ (8014f88 <__sfp_lock_acquire+0x8>)
 8014f82:	f000 baa8 	b.w	80154d6 <__retarget_lock_acquire_recursive>
 8014f86:	bf00      	nop
 8014f88:	200048d9 	.word	0x200048d9

08014f8c <__sfp_lock_release>:
 8014f8c:	4801      	ldr	r0, [pc, #4]	@ (8014f94 <__sfp_lock_release+0x8>)
 8014f8e:	f000 baa3 	b.w	80154d8 <__retarget_lock_release_recursive>
 8014f92:	bf00      	nop
 8014f94:	200048d9 	.word	0x200048d9

08014f98 <__sinit>:
 8014f98:	b510      	push	{r4, lr}
 8014f9a:	4604      	mov	r4, r0
 8014f9c:	f7ff fff0 	bl	8014f80 <__sfp_lock_acquire>
 8014fa0:	6a23      	ldr	r3, [r4, #32]
 8014fa2:	b11b      	cbz	r3, 8014fac <__sinit+0x14>
 8014fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014fa8:	f7ff bff0 	b.w	8014f8c <__sfp_lock_release>
 8014fac:	4b04      	ldr	r3, [pc, #16]	@ (8014fc0 <__sinit+0x28>)
 8014fae:	6223      	str	r3, [r4, #32]
 8014fb0:	4b04      	ldr	r3, [pc, #16]	@ (8014fc4 <__sinit+0x2c>)
 8014fb2:	681b      	ldr	r3, [r3, #0]
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	d1f5      	bne.n	8014fa4 <__sinit+0xc>
 8014fb8:	f7ff ffc4 	bl	8014f44 <global_stdio_init.part.0>
 8014fbc:	e7f2      	b.n	8014fa4 <__sinit+0xc>
 8014fbe:	bf00      	nop
 8014fc0:	08014f05 	.word	0x08014f05
 8014fc4:	200048d0 	.word	0x200048d0

08014fc8 <_fwalk_sglue>:
 8014fc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014fcc:	4607      	mov	r7, r0
 8014fce:	4688      	mov	r8, r1
 8014fd0:	4614      	mov	r4, r2
 8014fd2:	2600      	movs	r6, #0
 8014fd4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014fd8:	f1b9 0901 	subs.w	r9, r9, #1
 8014fdc:	d505      	bpl.n	8014fea <_fwalk_sglue+0x22>
 8014fde:	6824      	ldr	r4, [r4, #0]
 8014fe0:	2c00      	cmp	r4, #0
 8014fe2:	d1f7      	bne.n	8014fd4 <_fwalk_sglue+0xc>
 8014fe4:	4630      	mov	r0, r6
 8014fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014fea:	89ab      	ldrh	r3, [r5, #12]
 8014fec:	2b01      	cmp	r3, #1
 8014fee:	d907      	bls.n	8015000 <_fwalk_sglue+0x38>
 8014ff0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014ff4:	3301      	adds	r3, #1
 8014ff6:	d003      	beq.n	8015000 <_fwalk_sglue+0x38>
 8014ff8:	4629      	mov	r1, r5
 8014ffa:	4638      	mov	r0, r7
 8014ffc:	47c0      	blx	r8
 8014ffe:	4306      	orrs	r6, r0
 8015000:	3568      	adds	r5, #104	@ 0x68
 8015002:	e7e9      	b.n	8014fd8 <_fwalk_sglue+0x10>

08015004 <_puts_r>:
 8015004:	6a03      	ldr	r3, [r0, #32]
 8015006:	b570      	push	{r4, r5, r6, lr}
 8015008:	6884      	ldr	r4, [r0, #8]
 801500a:	4605      	mov	r5, r0
 801500c:	460e      	mov	r6, r1
 801500e:	b90b      	cbnz	r3, 8015014 <_puts_r+0x10>
 8015010:	f7ff ffc2 	bl	8014f98 <__sinit>
 8015014:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015016:	07db      	lsls	r3, r3, #31
 8015018:	d405      	bmi.n	8015026 <_puts_r+0x22>
 801501a:	89a3      	ldrh	r3, [r4, #12]
 801501c:	0598      	lsls	r0, r3, #22
 801501e:	d402      	bmi.n	8015026 <_puts_r+0x22>
 8015020:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015022:	f000 fa58 	bl	80154d6 <__retarget_lock_acquire_recursive>
 8015026:	89a3      	ldrh	r3, [r4, #12]
 8015028:	0719      	lsls	r1, r3, #28
 801502a:	d502      	bpl.n	8015032 <_puts_r+0x2e>
 801502c:	6923      	ldr	r3, [r4, #16]
 801502e:	2b00      	cmp	r3, #0
 8015030:	d135      	bne.n	801509e <_puts_r+0x9a>
 8015032:	4621      	mov	r1, r4
 8015034:	4628      	mov	r0, r5
 8015036:	f000 f91d 	bl	8015274 <__swsetup_r>
 801503a:	b380      	cbz	r0, 801509e <_puts_r+0x9a>
 801503c:	f04f 35ff 	mov.w	r5, #4294967295
 8015040:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015042:	07da      	lsls	r2, r3, #31
 8015044:	d405      	bmi.n	8015052 <_puts_r+0x4e>
 8015046:	89a3      	ldrh	r3, [r4, #12]
 8015048:	059b      	lsls	r3, r3, #22
 801504a:	d402      	bmi.n	8015052 <_puts_r+0x4e>
 801504c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801504e:	f000 fa43 	bl	80154d8 <__retarget_lock_release_recursive>
 8015052:	4628      	mov	r0, r5
 8015054:	bd70      	pop	{r4, r5, r6, pc}
 8015056:	2b00      	cmp	r3, #0
 8015058:	da04      	bge.n	8015064 <_puts_r+0x60>
 801505a:	69a2      	ldr	r2, [r4, #24]
 801505c:	429a      	cmp	r2, r3
 801505e:	dc17      	bgt.n	8015090 <_puts_r+0x8c>
 8015060:	290a      	cmp	r1, #10
 8015062:	d015      	beq.n	8015090 <_puts_r+0x8c>
 8015064:	6823      	ldr	r3, [r4, #0]
 8015066:	1c5a      	adds	r2, r3, #1
 8015068:	6022      	str	r2, [r4, #0]
 801506a:	7019      	strb	r1, [r3, #0]
 801506c:	68a3      	ldr	r3, [r4, #8]
 801506e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8015072:	3b01      	subs	r3, #1
 8015074:	60a3      	str	r3, [r4, #8]
 8015076:	2900      	cmp	r1, #0
 8015078:	d1ed      	bne.n	8015056 <_puts_r+0x52>
 801507a:	2b00      	cmp	r3, #0
 801507c:	da11      	bge.n	80150a2 <_puts_r+0x9e>
 801507e:	4622      	mov	r2, r4
 8015080:	210a      	movs	r1, #10
 8015082:	4628      	mov	r0, r5
 8015084:	f000 f8b7 	bl	80151f6 <__swbuf_r>
 8015088:	3001      	adds	r0, #1
 801508a:	d0d7      	beq.n	801503c <_puts_r+0x38>
 801508c:	250a      	movs	r5, #10
 801508e:	e7d7      	b.n	8015040 <_puts_r+0x3c>
 8015090:	4622      	mov	r2, r4
 8015092:	4628      	mov	r0, r5
 8015094:	f000 f8af 	bl	80151f6 <__swbuf_r>
 8015098:	3001      	adds	r0, #1
 801509a:	d1e7      	bne.n	801506c <_puts_r+0x68>
 801509c:	e7ce      	b.n	801503c <_puts_r+0x38>
 801509e:	3e01      	subs	r6, #1
 80150a0:	e7e4      	b.n	801506c <_puts_r+0x68>
 80150a2:	6823      	ldr	r3, [r4, #0]
 80150a4:	1c5a      	adds	r2, r3, #1
 80150a6:	6022      	str	r2, [r4, #0]
 80150a8:	220a      	movs	r2, #10
 80150aa:	701a      	strb	r2, [r3, #0]
 80150ac:	e7ee      	b.n	801508c <_puts_r+0x88>
	...

080150b0 <puts>:
 80150b0:	4b02      	ldr	r3, [pc, #8]	@ (80150bc <puts+0xc>)
 80150b2:	4601      	mov	r1, r0
 80150b4:	6818      	ldr	r0, [r3, #0]
 80150b6:	f7ff bfa5 	b.w	8015004 <_puts_r>
 80150ba:	bf00      	nop
 80150bc:	20000058 	.word	0x20000058

080150c0 <sniprintf>:
 80150c0:	b40c      	push	{r2, r3}
 80150c2:	b530      	push	{r4, r5, lr}
 80150c4:	4b18      	ldr	r3, [pc, #96]	@ (8015128 <sniprintf+0x68>)
 80150c6:	1e0c      	subs	r4, r1, #0
 80150c8:	681d      	ldr	r5, [r3, #0]
 80150ca:	b09d      	sub	sp, #116	@ 0x74
 80150cc:	da08      	bge.n	80150e0 <sniprintf+0x20>
 80150ce:	238b      	movs	r3, #139	@ 0x8b
 80150d0:	602b      	str	r3, [r5, #0]
 80150d2:	f04f 30ff 	mov.w	r0, #4294967295
 80150d6:	b01d      	add	sp, #116	@ 0x74
 80150d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80150dc:	b002      	add	sp, #8
 80150de:	4770      	bx	lr
 80150e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80150e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80150e8:	f04f 0300 	mov.w	r3, #0
 80150ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 80150ee:	bf14      	ite	ne
 80150f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80150f4:	4623      	moveq	r3, r4
 80150f6:	9304      	str	r3, [sp, #16]
 80150f8:	9307      	str	r3, [sp, #28]
 80150fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80150fe:	9002      	str	r0, [sp, #8]
 8015100:	9006      	str	r0, [sp, #24]
 8015102:	f8ad 3016 	strh.w	r3, [sp, #22]
 8015106:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8015108:	ab21      	add	r3, sp, #132	@ 0x84
 801510a:	a902      	add	r1, sp, #8
 801510c:	4628      	mov	r0, r5
 801510e:	9301      	str	r3, [sp, #4]
 8015110:	f002 fcdc 	bl	8017acc <_svfiprintf_r>
 8015114:	1c43      	adds	r3, r0, #1
 8015116:	bfbc      	itt	lt
 8015118:	238b      	movlt	r3, #139	@ 0x8b
 801511a:	602b      	strlt	r3, [r5, #0]
 801511c:	2c00      	cmp	r4, #0
 801511e:	d0da      	beq.n	80150d6 <sniprintf+0x16>
 8015120:	9b02      	ldr	r3, [sp, #8]
 8015122:	2200      	movs	r2, #0
 8015124:	701a      	strb	r2, [r3, #0]
 8015126:	e7d6      	b.n	80150d6 <sniprintf+0x16>
 8015128:	20000058 	.word	0x20000058

0801512c <siprintf>:
 801512c:	b40e      	push	{r1, r2, r3}
 801512e:	b510      	push	{r4, lr}
 8015130:	b09d      	sub	sp, #116	@ 0x74
 8015132:	ab1f      	add	r3, sp, #124	@ 0x7c
 8015134:	9002      	str	r0, [sp, #8]
 8015136:	9006      	str	r0, [sp, #24]
 8015138:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801513c:	480a      	ldr	r0, [pc, #40]	@ (8015168 <siprintf+0x3c>)
 801513e:	9107      	str	r1, [sp, #28]
 8015140:	9104      	str	r1, [sp, #16]
 8015142:	490a      	ldr	r1, [pc, #40]	@ (801516c <siprintf+0x40>)
 8015144:	f853 2b04 	ldr.w	r2, [r3], #4
 8015148:	9105      	str	r1, [sp, #20]
 801514a:	2400      	movs	r4, #0
 801514c:	a902      	add	r1, sp, #8
 801514e:	6800      	ldr	r0, [r0, #0]
 8015150:	9301      	str	r3, [sp, #4]
 8015152:	941b      	str	r4, [sp, #108]	@ 0x6c
 8015154:	f002 fcba 	bl	8017acc <_svfiprintf_r>
 8015158:	9b02      	ldr	r3, [sp, #8]
 801515a:	701c      	strb	r4, [r3, #0]
 801515c:	b01d      	add	sp, #116	@ 0x74
 801515e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015162:	b003      	add	sp, #12
 8015164:	4770      	bx	lr
 8015166:	bf00      	nop
 8015168:	20000058 	.word	0x20000058
 801516c:	ffff0208 	.word	0xffff0208

08015170 <__sread>:
 8015170:	b510      	push	{r4, lr}
 8015172:	460c      	mov	r4, r1
 8015174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015178:	f000 f95e 	bl	8015438 <_read_r>
 801517c:	2800      	cmp	r0, #0
 801517e:	bfab      	itete	ge
 8015180:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8015182:	89a3      	ldrhlt	r3, [r4, #12]
 8015184:	181b      	addge	r3, r3, r0
 8015186:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801518a:	bfac      	ite	ge
 801518c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801518e:	81a3      	strhlt	r3, [r4, #12]
 8015190:	bd10      	pop	{r4, pc}

08015192 <__swrite>:
 8015192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015196:	461f      	mov	r7, r3
 8015198:	898b      	ldrh	r3, [r1, #12]
 801519a:	05db      	lsls	r3, r3, #23
 801519c:	4605      	mov	r5, r0
 801519e:	460c      	mov	r4, r1
 80151a0:	4616      	mov	r6, r2
 80151a2:	d505      	bpl.n	80151b0 <__swrite+0x1e>
 80151a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80151a8:	2302      	movs	r3, #2
 80151aa:	2200      	movs	r2, #0
 80151ac:	f000 f932 	bl	8015414 <_lseek_r>
 80151b0:	89a3      	ldrh	r3, [r4, #12]
 80151b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80151b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80151ba:	81a3      	strh	r3, [r4, #12]
 80151bc:	4632      	mov	r2, r6
 80151be:	463b      	mov	r3, r7
 80151c0:	4628      	mov	r0, r5
 80151c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80151c6:	f000 b949 	b.w	801545c <_write_r>

080151ca <__sseek>:
 80151ca:	b510      	push	{r4, lr}
 80151cc:	460c      	mov	r4, r1
 80151ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80151d2:	f000 f91f 	bl	8015414 <_lseek_r>
 80151d6:	1c43      	adds	r3, r0, #1
 80151d8:	89a3      	ldrh	r3, [r4, #12]
 80151da:	bf15      	itete	ne
 80151dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80151de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80151e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80151e6:	81a3      	strheq	r3, [r4, #12]
 80151e8:	bf18      	it	ne
 80151ea:	81a3      	strhne	r3, [r4, #12]
 80151ec:	bd10      	pop	{r4, pc}

080151ee <__sclose>:
 80151ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80151f2:	f000 b8a1 	b.w	8015338 <_close_r>

080151f6 <__swbuf_r>:
 80151f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80151f8:	460e      	mov	r6, r1
 80151fa:	4614      	mov	r4, r2
 80151fc:	4605      	mov	r5, r0
 80151fe:	b118      	cbz	r0, 8015208 <__swbuf_r+0x12>
 8015200:	6a03      	ldr	r3, [r0, #32]
 8015202:	b90b      	cbnz	r3, 8015208 <__swbuf_r+0x12>
 8015204:	f7ff fec8 	bl	8014f98 <__sinit>
 8015208:	69a3      	ldr	r3, [r4, #24]
 801520a:	60a3      	str	r3, [r4, #8]
 801520c:	89a3      	ldrh	r3, [r4, #12]
 801520e:	071a      	lsls	r2, r3, #28
 8015210:	d501      	bpl.n	8015216 <__swbuf_r+0x20>
 8015212:	6923      	ldr	r3, [r4, #16]
 8015214:	b943      	cbnz	r3, 8015228 <__swbuf_r+0x32>
 8015216:	4621      	mov	r1, r4
 8015218:	4628      	mov	r0, r5
 801521a:	f000 f82b 	bl	8015274 <__swsetup_r>
 801521e:	b118      	cbz	r0, 8015228 <__swbuf_r+0x32>
 8015220:	f04f 37ff 	mov.w	r7, #4294967295
 8015224:	4638      	mov	r0, r7
 8015226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015228:	6823      	ldr	r3, [r4, #0]
 801522a:	6922      	ldr	r2, [r4, #16]
 801522c:	1a98      	subs	r0, r3, r2
 801522e:	6963      	ldr	r3, [r4, #20]
 8015230:	b2f6      	uxtb	r6, r6
 8015232:	4283      	cmp	r3, r0
 8015234:	4637      	mov	r7, r6
 8015236:	dc05      	bgt.n	8015244 <__swbuf_r+0x4e>
 8015238:	4621      	mov	r1, r4
 801523a:	4628      	mov	r0, r5
 801523c:	f002 fdc6 	bl	8017dcc <_fflush_r>
 8015240:	2800      	cmp	r0, #0
 8015242:	d1ed      	bne.n	8015220 <__swbuf_r+0x2a>
 8015244:	68a3      	ldr	r3, [r4, #8]
 8015246:	3b01      	subs	r3, #1
 8015248:	60a3      	str	r3, [r4, #8]
 801524a:	6823      	ldr	r3, [r4, #0]
 801524c:	1c5a      	adds	r2, r3, #1
 801524e:	6022      	str	r2, [r4, #0]
 8015250:	701e      	strb	r6, [r3, #0]
 8015252:	6962      	ldr	r2, [r4, #20]
 8015254:	1c43      	adds	r3, r0, #1
 8015256:	429a      	cmp	r2, r3
 8015258:	d004      	beq.n	8015264 <__swbuf_r+0x6e>
 801525a:	89a3      	ldrh	r3, [r4, #12]
 801525c:	07db      	lsls	r3, r3, #31
 801525e:	d5e1      	bpl.n	8015224 <__swbuf_r+0x2e>
 8015260:	2e0a      	cmp	r6, #10
 8015262:	d1df      	bne.n	8015224 <__swbuf_r+0x2e>
 8015264:	4621      	mov	r1, r4
 8015266:	4628      	mov	r0, r5
 8015268:	f002 fdb0 	bl	8017dcc <_fflush_r>
 801526c:	2800      	cmp	r0, #0
 801526e:	d0d9      	beq.n	8015224 <__swbuf_r+0x2e>
 8015270:	e7d6      	b.n	8015220 <__swbuf_r+0x2a>
	...

08015274 <__swsetup_r>:
 8015274:	b538      	push	{r3, r4, r5, lr}
 8015276:	4b29      	ldr	r3, [pc, #164]	@ (801531c <__swsetup_r+0xa8>)
 8015278:	4605      	mov	r5, r0
 801527a:	6818      	ldr	r0, [r3, #0]
 801527c:	460c      	mov	r4, r1
 801527e:	b118      	cbz	r0, 8015288 <__swsetup_r+0x14>
 8015280:	6a03      	ldr	r3, [r0, #32]
 8015282:	b90b      	cbnz	r3, 8015288 <__swsetup_r+0x14>
 8015284:	f7ff fe88 	bl	8014f98 <__sinit>
 8015288:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801528c:	0719      	lsls	r1, r3, #28
 801528e:	d422      	bmi.n	80152d6 <__swsetup_r+0x62>
 8015290:	06da      	lsls	r2, r3, #27
 8015292:	d407      	bmi.n	80152a4 <__swsetup_r+0x30>
 8015294:	2209      	movs	r2, #9
 8015296:	602a      	str	r2, [r5, #0]
 8015298:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801529c:	81a3      	strh	r3, [r4, #12]
 801529e:	f04f 30ff 	mov.w	r0, #4294967295
 80152a2:	e033      	b.n	801530c <__swsetup_r+0x98>
 80152a4:	0758      	lsls	r0, r3, #29
 80152a6:	d512      	bpl.n	80152ce <__swsetup_r+0x5a>
 80152a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80152aa:	b141      	cbz	r1, 80152be <__swsetup_r+0x4a>
 80152ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80152b0:	4299      	cmp	r1, r3
 80152b2:	d002      	beq.n	80152ba <__swsetup_r+0x46>
 80152b4:	4628      	mov	r0, r5
 80152b6:	f000 ff7f 	bl	80161b8 <_free_r>
 80152ba:	2300      	movs	r3, #0
 80152bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80152be:	89a3      	ldrh	r3, [r4, #12]
 80152c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80152c4:	81a3      	strh	r3, [r4, #12]
 80152c6:	2300      	movs	r3, #0
 80152c8:	6063      	str	r3, [r4, #4]
 80152ca:	6923      	ldr	r3, [r4, #16]
 80152cc:	6023      	str	r3, [r4, #0]
 80152ce:	89a3      	ldrh	r3, [r4, #12]
 80152d0:	f043 0308 	orr.w	r3, r3, #8
 80152d4:	81a3      	strh	r3, [r4, #12]
 80152d6:	6923      	ldr	r3, [r4, #16]
 80152d8:	b94b      	cbnz	r3, 80152ee <__swsetup_r+0x7a>
 80152da:	89a3      	ldrh	r3, [r4, #12]
 80152dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80152e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80152e4:	d003      	beq.n	80152ee <__swsetup_r+0x7a>
 80152e6:	4621      	mov	r1, r4
 80152e8:	4628      	mov	r0, r5
 80152ea:	f002 fdbd 	bl	8017e68 <__smakebuf_r>
 80152ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80152f2:	f013 0201 	ands.w	r2, r3, #1
 80152f6:	d00a      	beq.n	801530e <__swsetup_r+0x9a>
 80152f8:	2200      	movs	r2, #0
 80152fa:	60a2      	str	r2, [r4, #8]
 80152fc:	6962      	ldr	r2, [r4, #20]
 80152fe:	4252      	negs	r2, r2
 8015300:	61a2      	str	r2, [r4, #24]
 8015302:	6922      	ldr	r2, [r4, #16]
 8015304:	b942      	cbnz	r2, 8015318 <__swsetup_r+0xa4>
 8015306:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801530a:	d1c5      	bne.n	8015298 <__swsetup_r+0x24>
 801530c:	bd38      	pop	{r3, r4, r5, pc}
 801530e:	0799      	lsls	r1, r3, #30
 8015310:	bf58      	it	pl
 8015312:	6962      	ldrpl	r2, [r4, #20]
 8015314:	60a2      	str	r2, [r4, #8]
 8015316:	e7f4      	b.n	8015302 <__swsetup_r+0x8e>
 8015318:	2000      	movs	r0, #0
 801531a:	e7f7      	b.n	801530c <__swsetup_r+0x98>
 801531c:	20000058 	.word	0x20000058

08015320 <memset>:
 8015320:	4402      	add	r2, r0
 8015322:	4603      	mov	r3, r0
 8015324:	4293      	cmp	r3, r2
 8015326:	d100      	bne.n	801532a <memset+0xa>
 8015328:	4770      	bx	lr
 801532a:	f803 1b01 	strb.w	r1, [r3], #1
 801532e:	e7f9      	b.n	8015324 <memset+0x4>

08015330 <_localeconv_r>:
 8015330:	4800      	ldr	r0, [pc, #0]	@ (8015334 <_localeconv_r+0x4>)
 8015332:	4770      	bx	lr
 8015334:	20000198 	.word	0x20000198

08015338 <_close_r>:
 8015338:	b538      	push	{r3, r4, r5, lr}
 801533a:	4d06      	ldr	r5, [pc, #24]	@ (8015354 <_close_r+0x1c>)
 801533c:	2300      	movs	r3, #0
 801533e:	4604      	mov	r4, r0
 8015340:	4608      	mov	r0, r1
 8015342:	602b      	str	r3, [r5, #0]
 8015344:	f7ee fe58 	bl	8003ff8 <_close>
 8015348:	1c43      	adds	r3, r0, #1
 801534a:	d102      	bne.n	8015352 <_close_r+0x1a>
 801534c:	682b      	ldr	r3, [r5, #0]
 801534e:	b103      	cbz	r3, 8015352 <_close_r+0x1a>
 8015350:	6023      	str	r3, [r4, #0]
 8015352:	bd38      	pop	{r3, r4, r5, pc}
 8015354:	200048d4 	.word	0x200048d4

08015358 <_reclaim_reent>:
 8015358:	4b2d      	ldr	r3, [pc, #180]	@ (8015410 <_reclaim_reent+0xb8>)
 801535a:	681b      	ldr	r3, [r3, #0]
 801535c:	4283      	cmp	r3, r0
 801535e:	b570      	push	{r4, r5, r6, lr}
 8015360:	4604      	mov	r4, r0
 8015362:	d053      	beq.n	801540c <_reclaim_reent+0xb4>
 8015364:	69c3      	ldr	r3, [r0, #28]
 8015366:	b31b      	cbz	r3, 80153b0 <_reclaim_reent+0x58>
 8015368:	68db      	ldr	r3, [r3, #12]
 801536a:	b163      	cbz	r3, 8015386 <_reclaim_reent+0x2e>
 801536c:	2500      	movs	r5, #0
 801536e:	69e3      	ldr	r3, [r4, #28]
 8015370:	68db      	ldr	r3, [r3, #12]
 8015372:	5959      	ldr	r1, [r3, r5]
 8015374:	b9b1      	cbnz	r1, 80153a4 <_reclaim_reent+0x4c>
 8015376:	3504      	adds	r5, #4
 8015378:	2d80      	cmp	r5, #128	@ 0x80
 801537a:	d1f8      	bne.n	801536e <_reclaim_reent+0x16>
 801537c:	69e3      	ldr	r3, [r4, #28]
 801537e:	4620      	mov	r0, r4
 8015380:	68d9      	ldr	r1, [r3, #12]
 8015382:	f000 ff19 	bl	80161b8 <_free_r>
 8015386:	69e3      	ldr	r3, [r4, #28]
 8015388:	6819      	ldr	r1, [r3, #0]
 801538a:	b111      	cbz	r1, 8015392 <_reclaim_reent+0x3a>
 801538c:	4620      	mov	r0, r4
 801538e:	f000 ff13 	bl	80161b8 <_free_r>
 8015392:	69e3      	ldr	r3, [r4, #28]
 8015394:	689d      	ldr	r5, [r3, #8]
 8015396:	b15d      	cbz	r5, 80153b0 <_reclaim_reent+0x58>
 8015398:	4629      	mov	r1, r5
 801539a:	4620      	mov	r0, r4
 801539c:	682d      	ldr	r5, [r5, #0]
 801539e:	f000 ff0b 	bl	80161b8 <_free_r>
 80153a2:	e7f8      	b.n	8015396 <_reclaim_reent+0x3e>
 80153a4:	680e      	ldr	r6, [r1, #0]
 80153a6:	4620      	mov	r0, r4
 80153a8:	f000 ff06 	bl	80161b8 <_free_r>
 80153ac:	4631      	mov	r1, r6
 80153ae:	e7e1      	b.n	8015374 <_reclaim_reent+0x1c>
 80153b0:	6961      	ldr	r1, [r4, #20]
 80153b2:	b111      	cbz	r1, 80153ba <_reclaim_reent+0x62>
 80153b4:	4620      	mov	r0, r4
 80153b6:	f000 feff 	bl	80161b8 <_free_r>
 80153ba:	69e1      	ldr	r1, [r4, #28]
 80153bc:	b111      	cbz	r1, 80153c4 <_reclaim_reent+0x6c>
 80153be:	4620      	mov	r0, r4
 80153c0:	f000 fefa 	bl	80161b8 <_free_r>
 80153c4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80153c6:	b111      	cbz	r1, 80153ce <_reclaim_reent+0x76>
 80153c8:	4620      	mov	r0, r4
 80153ca:	f000 fef5 	bl	80161b8 <_free_r>
 80153ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80153d0:	b111      	cbz	r1, 80153d8 <_reclaim_reent+0x80>
 80153d2:	4620      	mov	r0, r4
 80153d4:	f000 fef0 	bl	80161b8 <_free_r>
 80153d8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80153da:	b111      	cbz	r1, 80153e2 <_reclaim_reent+0x8a>
 80153dc:	4620      	mov	r0, r4
 80153de:	f000 feeb 	bl	80161b8 <_free_r>
 80153e2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80153e4:	b111      	cbz	r1, 80153ec <_reclaim_reent+0x94>
 80153e6:	4620      	mov	r0, r4
 80153e8:	f000 fee6 	bl	80161b8 <_free_r>
 80153ec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80153ee:	b111      	cbz	r1, 80153f6 <_reclaim_reent+0x9e>
 80153f0:	4620      	mov	r0, r4
 80153f2:	f000 fee1 	bl	80161b8 <_free_r>
 80153f6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80153f8:	b111      	cbz	r1, 8015400 <_reclaim_reent+0xa8>
 80153fa:	4620      	mov	r0, r4
 80153fc:	f000 fedc 	bl	80161b8 <_free_r>
 8015400:	6a23      	ldr	r3, [r4, #32]
 8015402:	b11b      	cbz	r3, 801540c <_reclaim_reent+0xb4>
 8015404:	4620      	mov	r0, r4
 8015406:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801540a:	4718      	bx	r3
 801540c:	bd70      	pop	{r4, r5, r6, pc}
 801540e:	bf00      	nop
 8015410:	20000058 	.word	0x20000058

08015414 <_lseek_r>:
 8015414:	b538      	push	{r3, r4, r5, lr}
 8015416:	4d07      	ldr	r5, [pc, #28]	@ (8015434 <_lseek_r+0x20>)
 8015418:	4604      	mov	r4, r0
 801541a:	4608      	mov	r0, r1
 801541c:	4611      	mov	r1, r2
 801541e:	2200      	movs	r2, #0
 8015420:	602a      	str	r2, [r5, #0]
 8015422:	461a      	mov	r2, r3
 8015424:	f7ee fe0f 	bl	8004046 <_lseek>
 8015428:	1c43      	adds	r3, r0, #1
 801542a:	d102      	bne.n	8015432 <_lseek_r+0x1e>
 801542c:	682b      	ldr	r3, [r5, #0]
 801542e:	b103      	cbz	r3, 8015432 <_lseek_r+0x1e>
 8015430:	6023      	str	r3, [r4, #0]
 8015432:	bd38      	pop	{r3, r4, r5, pc}
 8015434:	200048d4 	.word	0x200048d4

08015438 <_read_r>:
 8015438:	b538      	push	{r3, r4, r5, lr}
 801543a:	4d07      	ldr	r5, [pc, #28]	@ (8015458 <_read_r+0x20>)
 801543c:	4604      	mov	r4, r0
 801543e:	4608      	mov	r0, r1
 8015440:	4611      	mov	r1, r2
 8015442:	2200      	movs	r2, #0
 8015444:	602a      	str	r2, [r5, #0]
 8015446:	461a      	mov	r2, r3
 8015448:	f7ee fd9d 	bl	8003f86 <_read>
 801544c:	1c43      	adds	r3, r0, #1
 801544e:	d102      	bne.n	8015456 <_read_r+0x1e>
 8015450:	682b      	ldr	r3, [r5, #0]
 8015452:	b103      	cbz	r3, 8015456 <_read_r+0x1e>
 8015454:	6023      	str	r3, [r4, #0]
 8015456:	bd38      	pop	{r3, r4, r5, pc}
 8015458:	200048d4 	.word	0x200048d4

0801545c <_write_r>:
 801545c:	b538      	push	{r3, r4, r5, lr}
 801545e:	4d07      	ldr	r5, [pc, #28]	@ (801547c <_write_r+0x20>)
 8015460:	4604      	mov	r4, r0
 8015462:	4608      	mov	r0, r1
 8015464:	4611      	mov	r1, r2
 8015466:	2200      	movs	r2, #0
 8015468:	602a      	str	r2, [r5, #0]
 801546a:	461a      	mov	r2, r3
 801546c:	f7ee fda8 	bl	8003fc0 <_write>
 8015470:	1c43      	adds	r3, r0, #1
 8015472:	d102      	bne.n	801547a <_write_r+0x1e>
 8015474:	682b      	ldr	r3, [r5, #0]
 8015476:	b103      	cbz	r3, 801547a <_write_r+0x1e>
 8015478:	6023      	str	r3, [r4, #0]
 801547a:	bd38      	pop	{r3, r4, r5, pc}
 801547c:	200048d4 	.word	0x200048d4

08015480 <__errno>:
 8015480:	4b01      	ldr	r3, [pc, #4]	@ (8015488 <__errno+0x8>)
 8015482:	6818      	ldr	r0, [r3, #0]
 8015484:	4770      	bx	lr
 8015486:	bf00      	nop
 8015488:	20000058 	.word	0x20000058

0801548c <__libc_init_array>:
 801548c:	b570      	push	{r4, r5, r6, lr}
 801548e:	4d0d      	ldr	r5, [pc, #52]	@ (80154c4 <__libc_init_array+0x38>)
 8015490:	4c0d      	ldr	r4, [pc, #52]	@ (80154c8 <__libc_init_array+0x3c>)
 8015492:	1b64      	subs	r4, r4, r5
 8015494:	10a4      	asrs	r4, r4, #2
 8015496:	2600      	movs	r6, #0
 8015498:	42a6      	cmp	r6, r4
 801549a:	d109      	bne.n	80154b0 <__libc_init_array+0x24>
 801549c:	4d0b      	ldr	r5, [pc, #44]	@ (80154cc <__libc_init_array+0x40>)
 801549e:	4c0c      	ldr	r4, [pc, #48]	@ (80154d0 <__libc_init_array+0x44>)
 80154a0:	f003 ffca 	bl	8019438 <_init>
 80154a4:	1b64      	subs	r4, r4, r5
 80154a6:	10a4      	asrs	r4, r4, #2
 80154a8:	2600      	movs	r6, #0
 80154aa:	42a6      	cmp	r6, r4
 80154ac:	d105      	bne.n	80154ba <__libc_init_array+0x2e>
 80154ae:	bd70      	pop	{r4, r5, r6, pc}
 80154b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80154b4:	4798      	blx	r3
 80154b6:	3601      	adds	r6, #1
 80154b8:	e7ee      	b.n	8015498 <__libc_init_array+0xc>
 80154ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80154be:	4798      	blx	r3
 80154c0:	3601      	adds	r6, #1
 80154c2:	e7f2      	b.n	80154aa <__libc_init_array+0x1e>
 80154c4:	0801bc3c 	.word	0x0801bc3c
 80154c8:	0801bc3c 	.word	0x0801bc3c
 80154cc:	0801bc3c 	.word	0x0801bc3c
 80154d0:	0801bc40 	.word	0x0801bc40

080154d4 <__retarget_lock_init_recursive>:
 80154d4:	4770      	bx	lr

080154d6 <__retarget_lock_acquire_recursive>:
 80154d6:	4770      	bx	lr

080154d8 <__retarget_lock_release_recursive>:
 80154d8:	4770      	bx	lr

080154da <memcpy>:
 80154da:	440a      	add	r2, r1
 80154dc:	4291      	cmp	r1, r2
 80154de:	f100 33ff 	add.w	r3, r0, #4294967295
 80154e2:	d100      	bne.n	80154e6 <memcpy+0xc>
 80154e4:	4770      	bx	lr
 80154e6:	b510      	push	{r4, lr}
 80154e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80154ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80154f0:	4291      	cmp	r1, r2
 80154f2:	d1f9      	bne.n	80154e8 <memcpy+0xe>
 80154f4:	bd10      	pop	{r4, pc}
	...

080154f8 <nanf>:
 80154f8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8015500 <nanf+0x8>
 80154fc:	4770      	bx	lr
 80154fe:	bf00      	nop
 8015500:	7fc00000 	.word	0x7fc00000

08015504 <quorem>:
 8015504:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015508:	6903      	ldr	r3, [r0, #16]
 801550a:	690c      	ldr	r4, [r1, #16]
 801550c:	42a3      	cmp	r3, r4
 801550e:	4607      	mov	r7, r0
 8015510:	db7e      	blt.n	8015610 <quorem+0x10c>
 8015512:	3c01      	subs	r4, #1
 8015514:	f101 0814 	add.w	r8, r1, #20
 8015518:	00a3      	lsls	r3, r4, #2
 801551a:	f100 0514 	add.w	r5, r0, #20
 801551e:	9300      	str	r3, [sp, #0]
 8015520:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015524:	9301      	str	r3, [sp, #4]
 8015526:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801552a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801552e:	3301      	adds	r3, #1
 8015530:	429a      	cmp	r2, r3
 8015532:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015536:	fbb2 f6f3 	udiv	r6, r2, r3
 801553a:	d32e      	bcc.n	801559a <quorem+0x96>
 801553c:	f04f 0a00 	mov.w	sl, #0
 8015540:	46c4      	mov	ip, r8
 8015542:	46ae      	mov	lr, r5
 8015544:	46d3      	mov	fp, sl
 8015546:	f85c 3b04 	ldr.w	r3, [ip], #4
 801554a:	b298      	uxth	r0, r3
 801554c:	fb06 a000 	mla	r0, r6, r0, sl
 8015550:	0c02      	lsrs	r2, r0, #16
 8015552:	0c1b      	lsrs	r3, r3, #16
 8015554:	fb06 2303 	mla	r3, r6, r3, r2
 8015558:	f8de 2000 	ldr.w	r2, [lr]
 801555c:	b280      	uxth	r0, r0
 801555e:	b292      	uxth	r2, r2
 8015560:	1a12      	subs	r2, r2, r0
 8015562:	445a      	add	r2, fp
 8015564:	f8de 0000 	ldr.w	r0, [lr]
 8015568:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801556c:	b29b      	uxth	r3, r3
 801556e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8015572:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8015576:	b292      	uxth	r2, r2
 8015578:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801557c:	45e1      	cmp	r9, ip
 801557e:	f84e 2b04 	str.w	r2, [lr], #4
 8015582:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8015586:	d2de      	bcs.n	8015546 <quorem+0x42>
 8015588:	9b00      	ldr	r3, [sp, #0]
 801558a:	58eb      	ldr	r3, [r5, r3]
 801558c:	b92b      	cbnz	r3, 801559a <quorem+0x96>
 801558e:	9b01      	ldr	r3, [sp, #4]
 8015590:	3b04      	subs	r3, #4
 8015592:	429d      	cmp	r5, r3
 8015594:	461a      	mov	r2, r3
 8015596:	d32f      	bcc.n	80155f8 <quorem+0xf4>
 8015598:	613c      	str	r4, [r7, #16]
 801559a:	4638      	mov	r0, r7
 801559c:	f001 f9c8 	bl	8016930 <__mcmp>
 80155a0:	2800      	cmp	r0, #0
 80155a2:	db25      	blt.n	80155f0 <quorem+0xec>
 80155a4:	4629      	mov	r1, r5
 80155a6:	2000      	movs	r0, #0
 80155a8:	f858 2b04 	ldr.w	r2, [r8], #4
 80155ac:	f8d1 c000 	ldr.w	ip, [r1]
 80155b0:	fa1f fe82 	uxth.w	lr, r2
 80155b4:	fa1f f38c 	uxth.w	r3, ip
 80155b8:	eba3 030e 	sub.w	r3, r3, lr
 80155bc:	4403      	add	r3, r0
 80155be:	0c12      	lsrs	r2, r2, #16
 80155c0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80155c4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80155c8:	b29b      	uxth	r3, r3
 80155ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80155ce:	45c1      	cmp	r9, r8
 80155d0:	f841 3b04 	str.w	r3, [r1], #4
 80155d4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80155d8:	d2e6      	bcs.n	80155a8 <quorem+0xa4>
 80155da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80155de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80155e2:	b922      	cbnz	r2, 80155ee <quorem+0xea>
 80155e4:	3b04      	subs	r3, #4
 80155e6:	429d      	cmp	r5, r3
 80155e8:	461a      	mov	r2, r3
 80155ea:	d30b      	bcc.n	8015604 <quorem+0x100>
 80155ec:	613c      	str	r4, [r7, #16]
 80155ee:	3601      	adds	r6, #1
 80155f0:	4630      	mov	r0, r6
 80155f2:	b003      	add	sp, #12
 80155f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155f8:	6812      	ldr	r2, [r2, #0]
 80155fa:	3b04      	subs	r3, #4
 80155fc:	2a00      	cmp	r2, #0
 80155fe:	d1cb      	bne.n	8015598 <quorem+0x94>
 8015600:	3c01      	subs	r4, #1
 8015602:	e7c6      	b.n	8015592 <quorem+0x8e>
 8015604:	6812      	ldr	r2, [r2, #0]
 8015606:	3b04      	subs	r3, #4
 8015608:	2a00      	cmp	r2, #0
 801560a:	d1ef      	bne.n	80155ec <quorem+0xe8>
 801560c:	3c01      	subs	r4, #1
 801560e:	e7ea      	b.n	80155e6 <quorem+0xe2>
 8015610:	2000      	movs	r0, #0
 8015612:	e7ee      	b.n	80155f2 <quorem+0xee>
 8015614:	0000      	movs	r0, r0
	...

08015618 <_dtoa_r>:
 8015618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801561c:	69c7      	ldr	r7, [r0, #28]
 801561e:	b097      	sub	sp, #92	@ 0x5c
 8015620:	ed8d 0b04 	vstr	d0, [sp, #16]
 8015624:	ec55 4b10 	vmov	r4, r5, d0
 8015628:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801562a:	9107      	str	r1, [sp, #28]
 801562c:	4681      	mov	r9, r0
 801562e:	920c      	str	r2, [sp, #48]	@ 0x30
 8015630:	9311      	str	r3, [sp, #68]	@ 0x44
 8015632:	b97f      	cbnz	r7, 8015654 <_dtoa_r+0x3c>
 8015634:	2010      	movs	r0, #16
 8015636:	f000 fe09 	bl	801624c <malloc>
 801563a:	4602      	mov	r2, r0
 801563c:	f8c9 001c 	str.w	r0, [r9, #28]
 8015640:	b920      	cbnz	r0, 801564c <_dtoa_r+0x34>
 8015642:	4ba9      	ldr	r3, [pc, #676]	@ (80158e8 <_dtoa_r+0x2d0>)
 8015644:	21ef      	movs	r1, #239	@ 0xef
 8015646:	48a9      	ldr	r0, [pc, #676]	@ (80158ec <_dtoa_r+0x2d4>)
 8015648:	f002 fcb2 	bl	8017fb0 <__assert_func>
 801564c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8015650:	6007      	str	r7, [r0, #0]
 8015652:	60c7      	str	r7, [r0, #12]
 8015654:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015658:	6819      	ldr	r1, [r3, #0]
 801565a:	b159      	cbz	r1, 8015674 <_dtoa_r+0x5c>
 801565c:	685a      	ldr	r2, [r3, #4]
 801565e:	604a      	str	r2, [r1, #4]
 8015660:	2301      	movs	r3, #1
 8015662:	4093      	lsls	r3, r2
 8015664:	608b      	str	r3, [r1, #8]
 8015666:	4648      	mov	r0, r9
 8015668:	f000 fee6 	bl	8016438 <_Bfree>
 801566c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015670:	2200      	movs	r2, #0
 8015672:	601a      	str	r2, [r3, #0]
 8015674:	1e2b      	subs	r3, r5, #0
 8015676:	bfb9      	ittee	lt
 8015678:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801567c:	9305      	strlt	r3, [sp, #20]
 801567e:	2300      	movge	r3, #0
 8015680:	6033      	strge	r3, [r6, #0]
 8015682:	9f05      	ldr	r7, [sp, #20]
 8015684:	4b9a      	ldr	r3, [pc, #616]	@ (80158f0 <_dtoa_r+0x2d8>)
 8015686:	bfbc      	itt	lt
 8015688:	2201      	movlt	r2, #1
 801568a:	6032      	strlt	r2, [r6, #0]
 801568c:	43bb      	bics	r3, r7
 801568e:	d112      	bne.n	80156b6 <_dtoa_r+0x9e>
 8015690:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015692:	f242 730f 	movw	r3, #9999	@ 0x270f
 8015696:	6013      	str	r3, [r2, #0]
 8015698:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801569c:	4323      	orrs	r3, r4
 801569e:	f000 855a 	beq.w	8016156 <_dtoa_r+0xb3e>
 80156a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80156a4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8015904 <_dtoa_r+0x2ec>
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	f000 855c 	beq.w	8016166 <_dtoa_r+0xb4e>
 80156ae:	f10a 0303 	add.w	r3, sl, #3
 80156b2:	f000 bd56 	b.w	8016162 <_dtoa_r+0xb4a>
 80156b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80156ba:	2200      	movs	r2, #0
 80156bc:	ec51 0b17 	vmov	r0, r1, d7
 80156c0:	2300      	movs	r3, #0
 80156c2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80156c6:	f7eb fa27 	bl	8000b18 <__aeabi_dcmpeq>
 80156ca:	4680      	mov	r8, r0
 80156cc:	b158      	cbz	r0, 80156e6 <_dtoa_r+0xce>
 80156ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80156d0:	2301      	movs	r3, #1
 80156d2:	6013      	str	r3, [r2, #0]
 80156d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80156d6:	b113      	cbz	r3, 80156de <_dtoa_r+0xc6>
 80156d8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80156da:	4b86      	ldr	r3, [pc, #536]	@ (80158f4 <_dtoa_r+0x2dc>)
 80156dc:	6013      	str	r3, [r2, #0]
 80156de:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8015908 <_dtoa_r+0x2f0>
 80156e2:	f000 bd40 	b.w	8016166 <_dtoa_r+0xb4e>
 80156e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80156ea:	aa14      	add	r2, sp, #80	@ 0x50
 80156ec:	a915      	add	r1, sp, #84	@ 0x54
 80156ee:	4648      	mov	r0, r9
 80156f0:	f001 fa3e 	bl	8016b70 <__d2b>
 80156f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80156f8:	9002      	str	r0, [sp, #8]
 80156fa:	2e00      	cmp	r6, #0
 80156fc:	d078      	beq.n	80157f0 <_dtoa_r+0x1d8>
 80156fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015700:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8015704:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015708:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801570c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015710:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8015714:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8015718:	4619      	mov	r1, r3
 801571a:	2200      	movs	r2, #0
 801571c:	4b76      	ldr	r3, [pc, #472]	@ (80158f8 <_dtoa_r+0x2e0>)
 801571e:	f7ea fddb 	bl	80002d8 <__aeabi_dsub>
 8015722:	a36b      	add	r3, pc, #428	@ (adr r3, 80158d0 <_dtoa_r+0x2b8>)
 8015724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015728:	f7ea ff8e 	bl	8000648 <__aeabi_dmul>
 801572c:	a36a      	add	r3, pc, #424	@ (adr r3, 80158d8 <_dtoa_r+0x2c0>)
 801572e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015732:	f7ea fdd3 	bl	80002dc <__adddf3>
 8015736:	4604      	mov	r4, r0
 8015738:	4630      	mov	r0, r6
 801573a:	460d      	mov	r5, r1
 801573c:	f7ea ff1a 	bl	8000574 <__aeabi_i2d>
 8015740:	a367      	add	r3, pc, #412	@ (adr r3, 80158e0 <_dtoa_r+0x2c8>)
 8015742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015746:	f7ea ff7f 	bl	8000648 <__aeabi_dmul>
 801574a:	4602      	mov	r2, r0
 801574c:	460b      	mov	r3, r1
 801574e:	4620      	mov	r0, r4
 8015750:	4629      	mov	r1, r5
 8015752:	f7ea fdc3 	bl	80002dc <__adddf3>
 8015756:	4604      	mov	r4, r0
 8015758:	460d      	mov	r5, r1
 801575a:	f7eb fa25 	bl	8000ba8 <__aeabi_d2iz>
 801575e:	2200      	movs	r2, #0
 8015760:	4607      	mov	r7, r0
 8015762:	2300      	movs	r3, #0
 8015764:	4620      	mov	r0, r4
 8015766:	4629      	mov	r1, r5
 8015768:	f7eb f9e0 	bl	8000b2c <__aeabi_dcmplt>
 801576c:	b140      	cbz	r0, 8015780 <_dtoa_r+0x168>
 801576e:	4638      	mov	r0, r7
 8015770:	f7ea ff00 	bl	8000574 <__aeabi_i2d>
 8015774:	4622      	mov	r2, r4
 8015776:	462b      	mov	r3, r5
 8015778:	f7eb f9ce 	bl	8000b18 <__aeabi_dcmpeq>
 801577c:	b900      	cbnz	r0, 8015780 <_dtoa_r+0x168>
 801577e:	3f01      	subs	r7, #1
 8015780:	2f16      	cmp	r7, #22
 8015782:	d852      	bhi.n	801582a <_dtoa_r+0x212>
 8015784:	4b5d      	ldr	r3, [pc, #372]	@ (80158fc <_dtoa_r+0x2e4>)
 8015786:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801578a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801578e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015792:	f7eb f9cb 	bl	8000b2c <__aeabi_dcmplt>
 8015796:	2800      	cmp	r0, #0
 8015798:	d049      	beq.n	801582e <_dtoa_r+0x216>
 801579a:	3f01      	subs	r7, #1
 801579c:	2300      	movs	r3, #0
 801579e:	9310      	str	r3, [sp, #64]	@ 0x40
 80157a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80157a2:	1b9b      	subs	r3, r3, r6
 80157a4:	1e5a      	subs	r2, r3, #1
 80157a6:	bf45      	ittet	mi
 80157a8:	f1c3 0301 	rsbmi	r3, r3, #1
 80157ac:	9300      	strmi	r3, [sp, #0]
 80157ae:	2300      	movpl	r3, #0
 80157b0:	2300      	movmi	r3, #0
 80157b2:	9206      	str	r2, [sp, #24]
 80157b4:	bf54      	ite	pl
 80157b6:	9300      	strpl	r3, [sp, #0]
 80157b8:	9306      	strmi	r3, [sp, #24]
 80157ba:	2f00      	cmp	r7, #0
 80157bc:	db39      	blt.n	8015832 <_dtoa_r+0x21a>
 80157be:	9b06      	ldr	r3, [sp, #24]
 80157c0:	970d      	str	r7, [sp, #52]	@ 0x34
 80157c2:	443b      	add	r3, r7
 80157c4:	9306      	str	r3, [sp, #24]
 80157c6:	2300      	movs	r3, #0
 80157c8:	9308      	str	r3, [sp, #32]
 80157ca:	9b07      	ldr	r3, [sp, #28]
 80157cc:	2b09      	cmp	r3, #9
 80157ce:	d863      	bhi.n	8015898 <_dtoa_r+0x280>
 80157d0:	2b05      	cmp	r3, #5
 80157d2:	bfc4      	itt	gt
 80157d4:	3b04      	subgt	r3, #4
 80157d6:	9307      	strgt	r3, [sp, #28]
 80157d8:	9b07      	ldr	r3, [sp, #28]
 80157da:	f1a3 0302 	sub.w	r3, r3, #2
 80157de:	bfcc      	ite	gt
 80157e0:	2400      	movgt	r4, #0
 80157e2:	2401      	movle	r4, #1
 80157e4:	2b03      	cmp	r3, #3
 80157e6:	d863      	bhi.n	80158b0 <_dtoa_r+0x298>
 80157e8:	e8df f003 	tbb	[pc, r3]
 80157ec:	2b375452 	.word	0x2b375452
 80157f0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80157f4:	441e      	add	r6, r3
 80157f6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80157fa:	2b20      	cmp	r3, #32
 80157fc:	bfc1      	itttt	gt
 80157fe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8015802:	409f      	lslgt	r7, r3
 8015804:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8015808:	fa24 f303 	lsrgt.w	r3, r4, r3
 801580c:	bfd6      	itet	le
 801580e:	f1c3 0320 	rsble	r3, r3, #32
 8015812:	ea47 0003 	orrgt.w	r0, r7, r3
 8015816:	fa04 f003 	lslle.w	r0, r4, r3
 801581a:	f7ea fe9b 	bl	8000554 <__aeabi_ui2d>
 801581e:	2201      	movs	r2, #1
 8015820:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8015824:	3e01      	subs	r6, #1
 8015826:	9212      	str	r2, [sp, #72]	@ 0x48
 8015828:	e776      	b.n	8015718 <_dtoa_r+0x100>
 801582a:	2301      	movs	r3, #1
 801582c:	e7b7      	b.n	801579e <_dtoa_r+0x186>
 801582e:	9010      	str	r0, [sp, #64]	@ 0x40
 8015830:	e7b6      	b.n	80157a0 <_dtoa_r+0x188>
 8015832:	9b00      	ldr	r3, [sp, #0]
 8015834:	1bdb      	subs	r3, r3, r7
 8015836:	9300      	str	r3, [sp, #0]
 8015838:	427b      	negs	r3, r7
 801583a:	9308      	str	r3, [sp, #32]
 801583c:	2300      	movs	r3, #0
 801583e:	930d      	str	r3, [sp, #52]	@ 0x34
 8015840:	e7c3      	b.n	80157ca <_dtoa_r+0x1b2>
 8015842:	2301      	movs	r3, #1
 8015844:	9309      	str	r3, [sp, #36]	@ 0x24
 8015846:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015848:	eb07 0b03 	add.w	fp, r7, r3
 801584c:	f10b 0301 	add.w	r3, fp, #1
 8015850:	2b01      	cmp	r3, #1
 8015852:	9303      	str	r3, [sp, #12]
 8015854:	bfb8      	it	lt
 8015856:	2301      	movlt	r3, #1
 8015858:	e006      	b.n	8015868 <_dtoa_r+0x250>
 801585a:	2301      	movs	r3, #1
 801585c:	9309      	str	r3, [sp, #36]	@ 0x24
 801585e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015860:	2b00      	cmp	r3, #0
 8015862:	dd28      	ble.n	80158b6 <_dtoa_r+0x29e>
 8015864:	469b      	mov	fp, r3
 8015866:	9303      	str	r3, [sp, #12]
 8015868:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801586c:	2100      	movs	r1, #0
 801586e:	2204      	movs	r2, #4
 8015870:	f102 0514 	add.w	r5, r2, #20
 8015874:	429d      	cmp	r5, r3
 8015876:	d926      	bls.n	80158c6 <_dtoa_r+0x2ae>
 8015878:	6041      	str	r1, [r0, #4]
 801587a:	4648      	mov	r0, r9
 801587c:	f000 fd9c 	bl	80163b8 <_Balloc>
 8015880:	4682      	mov	sl, r0
 8015882:	2800      	cmp	r0, #0
 8015884:	d142      	bne.n	801590c <_dtoa_r+0x2f4>
 8015886:	4b1e      	ldr	r3, [pc, #120]	@ (8015900 <_dtoa_r+0x2e8>)
 8015888:	4602      	mov	r2, r0
 801588a:	f240 11af 	movw	r1, #431	@ 0x1af
 801588e:	e6da      	b.n	8015646 <_dtoa_r+0x2e>
 8015890:	2300      	movs	r3, #0
 8015892:	e7e3      	b.n	801585c <_dtoa_r+0x244>
 8015894:	2300      	movs	r3, #0
 8015896:	e7d5      	b.n	8015844 <_dtoa_r+0x22c>
 8015898:	2401      	movs	r4, #1
 801589a:	2300      	movs	r3, #0
 801589c:	9307      	str	r3, [sp, #28]
 801589e:	9409      	str	r4, [sp, #36]	@ 0x24
 80158a0:	f04f 3bff 	mov.w	fp, #4294967295
 80158a4:	2200      	movs	r2, #0
 80158a6:	f8cd b00c 	str.w	fp, [sp, #12]
 80158aa:	2312      	movs	r3, #18
 80158ac:	920c      	str	r2, [sp, #48]	@ 0x30
 80158ae:	e7db      	b.n	8015868 <_dtoa_r+0x250>
 80158b0:	2301      	movs	r3, #1
 80158b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80158b4:	e7f4      	b.n	80158a0 <_dtoa_r+0x288>
 80158b6:	f04f 0b01 	mov.w	fp, #1
 80158ba:	f8cd b00c 	str.w	fp, [sp, #12]
 80158be:	465b      	mov	r3, fp
 80158c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80158c4:	e7d0      	b.n	8015868 <_dtoa_r+0x250>
 80158c6:	3101      	adds	r1, #1
 80158c8:	0052      	lsls	r2, r2, #1
 80158ca:	e7d1      	b.n	8015870 <_dtoa_r+0x258>
 80158cc:	f3af 8000 	nop.w
 80158d0:	636f4361 	.word	0x636f4361
 80158d4:	3fd287a7 	.word	0x3fd287a7
 80158d8:	8b60c8b3 	.word	0x8b60c8b3
 80158dc:	3fc68a28 	.word	0x3fc68a28
 80158e0:	509f79fb 	.word	0x509f79fb
 80158e4:	3fd34413 	.word	0x3fd34413
 80158e8:	0801b836 	.word	0x0801b836
 80158ec:	0801b84d 	.word	0x0801b84d
 80158f0:	7ff00000 	.word	0x7ff00000
 80158f4:	0801b801 	.word	0x0801b801
 80158f8:	3ff80000 	.word	0x3ff80000
 80158fc:	0801ba00 	.word	0x0801ba00
 8015900:	0801b8a5 	.word	0x0801b8a5
 8015904:	0801b832 	.word	0x0801b832
 8015908:	0801b800 	.word	0x0801b800
 801590c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015910:	6018      	str	r0, [r3, #0]
 8015912:	9b03      	ldr	r3, [sp, #12]
 8015914:	2b0e      	cmp	r3, #14
 8015916:	f200 80a1 	bhi.w	8015a5c <_dtoa_r+0x444>
 801591a:	2c00      	cmp	r4, #0
 801591c:	f000 809e 	beq.w	8015a5c <_dtoa_r+0x444>
 8015920:	2f00      	cmp	r7, #0
 8015922:	dd33      	ble.n	801598c <_dtoa_r+0x374>
 8015924:	4b9c      	ldr	r3, [pc, #624]	@ (8015b98 <_dtoa_r+0x580>)
 8015926:	f007 020f 	and.w	r2, r7, #15
 801592a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801592e:	ed93 7b00 	vldr	d7, [r3]
 8015932:	05f8      	lsls	r0, r7, #23
 8015934:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8015938:	ea4f 1427 	mov.w	r4, r7, asr #4
 801593c:	d516      	bpl.n	801596c <_dtoa_r+0x354>
 801593e:	4b97      	ldr	r3, [pc, #604]	@ (8015b9c <_dtoa_r+0x584>)
 8015940:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015944:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015948:	f7ea ffa8 	bl	800089c <__aeabi_ddiv>
 801594c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015950:	f004 040f 	and.w	r4, r4, #15
 8015954:	2603      	movs	r6, #3
 8015956:	4d91      	ldr	r5, [pc, #580]	@ (8015b9c <_dtoa_r+0x584>)
 8015958:	b954      	cbnz	r4, 8015970 <_dtoa_r+0x358>
 801595a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801595e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015962:	f7ea ff9b 	bl	800089c <__aeabi_ddiv>
 8015966:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801596a:	e028      	b.n	80159be <_dtoa_r+0x3a6>
 801596c:	2602      	movs	r6, #2
 801596e:	e7f2      	b.n	8015956 <_dtoa_r+0x33e>
 8015970:	07e1      	lsls	r1, r4, #31
 8015972:	d508      	bpl.n	8015986 <_dtoa_r+0x36e>
 8015974:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015978:	e9d5 2300 	ldrd	r2, r3, [r5]
 801597c:	f7ea fe64 	bl	8000648 <__aeabi_dmul>
 8015980:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015984:	3601      	adds	r6, #1
 8015986:	1064      	asrs	r4, r4, #1
 8015988:	3508      	adds	r5, #8
 801598a:	e7e5      	b.n	8015958 <_dtoa_r+0x340>
 801598c:	f000 80af 	beq.w	8015aee <_dtoa_r+0x4d6>
 8015990:	427c      	negs	r4, r7
 8015992:	4b81      	ldr	r3, [pc, #516]	@ (8015b98 <_dtoa_r+0x580>)
 8015994:	4d81      	ldr	r5, [pc, #516]	@ (8015b9c <_dtoa_r+0x584>)
 8015996:	f004 020f 	and.w	r2, r4, #15
 801599a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801599e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80159a6:	f7ea fe4f 	bl	8000648 <__aeabi_dmul>
 80159aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80159ae:	1124      	asrs	r4, r4, #4
 80159b0:	2300      	movs	r3, #0
 80159b2:	2602      	movs	r6, #2
 80159b4:	2c00      	cmp	r4, #0
 80159b6:	f040 808f 	bne.w	8015ad8 <_dtoa_r+0x4c0>
 80159ba:	2b00      	cmp	r3, #0
 80159bc:	d1d3      	bne.n	8015966 <_dtoa_r+0x34e>
 80159be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80159c0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	f000 8094 	beq.w	8015af2 <_dtoa_r+0x4da>
 80159ca:	4b75      	ldr	r3, [pc, #468]	@ (8015ba0 <_dtoa_r+0x588>)
 80159cc:	2200      	movs	r2, #0
 80159ce:	4620      	mov	r0, r4
 80159d0:	4629      	mov	r1, r5
 80159d2:	f7eb f8ab 	bl	8000b2c <__aeabi_dcmplt>
 80159d6:	2800      	cmp	r0, #0
 80159d8:	f000 808b 	beq.w	8015af2 <_dtoa_r+0x4da>
 80159dc:	9b03      	ldr	r3, [sp, #12]
 80159de:	2b00      	cmp	r3, #0
 80159e0:	f000 8087 	beq.w	8015af2 <_dtoa_r+0x4da>
 80159e4:	f1bb 0f00 	cmp.w	fp, #0
 80159e8:	dd34      	ble.n	8015a54 <_dtoa_r+0x43c>
 80159ea:	4620      	mov	r0, r4
 80159ec:	4b6d      	ldr	r3, [pc, #436]	@ (8015ba4 <_dtoa_r+0x58c>)
 80159ee:	2200      	movs	r2, #0
 80159f0:	4629      	mov	r1, r5
 80159f2:	f7ea fe29 	bl	8000648 <__aeabi_dmul>
 80159f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80159fa:	f107 38ff 	add.w	r8, r7, #4294967295
 80159fe:	3601      	adds	r6, #1
 8015a00:	465c      	mov	r4, fp
 8015a02:	4630      	mov	r0, r6
 8015a04:	f7ea fdb6 	bl	8000574 <__aeabi_i2d>
 8015a08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015a0c:	f7ea fe1c 	bl	8000648 <__aeabi_dmul>
 8015a10:	4b65      	ldr	r3, [pc, #404]	@ (8015ba8 <_dtoa_r+0x590>)
 8015a12:	2200      	movs	r2, #0
 8015a14:	f7ea fc62 	bl	80002dc <__adddf3>
 8015a18:	4605      	mov	r5, r0
 8015a1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8015a1e:	2c00      	cmp	r4, #0
 8015a20:	d16a      	bne.n	8015af8 <_dtoa_r+0x4e0>
 8015a22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015a26:	4b61      	ldr	r3, [pc, #388]	@ (8015bac <_dtoa_r+0x594>)
 8015a28:	2200      	movs	r2, #0
 8015a2a:	f7ea fc55 	bl	80002d8 <__aeabi_dsub>
 8015a2e:	4602      	mov	r2, r0
 8015a30:	460b      	mov	r3, r1
 8015a32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015a36:	462a      	mov	r2, r5
 8015a38:	4633      	mov	r3, r6
 8015a3a:	f7eb f895 	bl	8000b68 <__aeabi_dcmpgt>
 8015a3e:	2800      	cmp	r0, #0
 8015a40:	f040 8298 	bne.w	8015f74 <_dtoa_r+0x95c>
 8015a44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015a48:	462a      	mov	r2, r5
 8015a4a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8015a4e:	f7eb f86d 	bl	8000b2c <__aeabi_dcmplt>
 8015a52:	bb38      	cbnz	r0, 8015aa4 <_dtoa_r+0x48c>
 8015a54:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8015a58:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8015a5c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8015a5e:	2b00      	cmp	r3, #0
 8015a60:	f2c0 8157 	blt.w	8015d12 <_dtoa_r+0x6fa>
 8015a64:	2f0e      	cmp	r7, #14
 8015a66:	f300 8154 	bgt.w	8015d12 <_dtoa_r+0x6fa>
 8015a6a:	4b4b      	ldr	r3, [pc, #300]	@ (8015b98 <_dtoa_r+0x580>)
 8015a6c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015a70:	ed93 7b00 	vldr	d7, [r3]
 8015a74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015a76:	2b00      	cmp	r3, #0
 8015a78:	ed8d 7b00 	vstr	d7, [sp]
 8015a7c:	f280 80e5 	bge.w	8015c4a <_dtoa_r+0x632>
 8015a80:	9b03      	ldr	r3, [sp, #12]
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	f300 80e1 	bgt.w	8015c4a <_dtoa_r+0x632>
 8015a88:	d10c      	bne.n	8015aa4 <_dtoa_r+0x48c>
 8015a8a:	4b48      	ldr	r3, [pc, #288]	@ (8015bac <_dtoa_r+0x594>)
 8015a8c:	2200      	movs	r2, #0
 8015a8e:	ec51 0b17 	vmov	r0, r1, d7
 8015a92:	f7ea fdd9 	bl	8000648 <__aeabi_dmul>
 8015a96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015a9a:	f7eb f85b 	bl	8000b54 <__aeabi_dcmpge>
 8015a9e:	2800      	cmp	r0, #0
 8015aa0:	f000 8266 	beq.w	8015f70 <_dtoa_r+0x958>
 8015aa4:	2400      	movs	r4, #0
 8015aa6:	4625      	mov	r5, r4
 8015aa8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015aaa:	4656      	mov	r6, sl
 8015aac:	ea6f 0803 	mvn.w	r8, r3
 8015ab0:	2700      	movs	r7, #0
 8015ab2:	4621      	mov	r1, r4
 8015ab4:	4648      	mov	r0, r9
 8015ab6:	f000 fcbf 	bl	8016438 <_Bfree>
 8015aba:	2d00      	cmp	r5, #0
 8015abc:	f000 80bd 	beq.w	8015c3a <_dtoa_r+0x622>
 8015ac0:	b12f      	cbz	r7, 8015ace <_dtoa_r+0x4b6>
 8015ac2:	42af      	cmp	r7, r5
 8015ac4:	d003      	beq.n	8015ace <_dtoa_r+0x4b6>
 8015ac6:	4639      	mov	r1, r7
 8015ac8:	4648      	mov	r0, r9
 8015aca:	f000 fcb5 	bl	8016438 <_Bfree>
 8015ace:	4629      	mov	r1, r5
 8015ad0:	4648      	mov	r0, r9
 8015ad2:	f000 fcb1 	bl	8016438 <_Bfree>
 8015ad6:	e0b0      	b.n	8015c3a <_dtoa_r+0x622>
 8015ad8:	07e2      	lsls	r2, r4, #31
 8015ada:	d505      	bpl.n	8015ae8 <_dtoa_r+0x4d0>
 8015adc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015ae0:	f7ea fdb2 	bl	8000648 <__aeabi_dmul>
 8015ae4:	3601      	adds	r6, #1
 8015ae6:	2301      	movs	r3, #1
 8015ae8:	1064      	asrs	r4, r4, #1
 8015aea:	3508      	adds	r5, #8
 8015aec:	e762      	b.n	80159b4 <_dtoa_r+0x39c>
 8015aee:	2602      	movs	r6, #2
 8015af0:	e765      	b.n	80159be <_dtoa_r+0x3a6>
 8015af2:	9c03      	ldr	r4, [sp, #12]
 8015af4:	46b8      	mov	r8, r7
 8015af6:	e784      	b.n	8015a02 <_dtoa_r+0x3ea>
 8015af8:	4b27      	ldr	r3, [pc, #156]	@ (8015b98 <_dtoa_r+0x580>)
 8015afa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015afc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015b00:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015b04:	4454      	add	r4, sl
 8015b06:	2900      	cmp	r1, #0
 8015b08:	d054      	beq.n	8015bb4 <_dtoa_r+0x59c>
 8015b0a:	4929      	ldr	r1, [pc, #164]	@ (8015bb0 <_dtoa_r+0x598>)
 8015b0c:	2000      	movs	r0, #0
 8015b0e:	f7ea fec5 	bl	800089c <__aeabi_ddiv>
 8015b12:	4633      	mov	r3, r6
 8015b14:	462a      	mov	r2, r5
 8015b16:	f7ea fbdf 	bl	80002d8 <__aeabi_dsub>
 8015b1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015b1e:	4656      	mov	r6, sl
 8015b20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015b24:	f7eb f840 	bl	8000ba8 <__aeabi_d2iz>
 8015b28:	4605      	mov	r5, r0
 8015b2a:	f7ea fd23 	bl	8000574 <__aeabi_i2d>
 8015b2e:	4602      	mov	r2, r0
 8015b30:	460b      	mov	r3, r1
 8015b32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015b36:	f7ea fbcf 	bl	80002d8 <__aeabi_dsub>
 8015b3a:	3530      	adds	r5, #48	@ 0x30
 8015b3c:	4602      	mov	r2, r0
 8015b3e:	460b      	mov	r3, r1
 8015b40:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015b44:	f806 5b01 	strb.w	r5, [r6], #1
 8015b48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015b4c:	f7ea ffee 	bl	8000b2c <__aeabi_dcmplt>
 8015b50:	2800      	cmp	r0, #0
 8015b52:	d172      	bne.n	8015c3a <_dtoa_r+0x622>
 8015b54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015b58:	4911      	ldr	r1, [pc, #68]	@ (8015ba0 <_dtoa_r+0x588>)
 8015b5a:	2000      	movs	r0, #0
 8015b5c:	f7ea fbbc 	bl	80002d8 <__aeabi_dsub>
 8015b60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015b64:	f7ea ffe2 	bl	8000b2c <__aeabi_dcmplt>
 8015b68:	2800      	cmp	r0, #0
 8015b6a:	f040 80b4 	bne.w	8015cd6 <_dtoa_r+0x6be>
 8015b6e:	42a6      	cmp	r6, r4
 8015b70:	f43f af70 	beq.w	8015a54 <_dtoa_r+0x43c>
 8015b74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015b78:	4b0a      	ldr	r3, [pc, #40]	@ (8015ba4 <_dtoa_r+0x58c>)
 8015b7a:	2200      	movs	r2, #0
 8015b7c:	f7ea fd64 	bl	8000648 <__aeabi_dmul>
 8015b80:	4b08      	ldr	r3, [pc, #32]	@ (8015ba4 <_dtoa_r+0x58c>)
 8015b82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015b86:	2200      	movs	r2, #0
 8015b88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015b8c:	f7ea fd5c 	bl	8000648 <__aeabi_dmul>
 8015b90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015b94:	e7c4      	b.n	8015b20 <_dtoa_r+0x508>
 8015b96:	bf00      	nop
 8015b98:	0801ba00 	.word	0x0801ba00
 8015b9c:	0801b9d8 	.word	0x0801b9d8
 8015ba0:	3ff00000 	.word	0x3ff00000
 8015ba4:	40240000 	.word	0x40240000
 8015ba8:	401c0000 	.word	0x401c0000
 8015bac:	40140000 	.word	0x40140000
 8015bb0:	3fe00000 	.word	0x3fe00000
 8015bb4:	4631      	mov	r1, r6
 8015bb6:	4628      	mov	r0, r5
 8015bb8:	f7ea fd46 	bl	8000648 <__aeabi_dmul>
 8015bbc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015bc0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8015bc2:	4656      	mov	r6, sl
 8015bc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015bc8:	f7ea ffee 	bl	8000ba8 <__aeabi_d2iz>
 8015bcc:	4605      	mov	r5, r0
 8015bce:	f7ea fcd1 	bl	8000574 <__aeabi_i2d>
 8015bd2:	4602      	mov	r2, r0
 8015bd4:	460b      	mov	r3, r1
 8015bd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015bda:	f7ea fb7d 	bl	80002d8 <__aeabi_dsub>
 8015bde:	3530      	adds	r5, #48	@ 0x30
 8015be0:	f806 5b01 	strb.w	r5, [r6], #1
 8015be4:	4602      	mov	r2, r0
 8015be6:	460b      	mov	r3, r1
 8015be8:	42a6      	cmp	r6, r4
 8015bea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015bee:	f04f 0200 	mov.w	r2, #0
 8015bf2:	d124      	bne.n	8015c3e <_dtoa_r+0x626>
 8015bf4:	4baf      	ldr	r3, [pc, #700]	@ (8015eb4 <_dtoa_r+0x89c>)
 8015bf6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015bfa:	f7ea fb6f 	bl	80002dc <__adddf3>
 8015bfe:	4602      	mov	r2, r0
 8015c00:	460b      	mov	r3, r1
 8015c02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015c06:	f7ea ffaf 	bl	8000b68 <__aeabi_dcmpgt>
 8015c0a:	2800      	cmp	r0, #0
 8015c0c:	d163      	bne.n	8015cd6 <_dtoa_r+0x6be>
 8015c0e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015c12:	49a8      	ldr	r1, [pc, #672]	@ (8015eb4 <_dtoa_r+0x89c>)
 8015c14:	2000      	movs	r0, #0
 8015c16:	f7ea fb5f 	bl	80002d8 <__aeabi_dsub>
 8015c1a:	4602      	mov	r2, r0
 8015c1c:	460b      	mov	r3, r1
 8015c1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015c22:	f7ea ff83 	bl	8000b2c <__aeabi_dcmplt>
 8015c26:	2800      	cmp	r0, #0
 8015c28:	f43f af14 	beq.w	8015a54 <_dtoa_r+0x43c>
 8015c2c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8015c2e:	1e73      	subs	r3, r6, #1
 8015c30:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015c32:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015c36:	2b30      	cmp	r3, #48	@ 0x30
 8015c38:	d0f8      	beq.n	8015c2c <_dtoa_r+0x614>
 8015c3a:	4647      	mov	r7, r8
 8015c3c:	e03b      	b.n	8015cb6 <_dtoa_r+0x69e>
 8015c3e:	4b9e      	ldr	r3, [pc, #632]	@ (8015eb8 <_dtoa_r+0x8a0>)
 8015c40:	f7ea fd02 	bl	8000648 <__aeabi_dmul>
 8015c44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015c48:	e7bc      	b.n	8015bc4 <_dtoa_r+0x5ac>
 8015c4a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015c4e:	4656      	mov	r6, sl
 8015c50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015c54:	4620      	mov	r0, r4
 8015c56:	4629      	mov	r1, r5
 8015c58:	f7ea fe20 	bl	800089c <__aeabi_ddiv>
 8015c5c:	f7ea ffa4 	bl	8000ba8 <__aeabi_d2iz>
 8015c60:	4680      	mov	r8, r0
 8015c62:	f7ea fc87 	bl	8000574 <__aeabi_i2d>
 8015c66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015c6a:	f7ea fced 	bl	8000648 <__aeabi_dmul>
 8015c6e:	4602      	mov	r2, r0
 8015c70:	460b      	mov	r3, r1
 8015c72:	4620      	mov	r0, r4
 8015c74:	4629      	mov	r1, r5
 8015c76:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8015c7a:	f7ea fb2d 	bl	80002d8 <__aeabi_dsub>
 8015c7e:	f806 4b01 	strb.w	r4, [r6], #1
 8015c82:	9d03      	ldr	r5, [sp, #12]
 8015c84:	eba6 040a 	sub.w	r4, r6, sl
 8015c88:	42a5      	cmp	r5, r4
 8015c8a:	4602      	mov	r2, r0
 8015c8c:	460b      	mov	r3, r1
 8015c8e:	d133      	bne.n	8015cf8 <_dtoa_r+0x6e0>
 8015c90:	f7ea fb24 	bl	80002dc <__adddf3>
 8015c94:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015c98:	4604      	mov	r4, r0
 8015c9a:	460d      	mov	r5, r1
 8015c9c:	f7ea ff64 	bl	8000b68 <__aeabi_dcmpgt>
 8015ca0:	b9c0      	cbnz	r0, 8015cd4 <_dtoa_r+0x6bc>
 8015ca2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015ca6:	4620      	mov	r0, r4
 8015ca8:	4629      	mov	r1, r5
 8015caa:	f7ea ff35 	bl	8000b18 <__aeabi_dcmpeq>
 8015cae:	b110      	cbz	r0, 8015cb6 <_dtoa_r+0x69e>
 8015cb0:	f018 0f01 	tst.w	r8, #1
 8015cb4:	d10e      	bne.n	8015cd4 <_dtoa_r+0x6bc>
 8015cb6:	9902      	ldr	r1, [sp, #8]
 8015cb8:	4648      	mov	r0, r9
 8015cba:	f000 fbbd 	bl	8016438 <_Bfree>
 8015cbe:	2300      	movs	r3, #0
 8015cc0:	7033      	strb	r3, [r6, #0]
 8015cc2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015cc4:	3701      	adds	r7, #1
 8015cc6:	601f      	str	r7, [r3, #0]
 8015cc8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	f000 824b 	beq.w	8016166 <_dtoa_r+0xb4e>
 8015cd0:	601e      	str	r6, [r3, #0]
 8015cd2:	e248      	b.n	8016166 <_dtoa_r+0xb4e>
 8015cd4:	46b8      	mov	r8, r7
 8015cd6:	4633      	mov	r3, r6
 8015cd8:	461e      	mov	r6, r3
 8015cda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015cde:	2a39      	cmp	r2, #57	@ 0x39
 8015ce0:	d106      	bne.n	8015cf0 <_dtoa_r+0x6d8>
 8015ce2:	459a      	cmp	sl, r3
 8015ce4:	d1f8      	bne.n	8015cd8 <_dtoa_r+0x6c0>
 8015ce6:	2230      	movs	r2, #48	@ 0x30
 8015ce8:	f108 0801 	add.w	r8, r8, #1
 8015cec:	f88a 2000 	strb.w	r2, [sl]
 8015cf0:	781a      	ldrb	r2, [r3, #0]
 8015cf2:	3201      	adds	r2, #1
 8015cf4:	701a      	strb	r2, [r3, #0]
 8015cf6:	e7a0      	b.n	8015c3a <_dtoa_r+0x622>
 8015cf8:	4b6f      	ldr	r3, [pc, #444]	@ (8015eb8 <_dtoa_r+0x8a0>)
 8015cfa:	2200      	movs	r2, #0
 8015cfc:	f7ea fca4 	bl	8000648 <__aeabi_dmul>
 8015d00:	2200      	movs	r2, #0
 8015d02:	2300      	movs	r3, #0
 8015d04:	4604      	mov	r4, r0
 8015d06:	460d      	mov	r5, r1
 8015d08:	f7ea ff06 	bl	8000b18 <__aeabi_dcmpeq>
 8015d0c:	2800      	cmp	r0, #0
 8015d0e:	d09f      	beq.n	8015c50 <_dtoa_r+0x638>
 8015d10:	e7d1      	b.n	8015cb6 <_dtoa_r+0x69e>
 8015d12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015d14:	2a00      	cmp	r2, #0
 8015d16:	f000 80ea 	beq.w	8015eee <_dtoa_r+0x8d6>
 8015d1a:	9a07      	ldr	r2, [sp, #28]
 8015d1c:	2a01      	cmp	r2, #1
 8015d1e:	f300 80cd 	bgt.w	8015ebc <_dtoa_r+0x8a4>
 8015d22:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8015d24:	2a00      	cmp	r2, #0
 8015d26:	f000 80c1 	beq.w	8015eac <_dtoa_r+0x894>
 8015d2a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8015d2e:	9c08      	ldr	r4, [sp, #32]
 8015d30:	9e00      	ldr	r6, [sp, #0]
 8015d32:	9a00      	ldr	r2, [sp, #0]
 8015d34:	441a      	add	r2, r3
 8015d36:	9200      	str	r2, [sp, #0]
 8015d38:	9a06      	ldr	r2, [sp, #24]
 8015d3a:	2101      	movs	r1, #1
 8015d3c:	441a      	add	r2, r3
 8015d3e:	4648      	mov	r0, r9
 8015d40:	9206      	str	r2, [sp, #24]
 8015d42:	f000 fc77 	bl	8016634 <__i2b>
 8015d46:	4605      	mov	r5, r0
 8015d48:	b166      	cbz	r6, 8015d64 <_dtoa_r+0x74c>
 8015d4a:	9b06      	ldr	r3, [sp, #24]
 8015d4c:	2b00      	cmp	r3, #0
 8015d4e:	dd09      	ble.n	8015d64 <_dtoa_r+0x74c>
 8015d50:	42b3      	cmp	r3, r6
 8015d52:	9a00      	ldr	r2, [sp, #0]
 8015d54:	bfa8      	it	ge
 8015d56:	4633      	movge	r3, r6
 8015d58:	1ad2      	subs	r2, r2, r3
 8015d5a:	9200      	str	r2, [sp, #0]
 8015d5c:	9a06      	ldr	r2, [sp, #24]
 8015d5e:	1af6      	subs	r6, r6, r3
 8015d60:	1ad3      	subs	r3, r2, r3
 8015d62:	9306      	str	r3, [sp, #24]
 8015d64:	9b08      	ldr	r3, [sp, #32]
 8015d66:	b30b      	cbz	r3, 8015dac <_dtoa_r+0x794>
 8015d68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	f000 80c6 	beq.w	8015efc <_dtoa_r+0x8e4>
 8015d70:	2c00      	cmp	r4, #0
 8015d72:	f000 80c0 	beq.w	8015ef6 <_dtoa_r+0x8de>
 8015d76:	4629      	mov	r1, r5
 8015d78:	4622      	mov	r2, r4
 8015d7a:	4648      	mov	r0, r9
 8015d7c:	f000 fd12 	bl	80167a4 <__pow5mult>
 8015d80:	9a02      	ldr	r2, [sp, #8]
 8015d82:	4601      	mov	r1, r0
 8015d84:	4605      	mov	r5, r0
 8015d86:	4648      	mov	r0, r9
 8015d88:	f000 fc6a 	bl	8016660 <__multiply>
 8015d8c:	9902      	ldr	r1, [sp, #8]
 8015d8e:	4680      	mov	r8, r0
 8015d90:	4648      	mov	r0, r9
 8015d92:	f000 fb51 	bl	8016438 <_Bfree>
 8015d96:	9b08      	ldr	r3, [sp, #32]
 8015d98:	1b1b      	subs	r3, r3, r4
 8015d9a:	9308      	str	r3, [sp, #32]
 8015d9c:	f000 80b1 	beq.w	8015f02 <_dtoa_r+0x8ea>
 8015da0:	9a08      	ldr	r2, [sp, #32]
 8015da2:	4641      	mov	r1, r8
 8015da4:	4648      	mov	r0, r9
 8015da6:	f000 fcfd 	bl	80167a4 <__pow5mult>
 8015daa:	9002      	str	r0, [sp, #8]
 8015dac:	2101      	movs	r1, #1
 8015dae:	4648      	mov	r0, r9
 8015db0:	f000 fc40 	bl	8016634 <__i2b>
 8015db4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015db6:	4604      	mov	r4, r0
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	f000 81d8 	beq.w	801616e <_dtoa_r+0xb56>
 8015dbe:	461a      	mov	r2, r3
 8015dc0:	4601      	mov	r1, r0
 8015dc2:	4648      	mov	r0, r9
 8015dc4:	f000 fcee 	bl	80167a4 <__pow5mult>
 8015dc8:	9b07      	ldr	r3, [sp, #28]
 8015dca:	2b01      	cmp	r3, #1
 8015dcc:	4604      	mov	r4, r0
 8015dce:	f300 809f 	bgt.w	8015f10 <_dtoa_r+0x8f8>
 8015dd2:	9b04      	ldr	r3, [sp, #16]
 8015dd4:	2b00      	cmp	r3, #0
 8015dd6:	f040 8097 	bne.w	8015f08 <_dtoa_r+0x8f0>
 8015dda:	9b05      	ldr	r3, [sp, #20]
 8015ddc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	f040 8093 	bne.w	8015f0c <_dtoa_r+0x8f4>
 8015de6:	9b05      	ldr	r3, [sp, #20]
 8015de8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015dec:	0d1b      	lsrs	r3, r3, #20
 8015dee:	051b      	lsls	r3, r3, #20
 8015df0:	b133      	cbz	r3, 8015e00 <_dtoa_r+0x7e8>
 8015df2:	9b00      	ldr	r3, [sp, #0]
 8015df4:	3301      	adds	r3, #1
 8015df6:	9300      	str	r3, [sp, #0]
 8015df8:	9b06      	ldr	r3, [sp, #24]
 8015dfa:	3301      	adds	r3, #1
 8015dfc:	9306      	str	r3, [sp, #24]
 8015dfe:	2301      	movs	r3, #1
 8015e00:	9308      	str	r3, [sp, #32]
 8015e02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015e04:	2b00      	cmp	r3, #0
 8015e06:	f000 81b8 	beq.w	801617a <_dtoa_r+0xb62>
 8015e0a:	6923      	ldr	r3, [r4, #16]
 8015e0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015e10:	6918      	ldr	r0, [r3, #16]
 8015e12:	f000 fbc3 	bl	801659c <__hi0bits>
 8015e16:	f1c0 0020 	rsb	r0, r0, #32
 8015e1a:	9b06      	ldr	r3, [sp, #24]
 8015e1c:	4418      	add	r0, r3
 8015e1e:	f010 001f 	ands.w	r0, r0, #31
 8015e22:	f000 8082 	beq.w	8015f2a <_dtoa_r+0x912>
 8015e26:	f1c0 0320 	rsb	r3, r0, #32
 8015e2a:	2b04      	cmp	r3, #4
 8015e2c:	dd73      	ble.n	8015f16 <_dtoa_r+0x8fe>
 8015e2e:	9b00      	ldr	r3, [sp, #0]
 8015e30:	f1c0 001c 	rsb	r0, r0, #28
 8015e34:	4403      	add	r3, r0
 8015e36:	9300      	str	r3, [sp, #0]
 8015e38:	9b06      	ldr	r3, [sp, #24]
 8015e3a:	4403      	add	r3, r0
 8015e3c:	4406      	add	r6, r0
 8015e3e:	9306      	str	r3, [sp, #24]
 8015e40:	9b00      	ldr	r3, [sp, #0]
 8015e42:	2b00      	cmp	r3, #0
 8015e44:	dd05      	ble.n	8015e52 <_dtoa_r+0x83a>
 8015e46:	9902      	ldr	r1, [sp, #8]
 8015e48:	461a      	mov	r2, r3
 8015e4a:	4648      	mov	r0, r9
 8015e4c:	f000 fd04 	bl	8016858 <__lshift>
 8015e50:	9002      	str	r0, [sp, #8]
 8015e52:	9b06      	ldr	r3, [sp, #24]
 8015e54:	2b00      	cmp	r3, #0
 8015e56:	dd05      	ble.n	8015e64 <_dtoa_r+0x84c>
 8015e58:	4621      	mov	r1, r4
 8015e5a:	461a      	mov	r2, r3
 8015e5c:	4648      	mov	r0, r9
 8015e5e:	f000 fcfb 	bl	8016858 <__lshift>
 8015e62:	4604      	mov	r4, r0
 8015e64:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	d061      	beq.n	8015f2e <_dtoa_r+0x916>
 8015e6a:	9802      	ldr	r0, [sp, #8]
 8015e6c:	4621      	mov	r1, r4
 8015e6e:	f000 fd5f 	bl	8016930 <__mcmp>
 8015e72:	2800      	cmp	r0, #0
 8015e74:	da5b      	bge.n	8015f2e <_dtoa_r+0x916>
 8015e76:	2300      	movs	r3, #0
 8015e78:	9902      	ldr	r1, [sp, #8]
 8015e7a:	220a      	movs	r2, #10
 8015e7c:	4648      	mov	r0, r9
 8015e7e:	f000 fafd 	bl	801647c <__multadd>
 8015e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015e84:	9002      	str	r0, [sp, #8]
 8015e86:	f107 38ff 	add.w	r8, r7, #4294967295
 8015e8a:	2b00      	cmp	r3, #0
 8015e8c:	f000 8177 	beq.w	801617e <_dtoa_r+0xb66>
 8015e90:	4629      	mov	r1, r5
 8015e92:	2300      	movs	r3, #0
 8015e94:	220a      	movs	r2, #10
 8015e96:	4648      	mov	r0, r9
 8015e98:	f000 faf0 	bl	801647c <__multadd>
 8015e9c:	f1bb 0f00 	cmp.w	fp, #0
 8015ea0:	4605      	mov	r5, r0
 8015ea2:	dc6f      	bgt.n	8015f84 <_dtoa_r+0x96c>
 8015ea4:	9b07      	ldr	r3, [sp, #28]
 8015ea6:	2b02      	cmp	r3, #2
 8015ea8:	dc49      	bgt.n	8015f3e <_dtoa_r+0x926>
 8015eaa:	e06b      	b.n	8015f84 <_dtoa_r+0x96c>
 8015eac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015eae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8015eb2:	e73c      	b.n	8015d2e <_dtoa_r+0x716>
 8015eb4:	3fe00000 	.word	0x3fe00000
 8015eb8:	40240000 	.word	0x40240000
 8015ebc:	9b03      	ldr	r3, [sp, #12]
 8015ebe:	1e5c      	subs	r4, r3, #1
 8015ec0:	9b08      	ldr	r3, [sp, #32]
 8015ec2:	42a3      	cmp	r3, r4
 8015ec4:	db09      	blt.n	8015eda <_dtoa_r+0x8c2>
 8015ec6:	1b1c      	subs	r4, r3, r4
 8015ec8:	9b03      	ldr	r3, [sp, #12]
 8015eca:	2b00      	cmp	r3, #0
 8015ecc:	f6bf af30 	bge.w	8015d30 <_dtoa_r+0x718>
 8015ed0:	9b00      	ldr	r3, [sp, #0]
 8015ed2:	9a03      	ldr	r2, [sp, #12]
 8015ed4:	1a9e      	subs	r6, r3, r2
 8015ed6:	2300      	movs	r3, #0
 8015ed8:	e72b      	b.n	8015d32 <_dtoa_r+0x71a>
 8015eda:	9b08      	ldr	r3, [sp, #32]
 8015edc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015ede:	9408      	str	r4, [sp, #32]
 8015ee0:	1ae3      	subs	r3, r4, r3
 8015ee2:	441a      	add	r2, r3
 8015ee4:	9e00      	ldr	r6, [sp, #0]
 8015ee6:	9b03      	ldr	r3, [sp, #12]
 8015ee8:	920d      	str	r2, [sp, #52]	@ 0x34
 8015eea:	2400      	movs	r4, #0
 8015eec:	e721      	b.n	8015d32 <_dtoa_r+0x71a>
 8015eee:	9c08      	ldr	r4, [sp, #32]
 8015ef0:	9e00      	ldr	r6, [sp, #0]
 8015ef2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8015ef4:	e728      	b.n	8015d48 <_dtoa_r+0x730>
 8015ef6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8015efa:	e751      	b.n	8015da0 <_dtoa_r+0x788>
 8015efc:	9a08      	ldr	r2, [sp, #32]
 8015efe:	9902      	ldr	r1, [sp, #8]
 8015f00:	e750      	b.n	8015da4 <_dtoa_r+0x78c>
 8015f02:	f8cd 8008 	str.w	r8, [sp, #8]
 8015f06:	e751      	b.n	8015dac <_dtoa_r+0x794>
 8015f08:	2300      	movs	r3, #0
 8015f0a:	e779      	b.n	8015e00 <_dtoa_r+0x7e8>
 8015f0c:	9b04      	ldr	r3, [sp, #16]
 8015f0e:	e777      	b.n	8015e00 <_dtoa_r+0x7e8>
 8015f10:	2300      	movs	r3, #0
 8015f12:	9308      	str	r3, [sp, #32]
 8015f14:	e779      	b.n	8015e0a <_dtoa_r+0x7f2>
 8015f16:	d093      	beq.n	8015e40 <_dtoa_r+0x828>
 8015f18:	9a00      	ldr	r2, [sp, #0]
 8015f1a:	331c      	adds	r3, #28
 8015f1c:	441a      	add	r2, r3
 8015f1e:	9200      	str	r2, [sp, #0]
 8015f20:	9a06      	ldr	r2, [sp, #24]
 8015f22:	441a      	add	r2, r3
 8015f24:	441e      	add	r6, r3
 8015f26:	9206      	str	r2, [sp, #24]
 8015f28:	e78a      	b.n	8015e40 <_dtoa_r+0x828>
 8015f2a:	4603      	mov	r3, r0
 8015f2c:	e7f4      	b.n	8015f18 <_dtoa_r+0x900>
 8015f2e:	9b03      	ldr	r3, [sp, #12]
 8015f30:	2b00      	cmp	r3, #0
 8015f32:	46b8      	mov	r8, r7
 8015f34:	dc20      	bgt.n	8015f78 <_dtoa_r+0x960>
 8015f36:	469b      	mov	fp, r3
 8015f38:	9b07      	ldr	r3, [sp, #28]
 8015f3a:	2b02      	cmp	r3, #2
 8015f3c:	dd1e      	ble.n	8015f7c <_dtoa_r+0x964>
 8015f3e:	f1bb 0f00 	cmp.w	fp, #0
 8015f42:	f47f adb1 	bne.w	8015aa8 <_dtoa_r+0x490>
 8015f46:	4621      	mov	r1, r4
 8015f48:	465b      	mov	r3, fp
 8015f4a:	2205      	movs	r2, #5
 8015f4c:	4648      	mov	r0, r9
 8015f4e:	f000 fa95 	bl	801647c <__multadd>
 8015f52:	4601      	mov	r1, r0
 8015f54:	4604      	mov	r4, r0
 8015f56:	9802      	ldr	r0, [sp, #8]
 8015f58:	f000 fcea 	bl	8016930 <__mcmp>
 8015f5c:	2800      	cmp	r0, #0
 8015f5e:	f77f ada3 	ble.w	8015aa8 <_dtoa_r+0x490>
 8015f62:	4656      	mov	r6, sl
 8015f64:	2331      	movs	r3, #49	@ 0x31
 8015f66:	f806 3b01 	strb.w	r3, [r6], #1
 8015f6a:	f108 0801 	add.w	r8, r8, #1
 8015f6e:	e59f      	b.n	8015ab0 <_dtoa_r+0x498>
 8015f70:	9c03      	ldr	r4, [sp, #12]
 8015f72:	46b8      	mov	r8, r7
 8015f74:	4625      	mov	r5, r4
 8015f76:	e7f4      	b.n	8015f62 <_dtoa_r+0x94a>
 8015f78:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8015f7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015f7e:	2b00      	cmp	r3, #0
 8015f80:	f000 8101 	beq.w	8016186 <_dtoa_r+0xb6e>
 8015f84:	2e00      	cmp	r6, #0
 8015f86:	dd05      	ble.n	8015f94 <_dtoa_r+0x97c>
 8015f88:	4629      	mov	r1, r5
 8015f8a:	4632      	mov	r2, r6
 8015f8c:	4648      	mov	r0, r9
 8015f8e:	f000 fc63 	bl	8016858 <__lshift>
 8015f92:	4605      	mov	r5, r0
 8015f94:	9b08      	ldr	r3, [sp, #32]
 8015f96:	2b00      	cmp	r3, #0
 8015f98:	d05c      	beq.n	8016054 <_dtoa_r+0xa3c>
 8015f9a:	6869      	ldr	r1, [r5, #4]
 8015f9c:	4648      	mov	r0, r9
 8015f9e:	f000 fa0b 	bl	80163b8 <_Balloc>
 8015fa2:	4606      	mov	r6, r0
 8015fa4:	b928      	cbnz	r0, 8015fb2 <_dtoa_r+0x99a>
 8015fa6:	4b82      	ldr	r3, [pc, #520]	@ (80161b0 <_dtoa_r+0xb98>)
 8015fa8:	4602      	mov	r2, r0
 8015faa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8015fae:	f7ff bb4a 	b.w	8015646 <_dtoa_r+0x2e>
 8015fb2:	692a      	ldr	r2, [r5, #16]
 8015fb4:	3202      	adds	r2, #2
 8015fb6:	0092      	lsls	r2, r2, #2
 8015fb8:	f105 010c 	add.w	r1, r5, #12
 8015fbc:	300c      	adds	r0, #12
 8015fbe:	f7ff fa8c 	bl	80154da <memcpy>
 8015fc2:	2201      	movs	r2, #1
 8015fc4:	4631      	mov	r1, r6
 8015fc6:	4648      	mov	r0, r9
 8015fc8:	f000 fc46 	bl	8016858 <__lshift>
 8015fcc:	f10a 0301 	add.w	r3, sl, #1
 8015fd0:	9300      	str	r3, [sp, #0]
 8015fd2:	eb0a 030b 	add.w	r3, sl, fp
 8015fd6:	9308      	str	r3, [sp, #32]
 8015fd8:	9b04      	ldr	r3, [sp, #16]
 8015fda:	f003 0301 	and.w	r3, r3, #1
 8015fde:	462f      	mov	r7, r5
 8015fe0:	9306      	str	r3, [sp, #24]
 8015fe2:	4605      	mov	r5, r0
 8015fe4:	9b00      	ldr	r3, [sp, #0]
 8015fe6:	9802      	ldr	r0, [sp, #8]
 8015fe8:	4621      	mov	r1, r4
 8015fea:	f103 3bff 	add.w	fp, r3, #4294967295
 8015fee:	f7ff fa89 	bl	8015504 <quorem>
 8015ff2:	4603      	mov	r3, r0
 8015ff4:	3330      	adds	r3, #48	@ 0x30
 8015ff6:	9003      	str	r0, [sp, #12]
 8015ff8:	4639      	mov	r1, r7
 8015ffa:	9802      	ldr	r0, [sp, #8]
 8015ffc:	9309      	str	r3, [sp, #36]	@ 0x24
 8015ffe:	f000 fc97 	bl	8016930 <__mcmp>
 8016002:	462a      	mov	r2, r5
 8016004:	9004      	str	r0, [sp, #16]
 8016006:	4621      	mov	r1, r4
 8016008:	4648      	mov	r0, r9
 801600a:	f000 fcad 	bl	8016968 <__mdiff>
 801600e:	68c2      	ldr	r2, [r0, #12]
 8016010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016012:	4606      	mov	r6, r0
 8016014:	bb02      	cbnz	r2, 8016058 <_dtoa_r+0xa40>
 8016016:	4601      	mov	r1, r0
 8016018:	9802      	ldr	r0, [sp, #8]
 801601a:	f000 fc89 	bl	8016930 <__mcmp>
 801601e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016020:	4602      	mov	r2, r0
 8016022:	4631      	mov	r1, r6
 8016024:	4648      	mov	r0, r9
 8016026:	920c      	str	r2, [sp, #48]	@ 0x30
 8016028:	9309      	str	r3, [sp, #36]	@ 0x24
 801602a:	f000 fa05 	bl	8016438 <_Bfree>
 801602e:	9b07      	ldr	r3, [sp, #28]
 8016030:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016032:	9e00      	ldr	r6, [sp, #0]
 8016034:	ea42 0103 	orr.w	r1, r2, r3
 8016038:	9b06      	ldr	r3, [sp, #24]
 801603a:	4319      	orrs	r1, r3
 801603c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801603e:	d10d      	bne.n	801605c <_dtoa_r+0xa44>
 8016040:	2b39      	cmp	r3, #57	@ 0x39
 8016042:	d027      	beq.n	8016094 <_dtoa_r+0xa7c>
 8016044:	9a04      	ldr	r2, [sp, #16]
 8016046:	2a00      	cmp	r2, #0
 8016048:	dd01      	ble.n	801604e <_dtoa_r+0xa36>
 801604a:	9b03      	ldr	r3, [sp, #12]
 801604c:	3331      	adds	r3, #49	@ 0x31
 801604e:	f88b 3000 	strb.w	r3, [fp]
 8016052:	e52e      	b.n	8015ab2 <_dtoa_r+0x49a>
 8016054:	4628      	mov	r0, r5
 8016056:	e7b9      	b.n	8015fcc <_dtoa_r+0x9b4>
 8016058:	2201      	movs	r2, #1
 801605a:	e7e2      	b.n	8016022 <_dtoa_r+0xa0a>
 801605c:	9904      	ldr	r1, [sp, #16]
 801605e:	2900      	cmp	r1, #0
 8016060:	db04      	blt.n	801606c <_dtoa_r+0xa54>
 8016062:	9807      	ldr	r0, [sp, #28]
 8016064:	4301      	orrs	r1, r0
 8016066:	9806      	ldr	r0, [sp, #24]
 8016068:	4301      	orrs	r1, r0
 801606a:	d120      	bne.n	80160ae <_dtoa_r+0xa96>
 801606c:	2a00      	cmp	r2, #0
 801606e:	ddee      	ble.n	801604e <_dtoa_r+0xa36>
 8016070:	9902      	ldr	r1, [sp, #8]
 8016072:	9300      	str	r3, [sp, #0]
 8016074:	2201      	movs	r2, #1
 8016076:	4648      	mov	r0, r9
 8016078:	f000 fbee 	bl	8016858 <__lshift>
 801607c:	4621      	mov	r1, r4
 801607e:	9002      	str	r0, [sp, #8]
 8016080:	f000 fc56 	bl	8016930 <__mcmp>
 8016084:	2800      	cmp	r0, #0
 8016086:	9b00      	ldr	r3, [sp, #0]
 8016088:	dc02      	bgt.n	8016090 <_dtoa_r+0xa78>
 801608a:	d1e0      	bne.n	801604e <_dtoa_r+0xa36>
 801608c:	07da      	lsls	r2, r3, #31
 801608e:	d5de      	bpl.n	801604e <_dtoa_r+0xa36>
 8016090:	2b39      	cmp	r3, #57	@ 0x39
 8016092:	d1da      	bne.n	801604a <_dtoa_r+0xa32>
 8016094:	2339      	movs	r3, #57	@ 0x39
 8016096:	f88b 3000 	strb.w	r3, [fp]
 801609a:	4633      	mov	r3, r6
 801609c:	461e      	mov	r6, r3
 801609e:	3b01      	subs	r3, #1
 80160a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80160a4:	2a39      	cmp	r2, #57	@ 0x39
 80160a6:	d04e      	beq.n	8016146 <_dtoa_r+0xb2e>
 80160a8:	3201      	adds	r2, #1
 80160aa:	701a      	strb	r2, [r3, #0]
 80160ac:	e501      	b.n	8015ab2 <_dtoa_r+0x49a>
 80160ae:	2a00      	cmp	r2, #0
 80160b0:	dd03      	ble.n	80160ba <_dtoa_r+0xaa2>
 80160b2:	2b39      	cmp	r3, #57	@ 0x39
 80160b4:	d0ee      	beq.n	8016094 <_dtoa_r+0xa7c>
 80160b6:	3301      	adds	r3, #1
 80160b8:	e7c9      	b.n	801604e <_dtoa_r+0xa36>
 80160ba:	9a00      	ldr	r2, [sp, #0]
 80160bc:	9908      	ldr	r1, [sp, #32]
 80160be:	f802 3c01 	strb.w	r3, [r2, #-1]
 80160c2:	428a      	cmp	r2, r1
 80160c4:	d028      	beq.n	8016118 <_dtoa_r+0xb00>
 80160c6:	9902      	ldr	r1, [sp, #8]
 80160c8:	2300      	movs	r3, #0
 80160ca:	220a      	movs	r2, #10
 80160cc:	4648      	mov	r0, r9
 80160ce:	f000 f9d5 	bl	801647c <__multadd>
 80160d2:	42af      	cmp	r7, r5
 80160d4:	9002      	str	r0, [sp, #8]
 80160d6:	f04f 0300 	mov.w	r3, #0
 80160da:	f04f 020a 	mov.w	r2, #10
 80160de:	4639      	mov	r1, r7
 80160e0:	4648      	mov	r0, r9
 80160e2:	d107      	bne.n	80160f4 <_dtoa_r+0xadc>
 80160e4:	f000 f9ca 	bl	801647c <__multadd>
 80160e8:	4607      	mov	r7, r0
 80160ea:	4605      	mov	r5, r0
 80160ec:	9b00      	ldr	r3, [sp, #0]
 80160ee:	3301      	adds	r3, #1
 80160f0:	9300      	str	r3, [sp, #0]
 80160f2:	e777      	b.n	8015fe4 <_dtoa_r+0x9cc>
 80160f4:	f000 f9c2 	bl	801647c <__multadd>
 80160f8:	4629      	mov	r1, r5
 80160fa:	4607      	mov	r7, r0
 80160fc:	2300      	movs	r3, #0
 80160fe:	220a      	movs	r2, #10
 8016100:	4648      	mov	r0, r9
 8016102:	f000 f9bb 	bl	801647c <__multadd>
 8016106:	4605      	mov	r5, r0
 8016108:	e7f0      	b.n	80160ec <_dtoa_r+0xad4>
 801610a:	f1bb 0f00 	cmp.w	fp, #0
 801610e:	bfcc      	ite	gt
 8016110:	465e      	movgt	r6, fp
 8016112:	2601      	movle	r6, #1
 8016114:	4456      	add	r6, sl
 8016116:	2700      	movs	r7, #0
 8016118:	9902      	ldr	r1, [sp, #8]
 801611a:	9300      	str	r3, [sp, #0]
 801611c:	2201      	movs	r2, #1
 801611e:	4648      	mov	r0, r9
 8016120:	f000 fb9a 	bl	8016858 <__lshift>
 8016124:	4621      	mov	r1, r4
 8016126:	9002      	str	r0, [sp, #8]
 8016128:	f000 fc02 	bl	8016930 <__mcmp>
 801612c:	2800      	cmp	r0, #0
 801612e:	dcb4      	bgt.n	801609a <_dtoa_r+0xa82>
 8016130:	d102      	bne.n	8016138 <_dtoa_r+0xb20>
 8016132:	9b00      	ldr	r3, [sp, #0]
 8016134:	07db      	lsls	r3, r3, #31
 8016136:	d4b0      	bmi.n	801609a <_dtoa_r+0xa82>
 8016138:	4633      	mov	r3, r6
 801613a:	461e      	mov	r6, r3
 801613c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016140:	2a30      	cmp	r2, #48	@ 0x30
 8016142:	d0fa      	beq.n	801613a <_dtoa_r+0xb22>
 8016144:	e4b5      	b.n	8015ab2 <_dtoa_r+0x49a>
 8016146:	459a      	cmp	sl, r3
 8016148:	d1a8      	bne.n	801609c <_dtoa_r+0xa84>
 801614a:	2331      	movs	r3, #49	@ 0x31
 801614c:	f108 0801 	add.w	r8, r8, #1
 8016150:	f88a 3000 	strb.w	r3, [sl]
 8016154:	e4ad      	b.n	8015ab2 <_dtoa_r+0x49a>
 8016156:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016158:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80161b4 <_dtoa_r+0xb9c>
 801615c:	b11b      	cbz	r3, 8016166 <_dtoa_r+0xb4e>
 801615e:	f10a 0308 	add.w	r3, sl, #8
 8016162:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8016164:	6013      	str	r3, [r2, #0]
 8016166:	4650      	mov	r0, sl
 8016168:	b017      	add	sp, #92	@ 0x5c
 801616a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801616e:	9b07      	ldr	r3, [sp, #28]
 8016170:	2b01      	cmp	r3, #1
 8016172:	f77f ae2e 	ble.w	8015dd2 <_dtoa_r+0x7ba>
 8016176:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016178:	9308      	str	r3, [sp, #32]
 801617a:	2001      	movs	r0, #1
 801617c:	e64d      	b.n	8015e1a <_dtoa_r+0x802>
 801617e:	f1bb 0f00 	cmp.w	fp, #0
 8016182:	f77f aed9 	ble.w	8015f38 <_dtoa_r+0x920>
 8016186:	4656      	mov	r6, sl
 8016188:	9802      	ldr	r0, [sp, #8]
 801618a:	4621      	mov	r1, r4
 801618c:	f7ff f9ba 	bl	8015504 <quorem>
 8016190:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8016194:	f806 3b01 	strb.w	r3, [r6], #1
 8016198:	eba6 020a 	sub.w	r2, r6, sl
 801619c:	4593      	cmp	fp, r2
 801619e:	ddb4      	ble.n	801610a <_dtoa_r+0xaf2>
 80161a0:	9902      	ldr	r1, [sp, #8]
 80161a2:	2300      	movs	r3, #0
 80161a4:	220a      	movs	r2, #10
 80161a6:	4648      	mov	r0, r9
 80161a8:	f000 f968 	bl	801647c <__multadd>
 80161ac:	9002      	str	r0, [sp, #8]
 80161ae:	e7eb      	b.n	8016188 <_dtoa_r+0xb70>
 80161b0:	0801b8a5 	.word	0x0801b8a5
 80161b4:	0801b829 	.word	0x0801b829

080161b8 <_free_r>:
 80161b8:	b538      	push	{r3, r4, r5, lr}
 80161ba:	4605      	mov	r5, r0
 80161bc:	2900      	cmp	r1, #0
 80161be:	d041      	beq.n	8016244 <_free_r+0x8c>
 80161c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80161c4:	1f0c      	subs	r4, r1, #4
 80161c6:	2b00      	cmp	r3, #0
 80161c8:	bfb8      	it	lt
 80161ca:	18e4      	addlt	r4, r4, r3
 80161cc:	f000 f8e8 	bl	80163a0 <__malloc_lock>
 80161d0:	4a1d      	ldr	r2, [pc, #116]	@ (8016248 <_free_r+0x90>)
 80161d2:	6813      	ldr	r3, [r2, #0]
 80161d4:	b933      	cbnz	r3, 80161e4 <_free_r+0x2c>
 80161d6:	6063      	str	r3, [r4, #4]
 80161d8:	6014      	str	r4, [r2, #0]
 80161da:	4628      	mov	r0, r5
 80161dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80161e0:	f000 b8e4 	b.w	80163ac <__malloc_unlock>
 80161e4:	42a3      	cmp	r3, r4
 80161e6:	d908      	bls.n	80161fa <_free_r+0x42>
 80161e8:	6820      	ldr	r0, [r4, #0]
 80161ea:	1821      	adds	r1, r4, r0
 80161ec:	428b      	cmp	r3, r1
 80161ee:	bf01      	itttt	eq
 80161f0:	6819      	ldreq	r1, [r3, #0]
 80161f2:	685b      	ldreq	r3, [r3, #4]
 80161f4:	1809      	addeq	r1, r1, r0
 80161f6:	6021      	streq	r1, [r4, #0]
 80161f8:	e7ed      	b.n	80161d6 <_free_r+0x1e>
 80161fa:	461a      	mov	r2, r3
 80161fc:	685b      	ldr	r3, [r3, #4]
 80161fe:	b10b      	cbz	r3, 8016204 <_free_r+0x4c>
 8016200:	42a3      	cmp	r3, r4
 8016202:	d9fa      	bls.n	80161fa <_free_r+0x42>
 8016204:	6811      	ldr	r1, [r2, #0]
 8016206:	1850      	adds	r0, r2, r1
 8016208:	42a0      	cmp	r0, r4
 801620a:	d10b      	bne.n	8016224 <_free_r+0x6c>
 801620c:	6820      	ldr	r0, [r4, #0]
 801620e:	4401      	add	r1, r0
 8016210:	1850      	adds	r0, r2, r1
 8016212:	4283      	cmp	r3, r0
 8016214:	6011      	str	r1, [r2, #0]
 8016216:	d1e0      	bne.n	80161da <_free_r+0x22>
 8016218:	6818      	ldr	r0, [r3, #0]
 801621a:	685b      	ldr	r3, [r3, #4]
 801621c:	6053      	str	r3, [r2, #4]
 801621e:	4408      	add	r0, r1
 8016220:	6010      	str	r0, [r2, #0]
 8016222:	e7da      	b.n	80161da <_free_r+0x22>
 8016224:	d902      	bls.n	801622c <_free_r+0x74>
 8016226:	230c      	movs	r3, #12
 8016228:	602b      	str	r3, [r5, #0]
 801622a:	e7d6      	b.n	80161da <_free_r+0x22>
 801622c:	6820      	ldr	r0, [r4, #0]
 801622e:	1821      	adds	r1, r4, r0
 8016230:	428b      	cmp	r3, r1
 8016232:	bf04      	itt	eq
 8016234:	6819      	ldreq	r1, [r3, #0]
 8016236:	685b      	ldreq	r3, [r3, #4]
 8016238:	6063      	str	r3, [r4, #4]
 801623a:	bf04      	itt	eq
 801623c:	1809      	addeq	r1, r1, r0
 801623e:	6021      	streq	r1, [r4, #0]
 8016240:	6054      	str	r4, [r2, #4]
 8016242:	e7ca      	b.n	80161da <_free_r+0x22>
 8016244:	bd38      	pop	{r3, r4, r5, pc}
 8016246:	bf00      	nop
 8016248:	200048e0 	.word	0x200048e0

0801624c <malloc>:
 801624c:	4b02      	ldr	r3, [pc, #8]	@ (8016258 <malloc+0xc>)
 801624e:	4601      	mov	r1, r0
 8016250:	6818      	ldr	r0, [r3, #0]
 8016252:	f000 b825 	b.w	80162a0 <_malloc_r>
 8016256:	bf00      	nop
 8016258:	20000058 	.word	0x20000058

0801625c <sbrk_aligned>:
 801625c:	b570      	push	{r4, r5, r6, lr}
 801625e:	4e0f      	ldr	r6, [pc, #60]	@ (801629c <sbrk_aligned+0x40>)
 8016260:	460c      	mov	r4, r1
 8016262:	6831      	ldr	r1, [r6, #0]
 8016264:	4605      	mov	r5, r0
 8016266:	b911      	cbnz	r1, 801626e <sbrk_aligned+0x12>
 8016268:	f001 fe88 	bl	8017f7c <_sbrk_r>
 801626c:	6030      	str	r0, [r6, #0]
 801626e:	4621      	mov	r1, r4
 8016270:	4628      	mov	r0, r5
 8016272:	f001 fe83 	bl	8017f7c <_sbrk_r>
 8016276:	1c43      	adds	r3, r0, #1
 8016278:	d103      	bne.n	8016282 <sbrk_aligned+0x26>
 801627a:	f04f 34ff 	mov.w	r4, #4294967295
 801627e:	4620      	mov	r0, r4
 8016280:	bd70      	pop	{r4, r5, r6, pc}
 8016282:	1cc4      	adds	r4, r0, #3
 8016284:	f024 0403 	bic.w	r4, r4, #3
 8016288:	42a0      	cmp	r0, r4
 801628a:	d0f8      	beq.n	801627e <sbrk_aligned+0x22>
 801628c:	1a21      	subs	r1, r4, r0
 801628e:	4628      	mov	r0, r5
 8016290:	f001 fe74 	bl	8017f7c <_sbrk_r>
 8016294:	3001      	adds	r0, #1
 8016296:	d1f2      	bne.n	801627e <sbrk_aligned+0x22>
 8016298:	e7ef      	b.n	801627a <sbrk_aligned+0x1e>
 801629a:	bf00      	nop
 801629c:	200048dc 	.word	0x200048dc

080162a0 <_malloc_r>:
 80162a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80162a4:	1ccd      	adds	r5, r1, #3
 80162a6:	f025 0503 	bic.w	r5, r5, #3
 80162aa:	3508      	adds	r5, #8
 80162ac:	2d0c      	cmp	r5, #12
 80162ae:	bf38      	it	cc
 80162b0:	250c      	movcc	r5, #12
 80162b2:	2d00      	cmp	r5, #0
 80162b4:	4606      	mov	r6, r0
 80162b6:	db01      	blt.n	80162bc <_malloc_r+0x1c>
 80162b8:	42a9      	cmp	r1, r5
 80162ba:	d904      	bls.n	80162c6 <_malloc_r+0x26>
 80162bc:	230c      	movs	r3, #12
 80162be:	6033      	str	r3, [r6, #0]
 80162c0:	2000      	movs	r0, #0
 80162c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80162c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801639c <_malloc_r+0xfc>
 80162ca:	f000 f869 	bl	80163a0 <__malloc_lock>
 80162ce:	f8d8 3000 	ldr.w	r3, [r8]
 80162d2:	461c      	mov	r4, r3
 80162d4:	bb44      	cbnz	r4, 8016328 <_malloc_r+0x88>
 80162d6:	4629      	mov	r1, r5
 80162d8:	4630      	mov	r0, r6
 80162da:	f7ff ffbf 	bl	801625c <sbrk_aligned>
 80162de:	1c43      	adds	r3, r0, #1
 80162e0:	4604      	mov	r4, r0
 80162e2:	d158      	bne.n	8016396 <_malloc_r+0xf6>
 80162e4:	f8d8 4000 	ldr.w	r4, [r8]
 80162e8:	4627      	mov	r7, r4
 80162ea:	2f00      	cmp	r7, #0
 80162ec:	d143      	bne.n	8016376 <_malloc_r+0xd6>
 80162ee:	2c00      	cmp	r4, #0
 80162f0:	d04b      	beq.n	801638a <_malloc_r+0xea>
 80162f2:	6823      	ldr	r3, [r4, #0]
 80162f4:	4639      	mov	r1, r7
 80162f6:	4630      	mov	r0, r6
 80162f8:	eb04 0903 	add.w	r9, r4, r3
 80162fc:	f001 fe3e 	bl	8017f7c <_sbrk_r>
 8016300:	4581      	cmp	r9, r0
 8016302:	d142      	bne.n	801638a <_malloc_r+0xea>
 8016304:	6821      	ldr	r1, [r4, #0]
 8016306:	1a6d      	subs	r5, r5, r1
 8016308:	4629      	mov	r1, r5
 801630a:	4630      	mov	r0, r6
 801630c:	f7ff ffa6 	bl	801625c <sbrk_aligned>
 8016310:	3001      	adds	r0, #1
 8016312:	d03a      	beq.n	801638a <_malloc_r+0xea>
 8016314:	6823      	ldr	r3, [r4, #0]
 8016316:	442b      	add	r3, r5
 8016318:	6023      	str	r3, [r4, #0]
 801631a:	f8d8 3000 	ldr.w	r3, [r8]
 801631e:	685a      	ldr	r2, [r3, #4]
 8016320:	bb62      	cbnz	r2, 801637c <_malloc_r+0xdc>
 8016322:	f8c8 7000 	str.w	r7, [r8]
 8016326:	e00f      	b.n	8016348 <_malloc_r+0xa8>
 8016328:	6822      	ldr	r2, [r4, #0]
 801632a:	1b52      	subs	r2, r2, r5
 801632c:	d420      	bmi.n	8016370 <_malloc_r+0xd0>
 801632e:	2a0b      	cmp	r2, #11
 8016330:	d917      	bls.n	8016362 <_malloc_r+0xc2>
 8016332:	1961      	adds	r1, r4, r5
 8016334:	42a3      	cmp	r3, r4
 8016336:	6025      	str	r5, [r4, #0]
 8016338:	bf18      	it	ne
 801633a:	6059      	strne	r1, [r3, #4]
 801633c:	6863      	ldr	r3, [r4, #4]
 801633e:	bf08      	it	eq
 8016340:	f8c8 1000 	streq.w	r1, [r8]
 8016344:	5162      	str	r2, [r4, r5]
 8016346:	604b      	str	r3, [r1, #4]
 8016348:	4630      	mov	r0, r6
 801634a:	f000 f82f 	bl	80163ac <__malloc_unlock>
 801634e:	f104 000b 	add.w	r0, r4, #11
 8016352:	1d23      	adds	r3, r4, #4
 8016354:	f020 0007 	bic.w	r0, r0, #7
 8016358:	1ac2      	subs	r2, r0, r3
 801635a:	bf1c      	itt	ne
 801635c:	1a1b      	subne	r3, r3, r0
 801635e:	50a3      	strne	r3, [r4, r2]
 8016360:	e7af      	b.n	80162c2 <_malloc_r+0x22>
 8016362:	6862      	ldr	r2, [r4, #4]
 8016364:	42a3      	cmp	r3, r4
 8016366:	bf0c      	ite	eq
 8016368:	f8c8 2000 	streq.w	r2, [r8]
 801636c:	605a      	strne	r2, [r3, #4]
 801636e:	e7eb      	b.n	8016348 <_malloc_r+0xa8>
 8016370:	4623      	mov	r3, r4
 8016372:	6864      	ldr	r4, [r4, #4]
 8016374:	e7ae      	b.n	80162d4 <_malloc_r+0x34>
 8016376:	463c      	mov	r4, r7
 8016378:	687f      	ldr	r7, [r7, #4]
 801637a:	e7b6      	b.n	80162ea <_malloc_r+0x4a>
 801637c:	461a      	mov	r2, r3
 801637e:	685b      	ldr	r3, [r3, #4]
 8016380:	42a3      	cmp	r3, r4
 8016382:	d1fb      	bne.n	801637c <_malloc_r+0xdc>
 8016384:	2300      	movs	r3, #0
 8016386:	6053      	str	r3, [r2, #4]
 8016388:	e7de      	b.n	8016348 <_malloc_r+0xa8>
 801638a:	230c      	movs	r3, #12
 801638c:	6033      	str	r3, [r6, #0]
 801638e:	4630      	mov	r0, r6
 8016390:	f000 f80c 	bl	80163ac <__malloc_unlock>
 8016394:	e794      	b.n	80162c0 <_malloc_r+0x20>
 8016396:	6005      	str	r5, [r0, #0]
 8016398:	e7d6      	b.n	8016348 <_malloc_r+0xa8>
 801639a:	bf00      	nop
 801639c:	200048e0 	.word	0x200048e0

080163a0 <__malloc_lock>:
 80163a0:	4801      	ldr	r0, [pc, #4]	@ (80163a8 <__malloc_lock+0x8>)
 80163a2:	f7ff b898 	b.w	80154d6 <__retarget_lock_acquire_recursive>
 80163a6:	bf00      	nop
 80163a8:	200048d8 	.word	0x200048d8

080163ac <__malloc_unlock>:
 80163ac:	4801      	ldr	r0, [pc, #4]	@ (80163b4 <__malloc_unlock+0x8>)
 80163ae:	f7ff b893 	b.w	80154d8 <__retarget_lock_release_recursive>
 80163b2:	bf00      	nop
 80163b4:	200048d8 	.word	0x200048d8

080163b8 <_Balloc>:
 80163b8:	b570      	push	{r4, r5, r6, lr}
 80163ba:	69c6      	ldr	r6, [r0, #28]
 80163bc:	4604      	mov	r4, r0
 80163be:	460d      	mov	r5, r1
 80163c0:	b976      	cbnz	r6, 80163e0 <_Balloc+0x28>
 80163c2:	2010      	movs	r0, #16
 80163c4:	f7ff ff42 	bl	801624c <malloc>
 80163c8:	4602      	mov	r2, r0
 80163ca:	61e0      	str	r0, [r4, #28]
 80163cc:	b920      	cbnz	r0, 80163d8 <_Balloc+0x20>
 80163ce:	4b18      	ldr	r3, [pc, #96]	@ (8016430 <_Balloc+0x78>)
 80163d0:	4818      	ldr	r0, [pc, #96]	@ (8016434 <_Balloc+0x7c>)
 80163d2:	216b      	movs	r1, #107	@ 0x6b
 80163d4:	f001 fdec 	bl	8017fb0 <__assert_func>
 80163d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80163dc:	6006      	str	r6, [r0, #0]
 80163de:	60c6      	str	r6, [r0, #12]
 80163e0:	69e6      	ldr	r6, [r4, #28]
 80163e2:	68f3      	ldr	r3, [r6, #12]
 80163e4:	b183      	cbz	r3, 8016408 <_Balloc+0x50>
 80163e6:	69e3      	ldr	r3, [r4, #28]
 80163e8:	68db      	ldr	r3, [r3, #12]
 80163ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80163ee:	b9b8      	cbnz	r0, 8016420 <_Balloc+0x68>
 80163f0:	2101      	movs	r1, #1
 80163f2:	fa01 f605 	lsl.w	r6, r1, r5
 80163f6:	1d72      	adds	r2, r6, #5
 80163f8:	0092      	lsls	r2, r2, #2
 80163fa:	4620      	mov	r0, r4
 80163fc:	f001 fdf6 	bl	8017fec <_calloc_r>
 8016400:	b160      	cbz	r0, 801641c <_Balloc+0x64>
 8016402:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016406:	e00e      	b.n	8016426 <_Balloc+0x6e>
 8016408:	2221      	movs	r2, #33	@ 0x21
 801640a:	2104      	movs	r1, #4
 801640c:	4620      	mov	r0, r4
 801640e:	f001 fded 	bl	8017fec <_calloc_r>
 8016412:	69e3      	ldr	r3, [r4, #28]
 8016414:	60f0      	str	r0, [r6, #12]
 8016416:	68db      	ldr	r3, [r3, #12]
 8016418:	2b00      	cmp	r3, #0
 801641a:	d1e4      	bne.n	80163e6 <_Balloc+0x2e>
 801641c:	2000      	movs	r0, #0
 801641e:	bd70      	pop	{r4, r5, r6, pc}
 8016420:	6802      	ldr	r2, [r0, #0]
 8016422:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016426:	2300      	movs	r3, #0
 8016428:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801642c:	e7f7      	b.n	801641e <_Balloc+0x66>
 801642e:	bf00      	nop
 8016430:	0801b836 	.word	0x0801b836
 8016434:	0801b8b6 	.word	0x0801b8b6

08016438 <_Bfree>:
 8016438:	b570      	push	{r4, r5, r6, lr}
 801643a:	69c6      	ldr	r6, [r0, #28]
 801643c:	4605      	mov	r5, r0
 801643e:	460c      	mov	r4, r1
 8016440:	b976      	cbnz	r6, 8016460 <_Bfree+0x28>
 8016442:	2010      	movs	r0, #16
 8016444:	f7ff ff02 	bl	801624c <malloc>
 8016448:	4602      	mov	r2, r0
 801644a:	61e8      	str	r0, [r5, #28]
 801644c:	b920      	cbnz	r0, 8016458 <_Bfree+0x20>
 801644e:	4b09      	ldr	r3, [pc, #36]	@ (8016474 <_Bfree+0x3c>)
 8016450:	4809      	ldr	r0, [pc, #36]	@ (8016478 <_Bfree+0x40>)
 8016452:	218f      	movs	r1, #143	@ 0x8f
 8016454:	f001 fdac 	bl	8017fb0 <__assert_func>
 8016458:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801645c:	6006      	str	r6, [r0, #0]
 801645e:	60c6      	str	r6, [r0, #12]
 8016460:	b13c      	cbz	r4, 8016472 <_Bfree+0x3a>
 8016462:	69eb      	ldr	r3, [r5, #28]
 8016464:	6862      	ldr	r2, [r4, #4]
 8016466:	68db      	ldr	r3, [r3, #12]
 8016468:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801646c:	6021      	str	r1, [r4, #0]
 801646e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016472:	bd70      	pop	{r4, r5, r6, pc}
 8016474:	0801b836 	.word	0x0801b836
 8016478:	0801b8b6 	.word	0x0801b8b6

0801647c <__multadd>:
 801647c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016480:	690d      	ldr	r5, [r1, #16]
 8016482:	4607      	mov	r7, r0
 8016484:	460c      	mov	r4, r1
 8016486:	461e      	mov	r6, r3
 8016488:	f101 0c14 	add.w	ip, r1, #20
 801648c:	2000      	movs	r0, #0
 801648e:	f8dc 3000 	ldr.w	r3, [ip]
 8016492:	b299      	uxth	r1, r3
 8016494:	fb02 6101 	mla	r1, r2, r1, r6
 8016498:	0c1e      	lsrs	r6, r3, #16
 801649a:	0c0b      	lsrs	r3, r1, #16
 801649c:	fb02 3306 	mla	r3, r2, r6, r3
 80164a0:	b289      	uxth	r1, r1
 80164a2:	3001      	adds	r0, #1
 80164a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80164a8:	4285      	cmp	r5, r0
 80164aa:	f84c 1b04 	str.w	r1, [ip], #4
 80164ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80164b2:	dcec      	bgt.n	801648e <__multadd+0x12>
 80164b4:	b30e      	cbz	r6, 80164fa <__multadd+0x7e>
 80164b6:	68a3      	ldr	r3, [r4, #8]
 80164b8:	42ab      	cmp	r3, r5
 80164ba:	dc19      	bgt.n	80164f0 <__multadd+0x74>
 80164bc:	6861      	ldr	r1, [r4, #4]
 80164be:	4638      	mov	r0, r7
 80164c0:	3101      	adds	r1, #1
 80164c2:	f7ff ff79 	bl	80163b8 <_Balloc>
 80164c6:	4680      	mov	r8, r0
 80164c8:	b928      	cbnz	r0, 80164d6 <__multadd+0x5a>
 80164ca:	4602      	mov	r2, r0
 80164cc:	4b0c      	ldr	r3, [pc, #48]	@ (8016500 <__multadd+0x84>)
 80164ce:	480d      	ldr	r0, [pc, #52]	@ (8016504 <__multadd+0x88>)
 80164d0:	21ba      	movs	r1, #186	@ 0xba
 80164d2:	f001 fd6d 	bl	8017fb0 <__assert_func>
 80164d6:	6922      	ldr	r2, [r4, #16]
 80164d8:	3202      	adds	r2, #2
 80164da:	f104 010c 	add.w	r1, r4, #12
 80164de:	0092      	lsls	r2, r2, #2
 80164e0:	300c      	adds	r0, #12
 80164e2:	f7fe fffa 	bl	80154da <memcpy>
 80164e6:	4621      	mov	r1, r4
 80164e8:	4638      	mov	r0, r7
 80164ea:	f7ff ffa5 	bl	8016438 <_Bfree>
 80164ee:	4644      	mov	r4, r8
 80164f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80164f4:	3501      	adds	r5, #1
 80164f6:	615e      	str	r6, [r3, #20]
 80164f8:	6125      	str	r5, [r4, #16]
 80164fa:	4620      	mov	r0, r4
 80164fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016500:	0801b8a5 	.word	0x0801b8a5
 8016504:	0801b8b6 	.word	0x0801b8b6

08016508 <__s2b>:
 8016508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801650c:	460c      	mov	r4, r1
 801650e:	4615      	mov	r5, r2
 8016510:	461f      	mov	r7, r3
 8016512:	2209      	movs	r2, #9
 8016514:	3308      	adds	r3, #8
 8016516:	4606      	mov	r6, r0
 8016518:	fb93 f3f2 	sdiv	r3, r3, r2
 801651c:	2100      	movs	r1, #0
 801651e:	2201      	movs	r2, #1
 8016520:	429a      	cmp	r2, r3
 8016522:	db09      	blt.n	8016538 <__s2b+0x30>
 8016524:	4630      	mov	r0, r6
 8016526:	f7ff ff47 	bl	80163b8 <_Balloc>
 801652a:	b940      	cbnz	r0, 801653e <__s2b+0x36>
 801652c:	4602      	mov	r2, r0
 801652e:	4b19      	ldr	r3, [pc, #100]	@ (8016594 <__s2b+0x8c>)
 8016530:	4819      	ldr	r0, [pc, #100]	@ (8016598 <__s2b+0x90>)
 8016532:	21d3      	movs	r1, #211	@ 0xd3
 8016534:	f001 fd3c 	bl	8017fb0 <__assert_func>
 8016538:	0052      	lsls	r2, r2, #1
 801653a:	3101      	adds	r1, #1
 801653c:	e7f0      	b.n	8016520 <__s2b+0x18>
 801653e:	9b08      	ldr	r3, [sp, #32]
 8016540:	6143      	str	r3, [r0, #20]
 8016542:	2d09      	cmp	r5, #9
 8016544:	f04f 0301 	mov.w	r3, #1
 8016548:	6103      	str	r3, [r0, #16]
 801654a:	dd16      	ble.n	801657a <__s2b+0x72>
 801654c:	f104 0909 	add.w	r9, r4, #9
 8016550:	46c8      	mov	r8, r9
 8016552:	442c      	add	r4, r5
 8016554:	f818 3b01 	ldrb.w	r3, [r8], #1
 8016558:	4601      	mov	r1, r0
 801655a:	3b30      	subs	r3, #48	@ 0x30
 801655c:	220a      	movs	r2, #10
 801655e:	4630      	mov	r0, r6
 8016560:	f7ff ff8c 	bl	801647c <__multadd>
 8016564:	45a0      	cmp	r8, r4
 8016566:	d1f5      	bne.n	8016554 <__s2b+0x4c>
 8016568:	f1a5 0408 	sub.w	r4, r5, #8
 801656c:	444c      	add	r4, r9
 801656e:	1b2d      	subs	r5, r5, r4
 8016570:	1963      	adds	r3, r4, r5
 8016572:	42bb      	cmp	r3, r7
 8016574:	db04      	blt.n	8016580 <__s2b+0x78>
 8016576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801657a:	340a      	adds	r4, #10
 801657c:	2509      	movs	r5, #9
 801657e:	e7f6      	b.n	801656e <__s2b+0x66>
 8016580:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016584:	4601      	mov	r1, r0
 8016586:	3b30      	subs	r3, #48	@ 0x30
 8016588:	220a      	movs	r2, #10
 801658a:	4630      	mov	r0, r6
 801658c:	f7ff ff76 	bl	801647c <__multadd>
 8016590:	e7ee      	b.n	8016570 <__s2b+0x68>
 8016592:	bf00      	nop
 8016594:	0801b8a5 	.word	0x0801b8a5
 8016598:	0801b8b6 	.word	0x0801b8b6

0801659c <__hi0bits>:
 801659c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80165a0:	4603      	mov	r3, r0
 80165a2:	bf36      	itet	cc
 80165a4:	0403      	lslcc	r3, r0, #16
 80165a6:	2000      	movcs	r0, #0
 80165a8:	2010      	movcc	r0, #16
 80165aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80165ae:	bf3c      	itt	cc
 80165b0:	021b      	lslcc	r3, r3, #8
 80165b2:	3008      	addcc	r0, #8
 80165b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80165b8:	bf3c      	itt	cc
 80165ba:	011b      	lslcc	r3, r3, #4
 80165bc:	3004      	addcc	r0, #4
 80165be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80165c2:	bf3c      	itt	cc
 80165c4:	009b      	lslcc	r3, r3, #2
 80165c6:	3002      	addcc	r0, #2
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	db05      	blt.n	80165d8 <__hi0bits+0x3c>
 80165cc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80165d0:	f100 0001 	add.w	r0, r0, #1
 80165d4:	bf08      	it	eq
 80165d6:	2020      	moveq	r0, #32
 80165d8:	4770      	bx	lr

080165da <__lo0bits>:
 80165da:	6803      	ldr	r3, [r0, #0]
 80165dc:	4602      	mov	r2, r0
 80165de:	f013 0007 	ands.w	r0, r3, #7
 80165e2:	d00b      	beq.n	80165fc <__lo0bits+0x22>
 80165e4:	07d9      	lsls	r1, r3, #31
 80165e6:	d421      	bmi.n	801662c <__lo0bits+0x52>
 80165e8:	0798      	lsls	r0, r3, #30
 80165ea:	bf49      	itett	mi
 80165ec:	085b      	lsrmi	r3, r3, #1
 80165ee:	089b      	lsrpl	r3, r3, #2
 80165f0:	2001      	movmi	r0, #1
 80165f2:	6013      	strmi	r3, [r2, #0]
 80165f4:	bf5c      	itt	pl
 80165f6:	6013      	strpl	r3, [r2, #0]
 80165f8:	2002      	movpl	r0, #2
 80165fa:	4770      	bx	lr
 80165fc:	b299      	uxth	r1, r3
 80165fe:	b909      	cbnz	r1, 8016604 <__lo0bits+0x2a>
 8016600:	0c1b      	lsrs	r3, r3, #16
 8016602:	2010      	movs	r0, #16
 8016604:	b2d9      	uxtb	r1, r3
 8016606:	b909      	cbnz	r1, 801660c <__lo0bits+0x32>
 8016608:	3008      	adds	r0, #8
 801660a:	0a1b      	lsrs	r3, r3, #8
 801660c:	0719      	lsls	r1, r3, #28
 801660e:	bf04      	itt	eq
 8016610:	091b      	lsreq	r3, r3, #4
 8016612:	3004      	addeq	r0, #4
 8016614:	0799      	lsls	r1, r3, #30
 8016616:	bf04      	itt	eq
 8016618:	089b      	lsreq	r3, r3, #2
 801661a:	3002      	addeq	r0, #2
 801661c:	07d9      	lsls	r1, r3, #31
 801661e:	d403      	bmi.n	8016628 <__lo0bits+0x4e>
 8016620:	085b      	lsrs	r3, r3, #1
 8016622:	f100 0001 	add.w	r0, r0, #1
 8016626:	d003      	beq.n	8016630 <__lo0bits+0x56>
 8016628:	6013      	str	r3, [r2, #0]
 801662a:	4770      	bx	lr
 801662c:	2000      	movs	r0, #0
 801662e:	4770      	bx	lr
 8016630:	2020      	movs	r0, #32
 8016632:	4770      	bx	lr

08016634 <__i2b>:
 8016634:	b510      	push	{r4, lr}
 8016636:	460c      	mov	r4, r1
 8016638:	2101      	movs	r1, #1
 801663a:	f7ff febd 	bl	80163b8 <_Balloc>
 801663e:	4602      	mov	r2, r0
 8016640:	b928      	cbnz	r0, 801664e <__i2b+0x1a>
 8016642:	4b05      	ldr	r3, [pc, #20]	@ (8016658 <__i2b+0x24>)
 8016644:	4805      	ldr	r0, [pc, #20]	@ (801665c <__i2b+0x28>)
 8016646:	f240 1145 	movw	r1, #325	@ 0x145
 801664a:	f001 fcb1 	bl	8017fb0 <__assert_func>
 801664e:	2301      	movs	r3, #1
 8016650:	6144      	str	r4, [r0, #20]
 8016652:	6103      	str	r3, [r0, #16]
 8016654:	bd10      	pop	{r4, pc}
 8016656:	bf00      	nop
 8016658:	0801b8a5 	.word	0x0801b8a5
 801665c:	0801b8b6 	.word	0x0801b8b6

08016660 <__multiply>:
 8016660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016664:	4617      	mov	r7, r2
 8016666:	690a      	ldr	r2, [r1, #16]
 8016668:	693b      	ldr	r3, [r7, #16]
 801666a:	429a      	cmp	r2, r3
 801666c:	bfa8      	it	ge
 801666e:	463b      	movge	r3, r7
 8016670:	4689      	mov	r9, r1
 8016672:	bfa4      	itt	ge
 8016674:	460f      	movge	r7, r1
 8016676:	4699      	movge	r9, r3
 8016678:	693d      	ldr	r5, [r7, #16]
 801667a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801667e:	68bb      	ldr	r3, [r7, #8]
 8016680:	6879      	ldr	r1, [r7, #4]
 8016682:	eb05 060a 	add.w	r6, r5, sl
 8016686:	42b3      	cmp	r3, r6
 8016688:	b085      	sub	sp, #20
 801668a:	bfb8      	it	lt
 801668c:	3101      	addlt	r1, #1
 801668e:	f7ff fe93 	bl	80163b8 <_Balloc>
 8016692:	b930      	cbnz	r0, 80166a2 <__multiply+0x42>
 8016694:	4602      	mov	r2, r0
 8016696:	4b41      	ldr	r3, [pc, #260]	@ (801679c <__multiply+0x13c>)
 8016698:	4841      	ldr	r0, [pc, #260]	@ (80167a0 <__multiply+0x140>)
 801669a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801669e:	f001 fc87 	bl	8017fb0 <__assert_func>
 80166a2:	f100 0414 	add.w	r4, r0, #20
 80166a6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80166aa:	4623      	mov	r3, r4
 80166ac:	2200      	movs	r2, #0
 80166ae:	4573      	cmp	r3, lr
 80166b0:	d320      	bcc.n	80166f4 <__multiply+0x94>
 80166b2:	f107 0814 	add.w	r8, r7, #20
 80166b6:	f109 0114 	add.w	r1, r9, #20
 80166ba:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80166be:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80166c2:	9302      	str	r3, [sp, #8]
 80166c4:	1beb      	subs	r3, r5, r7
 80166c6:	3b15      	subs	r3, #21
 80166c8:	f023 0303 	bic.w	r3, r3, #3
 80166cc:	3304      	adds	r3, #4
 80166ce:	3715      	adds	r7, #21
 80166d0:	42bd      	cmp	r5, r7
 80166d2:	bf38      	it	cc
 80166d4:	2304      	movcc	r3, #4
 80166d6:	9301      	str	r3, [sp, #4]
 80166d8:	9b02      	ldr	r3, [sp, #8]
 80166da:	9103      	str	r1, [sp, #12]
 80166dc:	428b      	cmp	r3, r1
 80166de:	d80c      	bhi.n	80166fa <__multiply+0x9a>
 80166e0:	2e00      	cmp	r6, #0
 80166e2:	dd03      	ble.n	80166ec <__multiply+0x8c>
 80166e4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80166e8:	2b00      	cmp	r3, #0
 80166ea:	d055      	beq.n	8016798 <__multiply+0x138>
 80166ec:	6106      	str	r6, [r0, #16]
 80166ee:	b005      	add	sp, #20
 80166f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80166f4:	f843 2b04 	str.w	r2, [r3], #4
 80166f8:	e7d9      	b.n	80166ae <__multiply+0x4e>
 80166fa:	f8b1 a000 	ldrh.w	sl, [r1]
 80166fe:	f1ba 0f00 	cmp.w	sl, #0
 8016702:	d01f      	beq.n	8016744 <__multiply+0xe4>
 8016704:	46c4      	mov	ip, r8
 8016706:	46a1      	mov	r9, r4
 8016708:	2700      	movs	r7, #0
 801670a:	f85c 2b04 	ldr.w	r2, [ip], #4
 801670e:	f8d9 3000 	ldr.w	r3, [r9]
 8016712:	fa1f fb82 	uxth.w	fp, r2
 8016716:	b29b      	uxth	r3, r3
 8016718:	fb0a 330b 	mla	r3, sl, fp, r3
 801671c:	443b      	add	r3, r7
 801671e:	f8d9 7000 	ldr.w	r7, [r9]
 8016722:	0c12      	lsrs	r2, r2, #16
 8016724:	0c3f      	lsrs	r7, r7, #16
 8016726:	fb0a 7202 	mla	r2, sl, r2, r7
 801672a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801672e:	b29b      	uxth	r3, r3
 8016730:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016734:	4565      	cmp	r5, ip
 8016736:	f849 3b04 	str.w	r3, [r9], #4
 801673a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801673e:	d8e4      	bhi.n	801670a <__multiply+0xaa>
 8016740:	9b01      	ldr	r3, [sp, #4]
 8016742:	50e7      	str	r7, [r4, r3]
 8016744:	9b03      	ldr	r3, [sp, #12]
 8016746:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801674a:	3104      	adds	r1, #4
 801674c:	f1b9 0f00 	cmp.w	r9, #0
 8016750:	d020      	beq.n	8016794 <__multiply+0x134>
 8016752:	6823      	ldr	r3, [r4, #0]
 8016754:	4647      	mov	r7, r8
 8016756:	46a4      	mov	ip, r4
 8016758:	f04f 0a00 	mov.w	sl, #0
 801675c:	f8b7 b000 	ldrh.w	fp, [r7]
 8016760:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8016764:	fb09 220b 	mla	r2, r9, fp, r2
 8016768:	4452      	add	r2, sl
 801676a:	b29b      	uxth	r3, r3
 801676c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016770:	f84c 3b04 	str.w	r3, [ip], #4
 8016774:	f857 3b04 	ldr.w	r3, [r7], #4
 8016778:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801677c:	f8bc 3000 	ldrh.w	r3, [ip]
 8016780:	fb09 330a 	mla	r3, r9, sl, r3
 8016784:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8016788:	42bd      	cmp	r5, r7
 801678a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801678e:	d8e5      	bhi.n	801675c <__multiply+0xfc>
 8016790:	9a01      	ldr	r2, [sp, #4]
 8016792:	50a3      	str	r3, [r4, r2]
 8016794:	3404      	adds	r4, #4
 8016796:	e79f      	b.n	80166d8 <__multiply+0x78>
 8016798:	3e01      	subs	r6, #1
 801679a:	e7a1      	b.n	80166e0 <__multiply+0x80>
 801679c:	0801b8a5 	.word	0x0801b8a5
 80167a0:	0801b8b6 	.word	0x0801b8b6

080167a4 <__pow5mult>:
 80167a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80167a8:	4615      	mov	r5, r2
 80167aa:	f012 0203 	ands.w	r2, r2, #3
 80167ae:	4607      	mov	r7, r0
 80167b0:	460e      	mov	r6, r1
 80167b2:	d007      	beq.n	80167c4 <__pow5mult+0x20>
 80167b4:	4c25      	ldr	r4, [pc, #148]	@ (801684c <__pow5mult+0xa8>)
 80167b6:	3a01      	subs	r2, #1
 80167b8:	2300      	movs	r3, #0
 80167ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80167be:	f7ff fe5d 	bl	801647c <__multadd>
 80167c2:	4606      	mov	r6, r0
 80167c4:	10ad      	asrs	r5, r5, #2
 80167c6:	d03d      	beq.n	8016844 <__pow5mult+0xa0>
 80167c8:	69fc      	ldr	r4, [r7, #28]
 80167ca:	b97c      	cbnz	r4, 80167ec <__pow5mult+0x48>
 80167cc:	2010      	movs	r0, #16
 80167ce:	f7ff fd3d 	bl	801624c <malloc>
 80167d2:	4602      	mov	r2, r0
 80167d4:	61f8      	str	r0, [r7, #28]
 80167d6:	b928      	cbnz	r0, 80167e4 <__pow5mult+0x40>
 80167d8:	4b1d      	ldr	r3, [pc, #116]	@ (8016850 <__pow5mult+0xac>)
 80167da:	481e      	ldr	r0, [pc, #120]	@ (8016854 <__pow5mult+0xb0>)
 80167dc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80167e0:	f001 fbe6 	bl	8017fb0 <__assert_func>
 80167e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80167e8:	6004      	str	r4, [r0, #0]
 80167ea:	60c4      	str	r4, [r0, #12]
 80167ec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80167f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80167f4:	b94c      	cbnz	r4, 801680a <__pow5mult+0x66>
 80167f6:	f240 2171 	movw	r1, #625	@ 0x271
 80167fa:	4638      	mov	r0, r7
 80167fc:	f7ff ff1a 	bl	8016634 <__i2b>
 8016800:	2300      	movs	r3, #0
 8016802:	f8c8 0008 	str.w	r0, [r8, #8]
 8016806:	4604      	mov	r4, r0
 8016808:	6003      	str	r3, [r0, #0]
 801680a:	f04f 0900 	mov.w	r9, #0
 801680e:	07eb      	lsls	r3, r5, #31
 8016810:	d50a      	bpl.n	8016828 <__pow5mult+0x84>
 8016812:	4631      	mov	r1, r6
 8016814:	4622      	mov	r2, r4
 8016816:	4638      	mov	r0, r7
 8016818:	f7ff ff22 	bl	8016660 <__multiply>
 801681c:	4631      	mov	r1, r6
 801681e:	4680      	mov	r8, r0
 8016820:	4638      	mov	r0, r7
 8016822:	f7ff fe09 	bl	8016438 <_Bfree>
 8016826:	4646      	mov	r6, r8
 8016828:	106d      	asrs	r5, r5, #1
 801682a:	d00b      	beq.n	8016844 <__pow5mult+0xa0>
 801682c:	6820      	ldr	r0, [r4, #0]
 801682e:	b938      	cbnz	r0, 8016840 <__pow5mult+0x9c>
 8016830:	4622      	mov	r2, r4
 8016832:	4621      	mov	r1, r4
 8016834:	4638      	mov	r0, r7
 8016836:	f7ff ff13 	bl	8016660 <__multiply>
 801683a:	6020      	str	r0, [r4, #0]
 801683c:	f8c0 9000 	str.w	r9, [r0]
 8016840:	4604      	mov	r4, r0
 8016842:	e7e4      	b.n	801680e <__pow5mult+0x6a>
 8016844:	4630      	mov	r0, r6
 8016846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801684a:	bf00      	nop
 801684c:	0801b9c8 	.word	0x0801b9c8
 8016850:	0801b836 	.word	0x0801b836
 8016854:	0801b8b6 	.word	0x0801b8b6

08016858 <__lshift>:
 8016858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801685c:	460c      	mov	r4, r1
 801685e:	6849      	ldr	r1, [r1, #4]
 8016860:	6923      	ldr	r3, [r4, #16]
 8016862:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8016866:	68a3      	ldr	r3, [r4, #8]
 8016868:	4607      	mov	r7, r0
 801686a:	4691      	mov	r9, r2
 801686c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016870:	f108 0601 	add.w	r6, r8, #1
 8016874:	42b3      	cmp	r3, r6
 8016876:	db0b      	blt.n	8016890 <__lshift+0x38>
 8016878:	4638      	mov	r0, r7
 801687a:	f7ff fd9d 	bl	80163b8 <_Balloc>
 801687e:	4605      	mov	r5, r0
 8016880:	b948      	cbnz	r0, 8016896 <__lshift+0x3e>
 8016882:	4602      	mov	r2, r0
 8016884:	4b28      	ldr	r3, [pc, #160]	@ (8016928 <__lshift+0xd0>)
 8016886:	4829      	ldr	r0, [pc, #164]	@ (801692c <__lshift+0xd4>)
 8016888:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801688c:	f001 fb90 	bl	8017fb0 <__assert_func>
 8016890:	3101      	adds	r1, #1
 8016892:	005b      	lsls	r3, r3, #1
 8016894:	e7ee      	b.n	8016874 <__lshift+0x1c>
 8016896:	2300      	movs	r3, #0
 8016898:	f100 0114 	add.w	r1, r0, #20
 801689c:	f100 0210 	add.w	r2, r0, #16
 80168a0:	4618      	mov	r0, r3
 80168a2:	4553      	cmp	r3, sl
 80168a4:	db33      	blt.n	801690e <__lshift+0xb6>
 80168a6:	6920      	ldr	r0, [r4, #16]
 80168a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80168ac:	f104 0314 	add.w	r3, r4, #20
 80168b0:	f019 091f 	ands.w	r9, r9, #31
 80168b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80168b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80168bc:	d02b      	beq.n	8016916 <__lshift+0xbe>
 80168be:	f1c9 0e20 	rsb	lr, r9, #32
 80168c2:	468a      	mov	sl, r1
 80168c4:	2200      	movs	r2, #0
 80168c6:	6818      	ldr	r0, [r3, #0]
 80168c8:	fa00 f009 	lsl.w	r0, r0, r9
 80168cc:	4310      	orrs	r0, r2
 80168ce:	f84a 0b04 	str.w	r0, [sl], #4
 80168d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80168d6:	459c      	cmp	ip, r3
 80168d8:	fa22 f20e 	lsr.w	r2, r2, lr
 80168dc:	d8f3      	bhi.n	80168c6 <__lshift+0x6e>
 80168de:	ebac 0304 	sub.w	r3, ip, r4
 80168e2:	3b15      	subs	r3, #21
 80168e4:	f023 0303 	bic.w	r3, r3, #3
 80168e8:	3304      	adds	r3, #4
 80168ea:	f104 0015 	add.w	r0, r4, #21
 80168ee:	4560      	cmp	r0, ip
 80168f0:	bf88      	it	hi
 80168f2:	2304      	movhi	r3, #4
 80168f4:	50ca      	str	r2, [r1, r3]
 80168f6:	b10a      	cbz	r2, 80168fc <__lshift+0xa4>
 80168f8:	f108 0602 	add.w	r6, r8, #2
 80168fc:	3e01      	subs	r6, #1
 80168fe:	4638      	mov	r0, r7
 8016900:	612e      	str	r6, [r5, #16]
 8016902:	4621      	mov	r1, r4
 8016904:	f7ff fd98 	bl	8016438 <_Bfree>
 8016908:	4628      	mov	r0, r5
 801690a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801690e:	f842 0f04 	str.w	r0, [r2, #4]!
 8016912:	3301      	adds	r3, #1
 8016914:	e7c5      	b.n	80168a2 <__lshift+0x4a>
 8016916:	3904      	subs	r1, #4
 8016918:	f853 2b04 	ldr.w	r2, [r3], #4
 801691c:	f841 2f04 	str.w	r2, [r1, #4]!
 8016920:	459c      	cmp	ip, r3
 8016922:	d8f9      	bhi.n	8016918 <__lshift+0xc0>
 8016924:	e7ea      	b.n	80168fc <__lshift+0xa4>
 8016926:	bf00      	nop
 8016928:	0801b8a5 	.word	0x0801b8a5
 801692c:	0801b8b6 	.word	0x0801b8b6

08016930 <__mcmp>:
 8016930:	690a      	ldr	r2, [r1, #16]
 8016932:	4603      	mov	r3, r0
 8016934:	6900      	ldr	r0, [r0, #16]
 8016936:	1a80      	subs	r0, r0, r2
 8016938:	b530      	push	{r4, r5, lr}
 801693a:	d10e      	bne.n	801695a <__mcmp+0x2a>
 801693c:	3314      	adds	r3, #20
 801693e:	3114      	adds	r1, #20
 8016940:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8016944:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8016948:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801694c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016950:	4295      	cmp	r5, r2
 8016952:	d003      	beq.n	801695c <__mcmp+0x2c>
 8016954:	d205      	bcs.n	8016962 <__mcmp+0x32>
 8016956:	f04f 30ff 	mov.w	r0, #4294967295
 801695a:	bd30      	pop	{r4, r5, pc}
 801695c:	42a3      	cmp	r3, r4
 801695e:	d3f3      	bcc.n	8016948 <__mcmp+0x18>
 8016960:	e7fb      	b.n	801695a <__mcmp+0x2a>
 8016962:	2001      	movs	r0, #1
 8016964:	e7f9      	b.n	801695a <__mcmp+0x2a>
	...

08016968 <__mdiff>:
 8016968:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801696c:	4689      	mov	r9, r1
 801696e:	4606      	mov	r6, r0
 8016970:	4611      	mov	r1, r2
 8016972:	4648      	mov	r0, r9
 8016974:	4614      	mov	r4, r2
 8016976:	f7ff ffdb 	bl	8016930 <__mcmp>
 801697a:	1e05      	subs	r5, r0, #0
 801697c:	d112      	bne.n	80169a4 <__mdiff+0x3c>
 801697e:	4629      	mov	r1, r5
 8016980:	4630      	mov	r0, r6
 8016982:	f7ff fd19 	bl	80163b8 <_Balloc>
 8016986:	4602      	mov	r2, r0
 8016988:	b928      	cbnz	r0, 8016996 <__mdiff+0x2e>
 801698a:	4b3f      	ldr	r3, [pc, #252]	@ (8016a88 <__mdiff+0x120>)
 801698c:	f240 2137 	movw	r1, #567	@ 0x237
 8016990:	483e      	ldr	r0, [pc, #248]	@ (8016a8c <__mdiff+0x124>)
 8016992:	f001 fb0d 	bl	8017fb0 <__assert_func>
 8016996:	2301      	movs	r3, #1
 8016998:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801699c:	4610      	mov	r0, r2
 801699e:	b003      	add	sp, #12
 80169a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80169a4:	bfbc      	itt	lt
 80169a6:	464b      	movlt	r3, r9
 80169a8:	46a1      	movlt	r9, r4
 80169aa:	4630      	mov	r0, r6
 80169ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80169b0:	bfba      	itte	lt
 80169b2:	461c      	movlt	r4, r3
 80169b4:	2501      	movlt	r5, #1
 80169b6:	2500      	movge	r5, #0
 80169b8:	f7ff fcfe 	bl	80163b8 <_Balloc>
 80169bc:	4602      	mov	r2, r0
 80169be:	b918      	cbnz	r0, 80169c8 <__mdiff+0x60>
 80169c0:	4b31      	ldr	r3, [pc, #196]	@ (8016a88 <__mdiff+0x120>)
 80169c2:	f240 2145 	movw	r1, #581	@ 0x245
 80169c6:	e7e3      	b.n	8016990 <__mdiff+0x28>
 80169c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80169cc:	6926      	ldr	r6, [r4, #16]
 80169ce:	60c5      	str	r5, [r0, #12]
 80169d0:	f109 0310 	add.w	r3, r9, #16
 80169d4:	f109 0514 	add.w	r5, r9, #20
 80169d8:	f104 0e14 	add.w	lr, r4, #20
 80169dc:	f100 0b14 	add.w	fp, r0, #20
 80169e0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80169e4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80169e8:	9301      	str	r3, [sp, #4]
 80169ea:	46d9      	mov	r9, fp
 80169ec:	f04f 0c00 	mov.w	ip, #0
 80169f0:	9b01      	ldr	r3, [sp, #4]
 80169f2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80169f6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80169fa:	9301      	str	r3, [sp, #4]
 80169fc:	fa1f f38a 	uxth.w	r3, sl
 8016a00:	4619      	mov	r1, r3
 8016a02:	b283      	uxth	r3, r0
 8016a04:	1acb      	subs	r3, r1, r3
 8016a06:	0c00      	lsrs	r0, r0, #16
 8016a08:	4463      	add	r3, ip
 8016a0a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8016a0e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8016a12:	b29b      	uxth	r3, r3
 8016a14:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8016a18:	4576      	cmp	r6, lr
 8016a1a:	f849 3b04 	str.w	r3, [r9], #4
 8016a1e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016a22:	d8e5      	bhi.n	80169f0 <__mdiff+0x88>
 8016a24:	1b33      	subs	r3, r6, r4
 8016a26:	3b15      	subs	r3, #21
 8016a28:	f023 0303 	bic.w	r3, r3, #3
 8016a2c:	3415      	adds	r4, #21
 8016a2e:	3304      	adds	r3, #4
 8016a30:	42a6      	cmp	r6, r4
 8016a32:	bf38      	it	cc
 8016a34:	2304      	movcc	r3, #4
 8016a36:	441d      	add	r5, r3
 8016a38:	445b      	add	r3, fp
 8016a3a:	461e      	mov	r6, r3
 8016a3c:	462c      	mov	r4, r5
 8016a3e:	4544      	cmp	r4, r8
 8016a40:	d30e      	bcc.n	8016a60 <__mdiff+0xf8>
 8016a42:	f108 0103 	add.w	r1, r8, #3
 8016a46:	1b49      	subs	r1, r1, r5
 8016a48:	f021 0103 	bic.w	r1, r1, #3
 8016a4c:	3d03      	subs	r5, #3
 8016a4e:	45a8      	cmp	r8, r5
 8016a50:	bf38      	it	cc
 8016a52:	2100      	movcc	r1, #0
 8016a54:	440b      	add	r3, r1
 8016a56:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016a5a:	b191      	cbz	r1, 8016a82 <__mdiff+0x11a>
 8016a5c:	6117      	str	r7, [r2, #16]
 8016a5e:	e79d      	b.n	801699c <__mdiff+0x34>
 8016a60:	f854 1b04 	ldr.w	r1, [r4], #4
 8016a64:	46e6      	mov	lr, ip
 8016a66:	0c08      	lsrs	r0, r1, #16
 8016a68:	fa1c fc81 	uxtah	ip, ip, r1
 8016a6c:	4471      	add	r1, lr
 8016a6e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8016a72:	b289      	uxth	r1, r1
 8016a74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016a78:	f846 1b04 	str.w	r1, [r6], #4
 8016a7c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016a80:	e7dd      	b.n	8016a3e <__mdiff+0xd6>
 8016a82:	3f01      	subs	r7, #1
 8016a84:	e7e7      	b.n	8016a56 <__mdiff+0xee>
 8016a86:	bf00      	nop
 8016a88:	0801b8a5 	.word	0x0801b8a5
 8016a8c:	0801b8b6 	.word	0x0801b8b6

08016a90 <__ulp>:
 8016a90:	b082      	sub	sp, #8
 8016a92:	ed8d 0b00 	vstr	d0, [sp]
 8016a96:	9a01      	ldr	r2, [sp, #4]
 8016a98:	4b0f      	ldr	r3, [pc, #60]	@ (8016ad8 <__ulp+0x48>)
 8016a9a:	4013      	ands	r3, r2
 8016a9c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	dc08      	bgt.n	8016ab6 <__ulp+0x26>
 8016aa4:	425b      	negs	r3, r3
 8016aa6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8016aaa:	ea4f 5223 	mov.w	r2, r3, asr #20
 8016aae:	da04      	bge.n	8016aba <__ulp+0x2a>
 8016ab0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8016ab4:	4113      	asrs	r3, r2
 8016ab6:	2200      	movs	r2, #0
 8016ab8:	e008      	b.n	8016acc <__ulp+0x3c>
 8016aba:	f1a2 0314 	sub.w	r3, r2, #20
 8016abe:	2b1e      	cmp	r3, #30
 8016ac0:	bfda      	itte	le
 8016ac2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8016ac6:	40da      	lsrle	r2, r3
 8016ac8:	2201      	movgt	r2, #1
 8016aca:	2300      	movs	r3, #0
 8016acc:	4619      	mov	r1, r3
 8016ace:	4610      	mov	r0, r2
 8016ad0:	ec41 0b10 	vmov	d0, r0, r1
 8016ad4:	b002      	add	sp, #8
 8016ad6:	4770      	bx	lr
 8016ad8:	7ff00000 	.word	0x7ff00000

08016adc <__b2d>:
 8016adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016ae0:	6906      	ldr	r6, [r0, #16]
 8016ae2:	f100 0814 	add.w	r8, r0, #20
 8016ae6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8016aea:	1f37      	subs	r7, r6, #4
 8016aec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8016af0:	4610      	mov	r0, r2
 8016af2:	f7ff fd53 	bl	801659c <__hi0bits>
 8016af6:	f1c0 0320 	rsb	r3, r0, #32
 8016afa:	280a      	cmp	r0, #10
 8016afc:	600b      	str	r3, [r1, #0]
 8016afe:	491b      	ldr	r1, [pc, #108]	@ (8016b6c <__b2d+0x90>)
 8016b00:	dc15      	bgt.n	8016b2e <__b2d+0x52>
 8016b02:	f1c0 0c0b 	rsb	ip, r0, #11
 8016b06:	fa22 f30c 	lsr.w	r3, r2, ip
 8016b0a:	45b8      	cmp	r8, r7
 8016b0c:	ea43 0501 	orr.w	r5, r3, r1
 8016b10:	bf34      	ite	cc
 8016b12:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8016b16:	2300      	movcs	r3, #0
 8016b18:	3015      	adds	r0, #21
 8016b1a:	fa02 f000 	lsl.w	r0, r2, r0
 8016b1e:	fa23 f30c 	lsr.w	r3, r3, ip
 8016b22:	4303      	orrs	r3, r0
 8016b24:	461c      	mov	r4, r3
 8016b26:	ec45 4b10 	vmov	d0, r4, r5
 8016b2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b2e:	45b8      	cmp	r8, r7
 8016b30:	bf3a      	itte	cc
 8016b32:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8016b36:	f1a6 0708 	subcc.w	r7, r6, #8
 8016b3a:	2300      	movcs	r3, #0
 8016b3c:	380b      	subs	r0, #11
 8016b3e:	d012      	beq.n	8016b66 <__b2d+0x8a>
 8016b40:	f1c0 0120 	rsb	r1, r0, #32
 8016b44:	fa23 f401 	lsr.w	r4, r3, r1
 8016b48:	4082      	lsls	r2, r0
 8016b4a:	4322      	orrs	r2, r4
 8016b4c:	4547      	cmp	r7, r8
 8016b4e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8016b52:	bf8c      	ite	hi
 8016b54:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8016b58:	2200      	movls	r2, #0
 8016b5a:	4083      	lsls	r3, r0
 8016b5c:	40ca      	lsrs	r2, r1
 8016b5e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8016b62:	4313      	orrs	r3, r2
 8016b64:	e7de      	b.n	8016b24 <__b2d+0x48>
 8016b66:	ea42 0501 	orr.w	r5, r2, r1
 8016b6a:	e7db      	b.n	8016b24 <__b2d+0x48>
 8016b6c:	3ff00000 	.word	0x3ff00000

08016b70 <__d2b>:
 8016b70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016b74:	460f      	mov	r7, r1
 8016b76:	2101      	movs	r1, #1
 8016b78:	ec59 8b10 	vmov	r8, r9, d0
 8016b7c:	4616      	mov	r6, r2
 8016b7e:	f7ff fc1b 	bl	80163b8 <_Balloc>
 8016b82:	4604      	mov	r4, r0
 8016b84:	b930      	cbnz	r0, 8016b94 <__d2b+0x24>
 8016b86:	4602      	mov	r2, r0
 8016b88:	4b23      	ldr	r3, [pc, #140]	@ (8016c18 <__d2b+0xa8>)
 8016b8a:	4824      	ldr	r0, [pc, #144]	@ (8016c1c <__d2b+0xac>)
 8016b8c:	f240 310f 	movw	r1, #783	@ 0x30f
 8016b90:	f001 fa0e 	bl	8017fb0 <__assert_func>
 8016b94:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016b98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016b9c:	b10d      	cbz	r5, 8016ba2 <__d2b+0x32>
 8016b9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016ba2:	9301      	str	r3, [sp, #4]
 8016ba4:	f1b8 0300 	subs.w	r3, r8, #0
 8016ba8:	d023      	beq.n	8016bf2 <__d2b+0x82>
 8016baa:	4668      	mov	r0, sp
 8016bac:	9300      	str	r3, [sp, #0]
 8016bae:	f7ff fd14 	bl	80165da <__lo0bits>
 8016bb2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016bb6:	b1d0      	cbz	r0, 8016bee <__d2b+0x7e>
 8016bb8:	f1c0 0320 	rsb	r3, r0, #32
 8016bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8016bc0:	430b      	orrs	r3, r1
 8016bc2:	40c2      	lsrs	r2, r0
 8016bc4:	6163      	str	r3, [r4, #20]
 8016bc6:	9201      	str	r2, [sp, #4]
 8016bc8:	9b01      	ldr	r3, [sp, #4]
 8016bca:	61a3      	str	r3, [r4, #24]
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	bf0c      	ite	eq
 8016bd0:	2201      	moveq	r2, #1
 8016bd2:	2202      	movne	r2, #2
 8016bd4:	6122      	str	r2, [r4, #16]
 8016bd6:	b1a5      	cbz	r5, 8016c02 <__d2b+0x92>
 8016bd8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016bdc:	4405      	add	r5, r0
 8016bde:	603d      	str	r5, [r7, #0]
 8016be0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016be4:	6030      	str	r0, [r6, #0]
 8016be6:	4620      	mov	r0, r4
 8016be8:	b003      	add	sp, #12
 8016bea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016bee:	6161      	str	r1, [r4, #20]
 8016bf0:	e7ea      	b.n	8016bc8 <__d2b+0x58>
 8016bf2:	a801      	add	r0, sp, #4
 8016bf4:	f7ff fcf1 	bl	80165da <__lo0bits>
 8016bf8:	9b01      	ldr	r3, [sp, #4]
 8016bfa:	6163      	str	r3, [r4, #20]
 8016bfc:	3020      	adds	r0, #32
 8016bfe:	2201      	movs	r2, #1
 8016c00:	e7e8      	b.n	8016bd4 <__d2b+0x64>
 8016c02:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016c06:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8016c0a:	6038      	str	r0, [r7, #0]
 8016c0c:	6918      	ldr	r0, [r3, #16]
 8016c0e:	f7ff fcc5 	bl	801659c <__hi0bits>
 8016c12:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016c16:	e7e5      	b.n	8016be4 <__d2b+0x74>
 8016c18:	0801b8a5 	.word	0x0801b8a5
 8016c1c:	0801b8b6 	.word	0x0801b8b6

08016c20 <__ratio>:
 8016c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c24:	b085      	sub	sp, #20
 8016c26:	e9cd 1000 	strd	r1, r0, [sp]
 8016c2a:	a902      	add	r1, sp, #8
 8016c2c:	f7ff ff56 	bl	8016adc <__b2d>
 8016c30:	9800      	ldr	r0, [sp, #0]
 8016c32:	a903      	add	r1, sp, #12
 8016c34:	ec55 4b10 	vmov	r4, r5, d0
 8016c38:	f7ff ff50 	bl	8016adc <__b2d>
 8016c3c:	9b01      	ldr	r3, [sp, #4]
 8016c3e:	6919      	ldr	r1, [r3, #16]
 8016c40:	9b00      	ldr	r3, [sp, #0]
 8016c42:	691b      	ldr	r3, [r3, #16]
 8016c44:	1ac9      	subs	r1, r1, r3
 8016c46:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8016c4a:	1a9b      	subs	r3, r3, r2
 8016c4c:	ec5b ab10 	vmov	sl, fp, d0
 8016c50:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8016c54:	2b00      	cmp	r3, #0
 8016c56:	bfce      	itee	gt
 8016c58:	462a      	movgt	r2, r5
 8016c5a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016c5e:	465a      	movle	r2, fp
 8016c60:	462f      	mov	r7, r5
 8016c62:	46d9      	mov	r9, fp
 8016c64:	bfcc      	ite	gt
 8016c66:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8016c6a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8016c6e:	464b      	mov	r3, r9
 8016c70:	4652      	mov	r2, sl
 8016c72:	4620      	mov	r0, r4
 8016c74:	4639      	mov	r1, r7
 8016c76:	f7e9 fe11 	bl	800089c <__aeabi_ddiv>
 8016c7a:	ec41 0b10 	vmov	d0, r0, r1
 8016c7e:	b005      	add	sp, #20
 8016c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016c84 <__copybits>:
 8016c84:	3901      	subs	r1, #1
 8016c86:	b570      	push	{r4, r5, r6, lr}
 8016c88:	1149      	asrs	r1, r1, #5
 8016c8a:	6914      	ldr	r4, [r2, #16]
 8016c8c:	3101      	adds	r1, #1
 8016c8e:	f102 0314 	add.w	r3, r2, #20
 8016c92:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016c96:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016c9a:	1f05      	subs	r5, r0, #4
 8016c9c:	42a3      	cmp	r3, r4
 8016c9e:	d30c      	bcc.n	8016cba <__copybits+0x36>
 8016ca0:	1aa3      	subs	r3, r4, r2
 8016ca2:	3b11      	subs	r3, #17
 8016ca4:	f023 0303 	bic.w	r3, r3, #3
 8016ca8:	3211      	adds	r2, #17
 8016caa:	42a2      	cmp	r2, r4
 8016cac:	bf88      	it	hi
 8016cae:	2300      	movhi	r3, #0
 8016cb0:	4418      	add	r0, r3
 8016cb2:	2300      	movs	r3, #0
 8016cb4:	4288      	cmp	r0, r1
 8016cb6:	d305      	bcc.n	8016cc4 <__copybits+0x40>
 8016cb8:	bd70      	pop	{r4, r5, r6, pc}
 8016cba:	f853 6b04 	ldr.w	r6, [r3], #4
 8016cbe:	f845 6f04 	str.w	r6, [r5, #4]!
 8016cc2:	e7eb      	b.n	8016c9c <__copybits+0x18>
 8016cc4:	f840 3b04 	str.w	r3, [r0], #4
 8016cc8:	e7f4      	b.n	8016cb4 <__copybits+0x30>

08016cca <__any_on>:
 8016cca:	f100 0214 	add.w	r2, r0, #20
 8016cce:	6900      	ldr	r0, [r0, #16]
 8016cd0:	114b      	asrs	r3, r1, #5
 8016cd2:	4298      	cmp	r0, r3
 8016cd4:	b510      	push	{r4, lr}
 8016cd6:	db11      	blt.n	8016cfc <__any_on+0x32>
 8016cd8:	dd0a      	ble.n	8016cf0 <__any_on+0x26>
 8016cda:	f011 011f 	ands.w	r1, r1, #31
 8016cde:	d007      	beq.n	8016cf0 <__any_on+0x26>
 8016ce0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016ce4:	fa24 f001 	lsr.w	r0, r4, r1
 8016ce8:	fa00 f101 	lsl.w	r1, r0, r1
 8016cec:	428c      	cmp	r4, r1
 8016cee:	d10b      	bne.n	8016d08 <__any_on+0x3e>
 8016cf0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016cf4:	4293      	cmp	r3, r2
 8016cf6:	d803      	bhi.n	8016d00 <__any_on+0x36>
 8016cf8:	2000      	movs	r0, #0
 8016cfa:	bd10      	pop	{r4, pc}
 8016cfc:	4603      	mov	r3, r0
 8016cfe:	e7f7      	b.n	8016cf0 <__any_on+0x26>
 8016d00:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016d04:	2900      	cmp	r1, #0
 8016d06:	d0f5      	beq.n	8016cf4 <__any_on+0x2a>
 8016d08:	2001      	movs	r0, #1
 8016d0a:	e7f6      	b.n	8016cfa <__any_on+0x30>

08016d0c <sulp>:
 8016d0c:	b570      	push	{r4, r5, r6, lr}
 8016d0e:	4604      	mov	r4, r0
 8016d10:	460d      	mov	r5, r1
 8016d12:	ec45 4b10 	vmov	d0, r4, r5
 8016d16:	4616      	mov	r6, r2
 8016d18:	f7ff feba 	bl	8016a90 <__ulp>
 8016d1c:	ec51 0b10 	vmov	r0, r1, d0
 8016d20:	b17e      	cbz	r6, 8016d42 <sulp+0x36>
 8016d22:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8016d26:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8016d2a:	2b00      	cmp	r3, #0
 8016d2c:	dd09      	ble.n	8016d42 <sulp+0x36>
 8016d2e:	051b      	lsls	r3, r3, #20
 8016d30:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8016d34:	2400      	movs	r4, #0
 8016d36:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8016d3a:	4622      	mov	r2, r4
 8016d3c:	462b      	mov	r3, r5
 8016d3e:	f7e9 fc83 	bl	8000648 <__aeabi_dmul>
 8016d42:	ec41 0b10 	vmov	d0, r0, r1
 8016d46:	bd70      	pop	{r4, r5, r6, pc}

08016d48 <_strtod_l>:
 8016d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d4c:	b09f      	sub	sp, #124	@ 0x7c
 8016d4e:	460c      	mov	r4, r1
 8016d50:	9217      	str	r2, [sp, #92]	@ 0x5c
 8016d52:	2200      	movs	r2, #0
 8016d54:	921a      	str	r2, [sp, #104]	@ 0x68
 8016d56:	9005      	str	r0, [sp, #20]
 8016d58:	f04f 0a00 	mov.w	sl, #0
 8016d5c:	f04f 0b00 	mov.w	fp, #0
 8016d60:	460a      	mov	r2, r1
 8016d62:	9219      	str	r2, [sp, #100]	@ 0x64
 8016d64:	7811      	ldrb	r1, [r2, #0]
 8016d66:	292b      	cmp	r1, #43	@ 0x2b
 8016d68:	d04a      	beq.n	8016e00 <_strtod_l+0xb8>
 8016d6a:	d838      	bhi.n	8016dde <_strtod_l+0x96>
 8016d6c:	290d      	cmp	r1, #13
 8016d6e:	d832      	bhi.n	8016dd6 <_strtod_l+0x8e>
 8016d70:	2908      	cmp	r1, #8
 8016d72:	d832      	bhi.n	8016dda <_strtod_l+0x92>
 8016d74:	2900      	cmp	r1, #0
 8016d76:	d03b      	beq.n	8016df0 <_strtod_l+0xa8>
 8016d78:	2200      	movs	r2, #0
 8016d7a:	920e      	str	r2, [sp, #56]	@ 0x38
 8016d7c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8016d7e:	782a      	ldrb	r2, [r5, #0]
 8016d80:	2a30      	cmp	r2, #48	@ 0x30
 8016d82:	f040 80b2 	bne.w	8016eea <_strtod_l+0x1a2>
 8016d86:	786a      	ldrb	r2, [r5, #1]
 8016d88:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016d8c:	2a58      	cmp	r2, #88	@ 0x58
 8016d8e:	d16e      	bne.n	8016e6e <_strtod_l+0x126>
 8016d90:	9302      	str	r3, [sp, #8]
 8016d92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016d94:	9301      	str	r3, [sp, #4]
 8016d96:	ab1a      	add	r3, sp, #104	@ 0x68
 8016d98:	9300      	str	r3, [sp, #0]
 8016d9a:	4a8f      	ldr	r2, [pc, #572]	@ (8016fd8 <_strtod_l+0x290>)
 8016d9c:	9805      	ldr	r0, [sp, #20]
 8016d9e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8016da0:	a919      	add	r1, sp, #100	@ 0x64
 8016da2:	f001 f99f 	bl	80180e4 <__gethex>
 8016da6:	f010 060f 	ands.w	r6, r0, #15
 8016daa:	4604      	mov	r4, r0
 8016dac:	d005      	beq.n	8016dba <_strtod_l+0x72>
 8016dae:	2e06      	cmp	r6, #6
 8016db0:	d128      	bne.n	8016e04 <_strtod_l+0xbc>
 8016db2:	3501      	adds	r5, #1
 8016db4:	2300      	movs	r3, #0
 8016db6:	9519      	str	r5, [sp, #100]	@ 0x64
 8016db8:	930e      	str	r3, [sp, #56]	@ 0x38
 8016dba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	f040 858e 	bne.w	80178de <_strtod_l+0xb96>
 8016dc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016dc4:	b1cb      	cbz	r3, 8016dfa <_strtod_l+0xb2>
 8016dc6:	4652      	mov	r2, sl
 8016dc8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8016dcc:	ec43 2b10 	vmov	d0, r2, r3
 8016dd0:	b01f      	add	sp, #124	@ 0x7c
 8016dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016dd6:	2920      	cmp	r1, #32
 8016dd8:	d1ce      	bne.n	8016d78 <_strtod_l+0x30>
 8016dda:	3201      	adds	r2, #1
 8016ddc:	e7c1      	b.n	8016d62 <_strtod_l+0x1a>
 8016dde:	292d      	cmp	r1, #45	@ 0x2d
 8016de0:	d1ca      	bne.n	8016d78 <_strtod_l+0x30>
 8016de2:	2101      	movs	r1, #1
 8016de4:	910e      	str	r1, [sp, #56]	@ 0x38
 8016de6:	1c51      	adds	r1, r2, #1
 8016de8:	9119      	str	r1, [sp, #100]	@ 0x64
 8016dea:	7852      	ldrb	r2, [r2, #1]
 8016dec:	2a00      	cmp	r2, #0
 8016dee:	d1c5      	bne.n	8016d7c <_strtod_l+0x34>
 8016df0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016df2:	9419      	str	r4, [sp, #100]	@ 0x64
 8016df4:	2b00      	cmp	r3, #0
 8016df6:	f040 8570 	bne.w	80178da <_strtod_l+0xb92>
 8016dfa:	4652      	mov	r2, sl
 8016dfc:	465b      	mov	r3, fp
 8016dfe:	e7e5      	b.n	8016dcc <_strtod_l+0x84>
 8016e00:	2100      	movs	r1, #0
 8016e02:	e7ef      	b.n	8016de4 <_strtod_l+0x9c>
 8016e04:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8016e06:	b13a      	cbz	r2, 8016e18 <_strtod_l+0xd0>
 8016e08:	2135      	movs	r1, #53	@ 0x35
 8016e0a:	a81c      	add	r0, sp, #112	@ 0x70
 8016e0c:	f7ff ff3a 	bl	8016c84 <__copybits>
 8016e10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016e12:	9805      	ldr	r0, [sp, #20]
 8016e14:	f7ff fb10 	bl	8016438 <_Bfree>
 8016e18:	3e01      	subs	r6, #1
 8016e1a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8016e1c:	2e04      	cmp	r6, #4
 8016e1e:	d806      	bhi.n	8016e2e <_strtod_l+0xe6>
 8016e20:	e8df f006 	tbb	[pc, r6]
 8016e24:	201d0314 	.word	0x201d0314
 8016e28:	14          	.byte	0x14
 8016e29:	00          	.byte	0x00
 8016e2a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8016e2e:	05e1      	lsls	r1, r4, #23
 8016e30:	bf48      	it	mi
 8016e32:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8016e36:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016e3a:	0d1b      	lsrs	r3, r3, #20
 8016e3c:	051b      	lsls	r3, r3, #20
 8016e3e:	2b00      	cmp	r3, #0
 8016e40:	d1bb      	bne.n	8016dba <_strtod_l+0x72>
 8016e42:	f7fe fb1d 	bl	8015480 <__errno>
 8016e46:	2322      	movs	r3, #34	@ 0x22
 8016e48:	6003      	str	r3, [r0, #0]
 8016e4a:	e7b6      	b.n	8016dba <_strtod_l+0x72>
 8016e4c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8016e50:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8016e54:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8016e58:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8016e5c:	e7e7      	b.n	8016e2e <_strtod_l+0xe6>
 8016e5e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8016fe0 <_strtod_l+0x298>
 8016e62:	e7e4      	b.n	8016e2e <_strtod_l+0xe6>
 8016e64:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8016e68:	f04f 3aff 	mov.w	sl, #4294967295
 8016e6c:	e7df      	b.n	8016e2e <_strtod_l+0xe6>
 8016e6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016e70:	1c5a      	adds	r2, r3, #1
 8016e72:	9219      	str	r2, [sp, #100]	@ 0x64
 8016e74:	785b      	ldrb	r3, [r3, #1]
 8016e76:	2b30      	cmp	r3, #48	@ 0x30
 8016e78:	d0f9      	beq.n	8016e6e <_strtod_l+0x126>
 8016e7a:	2b00      	cmp	r3, #0
 8016e7c:	d09d      	beq.n	8016dba <_strtod_l+0x72>
 8016e7e:	2301      	movs	r3, #1
 8016e80:	2700      	movs	r7, #0
 8016e82:	9308      	str	r3, [sp, #32]
 8016e84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016e86:	930c      	str	r3, [sp, #48]	@ 0x30
 8016e88:	970b      	str	r7, [sp, #44]	@ 0x2c
 8016e8a:	46b9      	mov	r9, r7
 8016e8c:	220a      	movs	r2, #10
 8016e8e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8016e90:	7805      	ldrb	r5, [r0, #0]
 8016e92:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8016e96:	b2d9      	uxtb	r1, r3
 8016e98:	2909      	cmp	r1, #9
 8016e9a:	d928      	bls.n	8016eee <_strtod_l+0x1a6>
 8016e9c:	494f      	ldr	r1, [pc, #316]	@ (8016fdc <_strtod_l+0x294>)
 8016e9e:	2201      	movs	r2, #1
 8016ea0:	f001 f838 	bl	8017f14 <strncmp>
 8016ea4:	2800      	cmp	r0, #0
 8016ea6:	d032      	beq.n	8016f0e <_strtod_l+0x1c6>
 8016ea8:	2000      	movs	r0, #0
 8016eaa:	462a      	mov	r2, r5
 8016eac:	900a      	str	r0, [sp, #40]	@ 0x28
 8016eae:	464d      	mov	r5, r9
 8016eb0:	4603      	mov	r3, r0
 8016eb2:	2a65      	cmp	r2, #101	@ 0x65
 8016eb4:	d001      	beq.n	8016eba <_strtod_l+0x172>
 8016eb6:	2a45      	cmp	r2, #69	@ 0x45
 8016eb8:	d114      	bne.n	8016ee4 <_strtod_l+0x19c>
 8016eba:	b91d      	cbnz	r5, 8016ec4 <_strtod_l+0x17c>
 8016ebc:	9a08      	ldr	r2, [sp, #32]
 8016ebe:	4302      	orrs	r2, r0
 8016ec0:	d096      	beq.n	8016df0 <_strtod_l+0xa8>
 8016ec2:	2500      	movs	r5, #0
 8016ec4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8016ec6:	1c62      	adds	r2, r4, #1
 8016ec8:	9219      	str	r2, [sp, #100]	@ 0x64
 8016eca:	7862      	ldrb	r2, [r4, #1]
 8016ecc:	2a2b      	cmp	r2, #43	@ 0x2b
 8016ece:	d07a      	beq.n	8016fc6 <_strtod_l+0x27e>
 8016ed0:	2a2d      	cmp	r2, #45	@ 0x2d
 8016ed2:	d07e      	beq.n	8016fd2 <_strtod_l+0x28a>
 8016ed4:	f04f 0c00 	mov.w	ip, #0
 8016ed8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8016edc:	2909      	cmp	r1, #9
 8016ede:	f240 8085 	bls.w	8016fec <_strtod_l+0x2a4>
 8016ee2:	9419      	str	r4, [sp, #100]	@ 0x64
 8016ee4:	f04f 0800 	mov.w	r8, #0
 8016ee8:	e0a5      	b.n	8017036 <_strtod_l+0x2ee>
 8016eea:	2300      	movs	r3, #0
 8016eec:	e7c8      	b.n	8016e80 <_strtod_l+0x138>
 8016eee:	f1b9 0f08 	cmp.w	r9, #8
 8016ef2:	bfd8      	it	le
 8016ef4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8016ef6:	f100 0001 	add.w	r0, r0, #1
 8016efa:	bfda      	itte	le
 8016efc:	fb02 3301 	mlale	r3, r2, r1, r3
 8016f00:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8016f02:	fb02 3707 	mlagt	r7, r2, r7, r3
 8016f06:	f109 0901 	add.w	r9, r9, #1
 8016f0a:	9019      	str	r0, [sp, #100]	@ 0x64
 8016f0c:	e7bf      	b.n	8016e8e <_strtod_l+0x146>
 8016f0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016f10:	1c5a      	adds	r2, r3, #1
 8016f12:	9219      	str	r2, [sp, #100]	@ 0x64
 8016f14:	785a      	ldrb	r2, [r3, #1]
 8016f16:	f1b9 0f00 	cmp.w	r9, #0
 8016f1a:	d03b      	beq.n	8016f94 <_strtod_l+0x24c>
 8016f1c:	900a      	str	r0, [sp, #40]	@ 0x28
 8016f1e:	464d      	mov	r5, r9
 8016f20:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8016f24:	2b09      	cmp	r3, #9
 8016f26:	d912      	bls.n	8016f4e <_strtod_l+0x206>
 8016f28:	2301      	movs	r3, #1
 8016f2a:	e7c2      	b.n	8016eb2 <_strtod_l+0x16a>
 8016f2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016f2e:	1c5a      	adds	r2, r3, #1
 8016f30:	9219      	str	r2, [sp, #100]	@ 0x64
 8016f32:	785a      	ldrb	r2, [r3, #1]
 8016f34:	3001      	adds	r0, #1
 8016f36:	2a30      	cmp	r2, #48	@ 0x30
 8016f38:	d0f8      	beq.n	8016f2c <_strtod_l+0x1e4>
 8016f3a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8016f3e:	2b08      	cmp	r3, #8
 8016f40:	f200 84d2 	bhi.w	80178e8 <_strtod_l+0xba0>
 8016f44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016f46:	900a      	str	r0, [sp, #40]	@ 0x28
 8016f48:	2000      	movs	r0, #0
 8016f4a:	930c      	str	r3, [sp, #48]	@ 0x30
 8016f4c:	4605      	mov	r5, r0
 8016f4e:	3a30      	subs	r2, #48	@ 0x30
 8016f50:	f100 0301 	add.w	r3, r0, #1
 8016f54:	d018      	beq.n	8016f88 <_strtod_l+0x240>
 8016f56:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8016f58:	4419      	add	r1, r3
 8016f5a:	910a      	str	r1, [sp, #40]	@ 0x28
 8016f5c:	462e      	mov	r6, r5
 8016f5e:	f04f 0e0a 	mov.w	lr, #10
 8016f62:	1c71      	adds	r1, r6, #1
 8016f64:	eba1 0c05 	sub.w	ip, r1, r5
 8016f68:	4563      	cmp	r3, ip
 8016f6a:	dc15      	bgt.n	8016f98 <_strtod_l+0x250>
 8016f6c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8016f70:	182b      	adds	r3, r5, r0
 8016f72:	2b08      	cmp	r3, #8
 8016f74:	f105 0501 	add.w	r5, r5, #1
 8016f78:	4405      	add	r5, r0
 8016f7a:	dc1a      	bgt.n	8016fb2 <_strtod_l+0x26a>
 8016f7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016f7e:	230a      	movs	r3, #10
 8016f80:	fb03 2301 	mla	r3, r3, r1, r2
 8016f84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016f86:	2300      	movs	r3, #0
 8016f88:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016f8a:	1c51      	adds	r1, r2, #1
 8016f8c:	9119      	str	r1, [sp, #100]	@ 0x64
 8016f8e:	7852      	ldrb	r2, [r2, #1]
 8016f90:	4618      	mov	r0, r3
 8016f92:	e7c5      	b.n	8016f20 <_strtod_l+0x1d8>
 8016f94:	4648      	mov	r0, r9
 8016f96:	e7ce      	b.n	8016f36 <_strtod_l+0x1ee>
 8016f98:	2e08      	cmp	r6, #8
 8016f9a:	dc05      	bgt.n	8016fa8 <_strtod_l+0x260>
 8016f9c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8016f9e:	fb0e f606 	mul.w	r6, lr, r6
 8016fa2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8016fa4:	460e      	mov	r6, r1
 8016fa6:	e7dc      	b.n	8016f62 <_strtod_l+0x21a>
 8016fa8:	2910      	cmp	r1, #16
 8016faa:	bfd8      	it	le
 8016fac:	fb0e f707 	mulle.w	r7, lr, r7
 8016fb0:	e7f8      	b.n	8016fa4 <_strtod_l+0x25c>
 8016fb2:	2b0f      	cmp	r3, #15
 8016fb4:	bfdc      	itt	le
 8016fb6:	230a      	movle	r3, #10
 8016fb8:	fb03 2707 	mlale	r7, r3, r7, r2
 8016fbc:	e7e3      	b.n	8016f86 <_strtod_l+0x23e>
 8016fbe:	2300      	movs	r3, #0
 8016fc0:	930a      	str	r3, [sp, #40]	@ 0x28
 8016fc2:	2301      	movs	r3, #1
 8016fc4:	e77a      	b.n	8016ebc <_strtod_l+0x174>
 8016fc6:	f04f 0c00 	mov.w	ip, #0
 8016fca:	1ca2      	adds	r2, r4, #2
 8016fcc:	9219      	str	r2, [sp, #100]	@ 0x64
 8016fce:	78a2      	ldrb	r2, [r4, #2]
 8016fd0:	e782      	b.n	8016ed8 <_strtod_l+0x190>
 8016fd2:	f04f 0c01 	mov.w	ip, #1
 8016fd6:	e7f8      	b.n	8016fca <_strtod_l+0x282>
 8016fd8:	0801badc 	.word	0x0801badc
 8016fdc:	0801b90f 	.word	0x0801b90f
 8016fe0:	7ff00000 	.word	0x7ff00000
 8016fe4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016fe6:	1c51      	adds	r1, r2, #1
 8016fe8:	9119      	str	r1, [sp, #100]	@ 0x64
 8016fea:	7852      	ldrb	r2, [r2, #1]
 8016fec:	2a30      	cmp	r2, #48	@ 0x30
 8016fee:	d0f9      	beq.n	8016fe4 <_strtod_l+0x29c>
 8016ff0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8016ff4:	2908      	cmp	r1, #8
 8016ff6:	f63f af75 	bhi.w	8016ee4 <_strtod_l+0x19c>
 8016ffa:	3a30      	subs	r2, #48	@ 0x30
 8016ffc:	9209      	str	r2, [sp, #36]	@ 0x24
 8016ffe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017000:	920f      	str	r2, [sp, #60]	@ 0x3c
 8017002:	f04f 080a 	mov.w	r8, #10
 8017006:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017008:	1c56      	adds	r6, r2, #1
 801700a:	9619      	str	r6, [sp, #100]	@ 0x64
 801700c:	7852      	ldrb	r2, [r2, #1]
 801700e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8017012:	f1be 0f09 	cmp.w	lr, #9
 8017016:	d939      	bls.n	801708c <_strtod_l+0x344>
 8017018:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801701a:	1a76      	subs	r6, r6, r1
 801701c:	2e08      	cmp	r6, #8
 801701e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8017022:	dc03      	bgt.n	801702c <_strtod_l+0x2e4>
 8017024:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017026:	4588      	cmp	r8, r1
 8017028:	bfa8      	it	ge
 801702a:	4688      	movge	r8, r1
 801702c:	f1bc 0f00 	cmp.w	ip, #0
 8017030:	d001      	beq.n	8017036 <_strtod_l+0x2ee>
 8017032:	f1c8 0800 	rsb	r8, r8, #0
 8017036:	2d00      	cmp	r5, #0
 8017038:	d14e      	bne.n	80170d8 <_strtod_l+0x390>
 801703a:	9908      	ldr	r1, [sp, #32]
 801703c:	4308      	orrs	r0, r1
 801703e:	f47f aebc 	bne.w	8016dba <_strtod_l+0x72>
 8017042:	2b00      	cmp	r3, #0
 8017044:	f47f aed4 	bne.w	8016df0 <_strtod_l+0xa8>
 8017048:	2a69      	cmp	r2, #105	@ 0x69
 801704a:	d028      	beq.n	801709e <_strtod_l+0x356>
 801704c:	dc25      	bgt.n	801709a <_strtod_l+0x352>
 801704e:	2a49      	cmp	r2, #73	@ 0x49
 8017050:	d025      	beq.n	801709e <_strtod_l+0x356>
 8017052:	2a4e      	cmp	r2, #78	@ 0x4e
 8017054:	f47f aecc 	bne.w	8016df0 <_strtod_l+0xa8>
 8017058:	499a      	ldr	r1, [pc, #616]	@ (80172c4 <_strtod_l+0x57c>)
 801705a:	a819      	add	r0, sp, #100	@ 0x64
 801705c:	f001 fa64 	bl	8018528 <__match>
 8017060:	2800      	cmp	r0, #0
 8017062:	f43f aec5 	beq.w	8016df0 <_strtod_l+0xa8>
 8017066:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017068:	781b      	ldrb	r3, [r3, #0]
 801706a:	2b28      	cmp	r3, #40	@ 0x28
 801706c:	d12e      	bne.n	80170cc <_strtod_l+0x384>
 801706e:	4996      	ldr	r1, [pc, #600]	@ (80172c8 <_strtod_l+0x580>)
 8017070:	aa1c      	add	r2, sp, #112	@ 0x70
 8017072:	a819      	add	r0, sp, #100	@ 0x64
 8017074:	f001 fa6c 	bl	8018550 <__hexnan>
 8017078:	2805      	cmp	r0, #5
 801707a:	d127      	bne.n	80170cc <_strtod_l+0x384>
 801707c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801707e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8017082:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8017086:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801708a:	e696      	b.n	8016dba <_strtod_l+0x72>
 801708c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801708e:	fb08 2101 	mla	r1, r8, r1, r2
 8017092:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8017096:	9209      	str	r2, [sp, #36]	@ 0x24
 8017098:	e7b5      	b.n	8017006 <_strtod_l+0x2be>
 801709a:	2a6e      	cmp	r2, #110	@ 0x6e
 801709c:	e7da      	b.n	8017054 <_strtod_l+0x30c>
 801709e:	498b      	ldr	r1, [pc, #556]	@ (80172cc <_strtod_l+0x584>)
 80170a0:	a819      	add	r0, sp, #100	@ 0x64
 80170a2:	f001 fa41 	bl	8018528 <__match>
 80170a6:	2800      	cmp	r0, #0
 80170a8:	f43f aea2 	beq.w	8016df0 <_strtod_l+0xa8>
 80170ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80170ae:	4988      	ldr	r1, [pc, #544]	@ (80172d0 <_strtod_l+0x588>)
 80170b0:	3b01      	subs	r3, #1
 80170b2:	a819      	add	r0, sp, #100	@ 0x64
 80170b4:	9319      	str	r3, [sp, #100]	@ 0x64
 80170b6:	f001 fa37 	bl	8018528 <__match>
 80170ba:	b910      	cbnz	r0, 80170c2 <_strtod_l+0x37a>
 80170bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80170be:	3301      	adds	r3, #1
 80170c0:	9319      	str	r3, [sp, #100]	@ 0x64
 80170c2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80172e0 <_strtod_l+0x598>
 80170c6:	f04f 0a00 	mov.w	sl, #0
 80170ca:	e676      	b.n	8016dba <_strtod_l+0x72>
 80170cc:	4881      	ldr	r0, [pc, #516]	@ (80172d4 <_strtod_l+0x58c>)
 80170ce:	f000 ff67 	bl	8017fa0 <nan>
 80170d2:	ec5b ab10 	vmov	sl, fp, d0
 80170d6:	e670      	b.n	8016dba <_strtod_l+0x72>
 80170d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80170da:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80170dc:	eba8 0303 	sub.w	r3, r8, r3
 80170e0:	f1b9 0f00 	cmp.w	r9, #0
 80170e4:	bf08      	it	eq
 80170e6:	46a9      	moveq	r9, r5
 80170e8:	2d10      	cmp	r5, #16
 80170ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80170ec:	462c      	mov	r4, r5
 80170ee:	bfa8      	it	ge
 80170f0:	2410      	movge	r4, #16
 80170f2:	f7e9 fa2f 	bl	8000554 <__aeabi_ui2d>
 80170f6:	2d09      	cmp	r5, #9
 80170f8:	4682      	mov	sl, r0
 80170fa:	468b      	mov	fp, r1
 80170fc:	dc13      	bgt.n	8017126 <_strtod_l+0x3de>
 80170fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017100:	2b00      	cmp	r3, #0
 8017102:	f43f ae5a 	beq.w	8016dba <_strtod_l+0x72>
 8017106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017108:	dd78      	ble.n	80171fc <_strtod_l+0x4b4>
 801710a:	2b16      	cmp	r3, #22
 801710c:	dc5f      	bgt.n	80171ce <_strtod_l+0x486>
 801710e:	4972      	ldr	r1, [pc, #456]	@ (80172d8 <_strtod_l+0x590>)
 8017110:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8017114:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017118:	4652      	mov	r2, sl
 801711a:	465b      	mov	r3, fp
 801711c:	f7e9 fa94 	bl	8000648 <__aeabi_dmul>
 8017120:	4682      	mov	sl, r0
 8017122:	468b      	mov	fp, r1
 8017124:	e649      	b.n	8016dba <_strtod_l+0x72>
 8017126:	4b6c      	ldr	r3, [pc, #432]	@ (80172d8 <_strtod_l+0x590>)
 8017128:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801712c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8017130:	f7e9 fa8a 	bl	8000648 <__aeabi_dmul>
 8017134:	4682      	mov	sl, r0
 8017136:	4638      	mov	r0, r7
 8017138:	468b      	mov	fp, r1
 801713a:	f7e9 fa0b 	bl	8000554 <__aeabi_ui2d>
 801713e:	4602      	mov	r2, r0
 8017140:	460b      	mov	r3, r1
 8017142:	4650      	mov	r0, sl
 8017144:	4659      	mov	r1, fp
 8017146:	f7e9 f8c9 	bl	80002dc <__adddf3>
 801714a:	2d0f      	cmp	r5, #15
 801714c:	4682      	mov	sl, r0
 801714e:	468b      	mov	fp, r1
 8017150:	ddd5      	ble.n	80170fe <_strtod_l+0x3b6>
 8017152:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017154:	1b2c      	subs	r4, r5, r4
 8017156:	441c      	add	r4, r3
 8017158:	2c00      	cmp	r4, #0
 801715a:	f340 8093 	ble.w	8017284 <_strtod_l+0x53c>
 801715e:	f014 030f 	ands.w	r3, r4, #15
 8017162:	d00a      	beq.n	801717a <_strtod_l+0x432>
 8017164:	495c      	ldr	r1, [pc, #368]	@ (80172d8 <_strtod_l+0x590>)
 8017166:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801716a:	4652      	mov	r2, sl
 801716c:	465b      	mov	r3, fp
 801716e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017172:	f7e9 fa69 	bl	8000648 <__aeabi_dmul>
 8017176:	4682      	mov	sl, r0
 8017178:	468b      	mov	fp, r1
 801717a:	f034 040f 	bics.w	r4, r4, #15
 801717e:	d073      	beq.n	8017268 <_strtod_l+0x520>
 8017180:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8017184:	dd49      	ble.n	801721a <_strtod_l+0x4d2>
 8017186:	2400      	movs	r4, #0
 8017188:	46a0      	mov	r8, r4
 801718a:	940b      	str	r4, [sp, #44]	@ 0x2c
 801718c:	46a1      	mov	r9, r4
 801718e:	9a05      	ldr	r2, [sp, #20]
 8017190:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80172e0 <_strtod_l+0x598>
 8017194:	2322      	movs	r3, #34	@ 0x22
 8017196:	6013      	str	r3, [r2, #0]
 8017198:	f04f 0a00 	mov.w	sl, #0
 801719c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801719e:	2b00      	cmp	r3, #0
 80171a0:	f43f ae0b 	beq.w	8016dba <_strtod_l+0x72>
 80171a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80171a6:	9805      	ldr	r0, [sp, #20]
 80171a8:	f7ff f946 	bl	8016438 <_Bfree>
 80171ac:	9805      	ldr	r0, [sp, #20]
 80171ae:	4649      	mov	r1, r9
 80171b0:	f7ff f942 	bl	8016438 <_Bfree>
 80171b4:	9805      	ldr	r0, [sp, #20]
 80171b6:	4641      	mov	r1, r8
 80171b8:	f7ff f93e 	bl	8016438 <_Bfree>
 80171bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80171be:	9805      	ldr	r0, [sp, #20]
 80171c0:	f7ff f93a 	bl	8016438 <_Bfree>
 80171c4:	9805      	ldr	r0, [sp, #20]
 80171c6:	4621      	mov	r1, r4
 80171c8:	f7ff f936 	bl	8016438 <_Bfree>
 80171cc:	e5f5      	b.n	8016dba <_strtod_l+0x72>
 80171ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80171d0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80171d4:	4293      	cmp	r3, r2
 80171d6:	dbbc      	blt.n	8017152 <_strtod_l+0x40a>
 80171d8:	4c3f      	ldr	r4, [pc, #252]	@ (80172d8 <_strtod_l+0x590>)
 80171da:	f1c5 050f 	rsb	r5, r5, #15
 80171de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80171e2:	4652      	mov	r2, sl
 80171e4:	465b      	mov	r3, fp
 80171e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80171ea:	f7e9 fa2d 	bl	8000648 <__aeabi_dmul>
 80171ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80171f0:	1b5d      	subs	r5, r3, r5
 80171f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80171f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80171fa:	e78f      	b.n	801711c <_strtod_l+0x3d4>
 80171fc:	3316      	adds	r3, #22
 80171fe:	dba8      	blt.n	8017152 <_strtod_l+0x40a>
 8017200:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017202:	eba3 0808 	sub.w	r8, r3, r8
 8017206:	4b34      	ldr	r3, [pc, #208]	@ (80172d8 <_strtod_l+0x590>)
 8017208:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801720c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8017210:	4650      	mov	r0, sl
 8017212:	4659      	mov	r1, fp
 8017214:	f7e9 fb42 	bl	800089c <__aeabi_ddiv>
 8017218:	e782      	b.n	8017120 <_strtod_l+0x3d8>
 801721a:	2300      	movs	r3, #0
 801721c:	4f2f      	ldr	r7, [pc, #188]	@ (80172dc <_strtod_l+0x594>)
 801721e:	1124      	asrs	r4, r4, #4
 8017220:	4650      	mov	r0, sl
 8017222:	4659      	mov	r1, fp
 8017224:	461e      	mov	r6, r3
 8017226:	2c01      	cmp	r4, #1
 8017228:	dc21      	bgt.n	801726e <_strtod_l+0x526>
 801722a:	b10b      	cbz	r3, 8017230 <_strtod_l+0x4e8>
 801722c:	4682      	mov	sl, r0
 801722e:	468b      	mov	fp, r1
 8017230:	492a      	ldr	r1, [pc, #168]	@ (80172dc <_strtod_l+0x594>)
 8017232:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8017236:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801723a:	4652      	mov	r2, sl
 801723c:	465b      	mov	r3, fp
 801723e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017242:	f7e9 fa01 	bl	8000648 <__aeabi_dmul>
 8017246:	4b26      	ldr	r3, [pc, #152]	@ (80172e0 <_strtod_l+0x598>)
 8017248:	460a      	mov	r2, r1
 801724a:	400b      	ands	r3, r1
 801724c:	4925      	ldr	r1, [pc, #148]	@ (80172e4 <_strtod_l+0x59c>)
 801724e:	428b      	cmp	r3, r1
 8017250:	4682      	mov	sl, r0
 8017252:	d898      	bhi.n	8017186 <_strtod_l+0x43e>
 8017254:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8017258:	428b      	cmp	r3, r1
 801725a:	bf86      	itte	hi
 801725c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80172e8 <_strtod_l+0x5a0>
 8017260:	f04f 3aff 	movhi.w	sl, #4294967295
 8017264:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8017268:	2300      	movs	r3, #0
 801726a:	9308      	str	r3, [sp, #32]
 801726c:	e076      	b.n	801735c <_strtod_l+0x614>
 801726e:	07e2      	lsls	r2, r4, #31
 8017270:	d504      	bpl.n	801727c <_strtod_l+0x534>
 8017272:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017276:	f7e9 f9e7 	bl	8000648 <__aeabi_dmul>
 801727a:	2301      	movs	r3, #1
 801727c:	3601      	adds	r6, #1
 801727e:	1064      	asrs	r4, r4, #1
 8017280:	3708      	adds	r7, #8
 8017282:	e7d0      	b.n	8017226 <_strtod_l+0x4de>
 8017284:	d0f0      	beq.n	8017268 <_strtod_l+0x520>
 8017286:	4264      	negs	r4, r4
 8017288:	f014 020f 	ands.w	r2, r4, #15
 801728c:	d00a      	beq.n	80172a4 <_strtod_l+0x55c>
 801728e:	4b12      	ldr	r3, [pc, #72]	@ (80172d8 <_strtod_l+0x590>)
 8017290:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017294:	4650      	mov	r0, sl
 8017296:	4659      	mov	r1, fp
 8017298:	e9d3 2300 	ldrd	r2, r3, [r3]
 801729c:	f7e9 fafe 	bl	800089c <__aeabi_ddiv>
 80172a0:	4682      	mov	sl, r0
 80172a2:	468b      	mov	fp, r1
 80172a4:	1124      	asrs	r4, r4, #4
 80172a6:	d0df      	beq.n	8017268 <_strtod_l+0x520>
 80172a8:	2c1f      	cmp	r4, #31
 80172aa:	dd1f      	ble.n	80172ec <_strtod_l+0x5a4>
 80172ac:	2400      	movs	r4, #0
 80172ae:	46a0      	mov	r8, r4
 80172b0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80172b2:	46a1      	mov	r9, r4
 80172b4:	9a05      	ldr	r2, [sp, #20]
 80172b6:	2322      	movs	r3, #34	@ 0x22
 80172b8:	f04f 0a00 	mov.w	sl, #0
 80172bc:	f04f 0b00 	mov.w	fp, #0
 80172c0:	6013      	str	r3, [r2, #0]
 80172c2:	e76b      	b.n	801719c <_strtod_l+0x454>
 80172c4:	0801b7fd 	.word	0x0801b7fd
 80172c8:	0801bac8 	.word	0x0801bac8
 80172cc:	0801b7f5 	.word	0x0801b7f5
 80172d0:	0801b82c 	.word	0x0801b82c
 80172d4:	0801b965 	.word	0x0801b965
 80172d8:	0801ba00 	.word	0x0801ba00
 80172dc:	0801b9d8 	.word	0x0801b9d8
 80172e0:	7ff00000 	.word	0x7ff00000
 80172e4:	7ca00000 	.word	0x7ca00000
 80172e8:	7fefffff 	.word	0x7fefffff
 80172ec:	f014 0310 	ands.w	r3, r4, #16
 80172f0:	bf18      	it	ne
 80172f2:	236a      	movne	r3, #106	@ 0x6a
 80172f4:	4ea9      	ldr	r6, [pc, #676]	@ (801759c <_strtod_l+0x854>)
 80172f6:	9308      	str	r3, [sp, #32]
 80172f8:	4650      	mov	r0, sl
 80172fa:	4659      	mov	r1, fp
 80172fc:	2300      	movs	r3, #0
 80172fe:	07e7      	lsls	r7, r4, #31
 8017300:	d504      	bpl.n	801730c <_strtod_l+0x5c4>
 8017302:	e9d6 2300 	ldrd	r2, r3, [r6]
 8017306:	f7e9 f99f 	bl	8000648 <__aeabi_dmul>
 801730a:	2301      	movs	r3, #1
 801730c:	1064      	asrs	r4, r4, #1
 801730e:	f106 0608 	add.w	r6, r6, #8
 8017312:	d1f4      	bne.n	80172fe <_strtod_l+0x5b6>
 8017314:	b10b      	cbz	r3, 801731a <_strtod_l+0x5d2>
 8017316:	4682      	mov	sl, r0
 8017318:	468b      	mov	fp, r1
 801731a:	9b08      	ldr	r3, [sp, #32]
 801731c:	b1b3      	cbz	r3, 801734c <_strtod_l+0x604>
 801731e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8017322:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8017326:	2b00      	cmp	r3, #0
 8017328:	4659      	mov	r1, fp
 801732a:	dd0f      	ble.n	801734c <_strtod_l+0x604>
 801732c:	2b1f      	cmp	r3, #31
 801732e:	dd56      	ble.n	80173de <_strtod_l+0x696>
 8017330:	2b34      	cmp	r3, #52	@ 0x34
 8017332:	bfde      	ittt	le
 8017334:	f04f 33ff 	movle.w	r3, #4294967295
 8017338:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801733c:	4093      	lslle	r3, r2
 801733e:	f04f 0a00 	mov.w	sl, #0
 8017342:	bfcc      	ite	gt
 8017344:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8017348:	ea03 0b01 	andle.w	fp, r3, r1
 801734c:	2200      	movs	r2, #0
 801734e:	2300      	movs	r3, #0
 8017350:	4650      	mov	r0, sl
 8017352:	4659      	mov	r1, fp
 8017354:	f7e9 fbe0 	bl	8000b18 <__aeabi_dcmpeq>
 8017358:	2800      	cmp	r0, #0
 801735a:	d1a7      	bne.n	80172ac <_strtod_l+0x564>
 801735c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801735e:	9300      	str	r3, [sp, #0]
 8017360:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8017362:	9805      	ldr	r0, [sp, #20]
 8017364:	462b      	mov	r3, r5
 8017366:	464a      	mov	r2, r9
 8017368:	f7ff f8ce 	bl	8016508 <__s2b>
 801736c:	900b      	str	r0, [sp, #44]	@ 0x2c
 801736e:	2800      	cmp	r0, #0
 8017370:	f43f af09 	beq.w	8017186 <_strtod_l+0x43e>
 8017374:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017376:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017378:	2a00      	cmp	r2, #0
 801737a:	eba3 0308 	sub.w	r3, r3, r8
 801737e:	bfa8      	it	ge
 8017380:	2300      	movge	r3, #0
 8017382:	9312      	str	r3, [sp, #72]	@ 0x48
 8017384:	2400      	movs	r4, #0
 8017386:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801738a:	9316      	str	r3, [sp, #88]	@ 0x58
 801738c:	46a0      	mov	r8, r4
 801738e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017390:	9805      	ldr	r0, [sp, #20]
 8017392:	6859      	ldr	r1, [r3, #4]
 8017394:	f7ff f810 	bl	80163b8 <_Balloc>
 8017398:	4681      	mov	r9, r0
 801739a:	2800      	cmp	r0, #0
 801739c:	f43f aef7 	beq.w	801718e <_strtod_l+0x446>
 80173a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80173a2:	691a      	ldr	r2, [r3, #16]
 80173a4:	3202      	adds	r2, #2
 80173a6:	f103 010c 	add.w	r1, r3, #12
 80173aa:	0092      	lsls	r2, r2, #2
 80173ac:	300c      	adds	r0, #12
 80173ae:	f7fe f894 	bl	80154da <memcpy>
 80173b2:	ec4b ab10 	vmov	d0, sl, fp
 80173b6:	9805      	ldr	r0, [sp, #20]
 80173b8:	aa1c      	add	r2, sp, #112	@ 0x70
 80173ba:	a91b      	add	r1, sp, #108	@ 0x6c
 80173bc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80173c0:	f7ff fbd6 	bl	8016b70 <__d2b>
 80173c4:	901a      	str	r0, [sp, #104]	@ 0x68
 80173c6:	2800      	cmp	r0, #0
 80173c8:	f43f aee1 	beq.w	801718e <_strtod_l+0x446>
 80173cc:	9805      	ldr	r0, [sp, #20]
 80173ce:	2101      	movs	r1, #1
 80173d0:	f7ff f930 	bl	8016634 <__i2b>
 80173d4:	4680      	mov	r8, r0
 80173d6:	b948      	cbnz	r0, 80173ec <_strtod_l+0x6a4>
 80173d8:	f04f 0800 	mov.w	r8, #0
 80173dc:	e6d7      	b.n	801718e <_strtod_l+0x446>
 80173de:	f04f 32ff 	mov.w	r2, #4294967295
 80173e2:	fa02 f303 	lsl.w	r3, r2, r3
 80173e6:	ea03 0a0a 	and.w	sl, r3, sl
 80173ea:	e7af      	b.n	801734c <_strtod_l+0x604>
 80173ec:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80173ee:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80173f0:	2d00      	cmp	r5, #0
 80173f2:	bfab      	itete	ge
 80173f4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80173f6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80173f8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80173fa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80173fc:	bfac      	ite	ge
 80173fe:	18ef      	addge	r7, r5, r3
 8017400:	1b5e      	sublt	r6, r3, r5
 8017402:	9b08      	ldr	r3, [sp, #32]
 8017404:	1aed      	subs	r5, r5, r3
 8017406:	4415      	add	r5, r2
 8017408:	4b65      	ldr	r3, [pc, #404]	@ (80175a0 <_strtod_l+0x858>)
 801740a:	3d01      	subs	r5, #1
 801740c:	429d      	cmp	r5, r3
 801740e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8017412:	da50      	bge.n	80174b6 <_strtod_l+0x76e>
 8017414:	1b5b      	subs	r3, r3, r5
 8017416:	2b1f      	cmp	r3, #31
 8017418:	eba2 0203 	sub.w	r2, r2, r3
 801741c:	f04f 0101 	mov.w	r1, #1
 8017420:	dc3d      	bgt.n	801749e <_strtod_l+0x756>
 8017422:	fa01 f303 	lsl.w	r3, r1, r3
 8017426:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017428:	2300      	movs	r3, #0
 801742a:	9310      	str	r3, [sp, #64]	@ 0x40
 801742c:	18bd      	adds	r5, r7, r2
 801742e:	9b08      	ldr	r3, [sp, #32]
 8017430:	42af      	cmp	r7, r5
 8017432:	4416      	add	r6, r2
 8017434:	441e      	add	r6, r3
 8017436:	463b      	mov	r3, r7
 8017438:	bfa8      	it	ge
 801743a:	462b      	movge	r3, r5
 801743c:	42b3      	cmp	r3, r6
 801743e:	bfa8      	it	ge
 8017440:	4633      	movge	r3, r6
 8017442:	2b00      	cmp	r3, #0
 8017444:	bfc2      	ittt	gt
 8017446:	1aed      	subgt	r5, r5, r3
 8017448:	1af6      	subgt	r6, r6, r3
 801744a:	1aff      	subgt	r7, r7, r3
 801744c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801744e:	2b00      	cmp	r3, #0
 8017450:	dd16      	ble.n	8017480 <_strtod_l+0x738>
 8017452:	4641      	mov	r1, r8
 8017454:	9805      	ldr	r0, [sp, #20]
 8017456:	461a      	mov	r2, r3
 8017458:	f7ff f9a4 	bl	80167a4 <__pow5mult>
 801745c:	4680      	mov	r8, r0
 801745e:	2800      	cmp	r0, #0
 8017460:	d0ba      	beq.n	80173d8 <_strtod_l+0x690>
 8017462:	4601      	mov	r1, r0
 8017464:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8017466:	9805      	ldr	r0, [sp, #20]
 8017468:	f7ff f8fa 	bl	8016660 <__multiply>
 801746c:	900a      	str	r0, [sp, #40]	@ 0x28
 801746e:	2800      	cmp	r0, #0
 8017470:	f43f ae8d 	beq.w	801718e <_strtod_l+0x446>
 8017474:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017476:	9805      	ldr	r0, [sp, #20]
 8017478:	f7fe ffde 	bl	8016438 <_Bfree>
 801747c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801747e:	931a      	str	r3, [sp, #104]	@ 0x68
 8017480:	2d00      	cmp	r5, #0
 8017482:	dc1d      	bgt.n	80174c0 <_strtod_l+0x778>
 8017484:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017486:	2b00      	cmp	r3, #0
 8017488:	dd23      	ble.n	80174d2 <_strtod_l+0x78a>
 801748a:	4649      	mov	r1, r9
 801748c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801748e:	9805      	ldr	r0, [sp, #20]
 8017490:	f7ff f988 	bl	80167a4 <__pow5mult>
 8017494:	4681      	mov	r9, r0
 8017496:	b9e0      	cbnz	r0, 80174d2 <_strtod_l+0x78a>
 8017498:	f04f 0900 	mov.w	r9, #0
 801749c:	e677      	b.n	801718e <_strtod_l+0x446>
 801749e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80174a2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80174a6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80174aa:	35e2      	adds	r5, #226	@ 0xe2
 80174ac:	fa01 f305 	lsl.w	r3, r1, r5
 80174b0:	9310      	str	r3, [sp, #64]	@ 0x40
 80174b2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80174b4:	e7ba      	b.n	801742c <_strtod_l+0x6e4>
 80174b6:	2300      	movs	r3, #0
 80174b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80174ba:	2301      	movs	r3, #1
 80174bc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80174be:	e7b5      	b.n	801742c <_strtod_l+0x6e4>
 80174c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80174c2:	9805      	ldr	r0, [sp, #20]
 80174c4:	462a      	mov	r2, r5
 80174c6:	f7ff f9c7 	bl	8016858 <__lshift>
 80174ca:	901a      	str	r0, [sp, #104]	@ 0x68
 80174cc:	2800      	cmp	r0, #0
 80174ce:	d1d9      	bne.n	8017484 <_strtod_l+0x73c>
 80174d0:	e65d      	b.n	801718e <_strtod_l+0x446>
 80174d2:	2e00      	cmp	r6, #0
 80174d4:	dd07      	ble.n	80174e6 <_strtod_l+0x79e>
 80174d6:	4649      	mov	r1, r9
 80174d8:	9805      	ldr	r0, [sp, #20]
 80174da:	4632      	mov	r2, r6
 80174dc:	f7ff f9bc 	bl	8016858 <__lshift>
 80174e0:	4681      	mov	r9, r0
 80174e2:	2800      	cmp	r0, #0
 80174e4:	d0d8      	beq.n	8017498 <_strtod_l+0x750>
 80174e6:	2f00      	cmp	r7, #0
 80174e8:	dd08      	ble.n	80174fc <_strtod_l+0x7b4>
 80174ea:	4641      	mov	r1, r8
 80174ec:	9805      	ldr	r0, [sp, #20]
 80174ee:	463a      	mov	r2, r7
 80174f0:	f7ff f9b2 	bl	8016858 <__lshift>
 80174f4:	4680      	mov	r8, r0
 80174f6:	2800      	cmp	r0, #0
 80174f8:	f43f ae49 	beq.w	801718e <_strtod_l+0x446>
 80174fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80174fe:	9805      	ldr	r0, [sp, #20]
 8017500:	464a      	mov	r2, r9
 8017502:	f7ff fa31 	bl	8016968 <__mdiff>
 8017506:	4604      	mov	r4, r0
 8017508:	2800      	cmp	r0, #0
 801750a:	f43f ae40 	beq.w	801718e <_strtod_l+0x446>
 801750e:	68c3      	ldr	r3, [r0, #12]
 8017510:	930f      	str	r3, [sp, #60]	@ 0x3c
 8017512:	2300      	movs	r3, #0
 8017514:	60c3      	str	r3, [r0, #12]
 8017516:	4641      	mov	r1, r8
 8017518:	f7ff fa0a 	bl	8016930 <__mcmp>
 801751c:	2800      	cmp	r0, #0
 801751e:	da45      	bge.n	80175ac <_strtod_l+0x864>
 8017520:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017522:	ea53 030a 	orrs.w	r3, r3, sl
 8017526:	d16b      	bne.n	8017600 <_strtod_l+0x8b8>
 8017528:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801752c:	2b00      	cmp	r3, #0
 801752e:	d167      	bne.n	8017600 <_strtod_l+0x8b8>
 8017530:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017534:	0d1b      	lsrs	r3, r3, #20
 8017536:	051b      	lsls	r3, r3, #20
 8017538:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801753c:	d960      	bls.n	8017600 <_strtod_l+0x8b8>
 801753e:	6963      	ldr	r3, [r4, #20]
 8017540:	b913      	cbnz	r3, 8017548 <_strtod_l+0x800>
 8017542:	6923      	ldr	r3, [r4, #16]
 8017544:	2b01      	cmp	r3, #1
 8017546:	dd5b      	ble.n	8017600 <_strtod_l+0x8b8>
 8017548:	4621      	mov	r1, r4
 801754a:	2201      	movs	r2, #1
 801754c:	9805      	ldr	r0, [sp, #20]
 801754e:	f7ff f983 	bl	8016858 <__lshift>
 8017552:	4641      	mov	r1, r8
 8017554:	4604      	mov	r4, r0
 8017556:	f7ff f9eb 	bl	8016930 <__mcmp>
 801755a:	2800      	cmp	r0, #0
 801755c:	dd50      	ble.n	8017600 <_strtod_l+0x8b8>
 801755e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017562:	9a08      	ldr	r2, [sp, #32]
 8017564:	0d1b      	lsrs	r3, r3, #20
 8017566:	051b      	lsls	r3, r3, #20
 8017568:	2a00      	cmp	r2, #0
 801756a:	d06a      	beq.n	8017642 <_strtod_l+0x8fa>
 801756c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8017570:	d867      	bhi.n	8017642 <_strtod_l+0x8fa>
 8017572:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8017576:	f67f ae9d 	bls.w	80172b4 <_strtod_l+0x56c>
 801757a:	4b0a      	ldr	r3, [pc, #40]	@ (80175a4 <_strtod_l+0x85c>)
 801757c:	4650      	mov	r0, sl
 801757e:	4659      	mov	r1, fp
 8017580:	2200      	movs	r2, #0
 8017582:	f7e9 f861 	bl	8000648 <__aeabi_dmul>
 8017586:	4b08      	ldr	r3, [pc, #32]	@ (80175a8 <_strtod_l+0x860>)
 8017588:	400b      	ands	r3, r1
 801758a:	4682      	mov	sl, r0
 801758c:	468b      	mov	fp, r1
 801758e:	2b00      	cmp	r3, #0
 8017590:	f47f ae08 	bne.w	80171a4 <_strtod_l+0x45c>
 8017594:	9a05      	ldr	r2, [sp, #20]
 8017596:	2322      	movs	r3, #34	@ 0x22
 8017598:	6013      	str	r3, [r2, #0]
 801759a:	e603      	b.n	80171a4 <_strtod_l+0x45c>
 801759c:	0801baf0 	.word	0x0801baf0
 80175a0:	fffffc02 	.word	0xfffffc02
 80175a4:	39500000 	.word	0x39500000
 80175a8:	7ff00000 	.word	0x7ff00000
 80175ac:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80175b0:	d165      	bne.n	801767e <_strtod_l+0x936>
 80175b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80175b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80175b8:	b35a      	cbz	r2, 8017612 <_strtod_l+0x8ca>
 80175ba:	4a9f      	ldr	r2, [pc, #636]	@ (8017838 <_strtod_l+0xaf0>)
 80175bc:	4293      	cmp	r3, r2
 80175be:	d12b      	bne.n	8017618 <_strtod_l+0x8d0>
 80175c0:	9b08      	ldr	r3, [sp, #32]
 80175c2:	4651      	mov	r1, sl
 80175c4:	b303      	cbz	r3, 8017608 <_strtod_l+0x8c0>
 80175c6:	4b9d      	ldr	r3, [pc, #628]	@ (801783c <_strtod_l+0xaf4>)
 80175c8:	465a      	mov	r2, fp
 80175ca:	4013      	ands	r3, r2
 80175cc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80175d0:	f04f 32ff 	mov.w	r2, #4294967295
 80175d4:	d81b      	bhi.n	801760e <_strtod_l+0x8c6>
 80175d6:	0d1b      	lsrs	r3, r3, #20
 80175d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80175dc:	fa02 f303 	lsl.w	r3, r2, r3
 80175e0:	4299      	cmp	r1, r3
 80175e2:	d119      	bne.n	8017618 <_strtod_l+0x8d0>
 80175e4:	4b96      	ldr	r3, [pc, #600]	@ (8017840 <_strtod_l+0xaf8>)
 80175e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80175e8:	429a      	cmp	r2, r3
 80175ea:	d102      	bne.n	80175f2 <_strtod_l+0x8aa>
 80175ec:	3101      	adds	r1, #1
 80175ee:	f43f adce 	beq.w	801718e <_strtod_l+0x446>
 80175f2:	4b92      	ldr	r3, [pc, #584]	@ (801783c <_strtod_l+0xaf4>)
 80175f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80175f6:	401a      	ands	r2, r3
 80175f8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80175fc:	f04f 0a00 	mov.w	sl, #0
 8017600:	9b08      	ldr	r3, [sp, #32]
 8017602:	2b00      	cmp	r3, #0
 8017604:	d1b9      	bne.n	801757a <_strtod_l+0x832>
 8017606:	e5cd      	b.n	80171a4 <_strtod_l+0x45c>
 8017608:	f04f 33ff 	mov.w	r3, #4294967295
 801760c:	e7e8      	b.n	80175e0 <_strtod_l+0x898>
 801760e:	4613      	mov	r3, r2
 8017610:	e7e6      	b.n	80175e0 <_strtod_l+0x898>
 8017612:	ea53 030a 	orrs.w	r3, r3, sl
 8017616:	d0a2      	beq.n	801755e <_strtod_l+0x816>
 8017618:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801761a:	b1db      	cbz	r3, 8017654 <_strtod_l+0x90c>
 801761c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801761e:	4213      	tst	r3, r2
 8017620:	d0ee      	beq.n	8017600 <_strtod_l+0x8b8>
 8017622:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017624:	9a08      	ldr	r2, [sp, #32]
 8017626:	4650      	mov	r0, sl
 8017628:	4659      	mov	r1, fp
 801762a:	b1bb      	cbz	r3, 801765c <_strtod_l+0x914>
 801762c:	f7ff fb6e 	bl	8016d0c <sulp>
 8017630:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017634:	ec53 2b10 	vmov	r2, r3, d0
 8017638:	f7e8 fe50 	bl	80002dc <__adddf3>
 801763c:	4682      	mov	sl, r0
 801763e:	468b      	mov	fp, r1
 8017640:	e7de      	b.n	8017600 <_strtod_l+0x8b8>
 8017642:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8017646:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801764a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801764e:	f04f 3aff 	mov.w	sl, #4294967295
 8017652:	e7d5      	b.n	8017600 <_strtod_l+0x8b8>
 8017654:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8017656:	ea13 0f0a 	tst.w	r3, sl
 801765a:	e7e1      	b.n	8017620 <_strtod_l+0x8d8>
 801765c:	f7ff fb56 	bl	8016d0c <sulp>
 8017660:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017664:	ec53 2b10 	vmov	r2, r3, d0
 8017668:	f7e8 fe36 	bl	80002d8 <__aeabi_dsub>
 801766c:	2200      	movs	r2, #0
 801766e:	2300      	movs	r3, #0
 8017670:	4682      	mov	sl, r0
 8017672:	468b      	mov	fp, r1
 8017674:	f7e9 fa50 	bl	8000b18 <__aeabi_dcmpeq>
 8017678:	2800      	cmp	r0, #0
 801767a:	d0c1      	beq.n	8017600 <_strtod_l+0x8b8>
 801767c:	e61a      	b.n	80172b4 <_strtod_l+0x56c>
 801767e:	4641      	mov	r1, r8
 8017680:	4620      	mov	r0, r4
 8017682:	f7ff facd 	bl	8016c20 <__ratio>
 8017686:	ec57 6b10 	vmov	r6, r7, d0
 801768a:	2200      	movs	r2, #0
 801768c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8017690:	4630      	mov	r0, r6
 8017692:	4639      	mov	r1, r7
 8017694:	f7e9 fa54 	bl	8000b40 <__aeabi_dcmple>
 8017698:	2800      	cmp	r0, #0
 801769a:	d06f      	beq.n	801777c <_strtod_l+0xa34>
 801769c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801769e:	2b00      	cmp	r3, #0
 80176a0:	d17a      	bne.n	8017798 <_strtod_l+0xa50>
 80176a2:	f1ba 0f00 	cmp.w	sl, #0
 80176a6:	d158      	bne.n	801775a <_strtod_l+0xa12>
 80176a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80176aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80176ae:	2b00      	cmp	r3, #0
 80176b0:	d15a      	bne.n	8017768 <_strtod_l+0xa20>
 80176b2:	4b64      	ldr	r3, [pc, #400]	@ (8017844 <_strtod_l+0xafc>)
 80176b4:	2200      	movs	r2, #0
 80176b6:	4630      	mov	r0, r6
 80176b8:	4639      	mov	r1, r7
 80176ba:	f7e9 fa37 	bl	8000b2c <__aeabi_dcmplt>
 80176be:	2800      	cmp	r0, #0
 80176c0:	d159      	bne.n	8017776 <_strtod_l+0xa2e>
 80176c2:	4630      	mov	r0, r6
 80176c4:	4639      	mov	r1, r7
 80176c6:	4b60      	ldr	r3, [pc, #384]	@ (8017848 <_strtod_l+0xb00>)
 80176c8:	2200      	movs	r2, #0
 80176ca:	f7e8 ffbd 	bl	8000648 <__aeabi_dmul>
 80176ce:	4606      	mov	r6, r0
 80176d0:	460f      	mov	r7, r1
 80176d2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80176d6:	9606      	str	r6, [sp, #24]
 80176d8:	9307      	str	r3, [sp, #28]
 80176da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80176de:	4d57      	ldr	r5, [pc, #348]	@ (801783c <_strtod_l+0xaf4>)
 80176e0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80176e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80176e6:	401d      	ands	r5, r3
 80176e8:	4b58      	ldr	r3, [pc, #352]	@ (801784c <_strtod_l+0xb04>)
 80176ea:	429d      	cmp	r5, r3
 80176ec:	f040 80b2 	bne.w	8017854 <_strtod_l+0xb0c>
 80176f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80176f2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80176f6:	ec4b ab10 	vmov	d0, sl, fp
 80176fa:	f7ff f9c9 	bl	8016a90 <__ulp>
 80176fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017702:	ec51 0b10 	vmov	r0, r1, d0
 8017706:	f7e8 ff9f 	bl	8000648 <__aeabi_dmul>
 801770a:	4652      	mov	r2, sl
 801770c:	465b      	mov	r3, fp
 801770e:	f7e8 fde5 	bl	80002dc <__adddf3>
 8017712:	460b      	mov	r3, r1
 8017714:	4949      	ldr	r1, [pc, #292]	@ (801783c <_strtod_l+0xaf4>)
 8017716:	4a4e      	ldr	r2, [pc, #312]	@ (8017850 <_strtod_l+0xb08>)
 8017718:	4019      	ands	r1, r3
 801771a:	4291      	cmp	r1, r2
 801771c:	4682      	mov	sl, r0
 801771e:	d942      	bls.n	80177a6 <_strtod_l+0xa5e>
 8017720:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8017722:	4b47      	ldr	r3, [pc, #284]	@ (8017840 <_strtod_l+0xaf8>)
 8017724:	429a      	cmp	r2, r3
 8017726:	d103      	bne.n	8017730 <_strtod_l+0x9e8>
 8017728:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801772a:	3301      	adds	r3, #1
 801772c:	f43f ad2f 	beq.w	801718e <_strtod_l+0x446>
 8017730:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8017840 <_strtod_l+0xaf8>
 8017734:	f04f 3aff 	mov.w	sl, #4294967295
 8017738:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801773a:	9805      	ldr	r0, [sp, #20]
 801773c:	f7fe fe7c 	bl	8016438 <_Bfree>
 8017740:	9805      	ldr	r0, [sp, #20]
 8017742:	4649      	mov	r1, r9
 8017744:	f7fe fe78 	bl	8016438 <_Bfree>
 8017748:	9805      	ldr	r0, [sp, #20]
 801774a:	4641      	mov	r1, r8
 801774c:	f7fe fe74 	bl	8016438 <_Bfree>
 8017750:	9805      	ldr	r0, [sp, #20]
 8017752:	4621      	mov	r1, r4
 8017754:	f7fe fe70 	bl	8016438 <_Bfree>
 8017758:	e619      	b.n	801738e <_strtod_l+0x646>
 801775a:	f1ba 0f01 	cmp.w	sl, #1
 801775e:	d103      	bne.n	8017768 <_strtod_l+0xa20>
 8017760:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017762:	2b00      	cmp	r3, #0
 8017764:	f43f ada6 	beq.w	80172b4 <_strtod_l+0x56c>
 8017768:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8017818 <_strtod_l+0xad0>
 801776c:	4f35      	ldr	r7, [pc, #212]	@ (8017844 <_strtod_l+0xafc>)
 801776e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8017772:	2600      	movs	r6, #0
 8017774:	e7b1      	b.n	80176da <_strtod_l+0x992>
 8017776:	4f34      	ldr	r7, [pc, #208]	@ (8017848 <_strtod_l+0xb00>)
 8017778:	2600      	movs	r6, #0
 801777a:	e7aa      	b.n	80176d2 <_strtod_l+0x98a>
 801777c:	4b32      	ldr	r3, [pc, #200]	@ (8017848 <_strtod_l+0xb00>)
 801777e:	4630      	mov	r0, r6
 8017780:	4639      	mov	r1, r7
 8017782:	2200      	movs	r2, #0
 8017784:	f7e8 ff60 	bl	8000648 <__aeabi_dmul>
 8017788:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801778a:	4606      	mov	r6, r0
 801778c:	460f      	mov	r7, r1
 801778e:	2b00      	cmp	r3, #0
 8017790:	d09f      	beq.n	80176d2 <_strtod_l+0x98a>
 8017792:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8017796:	e7a0      	b.n	80176da <_strtod_l+0x992>
 8017798:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8017820 <_strtod_l+0xad8>
 801779c:	ed8d 7b06 	vstr	d7, [sp, #24]
 80177a0:	ec57 6b17 	vmov	r6, r7, d7
 80177a4:	e799      	b.n	80176da <_strtod_l+0x992>
 80177a6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80177aa:	9b08      	ldr	r3, [sp, #32]
 80177ac:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d1c1      	bne.n	8017738 <_strtod_l+0x9f0>
 80177b4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80177b8:	0d1b      	lsrs	r3, r3, #20
 80177ba:	051b      	lsls	r3, r3, #20
 80177bc:	429d      	cmp	r5, r3
 80177be:	d1bb      	bne.n	8017738 <_strtod_l+0x9f0>
 80177c0:	4630      	mov	r0, r6
 80177c2:	4639      	mov	r1, r7
 80177c4:	f7e9 faa0 	bl	8000d08 <__aeabi_d2lz>
 80177c8:	f7e8 ff10 	bl	80005ec <__aeabi_l2d>
 80177cc:	4602      	mov	r2, r0
 80177ce:	460b      	mov	r3, r1
 80177d0:	4630      	mov	r0, r6
 80177d2:	4639      	mov	r1, r7
 80177d4:	f7e8 fd80 	bl	80002d8 <__aeabi_dsub>
 80177d8:	460b      	mov	r3, r1
 80177da:	4602      	mov	r2, r0
 80177dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80177e0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80177e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80177e6:	ea46 060a 	orr.w	r6, r6, sl
 80177ea:	431e      	orrs	r6, r3
 80177ec:	d06f      	beq.n	80178ce <_strtod_l+0xb86>
 80177ee:	a30e      	add	r3, pc, #56	@ (adr r3, 8017828 <_strtod_l+0xae0>)
 80177f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177f4:	f7e9 f99a 	bl	8000b2c <__aeabi_dcmplt>
 80177f8:	2800      	cmp	r0, #0
 80177fa:	f47f acd3 	bne.w	80171a4 <_strtod_l+0x45c>
 80177fe:	a30c      	add	r3, pc, #48	@ (adr r3, 8017830 <_strtod_l+0xae8>)
 8017800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017804:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017808:	f7e9 f9ae 	bl	8000b68 <__aeabi_dcmpgt>
 801780c:	2800      	cmp	r0, #0
 801780e:	d093      	beq.n	8017738 <_strtod_l+0x9f0>
 8017810:	e4c8      	b.n	80171a4 <_strtod_l+0x45c>
 8017812:	bf00      	nop
 8017814:	f3af 8000 	nop.w
 8017818:	00000000 	.word	0x00000000
 801781c:	bff00000 	.word	0xbff00000
 8017820:	00000000 	.word	0x00000000
 8017824:	3ff00000 	.word	0x3ff00000
 8017828:	94a03595 	.word	0x94a03595
 801782c:	3fdfffff 	.word	0x3fdfffff
 8017830:	35afe535 	.word	0x35afe535
 8017834:	3fe00000 	.word	0x3fe00000
 8017838:	000fffff 	.word	0x000fffff
 801783c:	7ff00000 	.word	0x7ff00000
 8017840:	7fefffff 	.word	0x7fefffff
 8017844:	3ff00000 	.word	0x3ff00000
 8017848:	3fe00000 	.word	0x3fe00000
 801784c:	7fe00000 	.word	0x7fe00000
 8017850:	7c9fffff 	.word	0x7c9fffff
 8017854:	9b08      	ldr	r3, [sp, #32]
 8017856:	b323      	cbz	r3, 80178a2 <_strtod_l+0xb5a>
 8017858:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801785c:	d821      	bhi.n	80178a2 <_strtod_l+0xb5a>
 801785e:	a328      	add	r3, pc, #160	@ (adr r3, 8017900 <_strtod_l+0xbb8>)
 8017860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017864:	4630      	mov	r0, r6
 8017866:	4639      	mov	r1, r7
 8017868:	f7e9 f96a 	bl	8000b40 <__aeabi_dcmple>
 801786c:	b1a0      	cbz	r0, 8017898 <_strtod_l+0xb50>
 801786e:	4639      	mov	r1, r7
 8017870:	4630      	mov	r0, r6
 8017872:	f7e9 f9c1 	bl	8000bf8 <__aeabi_d2uiz>
 8017876:	2801      	cmp	r0, #1
 8017878:	bf38      	it	cc
 801787a:	2001      	movcc	r0, #1
 801787c:	f7e8 fe6a 	bl	8000554 <__aeabi_ui2d>
 8017880:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017882:	4606      	mov	r6, r0
 8017884:	460f      	mov	r7, r1
 8017886:	b9fb      	cbnz	r3, 80178c8 <_strtod_l+0xb80>
 8017888:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801788c:	9014      	str	r0, [sp, #80]	@ 0x50
 801788e:	9315      	str	r3, [sp, #84]	@ 0x54
 8017890:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8017894:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8017898:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801789a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801789e:	1b5b      	subs	r3, r3, r5
 80178a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80178a2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80178a6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80178aa:	f7ff f8f1 	bl	8016a90 <__ulp>
 80178ae:	4650      	mov	r0, sl
 80178b0:	ec53 2b10 	vmov	r2, r3, d0
 80178b4:	4659      	mov	r1, fp
 80178b6:	f7e8 fec7 	bl	8000648 <__aeabi_dmul>
 80178ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80178be:	f7e8 fd0d 	bl	80002dc <__adddf3>
 80178c2:	4682      	mov	sl, r0
 80178c4:	468b      	mov	fp, r1
 80178c6:	e770      	b.n	80177aa <_strtod_l+0xa62>
 80178c8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80178cc:	e7e0      	b.n	8017890 <_strtod_l+0xb48>
 80178ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8017908 <_strtod_l+0xbc0>)
 80178d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80178d4:	f7e9 f92a 	bl	8000b2c <__aeabi_dcmplt>
 80178d8:	e798      	b.n	801780c <_strtod_l+0xac4>
 80178da:	2300      	movs	r3, #0
 80178dc:	930e      	str	r3, [sp, #56]	@ 0x38
 80178de:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80178e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80178e2:	6013      	str	r3, [r2, #0]
 80178e4:	f7ff ba6d 	b.w	8016dc2 <_strtod_l+0x7a>
 80178e8:	2a65      	cmp	r2, #101	@ 0x65
 80178ea:	f43f ab68 	beq.w	8016fbe <_strtod_l+0x276>
 80178ee:	2a45      	cmp	r2, #69	@ 0x45
 80178f0:	f43f ab65 	beq.w	8016fbe <_strtod_l+0x276>
 80178f4:	2301      	movs	r3, #1
 80178f6:	f7ff bba0 	b.w	801703a <_strtod_l+0x2f2>
 80178fa:	bf00      	nop
 80178fc:	f3af 8000 	nop.w
 8017900:	ffc00000 	.word	0xffc00000
 8017904:	41dfffff 	.word	0x41dfffff
 8017908:	94a03595 	.word	0x94a03595
 801790c:	3fcfffff 	.word	0x3fcfffff

08017910 <_strtod_r>:
 8017910:	4b01      	ldr	r3, [pc, #4]	@ (8017918 <_strtod_r+0x8>)
 8017912:	f7ff ba19 	b.w	8016d48 <_strtod_l>
 8017916:	bf00      	nop
 8017918:	200000a8 	.word	0x200000a8

0801791c <_strtol_l.isra.0>:
 801791c:	2b24      	cmp	r3, #36	@ 0x24
 801791e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017922:	4686      	mov	lr, r0
 8017924:	4690      	mov	r8, r2
 8017926:	d801      	bhi.n	801792c <_strtol_l.isra.0+0x10>
 8017928:	2b01      	cmp	r3, #1
 801792a:	d106      	bne.n	801793a <_strtol_l.isra.0+0x1e>
 801792c:	f7fd fda8 	bl	8015480 <__errno>
 8017930:	2316      	movs	r3, #22
 8017932:	6003      	str	r3, [r0, #0]
 8017934:	2000      	movs	r0, #0
 8017936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801793a:	4834      	ldr	r0, [pc, #208]	@ (8017a0c <_strtol_l.isra.0+0xf0>)
 801793c:	460d      	mov	r5, r1
 801793e:	462a      	mov	r2, r5
 8017940:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017944:	5d06      	ldrb	r6, [r0, r4]
 8017946:	f016 0608 	ands.w	r6, r6, #8
 801794a:	d1f8      	bne.n	801793e <_strtol_l.isra.0+0x22>
 801794c:	2c2d      	cmp	r4, #45	@ 0x2d
 801794e:	d110      	bne.n	8017972 <_strtol_l.isra.0+0x56>
 8017950:	782c      	ldrb	r4, [r5, #0]
 8017952:	2601      	movs	r6, #1
 8017954:	1c95      	adds	r5, r2, #2
 8017956:	f033 0210 	bics.w	r2, r3, #16
 801795a:	d115      	bne.n	8017988 <_strtol_l.isra.0+0x6c>
 801795c:	2c30      	cmp	r4, #48	@ 0x30
 801795e:	d10d      	bne.n	801797c <_strtol_l.isra.0+0x60>
 8017960:	782a      	ldrb	r2, [r5, #0]
 8017962:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8017966:	2a58      	cmp	r2, #88	@ 0x58
 8017968:	d108      	bne.n	801797c <_strtol_l.isra.0+0x60>
 801796a:	786c      	ldrb	r4, [r5, #1]
 801796c:	3502      	adds	r5, #2
 801796e:	2310      	movs	r3, #16
 8017970:	e00a      	b.n	8017988 <_strtol_l.isra.0+0x6c>
 8017972:	2c2b      	cmp	r4, #43	@ 0x2b
 8017974:	bf04      	itt	eq
 8017976:	782c      	ldrbeq	r4, [r5, #0]
 8017978:	1c95      	addeq	r5, r2, #2
 801797a:	e7ec      	b.n	8017956 <_strtol_l.isra.0+0x3a>
 801797c:	2b00      	cmp	r3, #0
 801797e:	d1f6      	bne.n	801796e <_strtol_l.isra.0+0x52>
 8017980:	2c30      	cmp	r4, #48	@ 0x30
 8017982:	bf14      	ite	ne
 8017984:	230a      	movne	r3, #10
 8017986:	2308      	moveq	r3, #8
 8017988:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801798c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8017990:	2200      	movs	r2, #0
 8017992:	fbbc f9f3 	udiv	r9, ip, r3
 8017996:	4610      	mov	r0, r2
 8017998:	fb03 ca19 	mls	sl, r3, r9, ip
 801799c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80179a0:	2f09      	cmp	r7, #9
 80179a2:	d80f      	bhi.n	80179c4 <_strtol_l.isra.0+0xa8>
 80179a4:	463c      	mov	r4, r7
 80179a6:	42a3      	cmp	r3, r4
 80179a8:	dd1b      	ble.n	80179e2 <_strtol_l.isra.0+0xc6>
 80179aa:	1c57      	adds	r7, r2, #1
 80179ac:	d007      	beq.n	80179be <_strtol_l.isra.0+0xa2>
 80179ae:	4581      	cmp	r9, r0
 80179b0:	d314      	bcc.n	80179dc <_strtol_l.isra.0+0xc0>
 80179b2:	d101      	bne.n	80179b8 <_strtol_l.isra.0+0x9c>
 80179b4:	45a2      	cmp	sl, r4
 80179b6:	db11      	blt.n	80179dc <_strtol_l.isra.0+0xc0>
 80179b8:	fb00 4003 	mla	r0, r0, r3, r4
 80179bc:	2201      	movs	r2, #1
 80179be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80179c2:	e7eb      	b.n	801799c <_strtol_l.isra.0+0x80>
 80179c4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80179c8:	2f19      	cmp	r7, #25
 80179ca:	d801      	bhi.n	80179d0 <_strtol_l.isra.0+0xb4>
 80179cc:	3c37      	subs	r4, #55	@ 0x37
 80179ce:	e7ea      	b.n	80179a6 <_strtol_l.isra.0+0x8a>
 80179d0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80179d4:	2f19      	cmp	r7, #25
 80179d6:	d804      	bhi.n	80179e2 <_strtol_l.isra.0+0xc6>
 80179d8:	3c57      	subs	r4, #87	@ 0x57
 80179da:	e7e4      	b.n	80179a6 <_strtol_l.isra.0+0x8a>
 80179dc:	f04f 32ff 	mov.w	r2, #4294967295
 80179e0:	e7ed      	b.n	80179be <_strtol_l.isra.0+0xa2>
 80179e2:	1c53      	adds	r3, r2, #1
 80179e4:	d108      	bne.n	80179f8 <_strtol_l.isra.0+0xdc>
 80179e6:	2322      	movs	r3, #34	@ 0x22
 80179e8:	f8ce 3000 	str.w	r3, [lr]
 80179ec:	4660      	mov	r0, ip
 80179ee:	f1b8 0f00 	cmp.w	r8, #0
 80179f2:	d0a0      	beq.n	8017936 <_strtol_l.isra.0+0x1a>
 80179f4:	1e69      	subs	r1, r5, #1
 80179f6:	e006      	b.n	8017a06 <_strtol_l.isra.0+0xea>
 80179f8:	b106      	cbz	r6, 80179fc <_strtol_l.isra.0+0xe0>
 80179fa:	4240      	negs	r0, r0
 80179fc:	f1b8 0f00 	cmp.w	r8, #0
 8017a00:	d099      	beq.n	8017936 <_strtol_l.isra.0+0x1a>
 8017a02:	2a00      	cmp	r2, #0
 8017a04:	d1f6      	bne.n	80179f4 <_strtol_l.isra.0+0xd8>
 8017a06:	f8c8 1000 	str.w	r1, [r8]
 8017a0a:	e794      	b.n	8017936 <_strtol_l.isra.0+0x1a>
 8017a0c:	0801bb19 	.word	0x0801bb19

08017a10 <_strtol_r>:
 8017a10:	f7ff bf84 	b.w	801791c <_strtol_l.isra.0>

08017a14 <__ssputs_r>:
 8017a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017a18:	688e      	ldr	r6, [r1, #8]
 8017a1a:	461f      	mov	r7, r3
 8017a1c:	42be      	cmp	r6, r7
 8017a1e:	680b      	ldr	r3, [r1, #0]
 8017a20:	4682      	mov	sl, r0
 8017a22:	460c      	mov	r4, r1
 8017a24:	4690      	mov	r8, r2
 8017a26:	d82d      	bhi.n	8017a84 <__ssputs_r+0x70>
 8017a28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017a2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8017a30:	d026      	beq.n	8017a80 <__ssputs_r+0x6c>
 8017a32:	6965      	ldr	r5, [r4, #20]
 8017a34:	6909      	ldr	r1, [r1, #16]
 8017a36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017a3a:	eba3 0901 	sub.w	r9, r3, r1
 8017a3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017a42:	1c7b      	adds	r3, r7, #1
 8017a44:	444b      	add	r3, r9
 8017a46:	106d      	asrs	r5, r5, #1
 8017a48:	429d      	cmp	r5, r3
 8017a4a:	bf38      	it	cc
 8017a4c:	461d      	movcc	r5, r3
 8017a4e:	0553      	lsls	r3, r2, #21
 8017a50:	d527      	bpl.n	8017aa2 <__ssputs_r+0x8e>
 8017a52:	4629      	mov	r1, r5
 8017a54:	f7fe fc24 	bl	80162a0 <_malloc_r>
 8017a58:	4606      	mov	r6, r0
 8017a5a:	b360      	cbz	r0, 8017ab6 <__ssputs_r+0xa2>
 8017a5c:	6921      	ldr	r1, [r4, #16]
 8017a5e:	464a      	mov	r2, r9
 8017a60:	f7fd fd3b 	bl	80154da <memcpy>
 8017a64:	89a3      	ldrh	r3, [r4, #12]
 8017a66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8017a6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017a6e:	81a3      	strh	r3, [r4, #12]
 8017a70:	6126      	str	r6, [r4, #16]
 8017a72:	6165      	str	r5, [r4, #20]
 8017a74:	444e      	add	r6, r9
 8017a76:	eba5 0509 	sub.w	r5, r5, r9
 8017a7a:	6026      	str	r6, [r4, #0]
 8017a7c:	60a5      	str	r5, [r4, #8]
 8017a7e:	463e      	mov	r6, r7
 8017a80:	42be      	cmp	r6, r7
 8017a82:	d900      	bls.n	8017a86 <__ssputs_r+0x72>
 8017a84:	463e      	mov	r6, r7
 8017a86:	6820      	ldr	r0, [r4, #0]
 8017a88:	4632      	mov	r2, r6
 8017a8a:	4641      	mov	r1, r8
 8017a8c:	f000 fa28 	bl	8017ee0 <memmove>
 8017a90:	68a3      	ldr	r3, [r4, #8]
 8017a92:	1b9b      	subs	r3, r3, r6
 8017a94:	60a3      	str	r3, [r4, #8]
 8017a96:	6823      	ldr	r3, [r4, #0]
 8017a98:	4433      	add	r3, r6
 8017a9a:	6023      	str	r3, [r4, #0]
 8017a9c:	2000      	movs	r0, #0
 8017a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017aa2:	462a      	mov	r2, r5
 8017aa4:	f000 fe01 	bl	80186aa <_realloc_r>
 8017aa8:	4606      	mov	r6, r0
 8017aaa:	2800      	cmp	r0, #0
 8017aac:	d1e0      	bne.n	8017a70 <__ssputs_r+0x5c>
 8017aae:	6921      	ldr	r1, [r4, #16]
 8017ab0:	4650      	mov	r0, sl
 8017ab2:	f7fe fb81 	bl	80161b8 <_free_r>
 8017ab6:	230c      	movs	r3, #12
 8017ab8:	f8ca 3000 	str.w	r3, [sl]
 8017abc:	89a3      	ldrh	r3, [r4, #12]
 8017abe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017ac2:	81a3      	strh	r3, [r4, #12]
 8017ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8017ac8:	e7e9      	b.n	8017a9e <__ssputs_r+0x8a>
	...

08017acc <_svfiprintf_r>:
 8017acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ad0:	4698      	mov	r8, r3
 8017ad2:	898b      	ldrh	r3, [r1, #12]
 8017ad4:	061b      	lsls	r3, r3, #24
 8017ad6:	b09d      	sub	sp, #116	@ 0x74
 8017ad8:	4607      	mov	r7, r0
 8017ada:	460d      	mov	r5, r1
 8017adc:	4614      	mov	r4, r2
 8017ade:	d510      	bpl.n	8017b02 <_svfiprintf_r+0x36>
 8017ae0:	690b      	ldr	r3, [r1, #16]
 8017ae2:	b973      	cbnz	r3, 8017b02 <_svfiprintf_r+0x36>
 8017ae4:	2140      	movs	r1, #64	@ 0x40
 8017ae6:	f7fe fbdb 	bl	80162a0 <_malloc_r>
 8017aea:	6028      	str	r0, [r5, #0]
 8017aec:	6128      	str	r0, [r5, #16]
 8017aee:	b930      	cbnz	r0, 8017afe <_svfiprintf_r+0x32>
 8017af0:	230c      	movs	r3, #12
 8017af2:	603b      	str	r3, [r7, #0]
 8017af4:	f04f 30ff 	mov.w	r0, #4294967295
 8017af8:	b01d      	add	sp, #116	@ 0x74
 8017afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017afe:	2340      	movs	r3, #64	@ 0x40
 8017b00:	616b      	str	r3, [r5, #20]
 8017b02:	2300      	movs	r3, #0
 8017b04:	9309      	str	r3, [sp, #36]	@ 0x24
 8017b06:	2320      	movs	r3, #32
 8017b08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017b0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8017b10:	2330      	movs	r3, #48	@ 0x30
 8017b12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8017cb0 <_svfiprintf_r+0x1e4>
 8017b16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017b1a:	f04f 0901 	mov.w	r9, #1
 8017b1e:	4623      	mov	r3, r4
 8017b20:	469a      	mov	sl, r3
 8017b22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017b26:	b10a      	cbz	r2, 8017b2c <_svfiprintf_r+0x60>
 8017b28:	2a25      	cmp	r2, #37	@ 0x25
 8017b2a:	d1f9      	bne.n	8017b20 <_svfiprintf_r+0x54>
 8017b2c:	ebba 0b04 	subs.w	fp, sl, r4
 8017b30:	d00b      	beq.n	8017b4a <_svfiprintf_r+0x7e>
 8017b32:	465b      	mov	r3, fp
 8017b34:	4622      	mov	r2, r4
 8017b36:	4629      	mov	r1, r5
 8017b38:	4638      	mov	r0, r7
 8017b3a:	f7ff ff6b 	bl	8017a14 <__ssputs_r>
 8017b3e:	3001      	adds	r0, #1
 8017b40:	f000 80a7 	beq.w	8017c92 <_svfiprintf_r+0x1c6>
 8017b44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017b46:	445a      	add	r2, fp
 8017b48:	9209      	str	r2, [sp, #36]	@ 0x24
 8017b4a:	f89a 3000 	ldrb.w	r3, [sl]
 8017b4e:	2b00      	cmp	r3, #0
 8017b50:	f000 809f 	beq.w	8017c92 <_svfiprintf_r+0x1c6>
 8017b54:	2300      	movs	r3, #0
 8017b56:	f04f 32ff 	mov.w	r2, #4294967295
 8017b5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017b5e:	f10a 0a01 	add.w	sl, sl, #1
 8017b62:	9304      	str	r3, [sp, #16]
 8017b64:	9307      	str	r3, [sp, #28]
 8017b66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017b6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8017b6c:	4654      	mov	r4, sl
 8017b6e:	2205      	movs	r2, #5
 8017b70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017b74:	484e      	ldr	r0, [pc, #312]	@ (8017cb0 <_svfiprintf_r+0x1e4>)
 8017b76:	f7e8 fb53 	bl	8000220 <memchr>
 8017b7a:	9a04      	ldr	r2, [sp, #16]
 8017b7c:	b9d8      	cbnz	r0, 8017bb6 <_svfiprintf_r+0xea>
 8017b7e:	06d0      	lsls	r0, r2, #27
 8017b80:	bf44      	itt	mi
 8017b82:	2320      	movmi	r3, #32
 8017b84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017b88:	0711      	lsls	r1, r2, #28
 8017b8a:	bf44      	itt	mi
 8017b8c:	232b      	movmi	r3, #43	@ 0x2b
 8017b8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017b92:	f89a 3000 	ldrb.w	r3, [sl]
 8017b96:	2b2a      	cmp	r3, #42	@ 0x2a
 8017b98:	d015      	beq.n	8017bc6 <_svfiprintf_r+0xfa>
 8017b9a:	9a07      	ldr	r2, [sp, #28]
 8017b9c:	4654      	mov	r4, sl
 8017b9e:	2000      	movs	r0, #0
 8017ba0:	f04f 0c0a 	mov.w	ip, #10
 8017ba4:	4621      	mov	r1, r4
 8017ba6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017baa:	3b30      	subs	r3, #48	@ 0x30
 8017bac:	2b09      	cmp	r3, #9
 8017bae:	d94b      	bls.n	8017c48 <_svfiprintf_r+0x17c>
 8017bb0:	b1b0      	cbz	r0, 8017be0 <_svfiprintf_r+0x114>
 8017bb2:	9207      	str	r2, [sp, #28]
 8017bb4:	e014      	b.n	8017be0 <_svfiprintf_r+0x114>
 8017bb6:	eba0 0308 	sub.w	r3, r0, r8
 8017bba:	fa09 f303 	lsl.w	r3, r9, r3
 8017bbe:	4313      	orrs	r3, r2
 8017bc0:	9304      	str	r3, [sp, #16]
 8017bc2:	46a2      	mov	sl, r4
 8017bc4:	e7d2      	b.n	8017b6c <_svfiprintf_r+0xa0>
 8017bc6:	9b03      	ldr	r3, [sp, #12]
 8017bc8:	1d19      	adds	r1, r3, #4
 8017bca:	681b      	ldr	r3, [r3, #0]
 8017bcc:	9103      	str	r1, [sp, #12]
 8017bce:	2b00      	cmp	r3, #0
 8017bd0:	bfbb      	ittet	lt
 8017bd2:	425b      	neglt	r3, r3
 8017bd4:	f042 0202 	orrlt.w	r2, r2, #2
 8017bd8:	9307      	strge	r3, [sp, #28]
 8017bda:	9307      	strlt	r3, [sp, #28]
 8017bdc:	bfb8      	it	lt
 8017bde:	9204      	strlt	r2, [sp, #16]
 8017be0:	7823      	ldrb	r3, [r4, #0]
 8017be2:	2b2e      	cmp	r3, #46	@ 0x2e
 8017be4:	d10a      	bne.n	8017bfc <_svfiprintf_r+0x130>
 8017be6:	7863      	ldrb	r3, [r4, #1]
 8017be8:	2b2a      	cmp	r3, #42	@ 0x2a
 8017bea:	d132      	bne.n	8017c52 <_svfiprintf_r+0x186>
 8017bec:	9b03      	ldr	r3, [sp, #12]
 8017bee:	1d1a      	adds	r2, r3, #4
 8017bf0:	681b      	ldr	r3, [r3, #0]
 8017bf2:	9203      	str	r2, [sp, #12]
 8017bf4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017bf8:	3402      	adds	r4, #2
 8017bfa:	9305      	str	r3, [sp, #20]
 8017bfc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017cc0 <_svfiprintf_r+0x1f4>
 8017c00:	7821      	ldrb	r1, [r4, #0]
 8017c02:	2203      	movs	r2, #3
 8017c04:	4650      	mov	r0, sl
 8017c06:	f7e8 fb0b 	bl	8000220 <memchr>
 8017c0a:	b138      	cbz	r0, 8017c1c <_svfiprintf_r+0x150>
 8017c0c:	9b04      	ldr	r3, [sp, #16]
 8017c0e:	eba0 000a 	sub.w	r0, r0, sl
 8017c12:	2240      	movs	r2, #64	@ 0x40
 8017c14:	4082      	lsls	r2, r0
 8017c16:	4313      	orrs	r3, r2
 8017c18:	3401      	adds	r4, #1
 8017c1a:	9304      	str	r3, [sp, #16]
 8017c1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017c20:	4824      	ldr	r0, [pc, #144]	@ (8017cb4 <_svfiprintf_r+0x1e8>)
 8017c22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017c26:	2206      	movs	r2, #6
 8017c28:	f7e8 fafa 	bl	8000220 <memchr>
 8017c2c:	2800      	cmp	r0, #0
 8017c2e:	d036      	beq.n	8017c9e <_svfiprintf_r+0x1d2>
 8017c30:	4b21      	ldr	r3, [pc, #132]	@ (8017cb8 <_svfiprintf_r+0x1ec>)
 8017c32:	bb1b      	cbnz	r3, 8017c7c <_svfiprintf_r+0x1b0>
 8017c34:	9b03      	ldr	r3, [sp, #12]
 8017c36:	3307      	adds	r3, #7
 8017c38:	f023 0307 	bic.w	r3, r3, #7
 8017c3c:	3308      	adds	r3, #8
 8017c3e:	9303      	str	r3, [sp, #12]
 8017c40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017c42:	4433      	add	r3, r6
 8017c44:	9309      	str	r3, [sp, #36]	@ 0x24
 8017c46:	e76a      	b.n	8017b1e <_svfiprintf_r+0x52>
 8017c48:	fb0c 3202 	mla	r2, ip, r2, r3
 8017c4c:	460c      	mov	r4, r1
 8017c4e:	2001      	movs	r0, #1
 8017c50:	e7a8      	b.n	8017ba4 <_svfiprintf_r+0xd8>
 8017c52:	2300      	movs	r3, #0
 8017c54:	3401      	adds	r4, #1
 8017c56:	9305      	str	r3, [sp, #20]
 8017c58:	4619      	mov	r1, r3
 8017c5a:	f04f 0c0a 	mov.w	ip, #10
 8017c5e:	4620      	mov	r0, r4
 8017c60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017c64:	3a30      	subs	r2, #48	@ 0x30
 8017c66:	2a09      	cmp	r2, #9
 8017c68:	d903      	bls.n	8017c72 <_svfiprintf_r+0x1a6>
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	d0c6      	beq.n	8017bfc <_svfiprintf_r+0x130>
 8017c6e:	9105      	str	r1, [sp, #20]
 8017c70:	e7c4      	b.n	8017bfc <_svfiprintf_r+0x130>
 8017c72:	fb0c 2101 	mla	r1, ip, r1, r2
 8017c76:	4604      	mov	r4, r0
 8017c78:	2301      	movs	r3, #1
 8017c7a:	e7f0      	b.n	8017c5e <_svfiprintf_r+0x192>
 8017c7c:	ab03      	add	r3, sp, #12
 8017c7e:	9300      	str	r3, [sp, #0]
 8017c80:	462a      	mov	r2, r5
 8017c82:	4b0e      	ldr	r3, [pc, #56]	@ (8017cbc <_svfiprintf_r+0x1f0>)
 8017c84:	a904      	add	r1, sp, #16
 8017c86:	4638      	mov	r0, r7
 8017c88:	f7fc fb36 	bl	80142f8 <_printf_float>
 8017c8c:	1c42      	adds	r2, r0, #1
 8017c8e:	4606      	mov	r6, r0
 8017c90:	d1d6      	bne.n	8017c40 <_svfiprintf_r+0x174>
 8017c92:	89ab      	ldrh	r3, [r5, #12]
 8017c94:	065b      	lsls	r3, r3, #25
 8017c96:	f53f af2d 	bmi.w	8017af4 <_svfiprintf_r+0x28>
 8017c9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017c9c:	e72c      	b.n	8017af8 <_svfiprintf_r+0x2c>
 8017c9e:	ab03      	add	r3, sp, #12
 8017ca0:	9300      	str	r3, [sp, #0]
 8017ca2:	462a      	mov	r2, r5
 8017ca4:	4b05      	ldr	r3, [pc, #20]	@ (8017cbc <_svfiprintf_r+0x1f0>)
 8017ca6:	a904      	add	r1, sp, #16
 8017ca8:	4638      	mov	r0, r7
 8017caa:	f7fc fdbd 	bl	8014828 <_printf_i>
 8017cae:	e7ed      	b.n	8017c8c <_svfiprintf_r+0x1c0>
 8017cb0:	0801b911 	.word	0x0801b911
 8017cb4:	0801b91b 	.word	0x0801b91b
 8017cb8:	080142f9 	.word	0x080142f9
 8017cbc:	08017a15 	.word	0x08017a15
 8017cc0:	0801b917 	.word	0x0801b917

08017cc4 <__sflush_r>:
 8017cc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017ccc:	0716      	lsls	r6, r2, #28
 8017cce:	4605      	mov	r5, r0
 8017cd0:	460c      	mov	r4, r1
 8017cd2:	d454      	bmi.n	8017d7e <__sflush_r+0xba>
 8017cd4:	684b      	ldr	r3, [r1, #4]
 8017cd6:	2b00      	cmp	r3, #0
 8017cd8:	dc02      	bgt.n	8017ce0 <__sflush_r+0x1c>
 8017cda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017cdc:	2b00      	cmp	r3, #0
 8017cde:	dd48      	ble.n	8017d72 <__sflush_r+0xae>
 8017ce0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017ce2:	2e00      	cmp	r6, #0
 8017ce4:	d045      	beq.n	8017d72 <__sflush_r+0xae>
 8017ce6:	2300      	movs	r3, #0
 8017ce8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017cec:	682f      	ldr	r7, [r5, #0]
 8017cee:	6a21      	ldr	r1, [r4, #32]
 8017cf0:	602b      	str	r3, [r5, #0]
 8017cf2:	d030      	beq.n	8017d56 <__sflush_r+0x92>
 8017cf4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017cf6:	89a3      	ldrh	r3, [r4, #12]
 8017cf8:	0759      	lsls	r1, r3, #29
 8017cfa:	d505      	bpl.n	8017d08 <__sflush_r+0x44>
 8017cfc:	6863      	ldr	r3, [r4, #4]
 8017cfe:	1ad2      	subs	r2, r2, r3
 8017d00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017d02:	b10b      	cbz	r3, 8017d08 <__sflush_r+0x44>
 8017d04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8017d06:	1ad2      	subs	r2, r2, r3
 8017d08:	2300      	movs	r3, #0
 8017d0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017d0c:	6a21      	ldr	r1, [r4, #32]
 8017d0e:	4628      	mov	r0, r5
 8017d10:	47b0      	blx	r6
 8017d12:	1c43      	adds	r3, r0, #1
 8017d14:	89a3      	ldrh	r3, [r4, #12]
 8017d16:	d106      	bne.n	8017d26 <__sflush_r+0x62>
 8017d18:	6829      	ldr	r1, [r5, #0]
 8017d1a:	291d      	cmp	r1, #29
 8017d1c:	d82b      	bhi.n	8017d76 <__sflush_r+0xb2>
 8017d1e:	4a2a      	ldr	r2, [pc, #168]	@ (8017dc8 <__sflush_r+0x104>)
 8017d20:	40ca      	lsrs	r2, r1
 8017d22:	07d6      	lsls	r6, r2, #31
 8017d24:	d527      	bpl.n	8017d76 <__sflush_r+0xb2>
 8017d26:	2200      	movs	r2, #0
 8017d28:	6062      	str	r2, [r4, #4]
 8017d2a:	04d9      	lsls	r1, r3, #19
 8017d2c:	6922      	ldr	r2, [r4, #16]
 8017d2e:	6022      	str	r2, [r4, #0]
 8017d30:	d504      	bpl.n	8017d3c <__sflush_r+0x78>
 8017d32:	1c42      	adds	r2, r0, #1
 8017d34:	d101      	bne.n	8017d3a <__sflush_r+0x76>
 8017d36:	682b      	ldr	r3, [r5, #0]
 8017d38:	b903      	cbnz	r3, 8017d3c <__sflush_r+0x78>
 8017d3a:	6560      	str	r0, [r4, #84]	@ 0x54
 8017d3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017d3e:	602f      	str	r7, [r5, #0]
 8017d40:	b1b9      	cbz	r1, 8017d72 <__sflush_r+0xae>
 8017d42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017d46:	4299      	cmp	r1, r3
 8017d48:	d002      	beq.n	8017d50 <__sflush_r+0x8c>
 8017d4a:	4628      	mov	r0, r5
 8017d4c:	f7fe fa34 	bl	80161b8 <_free_r>
 8017d50:	2300      	movs	r3, #0
 8017d52:	6363      	str	r3, [r4, #52]	@ 0x34
 8017d54:	e00d      	b.n	8017d72 <__sflush_r+0xae>
 8017d56:	2301      	movs	r3, #1
 8017d58:	4628      	mov	r0, r5
 8017d5a:	47b0      	blx	r6
 8017d5c:	4602      	mov	r2, r0
 8017d5e:	1c50      	adds	r0, r2, #1
 8017d60:	d1c9      	bne.n	8017cf6 <__sflush_r+0x32>
 8017d62:	682b      	ldr	r3, [r5, #0]
 8017d64:	2b00      	cmp	r3, #0
 8017d66:	d0c6      	beq.n	8017cf6 <__sflush_r+0x32>
 8017d68:	2b1d      	cmp	r3, #29
 8017d6a:	d001      	beq.n	8017d70 <__sflush_r+0xac>
 8017d6c:	2b16      	cmp	r3, #22
 8017d6e:	d11e      	bne.n	8017dae <__sflush_r+0xea>
 8017d70:	602f      	str	r7, [r5, #0]
 8017d72:	2000      	movs	r0, #0
 8017d74:	e022      	b.n	8017dbc <__sflush_r+0xf8>
 8017d76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017d7a:	b21b      	sxth	r3, r3
 8017d7c:	e01b      	b.n	8017db6 <__sflush_r+0xf2>
 8017d7e:	690f      	ldr	r7, [r1, #16]
 8017d80:	2f00      	cmp	r7, #0
 8017d82:	d0f6      	beq.n	8017d72 <__sflush_r+0xae>
 8017d84:	0793      	lsls	r3, r2, #30
 8017d86:	680e      	ldr	r6, [r1, #0]
 8017d88:	bf08      	it	eq
 8017d8a:	694b      	ldreq	r3, [r1, #20]
 8017d8c:	600f      	str	r7, [r1, #0]
 8017d8e:	bf18      	it	ne
 8017d90:	2300      	movne	r3, #0
 8017d92:	eba6 0807 	sub.w	r8, r6, r7
 8017d96:	608b      	str	r3, [r1, #8]
 8017d98:	f1b8 0f00 	cmp.w	r8, #0
 8017d9c:	dde9      	ble.n	8017d72 <__sflush_r+0xae>
 8017d9e:	6a21      	ldr	r1, [r4, #32]
 8017da0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017da2:	4643      	mov	r3, r8
 8017da4:	463a      	mov	r2, r7
 8017da6:	4628      	mov	r0, r5
 8017da8:	47b0      	blx	r6
 8017daa:	2800      	cmp	r0, #0
 8017dac:	dc08      	bgt.n	8017dc0 <__sflush_r+0xfc>
 8017dae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017db2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017db6:	81a3      	strh	r3, [r4, #12]
 8017db8:	f04f 30ff 	mov.w	r0, #4294967295
 8017dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017dc0:	4407      	add	r7, r0
 8017dc2:	eba8 0800 	sub.w	r8, r8, r0
 8017dc6:	e7e7      	b.n	8017d98 <__sflush_r+0xd4>
 8017dc8:	20400001 	.word	0x20400001

08017dcc <_fflush_r>:
 8017dcc:	b538      	push	{r3, r4, r5, lr}
 8017dce:	690b      	ldr	r3, [r1, #16]
 8017dd0:	4605      	mov	r5, r0
 8017dd2:	460c      	mov	r4, r1
 8017dd4:	b913      	cbnz	r3, 8017ddc <_fflush_r+0x10>
 8017dd6:	2500      	movs	r5, #0
 8017dd8:	4628      	mov	r0, r5
 8017dda:	bd38      	pop	{r3, r4, r5, pc}
 8017ddc:	b118      	cbz	r0, 8017de6 <_fflush_r+0x1a>
 8017dde:	6a03      	ldr	r3, [r0, #32]
 8017de0:	b90b      	cbnz	r3, 8017de6 <_fflush_r+0x1a>
 8017de2:	f7fd f8d9 	bl	8014f98 <__sinit>
 8017de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017dea:	2b00      	cmp	r3, #0
 8017dec:	d0f3      	beq.n	8017dd6 <_fflush_r+0xa>
 8017dee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017df0:	07d0      	lsls	r0, r2, #31
 8017df2:	d404      	bmi.n	8017dfe <_fflush_r+0x32>
 8017df4:	0599      	lsls	r1, r3, #22
 8017df6:	d402      	bmi.n	8017dfe <_fflush_r+0x32>
 8017df8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017dfa:	f7fd fb6c 	bl	80154d6 <__retarget_lock_acquire_recursive>
 8017dfe:	4628      	mov	r0, r5
 8017e00:	4621      	mov	r1, r4
 8017e02:	f7ff ff5f 	bl	8017cc4 <__sflush_r>
 8017e06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017e08:	07da      	lsls	r2, r3, #31
 8017e0a:	4605      	mov	r5, r0
 8017e0c:	d4e4      	bmi.n	8017dd8 <_fflush_r+0xc>
 8017e0e:	89a3      	ldrh	r3, [r4, #12]
 8017e10:	059b      	lsls	r3, r3, #22
 8017e12:	d4e1      	bmi.n	8017dd8 <_fflush_r+0xc>
 8017e14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017e16:	f7fd fb5f 	bl	80154d8 <__retarget_lock_release_recursive>
 8017e1a:	e7dd      	b.n	8017dd8 <_fflush_r+0xc>

08017e1c <__swhatbuf_r>:
 8017e1c:	b570      	push	{r4, r5, r6, lr}
 8017e1e:	460c      	mov	r4, r1
 8017e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017e24:	2900      	cmp	r1, #0
 8017e26:	b096      	sub	sp, #88	@ 0x58
 8017e28:	4615      	mov	r5, r2
 8017e2a:	461e      	mov	r6, r3
 8017e2c:	da0d      	bge.n	8017e4a <__swhatbuf_r+0x2e>
 8017e2e:	89a3      	ldrh	r3, [r4, #12]
 8017e30:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017e34:	f04f 0100 	mov.w	r1, #0
 8017e38:	bf14      	ite	ne
 8017e3a:	2340      	movne	r3, #64	@ 0x40
 8017e3c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017e40:	2000      	movs	r0, #0
 8017e42:	6031      	str	r1, [r6, #0]
 8017e44:	602b      	str	r3, [r5, #0]
 8017e46:	b016      	add	sp, #88	@ 0x58
 8017e48:	bd70      	pop	{r4, r5, r6, pc}
 8017e4a:	466a      	mov	r2, sp
 8017e4c:	f000 f874 	bl	8017f38 <_fstat_r>
 8017e50:	2800      	cmp	r0, #0
 8017e52:	dbec      	blt.n	8017e2e <__swhatbuf_r+0x12>
 8017e54:	9901      	ldr	r1, [sp, #4]
 8017e56:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017e5a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8017e5e:	4259      	negs	r1, r3
 8017e60:	4159      	adcs	r1, r3
 8017e62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017e66:	e7eb      	b.n	8017e40 <__swhatbuf_r+0x24>

08017e68 <__smakebuf_r>:
 8017e68:	898b      	ldrh	r3, [r1, #12]
 8017e6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017e6c:	079d      	lsls	r5, r3, #30
 8017e6e:	4606      	mov	r6, r0
 8017e70:	460c      	mov	r4, r1
 8017e72:	d507      	bpl.n	8017e84 <__smakebuf_r+0x1c>
 8017e74:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017e78:	6023      	str	r3, [r4, #0]
 8017e7a:	6123      	str	r3, [r4, #16]
 8017e7c:	2301      	movs	r3, #1
 8017e7e:	6163      	str	r3, [r4, #20]
 8017e80:	b003      	add	sp, #12
 8017e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017e84:	ab01      	add	r3, sp, #4
 8017e86:	466a      	mov	r2, sp
 8017e88:	f7ff ffc8 	bl	8017e1c <__swhatbuf_r>
 8017e8c:	9f00      	ldr	r7, [sp, #0]
 8017e8e:	4605      	mov	r5, r0
 8017e90:	4639      	mov	r1, r7
 8017e92:	4630      	mov	r0, r6
 8017e94:	f7fe fa04 	bl	80162a0 <_malloc_r>
 8017e98:	b948      	cbnz	r0, 8017eae <__smakebuf_r+0x46>
 8017e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017e9e:	059a      	lsls	r2, r3, #22
 8017ea0:	d4ee      	bmi.n	8017e80 <__smakebuf_r+0x18>
 8017ea2:	f023 0303 	bic.w	r3, r3, #3
 8017ea6:	f043 0302 	orr.w	r3, r3, #2
 8017eaa:	81a3      	strh	r3, [r4, #12]
 8017eac:	e7e2      	b.n	8017e74 <__smakebuf_r+0xc>
 8017eae:	89a3      	ldrh	r3, [r4, #12]
 8017eb0:	6020      	str	r0, [r4, #0]
 8017eb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017eb6:	81a3      	strh	r3, [r4, #12]
 8017eb8:	9b01      	ldr	r3, [sp, #4]
 8017eba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017ebe:	b15b      	cbz	r3, 8017ed8 <__smakebuf_r+0x70>
 8017ec0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017ec4:	4630      	mov	r0, r6
 8017ec6:	f000 f849 	bl	8017f5c <_isatty_r>
 8017eca:	b128      	cbz	r0, 8017ed8 <__smakebuf_r+0x70>
 8017ecc:	89a3      	ldrh	r3, [r4, #12]
 8017ece:	f023 0303 	bic.w	r3, r3, #3
 8017ed2:	f043 0301 	orr.w	r3, r3, #1
 8017ed6:	81a3      	strh	r3, [r4, #12]
 8017ed8:	89a3      	ldrh	r3, [r4, #12]
 8017eda:	431d      	orrs	r5, r3
 8017edc:	81a5      	strh	r5, [r4, #12]
 8017ede:	e7cf      	b.n	8017e80 <__smakebuf_r+0x18>

08017ee0 <memmove>:
 8017ee0:	4288      	cmp	r0, r1
 8017ee2:	b510      	push	{r4, lr}
 8017ee4:	eb01 0402 	add.w	r4, r1, r2
 8017ee8:	d902      	bls.n	8017ef0 <memmove+0x10>
 8017eea:	4284      	cmp	r4, r0
 8017eec:	4623      	mov	r3, r4
 8017eee:	d807      	bhi.n	8017f00 <memmove+0x20>
 8017ef0:	1e43      	subs	r3, r0, #1
 8017ef2:	42a1      	cmp	r1, r4
 8017ef4:	d008      	beq.n	8017f08 <memmove+0x28>
 8017ef6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017efa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017efe:	e7f8      	b.n	8017ef2 <memmove+0x12>
 8017f00:	4402      	add	r2, r0
 8017f02:	4601      	mov	r1, r0
 8017f04:	428a      	cmp	r2, r1
 8017f06:	d100      	bne.n	8017f0a <memmove+0x2a>
 8017f08:	bd10      	pop	{r4, pc}
 8017f0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017f0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017f12:	e7f7      	b.n	8017f04 <memmove+0x24>

08017f14 <strncmp>:
 8017f14:	b510      	push	{r4, lr}
 8017f16:	b16a      	cbz	r2, 8017f34 <strncmp+0x20>
 8017f18:	3901      	subs	r1, #1
 8017f1a:	1884      	adds	r4, r0, r2
 8017f1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017f20:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8017f24:	429a      	cmp	r2, r3
 8017f26:	d103      	bne.n	8017f30 <strncmp+0x1c>
 8017f28:	42a0      	cmp	r0, r4
 8017f2a:	d001      	beq.n	8017f30 <strncmp+0x1c>
 8017f2c:	2a00      	cmp	r2, #0
 8017f2e:	d1f5      	bne.n	8017f1c <strncmp+0x8>
 8017f30:	1ad0      	subs	r0, r2, r3
 8017f32:	bd10      	pop	{r4, pc}
 8017f34:	4610      	mov	r0, r2
 8017f36:	e7fc      	b.n	8017f32 <strncmp+0x1e>

08017f38 <_fstat_r>:
 8017f38:	b538      	push	{r3, r4, r5, lr}
 8017f3a:	4d07      	ldr	r5, [pc, #28]	@ (8017f58 <_fstat_r+0x20>)
 8017f3c:	2300      	movs	r3, #0
 8017f3e:	4604      	mov	r4, r0
 8017f40:	4608      	mov	r0, r1
 8017f42:	4611      	mov	r1, r2
 8017f44:	602b      	str	r3, [r5, #0]
 8017f46:	f7ec f863 	bl	8004010 <_fstat>
 8017f4a:	1c43      	adds	r3, r0, #1
 8017f4c:	d102      	bne.n	8017f54 <_fstat_r+0x1c>
 8017f4e:	682b      	ldr	r3, [r5, #0]
 8017f50:	b103      	cbz	r3, 8017f54 <_fstat_r+0x1c>
 8017f52:	6023      	str	r3, [r4, #0]
 8017f54:	bd38      	pop	{r3, r4, r5, pc}
 8017f56:	bf00      	nop
 8017f58:	200048d4 	.word	0x200048d4

08017f5c <_isatty_r>:
 8017f5c:	b538      	push	{r3, r4, r5, lr}
 8017f5e:	4d06      	ldr	r5, [pc, #24]	@ (8017f78 <_isatty_r+0x1c>)
 8017f60:	2300      	movs	r3, #0
 8017f62:	4604      	mov	r4, r0
 8017f64:	4608      	mov	r0, r1
 8017f66:	602b      	str	r3, [r5, #0]
 8017f68:	f7ec f862 	bl	8004030 <_isatty>
 8017f6c:	1c43      	adds	r3, r0, #1
 8017f6e:	d102      	bne.n	8017f76 <_isatty_r+0x1a>
 8017f70:	682b      	ldr	r3, [r5, #0]
 8017f72:	b103      	cbz	r3, 8017f76 <_isatty_r+0x1a>
 8017f74:	6023      	str	r3, [r4, #0]
 8017f76:	bd38      	pop	{r3, r4, r5, pc}
 8017f78:	200048d4 	.word	0x200048d4

08017f7c <_sbrk_r>:
 8017f7c:	b538      	push	{r3, r4, r5, lr}
 8017f7e:	4d06      	ldr	r5, [pc, #24]	@ (8017f98 <_sbrk_r+0x1c>)
 8017f80:	2300      	movs	r3, #0
 8017f82:	4604      	mov	r4, r0
 8017f84:	4608      	mov	r0, r1
 8017f86:	602b      	str	r3, [r5, #0]
 8017f88:	f7ec f86a 	bl	8004060 <_sbrk>
 8017f8c:	1c43      	adds	r3, r0, #1
 8017f8e:	d102      	bne.n	8017f96 <_sbrk_r+0x1a>
 8017f90:	682b      	ldr	r3, [r5, #0]
 8017f92:	b103      	cbz	r3, 8017f96 <_sbrk_r+0x1a>
 8017f94:	6023      	str	r3, [r4, #0]
 8017f96:	bd38      	pop	{r3, r4, r5, pc}
 8017f98:	200048d4 	.word	0x200048d4
 8017f9c:	00000000 	.word	0x00000000

08017fa0 <nan>:
 8017fa0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8017fa8 <nan+0x8>
 8017fa4:	4770      	bx	lr
 8017fa6:	bf00      	nop
 8017fa8:	00000000 	.word	0x00000000
 8017fac:	7ff80000 	.word	0x7ff80000

08017fb0 <__assert_func>:
 8017fb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017fb2:	4614      	mov	r4, r2
 8017fb4:	461a      	mov	r2, r3
 8017fb6:	4b09      	ldr	r3, [pc, #36]	@ (8017fdc <__assert_func+0x2c>)
 8017fb8:	681b      	ldr	r3, [r3, #0]
 8017fba:	4605      	mov	r5, r0
 8017fbc:	68d8      	ldr	r0, [r3, #12]
 8017fbe:	b14c      	cbz	r4, 8017fd4 <__assert_func+0x24>
 8017fc0:	4b07      	ldr	r3, [pc, #28]	@ (8017fe0 <__assert_func+0x30>)
 8017fc2:	9100      	str	r1, [sp, #0]
 8017fc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017fc8:	4906      	ldr	r1, [pc, #24]	@ (8017fe4 <__assert_func+0x34>)
 8017fca:	462b      	mov	r3, r5
 8017fcc:	f000 fba8 	bl	8018720 <fiprintf>
 8017fd0:	f000 fbb8 	bl	8018744 <abort>
 8017fd4:	4b04      	ldr	r3, [pc, #16]	@ (8017fe8 <__assert_func+0x38>)
 8017fd6:	461c      	mov	r4, r3
 8017fd8:	e7f3      	b.n	8017fc2 <__assert_func+0x12>
 8017fda:	bf00      	nop
 8017fdc:	20000058 	.word	0x20000058
 8017fe0:	0801b92a 	.word	0x0801b92a
 8017fe4:	0801b937 	.word	0x0801b937
 8017fe8:	0801b965 	.word	0x0801b965

08017fec <_calloc_r>:
 8017fec:	b570      	push	{r4, r5, r6, lr}
 8017fee:	fba1 5402 	umull	r5, r4, r1, r2
 8017ff2:	b934      	cbnz	r4, 8018002 <_calloc_r+0x16>
 8017ff4:	4629      	mov	r1, r5
 8017ff6:	f7fe f953 	bl	80162a0 <_malloc_r>
 8017ffa:	4606      	mov	r6, r0
 8017ffc:	b928      	cbnz	r0, 801800a <_calloc_r+0x1e>
 8017ffe:	4630      	mov	r0, r6
 8018000:	bd70      	pop	{r4, r5, r6, pc}
 8018002:	220c      	movs	r2, #12
 8018004:	6002      	str	r2, [r0, #0]
 8018006:	2600      	movs	r6, #0
 8018008:	e7f9      	b.n	8017ffe <_calloc_r+0x12>
 801800a:	462a      	mov	r2, r5
 801800c:	4621      	mov	r1, r4
 801800e:	f7fd f987 	bl	8015320 <memset>
 8018012:	e7f4      	b.n	8017ffe <_calloc_r+0x12>

08018014 <rshift>:
 8018014:	6903      	ldr	r3, [r0, #16]
 8018016:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801801a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801801e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8018022:	f100 0414 	add.w	r4, r0, #20
 8018026:	dd45      	ble.n	80180b4 <rshift+0xa0>
 8018028:	f011 011f 	ands.w	r1, r1, #31
 801802c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8018030:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8018034:	d10c      	bne.n	8018050 <rshift+0x3c>
 8018036:	f100 0710 	add.w	r7, r0, #16
 801803a:	4629      	mov	r1, r5
 801803c:	42b1      	cmp	r1, r6
 801803e:	d334      	bcc.n	80180aa <rshift+0x96>
 8018040:	1a9b      	subs	r3, r3, r2
 8018042:	009b      	lsls	r3, r3, #2
 8018044:	1eea      	subs	r2, r5, #3
 8018046:	4296      	cmp	r6, r2
 8018048:	bf38      	it	cc
 801804a:	2300      	movcc	r3, #0
 801804c:	4423      	add	r3, r4
 801804e:	e015      	b.n	801807c <rshift+0x68>
 8018050:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8018054:	f1c1 0820 	rsb	r8, r1, #32
 8018058:	40cf      	lsrs	r7, r1
 801805a:	f105 0e04 	add.w	lr, r5, #4
 801805e:	46a1      	mov	r9, r4
 8018060:	4576      	cmp	r6, lr
 8018062:	46f4      	mov	ip, lr
 8018064:	d815      	bhi.n	8018092 <rshift+0x7e>
 8018066:	1a9a      	subs	r2, r3, r2
 8018068:	0092      	lsls	r2, r2, #2
 801806a:	3a04      	subs	r2, #4
 801806c:	3501      	adds	r5, #1
 801806e:	42ae      	cmp	r6, r5
 8018070:	bf38      	it	cc
 8018072:	2200      	movcc	r2, #0
 8018074:	18a3      	adds	r3, r4, r2
 8018076:	50a7      	str	r7, [r4, r2]
 8018078:	b107      	cbz	r7, 801807c <rshift+0x68>
 801807a:	3304      	adds	r3, #4
 801807c:	1b1a      	subs	r2, r3, r4
 801807e:	42a3      	cmp	r3, r4
 8018080:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8018084:	bf08      	it	eq
 8018086:	2300      	moveq	r3, #0
 8018088:	6102      	str	r2, [r0, #16]
 801808a:	bf08      	it	eq
 801808c:	6143      	streq	r3, [r0, #20]
 801808e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018092:	f8dc c000 	ldr.w	ip, [ip]
 8018096:	fa0c fc08 	lsl.w	ip, ip, r8
 801809a:	ea4c 0707 	orr.w	r7, ip, r7
 801809e:	f849 7b04 	str.w	r7, [r9], #4
 80180a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80180a6:	40cf      	lsrs	r7, r1
 80180a8:	e7da      	b.n	8018060 <rshift+0x4c>
 80180aa:	f851 cb04 	ldr.w	ip, [r1], #4
 80180ae:	f847 cf04 	str.w	ip, [r7, #4]!
 80180b2:	e7c3      	b.n	801803c <rshift+0x28>
 80180b4:	4623      	mov	r3, r4
 80180b6:	e7e1      	b.n	801807c <rshift+0x68>

080180b8 <__hexdig_fun>:
 80180b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80180bc:	2b09      	cmp	r3, #9
 80180be:	d802      	bhi.n	80180c6 <__hexdig_fun+0xe>
 80180c0:	3820      	subs	r0, #32
 80180c2:	b2c0      	uxtb	r0, r0
 80180c4:	4770      	bx	lr
 80180c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80180ca:	2b05      	cmp	r3, #5
 80180cc:	d801      	bhi.n	80180d2 <__hexdig_fun+0x1a>
 80180ce:	3847      	subs	r0, #71	@ 0x47
 80180d0:	e7f7      	b.n	80180c2 <__hexdig_fun+0xa>
 80180d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80180d6:	2b05      	cmp	r3, #5
 80180d8:	d801      	bhi.n	80180de <__hexdig_fun+0x26>
 80180da:	3827      	subs	r0, #39	@ 0x27
 80180dc:	e7f1      	b.n	80180c2 <__hexdig_fun+0xa>
 80180de:	2000      	movs	r0, #0
 80180e0:	4770      	bx	lr
	...

080180e4 <__gethex>:
 80180e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80180e8:	b085      	sub	sp, #20
 80180ea:	468a      	mov	sl, r1
 80180ec:	9302      	str	r3, [sp, #8]
 80180ee:	680b      	ldr	r3, [r1, #0]
 80180f0:	9001      	str	r0, [sp, #4]
 80180f2:	4690      	mov	r8, r2
 80180f4:	1c9c      	adds	r4, r3, #2
 80180f6:	46a1      	mov	r9, r4
 80180f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80180fc:	2830      	cmp	r0, #48	@ 0x30
 80180fe:	d0fa      	beq.n	80180f6 <__gethex+0x12>
 8018100:	eba9 0303 	sub.w	r3, r9, r3
 8018104:	f1a3 0b02 	sub.w	fp, r3, #2
 8018108:	f7ff ffd6 	bl	80180b8 <__hexdig_fun>
 801810c:	4605      	mov	r5, r0
 801810e:	2800      	cmp	r0, #0
 8018110:	d168      	bne.n	80181e4 <__gethex+0x100>
 8018112:	49a0      	ldr	r1, [pc, #640]	@ (8018394 <__gethex+0x2b0>)
 8018114:	2201      	movs	r2, #1
 8018116:	4648      	mov	r0, r9
 8018118:	f7ff fefc 	bl	8017f14 <strncmp>
 801811c:	4607      	mov	r7, r0
 801811e:	2800      	cmp	r0, #0
 8018120:	d167      	bne.n	80181f2 <__gethex+0x10e>
 8018122:	f899 0001 	ldrb.w	r0, [r9, #1]
 8018126:	4626      	mov	r6, r4
 8018128:	f7ff ffc6 	bl	80180b8 <__hexdig_fun>
 801812c:	2800      	cmp	r0, #0
 801812e:	d062      	beq.n	80181f6 <__gethex+0x112>
 8018130:	4623      	mov	r3, r4
 8018132:	7818      	ldrb	r0, [r3, #0]
 8018134:	2830      	cmp	r0, #48	@ 0x30
 8018136:	4699      	mov	r9, r3
 8018138:	f103 0301 	add.w	r3, r3, #1
 801813c:	d0f9      	beq.n	8018132 <__gethex+0x4e>
 801813e:	f7ff ffbb 	bl	80180b8 <__hexdig_fun>
 8018142:	fab0 f580 	clz	r5, r0
 8018146:	096d      	lsrs	r5, r5, #5
 8018148:	f04f 0b01 	mov.w	fp, #1
 801814c:	464a      	mov	r2, r9
 801814e:	4616      	mov	r6, r2
 8018150:	3201      	adds	r2, #1
 8018152:	7830      	ldrb	r0, [r6, #0]
 8018154:	f7ff ffb0 	bl	80180b8 <__hexdig_fun>
 8018158:	2800      	cmp	r0, #0
 801815a:	d1f8      	bne.n	801814e <__gethex+0x6a>
 801815c:	498d      	ldr	r1, [pc, #564]	@ (8018394 <__gethex+0x2b0>)
 801815e:	2201      	movs	r2, #1
 8018160:	4630      	mov	r0, r6
 8018162:	f7ff fed7 	bl	8017f14 <strncmp>
 8018166:	2800      	cmp	r0, #0
 8018168:	d13f      	bne.n	80181ea <__gethex+0x106>
 801816a:	b944      	cbnz	r4, 801817e <__gethex+0x9a>
 801816c:	1c74      	adds	r4, r6, #1
 801816e:	4622      	mov	r2, r4
 8018170:	4616      	mov	r6, r2
 8018172:	3201      	adds	r2, #1
 8018174:	7830      	ldrb	r0, [r6, #0]
 8018176:	f7ff ff9f 	bl	80180b8 <__hexdig_fun>
 801817a:	2800      	cmp	r0, #0
 801817c:	d1f8      	bne.n	8018170 <__gethex+0x8c>
 801817e:	1ba4      	subs	r4, r4, r6
 8018180:	00a7      	lsls	r7, r4, #2
 8018182:	7833      	ldrb	r3, [r6, #0]
 8018184:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8018188:	2b50      	cmp	r3, #80	@ 0x50
 801818a:	d13e      	bne.n	801820a <__gethex+0x126>
 801818c:	7873      	ldrb	r3, [r6, #1]
 801818e:	2b2b      	cmp	r3, #43	@ 0x2b
 8018190:	d033      	beq.n	80181fa <__gethex+0x116>
 8018192:	2b2d      	cmp	r3, #45	@ 0x2d
 8018194:	d034      	beq.n	8018200 <__gethex+0x11c>
 8018196:	1c71      	adds	r1, r6, #1
 8018198:	2400      	movs	r4, #0
 801819a:	7808      	ldrb	r0, [r1, #0]
 801819c:	f7ff ff8c 	bl	80180b8 <__hexdig_fun>
 80181a0:	1e43      	subs	r3, r0, #1
 80181a2:	b2db      	uxtb	r3, r3
 80181a4:	2b18      	cmp	r3, #24
 80181a6:	d830      	bhi.n	801820a <__gethex+0x126>
 80181a8:	f1a0 0210 	sub.w	r2, r0, #16
 80181ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80181b0:	f7ff ff82 	bl	80180b8 <__hexdig_fun>
 80181b4:	f100 3cff 	add.w	ip, r0, #4294967295
 80181b8:	fa5f fc8c 	uxtb.w	ip, ip
 80181bc:	f1bc 0f18 	cmp.w	ip, #24
 80181c0:	f04f 030a 	mov.w	r3, #10
 80181c4:	d91e      	bls.n	8018204 <__gethex+0x120>
 80181c6:	b104      	cbz	r4, 80181ca <__gethex+0xe6>
 80181c8:	4252      	negs	r2, r2
 80181ca:	4417      	add	r7, r2
 80181cc:	f8ca 1000 	str.w	r1, [sl]
 80181d0:	b1ed      	cbz	r5, 801820e <__gethex+0x12a>
 80181d2:	f1bb 0f00 	cmp.w	fp, #0
 80181d6:	bf0c      	ite	eq
 80181d8:	2506      	moveq	r5, #6
 80181da:	2500      	movne	r5, #0
 80181dc:	4628      	mov	r0, r5
 80181de:	b005      	add	sp, #20
 80181e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80181e4:	2500      	movs	r5, #0
 80181e6:	462c      	mov	r4, r5
 80181e8:	e7b0      	b.n	801814c <__gethex+0x68>
 80181ea:	2c00      	cmp	r4, #0
 80181ec:	d1c7      	bne.n	801817e <__gethex+0x9a>
 80181ee:	4627      	mov	r7, r4
 80181f0:	e7c7      	b.n	8018182 <__gethex+0x9e>
 80181f2:	464e      	mov	r6, r9
 80181f4:	462f      	mov	r7, r5
 80181f6:	2501      	movs	r5, #1
 80181f8:	e7c3      	b.n	8018182 <__gethex+0x9e>
 80181fa:	2400      	movs	r4, #0
 80181fc:	1cb1      	adds	r1, r6, #2
 80181fe:	e7cc      	b.n	801819a <__gethex+0xb6>
 8018200:	2401      	movs	r4, #1
 8018202:	e7fb      	b.n	80181fc <__gethex+0x118>
 8018204:	fb03 0002 	mla	r0, r3, r2, r0
 8018208:	e7ce      	b.n	80181a8 <__gethex+0xc4>
 801820a:	4631      	mov	r1, r6
 801820c:	e7de      	b.n	80181cc <__gethex+0xe8>
 801820e:	eba6 0309 	sub.w	r3, r6, r9
 8018212:	3b01      	subs	r3, #1
 8018214:	4629      	mov	r1, r5
 8018216:	2b07      	cmp	r3, #7
 8018218:	dc0a      	bgt.n	8018230 <__gethex+0x14c>
 801821a:	9801      	ldr	r0, [sp, #4]
 801821c:	f7fe f8cc 	bl	80163b8 <_Balloc>
 8018220:	4604      	mov	r4, r0
 8018222:	b940      	cbnz	r0, 8018236 <__gethex+0x152>
 8018224:	4b5c      	ldr	r3, [pc, #368]	@ (8018398 <__gethex+0x2b4>)
 8018226:	4602      	mov	r2, r0
 8018228:	21e4      	movs	r1, #228	@ 0xe4
 801822a:	485c      	ldr	r0, [pc, #368]	@ (801839c <__gethex+0x2b8>)
 801822c:	f7ff fec0 	bl	8017fb0 <__assert_func>
 8018230:	3101      	adds	r1, #1
 8018232:	105b      	asrs	r3, r3, #1
 8018234:	e7ef      	b.n	8018216 <__gethex+0x132>
 8018236:	f100 0a14 	add.w	sl, r0, #20
 801823a:	2300      	movs	r3, #0
 801823c:	4655      	mov	r5, sl
 801823e:	469b      	mov	fp, r3
 8018240:	45b1      	cmp	r9, r6
 8018242:	d337      	bcc.n	80182b4 <__gethex+0x1d0>
 8018244:	f845 bb04 	str.w	fp, [r5], #4
 8018248:	eba5 050a 	sub.w	r5, r5, sl
 801824c:	10ad      	asrs	r5, r5, #2
 801824e:	6125      	str	r5, [r4, #16]
 8018250:	4658      	mov	r0, fp
 8018252:	f7fe f9a3 	bl	801659c <__hi0bits>
 8018256:	016d      	lsls	r5, r5, #5
 8018258:	f8d8 6000 	ldr.w	r6, [r8]
 801825c:	1a2d      	subs	r5, r5, r0
 801825e:	42b5      	cmp	r5, r6
 8018260:	dd54      	ble.n	801830c <__gethex+0x228>
 8018262:	1bad      	subs	r5, r5, r6
 8018264:	4629      	mov	r1, r5
 8018266:	4620      	mov	r0, r4
 8018268:	f7fe fd2f 	bl	8016cca <__any_on>
 801826c:	4681      	mov	r9, r0
 801826e:	b178      	cbz	r0, 8018290 <__gethex+0x1ac>
 8018270:	1e6b      	subs	r3, r5, #1
 8018272:	1159      	asrs	r1, r3, #5
 8018274:	f003 021f 	and.w	r2, r3, #31
 8018278:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801827c:	f04f 0901 	mov.w	r9, #1
 8018280:	fa09 f202 	lsl.w	r2, r9, r2
 8018284:	420a      	tst	r2, r1
 8018286:	d003      	beq.n	8018290 <__gethex+0x1ac>
 8018288:	454b      	cmp	r3, r9
 801828a:	dc36      	bgt.n	80182fa <__gethex+0x216>
 801828c:	f04f 0902 	mov.w	r9, #2
 8018290:	4629      	mov	r1, r5
 8018292:	4620      	mov	r0, r4
 8018294:	f7ff febe 	bl	8018014 <rshift>
 8018298:	442f      	add	r7, r5
 801829a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801829e:	42bb      	cmp	r3, r7
 80182a0:	da42      	bge.n	8018328 <__gethex+0x244>
 80182a2:	9801      	ldr	r0, [sp, #4]
 80182a4:	4621      	mov	r1, r4
 80182a6:	f7fe f8c7 	bl	8016438 <_Bfree>
 80182aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80182ac:	2300      	movs	r3, #0
 80182ae:	6013      	str	r3, [r2, #0]
 80182b0:	25a3      	movs	r5, #163	@ 0xa3
 80182b2:	e793      	b.n	80181dc <__gethex+0xf8>
 80182b4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80182b8:	2a2e      	cmp	r2, #46	@ 0x2e
 80182ba:	d012      	beq.n	80182e2 <__gethex+0x1fe>
 80182bc:	2b20      	cmp	r3, #32
 80182be:	d104      	bne.n	80182ca <__gethex+0x1e6>
 80182c0:	f845 bb04 	str.w	fp, [r5], #4
 80182c4:	f04f 0b00 	mov.w	fp, #0
 80182c8:	465b      	mov	r3, fp
 80182ca:	7830      	ldrb	r0, [r6, #0]
 80182cc:	9303      	str	r3, [sp, #12]
 80182ce:	f7ff fef3 	bl	80180b8 <__hexdig_fun>
 80182d2:	9b03      	ldr	r3, [sp, #12]
 80182d4:	f000 000f 	and.w	r0, r0, #15
 80182d8:	4098      	lsls	r0, r3
 80182da:	ea4b 0b00 	orr.w	fp, fp, r0
 80182de:	3304      	adds	r3, #4
 80182e0:	e7ae      	b.n	8018240 <__gethex+0x15c>
 80182e2:	45b1      	cmp	r9, r6
 80182e4:	d8ea      	bhi.n	80182bc <__gethex+0x1d8>
 80182e6:	492b      	ldr	r1, [pc, #172]	@ (8018394 <__gethex+0x2b0>)
 80182e8:	9303      	str	r3, [sp, #12]
 80182ea:	2201      	movs	r2, #1
 80182ec:	4630      	mov	r0, r6
 80182ee:	f7ff fe11 	bl	8017f14 <strncmp>
 80182f2:	9b03      	ldr	r3, [sp, #12]
 80182f4:	2800      	cmp	r0, #0
 80182f6:	d1e1      	bne.n	80182bc <__gethex+0x1d8>
 80182f8:	e7a2      	b.n	8018240 <__gethex+0x15c>
 80182fa:	1ea9      	subs	r1, r5, #2
 80182fc:	4620      	mov	r0, r4
 80182fe:	f7fe fce4 	bl	8016cca <__any_on>
 8018302:	2800      	cmp	r0, #0
 8018304:	d0c2      	beq.n	801828c <__gethex+0x1a8>
 8018306:	f04f 0903 	mov.w	r9, #3
 801830a:	e7c1      	b.n	8018290 <__gethex+0x1ac>
 801830c:	da09      	bge.n	8018322 <__gethex+0x23e>
 801830e:	1b75      	subs	r5, r6, r5
 8018310:	4621      	mov	r1, r4
 8018312:	9801      	ldr	r0, [sp, #4]
 8018314:	462a      	mov	r2, r5
 8018316:	f7fe fa9f 	bl	8016858 <__lshift>
 801831a:	1b7f      	subs	r7, r7, r5
 801831c:	4604      	mov	r4, r0
 801831e:	f100 0a14 	add.w	sl, r0, #20
 8018322:	f04f 0900 	mov.w	r9, #0
 8018326:	e7b8      	b.n	801829a <__gethex+0x1b6>
 8018328:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801832c:	42bd      	cmp	r5, r7
 801832e:	dd6f      	ble.n	8018410 <__gethex+0x32c>
 8018330:	1bed      	subs	r5, r5, r7
 8018332:	42ae      	cmp	r6, r5
 8018334:	dc34      	bgt.n	80183a0 <__gethex+0x2bc>
 8018336:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801833a:	2b02      	cmp	r3, #2
 801833c:	d022      	beq.n	8018384 <__gethex+0x2a0>
 801833e:	2b03      	cmp	r3, #3
 8018340:	d024      	beq.n	801838c <__gethex+0x2a8>
 8018342:	2b01      	cmp	r3, #1
 8018344:	d115      	bne.n	8018372 <__gethex+0x28e>
 8018346:	42ae      	cmp	r6, r5
 8018348:	d113      	bne.n	8018372 <__gethex+0x28e>
 801834a:	2e01      	cmp	r6, #1
 801834c:	d10b      	bne.n	8018366 <__gethex+0x282>
 801834e:	9a02      	ldr	r2, [sp, #8]
 8018350:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018354:	6013      	str	r3, [r2, #0]
 8018356:	2301      	movs	r3, #1
 8018358:	6123      	str	r3, [r4, #16]
 801835a:	f8ca 3000 	str.w	r3, [sl]
 801835e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018360:	2562      	movs	r5, #98	@ 0x62
 8018362:	601c      	str	r4, [r3, #0]
 8018364:	e73a      	b.n	80181dc <__gethex+0xf8>
 8018366:	1e71      	subs	r1, r6, #1
 8018368:	4620      	mov	r0, r4
 801836a:	f7fe fcae 	bl	8016cca <__any_on>
 801836e:	2800      	cmp	r0, #0
 8018370:	d1ed      	bne.n	801834e <__gethex+0x26a>
 8018372:	9801      	ldr	r0, [sp, #4]
 8018374:	4621      	mov	r1, r4
 8018376:	f7fe f85f 	bl	8016438 <_Bfree>
 801837a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801837c:	2300      	movs	r3, #0
 801837e:	6013      	str	r3, [r2, #0]
 8018380:	2550      	movs	r5, #80	@ 0x50
 8018382:	e72b      	b.n	80181dc <__gethex+0xf8>
 8018384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018386:	2b00      	cmp	r3, #0
 8018388:	d1f3      	bne.n	8018372 <__gethex+0x28e>
 801838a:	e7e0      	b.n	801834e <__gethex+0x26a>
 801838c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801838e:	2b00      	cmp	r3, #0
 8018390:	d1dd      	bne.n	801834e <__gethex+0x26a>
 8018392:	e7ee      	b.n	8018372 <__gethex+0x28e>
 8018394:	0801b90f 	.word	0x0801b90f
 8018398:	0801b8a5 	.word	0x0801b8a5
 801839c:	0801b966 	.word	0x0801b966
 80183a0:	1e6f      	subs	r7, r5, #1
 80183a2:	f1b9 0f00 	cmp.w	r9, #0
 80183a6:	d130      	bne.n	801840a <__gethex+0x326>
 80183a8:	b127      	cbz	r7, 80183b4 <__gethex+0x2d0>
 80183aa:	4639      	mov	r1, r7
 80183ac:	4620      	mov	r0, r4
 80183ae:	f7fe fc8c 	bl	8016cca <__any_on>
 80183b2:	4681      	mov	r9, r0
 80183b4:	117a      	asrs	r2, r7, #5
 80183b6:	2301      	movs	r3, #1
 80183b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80183bc:	f007 071f 	and.w	r7, r7, #31
 80183c0:	40bb      	lsls	r3, r7
 80183c2:	4213      	tst	r3, r2
 80183c4:	4629      	mov	r1, r5
 80183c6:	4620      	mov	r0, r4
 80183c8:	bf18      	it	ne
 80183ca:	f049 0902 	orrne.w	r9, r9, #2
 80183ce:	f7ff fe21 	bl	8018014 <rshift>
 80183d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80183d6:	1b76      	subs	r6, r6, r5
 80183d8:	2502      	movs	r5, #2
 80183da:	f1b9 0f00 	cmp.w	r9, #0
 80183de:	d047      	beq.n	8018470 <__gethex+0x38c>
 80183e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80183e4:	2b02      	cmp	r3, #2
 80183e6:	d015      	beq.n	8018414 <__gethex+0x330>
 80183e8:	2b03      	cmp	r3, #3
 80183ea:	d017      	beq.n	801841c <__gethex+0x338>
 80183ec:	2b01      	cmp	r3, #1
 80183ee:	d109      	bne.n	8018404 <__gethex+0x320>
 80183f0:	f019 0f02 	tst.w	r9, #2
 80183f4:	d006      	beq.n	8018404 <__gethex+0x320>
 80183f6:	f8da 3000 	ldr.w	r3, [sl]
 80183fa:	ea49 0903 	orr.w	r9, r9, r3
 80183fe:	f019 0f01 	tst.w	r9, #1
 8018402:	d10e      	bne.n	8018422 <__gethex+0x33e>
 8018404:	f045 0510 	orr.w	r5, r5, #16
 8018408:	e032      	b.n	8018470 <__gethex+0x38c>
 801840a:	f04f 0901 	mov.w	r9, #1
 801840e:	e7d1      	b.n	80183b4 <__gethex+0x2d0>
 8018410:	2501      	movs	r5, #1
 8018412:	e7e2      	b.n	80183da <__gethex+0x2f6>
 8018414:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018416:	f1c3 0301 	rsb	r3, r3, #1
 801841a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801841c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801841e:	2b00      	cmp	r3, #0
 8018420:	d0f0      	beq.n	8018404 <__gethex+0x320>
 8018422:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8018426:	f104 0314 	add.w	r3, r4, #20
 801842a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801842e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8018432:	f04f 0c00 	mov.w	ip, #0
 8018436:	4618      	mov	r0, r3
 8018438:	f853 2b04 	ldr.w	r2, [r3], #4
 801843c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018440:	d01b      	beq.n	801847a <__gethex+0x396>
 8018442:	3201      	adds	r2, #1
 8018444:	6002      	str	r2, [r0, #0]
 8018446:	2d02      	cmp	r5, #2
 8018448:	f104 0314 	add.w	r3, r4, #20
 801844c:	d13c      	bne.n	80184c8 <__gethex+0x3e4>
 801844e:	f8d8 2000 	ldr.w	r2, [r8]
 8018452:	3a01      	subs	r2, #1
 8018454:	42b2      	cmp	r2, r6
 8018456:	d109      	bne.n	801846c <__gethex+0x388>
 8018458:	1171      	asrs	r1, r6, #5
 801845a:	2201      	movs	r2, #1
 801845c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018460:	f006 061f 	and.w	r6, r6, #31
 8018464:	fa02 f606 	lsl.w	r6, r2, r6
 8018468:	421e      	tst	r6, r3
 801846a:	d13a      	bne.n	80184e2 <__gethex+0x3fe>
 801846c:	f045 0520 	orr.w	r5, r5, #32
 8018470:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018472:	601c      	str	r4, [r3, #0]
 8018474:	9b02      	ldr	r3, [sp, #8]
 8018476:	601f      	str	r7, [r3, #0]
 8018478:	e6b0      	b.n	80181dc <__gethex+0xf8>
 801847a:	4299      	cmp	r1, r3
 801847c:	f843 cc04 	str.w	ip, [r3, #-4]
 8018480:	d8d9      	bhi.n	8018436 <__gethex+0x352>
 8018482:	68a3      	ldr	r3, [r4, #8]
 8018484:	459b      	cmp	fp, r3
 8018486:	db17      	blt.n	80184b8 <__gethex+0x3d4>
 8018488:	6861      	ldr	r1, [r4, #4]
 801848a:	9801      	ldr	r0, [sp, #4]
 801848c:	3101      	adds	r1, #1
 801848e:	f7fd ff93 	bl	80163b8 <_Balloc>
 8018492:	4681      	mov	r9, r0
 8018494:	b918      	cbnz	r0, 801849e <__gethex+0x3ba>
 8018496:	4b1a      	ldr	r3, [pc, #104]	@ (8018500 <__gethex+0x41c>)
 8018498:	4602      	mov	r2, r0
 801849a:	2184      	movs	r1, #132	@ 0x84
 801849c:	e6c5      	b.n	801822a <__gethex+0x146>
 801849e:	6922      	ldr	r2, [r4, #16]
 80184a0:	3202      	adds	r2, #2
 80184a2:	f104 010c 	add.w	r1, r4, #12
 80184a6:	0092      	lsls	r2, r2, #2
 80184a8:	300c      	adds	r0, #12
 80184aa:	f7fd f816 	bl	80154da <memcpy>
 80184ae:	4621      	mov	r1, r4
 80184b0:	9801      	ldr	r0, [sp, #4]
 80184b2:	f7fd ffc1 	bl	8016438 <_Bfree>
 80184b6:	464c      	mov	r4, r9
 80184b8:	6923      	ldr	r3, [r4, #16]
 80184ba:	1c5a      	adds	r2, r3, #1
 80184bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80184c0:	6122      	str	r2, [r4, #16]
 80184c2:	2201      	movs	r2, #1
 80184c4:	615a      	str	r2, [r3, #20]
 80184c6:	e7be      	b.n	8018446 <__gethex+0x362>
 80184c8:	6922      	ldr	r2, [r4, #16]
 80184ca:	455a      	cmp	r2, fp
 80184cc:	dd0b      	ble.n	80184e6 <__gethex+0x402>
 80184ce:	2101      	movs	r1, #1
 80184d0:	4620      	mov	r0, r4
 80184d2:	f7ff fd9f 	bl	8018014 <rshift>
 80184d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80184da:	3701      	adds	r7, #1
 80184dc:	42bb      	cmp	r3, r7
 80184de:	f6ff aee0 	blt.w	80182a2 <__gethex+0x1be>
 80184e2:	2501      	movs	r5, #1
 80184e4:	e7c2      	b.n	801846c <__gethex+0x388>
 80184e6:	f016 061f 	ands.w	r6, r6, #31
 80184ea:	d0fa      	beq.n	80184e2 <__gethex+0x3fe>
 80184ec:	4453      	add	r3, sl
 80184ee:	f1c6 0620 	rsb	r6, r6, #32
 80184f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80184f6:	f7fe f851 	bl	801659c <__hi0bits>
 80184fa:	42b0      	cmp	r0, r6
 80184fc:	dbe7      	blt.n	80184ce <__gethex+0x3ea>
 80184fe:	e7f0      	b.n	80184e2 <__gethex+0x3fe>
 8018500:	0801b8a5 	.word	0x0801b8a5

08018504 <L_shift>:
 8018504:	f1c2 0208 	rsb	r2, r2, #8
 8018508:	0092      	lsls	r2, r2, #2
 801850a:	b570      	push	{r4, r5, r6, lr}
 801850c:	f1c2 0620 	rsb	r6, r2, #32
 8018510:	6843      	ldr	r3, [r0, #4]
 8018512:	6804      	ldr	r4, [r0, #0]
 8018514:	fa03 f506 	lsl.w	r5, r3, r6
 8018518:	432c      	orrs	r4, r5
 801851a:	40d3      	lsrs	r3, r2
 801851c:	6004      	str	r4, [r0, #0]
 801851e:	f840 3f04 	str.w	r3, [r0, #4]!
 8018522:	4288      	cmp	r0, r1
 8018524:	d3f4      	bcc.n	8018510 <L_shift+0xc>
 8018526:	bd70      	pop	{r4, r5, r6, pc}

08018528 <__match>:
 8018528:	b530      	push	{r4, r5, lr}
 801852a:	6803      	ldr	r3, [r0, #0]
 801852c:	3301      	adds	r3, #1
 801852e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018532:	b914      	cbnz	r4, 801853a <__match+0x12>
 8018534:	6003      	str	r3, [r0, #0]
 8018536:	2001      	movs	r0, #1
 8018538:	bd30      	pop	{r4, r5, pc}
 801853a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801853e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8018542:	2d19      	cmp	r5, #25
 8018544:	bf98      	it	ls
 8018546:	3220      	addls	r2, #32
 8018548:	42a2      	cmp	r2, r4
 801854a:	d0f0      	beq.n	801852e <__match+0x6>
 801854c:	2000      	movs	r0, #0
 801854e:	e7f3      	b.n	8018538 <__match+0x10>

08018550 <__hexnan>:
 8018550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018554:	680b      	ldr	r3, [r1, #0]
 8018556:	6801      	ldr	r1, [r0, #0]
 8018558:	115e      	asrs	r6, r3, #5
 801855a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801855e:	f013 031f 	ands.w	r3, r3, #31
 8018562:	b087      	sub	sp, #28
 8018564:	bf18      	it	ne
 8018566:	3604      	addne	r6, #4
 8018568:	2500      	movs	r5, #0
 801856a:	1f37      	subs	r7, r6, #4
 801856c:	4682      	mov	sl, r0
 801856e:	4690      	mov	r8, r2
 8018570:	9301      	str	r3, [sp, #4]
 8018572:	f846 5c04 	str.w	r5, [r6, #-4]
 8018576:	46b9      	mov	r9, r7
 8018578:	463c      	mov	r4, r7
 801857a:	9502      	str	r5, [sp, #8]
 801857c:	46ab      	mov	fp, r5
 801857e:	784a      	ldrb	r2, [r1, #1]
 8018580:	1c4b      	adds	r3, r1, #1
 8018582:	9303      	str	r3, [sp, #12]
 8018584:	b342      	cbz	r2, 80185d8 <__hexnan+0x88>
 8018586:	4610      	mov	r0, r2
 8018588:	9105      	str	r1, [sp, #20]
 801858a:	9204      	str	r2, [sp, #16]
 801858c:	f7ff fd94 	bl	80180b8 <__hexdig_fun>
 8018590:	2800      	cmp	r0, #0
 8018592:	d151      	bne.n	8018638 <__hexnan+0xe8>
 8018594:	9a04      	ldr	r2, [sp, #16]
 8018596:	9905      	ldr	r1, [sp, #20]
 8018598:	2a20      	cmp	r2, #32
 801859a:	d818      	bhi.n	80185ce <__hexnan+0x7e>
 801859c:	9b02      	ldr	r3, [sp, #8]
 801859e:	459b      	cmp	fp, r3
 80185a0:	dd13      	ble.n	80185ca <__hexnan+0x7a>
 80185a2:	454c      	cmp	r4, r9
 80185a4:	d206      	bcs.n	80185b4 <__hexnan+0x64>
 80185a6:	2d07      	cmp	r5, #7
 80185a8:	dc04      	bgt.n	80185b4 <__hexnan+0x64>
 80185aa:	462a      	mov	r2, r5
 80185ac:	4649      	mov	r1, r9
 80185ae:	4620      	mov	r0, r4
 80185b0:	f7ff ffa8 	bl	8018504 <L_shift>
 80185b4:	4544      	cmp	r4, r8
 80185b6:	d952      	bls.n	801865e <__hexnan+0x10e>
 80185b8:	2300      	movs	r3, #0
 80185ba:	f1a4 0904 	sub.w	r9, r4, #4
 80185be:	f844 3c04 	str.w	r3, [r4, #-4]
 80185c2:	f8cd b008 	str.w	fp, [sp, #8]
 80185c6:	464c      	mov	r4, r9
 80185c8:	461d      	mov	r5, r3
 80185ca:	9903      	ldr	r1, [sp, #12]
 80185cc:	e7d7      	b.n	801857e <__hexnan+0x2e>
 80185ce:	2a29      	cmp	r2, #41	@ 0x29
 80185d0:	d157      	bne.n	8018682 <__hexnan+0x132>
 80185d2:	3102      	adds	r1, #2
 80185d4:	f8ca 1000 	str.w	r1, [sl]
 80185d8:	f1bb 0f00 	cmp.w	fp, #0
 80185dc:	d051      	beq.n	8018682 <__hexnan+0x132>
 80185de:	454c      	cmp	r4, r9
 80185e0:	d206      	bcs.n	80185f0 <__hexnan+0xa0>
 80185e2:	2d07      	cmp	r5, #7
 80185e4:	dc04      	bgt.n	80185f0 <__hexnan+0xa0>
 80185e6:	462a      	mov	r2, r5
 80185e8:	4649      	mov	r1, r9
 80185ea:	4620      	mov	r0, r4
 80185ec:	f7ff ff8a 	bl	8018504 <L_shift>
 80185f0:	4544      	cmp	r4, r8
 80185f2:	d936      	bls.n	8018662 <__hexnan+0x112>
 80185f4:	f1a8 0204 	sub.w	r2, r8, #4
 80185f8:	4623      	mov	r3, r4
 80185fa:	f853 1b04 	ldr.w	r1, [r3], #4
 80185fe:	f842 1f04 	str.w	r1, [r2, #4]!
 8018602:	429f      	cmp	r7, r3
 8018604:	d2f9      	bcs.n	80185fa <__hexnan+0xaa>
 8018606:	1b3b      	subs	r3, r7, r4
 8018608:	f023 0303 	bic.w	r3, r3, #3
 801860c:	3304      	adds	r3, #4
 801860e:	3401      	adds	r4, #1
 8018610:	3e03      	subs	r6, #3
 8018612:	42b4      	cmp	r4, r6
 8018614:	bf88      	it	hi
 8018616:	2304      	movhi	r3, #4
 8018618:	4443      	add	r3, r8
 801861a:	2200      	movs	r2, #0
 801861c:	f843 2b04 	str.w	r2, [r3], #4
 8018620:	429f      	cmp	r7, r3
 8018622:	d2fb      	bcs.n	801861c <__hexnan+0xcc>
 8018624:	683b      	ldr	r3, [r7, #0]
 8018626:	b91b      	cbnz	r3, 8018630 <__hexnan+0xe0>
 8018628:	4547      	cmp	r7, r8
 801862a:	d128      	bne.n	801867e <__hexnan+0x12e>
 801862c:	2301      	movs	r3, #1
 801862e:	603b      	str	r3, [r7, #0]
 8018630:	2005      	movs	r0, #5
 8018632:	b007      	add	sp, #28
 8018634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018638:	3501      	adds	r5, #1
 801863a:	2d08      	cmp	r5, #8
 801863c:	f10b 0b01 	add.w	fp, fp, #1
 8018640:	dd06      	ble.n	8018650 <__hexnan+0x100>
 8018642:	4544      	cmp	r4, r8
 8018644:	d9c1      	bls.n	80185ca <__hexnan+0x7a>
 8018646:	2300      	movs	r3, #0
 8018648:	f844 3c04 	str.w	r3, [r4, #-4]
 801864c:	2501      	movs	r5, #1
 801864e:	3c04      	subs	r4, #4
 8018650:	6822      	ldr	r2, [r4, #0]
 8018652:	f000 000f 	and.w	r0, r0, #15
 8018656:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801865a:	6020      	str	r0, [r4, #0]
 801865c:	e7b5      	b.n	80185ca <__hexnan+0x7a>
 801865e:	2508      	movs	r5, #8
 8018660:	e7b3      	b.n	80185ca <__hexnan+0x7a>
 8018662:	9b01      	ldr	r3, [sp, #4]
 8018664:	2b00      	cmp	r3, #0
 8018666:	d0dd      	beq.n	8018624 <__hexnan+0xd4>
 8018668:	f1c3 0320 	rsb	r3, r3, #32
 801866c:	f04f 32ff 	mov.w	r2, #4294967295
 8018670:	40da      	lsrs	r2, r3
 8018672:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8018676:	4013      	ands	r3, r2
 8018678:	f846 3c04 	str.w	r3, [r6, #-4]
 801867c:	e7d2      	b.n	8018624 <__hexnan+0xd4>
 801867e:	3f04      	subs	r7, #4
 8018680:	e7d0      	b.n	8018624 <__hexnan+0xd4>
 8018682:	2004      	movs	r0, #4
 8018684:	e7d5      	b.n	8018632 <__hexnan+0xe2>

08018686 <__ascii_mbtowc>:
 8018686:	b082      	sub	sp, #8
 8018688:	b901      	cbnz	r1, 801868c <__ascii_mbtowc+0x6>
 801868a:	a901      	add	r1, sp, #4
 801868c:	b142      	cbz	r2, 80186a0 <__ascii_mbtowc+0x1a>
 801868e:	b14b      	cbz	r3, 80186a4 <__ascii_mbtowc+0x1e>
 8018690:	7813      	ldrb	r3, [r2, #0]
 8018692:	600b      	str	r3, [r1, #0]
 8018694:	7812      	ldrb	r2, [r2, #0]
 8018696:	1e10      	subs	r0, r2, #0
 8018698:	bf18      	it	ne
 801869a:	2001      	movne	r0, #1
 801869c:	b002      	add	sp, #8
 801869e:	4770      	bx	lr
 80186a0:	4610      	mov	r0, r2
 80186a2:	e7fb      	b.n	801869c <__ascii_mbtowc+0x16>
 80186a4:	f06f 0001 	mvn.w	r0, #1
 80186a8:	e7f8      	b.n	801869c <__ascii_mbtowc+0x16>

080186aa <_realloc_r>:
 80186aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80186ae:	4607      	mov	r7, r0
 80186b0:	4614      	mov	r4, r2
 80186b2:	460d      	mov	r5, r1
 80186b4:	b921      	cbnz	r1, 80186c0 <_realloc_r+0x16>
 80186b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80186ba:	4611      	mov	r1, r2
 80186bc:	f7fd bdf0 	b.w	80162a0 <_malloc_r>
 80186c0:	b92a      	cbnz	r2, 80186ce <_realloc_r+0x24>
 80186c2:	f7fd fd79 	bl	80161b8 <_free_r>
 80186c6:	4625      	mov	r5, r4
 80186c8:	4628      	mov	r0, r5
 80186ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80186ce:	f000 f840 	bl	8018752 <_malloc_usable_size_r>
 80186d2:	4284      	cmp	r4, r0
 80186d4:	4606      	mov	r6, r0
 80186d6:	d802      	bhi.n	80186de <_realloc_r+0x34>
 80186d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80186dc:	d8f4      	bhi.n	80186c8 <_realloc_r+0x1e>
 80186de:	4621      	mov	r1, r4
 80186e0:	4638      	mov	r0, r7
 80186e2:	f7fd fddd 	bl	80162a0 <_malloc_r>
 80186e6:	4680      	mov	r8, r0
 80186e8:	b908      	cbnz	r0, 80186ee <_realloc_r+0x44>
 80186ea:	4645      	mov	r5, r8
 80186ec:	e7ec      	b.n	80186c8 <_realloc_r+0x1e>
 80186ee:	42b4      	cmp	r4, r6
 80186f0:	4622      	mov	r2, r4
 80186f2:	4629      	mov	r1, r5
 80186f4:	bf28      	it	cs
 80186f6:	4632      	movcs	r2, r6
 80186f8:	f7fc feef 	bl	80154da <memcpy>
 80186fc:	4629      	mov	r1, r5
 80186fe:	4638      	mov	r0, r7
 8018700:	f7fd fd5a 	bl	80161b8 <_free_r>
 8018704:	e7f1      	b.n	80186ea <_realloc_r+0x40>

08018706 <__ascii_wctomb>:
 8018706:	4603      	mov	r3, r0
 8018708:	4608      	mov	r0, r1
 801870a:	b141      	cbz	r1, 801871e <__ascii_wctomb+0x18>
 801870c:	2aff      	cmp	r2, #255	@ 0xff
 801870e:	d904      	bls.n	801871a <__ascii_wctomb+0x14>
 8018710:	228a      	movs	r2, #138	@ 0x8a
 8018712:	601a      	str	r2, [r3, #0]
 8018714:	f04f 30ff 	mov.w	r0, #4294967295
 8018718:	4770      	bx	lr
 801871a:	700a      	strb	r2, [r1, #0]
 801871c:	2001      	movs	r0, #1
 801871e:	4770      	bx	lr

08018720 <fiprintf>:
 8018720:	b40e      	push	{r1, r2, r3}
 8018722:	b503      	push	{r0, r1, lr}
 8018724:	4601      	mov	r1, r0
 8018726:	ab03      	add	r3, sp, #12
 8018728:	4805      	ldr	r0, [pc, #20]	@ (8018740 <fiprintf+0x20>)
 801872a:	f853 2b04 	ldr.w	r2, [r3], #4
 801872e:	6800      	ldr	r0, [r0, #0]
 8018730:	9301      	str	r3, [sp, #4]
 8018732:	f000 f83f 	bl	80187b4 <_vfiprintf_r>
 8018736:	b002      	add	sp, #8
 8018738:	f85d eb04 	ldr.w	lr, [sp], #4
 801873c:	b003      	add	sp, #12
 801873e:	4770      	bx	lr
 8018740:	20000058 	.word	0x20000058

08018744 <abort>:
 8018744:	b508      	push	{r3, lr}
 8018746:	2006      	movs	r0, #6
 8018748:	f000 f974 	bl	8018a34 <raise>
 801874c:	2001      	movs	r0, #1
 801874e:	f7eb fc0f 	bl	8003f70 <_exit>

08018752 <_malloc_usable_size_r>:
 8018752:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018756:	1f18      	subs	r0, r3, #4
 8018758:	2b00      	cmp	r3, #0
 801875a:	bfbc      	itt	lt
 801875c:	580b      	ldrlt	r3, [r1, r0]
 801875e:	18c0      	addlt	r0, r0, r3
 8018760:	4770      	bx	lr

08018762 <__sfputc_r>:
 8018762:	6893      	ldr	r3, [r2, #8]
 8018764:	3b01      	subs	r3, #1
 8018766:	2b00      	cmp	r3, #0
 8018768:	b410      	push	{r4}
 801876a:	6093      	str	r3, [r2, #8]
 801876c:	da08      	bge.n	8018780 <__sfputc_r+0x1e>
 801876e:	6994      	ldr	r4, [r2, #24]
 8018770:	42a3      	cmp	r3, r4
 8018772:	db01      	blt.n	8018778 <__sfputc_r+0x16>
 8018774:	290a      	cmp	r1, #10
 8018776:	d103      	bne.n	8018780 <__sfputc_r+0x1e>
 8018778:	f85d 4b04 	ldr.w	r4, [sp], #4
 801877c:	f7fc bd3b 	b.w	80151f6 <__swbuf_r>
 8018780:	6813      	ldr	r3, [r2, #0]
 8018782:	1c58      	adds	r0, r3, #1
 8018784:	6010      	str	r0, [r2, #0]
 8018786:	7019      	strb	r1, [r3, #0]
 8018788:	4608      	mov	r0, r1
 801878a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801878e:	4770      	bx	lr

08018790 <__sfputs_r>:
 8018790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018792:	4606      	mov	r6, r0
 8018794:	460f      	mov	r7, r1
 8018796:	4614      	mov	r4, r2
 8018798:	18d5      	adds	r5, r2, r3
 801879a:	42ac      	cmp	r4, r5
 801879c:	d101      	bne.n	80187a2 <__sfputs_r+0x12>
 801879e:	2000      	movs	r0, #0
 80187a0:	e007      	b.n	80187b2 <__sfputs_r+0x22>
 80187a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80187a6:	463a      	mov	r2, r7
 80187a8:	4630      	mov	r0, r6
 80187aa:	f7ff ffda 	bl	8018762 <__sfputc_r>
 80187ae:	1c43      	adds	r3, r0, #1
 80187b0:	d1f3      	bne.n	801879a <__sfputs_r+0xa>
 80187b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080187b4 <_vfiprintf_r>:
 80187b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187b8:	460d      	mov	r5, r1
 80187ba:	b09d      	sub	sp, #116	@ 0x74
 80187bc:	4614      	mov	r4, r2
 80187be:	4698      	mov	r8, r3
 80187c0:	4606      	mov	r6, r0
 80187c2:	b118      	cbz	r0, 80187cc <_vfiprintf_r+0x18>
 80187c4:	6a03      	ldr	r3, [r0, #32]
 80187c6:	b90b      	cbnz	r3, 80187cc <_vfiprintf_r+0x18>
 80187c8:	f7fc fbe6 	bl	8014f98 <__sinit>
 80187cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80187ce:	07d9      	lsls	r1, r3, #31
 80187d0:	d405      	bmi.n	80187de <_vfiprintf_r+0x2a>
 80187d2:	89ab      	ldrh	r3, [r5, #12]
 80187d4:	059a      	lsls	r2, r3, #22
 80187d6:	d402      	bmi.n	80187de <_vfiprintf_r+0x2a>
 80187d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80187da:	f7fc fe7c 	bl	80154d6 <__retarget_lock_acquire_recursive>
 80187de:	89ab      	ldrh	r3, [r5, #12]
 80187e0:	071b      	lsls	r3, r3, #28
 80187e2:	d501      	bpl.n	80187e8 <_vfiprintf_r+0x34>
 80187e4:	692b      	ldr	r3, [r5, #16]
 80187e6:	b99b      	cbnz	r3, 8018810 <_vfiprintf_r+0x5c>
 80187e8:	4629      	mov	r1, r5
 80187ea:	4630      	mov	r0, r6
 80187ec:	f7fc fd42 	bl	8015274 <__swsetup_r>
 80187f0:	b170      	cbz	r0, 8018810 <_vfiprintf_r+0x5c>
 80187f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80187f4:	07dc      	lsls	r4, r3, #31
 80187f6:	d504      	bpl.n	8018802 <_vfiprintf_r+0x4e>
 80187f8:	f04f 30ff 	mov.w	r0, #4294967295
 80187fc:	b01d      	add	sp, #116	@ 0x74
 80187fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018802:	89ab      	ldrh	r3, [r5, #12]
 8018804:	0598      	lsls	r0, r3, #22
 8018806:	d4f7      	bmi.n	80187f8 <_vfiprintf_r+0x44>
 8018808:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801880a:	f7fc fe65 	bl	80154d8 <__retarget_lock_release_recursive>
 801880e:	e7f3      	b.n	80187f8 <_vfiprintf_r+0x44>
 8018810:	2300      	movs	r3, #0
 8018812:	9309      	str	r3, [sp, #36]	@ 0x24
 8018814:	2320      	movs	r3, #32
 8018816:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801881a:	f8cd 800c 	str.w	r8, [sp, #12]
 801881e:	2330      	movs	r3, #48	@ 0x30
 8018820:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80189d0 <_vfiprintf_r+0x21c>
 8018824:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018828:	f04f 0901 	mov.w	r9, #1
 801882c:	4623      	mov	r3, r4
 801882e:	469a      	mov	sl, r3
 8018830:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018834:	b10a      	cbz	r2, 801883a <_vfiprintf_r+0x86>
 8018836:	2a25      	cmp	r2, #37	@ 0x25
 8018838:	d1f9      	bne.n	801882e <_vfiprintf_r+0x7a>
 801883a:	ebba 0b04 	subs.w	fp, sl, r4
 801883e:	d00b      	beq.n	8018858 <_vfiprintf_r+0xa4>
 8018840:	465b      	mov	r3, fp
 8018842:	4622      	mov	r2, r4
 8018844:	4629      	mov	r1, r5
 8018846:	4630      	mov	r0, r6
 8018848:	f7ff ffa2 	bl	8018790 <__sfputs_r>
 801884c:	3001      	adds	r0, #1
 801884e:	f000 80a7 	beq.w	80189a0 <_vfiprintf_r+0x1ec>
 8018852:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018854:	445a      	add	r2, fp
 8018856:	9209      	str	r2, [sp, #36]	@ 0x24
 8018858:	f89a 3000 	ldrb.w	r3, [sl]
 801885c:	2b00      	cmp	r3, #0
 801885e:	f000 809f 	beq.w	80189a0 <_vfiprintf_r+0x1ec>
 8018862:	2300      	movs	r3, #0
 8018864:	f04f 32ff 	mov.w	r2, #4294967295
 8018868:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801886c:	f10a 0a01 	add.w	sl, sl, #1
 8018870:	9304      	str	r3, [sp, #16]
 8018872:	9307      	str	r3, [sp, #28]
 8018874:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018878:	931a      	str	r3, [sp, #104]	@ 0x68
 801887a:	4654      	mov	r4, sl
 801887c:	2205      	movs	r2, #5
 801887e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018882:	4853      	ldr	r0, [pc, #332]	@ (80189d0 <_vfiprintf_r+0x21c>)
 8018884:	f7e7 fccc 	bl	8000220 <memchr>
 8018888:	9a04      	ldr	r2, [sp, #16]
 801888a:	b9d8      	cbnz	r0, 80188c4 <_vfiprintf_r+0x110>
 801888c:	06d1      	lsls	r1, r2, #27
 801888e:	bf44      	itt	mi
 8018890:	2320      	movmi	r3, #32
 8018892:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018896:	0713      	lsls	r3, r2, #28
 8018898:	bf44      	itt	mi
 801889a:	232b      	movmi	r3, #43	@ 0x2b
 801889c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80188a0:	f89a 3000 	ldrb.w	r3, [sl]
 80188a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80188a6:	d015      	beq.n	80188d4 <_vfiprintf_r+0x120>
 80188a8:	9a07      	ldr	r2, [sp, #28]
 80188aa:	4654      	mov	r4, sl
 80188ac:	2000      	movs	r0, #0
 80188ae:	f04f 0c0a 	mov.w	ip, #10
 80188b2:	4621      	mov	r1, r4
 80188b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80188b8:	3b30      	subs	r3, #48	@ 0x30
 80188ba:	2b09      	cmp	r3, #9
 80188bc:	d94b      	bls.n	8018956 <_vfiprintf_r+0x1a2>
 80188be:	b1b0      	cbz	r0, 80188ee <_vfiprintf_r+0x13a>
 80188c0:	9207      	str	r2, [sp, #28]
 80188c2:	e014      	b.n	80188ee <_vfiprintf_r+0x13a>
 80188c4:	eba0 0308 	sub.w	r3, r0, r8
 80188c8:	fa09 f303 	lsl.w	r3, r9, r3
 80188cc:	4313      	orrs	r3, r2
 80188ce:	9304      	str	r3, [sp, #16]
 80188d0:	46a2      	mov	sl, r4
 80188d2:	e7d2      	b.n	801887a <_vfiprintf_r+0xc6>
 80188d4:	9b03      	ldr	r3, [sp, #12]
 80188d6:	1d19      	adds	r1, r3, #4
 80188d8:	681b      	ldr	r3, [r3, #0]
 80188da:	9103      	str	r1, [sp, #12]
 80188dc:	2b00      	cmp	r3, #0
 80188de:	bfbb      	ittet	lt
 80188e0:	425b      	neglt	r3, r3
 80188e2:	f042 0202 	orrlt.w	r2, r2, #2
 80188e6:	9307      	strge	r3, [sp, #28]
 80188e8:	9307      	strlt	r3, [sp, #28]
 80188ea:	bfb8      	it	lt
 80188ec:	9204      	strlt	r2, [sp, #16]
 80188ee:	7823      	ldrb	r3, [r4, #0]
 80188f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80188f2:	d10a      	bne.n	801890a <_vfiprintf_r+0x156>
 80188f4:	7863      	ldrb	r3, [r4, #1]
 80188f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80188f8:	d132      	bne.n	8018960 <_vfiprintf_r+0x1ac>
 80188fa:	9b03      	ldr	r3, [sp, #12]
 80188fc:	1d1a      	adds	r2, r3, #4
 80188fe:	681b      	ldr	r3, [r3, #0]
 8018900:	9203      	str	r2, [sp, #12]
 8018902:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018906:	3402      	adds	r4, #2
 8018908:	9305      	str	r3, [sp, #20]
 801890a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80189e0 <_vfiprintf_r+0x22c>
 801890e:	7821      	ldrb	r1, [r4, #0]
 8018910:	2203      	movs	r2, #3
 8018912:	4650      	mov	r0, sl
 8018914:	f7e7 fc84 	bl	8000220 <memchr>
 8018918:	b138      	cbz	r0, 801892a <_vfiprintf_r+0x176>
 801891a:	9b04      	ldr	r3, [sp, #16]
 801891c:	eba0 000a 	sub.w	r0, r0, sl
 8018920:	2240      	movs	r2, #64	@ 0x40
 8018922:	4082      	lsls	r2, r0
 8018924:	4313      	orrs	r3, r2
 8018926:	3401      	adds	r4, #1
 8018928:	9304      	str	r3, [sp, #16]
 801892a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801892e:	4829      	ldr	r0, [pc, #164]	@ (80189d4 <_vfiprintf_r+0x220>)
 8018930:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018934:	2206      	movs	r2, #6
 8018936:	f7e7 fc73 	bl	8000220 <memchr>
 801893a:	2800      	cmp	r0, #0
 801893c:	d03f      	beq.n	80189be <_vfiprintf_r+0x20a>
 801893e:	4b26      	ldr	r3, [pc, #152]	@ (80189d8 <_vfiprintf_r+0x224>)
 8018940:	bb1b      	cbnz	r3, 801898a <_vfiprintf_r+0x1d6>
 8018942:	9b03      	ldr	r3, [sp, #12]
 8018944:	3307      	adds	r3, #7
 8018946:	f023 0307 	bic.w	r3, r3, #7
 801894a:	3308      	adds	r3, #8
 801894c:	9303      	str	r3, [sp, #12]
 801894e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018950:	443b      	add	r3, r7
 8018952:	9309      	str	r3, [sp, #36]	@ 0x24
 8018954:	e76a      	b.n	801882c <_vfiprintf_r+0x78>
 8018956:	fb0c 3202 	mla	r2, ip, r2, r3
 801895a:	460c      	mov	r4, r1
 801895c:	2001      	movs	r0, #1
 801895e:	e7a8      	b.n	80188b2 <_vfiprintf_r+0xfe>
 8018960:	2300      	movs	r3, #0
 8018962:	3401      	adds	r4, #1
 8018964:	9305      	str	r3, [sp, #20]
 8018966:	4619      	mov	r1, r3
 8018968:	f04f 0c0a 	mov.w	ip, #10
 801896c:	4620      	mov	r0, r4
 801896e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018972:	3a30      	subs	r2, #48	@ 0x30
 8018974:	2a09      	cmp	r2, #9
 8018976:	d903      	bls.n	8018980 <_vfiprintf_r+0x1cc>
 8018978:	2b00      	cmp	r3, #0
 801897a:	d0c6      	beq.n	801890a <_vfiprintf_r+0x156>
 801897c:	9105      	str	r1, [sp, #20]
 801897e:	e7c4      	b.n	801890a <_vfiprintf_r+0x156>
 8018980:	fb0c 2101 	mla	r1, ip, r1, r2
 8018984:	4604      	mov	r4, r0
 8018986:	2301      	movs	r3, #1
 8018988:	e7f0      	b.n	801896c <_vfiprintf_r+0x1b8>
 801898a:	ab03      	add	r3, sp, #12
 801898c:	9300      	str	r3, [sp, #0]
 801898e:	462a      	mov	r2, r5
 8018990:	4b12      	ldr	r3, [pc, #72]	@ (80189dc <_vfiprintf_r+0x228>)
 8018992:	a904      	add	r1, sp, #16
 8018994:	4630      	mov	r0, r6
 8018996:	f7fb fcaf 	bl	80142f8 <_printf_float>
 801899a:	4607      	mov	r7, r0
 801899c:	1c78      	adds	r0, r7, #1
 801899e:	d1d6      	bne.n	801894e <_vfiprintf_r+0x19a>
 80189a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80189a2:	07d9      	lsls	r1, r3, #31
 80189a4:	d405      	bmi.n	80189b2 <_vfiprintf_r+0x1fe>
 80189a6:	89ab      	ldrh	r3, [r5, #12]
 80189a8:	059a      	lsls	r2, r3, #22
 80189aa:	d402      	bmi.n	80189b2 <_vfiprintf_r+0x1fe>
 80189ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80189ae:	f7fc fd93 	bl	80154d8 <__retarget_lock_release_recursive>
 80189b2:	89ab      	ldrh	r3, [r5, #12]
 80189b4:	065b      	lsls	r3, r3, #25
 80189b6:	f53f af1f 	bmi.w	80187f8 <_vfiprintf_r+0x44>
 80189ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80189bc:	e71e      	b.n	80187fc <_vfiprintf_r+0x48>
 80189be:	ab03      	add	r3, sp, #12
 80189c0:	9300      	str	r3, [sp, #0]
 80189c2:	462a      	mov	r2, r5
 80189c4:	4b05      	ldr	r3, [pc, #20]	@ (80189dc <_vfiprintf_r+0x228>)
 80189c6:	a904      	add	r1, sp, #16
 80189c8:	4630      	mov	r0, r6
 80189ca:	f7fb ff2d 	bl	8014828 <_printf_i>
 80189ce:	e7e4      	b.n	801899a <_vfiprintf_r+0x1e6>
 80189d0:	0801b911 	.word	0x0801b911
 80189d4:	0801b91b 	.word	0x0801b91b
 80189d8:	080142f9 	.word	0x080142f9
 80189dc:	08018791 	.word	0x08018791
 80189e0:	0801b917 	.word	0x0801b917

080189e4 <_raise_r>:
 80189e4:	291f      	cmp	r1, #31
 80189e6:	b538      	push	{r3, r4, r5, lr}
 80189e8:	4605      	mov	r5, r0
 80189ea:	460c      	mov	r4, r1
 80189ec:	d904      	bls.n	80189f8 <_raise_r+0x14>
 80189ee:	2316      	movs	r3, #22
 80189f0:	6003      	str	r3, [r0, #0]
 80189f2:	f04f 30ff 	mov.w	r0, #4294967295
 80189f6:	bd38      	pop	{r3, r4, r5, pc}
 80189f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80189fa:	b112      	cbz	r2, 8018a02 <_raise_r+0x1e>
 80189fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018a00:	b94b      	cbnz	r3, 8018a16 <_raise_r+0x32>
 8018a02:	4628      	mov	r0, r5
 8018a04:	f000 f830 	bl	8018a68 <_getpid_r>
 8018a08:	4622      	mov	r2, r4
 8018a0a:	4601      	mov	r1, r0
 8018a0c:	4628      	mov	r0, r5
 8018a0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018a12:	f000 b817 	b.w	8018a44 <_kill_r>
 8018a16:	2b01      	cmp	r3, #1
 8018a18:	d00a      	beq.n	8018a30 <_raise_r+0x4c>
 8018a1a:	1c59      	adds	r1, r3, #1
 8018a1c:	d103      	bne.n	8018a26 <_raise_r+0x42>
 8018a1e:	2316      	movs	r3, #22
 8018a20:	6003      	str	r3, [r0, #0]
 8018a22:	2001      	movs	r0, #1
 8018a24:	e7e7      	b.n	80189f6 <_raise_r+0x12>
 8018a26:	2100      	movs	r1, #0
 8018a28:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8018a2c:	4620      	mov	r0, r4
 8018a2e:	4798      	blx	r3
 8018a30:	2000      	movs	r0, #0
 8018a32:	e7e0      	b.n	80189f6 <_raise_r+0x12>

08018a34 <raise>:
 8018a34:	4b02      	ldr	r3, [pc, #8]	@ (8018a40 <raise+0xc>)
 8018a36:	4601      	mov	r1, r0
 8018a38:	6818      	ldr	r0, [r3, #0]
 8018a3a:	f7ff bfd3 	b.w	80189e4 <_raise_r>
 8018a3e:	bf00      	nop
 8018a40:	20000058 	.word	0x20000058

08018a44 <_kill_r>:
 8018a44:	b538      	push	{r3, r4, r5, lr}
 8018a46:	4d07      	ldr	r5, [pc, #28]	@ (8018a64 <_kill_r+0x20>)
 8018a48:	2300      	movs	r3, #0
 8018a4a:	4604      	mov	r4, r0
 8018a4c:	4608      	mov	r0, r1
 8018a4e:	4611      	mov	r1, r2
 8018a50:	602b      	str	r3, [r5, #0]
 8018a52:	f7eb fa7d 	bl	8003f50 <_kill>
 8018a56:	1c43      	adds	r3, r0, #1
 8018a58:	d102      	bne.n	8018a60 <_kill_r+0x1c>
 8018a5a:	682b      	ldr	r3, [r5, #0]
 8018a5c:	b103      	cbz	r3, 8018a60 <_kill_r+0x1c>
 8018a5e:	6023      	str	r3, [r4, #0]
 8018a60:	bd38      	pop	{r3, r4, r5, pc}
 8018a62:	bf00      	nop
 8018a64:	200048d4 	.word	0x200048d4

08018a68 <_getpid_r>:
 8018a68:	f7eb ba6a 	b.w	8003f40 <_getpid>

08018a6c <logf>:
 8018a6c:	b508      	push	{r3, lr}
 8018a6e:	ed2d 8b02 	vpush	{d8}
 8018a72:	eeb0 8a40 	vmov.f32	s16, s0
 8018a76:	f000 f88b 	bl	8018b90 <__ieee754_logf>
 8018a7a:	eeb4 8a48 	vcmp.f32	s16, s16
 8018a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a82:	d60f      	bvs.n	8018aa4 <logf+0x38>
 8018a84:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8018a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a8c:	dc0a      	bgt.n	8018aa4 <logf+0x38>
 8018a8e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8018a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a96:	d108      	bne.n	8018aaa <logf+0x3e>
 8018a98:	f7fc fcf2 	bl	8015480 <__errno>
 8018a9c:	2322      	movs	r3, #34	@ 0x22
 8018a9e:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8018ac0 <logf+0x54>
 8018aa2:	6003      	str	r3, [r0, #0]
 8018aa4:	ecbd 8b02 	vpop	{d8}
 8018aa8:	bd08      	pop	{r3, pc}
 8018aaa:	f7fc fce9 	bl	8015480 <__errno>
 8018aae:	ecbd 8b02 	vpop	{d8}
 8018ab2:	2321      	movs	r3, #33	@ 0x21
 8018ab4:	6003      	str	r3, [r0, #0]
 8018ab6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8018aba:	4802      	ldr	r0, [pc, #8]	@ (8018ac4 <logf+0x58>)
 8018abc:	f7fc bd1c 	b.w	80154f8 <nanf>
 8018ac0:	ff800000 	.word	0xff800000
 8018ac4:	0801b965 	.word	0x0801b965

08018ac8 <powf>:
 8018ac8:	b508      	push	{r3, lr}
 8018aca:	ed2d 8b04 	vpush	{d8-d9}
 8018ace:	eeb0 8a60 	vmov.f32	s16, s1
 8018ad2:	eeb0 9a40 	vmov.f32	s18, s0
 8018ad6:	f000 f94d 	bl	8018d74 <__ieee754_powf>
 8018ada:	eeb4 8a48 	vcmp.f32	s16, s16
 8018ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018ae2:	eef0 8a40 	vmov.f32	s17, s0
 8018ae6:	d63e      	bvs.n	8018b66 <powf+0x9e>
 8018ae8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8018aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018af0:	d112      	bne.n	8018b18 <powf+0x50>
 8018af2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8018af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018afa:	d039      	beq.n	8018b70 <powf+0xa8>
 8018afc:	eeb0 0a48 	vmov.f32	s0, s16
 8018b00:	f000 f839 	bl	8018b76 <finitef>
 8018b04:	b378      	cbz	r0, 8018b66 <powf+0x9e>
 8018b06:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8018b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018b0e:	d52a      	bpl.n	8018b66 <powf+0x9e>
 8018b10:	f7fc fcb6 	bl	8015480 <__errno>
 8018b14:	2322      	movs	r3, #34	@ 0x22
 8018b16:	e014      	b.n	8018b42 <powf+0x7a>
 8018b18:	f000 f82d 	bl	8018b76 <finitef>
 8018b1c:	b998      	cbnz	r0, 8018b46 <powf+0x7e>
 8018b1e:	eeb0 0a49 	vmov.f32	s0, s18
 8018b22:	f000 f828 	bl	8018b76 <finitef>
 8018b26:	b170      	cbz	r0, 8018b46 <powf+0x7e>
 8018b28:	eeb0 0a48 	vmov.f32	s0, s16
 8018b2c:	f000 f823 	bl	8018b76 <finitef>
 8018b30:	b148      	cbz	r0, 8018b46 <powf+0x7e>
 8018b32:	eef4 8a68 	vcmp.f32	s17, s17
 8018b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018b3a:	d7e9      	bvc.n	8018b10 <powf+0x48>
 8018b3c:	f7fc fca0 	bl	8015480 <__errno>
 8018b40:	2321      	movs	r3, #33	@ 0x21
 8018b42:	6003      	str	r3, [r0, #0]
 8018b44:	e00f      	b.n	8018b66 <powf+0x9e>
 8018b46:	eef5 8a40 	vcmp.f32	s17, #0.0
 8018b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018b4e:	d10a      	bne.n	8018b66 <powf+0x9e>
 8018b50:	eeb0 0a49 	vmov.f32	s0, s18
 8018b54:	f000 f80f 	bl	8018b76 <finitef>
 8018b58:	b128      	cbz	r0, 8018b66 <powf+0x9e>
 8018b5a:	eeb0 0a48 	vmov.f32	s0, s16
 8018b5e:	f000 f80a 	bl	8018b76 <finitef>
 8018b62:	2800      	cmp	r0, #0
 8018b64:	d1d4      	bne.n	8018b10 <powf+0x48>
 8018b66:	eeb0 0a68 	vmov.f32	s0, s17
 8018b6a:	ecbd 8b04 	vpop	{d8-d9}
 8018b6e:	bd08      	pop	{r3, pc}
 8018b70:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8018b74:	e7f7      	b.n	8018b66 <powf+0x9e>

08018b76 <finitef>:
 8018b76:	ee10 3a10 	vmov	r3, s0
 8018b7a:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8018b7e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8018b82:	bfac      	ite	ge
 8018b84:	2000      	movge	r0, #0
 8018b86:	2001      	movlt	r0, #1
 8018b88:	4770      	bx	lr

08018b8a <__ieee754_sqrtf>:
 8018b8a:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8018b8e:	4770      	bx	lr

08018b90 <__ieee754_logf>:
 8018b90:	ee10 3a10 	vmov	r3, s0
 8018b94:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8018b98:	d106      	bne.n	8018ba8 <__ieee754_logf+0x18>
 8018b9a:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8018d34 <__ieee754_logf+0x1a4>
 8018b9e:	eddf 7a66 	vldr	s15, [pc, #408]	@ 8018d38 <__ieee754_logf+0x1a8>
 8018ba2:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8018ba6:	4770      	bx	lr
 8018ba8:	2b00      	cmp	r3, #0
 8018baa:	461a      	mov	r2, r3
 8018bac:	da02      	bge.n	8018bb4 <__ieee754_logf+0x24>
 8018bae:	ee30 7a40 	vsub.f32	s14, s0, s0
 8018bb2:	e7f4      	b.n	8018b9e <__ieee754_logf+0xe>
 8018bb4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8018bb8:	db02      	blt.n	8018bc0 <__ieee754_logf+0x30>
 8018bba:	ee30 0a00 	vadd.f32	s0, s0, s0
 8018bbe:	4770      	bx	lr
 8018bc0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8018bc4:	bfb8      	it	lt
 8018bc6:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 8018d3c <__ieee754_logf+0x1ac>
 8018bca:	485d      	ldr	r0, [pc, #372]	@ (8018d40 <__ieee754_logf+0x1b0>)
 8018bcc:	bfbe      	ittt	lt
 8018bce:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8018bd2:	f06f 0118 	mvnlt.w	r1, #24
 8018bd6:	ee17 2a90 	vmovlt	r2, s15
 8018bda:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8018bde:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8018be2:	4410      	add	r0, r2
 8018be4:	bfa8      	it	ge
 8018be6:	2100      	movge	r1, #0
 8018be8:	3b7f      	subs	r3, #127	@ 0x7f
 8018bea:	440b      	add	r3, r1
 8018bec:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8018bf0:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 8018bf4:	4311      	orrs	r1, r2
 8018bf6:	ee00 1a10 	vmov	s0, r1
 8018bfa:	4952      	ldr	r1, [pc, #328]	@ (8018d44 <__ieee754_logf+0x1b4>)
 8018bfc:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8018c00:	f102 000f 	add.w	r0, r2, #15
 8018c04:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8018c08:	4001      	ands	r1, r0
 8018c0a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8018c0e:	bb89      	cbnz	r1, 8018c74 <__ieee754_logf+0xe4>
 8018c10:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8018c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c18:	d10f      	bne.n	8018c3a <__ieee754_logf+0xaa>
 8018c1a:	2b00      	cmp	r3, #0
 8018c1c:	f000 8087 	beq.w	8018d2e <__ieee754_logf+0x19e>
 8018c20:	ee07 3a90 	vmov	s15, r3
 8018c24:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8018d48 <__ieee754_logf+0x1b8>
 8018c28:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8018d4c <__ieee754_logf+0x1bc>
 8018c2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018c30:	ee27 0a80 	vmul.f32	s0, s15, s0
 8018c34:	eea7 0a87 	vfma.f32	s0, s15, s14
 8018c38:	4770      	bx	lr
 8018c3a:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8018d50 <__ieee754_logf+0x1c0>
 8018c3e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8018c42:	eee0 7a66 	vfms.f32	s15, s0, s13
 8018c46:	ee20 7a00 	vmul.f32	s14, s0, s0
 8018c4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8018c4e:	b913      	cbnz	r3, 8018c56 <__ieee754_logf+0xc6>
 8018c50:	ee30 0a47 	vsub.f32	s0, s0, s14
 8018c54:	4770      	bx	lr
 8018c56:	ee07 3a90 	vmov	s15, r3
 8018c5a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8018d48 <__ieee754_logf+0x1b8>
 8018c5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018c62:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8018c66:	ee37 0a40 	vsub.f32	s0, s14, s0
 8018c6a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8018d4c <__ieee754_logf+0x1bc>
 8018c6e:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8018c72:	4770      	bx	lr
 8018c74:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8018c78:	ee70 7a27 	vadd.f32	s15, s0, s15
 8018c7c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8018d54 <__ieee754_logf+0x1c4>
 8018c80:	eddf 4a35 	vldr	s9, [pc, #212]	@ 8018d58 <__ieee754_logf+0x1c8>
 8018c84:	4935      	ldr	r1, [pc, #212]	@ (8018d5c <__ieee754_logf+0x1cc>)
 8018c86:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8018c8a:	4411      	add	r1, r2
 8018c8c:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 8018c90:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 8018c94:	430a      	orrs	r2, r1
 8018c96:	2a00      	cmp	r2, #0
 8018c98:	ee07 3a90 	vmov	s15, r3
 8018c9c:	ee26 5a06 	vmul.f32	s10, s12, s12
 8018ca0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8018ca4:	ee25 7a05 	vmul.f32	s14, s10, s10
 8018ca8:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8018d60 <__ieee754_logf+0x1d0>
 8018cac:	eee7 7a25 	vfma.f32	s15, s14, s11
 8018cb0:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8018d64 <__ieee754_logf+0x1d4>
 8018cb4:	eee7 5a87 	vfma.f32	s11, s15, s14
 8018cb8:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8018d68 <__ieee754_logf+0x1d8>
 8018cbc:	eee7 7a24 	vfma.f32	s15, s14, s9
 8018cc0:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8018d6c <__ieee754_logf+0x1dc>
 8018cc4:	eee7 4a87 	vfma.f32	s9, s15, s14
 8018cc8:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8018d70 <__ieee754_logf+0x1e0>
 8018ccc:	eee4 7a87 	vfma.f32	s15, s9, s14
 8018cd0:	ee67 7a85 	vmul.f32	s15, s15, s10
 8018cd4:	eee5 7a87 	vfma.f32	s15, s11, s14
 8018cd8:	dd1a      	ble.n	8018d10 <__ieee754_logf+0x180>
 8018cda:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8018cde:	ee20 7a07 	vmul.f32	s14, s0, s14
 8018ce2:	ee27 7a00 	vmul.f32	s14, s14, s0
 8018ce6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8018cea:	ee67 7a86 	vmul.f32	s15, s15, s12
 8018cee:	b913      	cbnz	r3, 8018cf6 <__ieee754_logf+0x166>
 8018cf0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8018cf4:	e7ac      	b.n	8018c50 <__ieee754_logf+0xc0>
 8018cf6:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8018d48 <__ieee754_logf+0x1b8>
 8018cfa:	eee6 7a86 	vfma.f32	s15, s13, s12
 8018cfe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8018d02:	ee37 0a40 	vsub.f32	s0, s14, s0
 8018d06:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8018d4c <__ieee754_logf+0x1bc>
 8018d0a:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8018d0e:	4770      	bx	lr
 8018d10:	ee70 7a67 	vsub.f32	s15, s0, s15
 8018d14:	ee67 7a86 	vmul.f32	s15, s15, s12
 8018d18:	b913      	cbnz	r3, 8018d20 <__ieee754_logf+0x190>
 8018d1a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8018d1e:	4770      	bx	lr
 8018d20:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8018d48 <__ieee754_logf+0x1b8>
 8018d24:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8018d28:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8018d2c:	e7eb      	b.n	8018d06 <__ieee754_logf+0x176>
 8018d2e:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8018d38 <__ieee754_logf+0x1a8>
 8018d32:	4770      	bx	lr
 8018d34:	cc000000 	.word	0xcc000000
 8018d38:	00000000 	.word	0x00000000
 8018d3c:	4c000000 	.word	0x4c000000
 8018d40:	004afb20 	.word	0x004afb20
 8018d44:	007ffff0 	.word	0x007ffff0
 8018d48:	3717f7d1 	.word	0x3717f7d1
 8018d4c:	3f317180 	.word	0x3f317180
 8018d50:	3eaaaaab 	.word	0x3eaaaaab
 8018d54:	3e1cd04f 	.word	0x3e1cd04f
 8018d58:	3e178897 	.word	0x3e178897
 8018d5c:	ffcf5c30 	.word	0xffcf5c30
 8018d60:	3e638e29 	.word	0x3e638e29
 8018d64:	3ecccccd 	.word	0x3ecccccd
 8018d68:	3e3a3325 	.word	0x3e3a3325
 8018d6c:	3e924925 	.word	0x3e924925
 8018d70:	3f2aaaab 	.word	0x3f2aaaab

08018d74 <__ieee754_powf>:
 8018d74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018d78:	ee10 4a90 	vmov	r4, s1
 8018d7c:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8018d80:	ed2d 8b02 	vpush	{d8}
 8018d84:	ee10 6a10 	vmov	r6, s0
 8018d88:	eeb0 8a40 	vmov.f32	s16, s0
 8018d8c:	eef0 8a60 	vmov.f32	s17, s1
 8018d90:	d10c      	bne.n	8018dac <__ieee754_powf+0x38>
 8018d92:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8018d96:	0076      	lsls	r6, r6, #1
 8018d98:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8018d9c:	f240 8274 	bls.w	8019288 <__ieee754_powf+0x514>
 8018da0:	ee38 0a28 	vadd.f32	s0, s16, s17
 8018da4:	ecbd 8b02 	vpop	{d8}
 8018da8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018dac:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8018db0:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8018db4:	d802      	bhi.n	8018dbc <__ieee754_powf+0x48>
 8018db6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8018dba:	d908      	bls.n	8018dce <__ieee754_powf+0x5a>
 8018dbc:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8018dc0:	d1ee      	bne.n	8018da0 <__ieee754_powf+0x2c>
 8018dc2:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8018dc6:	0064      	lsls	r4, r4, #1
 8018dc8:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8018dcc:	e7e6      	b.n	8018d9c <__ieee754_powf+0x28>
 8018dce:	2e00      	cmp	r6, #0
 8018dd0:	da1f      	bge.n	8018e12 <__ieee754_powf+0x9e>
 8018dd2:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8018dd6:	f080 8260 	bcs.w	801929a <__ieee754_powf+0x526>
 8018dda:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8018dde:	d32f      	bcc.n	8018e40 <__ieee754_powf+0xcc>
 8018de0:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8018de4:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8018de8:	fa49 f503 	asr.w	r5, r9, r3
 8018dec:	fa05 f303 	lsl.w	r3, r5, r3
 8018df0:	454b      	cmp	r3, r9
 8018df2:	d123      	bne.n	8018e3c <__ieee754_powf+0xc8>
 8018df4:	f005 0501 	and.w	r5, r5, #1
 8018df8:	f1c5 0502 	rsb	r5, r5, #2
 8018dfc:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8018e00:	d11f      	bne.n	8018e42 <__ieee754_powf+0xce>
 8018e02:	2c00      	cmp	r4, #0
 8018e04:	f280 8246 	bge.w	8019294 <__ieee754_powf+0x520>
 8018e08:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8018e0c:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8018e10:	e7c8      	b.n	8018da4 <__ieee754_powf+0x30>
 8018e12:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8018e16:	d111      	bne.n	8018e3c <__ieee754_powf+0xc8>
 8018e18:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8018e1c:	f000 8234 	beq.w	8019288 <__ieee754_powf+0x514>
 8018e20:	d906      	bls.n	8018e30 <__ieee754_powf+0xbc>
 8018e22:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8019138 <__ieee754_powf+0x3c4>
 8018e26:	2c00      	cmp	r4, #0
 8018e28:	bfa8      	it	ge
 8018e2a:	eeb0 0a68 	vmovge.f32	s0, s17
 8018e2e:	e7b9      	b.n	8018da4 <__ieee754_powf+0x30>
 8018e30:	2c00      	cmp	r4, #0
 8018e32:	f280 822c 	bge.w	801928e <__ieee754_powf+0x51a>
 8018e36:	eeb1 0a68 	vneg.f32	s0, s17
 8018e3a:	e7b3      	b.n	8018da4 <__ieee754_powf+0x30>
 8018e3c:	2500      	movs	r5, #0
 8018e3e:	e7dd      	b.n	8018dfc <__ieee754_powf+0x88>
 8018e40:	2500      	movs	r5, #0
 8018e42:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8018e46:	d102      	bne.n	8018e4e <__ieee754_powf+0xda>
 8018e48:	ee28 0a08 	vmul.f32	s0, s16, s16
 8018e4c:	e7aa      	b.n	8018da4 <__ieee754_powf+0x30>
 8018e4e:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8018e52:	f040 8227 	bne.w	80192a4 <__ieee754_powf+0x530>
 8018e56:	2e00      	cmp	r6, #0
 8018e58:	f2c0 8224 	blt.w	80192a4 <__ieee754_powf+0x530>
 8018e5c:	eeb0 0a48 	vmov.f32	s0, s16
 8018e60:	ecbd 8b02 	vpop	{d8}
 8018e64:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018e68:	f7ff be8f 	b.w	8018b8a <__ieee754_sqrtf>
 8018e6c:	2d01      	cmp	r5, #1
 8018e6e:	d199      	bne.n	8018da4 <__ieee754_powf+0x30>
 8018e70:	eeb1 0a40 	vneg.f32	s0, s0
 8018e74:	e796      	b.n	8018da4 <__ieee754_powf+0x30>
 8018e76:	0ff0      	lsrs	r0, r6, #31
 8018e78:	3801      	subs	r0, #1
 8018e7a:	ea55 0300 	orrs.w	r3, r5, r0
 8018e7e:	d104      	bne.n	8018e8a <__ieee754_powf+0x116>
 8018e80:	ee38 8a48 	vsub.f32	s16, s16, s16
 8018e84:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8018e88:	e78c      	b.n	8018da4 <__ieee754_powf+0x30>
 8018e8a:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8018e8e:	d96d      	bls.n	8018f6c <__ieee754_powf+0x1f8>
 8018e90:	4baa      	ldr	r3, [pc, #680]	@ (801913c <__ieee754_powf+0x3c8>)
 8018e92:	4598      	cmp	r8, r3
 8018e94:	d808      	bhi.n	8018ea8 <__ieee754_powf+0x134>
 8018e96:	2c00      	cmp	r4, #0
 8018e98:	da0b      	bge.n	8018eb2 <__ieee754_powf+0x13e>
 8018e9a:	2000      	movs	r0, #0
 8018e9c:	ecbd 8b02 	vpop	{d8}
 8018ea0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018ea4:	f000 bac2 	b.w	801942c <__math_oflowf>
 8018ea8:	4ba5      	ldr	r3, [pc, #660]	@ (8019140 <__ieee754_powf+0x3cc>)
 8018eaa:	4598      	cmp	r8, r3
 8018eac:	d908      	bls.n	8018ec0 <__ieee754_powf+0x14c>
 8018eae:	2c00      	cmp	r4, #0
 8018eb0:	dcf3      	bgt.n	8018e9a <__ieee754_powf+0x126>
 8018eb2:	2000      	movs	r0, #0
 8018eb4:	ecbd 8b02 	vpop	{d8}
 8018eb8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018ebc:	f000 bab0 	b.w	8019420 <__math_uflowf>
 8018ec0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8018ec4:	ee30 0a67 	vsub.f32	s0, s0, s15
 8018ec8:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8019144 <__ieee754_powf+0x3d0>
 8018ecc:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8018ed0:	eee0 6a67 	vfms.f32	s13, s0, s15
 8018ed4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8018ed8:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8018edc:	ee20 7a00 	vmul.f32	s14, s0, s0
 8018ee0:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8019148 <__ieee754_powf+0x3d4>
 8018ee4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8018ee8:	eddf 7a98 	vldr	s15, [pc, #608]	@ 801914c <__ieee754_powf+0x3d8>
 8018eec:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8018ef0:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8019150 <__ieee754_powf+0x3dc>
 8018ef4:	eee0 7a07 	vfma.f32	s15, s0, s14
 8018ef8:	eeb0 7a67 	vmov.f32	s14, s15
 8018efc:	eea0 7a26 	vfma.f32	s14, s0, s13
 8018f00:	ee17 3a10 	vmov	r3, s14
 8018f04:	f36f 030b 	bfc	r3, #0, #12
 8018f08:	ee07 3a10 	vmov	s14, r3
 8018f0c:	eeb0 6a47 	vmov.f32	s12, s14
 8018f10:	eea0 6a66 	vfms.f32	s12, s0, s13
 8018f14:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8018f18:	3d01      	subs	r5, #1
 8018f1a:	4305      	orrs	r5, r0
 8018f1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8018f20:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8018f24:	f36f 040b 	bfc	r4, #0, #12
 8018f28:	bf18      	it	ne
 8018f2a:	eeb0 8a66 	vmovne.f32	s16, s13
 8018f2e:	ee06 4a90 	vmov	s13, r4
 8018f32:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8018f36:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8018f3a:	ee67 7a26 	vmul.f32	s15, s14, s13
 8018f3e:	eee6 0a07 	vfma.f32	s1, s12, s14
 8018f42:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8018f46:	ee17 1a10 	vmov	r1, s14
 8018f4a:	2900      	cmp	r1, #0
 8018f4c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8018f50:	f340 80dd 	ble.w	801910e <__ieee754_powf+0x39a>
 8018f54:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8018f58:	f240 80ca 	bls.w	80190f0 <__ieee754_powf+0x37c>
 8018f5c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8018f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018f64:	bf4c      	ite	mi
 8018f66:	2001      	movmi	r0, #1
 8018f68:	2000      	movpl	r0, #0
 8018f6a:	e797      	b.n	8018e9c <__ieee754_powf+0x128>
 8018f6c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8018f70:	bf01      	itttt	eq
 8018f72:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8019154 <__ieee754_powf+0x3e0>
 8018f76:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8018f7a:	f06f 0317 	mvneq.w	r3, #23
 8018f7e:	ee17 7a90 	vmoveq	r7, s15
 8018f82:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8018f86:	bf18      	it	ne
 8018f88:	2300      	movne	r3, #0
 8018f8a:	3a7f      	subs	r2, #127	@ 0x7f
 8018f8c:	441a      	add	r2, r3
 8018f8e:	4b72      	ldr	r3, [pc, #456]	@ (8019158 <__ieee754_powf+0x3e4>)
 8018f90:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8018f94:	429f      	cmp	r7, r3
 8018f96:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8018f9a:	dd06      	ble.n	8018faa <__ieee754_powf+0x236>
 8018f9c:	4b6f      	ldr	r3, [pc, #444]	@ (801915c <__ieee754_powf+0x3e8>)
 8018f9e:	429f      	cmp	r7, r3
 8018fa0:	f340 80a4 	ble.w	80190ec <__ieee754_powf+0x378>
 8018fa4:	3201      	adds	r2, #1
 8018fa6:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8018faa:	2600      	movs	r6, #0
 8018fac:	4b6c      	ldr	r3, [pc, #432]	@ (8019160 <__ieee754_powf+0x3ec>)
 8018fae:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8018fb2:	ee07 1a10 	vmov	s14, r1
 8018fb6:	edd3 5a00 	vldr	s11, [r3]
 8018fba:	4b6a      	ldr	r3, [pc, #424]	@ (8019164 <__ieee754_powf+0x3f0>)
 8018fbc:	ee75 7a87 	vadd.f32	s15, s11, s14
 8018fc0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8018fc4:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8018fc8:	1049      	asrs	r1, r1, #1
 8018fca:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8018fce:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8018fd2:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8018fd6:	ee37 6a65 	vsub.f32	s12, s14, s11
 8018fda:	ee07 1a90 	vmov	s15, r1
 8018fde:	ee26 5a24 	vmul.f32	s10, s12, s9
 8018fe2:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8018fe6:	ee15 7a10 	vmov	r7, s10
 8018fea:	401f      	ands	r7, r3
 8018fec:	ee06 7a90 	vmov	s13, r7
 8018ff0:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8018ff4:	ee37 7a65 	vsub.f32	s14, s14, s11
 8018ff8:	ee65 7a05 	vmul.f32	s15, s10, s10
 8018ffc:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8019000:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8019168 <__ieee754_powf+0x3f4>
 8019004:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 801916c <__ieee754_powf+0x3f8>
 8019008:	eee7 5a87 	vfma.f32	s11, s15, s14
 801900c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8019170 <__ieee754_powf+0x3fc>
 8019010:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8019014:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8019144 <__ieee754_powf+0x3d0>
 8019018:	eee7 5a27 	vfma.f32	s11, s14, s15
 801901c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8019174 <__ieee754_powf+0x400>
 8019020:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8019024:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8019178 <__ieee754_powf+0x404>
 8019028:	ee26 6a24 	vmul.f32	s12, s12, s9
 801902c:	eee7 5a27 	vfma.f32	s11, s14, s15
 8019030:	ee35 7a26 	vadd.f32	s14, s10, s13
 8019034:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8019038:	ee27 7a06 	vmul.f32	s14, s14, s12
 801903c:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8019040:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8019044:	eef0 5a67 	vmov.f32	s11, s15
 8019048:	eee6 5aa6 	vfma.f32	s11, s13, s13
 801904c:	ee75 5a87 	vadd.f32	s11, s11, s14
 8019050:	ee15 1a90 	vmov	r1, s11
 8019054:	4019      	ands	r1, r3
 8019056:	ee05 1a90 	vmov	s11, r1
 801905a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 801905e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8019062:	ee77 7a67 	vsub.f32	s15, s14, s15
 8019066:	ee67 7a85 	vmul.f32	s15, s15, s10
 801906a:	eee6 7a25 	vfma.f32	s15, s12, s11
 801906e:	eeb0 6a67 	vmov.f32	s12, s15
 8019072:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8019076:	ee16 1a10 	vmov	r1, s12
 801907a:	4019      	ands	r1, r3
 801907c:	ee06 1a10 	vmov	s12, r1
 8019080:	eeb0 7a46 	vmov.f32	s14, s12
 8019084:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8019088:	493c      	ldr	r1, [pc, #240]	@ (801917c <__ieee754_powf+0x408>)
 801908a:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 801908e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019092:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8019180 <__ieee754_powf+0x40c>
 8019096:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8019184 <__ieee754_powf+0x410>
 801909a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801909e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8019188 <__ieee754_powf+0x414>
 80190a2:	eee6 7a07 	vfma.f32	s15, s12, s14
 80190a6:	ed91 7a00 	vldr	s14, [r1]
 80190aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80190ae:	ee07 2a10 	vmov	s14, r2
 80190b2:	4a36      	ldr	r2, [pc, #216]	@ (801918c <__ieee754_powf+0x418>)
 80190b4:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80190b8:	eeb0 7a67 	vmov.f32	s14, s15
 80190bc:	eea6 7a25 	vfma.f32	s14, s12, s11
 80190c0:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 80190c4:	ed92 5a00 	vldr	s10, [r2]
 80190c8:	ee37 7a05 	vadd.f32	s14, s14, s10
 80190cc:	ee37 7a26 	vadd.f32	s14, s14, s13
 80190d0:	ee17 2a10 	vmov	r2, s14
 80190d4:	401a      	ands	r2, r3
 80190d6:	ee07 2a10 	vmov	s14, r2
 80190da:	ee77 6a66 	vsub.f32	s13, s14, s13
 80190de:	ee76 6ac5 	vsub.f32	s13, s13, s10
 80190e2:	eee6 6a65 	vfms.f32	s13, s12, s11
 80190e6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80190ea:	e715      	b.n	8018f18 <__ieee754_powf+0x1a4>
 80190ec:	2601      	movs	r6, #1
 80190ee:	e75d      	b.n	8018fac <__ieee754_powf+0x238>
 80190f0:	d152      	bne.n	8019198 <__ieee754_powf+0x424>
 80190f2:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8019190 <__ieee754_powf+0x41c>
 80190f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80190fa:	ee70 6aa6 	vadd.f32	s13, s1, s13
 80190fe:	eef4 6ac7 	vcmpe.f32	s13, s14
 8019102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019106:	f73f af29 	bgt.w	8018f5c <__ieee754_powf+0x1e8>
 801910a:	2386      	movs	r3, #134	@ 0x86
 801910c:	e048      	b.n	80191a0 <__ieee754_powf+0x42c>
 801910e:	4a21      	ldr	r2, [pc, #132]	@ (8019194 <__ieee754_powf+0x420>)
 8019110:	4293      	cmp	r3, r2
 8019112:	d907      	bls.n	8019124 <__ieee754_powf+0x3b0>
 8019114:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8019118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801911c:	bf4c      	ite	mi
 801911e:	2001      	movmi	r0, #1
 8019120:	2000      	movpl	r0, #0
 8019122:	e6c7      	b.n	8018eb4 <__ieee754_powf+0x140>
 8019124:	d138      	bne.n	8019198 <__ieee754_powf+0x424>
 8019126:	ee37 7a67 	vsub.f32	s14, s14, s15
 801912a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 801912e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019132:	dbea      	blt.n	801910a <__ieee754_powf+0x396>
 8019134:	e7ee      	b.n	8019114 <__ieee754_powf+0x3a0>
 8019136:	bf00      	nop
 8019138:	00000000 	.word	0x00000000
 801913c:	3f7ffff3 	.word	0x3f7ffff3
 8019140:	3f800007 	.word	0x3f800007
 8019144:	3eaaaaab 	.word	0x3eaaaaab
 8019148:	3fb8aa00 	.word	0x3fb8aa00
 801914c:	3fb8aa3b 	.word	0x3fb8aa3b
 8019150:	36eca570 	.word	0x36eca570
 8019154:	4b800000 	.word	0x4b800000
 8019158:	001cc471 	.word	0x001cc471
 801915c:	005db3d6 	.word	0x005db3d6
 8019160:	0801bc2c 	.word	0x0801bc2c
 8019164:	fffff000 	.word	0xfffff000
 8019168:	3e6c3255 	.word	0x3e6c3255
 801916c:	3e53f142 	.word	0x3e53f142
 8019170:	3e8ba305 	.word	0x3e8ba305
 8019174:	3edb6db7 	.word	0x3edb6db7
 8019178:	3f19999a 	.word	0x3f19999a
 801917c:	0801bc1c 	.word	0x0801bc1c
 8019180:	3f76384f 	.word	0x3f76384f
 8019184:	3f763800 	.word	0x3f763800
 8019188:	369dc3a0 	.word	0x369dc3a0
 801918c:	0801bc24 	.word	0x0801bc24
 8019190:	3338aa3c 	.word	0x3338aa3c
 8019194:	43160000 	.word	0x43160000
 8019198:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 801919c:	d96f      	bls.n	801927e <__ieee754_powf+0x50a>
 801919e:	15db      	asrs	r3, r3, #23
 80191a0:	3b7e      	subs	r3, #126	@ 0x7e
 80191a2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80191a6:	4118      	asrs	r0, r3
 80191a8:	4408      	add	r0, r1
 80191aa:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80191ae:	4a4e      	ldr	r2, [pc, #312]	@ (80192e8 <__ieee754_powf+0x574>)
 80191b0:	3b7f      	subs	r3, #127	@ 0x7f
 80191b2:	411a      	asrs	r2, r3
 80191b4:	4002      	ands	r2, r0
 80191b6:	ee07 2a10 	vmov	s14, r2
 80191ba:	f3c0 0016 	ubfx	r0, r0, #0, #23
 80191be:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80191c2:	f1c3 0317 	rsb	r3, r3, #23
 80191c6:	4118      	asrs	r0, r3
 80191c8:	2900      	cmp	r1, #0
 80191ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80191ce:	bfb8      	it	lt
 80191d0:	4240      	neglt	r0, r0
 80191d2:	ee77 6aa0 	vadd.f32	s13, s15, s1
 80191d6:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80192ec <__ieee754_powf+0x578>
 80191da:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 80192f0 <__ieee754_powf+0x57c>
 80191de:	ee16 3a90 	vmov	r3, s13
 80191e2:	f36f 030b 	bfc	r3, #0, #12
 80191e6:	ee06 3a90 	vmov	s13, r3
 80191ea:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80191ee:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80191f2:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80191f6:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 80192f4 <__ieee754_powf+0x580>
 80191fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80191fe:	eee0 7a87 	vfma.f32	s15, s1, s14
 8019202:	eeb0 7a67 	vmov.f32	s14, s15
 8019206:	eea6 7a86 	vfma.f32	s14, s13, s12
 801920a:	eef0 5a47 	vmov.f32	s11, s14
 801920e:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8019212:	ee67 6a07 	vmul.f32	s13, s14, s14
 8019216:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801921a:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 80192f8 <__ieee754_powf+0x584>
 801921e:	eddf 5a37 	vldr	s11, [pc, #220]	@ 80192fc <__ieee754_powf+0x588>
 8019222:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8019226:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8019300 <__ieee754_powf+0x58c>
 801922a:	eee6 5a26 	vfma.f32	s11, s12, s13
 801922e:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8019304 <__ieee754_powf+0x590>
 8019232:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8019236:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8019308 <__ieee754_powf+0x594>
 801923a:	eee6 5a26 	vfma.f32	s11, s12, s13
 801923e:	eeb0 6a47 	vmov.f32	s12, s14
 8019242:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8019246:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801924a:	ee67 5a06 	vmul.f32	s11, s14, s12
 801924e:	ee36 6a66 	vsub.f32	s12, s12, s13
 8019252:	eee7 7a27 	vfma.f32	s15, s14, s15
 8019256:	eec5 6a86 	vdiv.f32	s13, s11, s12
 801925a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801925e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019262:	ee30 0a67 	vsub.f32	s0, s0, s15
 8019266:	ee10 3a10 	vmov	r3, s0
 801926a:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 801926e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8019272:	da06      	bge.n	8019282 <__ieee754_powf+0x50e>
 8019274:	f000 f854 	bl	8019320 <scalbnf>
 8019278:	ee20 0a08 	vmul.f32	s0, s0, s16
 801927c:	e592      	b.n	8018da4 <__ieee754_powf+0x30>
 801927e:	2000      	movs	r0, #0
 8019280:	e7a7      	b.n	80191d2 <__ieee754_powf+0x45e>
 8019282:	ee00 3a10 	vmov	s0, r3
 8019286:	e7f7      	b.n	8019278 <__ieee754_powf+0x504>
 8019288:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801928c:	e58a      	b.n	8018da4 <__ieee754_powf+0x30>
 801928e:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 801930c <__ieee754_powf+0x598>
 8019292:	e587      	b.n	8018da4 <__ieee754_powf+0x30>
 8019294:	eeb0 0a48 	vmov.f32	s0, s16
 8019298:	e584      	b.n	8018da4 <__ieee754_powf+0x30>
 801929a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 801929e:	f43f adbb 	beq.w	8018e18 <__ieee754_powf+0xa4>
 80192a2:	2502      	movs	r5, #2
 80192a4:	eeb0 0a48 	vmov.f32	s0, s16
 80192a8:	f000 f832 	bl	8019310 <fabsf>
 80192ac:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 80192b0:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 80192b4:	4647      	mov	r7, r8
 80192b6:	d003      	beq.n	80192c0 <__ieee754_powf+0x54c>
 80192b8:	f1b8 0f00 	cmp.w	r8, #0
 80192bc:	f47f addb 	bne.w	8018e76 <__ieee754_powf+0x102>
 80192c0:	2c00      	cmp	r4, #0
 80192c2:	bfbc      	itt	lt
 80192c4:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 80192c8:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80192cc:	2e00      	cmp	r6, #0
 80192ce:	f6bf ad69 	bge.w	8018da4 <__ieee754_powf+0x30>
 80192d2:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 80192d6:	ea58 0805 	orrs.w	r8, r8, r5
 80192da:	f47f adc7 	bne.w	8018e6c <__ieee754_powf+0xf8>
 80192de:	ee70 7a40 	vsub.f32	s15, s0, s0
 80192e2:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80192e6:	e55d      	b.n	8018da4 <__ieee754_powf+0x30>
 80192e8:	ff800000 	.word	0xff800000
 80192ec:	3f317218 	.word	0x3f317218
 80192f0:	3f317200 	.word	0x3f317200
 80192f4:	35bfbe8c 	.word	0x35bfbe8c
 80192f8:	b5ddea0e 	.word	0xb5ddea0e
 80192fc:	3331bb4c 	.word	0x3331bb4c
 8019300:	388ab355 	.word	0x388ab355
 8019304:	bb360b61 	.word	0xbb360b61
 8019308:	3e2aaaab 	.word	0x3e2aaaab
 801930c:	00000000 	.word	0x00000000

08019310 <fabsf>:
 8019310:	ee10 3a10 	vmov	r3, s0
 8019314:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019318:	ee00 3a10 	vmov	s0, r3
 801931c:	4770      	bx	lr
	...

08019320 <scalbnf>:
 8019320:	ee10 3a10 	vmov	r3, s0
 8019324:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8019328:	d02b      	beq.n	8019382 <scalbnf+0x62>
 801932a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801932e:	d302      	bcc.n	8019336 <scalbnf+0x16>
 8019330:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019334:	4770      	bx	lr
 8019336:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801933a:	d123      	bne.n	8019384 <scalbnf+0x64>
 801933c:	4b24      	ldr	r3, [pc, #144]	@ (80193d0 <scalbnf+0xb0>)
 801933e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80193d4 <scalbnf+0xb4>
 8019342:	4298      	cmp	r0, r3
 8019344:	ee20 0a27 	vmul.f32	s0, s0, s15
 8019348:	db17      	blt.n	801937a <scalbnf+0x5a>
 801934a:	ee10 3a10 	vmov	r3, s0
 801934e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8019352:	3a19      	subs	r2, #25
 8019354:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8019358:	4288      	cmp	r0, r1
 801935a:	dd15      	ble.n	8019388 <scalbnf+0x68>
 801935c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80193d8 <scalbnf+0xb8>
 8019360:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80193dc <scalbnf+0xbc>
 8019364:	ee10 3a10 	vmov	r3, s0
 8019368:	eeb0 7a67 	vmov.f32	s14, s15
 801936c:	2b00      	cmp	r3, #0
 801936e:	bfb8      	it	lt
 8019370:	eef0 7a66 	vmovlt.f32	s15, s13
 8019374:	ee27 0a87 	vmul.f32	s0, s15, s14
 8019378:	4770      	bx	lr
 801937a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80193e0 <scalbnf+0xc0>
 801937e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8019382:	4770      	bx	lr
 8019384:	0dd2      	lsrs	r2, r2, #23
 8019386:	e7e5      	b.n	8019354 <scalbnf+0x34>
 8019388:	4410      	add	r0, r2
 801938a:	28fe      	cmp	r0, #254	@ 0xfe
 801938c:	dce6      	bgt.n	801935c <scalbnf+0x3c>
 801938e:	2800      	cmp	r0, #0
 8019390:	dd06      	ble.n	80193a0 <scalbnf+0x80>
 8019392:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8019396:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801939a:	ee00 3a10 	vmov	s0, r3
 801939e:	4770      	bx	lr
 80193a0:	f110 0f16 	cmn.w	r0, #22
 80193a4:	da09      	bge.n	80193ba <scalbnf+0x9a>
 80193a6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80193e0 <scalbnf+0xc0>
 80193aa:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80193e4 <scalbnf+0xc4>
 80193ae:	ee10 3a10 	vmov	r3, s0
 80193b2:	eeb0 7a67 	vmov.f32	s14, s15
 80193b6:	2b00      	cmp	r3, #0
 80193b8:	e7d9      	b.n	801936e <scalbnf+0x4e>
 80193ba:	3019      	adds	r0, #25
 80193bc:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80193c0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80193c4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80193e8 <scalbnf+0xc8>
 80193c8:	ee07 3a90 	vmov	s15, r3
 80193cc:	e7d7      	b.n	801937e <scalbnf+0x5e>
 80193ce:	bf00      	nop
 80193d0:	ffff3cb0 	.word	0xffff3cb0
 80193d4:	4c000000 	.word	0x4c000000
 80193d8:	7149f2ca 	.word	0x7149f2ca
 80193dc:	f149f2ca 	.word	0xf149f2ca
 80193e0:	0da24260 	.word	0x0da24260
 80193e4:	8da24260 	.word	0x8da24260
 80193e8:	33000000 	.word	0x33000000

080193ec <with_errnof>:
 80193ec:	b510      	push	{r4, lr}
 80193ee:	ed2d 8b02 	vpush	{d8}
 80193f2:	eeb0 8a40 	vmov.f32	s16, s0
 80193f6:	4604      	mov	r4, r0
 80193f8:	f7fc f842 	bl	8015480 <__errno>
 80193fc:	eeb0 0a48 	vmov.f32	s0, s16
 8019400:	ecbd 8b02 	vpop	{d8}
 8019404:	6004      	str	r4, [r0, #0]
 8019406:	bd10      	pop	{r4, pc}

08019408 <xflowf>:
 8019408:	b130      	cbz	r0, 8019418 <xflowf+0x10>
 801940a:	eef1 7a40 	vneg.f32	s15, s0
 801940e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8019412:	2022      	movs	r0, #34	@ 0x22
 8019414:	f7ff bfea 	b.w	80193ec <with_errnof>
 8019418:	eef0 7a40 	vmov.f32	s15, s0
 801941c:	e7f7      	b.n	801940e <xflowf+0x6>
	...

08019420 <__math_uflowf>:
 8019420:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8019428 <__math_uflowf+0x8>
 8019424:	f7ff bff0 	b.w	8019408 <xflowf>
 8019428:	10000000 	.word	0x10000000

0801942c <__math_oflowf>:
 801942c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8019434 <__math_oflowf+0x8>
 8019430:	f7ff bfea 	b.w	8019408 <xflowf>
 8019434:	70000000 	.word	0x70000000

08019438 <_init>:
 8019438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801943a:	bf00      	nop
 801943c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801943e:	bc08      	pop	{r3}
 8019440:	469e      	mov	lr, r3
 8019442:	4770      	bx	lr

08019444 <_fini>:
 8019444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019446:	bf00      	nop
 8019448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801944a:	bc08      	pop	{r3}
 801944c:	469e      	mov	lr, r3
 801944e:	4770      	bx	lr
