/// Auto-generated register definitions for HSMCI
/// Device: ATSAME70Q21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::same70::atsame70q21b::hsmci {

// ============================================================================
// HSMCI - High Speed MultiMedia Card Interface
// Base Address: 0x40000000
// ============================================================================

/// HSMCI Register Structure
struct HSMCI_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Mode Register
    /// Offset: 0x0004
    volatile uint32_t MR;

    /// Data Timeout Register
    /// Offset: 0x0008
    volatile uint32_t DTOR;

    /// SD/SDIO Card Register
    /// Offset: 0x000C
    volatile uint32_t SDCR;

    /// Argument Register
    /// Offset: 0x0010
    volatile uint32_t ARGR;

    /// Command Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t CMDR;

    /// Block Register
    /// Offset: 0x0018
    volatile uint32_t BLKR;

    /// Completion Signal Timeout Register
    /// Offset: 0x001C
    volatile uint32_t CSTOR;

    /// Response Register 0
    /// Offset: 0x0020
    /// Access: read-only
    volatile uint32_t RSPR[4][4];

    /// Receive Data Register
    /// Offset: 0x0030
    /// Access: read-only
    volatile uint32_t RDR;

    /// Transmit Data Register
    /// Offset: 0x0034
    /// Access: write-only
    volatile uint32_t TDR;
    uint8_t RESERVED_0038[8]; ///< Reserved

    /// Status Register
    /// Offset: 0x0040
    /// Access: read-only
    volatile uint32_t SR;

    /// Interrupt Enable Register
    /// Offset: 0x0044
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0048
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x004C
    /// Access: read-only
    volatile uint32_t IMR;

    /// DMA Configuration Register
    /// Offset: 0x0050
    volatile uint32_t DMA;

    /// Configuration Register
    /// Offset: 0x0054
    volatile uint32_t CFG;
    uint8_t RESERVED_0058[140]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;

    /// Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
    uint8_t RESERVED_00EC[276]; ///< Reserved

    /// FIFO Memory Aperture0 0
    /// Offset: 0x0200
    volatile uint32_t FIFO[256][256];
};

static_assert(sizeof(HSMCI_Registers) >= 1536, "HSMCI_Registers size mismatch");

/// HSMCI peripheral instance
inline HSMCI_Registers* HSMCI() {
    return reinterpret_cast<HSMCI_Registers*>(0x40000000);
}

}  // namespace alloy::hal::atmel::same70::atsame70q21b::hsmci
