--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 435074 paths analyzed, 634 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.526ns.
--------------------------------------------------------------------------------
Slack:                  6.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd22 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.492ns (Levels of Logic = 9)
  Clock Path Skew:      0.001ns (0.332 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd22 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.AQ      Tcko                  0.476   M_state_q_FSM_FFd25
                                                       M_state_q_FSM_FFd22
    SLICE_X12Y52.C1      net (fanout=8)        1.269   M_state_q_FSM_FFd22
    SLICE_X12Y52.C       Tilo                  0.255   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW1
    SLICE_X8Y52.A2       net (fanout=2)        1.378   N30
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.C1       net (fanout=26)       1.140   myGame/Mmux_out10111
    SLICE_X9Y43.C        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3311
    SLICE_X9Y43.A2       net (fanout=2)        0.551   myGame/myalu/Sh331
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     13.492ns (2.898ns logic, 10.594ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  6.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd19 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.443ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd19 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd19
    SLICE_X12Y52.C3      net (fanout=10)       1.171   M_state_q_FSM_FFd19
    SLICE_X12Y52.C       Tilo                  0.255   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW1
    SLICE_X8Y52.A2       net (fanout=2)        1.378   N30
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.C1       net (fanout=26)       1.140   myGame/Mmux_out10111
    SLICE_X9Y43.C        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3311
    SLICE_X9Y43.A2       net (fanout=2)        0.551   myGame/myalu/Sh331
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     13.443ns (2.947ns logic, 10.496ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  6.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.365ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BMUX     Tshcko                0.576   M_state_q_FSM_FFd9
                                                       M_state_q_FSM_FFd5
    SLICE_X8Y52.C1       net (fanout=5)        1.841   M_state_q_FSM_FFd5
    SLICE_X8Y52.C        Tilo                  0.255   M_state_q__n04751
                                                       M_state_q__n04753
    SLICE_X8Y52.A1       net (fanout=3)        0.579   M_state_q__n04752
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.C1       net (fanout=26)       1.140   myGame/Mmux_out10111
    SLICE_X9Y43.C        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3311
    SLICE_X9Y43.A2       net (fanout=2)        0.551   myGame/myalu/Sh331
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     13.365ns (2.998ns logic, 10.367ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  6.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd22 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.298ns (Levels of Logic = 9)
  Clock Path Skew:      0.001ns (0.332 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd22 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.AQ      Tcko                  0.476   M_state_q_FSM_FFd25
                                                       M_state_q_FSM_FFd22
    SLICE_X12Y52.C1      net (fanout=8)        1.269   M_state_q_FSM_FFd22
    SLICE_X12Y52.C       Tilo                  0.255   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW1
    SLICE_X8Y52.A2       net (fanout=2)        1.378   N30
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.D2       net (fanout=26)       1.131   myGame/Mmux_out10111
    SLICE_X9Y43.D        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3411
    SLICE_X9Y43.A3       net (fanout=2)        0.366   myGame/myalu/Sh341
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     13.298ns (2.898ns logic, 10.400ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  6.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd22 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.265ns (Levels of Logic = 9)
  Clock Path Skew:      0.001ns (0.332 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd22 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.AQ      Tcko                  0.476   M_state_q_FSM_FFd25
                                                       M_state_q_FSM_FFd22
    SLICE_X12Y52.C1      net (fanout=8)        1.269   M_state_q_FSM_FFd22
    SLICE_X12Y52.C       Tilo                  0.255   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW1
    SLICE_X8Y52.A2       net (fanout=2)        1.378   N30
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.C1       net (fanout=26)       1.140   myGame/Mmux_out10111
    SLICE_X9Y43.C        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3311
    SLICE_X9Y43.A2       net (fanout=2)        0.551   myGame/myalu/Sh331
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.C6       net (fanout=2)        0.834   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     13.265ns (2.898ns logic, 10.367ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  6.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd19 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.249ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd19 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd19
    SLICE_X12Y52.C3      net (fanout=10)       1.171   M_state_q_FSM_FFd19
    SLICE_X12Y52.C       Tilo                  0.255   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW1
    SLICE_X8Y52.A2       net (fanout=2)        1.378   N30
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.D2       net (fanout=26)       1.131   myGame/Mmux_out10111
    SLICE_X9Y43.D        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3411
    SLICE_X9Y43.A3       net (fanout=2)        0.366   myGame/myalu/Sh341
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     13.249ns (2.947ns logic, 10.302ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd55 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.244ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.332 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd55 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.DQ       Tcko                  0.430   M_state_q_FSM_FFd55
                                                       M_state_q_FSM_FFd55
    SLICE_X11Y52.B2      net (fanout=5)        1.971   M_state_q_FSM_FFd55
    SLICE_X11Y52.B       Tilo                  0.259   myGame/M_muxB_out[12]
                                                       M_state_q__n04754
    SLICE_X8Y52.A5       net (fanout=4)        0.470   M_state_q__n04753
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.C1       net (fanout=26)       1.140   myGame/Mmux_out10111
    SLICE_X9Y43.C        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3311
    SLICE_X9Y43.A2       net (fanout=2)        0.551   myGame/myalu/Sh331
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     13.244ns (2.856ns logic, 10.388ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  6.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd19 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.230ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd19 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd19
    SLICE_X7Y49.D1       net (fanout=10)       1.327   M_state_q_FSM_FFd19
    SLICE_X7Y49.D        Tilo                  0.259   M_state_q_FSM_FFd31
                                                       M_state_q_M_myGame_wb11
    SLICE_X6Y43.A3       net (fanout=9)        1.082   M_state_q_M_myGame_wb1
    SLICE_X6Y43.A        Tilo                  0.235   myGame/M_muxA_out[1]
                                                       Mmux_M_myGame_asel31_SW1
    SLICE_X9Y50.A5       net (fanout=8)        1.187   N27
    SLICE_X9Y50.A        Tilo                  0.259   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X3Y47.A3       net (fanout=6)        1.215   myGame/Mmux_out1011
    SLICE_X3Y47.A        Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y47.DX      net (fanout=3)        2.025   myGame/M_muxA_out[7]
    SLICE_X10Y47.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y48.BMUX    Tcinb                 0.277   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X11Y46.A4      net (fanout=2)        1.411   myGame/myalu/a[15]_b[15]_sub_2_OUT[9]
    SLICE_X11Y46.A       Tilo                  0.259   myGame/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X11Y46.C2      net (fanout=3)        0.538   myGame/Mmux_c301
    SLICE_X11Y46.C       Tilo                  0.259   myGame/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X7Y49.A4       net (fanout=1)        0.820   M_myGame_eq[9]
    SLICE_X7Y49.A        Tilo                  0.259   M_state_q_FSM_FFd31
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.C2       net (fanout=2)        0.537   M_myGame_eq[15]_GND_1_o_equal_82_o[15]
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     13.230ns (3.085ns logic, 10.145ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  6.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd19 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.216ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd19 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd19
    SLICE_X12Y52.C3      net (fanout=10)       1.171   M_state_q_FSM_FFd19
    SLICE_X12Y52.C       Tilo                  0.255   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW1
    SLICE_X8Y52.A2       net (fanout=2)        1.378   N30
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.C1       net (fanout=26)       1.140   myGame/Mmux_out10111
    SLICE_X9Y43.C        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3311
    SLICE_X9Y43.A2       net (fanout=2)        0.551   myGame/myalu/Sh331
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.C6       net (fanout=2)        0.834   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     13.216ns (2.947ns logic, 10.269ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  6.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd19 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.201ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd19 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd19
    SLICE_X7Y49.D1       net (fanout=10)       1.327   M_state_q_FSM_FFd19
    SLICE_X7Y49.D        Tilo                  0.259   M_state_q_FSM_FFd31
                                                       M_state_q_M_myGame_wb11
    SLICE_X6Y43.A3       net (fanout=9)        1.082   M_state_q_M_myGame_wb1
    SLICE_X6Y43.A        Tilo                  0.235   myGame/M_muxA_out[1]
                                                       Mmux_M_myGame_asel31_SW1
    SLICE_X9Y50.A5       net (fanout=8)        1.187   N27
    SLICE_X9Y50.A        Tilo                  0.259   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X3Y47.A3       net (fanout=6)        1.215   myGame/Mmux_out1011
    SLICE_X3Y47.A        Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y47.DX      net (fanout=3)        2.025   myGame/M_muxA_out[7]
    SLICE_X10Y47.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y48.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y49.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y49.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X7Y47.B3       net (fanout=2)        1.159   myGame/myalu/a[15]_b[15]_sub_2_OUT[12]
    SLICE_X7Y47.B        Tilo                  0.259   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c63
    SLICE_X7Y47.C4       net (fanout=1)        0.320   myGame/myalu/Mmux_c62
    SLICE_X7Y47.C        Tilo                  0.259   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X9Y49.C5       net (fanout=4)        1.132   M_myGame_eq[12]
    SLICE_X9Y49.C        Tilo                  0.259   M_myGame_eq[13]
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>3_SW01
    SLICE_X7Y49.B4       net (fanout=1)        0.639   N52
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     13.201ns (3.109ns logic, 10.092ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  6.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd19 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.179ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd19 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd19
    SLICE_X7Y49.D1       net (fanout=10)       1.327   M_state_q_FSM_FFd19
    SLICE_X7Y49.D        Tilo                  0.259   M_state_q_FSM_FFd31
                                                       M_state_q_M_myGame_wb11
    SLICE_X6Y43.A3       net (fanout=9)        1.082   M_state_q_M_myGame_wb1
    SLICE_X6Y43.A        Tilo                  0.235   myGame/M_muxA_out[1]
                                                       Mmux_M_myGame_asel31_SW1
    SLICE_X9Y50.A5       net (fanout=8)        1.187   N27
    SLICE_X9Y50.A        Tilo                  0.259   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X3Y47.A3       net (fanout=6)        1.215   myGame/Mmux_out1011
    SLICE_X3Y47.A        Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y47.DX      net (fanout=3)        2.025   myGame/M_muxA_out[7]
    SLICE_X10Y47.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y48.AMUX    Tcina                 0.210   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X9Y45.B4       net (fanout=2)        0.923   myGame/myalu/a[15]_b[15]_sub_2_OUT[8]
    SLICE_X9Y45.B        Tilo                  0.259   myGame/myalu/Mmux_c282
                                                       myGame/myalu/Mmux_c282
    SLICE_X9Y45.C4       net (fanout=1)        0.320   myGame/myalu/Mmux_c281
    SLICE_X9Y45.C        Tilo                  0.259   myGame/myalu/Mmux_c282
                                                       myGame/myalu/Mmux_c286
    SLICE_X7Y49.A2       net (fanout=3)        1.542   M_myGame_eq[8]
    SLICE_X7Y49.A        Tilo                  0.259   M_state_q_FSM_FFd31
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.C2       net (fanout=2)        0.537   M_myGame_eq[15]_GND_1_o_equal_82_o[15]
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     13.179ns (3.018ns logic, 10.161ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  6.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.171ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BMUX     Tshcko                0.576   M_state_q_FSM_FFd9
                                                       M_state_q_FSM_FFd5
    SLICE_X8Y52.C1       net (fanout=5)        1.841   M_state_q_FSM_FFd5
    SLICE_X8Y52.C        Tilo                  0.255   M_state_q__n04751
                                                       M_state_q__n04753
    SLICE_X8Y52.A1       net (fanout=3)        0.579   M_state_q__n04752
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.D2       net (fanout=26)       1.131   myGame/Mmux_out10111
    SLICE_X9Y43.D        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3411
    SLICE_X9Y43.A3       net (fanout=2)        0.366   myGame/myalu/Sh341
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     13.171ns (2.998ns logic, 10.173ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  6.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.138ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BMUX     Tshcko                0.576   M_state_q_FSM_FFd9
                                                       M_state_q_FSM_FFd5
    SLICE_X8Y52.C1       net (fanout=5)        1.841   M_state_q_FSM_FFd5
    SLICE_X8Y52.C        Tilo                  0.255   M_state_q__n04751
                                                       M_state_q__n04753
    SLICE_X8Y52.A1       net (fanout=3)        0.579   M_state_q__n04752
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.C1       net (fanout=26)       1.140   myGame/Mmux_out10111
    SLICE_X9Y43.C        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3311
    SLICE_X9Y43.A2       net (fanout=2)        0.551   myGame/myalu/Sh331
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.C6       net (fanout=2)        0.834   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     13.138ns (2.998ns logic, 10.140ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  6.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd22 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.071ns (Levels of Logic = 9)
  Clock Path Skew:      0.001ns (0.332 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd22 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.AQ      Tcko                  0.476   M_state_q_FSM_FFd25
                                                       M_state_q_FSM_FFd22
    SLICE_X12Y52.C1      net (fanout=8)        1.269   M_state_q_FSM_FFd22
    SLICE_X12Y52.C       Tilo                  0.255   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW1
    SLICE_X8Y52.A2       net (fanout=2)        1.378   N30
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.D2       net (fanout=26)       1.131   myGame/Mmux_out10111
    SLICE_X9Y43.D        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3411
    SLICE_X9Y43.A3       net (fanout=2)        0.366   myGame/myalu/Sh341
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.C6       net (fanout=2)        0.834   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     13.071ns (2.898ns logic, 10.173ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd55 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.050ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.332 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd55 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.DQ       Tcko                  0.430   M_state_q_FSM_FFd55
                                                       M_state_q_FSM_FFd55
    SLICE_X11Y52.B2      net (fanout=5)        1.971   M_state_q_FSM_FFd55
    SLICE_X11Y52.B       Tilo                  0.259   myGame/M_muxB_out[12]
                                                       M_state_q__n04754
    SLICE_X8Y52.A5       net (fanout=4)        0.470   M_state_q__n04753
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.D2       net (fanout=26)       1.131   myGame/Mmux_out10111
    SLICE_X9Y43.D        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3411
    SLICE_X9Y43.A3       net (fanout=2)        0.366   myGame/myalu/Sh341
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     13.050ns (2.856ns logic, 10.194ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  6.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd19 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.022ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd19 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd19
    SLICE_X12Y52.C3      net (fanout=10)       1.171   M_state_q_FSM_FFd19
    SLICE_X12Y52.C       Tilo                  0.255   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW1
    SLICE_X8Y52.A2       net (fanout=2)        1.378   N30
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.D2       net (fanout=26)       1.131   myGame/Mmux_out10111
    SLICE_X9Y43.D        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3411
    SLICE_X9Y43.A3       net (fanout=2)        0.366   myGame/myalu/Sh341
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.C6       net (fanout=2)        0.834   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     13.022ns (2.947ns logic, 10.075ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  6.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd19 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.016ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd19 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd19
    SLICE_X7Y49.D1       net (fanout=10)       1.327   M_state_q_FSM_FFd19
    SLICE_X7Y49.D        Tilo                  0.259   M_state_q_FSM_FFd31
                                                       M_state_q_M_myGame_wb11
    SLICE_X6Y43.A3       net (fanout=9)        1.082   M_state_q_M_myGame_wb1
    SLICE_X6Y43.A        Tilo                  0.235   myGame/M_muxA_out[1]
                                                       Mmux_M_myGame_asel31_SW1
    SLICE_X9Y50.A5       net (fanout=8)        1.187   N27
    SLICE_X9Y50.A        Tilo                  0.259   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X3Y47.A3       net (fanout=6)        1.215   myGame/Mmux_out1011
    SLICE_X3Y47.A        Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y47.DX      net (fanout=3)        2.025   myGame/M_muxA_out[7]
    SLICE_X10Y47.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y48.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y49.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y49.AMUX    Tcina                 0.210   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X7Y47.B3       net (fanout=2)        1.159   myGame/myalu/a[15]_b[15]_sub_2_OUT[12]
    SLICE_X7Y47.B        Tilo                  0.259   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c63
    SLICE_X7Y47.C4       net (fanout=1)        0.320   myGame/myalu/Mmux_c62
    SLICE_X7Y47.C        Tilo                  0.259   myGame/myalu/Mmux_c65
                                                       myGame/myalu/Mmux_c67
    SLICE_X6Y49.D5       net (fanout=4)        0.894   M_myGame_eq[12]
    SLICE_X6Y49.CMUX     Topdc                 0.402   myGame/Mmux_c102
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>3_SW2_F
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>3_SW2
    SLICE_X7Y49.C4       net (fanout=1)        0.549   N55
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     13.016ns (3.252ns logic, 9.764ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  6.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd55 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.017ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.332 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd55 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.DQ       Tcko                  0.430   M_state_q_FSM_FFd55
                                                       M_state_q_FSM_FFd55
    SLICE_X11Y52.B2      net (fanout=5)        1.971   M_state_q_FSM_FFd55
    SLICE_X11Y52.B       Tilo                  0.259   myGame/M_muxB_out[12]
                                                       M_state_q__n04754
    SLICE_X8Y52.A5       net (fanout=4)        0.470   M_state_q__n04753
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.C1       net (fanout=26)       1.140   myGame/Mmux_out10111
    SLICE_X9Y43.C        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3311
    SLICE_X9Y43.A2       net (fanout=2)        0.551   myGame/myalu/Sh331
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.C6       net (fanout=2)        0.834   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     13.017ns (2.856ns logic, 10.161ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  6.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd21 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.026ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.699 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd21 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.CQ      Tcko                  0.430   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd21
    SLICE_X12Y52.C2      net (fanout=9)        0.849   M_state_q_FSM_FFd21
    SLICE_X12Y52.C       Tilo                  0.255   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW1
    SLICE_X8Y52.A2       net (fanout=2)        1.378   N30
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.C1       net (fanout=26)       1.140   myGame/Mmux_out10111
    SLICE_X9Y43.C        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3311
    SLICE_X9Y43.A2       net (fanout=2)        0.551   myGame/myalu/Sh331
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     13.026ns (2.852ns logic, 10.174ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  6.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.993ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.332 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd15
                                                       M_state_q_FSM_FFd13
    SLICE_X12Y52.B1      net (fanout=7)        1.376   M_state_q_FSM_FFd13
    SLICE_X12Y52.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW0
    SLICE_X8Y52.A6       net (fanout=2)        0.773   N29
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.C1       net (fanout=26)       1.140   myGame/Mmux_out10111
    SLICE_X9Y43.C        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3311
    SLICE_X9Y43.A2       net (fanout=2)        0.551   myGame/myalu/Sh331
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     12.993ns (2.897ns logic, 10.096ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  7.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.944ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BMUX     Tshcko                0.576   M_state_q_FSM_FFd9
                                                       M_state_q_FSM_FFd5
    SLICE_X8Y52.C1       net (fanout=5)        1.841   M_state_q_FSM_FFd5
    SLICE_X8Y52.C        Tilo                  0.255   M_state_q__n04751
                                                       M_state_q__n04753
    SLICE_X8Y52.A1       net (fanout=3)        0.579   M_state_q__n04752
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.D2       net (fanout=26)       1.131   myGame/Mmux_out10111
    SLICE_X9Y43.D        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3411
    SLICE_X9Y43.A3       net (fanout=2)        0.366   myGame/myalu/Sh341
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.C6       net (fanout=2)        0.834   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     12.944ns (2.998ns logic, 9.946ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  7.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd19 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.906ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd19 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd19
    SLICE_X7Y49.D1       net (fanout=10)       1.327   M_state_q_FSM_FFd19
    SLICE_X7Y49.D        Tilo                  0.259   M_state_q_FSM_FFd31
                                                       M_state_q_M_myGame_wb11
    SLICE_X6Y43.A3       net (fanout=9)        1.082   M_state_q_M_myGame_wb1
    SLICE_X6Y43.A        Tilo                  0.235   myGame/M_muxA_out[1]
                                                       Mmux_M_myGame_asel31_SW1
    SLICE_X9Y50.A5       net (fanout=8)        1.187   N27
    SLICE_X9Y50.A        Tilo                  0.259   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X3Y47.A3       net (fanout=6)        1.215   myGame/Mmux_out1011
    SLICE_X3Y47.A        Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y47.DX      net (fanout=3)        2.025   myGame/M_muxA_out[7]
    SLICE_X10Y47.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y48.COUT    Tbyp                  0.091   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X10Y49.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X10Y49.CMUX    Tcinc                 0.289   myGame/myalu/a[15]_b[15]_sub_2_OUT[15]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X6Y49.B1       net (fanout=2)        1.067   myGame/myalu/a[15]_b[15]_sub_2_OUT[14]
    SLICE_X6Y49.B        Tilo                  0.235   myGame/Mmux_c102
                                                       myGame/myalu/Mmux_c102
    SLICE_X6Y49.A5       net (fanout=3)        0.204   myGame/Mmux_c102
    SLICE_X6Y49.A        Tilo                  0.235   myGame/Mmux_c102
                                                       myGame/myalu/Mmux_c107
    SLICE_X6Y49.CX       net (fanout=2)        1.171   M_myGame_eq[14]
    SLICE_X6Y49.CMUX     Tcxc                  0.192   myGame/Mmux_c102
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>3_SW2
    SLICE_X7Y49.C4       net (fanout=1)        0.549   N55
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     12.906ns (3.073ns logic, 9.833ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  7.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd19 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.878ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd19 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd19
    SLICE_X7Y49.D1       net (fanout=10)       1.327   M_state_q_FSM_FFd19
    SLICE_X7Y49.D        Tilo                  0.259   M_state_q_FSM_FFd31
                                                       M_state_q_M_myGame_wb11
    SLICE_X6Y43.A3       net (fanout=9)        1.082   M_state_q_M_myGame_wb1
    SLICE_X6Y43.A        Tilo                  0.235   myGame/M_muxA_out[1]
                                                       Mmux_M_myGame_asel31_SW1
    SLICE_X9Y50.A5       net (fanout=8)        1.187   N27
    SLICE_X9Y50.A        Tilo                  0.259   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X4Y47.B2       net (fanout=6)        1.543   myGame/Mmux_out1011
    SLICE_X4Y47.B        Tilo                  0.254   myGame/myalu/Sh131
                                                       myGame/myalu/Sh1311
    SLICE_X12Y47.A2      net (fanout=2)        1.414   myGame/myalu/Sh131
    SLICE_X12Y47.A       Tilo                  0.254   myGame/myalu/Mmux_c85
                                                       myGame/myalu/Mmux_c85
    SLICE_X12Y47.B1      net (fanout=1)        0.913   myGame/myalu/Mmux_c84
    SLICE_X12Y47.B       Tilo                  0.254   myGame/myalu/Mmux_c85
                                                       myGame/myalu/Mmux_c86
    SLICE_X9Y49.D5       net (fanout=1)        0.972   myGame/myalu/Mmux_c85
    SLICE_X9Y49.D        Tilo                  0.259   M_myGame_eq[13]
                                                       myGame/myalu/Mmux_c87
    SLICE_X6Y49.D3       net (fanout=4)        0.817   M_myGame_eq[13]
    SLICE_X6Y49.CMUX     Topdc                 0.402   myGame/Mmux_c102
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>3_SW2_F
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>3_SW2
    SLICE_X7Y49.C4       net (fanout=1)        0.549   N55
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     12.878ns (3.074ns logic, 9.804ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  7.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.873ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.332 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y53.AMUX    Tshcko                0.535   M_state_q_FSM_FFd15
                                                       M_state_q_FSM_FFd11
    SLICE_X12Y52.B5      net (fanout=6)        1.197   M_state_q_FSM_FFd11
    SLICE_X12Y52.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW0
    SLICE_X8Y52.A6       net (fanout=2)        0.773   N29
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.C1       net (fanout=26)       1.140   myGame/Mmux_out10111
    SLICE_X9Y43.C        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3311
    SLICE_X9Y43.A2       net (fanout=2)        0.551   myGame/myalu/Sh331
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     12.873ns (2.956ns logic, 9.917ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  7.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd22 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.861ns (Levels of Logic = 8)
  Clock Path Skew:      0.001ns (0.332 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd22 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.AQ      Tcko                  0.476   M_state_q_FSM_FFd25
                                                       M_state_q_FSM_FFd22
    SLICE_X12Y52.C1      net (fanout=8)        1.269   M_state_q_FSM_FFd22
    SLICE_X12Y52.C       Tilo                  0.255   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW1
    SLICE_X8Y52.A2       net (fanout=2)        1.378   N30
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X6Y43.B2       net (fanout=4)        1.509   Mmux_M_myGame_asel3111
    SLICE_X6Y43.B        Tilo                  0.235   myGame/M_muxA_out[1]
                                                       myGame/muxA/Mmux_out81
    SLICE_X5Y45.D2       net (fanout=25)       1.241   myGame/M_muxA_out[1]
    SLICE_X5Y45.D        Tilo                  0.259   myGame/myalu/Sh42
                                                       myGame/myalu/Sh421
    SLICE_X9Y43.B6       net (fanout=3)        0.661   myGame/myalu/Sh42
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     12.861ns (2.620ns logic, 10.241ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  7.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd19 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.843ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd19 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd19
    SLICE_X7Y49.D1       net (fanout=10)       1.327   M_state_q_FSM_FFd19
    SLICE_X7Y49.D        Tilo                  0.259   M_state_q_FSM_FFd31
                                                       M_state_q_M_myGame_wb11
    SLICE_X6Y43.A3       net (fanout=9)        1.082   M_state_q_M_myGame_wb1
    SLICE_X6Y43.A        Tilo                  0.235   myGame/M_muxA_out[1]
                                                       Mmux_M_myGame_asel31_SW1
    SLICE_X9Y50.A5       net (fanout=8)        1.187   N27
    SLICE_X9Y50.A        Tilo                  0.259   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out1011_1
    SLICE_X3Y47.A3       net (fanout=6)        1.215   myGame/Mmux_out1011
    SLICE_X3Y47.A        Tilo                  0.259   M_myRom_out[7]
                                                       myGame/muxA/Mmux_out141
    SLICE_X10Y47.DX      net (fanout=3)        2.025   myGame/M_muxA_out[7]
    SLICE_X10Y47.COUT    Tdxcy                 0.121   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X10Y48.CIN     net (fanout=1)        0.003   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X10Y48.BMUX    Tcinb                 0.277   myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       myGame/myalu/myAdd/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X11Y46.A4      net (fanout=2)        1.411   myGame/myalu/a[15]_b[15]_sub_2_OUT[9]
    SLICE_X11Y46.A       Tilo                  0.259   myGame/Mmux_c303
                                                       myGame/myalu/Mmux_c302
    SLICE_X11Y46.C2      net (fanout=3)        0.538   myGame/Mmux_c301
    SLICE_X11Y46.C       Tilo                  0.259   myGame/Mmux_c303
                                                       myGame/myalu/Mmux_c306
    SLICE_X7Y49.A4       net (fanout=1)        0.820   M_myGame_eq[9]
    SLICE_X7Y49.A        Tilo                  0.259   M_state_q_FSM_FFd31
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.B6       net (fanout=2)        0.150   M_myGame_eq[15]_GND_1_o_equal_82_o[15]
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     12.843ns (3.085ns logic, 9.758ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  7.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd55 (FF)
  Destination:          M_state_q_FSM_FFd31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.823ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.332 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd55 to M_state_q_FSM_FFd31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.DQ       Tcko                  0.430   M_state_q_FSM_FFd55
                                                       M_state_q_FSM_FFd55
    SLICE_X11Y52.B2      net (fanout=5)        1.971   M_state_q_FSM_FFd55
    SLICE_X11Y52.B       Tilo                  0.259   myGame/M_muxB_out[12]
                                                       M_state_q__n04754
    SLICE_X8Y52.A5       net (fanout=4)        0.470   M_state_q__n04753
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.D2       net (fanout=26)       1.131   myGame/Mmux_out10111
    SLICE_X9Y43.D        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3411
    SLICE_X9Y43.A3       net (fanout=2)        0.366   myGame/myalu/Sh341
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.C6       net (fanout=2)        0.834   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd31-In1
                                                       M_state_q_FSM_FFd31
    -------------------------------------------------  ---------------------------
    Total                                     12.823ns (2.856ns logic, 9.967ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  7.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd21 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.832ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.699 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd21 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.CQ      Tcko                  0.430   M_state_q_FSM_FFd21
                                                       M_state_q_FSM_FFd21
    SLICE_X12Y52.C2      net (fanout=9)        0.849   M_state_q_FSM_FFd21
    SLICE_X12Y52.C       Tilo                  0.255   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW1
    SLICE_X8Y52.A2       net (fanout=2)        1.378   N30
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.D2       net (fanout=26)       1.131   myGame/Mmux_out10111
    SLICE_X9Y43.D        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3411
    SLICE_X9Y43.A3       net (fanout=2)        0.366   myGame/myalu/Sh341
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     12.832ns (2.852ns logic, 9.980ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  7.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd19 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.812ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd19 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd19
    SLICE_X12Y52.C3      net (fanout=10)       1.171   M_state_q_FSM_FFd19
    SLICE_X12Y52.C       Tilo                  0.255   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW1
    SLICE_X8Y52.A2       net (fanout=2)        1.378   N30
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X6Y43.B2       net (fanout=4)        1.509   Mmux_M_myGame_asel3111
    SLICE_X6Y43.B        Tilo                  0.235   myGame/M_muxA_out[1]
                                                       myGame/muxA/Mmux_out81
    SLICE_X5Y45.D2       net (fanout=25)       1.241   myGame/M_muxA_out[1]
    SLICE_X5Y45.D        Tilo                  0.259   myGame/myalu/Sh42
                                                       myGame/myalu/Sh421
    SLICE_X9Y43.B6       net (fanout=3)        0.661   myGame/myalu/Sh42
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     12.812ns (2.669ns logic, 10.143ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  7.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13 (FF)
  Destination:          M_state_q_FSM_FFd30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.799ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.332 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13 to M_state_q_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y53.CQ      Tcko                  0.476   M_state_q_FSM_FFd15
                                                       M_state_q_FSM_FFd13
    SLICE_X12Y52.B1      net (fanout=7)        1.376   M_state_q_FSM_FFd13
    SLICE_X12Y52.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       M_state_q__n04755_SW0
    SLICE_X8Y52.A6       net (fanout=2)        0.773   N29
    SLICE_X8Y52.A        Tilo                  0.254   M_state_q__n04751
                                                       Mmux_M_myGame_asel3111_1
    SLICE_X4Y44.B1       net (fanout=4)        1.516   Mmux_M_myGame_asel3111
    SLICE_X4Y44.B        Tilo                  0.254   myGame/Sh2
                                                       myGame/muxA/Mmux_out1011_2
    SLICE_X9Y43.D2       net (fanout=26)       1.131   myGame/Mmux_out10111
    SLICE_X9Y43.D        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Sh3411
    SLICE_X9Y43.A3       net (fanout=2)        0.366   myGame/myalu/Sh341
    SLICE_X9Y43.A        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c168
    SLICE_X9Y43.B4       net (fanout=1)        0.557   myGame/myalu/Mmux_c167
    SLICE_X9Y43.B        Tilo                  0.259   myGame/myalu/Sh341
                                                       myGame/myalu/Mmux_c169
    SLICE_X8Y51.C2       net (fanout=3)        1.758   myGame/Mmux_c168
    SLICE_X8Y51.C        Tilo                  0.255   myGame/Mmux_c164
                                                       myGame/myalu/Mmux_c1610
    SLICE_X8Y44.D1       net (fanout=2)        1.364   M_myGame_eq[2]
    SLICE_X8Y44.D        Tilo                  0.254   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
                                                       M_myGame_eq[15]_GND_1_o_equal_82_o<15>2
    SLICE_X7Y49.B3       net (fanout=2)        1.061   M_myGame_eq[15]_GND_1_o_equal_82_o<15>1
    SLICE_X7Y49.CLK      Tas                   0.373   M_state_q_FSM_FFd31
                                                       M_state_q_FSM_FFd30-In1
                                                       M_state_q_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                     12.799ns (2.897ns logic, 9.902ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: d_IBUF/CLK0
  Logical resource: dd/M_last_q/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: l_IBUF/CLK0
  Logical resource: ld/M_last_q/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: o_IBUF/CLK0
  Logical resource: od/M_last_q/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: r_IBUF/CLK0
  Logical resource: rd/M_last_q/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: u_IBUF/CLK0
  Logical resource: ud/M_last_q/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: l1_IBUF/CLK0
  Logical resource: l1d/M_last_q/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: l2_IBUF/CLK0
  Logical resource: l2d/M_last_q/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: l3_IBUF/CLK0
  Logical resource: l3d/M_last_q/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg_q_1_1/CLK
  Logical resource: myGame/sequence/M_reg_q_1_1/CK
  Location pin: SLICE_X4Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd9/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_state_q_FSM_FFd9/SR
  Logical resource: M_state_q_FSM_FFd3/SR
  Location pin: SLICE_X8Y53.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd9/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd9/CLK
  Logical resource: M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_state_q_FSM_FFd9/SR
  Logical resource: M_state_q_FSM_FFd5/SR
  Location pin: SLICE_X8Y53.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd9/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd9/CLK
  Logical resource: M_state_q_FSM_FFd6/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_state_q_FSM_FFd9/SR
  Logical resource: M_state_q_FSM_FFd6/SR
  Location pin: SLICE_X8Y53.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd9/CLK
  Logical resource: M_state_q_FSM_FFd7/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd9/CLK
  Logical resource: M_state_q_FSM_FFd8/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_state_q_FSM_FFd9/SR
  Logical resource: M_state_q_FSM_FFd8/SR
  Location pin: SLICE_X8Y53.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd9/CLK
  Logical resource: M_state_q_FSM_FFd9/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd19/CLK
  Logical resource: M_state_q_FSM_FFd19/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd37/CLK
  Logical resource: M_state_q_FSM_FFd34/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd37/CLK
  Logical resource: M_state_q_FSM_FFd35/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd37/CLK
  Logical resource: M_state_q_FSM_FFd36/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd37/CLK
  Logical resource: M_state_q_FSM_FFd37/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd54-In2/CLK
  Logical resource: M_state_q_FSM_FFd46/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_state_q_FSM_FFd54-In2/SR
  Logical resource: M_state_q_FSM_FFd46/SR
  Location pin: SLICE_X8Y57.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd20/CLK
  Logical resource: M_state_q_FSM_FFd20/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.526|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 435074 paths, 0 nets, and 2309 connections

Design statistics:
   Minimum period:  13.526ns{1}   (Maximum frequency:  73.932MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 02 20:12:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



