============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Nov  3 15:44:01 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_11[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_11[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/ok_flag_n20 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_seg_4/clk_24m will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : 511 feed throughs used by 269 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  12.025745s wall, 11.750000s user + 0.265625s system = 12.015625s CPU (99.9%)

RUN-1004 : used memory is 860 MB, reserved memory is 896 MB, peak memory is 926 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  2.139338s wall, 2.140625s user + 0.015625s system = 2.156250s CPU (100.8%)

RUN-1004 : used memory is 959 MB, reserved memory is 994 MB, peak memory is 959 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.983118s wall, 2.984375s user + 0.015625s system = 3.000000s CPU (100.6%)

RUN-1004 : used memory is 895 MB, reserved memory is 934 MB, peak memory is 972 MB
RUN-1002 : start command "config_chipwatcher -sync 123.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 128 trigger nets, 128 data nets.
GUI-1001 : Import 123.cwc success!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.532792s wall, 0.296875s user + 0.281250s system = 0.578125s CPU (8.8%)

RUN-1004 : used memory is 916 MB, reserved memory is 951 MB, peak memory is 972 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.846561s wall, 0.453125s user + 0.328125s system = 0.781250s CPU (11.4%)

RUN-1004 : used memory is 916 MB, reserved memory is 951 MB, peak memory is 972 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111100000000000000000000000111111111111111111111000000000000000000000110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111111110000000000000000000000000000000010000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0011 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0011 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0012 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0012 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0013 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0013 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0018 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0018 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0019 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0019 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001A -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001A successfully.
SYN-2541 : Attrs-to-init for 15 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
SYN-2541 : Reading sub[7] auto_chipwatcher_0_logicbram_syn_71
SYN-2541 : Reading sub[8] auto_chipwatcher_0_logicbram_syn_81
SYN-2541 : Reading sub[9] auto_chipwatcher_0_logicbram_syn_91
SYN-2541 : Reading sub[10] auto_chipwatcher_0_logicbram_syn_101
SYN-2541 : Reading sub[11] auto_chipwatcher_0_logicbram_syn_111
SYN-2541 : Reading sub[12] auto_chipwatcher_0_logicbram_syn_121
SYN-2541 : Reading sub[13] auto_chipwatcher_0_logicbram_syn_131
SYN-2541 : Reading sub[14] auto_chipwatcher_0_logicbram_syn_141
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111100000000000000000000000111111111111111111111000000000000000000000110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111111110000000000000000000000000000000010000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111100000000000000000000000111111111111111111111000000000000000000000110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111111110000000000000000000000000000000010000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000000110
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0011 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0011 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0012 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0012 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0013 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0013 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0018 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0018 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0019 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0019 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001A -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001A successfully.
SYN-2541 : Attrs-to-init for 15 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
SYN-2541 : Reading sub[7] auto_chipwatcher_0_logicbram_syn_71
SYN-2541 : Reading sub[8] auto_chipwatcher_0_logicbram_syn_81
SYN-2541 : Reading sub[9] auto_chipwatcher_0_logicbram_syn_91
SYN-2541 : Reading sub[10] auto_chipwatcher_0_logicbram_syn_101
SYN-2541 : Reading sub[11] auto_chipwatcher_0_logicbram_syn_111
SYN-2541 : Reading sub[12] auto_chipwatcher_0_logicbram_syn_121
SYN-2541 : Reading sub[13] auto_chipwatcher_0_logicbram_syn_131
SYN-2541 : Reading sub[14] auto_chipwatcher_0_logicbram_syn_141
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111100000000000000000000000111111111111111111111000000000000000000000110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111111110000000000000000000000000000000010000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111100000000000000000000000111111111111111111111000000000000000000000110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111111110000000000000000000000000000000010000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000001100111
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0011 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0011 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0012 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0012 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0013 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0013 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0018 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0018 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0019 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0019 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001A -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001A successfully.
SYN-2541 : Attrs-to-init for 15 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
SYN-2541 : Reading sub[7] auto_chipwatcher_0_logicbram_syn_71
SYN-2541 : Reading sub[8] auto_chipwatcher_0_logicbram_syn_81
SYN-2541 : Reading sub[9] auto_chipwatcher_0_logicbram_syn_91
SYN-2541 : Reading sub[10] auto_chipwatcher_0_logicbram_syn_101
SYN-2541 : Reading sub[11] auto_chipwatcher_0_logicbram_syn_111
SYN-2541 : Reading sub[12] auto_chipwatcher_0_logicbram_syn_121
SYN-2541 : Reading sub[13] auto_chipwatcher_0_logicbram_syn_131
SYN-2541 : Reading sub[14] auto_chipwatcher_0_logicbram_syn_141
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111100000000000000000000000111111111111111111111000000000000000000000110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111111110000000000000000000000000000000010000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111100000000000000000000000111111111111111111111000000000000000000000110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111111110000000000000000000000000000000010000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001001
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0011 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0011 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0012 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0012 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0013 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0013 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0018 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0018 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0019 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0019 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001A -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001A successfully.
SYN-2541 : Attrs-to-init for 15 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
SYN-2541 : Reading sub[7] auto_chipwatcher_0_logicbram_syn_71
SYN-2541 : Reading sub[8] auto_chipwatcher_0_logicbram_syn_81
SYN-2541 : Reading sub[9] auto_chipwatcher_0_logicbram_syn_91
SYN-2541 : Reading sub[10] auto_chipwatcher_0_logicbram_syn_101
SYN-2541 : Reading sub[11] auto_chipwatcher_0_logicbram_syn_111
SYN-2541 : Reading sub[12] auto_chipwatcher_0_logicbram_syn_121
SYN-2541 : Reading sub[13] auto_chipwatcher_0_logicbram_syn_131
SYN-2541 : Reading sub[14] auto_chipwatcher_0_logicbram_syn_141
KIT-1004 : ChipWatcher: write ctrl reg value: 0110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111100000000000000000000000111111111111111111111000000000000000000000110111111111111111111111111111111110000000000000000000000000000000001101111111111111111111111110000000000000000000000000000000010000000000000000000
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-8007 ERROR: syntax error near 'wire' in RTL/image_process.v(266)
HDL-8007 ERROR: Verilog 2000 keyword 'wire' used in incorrect context in RTL/image_process.v(266)
HDL-8007 ERROR: syntax error near '.' in RTL/image_process.v(278)
HDL-1007 : undeclared symbol 'image_Aera', assumed default net type 'wire' in RTL/image_process.v(297)
HDL-1007 : undeclared symbol 'Hu_1', assumed default net type 'wire' in RTL/image_process.v(304)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(310)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(311)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(315)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-8007 ERROR: syntax error near 'wire' in RTL/image_process.v(266)
HDL-8007 ERROR: Verilog 2000 keyword 'wire' used in incorrect context in RTL/image_process.v(266)
HDL-1007 : undeclared symbol 'Hu_1', assumed default net type 'wire' in RTL/image_process.v(278)
HDL-1007 : undeclared symbol 'image_Aera', assumed default net type 'wire' in RTL/image_process.v(297)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(310)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(311)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(315)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-8001 ERROR: Can't write project file C:/Users/Administrator/Desktop/16_ov2640_sdram\ov2640_sdram.al.
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-1007 : undeclared symbol 'image_Aera', assumed default net type 'wire' in RTL/image_process.v(296)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(309)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(310)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(311)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(314)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-1007 : undeclared symbol 'image_Aera', assumed default net type 'wire' in RTL/image_process.v(296)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(309)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(310)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(311)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(315)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-1007 : undeclared symbol 'image_Aera', assumed default net type 'wire' in RTL/image_process.v(296)
HDL-8007 ERROR: syntax error near '.' in RTL/image_process.v(308)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(310)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(311)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(317)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-1007 : undeclared symbol 'image_Aera', assumed default net type 'wire' in RTL/image_process.v(296)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(310)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(311)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(317)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-1007 : undeclared symbol 'image_Aera', assumed default net type 'wire' in RTL/image_process.v(296)
HDL-1007 : undeclared symbol 'end_flag', assumed default net type 'wire' in RTL/image_process.v(298)
HDL-8007 ERROR: extra comma in port association list is not allowed in RTL/image_process.v(298)
HDL-7007 CRITICAL-WARNING: 'end_flag' is already implicitly declared on line 298 in RTL/image_process.v(301)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(310)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(311)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(317)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-1007 : undeclared symbol 'image_Aera', assumed default net type 'wire' in RTL/image_process.v(296)
HDL-1007 : undeclared symbol 'end_flag', assumed default net type 'wire' in RTL/image_process.v(298)
HDL-7007 CRITICAL-WARNING: 'end_flag' is already implicitly declared on line 298 in RTL/image_process.v(301)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(310)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(311)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(317)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: redeclaration of ANSI port 'end_flag' is not allowed in RTL/Perimeter_aera.v(59)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
