

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_19_1'
================================================================
* Date:           Thu Oct  2 22:20:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.868 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      772|      772|  3.088 us|  3.088 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |      770|      770|         4|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_local_2 = alloca i32 1" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:121]   --->   Operation 7 'alloca' 'sum_local_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:121]   --->   Operation 8 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.39ns)   --->   "%store_ln19 = store i10 0, i10 %i_2" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:121]   --->   Operation 25 'store' 'store_ln19' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln18 = store i32 0, i32 %sum_local_2" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:121]   --->   Operation 26 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = load i10 %i_2" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:121]   --->   Operation 28 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.71ns)   --->   "%add_ln19 = add i10 %i, i10 1" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:121]   --->   Operation 29 'add' 'add_ln19' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.60ns)   --->   "%icmp_ln19 = icmp_eq  i10 %i, i10 768" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:121]   --->   Operation 30 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.i.split, void %for.end.i.exitStub" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:121]   --->   Operation 31 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i10 %i" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:121]   --->   Operation 32 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln18_1 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:121]   --->   Operation 33 'partselect' 'lshr_ln18_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %lshr_ln18_1" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:121]   --->   Operation 34 'zext' 'zext_ln18' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%current_token_addr = getelementptr i32 %current_token, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 35 'getelementptr' 'current_token_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%current_token_19_addr = getelementptr i32 %current_token_19, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 36 'getelementptr' 'current_token_19_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%current_token_20_addr = getelementptr i32 %current_token_20, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 37 'getelementptr' 'current_token_20_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%current_token_21_addr = getelementptr i32 %current_token_21, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 38 'getelementptr' 'current_token_21_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%current_token_22_addr = getelementptr i32 %current_token_22, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 39 'getelementptr' 'current_token_22_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%current_token_23_addr = getelementptr i32 %current_token_23, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 40 'getelementptr' 'current_token_23_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%current_token_24_addr = getelementptr i32 %current_token_24, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 41 'getelementptr' 'current_token_24_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%current_token_25_addr = getelementptr i32 %current_token_25, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 42 'getelementptr' 'current_token_25_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%current_token_26_addr = getelementptr i32 %current_token_26, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 43 'getelementptr' 'current_token_26_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%current_token_27_addr = getelementptr i32 %current_token_27, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 44 'getelementptr' 'current_token_27_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_10_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_10, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 45 'getelementptr' 'p_ZZ11llama_layerE13current_token_10_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_11_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_11, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 46 'getelementptr' 'p_ZZ11llama_layerE13current_token_11_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_12_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_12, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 47 'getelementptr' 'p_ZZ11llama_layerE13current_token_12_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_13_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_13, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 48 'getelementptr' 'p_ZZ11llama_layerE13current_token_13_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_14_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_14, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 49 'getelementptr' 'p_ZZ11llama_layerE13current_token_14_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%llama_layer_current_token = getelementptr i32 %p_ZZ11llama_layerE13current_token_15, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 50 'getelementptr' 'llama_layer_current_token' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_load = muxlogic i6 %current_token_addr"   --->   Operation 51 'muxlogic' 'muxLogicRAMAddr_to_current_token_load' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 52 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_load = load i6 %current_token_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 52 'load' 'current_token_load' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 53 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_19_load = muxlogic i6 %current_token_19_addr"   --->   Operation 53 'muxlogic' 'muxLogicRAMAddr_to_current_token_19_load' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 54 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_19_load = load i6 %current_token_19_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 54 'load' 'current_token_19_load' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 55 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_20_load = muxlogic i6 %current_token_20_addr"   --->   Operation 55 'muxlogic' 'muxLogicRAMAddr_to_current_token_20_load' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 56 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_20_load = load i6 %current_token_20_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 56 'load' 'current_token_20_load' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 57 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_21_load = muxlogic i6 %current_token_21_addr"   --->   Operation 57 'muxlogic' 'muxLogicRAMAddr_to_current_token_21_load' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 58 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_21_load = load i6 %current_token_21_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 58 'load' 'current_token_21_load' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 59 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_22_load = muxlogic i6 %current_token_22_addr"   --->   Operation 59 'muxlogic' 'muxLogicRAMAddr_to_current_token_22_load' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 60 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_22_load = load i6 %current_token_22_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 60 'load' 'current_token_22_load' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 61 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_23_load = muxlogic i6 %current_token_23_addr"   --->   Operation 61 'muxlogic' 'muxLogicRAMAddr_to_current_token_23_load' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 62 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_23_load = load i6 %current_token_23_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 62 'load' 'current_token_23_load' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 63 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_24_load = muxlogic i6 %current_token_24_addr"   --->   Operation 63 'muxlogic' 'muxLogicRAMAddr_to_current_token_24_load' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 64 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_24_load = load i6 %current_token_24_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 64 'load' 'current_token_24_load' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 65 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_25_load = muxlogic i6 %current_token_25_addr"   --->   Operation 65 'muxlogic' 'muxLogicRAMAddr_to_current_token_25_load' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 66 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_25_load = load i6 %current_token_25_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 66 'load' 'current_token_25_load' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 67 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_26_load = muxlogic i6 %current_token_26_addr"   --->   Operation 67 'muxlogic' 'muxLogicRAMAddr_to_current_token_26_load' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 68 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_26_load = load i6 %current_token_26_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 68 'load' 'current_token_26_load' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 69 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_27_load = muxlogic i6 %current_token_27_addr"   --->   Operation 69 'muxlogic' 'muxLogicRAMAddr_to_current_token_27_load' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 70 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_27_load = load i6 %current_token_27_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 70 'load' 'current_token_27_load' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 71 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load = muxlogic i6 %p_ZZ11llama_layerE13current_token_10_addr"   --->   Operation 71 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 72 [2/2] (0.62ns) (share mux size 10)   --->   "%p_ZZ11llama_layerE13current_token_10_load = load i6 %p_ZZ11llama_layerE13current_token_10_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 72 'load' 'p_ZZ11llama_layerE13current_token_10_load' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 73 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_228 = muxlogic i6 %p_ZZ11llama_layerE13current_token_11_addr"   --->   Operation 73 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_228' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 74 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_228 = load i6 %p_ZZ11llama_layerE13current_token_11_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 74 'load' 'llama_layer_current_token_228' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 75 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_229 = muxlogic i6 %p_ZZ11llama_layerE13current_token_12_addr"   --->   Operation 75 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_229' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 76 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_229 = load i6 %p_ZZ11llama_layerE13current_token_12_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 76 'load' 'llama_layer_current_token_229' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 77 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_230 = muxlogic i6 %p_ZZ11llama_layerE13current_token_13_addr"   --->   Operation 77 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_230' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 78 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_230 = load i6 %p_ZZ11llama_layerE13current_token_13_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 78 'load' 'llama_layer_current_token_230' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 79 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_231 = muxlogic i6 %p_ZZ11llama_layerE13current_token_14_addr"   --->   Operation 79 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_231' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 80 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_231 = load i6 %p_ZZ11llama_layerE13current_token_14_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 80 'load' 'llama_layer_current_token_231' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 81 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_232 = muxlogic i6 %llama_layer_current_token"   --->   Operation 81 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_232' <Predicate = (!icmp_ln19)> <Delay = 0.70>
ST_1 : Operation 82 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_232 = load i6 %llama_layer_current_token" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 82 'load' 'llama_layer_current_token_232' <Predicate = (!icmp_ln19)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 83 [1/1] (0.60ns)   --->   "%icmp_ln21 = icmp_eq  i10 %add_ln19, i10 768" [kernel_RMS_Norm.cpp:21->llama_layer.cpp:121]   --->   Operation 83 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.39ns)   --->   "%store_ln19 = store i10 %add_ln19, i10 %i_2" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:121]   --->   Operation 84 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 85 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_load = load i6 %current_token_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 85 'load' 'current_token_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 86 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_19_load = load i6 %current_token_19_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 86 'load' 'current_token_19_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 87 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_20_load = load i6 %current_token_20_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 87 'load' 'current_token_20_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 88 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_21_load = load i6 %current_token_21_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 88 'load' 'current_token_21_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 89 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_22_load = load i6 %current_token_22_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 89 'load' 'current_token_22_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 90 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_23_load = load i6 %current_token_23_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 90 'load' 'current_token_23_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 91 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_24_load = load i6 %current_token_24_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 91 'load' 'current_token_24_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 92 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_25_load = load i6 %current_token_25_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 92 'load' 'current_token_25_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 93 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_26_load = load i6 %current_token_26_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 93 'load' 'current_token_26_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 94 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_27_load = load i6 %current_token_27_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 94 'load' 'current_token_27_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 95 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%p_ZZ11llama_layerE13current_token_10_load = load i6 %p_ZZ11llama_layerE13current_token_10_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 95 'load' 'p_ZZ11llama_layerE13current_token_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 96 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_228 = load i6 %p_ZZ11llama_layerE13current_token_11_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 96 'load' 'llama_layer_current_token_228' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 97 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_229 = load i6 %p_ZZ11llama_layerE13current_token_12_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 97 'load' 'llama_layer_current_token_229' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 98 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_230 = load i6 %p_ZZ11llama_layerE13current_token_13_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 98 'load' 'llama_layer_current_token_230' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 99 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_231 = load i6 %p_ZZ11llama_layerE13current_token_14_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 99 'load' 'llama_layer_current_token_231' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 100 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_232 = load i6 %llama_layer_current_token" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 100 'load' 'llama_layer_current_token_232' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 101 [1/1] (0.79ns)   --->   "%v = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %current_token_load, i4 1, i32 %current_token_19_load, i4 2, i32 %current_token_20_load, i4 3, i32 %current_token_21_load, i4 4, i32 %current_token_22_load, i4 5, i32 %current_token_23_load, i4 6, i32 %current_token_24_load, i4 7, i32 %current_token_25_load, i4 8, i32 %current_token_26_load, i4 9, i32 %current_token_27_load, i4 10, i32 %p_ZZ11llama_layerE13current_token_10_load, i4 11, i32 %llama_layer_current_token_228, i4 12, i32 %llama_layer_current_token_229, i4 13, i32 %llama_layer_current_token_230, i4 14, i32 %llama_layer_current_token_231, i4 15, i32 %llama_layer_current_token_232, i32 <undef>, i4 %trunc_ln19" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:121]   --->   Operation 101 'sparsemux' 'v' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.86>
ST_3 : Operation 102 [2/2] (2.86ns)   --->   "%sum_local = fmacc i32 @_ssdm_op_FMACC, i32 %v, i32 %v, i1 %icmp_ln21" [kernel_RMS_Norm.cpp:21->llama_layer.cpp:121]   --->   Operation 102 'fmacc' 'sum_local' <Predicate = true> <Delay = 2.86> <CoreInst = "FMac_primitivedsp">   --->   Core 12 'FMac_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmacc'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sum_local_2_load = load i32 %sum_local_2"   --->   Operation 109 'load' 'sum_local_2_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_local_2_out, i32 %sum_local_2_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.28>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_107" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:121]   --->   Operation 103 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:121]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_72" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:121]   --->   Operation 105 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (0.28ns)   --->   "%sum_local = fmacc i32 @_ssdm_op_FMACC, i32 %v, i32 %v, i1 %icmp_ln21" [kernel_RMS_Norm.cpp:21->llama_layer.cpp:121]   --->   Operation 106 'fmacc' 'sum_local' <Predicate = true> <Delay = 0.28> <CoreInst = "FMac_primitivedsp">   --->   Core 12 'FMac_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmacc'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln18 = store i32 %sum_local, i32 %sum_local_2" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:121]   --->   Operation 107 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.i" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:121]   --->   Operation 108 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.333ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln19', kernel_RMS_Norm.cpp:19->llama_layer.cpp:121) of constant 0 on local variable 'i', kernel_RMS_Norm.cpp:19->llama_layer.cpp:121 [36]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_RMS_Norm.cpp:19->llama_layer.cpp:121) on local variable 'i', kernel_RMS_Norm.cpp:19->llama_layer.cpp:121 [40]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln19', kernel_RMS_Norm.cpp:19->llama_layer.cpp:121) [42]  (0.607 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_current_token_load') [67]  (0.705 ns)
	'load' operation 32 bit ('current_token_load', kernel_RMS_Norm.cpp:20->llama_layer.cpp:121) on array 'current_token' [68]  (0.628 ns)

 <State 2>: 1.673ns
The critical path consists of the following:
	'load' operation 32 bit ('current_token_load', kernel_RMS_Norm.cpp:20->llama_layer.cpp:121) on array 'current_token' [68]  (0.883 ns)
	'sparsemux' operation 32 bit ('v', kernel_RMS_Norm.cpp:20->llama_layer.cpp:121) [99]  (0.790 ns)

 <State 3>: 2.868ns
The critical path consists of the following:
	'fmacc' operation 32 bit ('sum_local', kernel_RMS_Norm.cpp:21->llama_layer.cpp:121) [101]  (2.868 ns)

 <State 4>: 0.705ns
The critical path consists of the following:
	'fmacc' operation 32 bit ('sum_local', kernel_RMS_Norm.cpp:21->llama_layer.cpp:121) [101]  (0.284 ns)
	'store' operation 0 bit ('store_ln18', kernel_RMS_Norm.cpp:18->llama_layer.cpp:121) of variable 'sum_local', kernel_RMS_Norm.cpp:21->llama_layer.cpp:121 on local variable 'sum_local', kernel_RMS_Norm.cpp:18->llama_layer.cpp:121 [103]  (0.421 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
