0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.sim/sim_1/behav/xsim/glbl.v,1742729740,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_asd_4.v,1742925094,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_fa_1.v,,tb_asd_4,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_fa_1.v,1742909678,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_fs_1.v,,tb_fa_1,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_fs_1.v,1742922307,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_ha_1.v,,tb_fs_1,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_ha_1.v,1742914056,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_hs_1.v,,tb_ha_1,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_hs_1.v,1742921559,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_rca_16.v,,tb_hs_1,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_rac_4.v,1742912324,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/asd_4.v,,,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_rca_16.v,1742914918,verilog,,,,tb_rca_16,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/asd_4.v,1742926803,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/fa_1.v,,asd_4,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/fa_1.v,1742910228,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/ha_1.v,,fa_1,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/fs_1.v,1742922242,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/ha_1.v,,fs_1,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/ha_1.v,1742910038,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_asd_4.v,,ha_1,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/hs_1.v,1742921587,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/rac_4.v,,hs_1,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/rac_4.v,1742911090,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/rca_16.v,,rac_4,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/rca_16.v,1742918858,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_asd_4.v,,rca_16,,,,,,,,
