Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec  3 09:39:23 2019
| Host         : amer-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
| Design       : fpga_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              93 |           43 |
| No           | No                    | Yes                    |             303 |           86 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             101 |           30 |
| Yes          | Yes                   | No                     |              31 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------+----------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                 Enable Signal                |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+------------------------------------------------+----------------------------------------------+----------------------------------------------------+------------------+----------------+
|  clk_5KHz_BUFG                                 | system/MIPS/M_Stage_Reg/we_dmM_reg_1[0]      | bd_rst/rst                                         |                1 |              4 |
|  system/fact/fact/control/load_cnt_reg_i_1_n_1 |                                              |                                                    |                2 |              8 |
|  clk_5KHz_BUFG                                 |                                              | bd_rst/rst                                         |                7 |             13 |
|  clk_5KHz_BUFG                                 | system/fact/fact/control/load_reg            | system/fact/fact/dataP/product_reg/out[31]_i_1_n_1 |               11 |             31 |
|  clk_5KHz_BUFG                                 | system/fact/fact/control/E[0]                | bd_rst/rst                                         |                9 |             32 |
|  clk_5KHz_BUFG                                 | system/MIPS/M_Stage_Reg/we_dmM_reg_0         |                                                    |                8 |             32 |
|  clk_5KHz_BUFG                                 | system/MIPS/M_Stage_Reg/addressM_reg[8]_1[0] | bd_rst/rst                                         |                9 |             32 |
|  n_0_403_BUFG                                  |                                              |                                                    |               27 |             32 |
|  clk_5KHz_BUFG                                 | system/MIPS/M_Stage_Reg/addressM_reg[8]_0[0] | bd_rst/rst                                         |               11 |             33 |
|  clk100MHz_IBUF_BUFG                           |                                              | button_rst_IBUF                                    |               10 |             33 |
|  clk_5KHz_BUFG                                 |                                              |                                                    |               14 |             53 |
|  clk_5KHz_BUFG                                 | system/MIPS/W_Stage_Reg/we_regW_reg_0        |                                                    |               12 |             96 |
| ~clk_5KHz_BUFG                                 |                                              | bd_rst/rst                                         |               79 |            290 |
+------------------------------------------------+----------------------------------------------+----------------------------------------------------+------------------+----------------+


