// Seed: 296073622
module module_0;
  reg id_2;
  always @(1'b0) id_1 = id_1;
  always @(1 or posedge 1'b0) begin
    if (id_2 - 1'h0) begin
      if (id_2) begin
        if ("" - id_1) id_2 <= id_1;
        else begin
          $display(1'd0, id_1 > 1, id_2, id_1, 1);
          id_2 = 1 == 1;
        end
      end
      id_1 <= 1 && 1;
    end
  end
  wire id_3;
endmodule
module module_0 (
    input  supply0 module_1,
    output supply0 id_1
);
  id_3(
      .id_0(1'd0), .id_1(1), .id_2(1 == id_4), .id_3(1)
  ); module_0();
endmodule
