# 8-Bit-Booth-Multiplier-cadence-Virtuoso
•	Designed 8-Bit Multiplier using Booth's Algorithm: (Prof. Kaushik Saha)	(August,2023)
 
-Technology used is 65nm UMC (United Microelectronics Corporation) in Cadence Virtuoso.
- Conducted comprehensive design verification, including DRC, LVS, PEX analysis and 9-Corner Simulations (tt,ff,ss) at temperatures of 27°C, -40°C, and 140°C, demonstrating robust performance across varying conditions.
