input A
input B
logic t 0
output Z

nand A B t
module n not A t Z Z endmodule
