[
  {
    "title": "FTL algorithms for NAND-type flash memories",
    "url": "https://link.springer.com/article/10.1007/s10617-011-9071-9"
  },
  {
    "title": "Enhancing IP cores specifications using hierarchical composition and set theory",
    "url": "https://link.springer.com/article/10.1007/s10617-011-9076-4"
  },
  {
    "title": "FPGA automatic re-synchronisation for pipelined, floating point control systems applications",
    "url": "https://link.springer.com/article/10.1007/s10617-011-9077-3"
  },
  {
    "title": "HVD: horizontal-vertical-diagonal error detecting and correcting code to protect against with soft errors",
    "url": "https://link.springer.com/article/10.1007/s10617-011-9078-2"
  },
  {
    "title": "A retargetable framework for compiler/architecture co-development",
    "url": "https://link.springer.com/article/10.1007/s10617-011-9080-8"
  }
]