#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Apr  2 22:29:38 2025
# Process ID: 25192
# Current directory: E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.runs/synth_1
# Command line: vivado.exe -log cpu_top_soc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_top_soc.tcl
# Log file: E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.runs/synth_1/cpu_top_soc.vds
# Journal file: E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.runs/synth_1\vivado.jou
# Running On: DESKTOP-0D9DK5P, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 12, Host memory: 33854 MB
#-----------------------------------------------------------
source cpu_top_soc.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 436.910 ; gain = 162.949
Command: read_checkpoint -auto_incremental -incremental E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.srcs/utils_1/imports/synth_1/cpu_top_soc.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.srcs/utils_1/imports/synth_1/cpu_top_soc.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top cpu_top_soc -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1320.230 ; gain = 409.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top_soc' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/pc_reg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/pc_reg.v:2]
INFO: [Synth 8-6157] synthesizing module 'iF' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'iF' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if.v:2]
INFO: [Synth 8-6157] synthesizing module 'if_id' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if_id.v:4]
INFO: [Synth 8-6157] synthesizing module 'dff_set_hold' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set_hold' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if_id.v:4]
INFO: [Synth 8-6157] synthesizing module 'id' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v:3]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v:69]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v:97]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v:3]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id_ex.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set_hold__parameterized0' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set_hold__parameterized0' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set_hold__parameterized1' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set_hold__parameterized1' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set_hold__parameterized2' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set_hold__parameterized2' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.v:2]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id_ex.v:2]
INFO: [Synth 8-6157] synthesizing module 'ex' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.v:3]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.v:101]
INFO: [Synth 8-226] default block is never used [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.v:159]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.v:3]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_set' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v:2]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set__parameterized0' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v:2]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set__parameterized0' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_set__parameterized1' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v:2]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff_set__parameterized1' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex_mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem_wb.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/writeback/wb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'wb' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/writeback/wb.v:2]
INFO: [Synth 8-6157] synthesizing module 'control' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/control.v:1]
INFO: [Synth 8-6157] synthesizing module 'regs' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/regs.v:2]
INFO: [Synth 8-6155] done synthesizing module 'regs' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/regs.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'ram' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/RAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/RAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi4_lite' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/bus/axi4_lite.v:1]
	Parameter NUM_SLAVES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi4_lite' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/bus/axi4_lite.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/UART.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/UART.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top_soc' (0#1) [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.sv:1]
WARNING: [Synth 8-3848] Net m_awaddr in module/entity cpu_top does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:15]
WARNING: [Synth 8-3848] Net m_awprot in module/entity cpu_top does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:16]
WARNING: [Synth 8-3848] Net m_awvalid in module/entity cpu_top does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:17]
WARNING: [Synth 8-3848] Net m_wdata in module/entity cpu_top does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:19]
WARNING: [Synth 8-3848] Net m_wstrb in module/entity cpu_top does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:20]
WARNING: [Synth 8-3848] Net m_wvalid in module/entity cpu_top does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:21]
WARNING: [Synth 8-3848] Net m_bready in module/entity cpu_top does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:25]
WARNING: [Synth 8-3848] Net m_araddr in module/entity cpu_top does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:26]
WARNING: [Synth 8-3848] Net m_arprot in module/entity cpu_top does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:27]
WARNING: [Synth 8-3848] Net m_arvalid in module/entity cpu_top does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:28]
WARNING: [Synth 8-3848] Net m_rready in module/entity cpu_top does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v:33]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
WARNING: [Synth 8-3848] Net ROM in module/entity rom does not have driver. [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v:6]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-7137] Register baud_div_reg in module uart has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/UART.v:156]
WARNING: [Synth 8-7129] Port s_awaddr[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[24] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[23] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[22] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[21] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[20] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[19] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[18] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[17] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[16] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[15] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[14] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[13] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[12] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[11] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[10] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[9] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[8] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[7] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[6] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[5] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[4] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[1] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awaddr[0] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awprot[2] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awprot[1] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_awprot[0] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[24] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[23] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[22] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[21] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[20] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[19] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[18] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[17] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wdata[16] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wstrb[3] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wstrb[2] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wstrb[1] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_wstrb[0] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[24] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[23] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[22] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[21] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[20] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[19] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[18] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[17] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[16] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[15] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[14] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[13] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[12] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[11] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[10] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[9] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[8] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[7] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[6] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[5] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[4] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[1] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_araddr[0] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arprot[2] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arprot[1] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arprot[0] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[19] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[18] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[17] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[16] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[15] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awaddr[31] in module cpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awaddr[30] in module cpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awaddr[29] in module cpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awaddr[28] in module cpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awaddr[27] in module cpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awaddr[26] in module cpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awaddr[25] in module cpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awaddr[24] in module cpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awaddr[23] in module cpu_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.367 ; gain = 1389.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2300.367 ; gain = 1389.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2300.367 ; gain = 1389.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2355.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.srcs/constrs_1/new/cpu_top_soc.xdc]
Finished Parsing XDC File [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.srcs/constrs_1/new/cpu_top_soc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3734.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 3734.066 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:11 . Memory (MB): peak = 3734.066 ; gain = 2823.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:11 . Memory (MB): peak = 3734.066 ; gain = 2823.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:11 . Memory (MB): peak = 3734.066 ; gain = 2823.559
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_o_reg' [E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v:148]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:11:21 ; elapsed = 00:11:42 . Memory (MB): peak = 3734.066 ; gain = 2823.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2093  
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   7 Input 65536 Bit        Muxes := 1     
	   2 Input 65536 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 16451 
	   4 Input   32 Bit        Muxes := 3     
	   7 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 14    
	  10 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	  10 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 53    
	  10 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "u_id/mem_data_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_id/mem_data_o" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_uart/tx_data_reg[7]' (FDCE) to 'u_uart/tx_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_uart/tx_data_reg[6]' (FDCE) to 'u_uart/tx_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_uart/tx_data_reg[5]' (FDCE) to 'u_uart/tx_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_uart/tx_data_reg[4]' (FDCE) to 'u_uart/tx_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_uart/tx_data_reg[3]' (FDCE) to 'u_uart/tx_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_uart/tx_data_reg[2]' (FDCE) to 'u_uart/tx_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_uart/tx_data_reg[1]' (FDCE) to 'u_uart/tx_data_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_uart/tx_data_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_axi4_lite/awvalid_r_reg[0]' (FDC) to 'u_axi4_lite/wvalid_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[15]' (FDE) to 'u_uart/baud_div_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[0]' (FDE) to 'u_uart/baud_div_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[1]' (FDE) to 'u_uart/baud_div_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[2]' (FDE) to 'u_uart/baud_div_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[3]' (FDE) to 'u_uart/baud_div_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[4]' (FDE) to 'u_uart/baud_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[5]' (FDE) to 'u_uart/baud_div_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[6]' (FDE) to 'u_uart/baud_div_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[7]' (FDE) to 'u_uart/baud_div_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[8]' (FDE) to 'u_uart/baud_div_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[10]' (FDE) to 'u_uart/baud_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[11]' (FDE) to 'u_uart/baud_div_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[12]' (FDE) to 'u_uart/baud_div_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_uart/baud_div_reg[13]' (FDE) to 'u_uart/baud_div_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_uart/baud_div_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_uart/tx_start_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi4_lite/wvalid_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'led_reg[0]' (FDCE) to 'led_reg[3]'
INFO: [Synth 8-3886] merging instance 'led_reg[1]' (FDCE) to 'led_reg[3]'
INFO: [Synth 8-3886] merging instance 'led_reg[2]' (FDCE) to 'led_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu_top/u_regs/\regs_reg[0][30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:24:06 ; elapsed = 00:25:16 . Memory (MB): peak = 3986.699 ; gain = 3076.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:24:39 ; elapsed = 00:25:50 . Memory (MB): peak = 3986.699 ; gain = 3076.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/u_cpu_top/\u_id/mem_data_o_reg[7]  is always disabled
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[31]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[30]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[29]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[28]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[27]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[26]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[25]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[24]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[23]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[22]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[21]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[20]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[19]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[18]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[17]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[16]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[15]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[14]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[13]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[12]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[11]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[10]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[9]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[8]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[7]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[6]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[5]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[4]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[3]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[2]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[1]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (u_id/mem_data_o_reg[0]) is unused and will be removed from module cpu_top.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:25:06 ; elapsed = 00:26:18 . Memory (MB): peak = 4221.582 ; gain = 3311.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:25:06 ; elapsed = 00:26:18 . Memory (MB): peak = 4221.582 ; gain = 3311.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:25:09 ; elapsed = 00:26:21 . Memory (MB): peak = 4221.582 ; gain = 3311.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:25:09 ; elapsed = 00:26:21 . Memory (MB): peak = 4221.582 ; gain = 3311.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:25:09 ; elapsed = 00:26:21 . Memory (MB): peak = 4221.582 ; gain = 3311.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:25:09 ; elapsed = 00:26:21 . Memory (MB): peak = 4221.582 ; gain = 3311.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:25:09 ; elapsed = 00:26:21 . Memory (MB): peak = 4221.582 ; gain = 3311.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:25:09 ; elapsed = 00:26:21 . Memory (MB): peak = 4221.582 ; gain = 3311.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |    20|
|5     |LUT3   |    12|
|6     |LUT4   |     3|
|7     |LUT5   |     2|
|8     |FDCE   |    31|
|9     |FDPE   |     1|
|10    |FDRE   |     1|
|11    |IBUF   |     2|
|12    |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:25:09 ; elapsed = 00:26:21 . Memory (MB): peak = 4221.582 ; gain = 3311.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 166 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:24:02 ; elapsed = 00:25:45 . Memory (MB): peak = 4221.582 ; gain = 1877.375
Synthesis Optimization Complete : Time (s): cpu = 00:25:09 ; elapsed = 00:26:22 . Memory (MB): peak = 4221.582 ; gain = 3311.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4221.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4221.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 35a85f3e
INFO: [Common 17-83] Releasing license: Synthesis
141 Infos, 273 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:25:15 ; elapsed = 00:26:29 . Memory (MB): peak = 4221.582 ; gain = 3759.777
INFO: [Common 17-1381] The checkpoint 'E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.runs/synth_1/cpu_top_soc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_top_soc_utilization_synth.rpt -pb cpu_top_soc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  2 22:56:14 2025...
