
SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f58  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000748  08009138  08009138  0000a138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009880  08009880  0000b080  2**0
                  CONTENTS
  4 .ARM          00000008  08009880  08009880  0000a880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009888  08009888  0000b080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009888  08009888  0000a888  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800988c  0800988c  0000a88c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08009890  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d10  20000080  08009910  0000b080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d90  08009910  0000bd90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001429a  00000000  00000000  0000b0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030b4  00000000  00000000  0001f34a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  00022400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cfb  00000000  00000000  000234f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000204fd  00000000  00000000  000241eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000178bc  00000000  00000000  000446e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bcae4  00000000  00000000  0005bfa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118a88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c50  00000000  00000000  00118acc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0011d71c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000080 	.word	0x20000080
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009120 	.word	0x08009120

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000084 	.word	0x20000084
 800021c:	08009120 	.word	0x08009120

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005bc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005c0:	f003 0301 	and.w	r3, r3, #1
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d013      	beq.n	80005f0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005c8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005cc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005d0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d00b      	beq.n	80005f0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005d8:	e000      	b.n	80005dc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005da:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005dc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d0f9      	beq.n	80005da <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005e6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ea:	687a      	ldr	r2, [r7, #4]
 80005ec:	b2d2      	uxtb	r2, r2
 80005ee:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005f0:	687b      	ldr	r3, [r7, #4]
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr

080005fe <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 80005fe:	b580      	push	{r7, lr}
 8000600:	b086      	sub	sp, #24
 8000602:	af00      	add	r7, sp, #0
 8000604:	60f8      	str	r0, [r7, #12]
 8000606:	60b9      	str	r1, [r7, #8]
 8000608:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800060a:	2300      	movs	r3, #0
 800060c:	617b      	str	r3, [r7, #20]
 800060e:	e009      	b.n	8000624 <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	1c5a      	adds	r2, r3, #1
 8000614:	60ba      	str	r2, [r7, #8]
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	4618      	mov	r0, r3
 800061a:	f7ff ffc9 	bl	80005b0 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	3301      	adds	r3, #1
 8000622:	617b      	str	r3, [r7, #20]
 8000624:	697a      	ldr	r2, [r7, #20]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	429a      	cmp	r2, r3
 800062a:	dbf1      	blt.n	8000610 <_write+0x12>
		}
		return len;
 800062c:	687b      	ldr	r3, [r7, #4]
	}
 800062e:	4618      	mov	r0, r3
 8000630:	3718      	adds	r7, #24
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
	...

08000638 <ls>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void ls() {
 8000638:	b5b0      	push	{r4, r5, r7, lr}
 800063a:	b0de      	sub	sp, #376	@ 0x178
 800063c:	af04      	add	r7, sp, #16

    FRESULT res;
    DIR dir;
    char *path;

    path = ""; // where you want to list
 800063e:	4b5a      	ldr	r3, [pc, #360]	@ (80007a8 <ls+0x170>)
 8000640:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164

    res = f_opendir(&dir, path);
 8000644:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000648:	f8d7 1164 	ldr.w	r1, [r7, #356]	@ 0x164
 800064c:	4618      	mov	r0, r3
 800064e:	f007 fb51 	bl	8007cf4 <f_opendir>
 8000652:	4603      	mov	r3, r0
 8000654:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163

    if (res == FR_OK) {
 8000658:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800065c:	2b00      	cmp	r3, #0
 800065e:	d158      	bne.n	8000712 <ls+0xda>
        while (1) {
            FILINFO fno;
            res = f_readdir(&dir, &fno);
 8000660:	463a      	mov	r2, r7
 8000662:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000666:	4611      	mov	r1, r2
 8000668:	4618      	mov	r0, r3
 800066a:	f007 fbb6 	bl	8007dda <f_readdir>
 800066e:	4603      	mov	r3, r0
 8000670:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
            if ((res != FR_OK) || (fno.fname[0] == 0)) {
 8000674:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8000678:	2b00      	cmp	r3, #0
 800067a:	d14a      	bne.n	8000712 <ls+0xda>
 800067c:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8000680:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8000684:	7d9b      	ldrb	r3, [r3, #22]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d043      	beq.n	8000712 <ls+0xda>
                break;
            }

            printf("%c%c%c%c %12d %s/%s\r\n",
                    ((fno.fattrib & AM_DIR) ? 'D' : '-'),
 800068a:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800068e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8000692:	7a1b      	ldrb	r3, [r3, #8]
 8000694:	f003 0310 	and.w	r3, r3, #16
            printf("%c%c%c%c %12d %s/%s\r\n",
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <ls+0x68>
 800069c:	2044      	movs	r0, #68	@ 0x44
 800069e:	e000      	b.n	80006a2 <ls+0x6a>
 80006a0:	202d      	movs	r0, #45	@ 0x2d
                    ((fno.fattrib & AM_RDO) ? 'R' : '-'),
 80006a2:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80006a6:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80006aa:	7a1b      	ldrb	r3, [r3, #8]
 80006ac:	f003 0301 	and.w	r3, r3, #1
            printf("%c%c%c%c %12d %s/%s\r\n",
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <ls+0x80>
 80006b4:	2452      	movs	r4, #82	@ 0x52
 80006b6:	e000      	b.n	80006ba <ls+0x82>
 80006b8:	242d      	movs	r4, #45	@ 0x2d
                    ((fno.fattrib & AM_SYS) ? 'S' : '-'),
 80006ba:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80006be:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80006c2:	7a1b      	ldrb	r3, [r3, #8]
 80006c4:	f003 0304 	and.w	r3, r3, #4
            printf("%c%c%c%c %12d %s/%s\r\n",
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <ls+0x98>
 80006cc:	2553      	movs	r5, #83	@ 0x53
 80006ce:	e000      	b.n	80006d2 <ls+0x9a>
 80006d0:	252d      	movs	r5, #45	@ 0x2d
                    ((fno.fattrib & AM_HID) ? 'H' : '-'),
 80006d2:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80006d6:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80006da:	7a1b      	ldrb	r3, [r3, #8]
 80006dc:	f003 0302 	and.w	r3, r3, #2
            printf("%c%c%c%c %12d %s/%s\r\n",
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <ls+0xb0>
 80006e4:	2348      	movs	r3, #72	@ 0x48
 80006e6:	e000      	b.n	80006ea <ls+0xb2>
 80006e8:	232d      	movs	r3, #45	@ 0x2d
                    (unsigned int) fno.fsize, path, fno.fname);
 80006ea:	f507 72b4 	add.w	r2, r7, #360	@ 0x168
 80006ee:	f5a2 72b4 	sub.w	r2, r2, #360	@ 0x168
 80006f2:	6812      	ldr	r2, [r2, #0]
            printf("%c%c%c%c %12d %s/%s\r\n",
 80006f4:	4639      	mov	r1, r7
 80006f6:	3116      	adds	r1, #22
 80006f8:	9103      	str	r1, [sp, #12]
 80006fa:	f8d7 1164 	ldr.w	r1, [r7, #356]	@ 0x164
 80006fe:	9102      	str	r1, [sp, #8]
 8000700:	9201      	str	r2, [sp, #4]
 8000702:	9300      	str	r3, [sp, #0]
 8000704:	462b      	mov	r3, r5
 8000706:	4622      	mov	r2, r4
 8000708:	4601      	mov	r1, r0
 800070a:	4828      	ldr	r0, [pc, #160]	@ (80007ac <ls+0x174>)
 800070c:	f007 fe3c 	bl	8008388 <iprintf>
        while (1) {
 8000710:	e7a6      	b.n	8000660 <ls+0x28>
        }
    }

    uint32_t freeClust;
    FATFS *fs_ptr; // = &USERFatFs;
    res = f_getfree("", &freeClust, &fs_ptr); // Warning! This fills fs.n_fatent and fs.csize!
 8000712:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8000716:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800071a:	4619      	mov	r1, r3
 800071c:	4822      	ldr	r0, [pc, #136]	@ (80007a8 <ls+0x170>)
 800071e:	f007 fb99 	bl	8007e54 <f_getfree>
 8000722:	4603      	mov	r3, r0
 8000724:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
    if (res == FR_OK) {
 8000728:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800072c:	2b00      	cmp	r3, #0
 800072e:	d130      	bne.n	8000792 <ls+0x15a>
        uint32_t totalBlocks = (fs_ptr->n_fatent - 2) * fs_ptr->csize;
 8000730:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000734:	699b      	ldr	r3, [r3, #24]
 8000736:	3b02      	subs	r3, #2
 8000738:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800073c:	8952      	ldrh	r2, [r2, #10]
 800073e:	fb02 f303 	mul.w	r3, r2, r3
 8000742:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        uint32_t freeBlocks = freeClust * fs_ptr->csize;
 8000746:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800074a:	895b      	ldrh	r3, [r3, #10]
 800074c:	461a      	mov	r2, r3
 800074e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000752:	fb02 f303 	mul.w	r3, r2, r3
 8000756:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
        printf("\r\n");
 800075a:	4815      	ldr	r0, [pc, #84]	@ (80007b0 <ls+0x178>)
 800075c:	f007 fe7c 	bl	8008458 <puts>
        printf("Total blocks: %lu (%lu Mb)\r\n", totalBlocks, totalBlocks / 2000);
 8000760:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8000764:	4a13      	ldr	r2, [pc, #76]	@ (80007b4 <ls+0x17c>)
 8000766:	fba2 2303 	umull	r2, r3, r2, r3
 800076a:	09db      	lsrs	r3, r3, #7
 800076c:	461a      	mov	r2, r3
 800076e:	f8d7 115c 	ldr.w	r1, [r7, #348]	@ 0x15c
 8000772:	4811      	ldr	r0, [pc, #68]	@ (80007b8 <ls+0x180>)
 8000774:	f007 fe08 	bl	8008388 <iprintf>
        printf("Free blocks: %lu (%lu Mb)\r\n", freeBlocks, freeBlocks / 2000);
 8000778:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800077c:	4a0d      	ldr	r2, [pc, #52]	@ (80007b4 <ls+0x17c>)
 800077e:	fba2 2303 	umull	r2, r3, r2, r3
 8000782:	09db      	lsrs	r3, r3, #7
 8000784:	461a      	mov	r2, r3
 8000786:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800078a:	480c      	ldr	r0, [pc, #48]	@ (80007bc <ls+0x184>)
 800078c:	f007 fdfc 	bl	8008388 <iprintf>

    } else {
        printf("f_getfree() failed, res = %d\r\n", res);
    }

}
 8000790:	e005      	b.n	800079e <ls+0x166>
        printf("f_getfree() failed, res = %d\r\n", res);
 8000792:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8000796:	4619      	mov	r1, r3
 8000798:	4809      	ldr	r0, [pc, #36]	@ (80007c0 <ls+0x188>)
 800079a:	f007 fdf5 	bl	8008388 <iprintf>
}
 800079e:	bf00      	nop
 80007a0:	f507 77b4 	add.w	r7, r7, #360	@ 0x168
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bdb0      	pop	{r4, r5, r7, pc}
 80007a8:	08009138 	.word	0x08009138
 80007ac:	0800913c 	.word	0x0800913c
 80007b0:	08009154 	.word	0x08009154
 80007b4:	10624dd3 	.word	0x10624dd3
 80007b8:	08009158 	.word	0x08009158
 80007bc:	08009178 	.word	0x08009178
 80007c0:	08009194 	.word	0x08009194

080007c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007c4:	b5b0      	push	{r4, r5, r7, lr}
 80007c6:	b09a      	sub	sp, #104	@ 0x68
 80007c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ca:	f000 fc78 	bl	80010be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ce:	f000 f943 	bl	8000a58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007d2:	f000 fa15 	bl	8000c00 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80007d6:	f000 f9c7 	bl	8000b68 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80007da:	f000 f987 	bl	8000aec <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80007de:	f003 fcd9 	bl	8004194 <MX_FATFS_Init>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <main+0x28>
    Error_Handler();
 80007e8:	f000 fa82 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */

  printf("\r\nStarting...\r\n");
 80007ec:	4880      	ldr	r0, [pc, #512]	@ (80009f0 <main+0x22c>)
 80007ee:	f007 fe33 	bl	8008458 <puts>
  HAL_Delay(500); // Need delay to SD Card get ready
 80007f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007f6:	f000 fcd3 	bl	80011a0 <HAL_Delay>

  printf("Mounting..\r\n");
 80007fa:	487e      	ldr	r0, [pc, #504]	@ (80009f4 <main+0x230>)
 80007fc:	f007 fe2c 	bl	8008458 <puts>
  if (f_mount(&USERFatFs, "", 0) != FR_OK) {
 8000800:	2200      	movs	r2, #0
 8000802:	497d      	ldr	r1, [pc, #500]	@ (80009f8 <main+0x234>)
 8000804:	487d      	ldr	r0, [pc, #500]	@ (80009fc <main+0x238>)
 8000806:	f006 fd19 	bl	800723c <f_mount>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d005      	beq.n	800081c <main+0x58>
      printf("Unable to mount disk\r\n");
 8000810:	487b      	ldr	r0, [pc, #492]	@ (8000a00 <main+0x23c>)
 8000812:	f007 fe21 	bl	8008458 <puts>
      Error_Handler();
 8000816:	f000 fa6b 	bl	8000cf0 <Error_Handler>
 800081a:	e002      	b.n	8000822 <main+0x5e>
  } else {
	  printf("Disk mounted\r\n");
 800081c:	4879      	ldr	r0, [pc, #484]	@ (8000a04 <main+0x240>)
 800081e:	f007 fe1b 	bl	8008458 <puts>


  ////////////////
  // Write To File
  ////////////////
  printf("\r\n\r\n Write to file\r\n\r\n");
 8000822:	4879      	ldr	r0, [pc, #484]	@ (8000a08 <main+0x244>)
 8000824:	f007 fe18 	bl	8008458 <puts>

  const char filename[] = "newfile.txt";
 8000828:	4a78      	ldr	r2, [pc, #480]	@ (8000a0c <main+0x248>)
 800082a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800082e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000830:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  const char write_buf[] = "This is a text is written in New File!";
 8000834:	4b76      	ldr	r3, [pc, #472]	@ (8000a10 <main+0x24c>)
 8000836:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800083a:	461d      	mov	r5, r3
 800083c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800083e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000840:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000842:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000844:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000848:	6020      	str	r0, [r4, #0]
 800084a:	3404      	adds	r4, #4
 800084c:	8021      	strh	r1, [r4, #0]
 800084e:	3402      	adds	r4, #2
 8000850:	0c0b      	lsrs	r3, r1, #16
 8000852:	7023      	strb	r3, [r4, #0]
  uint32_t wbytes;

  if (f_open(&USERFile, filename, FA_CREATE_ALWAYS | FA_WRITE) == FR_OK) {
 8000854:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000858:	220a      	movs	r2, #10
 800085a:	4619      	mov	r1, r3
 800085c:	486d      	ldr	r0, [pc, #436]	@ (8000a14 <main+0x250>)
 800085e:	f006 fd33 	bl	80072c8 <f_open>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d11f      	bne.n	80008a8 <main+0xe4>
      if (f_write(&USERFile, &write_buf, sizeof(write_buf), (void*) &wbytes) == FR_OK) {
 8000868:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800086c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000870:	2227      	movs	r2, #39	@ 0x27
 8000872:	4868      	ldr	r0, [pc, #416]	@ (8000a14 <main+0x250>)
 8000874:	f007 f821 	bl	80078ba <f_write>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d10e      	bne.n	800089c <main+0xd8>
          printf("File %s created\r\n", filename);
 800087e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000882:	4619      	mov	r1, r3
 8000884:	4864      	ldr	r0, [pc, #400]	@ (8000a18 <main+0x254>)
 8000886:	f007 fd7f 	bl	8008388 <iprintf>
          printf("%ld bytes written\r\n", wbytes);
 800088a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800088c:	4619      	mov	r1, r3
 800088e:	4863      	ldr	r0, [pc, #396]	@ (8000a1c <main+0x258>)
 8000890:	f007 fd7a 	bl	8008388 <iprintf>
          f_close(&USERFile);
 8000894:	485f      	ldr	r0, [pc, #380]	@ (8000a14 <main+0x250>)
 8000896:	f007 fa03 	bl	8007ca0 <f_close>
 800089a:	e00a      	b.n	80008b2 <main+0xee>
      } else {
          printf("Unable to write\r\n");
 800089c:	4860      	ldr	r0, [pc, #384]	@ (8000a20 <main+0x25c>)
 800089e:	f007 fddb 	bl	8008458 <puts>
          Error_Handler();
 80008a2:	f000 fa25 	bl	8000cf0 <Error_Handler>
 80008a6:	e004      	b.n	80008b2 <main+0xee>
      }
  } else {
      printf("Unable to create file\r\n");
 80008a8:	485e      	ldr	r0, [pc, #376]	@ (8000a24 <main+0x260>)
 80008aa:	f007 fdd5 	bl	8008458 <puts>
      Error_Handler();
 80008ae:	f000 fa1f 	bl	8000cf0 <Error_Handler>
  }


  HAL_Delay(100);
 80008b2:	2064      	movs	r0, #100	@ 0x64
 80008b4:	f000 fc74 	bl	80011a0 <HAL_Delay>

  ////////////////
  // Append To File
  ////////////////
  printf("\r\n\r\n Append to file\r\n\r\n");
 80008b8:	485b      	ldr	r0, [pc, #364]	@ (8000a28 <main+0x264>)
 80008ba:	f007 fdcd 	bl	8008458 <puts>

  //const char filename[] = "newfile.txt";
  const char append_buf[] = "\r\nThis is a second line in New File.";
 80008be:	4b5b      	ldr	r3, [pc, #364]	@ (8000a2c <main+0x268>)
 80008c0:	1d3c      	adds	r4, r7, #4
 80008c2:	461d      	mov	r5, r3
 80008c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008cc:	e895 0003 	ldmia.w	r5, {r0, r1}
 80008d0:	6020      	str	r0, [r4, #0]
 80008d2:	3404      	adds	r4, #4
 80008d4:	7021      	strb	r1, [r4, #0]
  //uint32_t wbytes;

  if (f_open(&USERFile, filename, FA_OPEN_APPEND | FA_WRITE) == FR_OK) { // FA_OPEN_EXISTING | FA_WRITE - open exists file for writing
 80008d6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80008da:	2232      	movs	r2, #50	@ 0x32
 80008dc:	4619      	mov	r1, r3
 80008de:	484d      	ldr	r0, [pc, #308]	@ (8000a14 <main+0x250>)
 80008e0:	f006 fcf2 	bl	80072c8 <f_open>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d11e      	bne.n	8000928 <main+0x164>
      if (f_write(&USERFile, &append_buf, sizeof(append_buf), (void*) &wbytes) == FR_OK) {
 80008ea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008ee:	1d39      	adds	r1, r7, #4
 80008f0:	2225      	movs	r2, #37	@ 0x25
 80008f2:	4848      	ldr	r0, [pc, #288]	@ (8000a14 <main+0x250>)
 80008f4:	f006 ffe1 	bl	80078ba <f_write>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d10e      	bne.n	800091c <main+0x158>
          printf("Append line to %s file\r\n", filename);
 80008fe:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000902:	4619      	mov	r1, r3
 8000904:	484a      	ldr	r0, [pc, #296]	@ (8000a30 <main+0x26c>)
 8000906:	f007 fd3f 	bl	8008388 <iprintf>
          printf("%ld bytes written\r\n", wbytes);
 800090a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800090c:	4619      	mov	r1, r3
 800090e:	4843      	ldr	r0, [pc, #268]	@ (8000a1c <main+0x258>)
 8000910:	f007 fd3a 	bl	8008388 <iprintf>
          f_close(&USERFile);
 8000914:	483f      	ldr	r0, [pc, #252]	@ (8000a14 <main+0x250>)
 8000916:	f007 f9c3 	bl	8007ca0 <f_close>
 800091a:	e00a      	b.n	8000932 <main+0x16e>
      } else {
          printf("Unable to write\r\n");
 800091c:	4840      	ldr	r0, [pc, #256]	@ (8000a20 <main+0x25c>)
 800091e:	f007 fd9b 	bl	8008458 <puts>
          Error_Handler();
 8000922:	f000 f9e5 	bl	8000cf0 <Error_Handler>
 8000926:	e004      	b.n	8000932 <main+0x16e>
      }
  } else {
      printf("Unable to open file\r\n");
 8000928:	4842      	ldr	r0, [pc, #264]	@ (8000a34 <main+0x270>)
 800092a:	f007 fd95 	bl	8008458 <puts>
      Error_Handler();
 800092e:	f000 f9df 	bl	8000cf0 <Error_Handler>
  }

  HAL_Delay(100);
 8000932:	2064      	movs	r0, #100	@ 0x64
 8000934:	f000 fc34 	bl	80011a0 <HAL_Delay>

  ////////////////
  // Read from file
  ////////////////
  printf("\r\n\r\n Reading from file\r\n\r\n");
 8000938:	483f      	ldr	r0, [pc, #252]	@ (8000a38 <main+0x274>)
 800093a:	f007 fd8d 	bl	8008458 <puts>
  //const char filename[] = "newfile.txt";
  //char read_buf[1024];
  uint32_t rbytes;

  if (f_open(&USERFile, filename, FA_OPEN_EXISTING | FA_READ) == FR_OK) {
 800093e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000942:	2201      	movs	r2, #1
 8000944:	4619      	mov	r1, r3
 8000946:	4833      	ldr	r0, [pc, #204]	@ (8000a14 <main+0x250>)
 8000948:	f006 fcbe 	bl	80072c8 <f_open>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d13d      	bne.n	80009ce <main+0x20a>
	  printf("Open file%s:\r\n", filename);
 8000952:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000956:	4619      	mov	r1, r3
 8000958:	4838      	ldr	r0, [pc, #224]	@ (8000a3c <main+0x278>)
 800095a:	f007 fd15 	bl	8008388 <iprintf>
	  printf("----------\r\n");
 800095e:	4838      	ldr	r0, [pc, #224]	@ (8000a40 <main+0x27c>)
 8000960:	f007 fd7a 	bl	8008458 <puts>
	  while (f_read(&USERFile, &read_buf, sizeof(read_buf), (void*) &rbytes) == FR_OK) {
 8000964:	e020      	b.n	80009a8 <main+0x1e4>

		  // Replace chars 0x00 to 32 (space) to correctly print the buffer
		  for (uint16_t i=0; i<rbytes; i++) {
 8000966:	2300      	movs	r3, #0
 8000968:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800096c:	e00f      	b.n	800098e <main+0x1ca>
			  if (read_buf[i] == 0x00) {
 800096e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8000972:	4a34      	ldr	r2, [pc, #208]	@ (8000a44 <main+0x280>)
 8000974:	5cd3      	ldrb	r3, [r2, r3]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d104      	bne.n	8000984 <main+0x1c0>
				  read_buf[i] = 32;
 800097a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800097e:	4a31      	ldr	r2, [pc, #196]	@ (8000a44 <main+0x280>)
 8000980:	2120      	movs	r1, #32
 8000982:	54d1      	strb	r1, [r2, r3]
		  for (uint16_t i=0; i<rbytes; i++) {
 8000984:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8000988:	3301      	adds	r3, #1
 800098a:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800098e:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	429a      	cmp	r2, r3
 8000996:	d3ea      	bcc.n	800096e <main+0x1aa>
			  }
		  }

		  printf("%s", read_buf);
 8000998:	492a      	ldr	r1, [pc, #168]	@ (8000a44 <main+0x280>)
 800099a:	482b      	ldr	r0, [pc, #172]	@ (8000a48 <main+0x284>)
 800099c:	f007 fcf4 	bl	8008388 <iprintf>
		  if (rbytes < sizeof(read_buf)) {
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80009a6:	d30a      	bcc.n	80009be <main+0x1fa>
	  while (f_read(&USERFile, &read_buf, sizeof(read_buf), (void*) &rbytes) == FR_OK) {
 80009a8:	463b      	mov	r3, r7
 80009aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009ae:	4925      	ldr	r1, [pc, #148]	@ (8000a44 <main+0x280>)
 80009b0:	4818      	ldr	r0, [pc, #96]	@ (8000a14 <main+0x250>)
 80009b2:	f006 fe43 	bl	800763c <f_read>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d0d4      	beq.n	8000966 <main+0x1a2>
 80009bc:	e000      	b.n	80009c0 <main+0x1fc>
			  break;
 80009be:	bf00      	nop
		  }
	  }
	  printf("\r\n----------\r\n");
 80009c0:	4822      	ldr	r0, [pc, #136]	@ (8000a4c <main+0x288>)
 80009c2:	f007 fd49 	bl	8008458 <puts>
	  f_close(&USERFile);
 80009c6:	4813      	ldr	r0, [pc, #76]	@ (8000a14 <main+0x250>)
 80009c8:	f007 f96a 	bl	8007ca0 <f_close>
 80009cc:	e005      	b.n	80009da <main+0x216>
  } else {
	  printf("Unable to open %s\r\n", filename);
 80009ce:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80009d2:	4619      	mov	r1, r3
 80009d4:	481e      	ldr	r0, [pc, #120]	@ (8000a50 <main+0x28c>)
 80009d6:	f007 fcd7 	bl	8008388 <iprintf>
  }

  ////////////////
  // File listing
  ////////////////
  printf("\r\n\r\n File listing\r\n\r\n");
 80009da:	481e      	ldr	r0, [pc, #120]	@ (8000a54 <main+0x290>)
 80009dc:	f007 fd3c 	bl	8008458 <puts>
  ls();
 80009e0:	f7ff fe2a 	bl	8000638 <ls>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //printf(".\r\n");
	  HAL_Delay(1000);
 80009e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009e8:	f000 fbda 	bl	80011a0 <HAL_Delay>
 80009ec:	e7fa      	b.n	80009e4 <main+0x220>
 80009ee:	bf00      	nop
 80009f0:	080091b4 	.word	0x080091b4
 80009f4:	080091c4 	.word	0x080091c4
 80009f8:	08009138 	.word	0x08009138
 80009fc:	2000059c 	.word	0x2000059c
 8000a00:	080091d0 	.word	0x080091d0
 8000a04:	080091e8 	.word	0x080091e8
 8000a08:	080091f8 	.word	0x080091f8
 8000a0c:	08009328 	.word	0x08009328
 8000a10:	08009334 	.word	0x08009334
 8000a14:	200007d0 	.word	0x200007d0
 8000a18:	08009210 	.word	0x08009210
 8000a1c:	08009224 	.word	0x08009224
 8000a20:	08009238 	.word	0x08009238
 8000a24:	0800924c 	.word	0x0800924c
 8000a28:	08009264 	.word	0x08009264
 8000a2c:	0800935c 	.word	0x0800935c
 8000a30:	0800927c 	.word	0x0800927c
 8000a34:	08009298 	.word	0x08009298
 8000a38:	080092b0 	.word	0x080092b0
 8000a3c:	080092cc 	.word	0x080092cc
 8000a40:	080092dc 	.word	0x080092dc
 8000a44:	20000194 	.word	0x20000194
 8000a48:	080092e8 	.word	0x080092e8
 8000a4c:	080092ec 	.word	0x080092ec
 8000a50:	080092fc 	.word	0x080092fc
 8000a54:	08009310 	.word	0x08009310

08000a58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b094      	sub	sp, #80	@ 0x50
 8000a5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a5e:	f107 0318 	add.w	r3, r7, #24
 8000a62:	2238      	movs	r2, #56	@ 0x38
 8000a64:	2100      	movs	r1, #0
 8000a66:	4618      	mov	r0, r3
 8000a68:	f007 fdd6 	bl	8008618 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
 8000a72:	605a      	str	r2, [r3, #4]
 8000a74:	609a      	str	r2, [r3, #8]
 8000a76:	60da      	str	r2, [r3, #12]
 8000a78:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a7a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000a7e:	f000 fec1 	bl	8001804 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a82:	2301      	movs	r3, #1
 8000a84:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a86:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a8a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a90:	2303      	movs	r3, #3
 8000a92:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000a94:	2301      	movs	r3, #1
 8000a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000a98:	2310      	movs	r3, #16
 8000a9a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aa8:	f107 0318 	add.w	r3, r7, #24
 8000aac:	4618      	mov	r0, r3
 8000aae:	f000 ff5d 	bl	800196c <HAL_RCC_OscConfig>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000ab8:	f000 f91a 	bl	8000cf0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000abc:	230f      	movs	r3, #15
 8000abe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac0:	2303      	movs	r3, #3
 8000ac2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	2102      	movs	r1, #2
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f001 fa5b 	bl	8001f90 <HAL_RCC_ClockConfig>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000ae0:	f000 f906 	bl	8000cf0 <Error_Handler>
  }
}
 8000ae4:	bf00      	nop
 8000ae6:	3750      	adds	r7, #80	@ 0x50
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}

08000aec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000af0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000af2:	4a1c      	ldr	r2, [pc, #112]	@ (8000b64 <MX_SPI1_Init+0x78>)
 8000af4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000af6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000af8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000afc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000afe:	4b18      	ldr	r3, [pc, #96]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b04:	4b16      	ldr	r3, [pc, #88]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b06:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b0a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b0c:	4b14      	ldr	r3, [pc, #80]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b12:	4b13      	ldr	r3, [pc, #76]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b18:	4b11      	ldr	r3, [pc, #68]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b1e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000b20:	4b0f      	ldr	r3, [pc, #60]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b22:	2238      	movs	r2, #56	@ 0x38
 8000b24:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b26:	4b0e      	ldr	r3, [pc, #56]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b32:	4b0b      	ldr	r3, [pc, #44]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000b38:	4b09      	ldr	r3, [pc, #36]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b3a:	2207      	movs	r2, #7
 8000b3c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b3e:	4b08      	ldr	r3, [pc, #32]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b44:	4b06      	ldr	r3, [pc, #24]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b46:	2208      	movs	r2, #8
 8000b48:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b4a:	4805      	ldr	r0, [pc, #20]	@ (8000b60 <MX_SPI1_Init+0x74>)
 8000b4c:	f001 fe2c 	bl	80027a8 <HAL_SPI_Init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000b56:	f000 f8cb 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	2000009c 	.word	0x2000009c
 8000b64:	40013000 	.word	0x40013000

08000b68 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b6c:	4b22      	ldr	r3, [pc, #136]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000b6e:	4a23      	ldr	r2, [pc, #140]	@ (8000bfc <MX_USART1_UART_Init+0x94>)
 8000b70:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b72:	4b21      	ldr	r3, [pc, #132]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000b74:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b78:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b80:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b86:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000b8e:	220c      	movs	r2, #12
 8000b90:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b92:	4b19      	ldr	r3, [pc, #100]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b98:	4b17      	ldr	r3, [pc, #92]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b9e:	4b16      	ldr	r3, [pc, #88]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ba4:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000baa:	4b13      	ldr	r3, [pc, #76]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bb0:	4811      	ldr	r0, [pc, #68]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000bb2:	f002 fcb1 	bl	8003518 <HAL_UART_Init>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000bbc:	f000 f898 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	480d      	ldr	r0, [pc, #52]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000bc4:	f003 fa1c 	bl	8004000 <HAL_UARTEx_SetTxFifoThreshold>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000bce:	f000 f88f 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	4808      	ldr	r0, [pc, #32]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000bd6:	f003 fa51 	bl	800407c <HAL_UARTEx_SetRxFifoThreshold>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000be0:	f000 f886 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000be4:	4804      	ldr	r0, [pc, #16]	@ (8000bf8 <MX_USART1_UART_Init+0x90>)
 8000be6:	f003 f9d2 	bl	8003f8e <HAL_UARTEx_DisableFifoMode>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000bf0:	f000 f87e 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	20000100 	.word	0x20000100
 8000bfc:	40013800 	.word	0x40013800

08000c00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b08a      	sub	sp, #40	@ 0x28
 8000c04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c06:	f107 0314 	add.w	r3, r7, #20
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]
 8000c12:	60da      	str	r2, [r3, #12]
 8000c14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c16:	4b33      	ldr	r3, [pc, #204]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1a:	4a32      	ldr	r2, [pc, #200]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c1c:	f043 0304 	orr.w	r3, r3, #4
 8000c20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c22:	4b30      	ldr	r3, [pc, #192]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c26:	f003 0304 	and.w	r3, r3, #4
 8000c2a:	613b      	str	r3, [r7, #16]
 8000c2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c2e:	4b2d      	ldr	r3, [pc, #180]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c32:	4a2c      	ldr	r2, [pc, #176]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c34:	f043 0320 	orr.w	r3, r3, #32
 8000c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c3a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3e:	f003 0320 	and.w	r3, r3, #32
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c46:	4b27      	ldr	r3, [pc, #156]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4a:	4a26      	ldr	r2, [pc, #152]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c52:	4b24      	ldr	r3, [pc, #144]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c56:	f003 0301 	and.w	r3, r3, #1
 8000c5a:	60bb      	str	r3, [r7, #8]
 8000c5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c5e:	4b21      	ldr	r3, [pc, #132]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c62:	4a20      	ldr	r2, [pc, #128]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c64:	f043 0302 	orr.w	r3, r3, #2
 8000c68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c6a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ce4 <MX_GPIO_Init+0xe4>)
 8000c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c6e:	f003 0302 	and.w	r3, r3, #2
 8000c72:	607b      	str	r3, [r7, #4]
 8000c74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000c76:	2201      	movs	r2, #1
 8000c78:	2101      	movs	r1, #1
 8000c7a:	481b      	ldr	r0, [pc, #108]	@ (8000ce8 <MX_GPIO_Init+0xe8>)
 8000c7c:	f000 fdaa 	bl	80017d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c80:	2200      	movs	r2, #0
 8000c82:	2140      	movs	r1, #64	@ 0x40
 8000c84:	4819      	ldr	r0, [pc, #100]	@ (8000cec <MX_GPIO_Init+0xec>)
 8000c86:	f000 fda5 	bl	80017d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000c8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c90:	2300      	movs	r3, #0
 8000c92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c94:	2302      	movs	r3, #2
 8000c96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000c98:	f107 0314 	add.w	r3, r7, #20
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4813      	ldr	r0, [pc, #76]	@ (8000cec <MX_GPIO_Init+0xec>)
 8000ca0:	f000 fc16 	bl	80014d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cac:	2301      	movs	r3, #1
 8000cae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000cb4:	f107 0314 	add.w	r3, r7, #20
 8000cb8:	4619      	mov	r1, r3
 8000cba:	480b      	ldr	r0, [pc, #44]	@ (8000ce8 <MX_GPIO_Init+0xe8>)
 8000cbc:	f000 fc08 	bl	80014d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000cc0:	2340      	movs	r3, #64	@ 0x40
 8000cc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000cd0:	f107 0314 	add.w	r3, r7, #20
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4805      	ldr	r0, [pc, #20]	@ (8000cec <MX_GPIO_Init+0xec>)
 8000cd8:	f000 fbfa 	bl	80014d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cdc:	bf00      	nop
 8000cde:	3728      	adds	r7, #40	@ 0x28
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	48000400 	.word	0x48000400
 8000cec:	48000800 	.word	0x48000800

08000cf0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cf4:	b672      	cpsid	i
}
 8000cf6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cf8:	bf00      	nop
 8000cfa:	e7fd      	b.n	8000cf8 <Error_Handler+0x8>

08000cfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d02:	4b0f      	ldr	r3, [pc, #60]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d06:	4a0e      	ldr	r2, [pc, #56]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d1a:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d1e:	4a08      	ldr	r2, [pc, #32]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d24:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d2e:	603b      	str	r3, [r7, #0]
 8000d30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d32:	f000 fe0b 	bl	800194c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	40021000 	.word	0x40021000

08000d44 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b08a      	sub	sp, #40	@ 0x28
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4c:	f107 0314 	add.w	r3, r7, #20
 8000d50:	2200      	movs	r2, #0
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	609a      	str	r2, [r3, #8]
 8000d58:	60da      	str	r2, [r3, #12]
 8000d5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a1b      	ldr	r2, [pc, #108]	@ (8000dd0 <HAL_SPI_MspInit+0x8c>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d130      	bne.n	8000dc8 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d66:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd4 <HAL_SPI_MspInit+0x90>)
 8000d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d6a:	4a1a      	ldr	r2, [pc, #104]	@ (8000dd4 <HAL_SPI_MspInit+0x90>)
 8000d6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d70:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d72:	4b18      	ldr	r3, [pc, #96]	@ (8000dd4 <HAL_SPI_MspInit+0x90>)
 8000d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d7a:	613b      	str	r3, [r7, #16]
 8000d7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7e:	4b15      	ldr	r3, [pc, #84]	@ (8000dd4 <HAL_SPI_MspInit+0x90>)
 8000d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d82:	4a14      	ldr	r2, [pc, #80]	@ (8000dd4 <HAL_SPI_MspInit+0x90>)
 8000d84:	f043 0301 	orr.w	r3, r3, #1
 8000d88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d8a:	4b12      	ldr	r3, [pc, #72]	@ (8000dd4 <HAL_SPI_MspInit+0x90>)
 8000d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8e:	f003 0301 	and.w	r3, r3, #1
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 8000d96:	23e0      	movs	r3, #224	@ 0xe0
 8000d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da2:	2303      	movs	r3, #3
 8000da4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000da6:	2305      	movs	r3, #5
 8000da8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000daa:	f107 0314 	add.w	r3, r7, #20
 8000dae:	4619      	mov	r1, r3
 8000db0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db4:	f000 fb8c 	bl	80014d0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000db8:	2200      	movs	r2, #0
 8000dba:	2100      	movs	r1, #0
 8000dbc:	2023      	movs	r0, #35	@ 0x23
 8000dbe:	f000 faec 	bl	800139a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000dc2:	2023      	movs	r0, #35	@ 0x23
 8000dc4:	f000 fb03 	bl	80013ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000dc8:	bf00      	nop
 8000dca:	3728      	adds	r7, #40	@ 0x28
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	40013000 	.word	0x40013000
 8000dd4:	40021000 	.word	0x40021000

08000dd8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b09c      	sub	sp, #112	@ 0x70
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000df0:	f107 0318 	add.w	r3, r7, #24
 8000df4:	2244      	movs	r2, #68	@ 0x44
 8000df6:	2100      	movs	r1, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f007 fc0d 	bl	8008618 <memset>
  if(huart->Instance==USART1)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a2d      	ldr	r2, [pc, #180]	@ (8000eb8 <HAL_UART_MspInit+0xe0>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d153      	bne.n	8000eb0 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e10:	f107 0318 	add.w	r3, r7, #24
 8000e14:	4618      	mov	r0, r3
 8000e16:	f001 fad7 	bl	80023c8 <HAL_RCCEx_PeriphCLKConfig>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e20:	f7ff ff66 	bl	8000cf0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e24:	4b25      	ldr	r3, [pc, #148]	@ (8000ebc <HAL_UART_MspInit+0xe4>)
 8000e26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e28:	4a24      	ldr	r2, [pc, #144]	@ (8000ebc <HAL_UART_MspInit+0xe4>)
 8000e2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e2e:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e30:	4b22      	ldr	r3, [pc, #136]	@ (8000ebc <HAL_UART_MspInit+0xe4>)
 8000e32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e38:	617b      	str	r3, [r7, #20]
 8000e3a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ebc <HAL_UART_MspInit+0xe4>)
 8000e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e40:	4a1e      	ldr	r2, [pc, #120]	@ (8000ebc <HAL_UART_MspInit+0xe4>)
 8000e42:	f043 0304 	orr.w	r3, r3, #4
 8000e46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e48:	4b1c      	ldr	r3, [pc, #112]	@ (8000ebc <HAL_UART_MspInit+0xe4>)
 8000e4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4c:	f003 0304 	and.w	r3, r3, #4
 8000e50:	613b      	str	r3, [r7, #16]
 8000e52:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e54:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <HAL_UART_MspInit+0xe4>)
 8000e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e58:	4a18      	ldr	r2, [pc, #96]	@ (8000ebc <HAL_UART_MspInit+0xe4>)
 8000e5a:	f043 0301 	orr.w	r3, r3, #1
 8000e5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e60:	4b16      	ldr	r3, [pc, #88]	@ (8000ebc <HAL_UART_MspInit+0xe4>)
 8000e62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e64:	f003 0301 	and.w	r3, r3, #1
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e6c:	2310      	movs	r3, #16
 8000e6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e70:	2302      	movs	r3, #2
 8000e72:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e7c:	2307      	movs	r3, #7
 8000e7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e80:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e84:	4619      	mov	r1, r3
 8000e86:	480e      	ldr	r0, [pc, #56]	@ (8000ec0 <HAL_UART_MspInit+0xe8>)
 8000e88:	f000 fb22 	bl	80014d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e90:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e92:	2302      	movs	r3, #2
 8000e94:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e9e:	2307      	movs	r3, #7
 8000ea0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eac:	f000 fb10 	bl	80014d0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000eb0:	bf00      	nop
 8000eb2:	3770      	adds	r7, #112	@ 0x70
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	40013800 	.word	0x40013800
 8000ebc:	40021000 	.word	0x40021000
 8000ec0:	48000800 	.word	0x48000800

08000ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ec8:	bf00      	nop
 8000eca:	e7fd      	b.n	8000ec8 <NMI_Handler+0x4>

08000ecc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <HardFault_Handler+0x4>

08000ed4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed8:	bf00      	nop
 8000eda:	e7fd      	b.n	8000ed8 <MemManage_Handler+0x4>

08000edc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ee0:	bf00      	nop
 8000ee2:	e7fd      	b.n	8000ee0 <BusFault_Handler+0x4>

08000ee4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee8:	bf00      	nop
 8000eea:	e7fd      	b.n	8000ee8 <UsageFault_Handler+0x4>

08000eec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ef0:	bf00      	nop
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000efa:	b480      	push	{r7}
 8000efc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000efe:	bf00      	nop
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr

08000f16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f1a:	f000 f923 	bl	8001164 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f1e:	bf00      	nop
 8000f20:	bd80      	pop	{r7, pc}
	...

08000f24 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000f28:	4802      	ldr	r0, [pc, #8]	@ (8000f34 <SPI1_IRQHandler+0x10>)
 8000f2a:	f002 f87d 	bl	8003028 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000f2e:	bf00      	nop
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	2000009c 	.word	0x2000009c

08000f38 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f44:	2300      	movs	r3, #0
 8000f46:	617b      	str	r3, [r7, #20]
 8000f48:	e00a      	b.n	8000f60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f4a:	f3af 8000 	nop.w
 8000f4e:	4601      	mov	r1, r0
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	1c5a      	adds	r2, r3, #1
 8000f54:	60ba      	str	r2, [r7, #8]
 8000f56:	b2ca      	uxtb	r2, r1
 8000f58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	617b      	str	r3, [r7, #20]
 8000f60:	697a      	ldr	r2, [r7, #20]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	dbf0      	blt.n	8000f4a <_read+0x12>
  }

  return len;
 8000f68:	687b      	ldr	r3, [r7, #4]
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3718      	adds	r7, #24
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr

08000f8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	b083      	sub	sp, #12
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
 8000f92:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f9a:	605a      	str	r2, [r3, #4]
  return 0;
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <_isatty>:

int _isatty(int file)
{
 8000faa:	b480      	push	{r7}
 8000fac:	b083      	sub	sp, #12
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fb2:	2301      	movs	r3, #1
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3714      	adds	r7, #20
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
	...

08000fdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fe4:	4a14      	ldr	r2, [pc, #80]	@ (8001038 <_sbrk+0x5c>)
 8000fe6:	4b15      	ldr	r3, [pc, #84]	@ (800103c <_sbrk+0x60>)
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ff0:	4b13      	ldr	r3, [pc, #76]	@ (8001040 <_sbrk+0x64>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d102      	bne.n	8000ffe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ff8:	4b11      	ldr	r3, [pc, #68]	@ (8001040 <_sbrk+0x64>)
 8000ffa:	4a12      	ldr	r2, [pc, #72]	@ (8001044 <_sbrk+0x68>)
 8000ffc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ffe:	4b10      	ldr	r3, [pc, #64]	@ (8001040 <_sbrk+0x64>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4413      	add	r3, r2
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	429a      	cmp	r2, r3
 800100a:	d207      	bcs.n	800101c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800100c:	f007 fb52 	bl	80086b4 <__errno>
 8001010:	4603      	mov	r3, r0
 8001012:	220c      	movs	r2, #12
 8001014:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001016:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800101a:	e009      	b.n	8001030 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800101c:	4b08      	ldr	r3, [pc, #32]	@ (8001040 <_sbrk+0x64>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001022:	4b07      	ldr	r3, [pc, #28]	@ (8001040 <_sbrk+0x64>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4413      	add	r3, r2
 800102a:	4a05      	ldr	r2, [pc, #20]	@ (8001040 <_sbrk+0x64>)
 800102c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800102e:	68fb      	ldr	r3, [r7, #12]
}
 8001030:	4618      	mov	r0, r3
 8001032:	3718      	adds	r7, #24
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20008000 	.word	0x20008000
 800103c:	00000400 	.word	0x00000400
 8001040:	20000594 	.word	0x20000594
 8001044:	20000d90 	.word	0x20000d90

08001048 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800104c:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <SystemInit+0x20>)
 800104e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001052:	4a05      	ldr	r2, [pc, #20]	@ (8001068 <SystemInit+0x20>)
 8001054:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001058:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	e000ed00 	.word	0xe000ed00

0800106c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800106c:	480d      	ldr	r0, [pc, #52]	@ (80010a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800106e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001070:	f7ff ffea 	bl	8001048 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001074:	480c      	ldr	r0, [pc, #48]	@ (80010a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001076:	490d      	ldr	r1, [pc, #52]	@ (80010ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001078:	4a0d      	ldr	r2, [pc, #52]	@ (80010b0 <LoopForever+0xe>)
  movs r3, #0
 800107a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800107c:	e002      	b.n	8001084 <LoopCopyDataInit>

0800107e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800107e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001080:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001082:	3304      	adds	r3, #4

08001084 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001084:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001086:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001088:	d3f9      	bcc.n	800107e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800108a:	4a0a      	ldr	r2, [pc, #40]	@ (80010b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800108c:	4c0a      	ldr	r4, [pc, #40]	@ (80010b8 <LoopForever+0x16>)
  movs r3, #0
 800108e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001090:	e001      	b.n	8001096 <LoopFillZerobss>

08001092 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001092:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001094:	3204      	adds	r2, #4

08001096 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001096:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001098:	d3fb      	bcc.n	8001092 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800109a:	f007 fb11 	bl	80086c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800109e:	f7ff fb91 	bl	80007c4 <main>

080010a2 <LoopForever>:

LoopForever:
    b LoopForever
 80010a2:	e7fe      	b.n	80010a2 <LoopForever>
  ldr   r0, =_estack
 80010a4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80010a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010ac:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80010b0:	08009890 	.word	0x08009890
  ldr r2, =_sbss
 80010b4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80010b8:	20000d90 	.word	0x20000d90

080010bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010bc:	e7fe      	b.n	80010bc <ADC1_2_IRQHandler>

080010be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	b082      	sub	sp, #8
 80010c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010c4:	2300      	movs	r3, #0
 80010c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010c8:	2003      	movs	r0, #3
 80010ca:	f000 f95b 	bl	8001384 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010ce:	200f      	movs	r0, #15
 80010d0:	f000 f80e 	bl	80010f0 <HAL_InitTick>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d002      	beq.n	80010e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	71fb      	strb	r3, [r7, #7]
 80010de:	e001      	b.n	80010e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010e0:	f7ff fe0c 	bl	8000cfc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010e4:	79fb      	ldrb	r3, [r7, #7]

}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010f8:	2300      	movs	r3, #0
 80010fa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80010fc:	4b16      	ldr	r3, [pc, #88]	@ (8001158 <HAL_InitTick+0x68>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d022      	beq.n	800114a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001104:	4b15      	ldr	r3, [pc, #84]	@ (800115c <HAL_InitTick+0x6c>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	4b13      	ldr	r3, [pc, #76]	@ (8001158 <HAL_InitTick+0x68>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001110:	fbb1 f3f3 	udiv	r3, r1, r3
 8001114:	fbb2 f3f3 	udiv	r3, r2, r3
 8001118:	4618      	mov	r0, r3
 800111a:	f000 f966 	bl	80013ea <HAL_SYSTICK_Config>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d10f      	bne.n	8001144 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2b0f      	cmp	r3, #15
 8001128:	d809      	bhi.n	800113e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800112a:	2200      	movs	r2, #0
 800112c:	6879      	ldr	r1, [r7, #4]
 800112e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001132:	f000 f932 	bl	800139a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001136:	4a0a      	ldr	r2, [pc, #40]	@ (8001160 <HAL_InitTick+0x70>)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6013      	str	r3, [r2, #0]
 800113c:	e007      	b.n	800114e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	73fb      	strb	r3, [r7, #15]
 8001142:	e004      	b.n	800114e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	73fb      	strb	r3, [r7, #15]
 8001148:	e001      	b.n	800114e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800114e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000008 	.word	0x20000008
 800115c:	20000000 	.word	0x20000000
 8001160:	20000004 	.word	0x20000004

08001164 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001168:	4b05      	ldr	r3, [pc, #20]	@ (8001180 <HAL_IncTick+0x1c>)
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	4b05      	ldr	r3, [pc, #20]	@ (8001184 <HAL_IncTick+0x20>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4413      	add	r3, r2
 8001172:	4a03      	ldr	r2, [pc, #12]	@ (8001180 <HAL_IncTick+0x1c>)
 8001174:	6013      	str	r3, [r2, #0]
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	20000598 	.word	0x20000598
 8001184:	20000008 	.word	0x20000008

08001188 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  return uwTick;
 800118c:	4b03      	ldr	r3, [pc, #12]	@ (800119c <HAL_GetTick+0x14>)
 800118e:	681b      	ldr	r3, [r3, #0]
}
 8001190:	4618      	mov	r0, r3
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	20000598 	.word	0x20000598

080011a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011a8:	f7ff ffee 	bl	8001188 <HAL_GetTick>
 80011ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80011b8:	d004      	beq.n	80011c4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ba:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <HAL_Delay+0x40>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	68fa      	ldr	r2, [r7, #12]
 80011c0:	4413      	add	r3, r2
 80011c2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011c4:	bf00      	nop
 80011c6:	f7ff ffdf 	bl	8001188 <HAL_GetTick>
 80011ca:	4602      	mov	r2, r0
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	68fa      	ldr	r2, [r7, #12]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d8f7      	bhi.n	80011c6 <HAL_Delay+0x26>
  {
  }
}
 80011d6:	bf00      	nop
 80011d8:	bf00      	nop
 80011da:	3710      	adds	r7, #16
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000008 	.word	0x20000008

080011e4 <__NVIC_SetPriorityGrouping>:
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f003 0307 	and.w	r3, r3, #7
 80011f2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001228 <__NVIC_SetPriorityGrouping+0x44>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011fa:	68ba      	ldr	r2, [r7, #8]
 80011fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001200:	4013      	ands	r3, r2
 8001202:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800120c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001210:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001216:	4a04      	ldr	r2, [pc, #16]	@ (8001228 <__NVIC_SetPriorityGrouping+0x44>)
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	60d3      	str	r3, [r2, #12]
}
 800121c:	bf00      	nop
 800121e:	3714      	adds	r7, #20
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <__NVIC_GetPriorityGrouping>:
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001230:	4b04      	ldr	r3, [pc, #16]	@ (8001244 <__NVIC_GetPriorityGrouping+0x18>)
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	0a1b      	lsrs	r3, r3, #8
 8001236:	f003 0307 	and.w	r3, r3, #7
}
 800123a:	4618      	mov	r0, r3
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <__NVIC_EnableIRQ>:
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001256:	2b00      	cmp	r3, #0
 8001258:	db0b      	blt.n	8001272 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	f003 021f 	and.w	r2, r3, #31
 8001260:	4907      	ldr	r1, [pc, #28]	@ (8001280 <__NVIC_EnableIRQ+0x38>)
 8001262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001266:	095b      	lsrs	r3, r3, #5
 8001268:	2001      	movs	r0, #1
 800126a:	fa00 f202 	lsl.w	r2, r0, r2
 800126e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	e000e100 	.word	0xe000e100

08001284 <__NVIC_SetPriority>:
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	6039      	str	r1, [r7, #0]
 800128e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001294:	2b00      	cmp	r3, #0
 8001296:	db0a      	blt.n	80012ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	b2da      	uxtb	r2, r3
 800129c:	490c      	ldr	r1, [pc, #48]	@ (80012d0 <__NVIC_SetPriority+0x4c>)
 800129e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a2:	0112      	lsls	r2, r2, #4
 80012a4:	b2d2      	uxtb	r2, r2
 80012a6:	440b      	add	r3, r1
 80012a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80012ac:	e00a      	b.n	80012c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	4908      	ldr	r1, [pc, #32]	@ (80012d4 <__NVIC_SetPriority+0x50>)
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	f003 030f 	and.w	r3, r3, #15
 80012ba:	3b04      	subs	r3, #4
 80012bc:	0112      	lsls	r2, r2, #4
 80012be:	b2d2      	uxtb	r2, r2
 80012c0:	440b      	add	r3, r1
 80012c2:	761a      	strb	r2, [r3, #24]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr
 80012d0:	e000e100 	.word	0xe000e100
 80012d4:	e000ed00 	.word	0xe000ed00

080012d8 <NVIC_EncodePriority>:
{
 80012d8:	b480      	push	{r7}
 80012da:	b089      	sub	sp, #36	@ 0x24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	f1c3 0307 	rsb	r3, r3, #7
 80012f2:	2b04      	cmp	r3, #4
 80012f4:	bf28      	it	cs
 80012f6:	2304      	movcs	r3, #4
 80012f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	3304      	adds	r3, #4
 80012fe:	2b06      	cmp	r3, #6
 8001300:	d902      	bls.n	8001308 <NVIC_EncodePriority+0x30>
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	3b03      	subs	r3, #3
 8001306:	e000      	b.n	800130a <NVIC_EncodePriority+0x32>
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800130c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	fa02 f303 	lsl.w	r3, r2, r3
 8001316:	43da      	mvns	r2, r3
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	401a      	ands	r2, r3
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001320:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	fa01 f303 	lsl.w	r3, r1, r3
 800132a:	43d9      	mvns	r1, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001330:	4313      	orrs	r3, r2
}
 8001332:	4618      	mov	r0, r3
 8001334:	3724      	adds	r7, #36	@ 0x24
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
	...

08001340 <SysTick_Config>:
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3b01      	subs	r3, #1
 800134c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001350:	d301      	bcc.n	8001356 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001352:	2301      	movs	r3, #1
 8001354:	e00f      	b.n	8001376 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001356:	4a0a      	ldr	r2, [pc, #40]	@ (8001380 <SysTick_Config+0x40>)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3b01      	subs	r3, #1
 800135c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800135e:	210f      	movs	r1, #15
 8001360:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001364:	f7ff ff8e 	bl	8001284 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001368:	4b05      	ldr	r3, [pc, #20]	@ (8001380 <SysTick_Config+0x40>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800136e:	4b04      	ldr	r3, [pc, #16]	@ (8001380 <SysTick_Config+0x40>)
 8001370:	2207      	movs	r2, #7
 8001372:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	e000e010 	.word	0xe000e010

08001384 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f7ff ff29 	bl	80011e4 <__NVIC_SetPriorityGrouping>
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b086      	sub	sp, #24
 800139e:	af00      	add	r7, sp, #0
 80013a0:	4603      	mov	r3, r0
 80013a2:	60b9      	str	r1, [r7, #8]
 80013a4:	607a      	str	r2, [r7, #4]
 80013a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013a8:	f7ff ff40 	bl	800122c <__NVIC_GetPriorityGrouping>
 80013ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	68b9      	ldr	r1, [r7, #8]
 80013b2:	6978      	ldr	r0, [r7, #20]
 80013b4:	f7ff ff90 	bl	80012d8 <NVIC_EncodePriority>
 80013b8:	4602      	mov	r2, r0
 80013ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013be:	4611      	mov	r1, r2
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff ff5f 	bl	8001284 <__NVIC_SetPriority>
}
 80013c6:	bf00      	nop
 80013c8:	3718      	adds	r7, #24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b082      	sub	sp, #8
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	4603      	mov	r3, r0
 80013d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff ff33 	bl	8001248 <__NVIC_EnableIRQ>
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b082      	sub	sp, #8
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7ff ffa4 	bl	8001340 <SysTick_Config>
 80013f8:	4603      	mov	r3, r0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b084      	sub	sp, #16
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800140a:	2300      	movs	r3, #0
 800140c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001414:	b2db      	uxtb	r3, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d00d      	beq.n	8001436 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2204      	movs	r2, #4
 800141e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2201      	movs	r2, #1
 8001424:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	73fb      	strb	r3, [r7, #15]
 8001434:	e047      	b.n	80014c6 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f022 020e 	bic.w	r2, r2, #14
 8001444:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f022 0201 	bic.w	r2, r2, #1
 8001454:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001460:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001464:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800146a:	f003 021f 	and.w	r2, r3, #31
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001472:	2101      	movs	r1, #1
 8001474:	fa01 f202 	lsl.w	r2, r1, r2
 8001478:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001482:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001488:	2b00      	cmp	r3, #0
 800148a:	d00c      	beq.n	80014a6 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001496:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800149a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80014a4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2201      	movs	r2, #1
 80014aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d003      	beq.n	80014c6 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	4798      	blx	r3
    }
  }
  return status;
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3710      	adds	r7, #16
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b087      	sub	sp, #28
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80014da:	2300      	movs	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80014de:	e15a      	b.n	8001796 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	2101      	movs	r1, #1
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	fa01 f303 	lsl.w	r3, r1, r3
 80014ec:	4013      	ands	r3, r2
 80014ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	f000 814c 	beq.w	8001790 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f003 0303 	and.w	r3, r3, #3
 8001500:	2b01      	cmp	r3, #1
 8001502:	d005      	beq.n	8001510 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800150c:	2b02      	cmp	r3, #2
 800150e:	d130      	bne.n	8001572 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	2203      	movs	r2, #3
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	43db      	mvns	r3, r3
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	4013      	ands	r3, r2
 8001526:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	68da      	ldr	r2, [r3, #12]
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	693a      	ldr	r2, [r7, #16]
 8001536:	4313      	orrs	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001546:	2201      	movs	r2, #1
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	43db      	mvns	r3, r3
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	4013      	ands	r3, r2
 8001554:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	091b      	lsrs	r3, r3, #4
 800155c:	f003 0201 	and.w	r2, r3, #1
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	4313      	orrs	r3, r2
 800156a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f003 0303 	and.w	r3, r3, #3
 800157a:	2b03      	cmp	r3, #3
 800157c:	d017      	beq.n	80015ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	2203      	movs	r2, #3
 800158a:	fa02 f303 	lsl.w	r3, r2, r3
 800158e:	43db      	mvns	r3, r3
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	4013      	ands	r3, r2
 8001594:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	689a      	ldr	r2, [r3, #8]
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	fa02 f303 	lsl.w	r3, r2, r3
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	693a      	ldr	r2, [r7, #16]
 80015ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f003 0303 	and.w	r3, r3, #3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d123      	bne.n	8001602 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	08da      	lsrs	r2, r3, #3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	3208      	adds	r2, #8
 80015c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	220f      	movs	r2, #15
 80015d2:	fa02 f303 	lsl.w	r3, r2, r3
 80015d6:	43db      	mvns	r3, r3
 80015d8:	693a      	ldr	r2, [r7, #16]
 80015da:	4013      	ands	r3, r2
 80015dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	691a      	ldr	r2, [r3, #16]
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	f003 0307 	and.w	r3, r3, #7
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	fa02 f303 	lsl.w	r3, r2, r3
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	08da      	lsrs	r2, r3, #3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	3208      	adds	r2, #8
 80015fc:	6939      	ldr	r1, [r7, #16]
 80015fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	2203      	movs	r2, #3
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	43db      	mvns	r3, r3
 8001614:	693a      	ldr	r2, [r7, #16]
 8001616:	4013      	ands	r3, r2
 8001618:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f003 0203 	and.w	r2, r3, #3
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	fa02 f303 	lsl.w	r3, r2, r3
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	4313      	orrs	r3, r2
 800162e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800163e:	2b00      	cmp	r3, #0
 8001640:	f000 80a6 	beq.w	8001790 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001644:	4b5b      	ldr	r3, [pc, #364]	@ (80017b4 <HAL_GPIO_Init+0x2e4>)
 8001646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001648:	4a5a      	ldr	r2, [pc, #360]	@ (80017b4 <HAL_GPIO_Init+0x2e4>)
 800164a:	f043 0301 	orr.w	r3, r3, #1
 800164e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001650:	4b58      	ldr	r3, [pc, #352]	@ (80017b4 <HAL_GPIO_Init+0x2e4>)
 8001652:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001654:	f003 0301 	and.w	r3, r3, #1
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800165c:	4a56      	ldr	r2, [pc, #344]	@ (80017b8 <HAL_GPIO_Init+0x2e8>)
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	089b      	lsrs	r3, r3, #2
 8001662:	3302      	adds	r3, #2
 8001664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001668:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	f003 0303 	and.w	r3, r3, #3
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	220f      	movs	r2, #15
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	43db      	mvns	r3, r3
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	4013      	ands	r3, r2
 800167e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001686:	d01f      	beq.n	80016c8 <HAL_GPIO_Init+0x1f8>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4a4c      	ldr	r2, [pc, #304]	@ (80017bc <HAL_GPIO_Init+0x2ec>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d019      	beq.n	80016c4 <HAL_GPIO_Init+0x1f4>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a4b      	ldr	r2, [pc, #300]	@ (80017c0 <HAL_GPIO_Init+0x2f0>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d013      	beq.n	80016c0 <HAL_GPIO_Init+0x1f0>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	4a4a      	ldr	r2, [pc, #296]	@ (80017c4 <HAL_GPIO_Init+0x2f4>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d00d      	beq.n	80016bc <HAL_GPIO_Init+0x1ec>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a49      	ldr	r2, [pc, #292]	@ (80017c8 <HAL_GPIO_Init+0x2f8>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d007      	beq.n	80016b8 <HAL_GPIO_Init+0x1e8>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	4a48      	ldr	r2, [pc, #288]	@ (80017cc <HAL_GPIO_Init+0x2fc>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d101      	bne.n	80016b4 <HAL_GPIO_Init+0x1e4>
 80016b0:	2305      	movs	r3, #5
 80016b2:	e00a      	b.n	80016ca <HAL_GPIO_Init+0x1fa>
 80016b4:	2306      	movs	r3, #6
 80016b6:	e008      	b.n	80016ca <HAL_GPIO_Init+0x1fa>
 80016b8:	2304      	movs	r3, #4
 80016ba:	e006      	b.n	80016ca <HAL_GPIO_Init+0x1fa>
 80016bc:	2303      	movs	r3, #3
 80016be:	e004      	b.n	80016ca <HAL_GPIO_Init+0x1fa>
 80016c0:	2302      	movs	r3, #2
 80016c2:	e002      	b.n	80016ca <HAL_GPIO_Init+0x1fa>
 80016c4:	2301      	movs	r3, #1
 80016c6:	e000      	b.n	80016ca <HAL_GPIO_Init+0x1fa>
 80016c8:	2300      	movs	r3, #0
 80016ca:	697a      	ldr	r2, [r7, #20]
 80016cc:	f002 0203 	and.w	r2, r2, #3
 80016d0:	0092      	lsls	r2, r2, #2
 80016d2:	4093      	lsls	r3, r2
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	4313      	orrs	r3, r2
 80016d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016da:	4937      	ldr	r1, [pc, #220]	@ (80017b8 <HAL_GPIO_Init+0x2e8>)
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	089b      	lsrs	r3, r3, #2
 80016e0:	3302      	adds	r3, #2
 80016e2:	693a      	ldr	r2, [r7, #16]
 80016e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016e8:	4b39      	ldr	r3, [pc, #228]	@ (80017d0 <HAL_GPIO_Init+0x300>)
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	43db      	mvns	r3, r3
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	4013      	ands	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d003      	beq.n	800170c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	4313      	orrs	r3, r2
 800170a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800170c:	4a30      	ldr	r2, [pc, #192]	@ (80017d0 <HAL_GPIO_Init+0x300>)
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001712:	4b2f      	ldr	r3, [pc, #188]	@ (80017d0 <HAL_GPIO_Init+0x300>)
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	43db      	mvns	r3, r3
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	4013      	ands	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d003      	beq.n	8001736 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4313      	orrs	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001736:	4a26      	ldr	r2, [pc, #152]	@ (80017d0 <HAL_GPIO_Init+0x300>)
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800173c:	4b24      	ldr	r3, [pc, #144]	@ (80017d0 <HAL_GPIO_Init+0x300>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	43db      	mvns	r3, r3
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	4013      	ands	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001754:	2b00      	cmp	r3, #0
 8001756:	d003      	beq.n	8001760 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001758:	693a      	ldr	r2, [r7, #16]
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	4313      	orrs	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001760:	4a1b      	ldr	r2, [pc, #108]	@ (80017d0 <HAL_GPIO_Init+0x300>)
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001766:	4b1a      	ldr	r3, [pc, #104]	@ (80017d0 <HAL_GPIO_Init+0x300>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	43db      	mvns	r3, r3
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	4013      	ands	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d003      	beq.n	800178a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4313      	orrs	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800178a:	4a11      	ldr	r2, [pc, #68]	@ (80017d0 <HAL_GPIO_Init+0x300>)
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	3301      	adds	r3, #1
 8001794:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	fa22 f303 	lsr.w	r3, r2, r3
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	f47f ae9d 	bne.w	80014e0 <HAL_GPIO_Init+0x10>
  }
}
 80017a6:	bf00      	nop
 80017a8:	bf00      	nop
 80017aa:	371c      	adds	r7, #28
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	40021000 	.word	0x40021000
 80017b8:	40010000 	.word	0x40010000
 80017bc:	48000400 	.word	0x48000400
 80017c0:	48000800 	.word	0x48000800
 80017c4:	48000c00 	.word	0x48000c00
 80017c8:	48001000 	.word	0x48001000
 80017cc:	48001400 	.word	0x48001400
 80017d0:	40010400 	.word	0x40010400

080017d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	460b      	mov	r3, r1
 80017de:	807b      	strh	r3, [r7, #2]
 80017e0:	4613      	mov	r3, r2
 80017e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017e4:	787b      	ldrb	r3, [r7, #1]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d003      	beq.n	80017f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017ea:	887a      	ldrh	r2, [r7, #2]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017f0:	e002      	b.n	80017f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017f2:	887a      	ldrh	r2, [r7, #2]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr

08001804 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d141      	bne.n	8001896 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001812:	4b4b      	ldr	r3, [pc, #300]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800181a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800181e:	d131      	bne.n	8001884 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001820:	4b47      	ldr	r3, [pc, #284]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001822:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001826:	4a46      	ldr	r2, [pc, #280]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001828:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800182c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001830:	4b43      	ldr	r3, [pc, #268]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001838:	4a41      	ldr	r2, [pc, #260]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800183a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800183e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001840:	4b40      	ldr	r3, [pc, #256]	@ (8001944 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2232      	movs	r2, #50	@ 0x32
 8001846:	fb02 f303 	mul.w	r3, r2, r3
 800184a:	4a3f      	ldr	r2, [pc, #252]	@ (8001948 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800184c:	fba2 2303 	umull	r2, r3, r2, r3
 8001850:	0c9b      	lsrs	r3, r3, #18
 8001852:	3301      	adds	r3, #1
 8001854:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001856:	e002      	b.n	800185e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	3b01      	subs	r3, #1
 800185c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800185e:	4b38      	ldr	r3, [pc, #224]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001860:	695b      	ldr	r3, [r3, #20]
 8001862:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001866:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800186a:	d102      	bne.n	8001872 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1f2      	bne.n	8001858 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001872:	4b33      	ldr	r3, [pc, #204]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001874:	695b      	ldr	r3, [r3, #20]
 8001876:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800187a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800187e:	d158      	bne.n	8001932 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e057      	b.n	8001934 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001884:	4b2e      	ldr	r3, [pc, #184]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001886:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800188a:	4a2d      	ldr	r2, [pc, #180]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800188c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001890:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001894:	e04d      	b.n	8001932 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800189c:	d141      	bne.n	8001922 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800189e:	4b28      	ldr	r3, [pc, #160]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80018a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018aa:	d131      	bne.n	8001910 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80018ac:	4b24      	ldr	r3, [pc, #144]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018b2:	4a23      	ldr	r2, [pc, #140]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018bc:	4b20      	ldr	r3, [pc, #128]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018c4:	4a1e      	ldr	r2, [pc, #120]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001944 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2232      	movs	r2, #50	@ 0x32
 80018d2:	fb02 f303 	mul.w	r3, r2, r3
 80018d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001948 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80018d8:	fba2 2303 	umull	r2, r3, r2, r3
 80018dc:	0c9b      	lsrs	r3, r3, #18
 80018de:	3301      	adds	r3, #1
 80018e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018e2:	e002      	b.n	80018ea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	3b01      	subs	r3, #1
 80018e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018ea:	4b15      	ldr	r3, [pc, #84]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018ec:	695b      	ldr	r3, [r3, #20]
 80018ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018f6:	d102      	bne.n	80018fe <HAL_PWREx_ControlVoltageScaling+0xfa>
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1f2      	bne.n	80018e4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018fe:	4b10      	ldr	r3, [pc, #64]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001906:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800190a:	d112      	bne.n	8001932 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800190c:	2303      	movs	r3, #3
 800190e:	e011      	b.n	8001934 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001910:	4b0b      	ldr	r3, [pc, #44]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001916:	4a0a      	ldr	r2, [pc, #40]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001918:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800191c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001920:	e007      	b.n	8001932 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001922:	4b07      	ldr	r3, [pc, #28]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800192a:	4a05      	ldr	r2, [pc, #20]	@ (8001940 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800192c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001930:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001932:	2300      	movs	r3, #0
}
 8001934:	4618      	mov	r0, r3
 8001936:	3714      	adds	r7, #20
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	40007000 	.word	0x40007000
 8001944:	20000000 	.word	0x20000000
 8001948:	431bde83 	.word	0x431bde83

0800194c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001950:	4b05      	ldr	r3, [pc, #20]	@ (8001968 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	4a04      	ldr	r2, [pc, #16]	@ (8001968 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001956:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800195a:	6093      	str	r3, [r2, #8]
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	40007000 	.word	0x40007000

0800196c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b088      	sub	sp, #32
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d101      	bne.n	800197e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e2fe      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b00      	cmp	r3, #0
 8001988:	d075      	beq.n	8001a76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800198a:	4b97      	ldr	r3, [pc, #604]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	f003 030c 	and.w	r3, r3, #12
 8001992:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001994:	4b94      	ldr	r3, [pc, #592]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	f003 0303 	and.w	r3, r3, #3
 800199c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	2b0c      	cmp	r3, #12
 80019a2:	d102      	bne.n	80019aa <HAL_RCC_OscConfig+0x3e>
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	2b03      	cmp	r3, #3
 80019a8:	d002      	beq.n	80019b0 <HAL_RCC_OscConfig+0x44>
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	2b08      	cmp	r3, #8
 80019ae:	d10b      	bne.n	80019c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019b0:	4b8d      	ldr	r3, [pc, #564]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d05b      	beq.n	8001a74 <HAL_RCC_OscConfig+0x108>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d157      	bne.n	8001a74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e2d9      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019d0:	d106      	bne.n	80019e0 <HAL_RCC_OscConfig+0x74>
 80019d2:	4b85      	ldr	r3, [pc, #532]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a84      	ldr	r2, [pc, #528]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 80019d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	e01d      	b.n	8001a1c <HAL_RCC_OscConfig+0xb0>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019e8:	d10c      	bne.n	8001a04 <HAL_RCC_OscConfig+0x98>
 80019ea:	4b7f      	ldr	r3, [pc, #508]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a7e      	ldr	r2, [pc, #504]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 80019f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019f4:	6013      	str	r3, [r2, #0]
 80019f6:	4b7c      	ldr	r3, [pc, #496]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a7b      	ldr	r2, [pc, #492]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 80019fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	e00b      	b.n	8001a1c <HAL_RCC_OscConfig+0xb0>
 8001a04:	4b78      	ldr	r3, [pc, #480]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a77      	ldr	r2, [pc, #476]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001a0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a0e:	6013      	str	r3, [r2, #0]
 8001a10:	4b75      	ldr	r3, [pc, #468]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a74      	ldr	r2, [pc, #464]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001a16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d013      	beq.n	8001a4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a24:	f7ff fbb0 	bl	8001188 <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a2c:	f7ff fbac 	bl	8001188 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b64      	cmp	r3, #100	@ 0x64
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e29e      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a3e:	4b6a      	ldr	r3, [pc, #424]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0f0      	beq.n	8001a2c <HAL_RCC_OscConfig+0xc0>
 8001a4a:	e014      	b.n	8001a76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a4c:	f7ff fb9c 	bl	8001188 <HAL_GetTick>
 8001a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a52:	e008      	b.n	8001a66 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a54:	f7ff fb98 	bl	8001188 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b64      	cmp	r3, #100	@ 0x64
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e28a      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a66:	4b60      	ldr	r3, [pc, #384]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d1f0      	bne.n	8001a54 <HAL_RCC_OscConfig+0xe8>
 8001a72:	e000      	b.n	8001a76 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d075      	beq.n	8001b6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a82:	4b59      	ldr	r3, [pc, #356]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f003 030c 	and.w	r3, r3, #12
 8001a8a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a8c:	4b56      	ldr	r3, [pc, #344]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	f003 0303 	and.w	r3, r3, #3
 8001a94:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	2b0c      	cmp	r3, #12
 8001a9a:	d102      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x136>
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d002      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x13c>
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	2b04      	cmp	r3, #4
 8001aa6:	d11f      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001aa8:	4b4f      	ldr	r3, [pc, #316]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d005      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x154>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d101      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e25d      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac0:	4b49      	ldr	r3, [pc, #292]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	691b      	ldr	r3, [r3, #16]
 8001acc:	061b      	lsls	r3, r3, #24
 8001ace:	4946      	ldr	r1, [pc, #280]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001ad4:	4b45      	ldr	r3, [pc, #276]	@ (8001bec <HAL_RCC_OscConfig+0x280>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff fb09 	bl	80010f0 <HAL_InitTick>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d043      	beq.n	8001b6c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e249      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d023      	beq.n	8001b38 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001af0:	4b3d      	ldr	r3, [pc, #244]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a3c      	ldr	r2, [pc, #240]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001af6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001afa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001afc:	f7ff fb44 	bl	8001188 <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b02:	e008      	b.n	8001b16 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b04:	f7ff fb40 	bl	8001188 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e232      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b16:	4b34      	ldr	r3, [pc, #208]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d0f0      	beq.n	8001b04 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b22:	4b31      	ldr	r3, [pc, #196]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	061b      	lsls	r3, r3, #24
 8001b30:	492d      	ldr	r1, [pc, #180]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	604b      	str	r3, [r1, #4]
 8001b36:	e01a      	b.n	8001b6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b38:	4b2b      	ldr	r3, [pc, #172]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a2a      	ldr	r2, [pc, #168]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001b3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b44:	f7ff fb20 	bl	8001188 <HAL_GetTick>
 8001b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b4a:	e008      	b.n	8001b5e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b4c:	f7ff fb1c 	bl	8001188 <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e20e      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b5e:	4b22      	ldr	r3, [pc, #136]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1f0      	bne.n	8001b4c <HAL_RCC_OscConfig+0x1e0>
 8001b6a:	e000      	b.n	8001b6e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0308 	and.w	r3, r3, #8
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d041      	beq.n	8001bfe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	695b      	ldr	r3, [r3, #20]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d01c      	beq.n	8001bbc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b82:	4b19      	ldr	r3, [pc, #100]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001b84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b88:	4a17      	ldr	r2, [pc, #92]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b92:	f7ff faf9 	bl	8001188 <HAL_GetTick>
 8001b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b98:	e008      	b.n	8001bac <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b9a:	f7ff faf5 	bl	8001188 <HAL_GetTick>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d901      	bls.n	8001bac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	e1e7      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bac:	4b0e      	ldr	r3, [pc, #56]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001bae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d0ef      	beq.n	8001b9a <HAL_RCC_OscConfig+0x22e>
 8001bba:	e020      	b.n	8001bfe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bc2:	4a09      	ldr	r2, [pc, #36]	@ (8001be8 <HAL_RCC_OscConfig+0x27c>)
 8001bc4:	f023 0301 	bic.w	r3, r3, #1
 8001bc8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bcc:	f7ff fadc 	bl	8001188 <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bd2:	e00d      	b.n	8001bf0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bd4:	f7ff fad8 	bl	8001188 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d906      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e1ca      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
 8001be6:	bf00      	nop
 8001be8:	40021000 	.word	0x40021000
 8001bec:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bf0:	4b8c      	ldr	r3, [pc, #560]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1ea      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0304 	and.w	r3, r3, #4
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 80a6 	beq.w	8001d58 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001c10:	4b84      	ldr	r3, [pc, #528]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d101      	bne.n	8001c20 <HAL_RCC_OscConfig+0x2b4>
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e000      	b.n	8001c22 <HAL_RCC_OscConfig+0x2b6>
 8001c20:	2300      	movs	r3, #0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d00d      	beq.n	8001c42 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c26:	4b7f      	ldr	r3, [pc, #508]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c2a:	4a7e      	ldr	r2, [pc, #504]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001c2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c30:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c32:	4b7c      	ldr	r3, [pc, #496]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c42:	4b79      	ldr	r3, [pc, #484]	@ (8001e28 <HAL_RCC_OscConfig+0x4bc>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d118      	bne.n	8001c80 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c4e:	4b76      	ldr	r3, [pc, #472]	@ (8001e28 <HAL_RCC_OscConfig+0x4bc>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a75      	ldr	r2, [pc, #468]	@ (8001e28 <HAL_RCC_OscConfig+0x4bc>)
 8001c54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c5a:	f7ff fa95 	bl	8001188 <HAL_GetTick>
 8001c5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c60:	e008      	b.n	8001c74 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c62:	f7ff fa91 	bl	8001188 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e183      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c74:	4b6c      	ldr	r3, [pc, #432]	@ (8001e28 <HAL_RCC_OscConfig+0x4bc>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d0f0      	beq.n	8001c62 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d108      	bne.n	8001c9a <HAL_RCC_OscConfig+0x32e>
 8001c88:	4b66      	ldr	r3, [pc, #408]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c8e:	4a65      	ldr	r2, [pc, #404]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c98:	e024      	b.n	8001ce4 <HAL_RCC_OscConfig+0x378>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	2b05      	cmp	r3, #5
 8001ca0:	d110      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x358>
 8001ca2:	4b60      	ldr	r3, [pc, #384]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ca8:	4a5e      	ldr	r2, [pc, #376]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001caa:	f043 0304 	orr.w	r3, r3, #4
 8001cae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001cb2:	4b5c      	ldr	r3, [pc, #368]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cb8:	4a5a      	ldr	r2, [pc, #360]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001cba:	f043 0301 	orr.w	r3, r3, #1
 8001cbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001cc2:	e00f      	b.n	8001ce4 <HAL_RCC_OscConfig+0x378>
 8001cc4:	4b57      	ldr	r3, [pc, #348]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cca:	4a56      	ldr	r2, [pc, #344]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001ccc:	f023 0301 	bic.w	r3, r3, #1
 8001cd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001cd4:	4b53      	ldr	r3, [pc, #332]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cda:	4a52      	ldr	r2, [pc, #328]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001cdc:	f023 0304 	bic.w	r3, r3, #4
 8001ce0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d016      	beq.n	8001d1a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cec:	f7ff fa4c 	bl	8001188 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cf2:	e00a      	b.n	8001d0a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cf4:	f7ff fa48 	bl	8001188 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e138      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d0a:	4b46      	ldr	r3, [pc, #280]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0ed      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x388>
 8001d18:	e015      	b.n	8001d46 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d1a:	f7ff fa35 	bl	8001188 <HAL_GetTick>
 8001d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d20:	e00a      	b.n	8001d38 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d22:	f7ff fa31 	bl	8001188 <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d901      	bls.n	8001d38 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001d34:	2303      	movs	r3, #3
 8001d36:	e121      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d38:	4b3a      	ldr	r3, [pc, #232]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d1ed      	bne.n	8001d22 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d46:	7ffb      	ldrb	r3, [r7, #31]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d105      	bne.n	8001d58 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d4c:	4b35      	ldr	r3, [pc, #212]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d50:	4a34      	ldr	r2, [pc, #208]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001d52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d56:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0320 	and.w	r3, r3, #32
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d03c      	beq.n	8001dde <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d01c      	beq.n	8001da6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d6c:	4b2d      	ldr	r3, [pc, #180]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001d6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d72:	4a2c      	ldr	r2, [pc, #176]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001d74:	f043 0301 	orr.w	r3, r3, #1
 8001d78:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d7c:	f7ff fa04 	bl	8001188 <HAL_GetTick>
 8001d80:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d84:	f7ff fa00 	bl	8001188 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e0f2      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001d96:	4b23      	ldr	r3, [pc, #140]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001d98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d0ef      	beq.n	8001d84 <HAL_RCC_OscConfig+0x418>
 8001da4:	e01b      	b.n	8001dde <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001da6:	4b1f      	ldr	r3, [pc, #124]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001da8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001dac:	4a1d      	ldr	r2, [pc, #116]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001dae:	f023 0301 	bic.w	r3, r3, #1
 8001db2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001db6:	f7ff f9e7 	bl	8001188 <HAL_GetTick>
 8001dba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001dbc:	e008      	b.n	8001dd0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001dbe:	f7ff f9e3 	bl	8001188 <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e0d5      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001dd0:	4b14      	ldr	r3, [pc, #80]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001dd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1ef      	bne.n	8001dbe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 80c9 	beq.w	8001f7a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001de8:	4b0e      	ldr	r3, [pc, #56]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f003 030c 	and.w	r3, r3, #12
 8001df0:	2b0c      	cmp	r3, #12
 8001df2:	f000 8083 	beq.w	8001efc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	69db      	ldr	r3, [r3, #28]
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d15e      	bne.n	8001ebc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dfe:	4b09      	ldr	r3, [pc, #36]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a08      	ldr	r2, [pc, #32]	@ (8001e24 <HAL_RCC_OscConfig+0x4b8>)
 8001e04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e0a:	f7ff f9bd 	bl	8001188 <HAL_GetTick>
 8001e0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e10:	e00c      	b.n	8001e2c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e12:	f7ff f9b9 	bl	8001188 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d905      	bls.n	8001e2c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e0ab      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
 8001e24:	40021000 	.word	0x40021000
 8001e28:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e2c:	4b55      	ldr	r3, [pc, #340]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1ec      	bne.n	8001e12 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e38:	4b52      	ldr	r3, [pc, #328]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001e3a:	68da      	ldr	r2, [r3, #12]
 8001e3c:	4b52      	ldr	r3, [pc, #328]	@ (8001f88 <HAL_RCC_OscConfig+0x61c>)
 8001e3e:	4013      	ands	r3, r2
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6a11      	ldr	r1, [r2, #32]
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e48:	3a01      	subs	r2, #1
 8001e4a:	0112      	lsls	r2, r2, #4
 8001e4c:	4311      	orrs	r1, r2
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001e52:	0212      	lsls	r2, r2, #8
 8001e54:	4311      	orrs	r1, r2
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001e5a:	0852      	lsrs	r2, r2, #1
 8001e5c:	3a01      	subs	r2, #1
 8001e5e:	0552      	lsls	r2, r2, #21
 8001e60:	4311      	orrs	r1, r2
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001e66:	0852      	lsrs	r2, r2, #1
 8001e68:	3a01      	subs	r2, #1
 8001e6a:	0652      	lsls	r2, r2, #25
 8001e6c:	4311      	orrs	r1, r2
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001e72:	06d2      	lsls	r2, r2, #27
 8001e74:	430a      	orrs	r2, r1
 8001e76:	4943      	ldr	r1, [pc, #268]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e7c:	4b41      	ldr	r3, [pc, #260]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a40      	ldr	r2, [pc, #256]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001e82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e86:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e88:	4b3e      	ldr	r3, [pc, #248]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	4a3d      	ldr	r2, [pc, #244]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001e8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e92:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e94:	f7ff f978 	bl	8001188 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e9c:	f7ff f974 	bl	8001188 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e066      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001eae:	4b35      	ldr	r3, [pc, #212]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0f0      	beq.n	8001e9c <HAL_RCC_OscConfig+0x530>
 8001eba:	e05e      	b.n	8001f7a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ebc:	4b31      	ldr	r3, [pc, #196]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a30      	ldr	r2, [pc, #192]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001ec2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ec6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec8:	f7ff f95e 	bl	8001188 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ed0:	f7ff f95a 	bl	8001188 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e04c      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ee2:	4b28      	ldr	r3, [pc, #160]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1f0      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001eee:	4b25      	ldr	r3, [pc, #148]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001ef0:	68da      	ldr	r2, [r3, #12]
 8001ef2:	4924      	ldr	r1, [pc, #144]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001ef4:	4b25      	ldr	r3, [pc, #148]	@ (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	60cb      	str	r3, [r1, #12]
 8001efa:	e03e      	b.n	8001f7a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69db      	ldr	r3, [r3, #28]
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d101      	bne.n	8001f08 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e039      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001f08:	4b1e      	ldr	r3, [pc, #120]	@ (8001f84 <HAL_RCC_OscConfig+0x618>)
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	f003 0203 	and.w	r2, r3, #3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d12c      	bne.n	8001f76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f26:	3b01      	subs	r3, #1
 8001f28:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d123      	bne.n	8001f76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f38:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d11b      	bne.n	8001f76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f48:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d113      	bne.n	8001f76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f58:	085b      	lsrs	r3, r3, #1
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d109      	bne.n	8001f76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f6c:	085b      	lsrs	r3, r3, #1
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d001      	beq.n	8001f7a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e000      	b.n	8001f7c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3720      	adds	r7, #32
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40021000 	.word	0x40021000
 8001f88:	019f800c 	.word	0x019f800c
 8001f8c:	feeefffc 	.word	0xfeeefffc

08001f90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d101      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e11e      	b.n	80021e6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fa8:	4b91      	ldr	r3, [pc, #580]	@ (80021f0 <HAL_RCC_ClockConfig+0x260>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 030f 	and.w	r3, r3, #15
 8001fb0:	683a      	ldr	r2, [r7, #0]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d910      	bls.n	8001fd8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fb6:	4b8e      	ldr	r3, [pc, #568]	@ (80021f0 <HAL_RCC_ClockConfig+0x260>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f023 020f 	bic.w	r2, r3, #15
 8001fbe:	498c      	ldr	r1, [pc, #560]	@ (80021f0 <HAL_RCC_ClockConfig+0x260>)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fc6:	4b8a      	ldr	r3, [pc, #552]	@ (80021f0 <HAL_RCC_ClockConfig+0x260>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 030f 	and.w	r3, r3, #15
 8001fce:	683a      	ldr	r2, [r7, #0]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d001      	beq.n	8001fd8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e106      	b.n	80021e6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0301 	and.w	r3, r3, #1
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d073      	beq.n	80020cc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	2b03      	cmp	r3, #3
 8001fea:	d129      	bne.n	8002040 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fec:	4b81      	ldr	r3, [pc, #516]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d101      	bne.n	8001ffc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e0f4      	b.n	80021e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001ffc:	f000 f99e 	bl	800233c <RCC_GetSysClockFreqFromPLLSource>
 8002000:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	4a7c      	ldr	r2, [pc, #496]	@ (80021f8 <HAL_RCC_ClockConfig+0x268>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d93f      	bls.n	800208a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800200a:	4b7a      	ldr	r3, [pc, #488]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d009      	beq.n	800202a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800201e:	2b00      	cmp	r3, #0
 8002020:	d033      	beq.n	800208a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002026:	2b00      	cmp	r3, #0
 8002028:	d12f      	bne.n	800208a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800202a:	4b72      	ldr	r3, [pc, #456]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002032:	4a70      	ldr	r2, [pc, #448]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 8002034:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002038:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800203a:	2380      	movs	r3, #128	@ 0x80
 800203c:	617b      	str	r3, [r7, #20]
 800203e:	e024      	b.n	800208a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	2b02      	cmp	r3, #2
 8002046:	d107      	bne.n	8002058 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002048:	4b6a      	ldr	r3, [pc, #424]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d109      	bne.n	8002068 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e0c6      	b.n	80021e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002058:	4b66      	ldr	r3, [pc, #408]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002060:	2b00      	cmp	r3, #0
 8002062:	d101      	bne.n	8002068 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e0be      	b.n	80021e6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002068:	f000 f8ce 	bl	8002208 <HAL_RCC_GetSysClockFreq>
 800206c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	4a61      	ldr	r2, [pc, #388]	@ (80021f8 <HAL_RCC_ClockConfig+0x268>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d909      	bls.n	800208a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002076:	4b5f      	ldr	r3, [pc, #380]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800207e:	4a5d      	ldr	r2, [pc, #372]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 8002080:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002084:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002086:	2380      	movs	r3, #128	@ 0x80
 8002088:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800208a:	4b5a      	ldr	r3, [pc, #360]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f023 0203 	bic.w	r2, r3, #3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	4957      	ldr	r1, [pc, #348]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 8002098:	4313      	orrs	r3, r2
 800209a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800209c:	f7ff f874 	bl	8001188 <HAL_GetTick>
 80020a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020a2:	e00a      	b.n	80020ba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020a4:	f7ff f870 	bl	8001188 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e095      	b.n	80021e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ba:	4b4e      	ldr	r3, [pc, #312]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f003 020c 	and.w	r2, r3, #12
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d1eb      	bne.n	80020a4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d023      	beq.n	8002120 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0304 	and.w	r3, r3, #4
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d005      	beq.n	80020f0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020e4:	4b43      	ldr	r3, [pc, #268]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	4a42      	ldr	r2, [pc, #264]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 80020ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80020ee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0308 	and.w	r3, r3, #8
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d007      	beq.n	800210c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80020fc:	4b3d      	ldr	r3, [pc, #244]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002104:	4a3b      	ldr	r2, [pc, #236]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 8002106:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800210a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800210c:	4b39      	ldr	r3, [pc, #228]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	4936      	ldr	r1, [pc, #216]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 800211a:	4313      	orrs	r3, r2
 800211c:	608b      	str	r3, [r1, #8]
 800211e:	e008      	b.n	8002132 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	2b80      	cmp	r3, #128	@ 0x80
 8002124:	d105      	bne.n	8002132 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002126:	4b33      	ldr	r3, [pc, #204]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	4a32      	ldr	r2, [pc, #200]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 800212c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002130:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002132:	4b2f      	ldr	r3, [pc, #188]	@ (80021f0 <HAL_RCC_ClockConfig+0x260>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 030f 	and.w	r3, r3, #15
 800213a:	683a      	ldr	r2, [r7, #0]
 800213c:	429a      	cmp	r2, r3
 800213e:	d21d      	bcs.n	800217c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002140:	4b2b      	ldr	r3, [pc, #172]	@ (80021f0 <HAL_RCC_ClockConfig+0x260>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f023 020f 	bic.w	r2, r3, #15
 8002148:	4929      	ldr	r1, [pc, #164]	@ (80021f0 <HAL_RCC_ClockConfig+0x260>)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	4313      	orrs	r3, r2
 800214e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002150:	f7ff f81a 	bl	8001188 <HAL_GetTick>
 8002154:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002156:	e00a      	b.n	800216e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002158:	f7ff f816 	bl	8001188 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002166:	4293      	cmp	r3, r2
 8002168:	d901      	bls.n	800216e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e03b      	b.n	80021e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800216e:	4b20      	ldr	r3, [pc, #128]	@ (80021f0 <HAL_RCC_ClockConfig+0x260>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 030f 	and.w	r3, r3, #15
 8002176:	683a      	ldr	r2, [r7, #0]
 8002178:	429a      	cmp	r2, r3
 800217a:	d1ed      	bne.n	8002158 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0304 	and.w	r3, r3, #4
 8002184:	2b00      	cmp	r3, #0
 8002186:	d008      	beq.n	800219a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002188:	4b1a      	ldr	r3, [pc, #104]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	4917      	ldr	r1, [pc, #92]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 8002196:	4313      	orrs	r3, r2
 8002198:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0308 	and.w	r3, r3, #8
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d009      	beq.n	80021ba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021a6:	4b13      	ldr	r3, [pc, #76]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	00db      	lsls	r3, r3, #3
 80021b4:	490f      	ldr	r1, [pc, #60]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021ba:	f000 f825 	bl	8002208 <HAL_RCC_GetSysClockFreq>
 80021be:	4602      	mov	r2, r0
 80021c0:	4b0c      	ldr	r3, [pc, #48]	@ (80021f4 <HAL_RCC_ClockConfig+0x264>)
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	091b      	lsrs	r3, r3, #4
 80021c6:	f003 030f 	and.w	r3, r3, #15
 80021ca:	490c      	ldr	r1, [pc, #48]	@ (80021fc <HAL_RCC_ClockConfig+0x26c>)
 80021cc:	5ccb      	ldrb	r3, [r1, r3]
 80021ce:	f003 031f 	and.w	r3, r3, #31
 80021d2:	fa22 f303 	lsr.w	r3, r2, r3
 80021d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002200 <HAL_RCC_ClockConfig+0x270>)
 80021d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80021da:	4b0a      	ldr	r3, [pc, #40]	@ (8002204 <HAL_RCC_ClockConfig+0x274>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4618      	mov	r0, r3
 80021e0:	f7fe ff86 	bl	80010f0 <HAL_InitTick>
 80021e4:	4603      	mov	r3, r0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40022000 	.word	0x40022000
 80021f4:	40021000 	.word	0x40021000
 80021f8:	04c4b400 	.word	0x04c4b400
 80021fc:	080093cc 	.word	0x080093cc
 8002200:	20000000 	.word	0x20000000
 8002204:	20000004 	.word	0x20000004

08002208 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002208:	b480      	push	{r7}
 800220a:	b087      	sub	sp, #28
 800220c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800220e:	4b2c      	ldr	r3, [pc, #176]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f003 030c 	and.w	r3, r3, #12
 8002216:	2b04      	cmp	r3, #4
 8002218:	d102      	bne.n	8002220 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800221a:	4b2a      	ldr	r3, [pc, #168]	@ (80022c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800221c:	613b      	str	r3, [r7, #16]
 800221e:	e047      	b.n	80022b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002220:	4b27      	ldr	r3, [pc, #156]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f003 030c 	and.w	r3, r3, #12
 8002228:	2b08      	cmp	r3, #8
 800222a:	d102      	bne.n	8002232 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800222c:	4b26      	ldr	r3, [pc, #152]	@ (80022c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800222e:	613b      	str	r3, [r7, #16]
 8002230:	e03e      	b.n	80022b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002232:	4b23      	ldr	r3, [pc, #140]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f003 030c 	and.w	r3, r3, #12
 800223a:	2b0c      	cmp	r3, #12
 800223c:	d136      	bne.n	80022ac <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800223e:	4b20      	ldr	r3, [pc, #128]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	f003 0303 	and.w	r3, r3, #3
 8002246:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002248:	4b1d      	ldr	r3, [pc, #116]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	091b      	lsrs	r3, r3, #4
 800224e:	f003 030f 	and.w	r3, r3, #15
 8002252:	3301      	adds	r3, #1
 8002254:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2b03      	cmp	r3, #3
 800225a:	d10c      	bne.n	8002276 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800225c:	4a1a      	ldr	r2, [pc, #104]	@ (80022c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	fbb2 f3f3 	udiv	r3, r2, r3
 8002264:	4a16      	ldr	r2, [pc, #88]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002266:	68d2      	ldr	r2, [r2, #12]
 8002268:	0a12      	lsrs	r2, r2, #8
 800226a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800226e:	fb02 f303 	mul.w	r3, r2, r3
 8002272:	617b      	str	r3, [r7, #20]
      break;
 8002274:	e00c      	b.n	8002290 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002276:	4a13      	ldr	r2, [pc, #76]	@ (80022c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	fbb2 f3f3 	udiv	r3, r2, r3
 800227e:	4a10      	ldr	r2, [pc, #64]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002280:	68d2      	ldr	r2, [r2, #12]
 8002282:	0a12      	lsrs	r2, r2, #8
 8002284:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002288:	fb02 f303 	mul.w	r3, r2, r3
 800228c:	617b      	str	r3, [r7, #20]
      break;
 800228e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002290:	4b0b      	ldr	r3, [pc, #44]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	0e5b      	lsrs	r3, r3, #25
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	3301      	adds	r3, #1
 800229c:	005b      	lsls	r3, r3, #1
 800229e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80022a0:	697a      	ldr	r2, [r7, #20]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80022a8:	613b      	str	r3, [r7, #16]
 80022aa:	e001      	b.n	80022b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80022ac:	2300      	movs	r3, #0
 80022ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80022b0:	693b      	ldr	r3, [r7, #16]
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	371c      	adds	r7, #28
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	40021000 	.word	0x40021000
 80022c4:	00f42400 	.word	0x00f42400
 80022c8:	007a1200 	.word	0x007a1200

080022cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022d0:	4b03      	ldr	r3, [pc, #12]	@ (80022e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80022d2:	681b      	ldr	r3, [r3, #0]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	20000000 	.word	0x20000000

080022e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80022e8:	f7ff fff0 	bl	80022cc <HAL_RCC_GetHCLKFreq>
 80022ec:	4602      	mov	r2, r0
 80022ee:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	0a1b      	lsrs	r3, r3, #8
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	4904      	ldr	r1, [pc, #16]	@ (800230c <HAL_RCC_GetPCLK1Freq+0x28>)
 80022fa:	5ccb      	ldrb	r3, [r1, r3]
 80022fc:	f003 031f 	and.w	r3, r3, #31
 8002300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002304:	4618      	mov	r0, r3
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40021000 	.word	0x40021000
 800230c:	080093dc 	.word	0x080093dc

08002310 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002314:	f7ff ffda 	bl	80022cc <HAL_RCC_GetHCLKFreq>
 8002318:	4602      	mov	r2, r0
 800231a:	4b06      	ldr	r3, [pc, #24]	@ (8002334 <HAL_RCC_GetPCLK2Freq+0x24>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	0adb      	lsrs	r3, r3, #11
 8002320:	f003 0307 	and.w	r3, r3, #7
 8002324:	4904      	ldr	r1, [pc, #16]	@ (8002338 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002326:	5ccb      	ldrb	r3, [r1, r3]
 8002328:	f003 031f 	and.w	r3, r3, #31
 800232c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002330:	4618      	mov	r0, r3
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40021000 	.word	0x40021000
 8002338:	080093dc 	.word	0x080093dc

0800233c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800233c:	b480      	push	{r7}
 800233e:	b087      	sub	sp, #28
 8002340:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002342:	4b1e      	ldr	r3, [pc, #120]	@ (80023bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	f003 0303 	and.w	r3, r3, #3
 800234a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800234c:	4b1b      	ldr	r3, [pc, #108]	@ (80023bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	091b      	lsrs	r3, r3, #4
 8002352:	f003 030f 	and.w	r3, r3, #15
 8002356:	3301      	adds	r3, #1
 8002358:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	2b03      	cmp	r3, #3
 800235e:	d10c      	bne.n	800237a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002360:	4a17      	ldr	r2, [pc, #92]	@ (80023c0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	fbb2 f3f3 	udiv	r3, r2, r3
 8002368:	4a14      	ldr	r2, [pc, #80]	@ (80023bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800236a:	68d2      	ldr	r2, [r2, #12]
 800236c:	0a12      	lsrs	r2, r2, #8
 800236e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002372:	fb02 f303 	mul.w	r3, r2, r3
 8002376:	617b      	str	r3, [r7, #20]
    break;
 8002378:	e00c      	b.n	8002394 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800237a:	4a12      	ldr	r2, [pc, #72]	@ (80023c4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002382:	4a0e      	ldr	r2, [pc, #56]	@ (80023bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002384:	68d2      	ldr	r2, [r2, #12]
 8002386:	0a12      	lsrs	r2, r2, #8
 8002388:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800238c:	fb02 f303 	mul.w	r3, r2, r3
 8002390:	617b      	str	r3, [r7, #20]
    break;
 8002392:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002394:	4b09      	ldr	r3, [pc, #36]	@ (80023bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	0e5b      	lsrs	r3, r3, #25
 800239a:	f003 0303 	and.w	r3, r3, #3
 800239e:	3301      	adds	r3, #1
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80023ae:	687b      	ldr	r3, [r7, #4]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	371c      	adds	r7, #28
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr
 80023bc:	40021000 	.word	0x40021000
 80023c0:	007a1200 	.word	0x007a1200
 80023c4:	00f42400 	.word	0x00f42400

080023c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80023d0:	2300      	movs	r3, #0
 80023d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023d4:	2300      	movs	r3, #0
 80023d6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	f000 8098 	beq.w	8002516 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023e6:	2300      	movs	r3, #0
 80023e8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ea:	4b43      	ldr	r3, [pc, #268]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10d      	bne.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023f6:	4b40      	ldr	r3, [pc, #256]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023fa:	4a3f      	ldr	r2, [pc, #252]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002400:	6593      	str	r3, [r2, #88]	@ 0x58
 8002402:	4b3d      	ldr	r3, [pc, #244]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800240e:	2301      	movs	r3, #1
 8002410:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002412:	4b3a      	ldr	r3, [pc, #232]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a39      	ldr	r2, [pc, #228]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002418:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800241c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800241e:	f7fe feb3 	bl	8001188 <HAL_GetTick>
 8002422:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002424:	e009      	b.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002426:	f7fe feaf 	bl	8001188 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	2b02      	cmp	r3, #2
 8002432:	d902      	bls.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	74fb      	strb	r3, [r7, #19]
        break;
 8002438:	e005      	b.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800243a:	4b30      	ldr	r3, [pc, #192]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0ef      	beq.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002446:	7cfb      	ldrb	r3, [r7, #19]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d159      	bne.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800244c:	4b2a      	ldr	r3, [pc, #168]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800244e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002452:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002456:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d01e      	beq.n	800249c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	429a      	cmp	r2, r3
 8002466:	d019      	beq.n	800249c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002468:	4b23      	ldr	r3, [pc, #140]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800246a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800246e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002472:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002474:	4b20      	ldr	r3, [pc, #128]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800247a:	4a1f      	ldr	r2, [pc, #124]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800247c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002480:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002484:	4b1c      	ldr	r3, [pc, #112]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800248a:	4a1b      	ldr	r2, [pc, #108]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800248c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002490:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002494:	4a18      	ldr	r2, [pc, #96]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d016      	beq.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a6:	f7fe fe6f 	bl	8001188 <HAL_GetTick>
 80024aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024ac:	e00b      	b.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ae:	f7fe fe6b 	bl	8001188 <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024bc:	4293      	cmp	r3, r2
 80024be:	d902      	bls.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	74fb      	strb	r3, [r7, #19]
            break;
 80024c4:	e006      	b.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024c6:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d0ec      	beq.n	80024ae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80024d4:	7cfb      	ldrb	r3, [r7, #19]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d10b      	bne.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024da:	4b07      	ldr	r3, [pc, #28]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e8:	4903      	ldr	r1, [pc, #12]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80024f0:	e008      	b.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80024f2:	7cfb      	ldrb	r3, [r7, #19]
 80024f4:	74bb      	strb	r3, [r7, #18]
 80024f6:	e005      	b.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002500:	7cfb      	ldrb	r3, [r7, #19]
 8002502:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002504:	7c7b      	ldrb	r3, [r7, #17]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d105      	bne.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800250a:	4ba6      	ldr	r3, [pc, #664]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800250c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250e:	4aa5      	ldr	r2, [pc, #660]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002510:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002514:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00a      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002522:	4ba0      	ldr	r3, [pc, #640]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002528:	f023 0203 	bic.w	r2, r3, #3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	499c      	ldr	r1, [pc, #624]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002532:	4313      	orrs	r3, r2
 8002534:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0302 	and.w	r3, r3, #2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d00a      	beq.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002544:	4b97      	ldr	r3, [pc, #604]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800254a:	f023 020c 	bic.w	r2, r3, #12
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	4994      	ldr	r1, [pc, #592]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002554:	4313      	orrs	r3, r2
 8002556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	2b00      	cmp	r3, #0
 8002564:	d00a      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002566:	4b8f      	ldr	r3, [pc, #572]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800256c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	498b      	ldr	r1, [pc, #556]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002576:	4313      	orrs	r3, r2
 8002578:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0308 	and.w	r3, r3, #8
 8002584:	2b00      	cmp	r3, #0
 8002586:	d00a      	beq.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002588:	4b86      	ldr	r3, [pc, #536]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800258a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800258e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	4983      	ldr	r1, [pc, #524]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002598:	4313      	orrs	r3, r2
 800259a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f003 0320 	and.w	r3, r3, #32
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00a      	beq.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80025aa:	4b7e      	ldr	r3, [pc, #504]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	695b      	ldr	r3, [r3, #20]
 80025b8:	497a      	ldr	r1, [pc, #488]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00a      	beq.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025cc:	4b75      	ldr	r3, [pc, #468]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	4972      	ldr	r1, [pc, #456]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00a      	beq.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025ee:	4b6d      	ldr	r3, [pc, #436]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025f4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	69db      	ldr	r3, [r3, #28]
 80025fc:	4969      	ldr	r1, [pc, #420]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025fe:	4313      	orrs	r3, r2
 8002600:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00a      	beq.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002610:	4b64      	ldr	r3, [pc, #400]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002616:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a1b      	ldr	r3, [r3, #32]
 800261e:	4961      	ldr	r1, [pc, #388]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002620:	4313      	orrs	r3, r2
 8002622:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800262e:	2b00      	cmp	r3, #0
 8002630:	d00a      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002632:	4b5c      	ldr	r3, [pc, #368]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002634:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002638:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002640:	4958      	ldr	r1, [pc, #352]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002642:	4313      	orrs	r3, r2
 8002644:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002650:	2b00      	cmp	r3, #0
 8002652:	d015      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002654:	4b53      	ldr	r3, [pc, #332]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800265a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002662:	4950      	ldr	r1, [pc, #320]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002664:	4313      	orrs	r3, r2
 8002666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002672:	d105      	bne.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002674:	4b4b      	ldr	r3, [pc, #300]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	4a4a      	ldr	r2, [pc, #296]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800267a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800267e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002688:	2b00      	cmp	r3, #0
 800268a:	d015      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800268c:	4b45      	ldr	r3, [pc, #276]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800268e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002692:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800269a:	4942      	ldr	r1, [pc, #264]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800269c:	4313      	orrs	r3, r2
 800269e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026aa:	d105      	bne.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026ac:	4b3d      	ldr	r3, [pc, #244]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	4a3c      	ldr	r2, [pc, #240]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026b6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d015      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80026c4:	4b37      	ldr	r3, [pc, #220]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d2:	4934      	ldr	r1, [pc, #208]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026e2:	d105      	bne.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026e4:	4b2f      	ldr	r3, [pc, #188]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	4a2e      	ldr	r2, [pc, #184]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026ee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d015      	beq.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026fc:	4b29      	ldr	r3, [pc, #164]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002702:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800270a:	4926      	ldr	r1, [pc, #152]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800270c:	4313      	orrs	r3, r2
 800270e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002716:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800271a:	d105      	bne.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800271c:	4b21      	ldr	r3, [pc, #132]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	4a20      	ldr	r2, [pc, #128]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002722:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002726:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d015      	beq.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002734:	4b1b      	ldr	r3, [pc, #108]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800273a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002742:	4918      	ldr	r1, [pc, #96]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002744:	4313      	orrs	r3, r2
 8002746:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800274e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002752:	d105      	bne.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002754:	4b13      	ldr	r3, [pc, #76]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	4a12      	ldr	r2, [pc, #72]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800275a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800275e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d015      	beq.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800276c:	4b0d      	ldr	r3, [pc, #52]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800276e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002772:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800277a:	490a      	ldr	r1, [pc, #40]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800277c:	4313      	orrs	r3, r2
 800277e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002786:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800278a:	d105      	bne.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800278c:	4b05      	ldr	r3, [pc, #20]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	4a04      	ldr	r2, [pc, #16]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002792:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002796:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002798:	7cbb      	ldrb	r3, [r7, #18]
}
 800279a:	4618      	mov	r0, r3
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	40021000 	.word	0x40021000

080027a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d101      	bne.n	80027ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e09d      	b.n	80028f6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d108      	bne.n	80027d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80027ca:	d009      	beq.n	80027e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	61da      	str	r2, [r3, #28]
 80027d2:	e005      	b.n	80027e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d106      	bne.n	8002800 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f7fe faa2 	bl	8000d44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2202      	movs	r2, #2
 8002804:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002816:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002820:	d902      	bls.n	8002828 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002822:	2300      	movs	r3, #0
 8002824:	60fb      	str	r3, [r7, #12]
 8002826:	e002      	b.n	800282e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002828:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800282c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002836:	d007      	beq.n	8002848 <HAL_SPI_Init+0xa0>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002840:	d002      	beq.n	8002848 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002858:	431a      	orrs	r2, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	431a      	orrs	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	695b      	ldr	r3, [r3, #20]
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	431a      	orrs	r2, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002876:	431a      	orrs	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	69db      	ldr	r3, [r3, #28]
 800287c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002880:	431a      	orrs	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a1b      	ldr	r3, [r3, #32]
 8002886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800288a:	ea42 0103 	orr.w	r1, r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002892:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	430a      	orrs	r2, r1
 800289c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	0c1b      	lsrs	r3, r3, #16
 80028a4:	f003 0204 	and.w	r2, r3, #4
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ac:	f003 0310 	and.w	r3, r3, #16
 80028b0:	431a      	orrs	r2, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	431a      	orrs	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80028c4:	ea42 0103 	orr.w	r1, r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	69da      	ldr	r2, [r3, #28]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b088      	sub	sp, #32
 8002902:	af00      	add	r7, sp, #0
 8002904:	60f8      	str	r0, [r7, #12]
 8002906:	60b9      	str	r1, [r7, #8]
 8002908:	603b      	str	r3, [r7, #0]
 800290a:	4613      	mov	r3, r2
 800290c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800290e:	f7fe fc3b 	bl	8001188 <HAL_GetTick>
 8002912:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002914:	88fb      	ldrh	r3, [r7, #6]
 8002916:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800291e:	b2db      	uxtb	r3, r3
 8002920:	2b01      	cmp	r3, #1
 8002922:	d001      	beq.n	8002928 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002924:	2302      	movs	r3, #2
 8002926:	e15c      	b.n	8002be2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d002      	beq.n	8002934 <HAL_SPI_Transmit+0x36>
 800292e:	88fb      	ldrh	r3, [r7, #6]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d101      	bne.n	8002938 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e154      	b.n	8002be2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800293e:	2b01      	cmp	r3, #1
 8002940:	d101      	bne.n	8002946 <HAL_SPI_Transmit+0x48>
 8002942:	2302      	movs	r3, #2
 8002944:	e14d      	b.n	8002be2 <HAL_SPI_Transmit+0x2e4>
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2201      	movs	r2, #1
 800294a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2203      	movs	r2, #3
 8002952:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2200      	movs	r2, #0
 800295a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	68ba      	ldr	r2, [r7, #8]
 8002960:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	88fa      	ldrh	r2, [r7, #6]
 8002966:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	88fa      	ldrh	r2, [r7, #6]
 800296c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2200      	movs	r2, #0
 8002988:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2200      	movs	r2, #0
 800298e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002998:	d10f      	bne.n	80029ba <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80029b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029c4:	2b40      	cmp	r3, #64	@ 0x40
 80029c6:	d007      	beq.n	80029d8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80029e0:	d952      	bls.n	8002a88 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d002      	beq.n	80029f0 <HAL_SPI_Transmit+0xf2>
 80029ea:	8b7b      	ldrh	r3, [r7, #26]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d145      	bne.n	8002a7c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029f4:	881a      	ldrh	r2, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a00:	1c9a      	adds	r2, r3, #2
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	b29a      	uxth	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a14:	e032      	b.n	8002a7c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d112      	bne.n	8002a4a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a28:	881a      	ldrh	r2, [r3, #0]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a34:	1c9a      	adds	r2, r3, #2
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	3b01      	subs	r3, #1
 8002a42:	b29a      	uxth	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002a48:	e018      	b.n	8002a7c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a4a:	f7fe fb9d 	bl	8001188 <HAL_GetTick>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d803      	bhi.n	8002a62 <HAL_SPI_Transmit+0x164>
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a60:	d102      	bne.n	8002a68 <HAL_SPI_Transmit+0x16a>
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d109      	bne.n	8002a7c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e0b2      	b.n	8002be2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1c7      	bne.n	8002a16 <HAL_SPI_Transmit+0x118>
 8002a86:	e083      	b.n	8002b90 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d002      	beq.n	8002a96 <HAL_SPI_Transmit+0x198>
 8002a90:	8b7b      	ldrh	r3, [r7, #26]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d177      	bne.n	8002b86 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d912      	bls.n	8002ac6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aa4:	881a      	ldrh	r2, [r3, #0]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ab0:	1c9a      	adds	r2, r3, #2
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	3b02      	subs	r3, #2
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002ac4:	e05f      	b.n	8002b86 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	330c      	adds	r3, #12
 8002ad0:	7812      	ldrb	r2, [r2, #0]
 8002ad2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ad8:	1c5a      	adds	r2, r3, #1
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	3b01      	subs	r3, #1
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002aec:	e04b      	b.n	8002b86 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d12b      	bne.n	8002b54 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d912      	bls.n	8002b2c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b0a:	881a      	ldrh	r2, [r3, #0]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b16:	1c9a      	adds	r2, r3, #2
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	3b02      	subs	r3, #2
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002b2a:	e02c      	b.n	8002b86 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	330c      	adds	r3, #12
 8002b36:	7812      	ldrb	r2, [r2, #0]
 8002b38:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b3e:	1c5a      	adds	r2, r3, #1
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002b52:	e018      	b.n	8002b86 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b54:	f7fe fb18 	bl	8001188 <HAL_GetTick>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d803      	bhi.n	8002b6c <HAL_SPI_Transmit+0x26e>
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b6a:	d102      	bne.n	8002b72 <HAL_SPI_Transmit+0x274>
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d109      	bne.n	8002b86 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2201      	movs	r2, #1
 8002b76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e02d      	b.n	8002be2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d1ae      	bne.n	8002aee <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b90:	69fa      	ldr	r2, [r7, #28]
 8002b92:	6839      	ldr	r1, [r7, #0]
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 fc79 	bl	800348c <SPI_EndRxTxTransaction>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d002      	beq.n	8002ba6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d10a      	bne.n	8002bc4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002bae:	2300      	movs	r3, #0
 8002bb0:	617b      	str	r3, [r7, #20]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	617b      	str	r3, [r7, #20]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	617b      	str	r3, [r7, #20]
 8002bc2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e000      	b.n	8002be2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8002be0:	2300      	movs	r3, #0
  }
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3720      	adds	r7, #32
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}

08002bea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b08a      	sub	sp, #40	@ 0x28
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	60f8      	str	r0, [r7, #12]
 8002bf2:	60b9      	str	r1, [r7, #8]
 8002bf4:	607a      	str	r2, [r7, #4]
 8002bf6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bfc:	f7fe fac4 	bl	8001188 <HAL_GetTick>
 8002c00:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002c08:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002c10:	887b      	ldrh	r3, [r7, #2]
 8002c12:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8002c14:	887b      	ldrh	r3, [r7, #2]
 8002c16:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002c18:	7ffb      	ldrb	r3, [r7, #31]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d00c      	beq.n	8002c38 <HAL_SPI_TransmitReceive+0x4e>
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c24:	d106      	bne.n	8002c34 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d102      	bne.n	8002c34 <HAL_SPI_TransmitReceive+0x4a>
 8002c2e:	7ffb      	ldrb	r3, [r7, #31]
 8002c30:	2b04      	cmp	r3, #4
 8002c32:	d001      	beq.n	8002c38 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002c34:	2302      	movs	r3, #2
 8002c36:	e1f3      	b.n	8003020 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d005      	beq.n	8002c4a <HAL_SPI_TransmitReceive+0x60>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d002      	beq.n	8002c4a <HAL_SPI_TransmitReceive+0x60>
 8002c44:	887b      	ldrh	r3, [r7, #2]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d101      	bne.n	8002c4e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e1e8      	b.n	8003020 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d101      	bne.n	8002c5c <HAL_SPI_TransmitReceive+0x72>
 8002c58:	2302      	movs	r3, #2
 8002c5a:	e1e1      	b.n	8003020 <HAL_SPI_TransmitReceive+0x436>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b04      	cmp	r3, #4
 8002c6e:	d003      	beq.n	8002c78 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2205      	movs	r2, #5
 8002c74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	887a      	ldrh	r2, [r7, #2]
 8002c88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	887a      	ldrh	r2, [r7, #2]
 8002c90:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	68ba      	ldr	r2, [r7, #8]
 8002c98:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	887a      	ldrh	r2, [r7, #2]
 8002c9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	887a      	ldrh	r2, [r7, #2]
 8002ca4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002cba:	d802      	bhi.n	8002cc2 <HAL_SPI_TransmitReceive+0xd8>
 8002cbc:	8abb      	ldrh	r3, [r7, #20]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d908      	bls.n	8002cd4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	685a      	ldr	r2, [r3, #4]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002cd0:	605a      	str	r2, [r3, #4]
 8002cd2:	e007      	b.n	8002ce4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ce2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cee:	2b40      	cmp	r3, #64	@ 0x40
 8002cf0:	d007      	beq.n	8002d02 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d00:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d0a:	f240 8083 	bls.w	8002e14 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d002      	beq.n	8002d1c <HAL_SPI_TransmitReceive+0x132>
 8002d16:	8afb      	ldrh	r3, [r7, #22]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d16f      	bne.n	8002dfc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d20:	881a      	ldrh	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d2c:	1c9a      	adds	r2, r3, #2
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d40:	e05c      	b.n	8002dfc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d11b      	bne.n	8002d88 <HAL_SPI_TransmitReceive+0x19e>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d016      	beq.n	8002d88 <HAL_SPI_TransmitReceive+0x19e>
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d113      	bne.n	8002d88 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d64:	881a      	ldrh	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d70:	1c9a      	adds	r2, r3, #2
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	3b01      	subs	r3, #1
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d11c      	bne.n	8002dd0 <HAL_SPI_TransmitReceive+0x1e6>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d016      	beq.n	8002dd0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68da      	ldr	r2, [r3, #12]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dac:	b292      	uxth	r2, r2
 8002dae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db4:	1c9a      	adds	r2, r3, #2
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002dd0:	f7fe f9da 	bl	8001188 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	6a3b      	ldr	r3, [r7, #32]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d80d      	bhi.n	8002dfc <HAL_SPI_TransmitReceive+0x212>
 8002de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002de2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002de6:	d009      	beq.n	8002dfc <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2201      	movs	r2, #1
 8002dec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e111      	b.n	8003020 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d19d      	bne.n	8002d42 <HAL_SPI_TransmitReceive+0x158>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d197      	bne.n	8002d42 <HAL_SPI_TransmitReceive+0x158>
 8002e12:	e0e5      	b.n	8002fe0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d003      	beq.n	8002e24 <HAL_SPI_TransmitReceive+0x23a>
 8002e1c:	8afb      	ldrh	r3, [r7, #22]
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	f040 80d1 	bne.w	8002fc6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d912      	bls.n	8002e54 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e32:	881a      	ldrh	r2, [r3, #0]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e3e:	1c9a      	adds	r2, r3, #2
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	3b02      	subs	r3, #2
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002e52:	e0b8      	b.n	8002fc6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	330c      	adds	r3, #12
 8002e5e:	7812      	ldrb	r2, [r2, #0]
 8002e60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e66:	1c5a      	adds	r2, r3, #1
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	3b01      	subs	r3, #1
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e7a:	e0a4      	b.n	8002fc6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d134      	bne.n	8002ef4 <HAL_SPI_TransmitReceive+0x30a>
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d02f      	beq.n	8002ef4 <HAL_SPI_TransmitReceive+0x30a>
 8002e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d12c      	bne.n	8002ef4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d912      	bls.n	8002eca <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea8:	881a      	ldrh	r2, [r3, #0]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eb4:	1c9a      	adds	r2, r3, #2
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	3b02      	subs	r3, #2
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002ec8:	e012      	b.n	8002ef0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	330c      	adds	r3, #12
 8002ed4:	7812      	ldrb	r2, [r2, #0]
 8002ed6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002edc:	1c5a      	adds	r2, r3, #1
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	b29a      	uxth	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d148      	bne.n	8002f94 <HAL_SPI_TransmitReceive+0x3aa>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d042      	beq.n	8002f94 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d923      	bls.n	8002f62 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68da      	ldr	r2, [r3, #12]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f24:	b292      	uxth	r2, r2
 8002f26:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2c:	1c9a      	adds	r2, r3, #2
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	3b02      	subs	r3, #2
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d81f      	bhi.n	8002f90 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	685a      	ldr	r2, [r3, #4]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002f5e:	605a      	str	r2, [r3, #4]
 8002f60:	e016      	b.n	8002f90 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f103 020c 	add.w	r2, r3, #12
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6e:	7812      	ldrb	r2, [r2, #0]
 8002f70:	b2d2      	uxtb	r2, r2
 8002f72:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f78:	1c5a      	adds	r2, r3, #1
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	3b01      	subs	r3, #1
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002f90:	2301      	movs	r3, #1
 8002f92:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002f94:	f7fe f8f8 	bl	8001188 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	6a3b      	ldr	r3, [r7, #32]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d803      	bhi.n	8002fac <HAL_SPI_TransmitReceive+0x3c2>
 8002fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002faa:	d102      	bne.n	8002fb2 <HAL_SPI_TransmitReceive+0x3c8>
 8002fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d109      	bne.n	8002fc6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e02c      	b.n	8003020 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	f47f af55 	bne.w	8002e7c <HAL_SPI_TransmitReceive+0x292>
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	f47f af4e 	bne.w	8002e7c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002fe0:	6a3a      	ldr	r2, [r7, #32]
 8002fe2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002fe4:	68f8      	ldr	r0, [r7, #12]
 8002fe6:	f000 fa51 	bl	800348c <SPI_EndRxTxTransaction>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d008      	beq.n	8003002 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e00e      	b.n	8003020 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e000      	b.n	8003020 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800301e:	2300      	movs	r3, #0
  }
}
 8003020:	4618      	mov	r0, r3
 8003022:	3728      	adds	r7, #40	@ 0x28
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b088      	sub	sp, #32
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10e      	bne.n	8003068 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003050:	2b00      	cmp	r3, #0
 8003052:	d009      	beq.n	8003068 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800305a:	2b00      	cmp	r3, #0
 800305c:	d004      	beq.n	8003068 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	4798      	blx	r3
    return;
 8003066:	e0ce      	b.n	8003206 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d009      	beq.n	8003086 <HAL_SPI_IRQHandler+0x5e>
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003078:	2b00      	cmp	r3, #0
 800307a:	d004      	beq.n	8003086 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	4798      	blx	r3
    return;
 8003084:	e0bf      	b.n	8003206 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	f003 0320 	and.w	r3, r3, #32
 800308c:	2b00      	cmp	r3, #0
 800308e:	d10a      	bne.n	80030a6 <HAL_SPI_IRQHandler+0x7e>
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003096:	2b00      	cmp	r3, #0
 8003098:	d105      	bne.n	80030a6 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f000 80b0 	beq.w	8003206 <HAL_SPI_IRQHandler+0x1de>
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	f003 0320 	and.w	r3, r3, #32
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f000 80aa 	beq.w	8003206 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d023      	beq.n	8003104 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	2b03      	cmp	r3, #3
 80030c6:	d011      	beq.n	80030ec <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030cc:	f043 0204 	orr.w	r2, r3, #4
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	617b      	str	r3, [r7, #20]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	617b      	str	r3, [r7, #20]
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	e00b      	b.n	8003104 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80030ec:	2300      	movs	r3, #0
 80030ee:	613b      	str	r3, [r7, #16]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	613b      	str	r3, [r7, #16]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	613b      	str	r3, [r7, #16]
 8003100:	693b      	ldr	r3, [r7, #16]
        return;
 8003102:	e080      	b.n	8003206 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	f003 0320 	and.w	r3, r3, #32
 800310a:	2b00      	cmp	r3, #0
 800310c:	d014      	beq.n	8003138 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003112:	f043 0201 	orr.w	r2, r3, #1
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800311a:	2300      	movs	r3, #0
 800311c:	60fb      	str	r3, [r7, #12]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	60fb      	str	r3, [r7, #12]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00c      	beq.n	800315c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003146:	f043 0208 	orr.w	r2, r3, #8
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800314e:	2300      	movs	r3, #0
 8003150:	60bb      	str	r3, [r7, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	60bb      	str	r3, [r7, #8]
 800315a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003160:	2b00      	cmp	r3, #0
 8003162:	d04f      	beq.n	8003204 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003172:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d104      	bne.n	8003190 <HAL_SPI_IRQHandler+0x168>
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	f003 0301 	and.w	r3, r3, #1
 800318c:	2b00      	cmp	r3, #0
 800318e:	d034      	beq.n	80031fa <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685a      	ldr	r2, [r3, #4]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0203 	bic.w	r2, r2, #3
 800319e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d011      	beq.n	80031cc <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ac:	4a17      	ldr	r2, [pc, #92]	@ (800320c <HAL_SPI_IRQHandler+0x1e4>)
 80031ae:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7fe f924 	bl	8001402 <HAL_DMA_Abort_IT>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d005      	beq.n	80031cc <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031c4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d016      	beq.n	8003202 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d8:	4a0c      	ldr	r2, [pc, #48]	@ (800320c <HAL_SPI_IRQHandler+0x1e4>)
 80031da:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fe f90e 	bl	8001402 <HAL_DMA_Abort_IT>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d00a      	beq.n	8003202 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80031f8:	e003      	b.n	8003202 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 f808 	bl	8003210 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003200:	e000      	b.n	8003204 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8003202:	bf00      	nop
    return;
 8003204:	bf00      	nop
  }
}
 8003206:	3720      	adds	r7, #32
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	08003225 	.word	0x08003225

08003210 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003218:	bf00      	nop
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003230:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003240:	68f8      	ldr	r0, [r7, #12]
 8003242:	f7ff ffe5 	bl	8003210 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003246:	bf00      	nop
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
	...

08003250 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b088      	sub	sp, #32
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	603b      	str	r3, [r7, #0]
 800325c:	4613      	mov	r3, r2
 800325e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003260:	f7fd ff92 	bl	8001188 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003268:	1a9b      	subs	r3, r3, r2
 800326a:	683a      	ldr	r2, [r7, #0]
 800326c:	4413      	add	r3, r2
 800326e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003270:	f7fd ff8a 	bl	8001188 <HAL_GetTick>
 8003274:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003276:	4b39      	ldr	r3, [pc, #228]	@ (800335c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	015b      	lsls	r3, r3, #5
 800327c:	0d1b      	lsrs	r3, r3, #20
 800327e:	69fa      	ldr	r2, [r7, #28]
 8003280:	fb02 f303 	mul.w	r3, r2, r3
 8003284:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003286:	e054      	b.n	8003332 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800328e:	d050      	beq.n	8003332 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003290:	f7fd ff7a 	bl	8001188 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	69fa      	ldr	r2, [r7, #28]
 800329c:	429a      	cmp	r2, r3
 800329e:	d902      	bls.n	80032a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d13d      	bne.n	8003322 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	685a      	ldr	r2, [r3, #4]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80032b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032be:	d111      	bne.n	80032e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032c8:	d004      	beq.n	80032d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032d2:	d107      	bne.n	80032e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80032e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032ec:	d10f      	bne.n	800330e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80032fc:	601a      	str	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800330c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e017      	b.n	8003352 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d101      	bne.n	800332c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003328:	2300      	movs	r3, #0
 800332a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	3b01      	subs	r3, #1
 8003330:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	4013      	ands	r3, r2
 800333c:	68ba      	ldr	r2, [r7, #8]
 800333e:	429a      	cmp	r2, r3
 8003340:	bf0c      	ite	eq
 8003342:	2301      	moveq	r3, #1
 8003344:	2300      	movne	r3, #0
 8003346:	b2db      	uxtb	r3, r3
 8003348:	461a      	mov	r2, r3
 800334a:	79fb      	ldrb	r3, [r7, #7]
 800334c:	429a      	cmp	r2, r3
 800334e:	d19b      	bne.n	8003288 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3720      	adds	r7, #32
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	20000000 	.word	0x20000000

08003360 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b08a      	sub	sp, #40	@ 0x28
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
 800336c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003372:	f7fd ff09 	bl	8001188 <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800337a:	1a9b      	subs	r3, r3, r2
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	4413      	add	r3, r2
 8003380:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003382:	f7fd ff01 	bl	8001188 <HAL_GetTick>
 8003386:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	330c      	adds	r3, #12
 800338e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003390:	4b3d      	ldr	r3, [pc, #244]	@ (8003488 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	4613      	mov	r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	4413      	add	r3, r2
 800339a:	00da      	lsls	r2, r3, #3
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	0d1b      	lsrs	r3, r3, #20
 80033a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033a2:	fb02 f303 	mul.w	r3, r2, r3
 80033a6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80033a8:	e060      	b.n	800346c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80033b0:	d107      	bne.n	80033c2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d104      	bne.n	80033c2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80033c0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033c8:	d050      	beq.n	800346c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80033ca:	f7fd fedd 	bl	8001188 <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	6a3b      	ldr	r3, [r7, #32]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d902      	bls.n	80033e0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80033da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d13d      	bne.n	800345c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80033ee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033f8:	d111      	bne.n	800341e <SPI_WaitFifoStateUntilTimeout+0xbe>
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003402:	d004      	beq.n	800340e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800340c:	d107      	bne.n	800341e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800341c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003422:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003426:	d10f      	bne.n	8003448 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003446:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e010      	b.n	800347e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003462:	2300      	movs	r3, #0
 8003464:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	3b01      	subs	r3, #1
 800346a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689a      	ldr	r2, [r3, #8]
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	4013      	ands	r3, r2
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	429a      	cmp	r2, r3
 800347a:	d196      	bne.n	80033aa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800347c:	2300      	movs	r3, #0
}
 800347e:	4618      	mov	r0, r3
 8003480:	3728      	adds	r7, #40	@ 0x28
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	20000000 	.word	0x20000000

0800348c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af02      	add	r7, sp, #8
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	9300      	str	r3, [sp, #0]
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	2200      	movs	r2, #0
 80034a0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f7ff ff5b 	bl	8003360 <SPI_WaitFifoStateUntilTimeout>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d007      	beq.n	80034c0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034b4:	f043 0220 	orr.w	r2, r3, #32
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e027      	b.n	8003510 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	9300      	str	r3, [sp, #0]
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	2200      	movs	r2, #0
 80034c8:	2180      	movs	r1, #128	@ 0x80
 80034ca:	68f8      	ldr	r0, [r7, #12]
 80034cc:	f7ff fec0 	bl	8003250 <SPI_WaitFlagStateUntilTimeout>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d007      	beq.n	80034e6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034da:	f043 0220 	orr.w	r2, r3, #32
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e014      	b.n	8003510 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80034f2:	68f8      	ldr	r0, [r7, #12]
 80034f4:	f7ff ff34 	bl	8003360 <SPI_WaitFifoStateUntilTimeout>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d007      	beq.n	800350e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003502:	f043 0220 	orr.w	r2, r3, #32
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e000      	b.n	8003510 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	3710      	adds	r7, #16
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e042      	b.n	80035b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003530:	2b00      	cmp	r3, #0
 8003532:	d106      	bne.n	8003542 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f7fd fc4b 	bl	8000dd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2224      	movs	r2, #36	@ 0x24
 8003546:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 0201 	bic.w	r2, r2, #1
 8003558:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355e:	2b00      	cmp	r3, #0
 8003560:	d002      	beq.n	8003568 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f000 faf4 	bl	8003b50 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f000 f825 	bl	80035b8 <UART_SetConfig>
 800356e:	4603      	mov	r3, r0
 8003570:	2b01      	cmp	r3, #1
 8003572:	d101      	bne.n	8003578 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e01b      	b.n	80035b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003586:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	689a      	ldr	r2, [r3, #8]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003596:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f042 0201 	orr.w	r2, r2, #1
 80035a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f000 fb73 	bl	8003c94 <UART_CheckIdleState>
 80035ae:	4603      	mov	r3, r0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3708      	adds	r7, #8
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035bc:	b08c      	sub	sp, #48	@ 0x30
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80035c2:	2300      	movs	r3, #0
 80035c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	689a      	ldr	r2, [r3, #8]
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	691b      	ldr	r3, [r3, #16]
 80035d0:	431a      	orrs	r2, r3
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	431a      	orrs	r2, r3
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	69db      	ldr	r3, [r3, #28]
 80035dc:	4313      	orrs	r3, r2
 80035de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	4bab      	ldr	r3, [pc, #684]	@ (8003894 <UART_SetConfig+0x2dc>)
 80035e8:	4013      	ands	r3, r2
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	6812      	ldr	r2, [r2, #0]
 80035ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80035f0:	430b      	orrs	r3, r1
 80035f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	68da      	ldr	r2, [r3, #12]
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	430a      	orrs	r2, r1
 8003608:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4aa0      	ldr	r2, [pc, #640]	@ (8003898 <UART_SetConfig+0x2e0>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d004      	beq.n	8003624 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	6a1b      	ldr	r3, [r3, #32]
 800361e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003620:	4313      	orrs	r3, r2
 8003622:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800362e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	6812      	ldr	r2, [r2, #0]
 8003636:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003638:	430b      	orrs	r3, r1
 800363a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003642:	f023 010f 	bic.w	r1, r3, #15
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	430a      	orrs	r2, r1
 8003650:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a91      	ldr	r2, [pc, #580]	@ (800389c <UART_SetConfig+0x2e4>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d125      	bne.n	80036a8 <UART_SetConfig+0xf0>
 800365c:	4b90      	ldr	r3, [pc, #576]	@ (80038a0 <UART_SetConfig+0x2e8>)
 800365e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003662:	f003 0303 	and.w	r3, r3, #3
 8003666:	2b03      	cmp	r3, #3
 8003668:	d81a      	bhi.n	80036a0 <UART_SetConfig+0xe8>
 800366a:	a201      	add	r2, pc, #4	@ (adr r2, 8003670 <UART_SetConfig+0xb8>)
 800366c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003670:	08003681 	.word	0x08003681
 8003674:	08003691 	.word	0x08003691
 8003678:	08003689 	.word	0x08003689
 800367c:	08003699 	.word	0x08003699
 8003680:	2301      	movs	r3, #1
 8003682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003686:	e0d6      	b.n	8003836 <UART_SetConfig+0x27e>
 8003688:	2302      	movs	r3, #2
 800368a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800368e:	e0d2      	b.n	8003836 <UART_SetConfig+0x27e>
 8003690:	2304      	movs	r3, #4
 8003692:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003696:	e0ce      	b.n	8003836 <UART_SetConfig+0x27e>
 8003698:	2308      	movs	r3, #8
 800369a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800369e:	e0ca      	b.n	8003836 <UART_SetConfig+0x27e>
 80036a0:	2310      	movs	r3, #16
 80036a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036a6:	e0c6      	b.n	8003836 <UART_SetConfig+0x27e>
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a7d      	ldr	r2, [pc, #500]	@ (80038a4 <UART_SetConfig+0x2ec>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d138      	bne.n	8003724 <UART_SetConfig+0x16c>
 80036b2:	4b7b      	ldr	r3, [pc, #492]	@ (80038a0 <UART_SetConfig+0x2e8>)
 80036b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b8:	f003 030c 	and.w	r3, r3, #12
 80036bc:	2b0c      	cmp	r3, #12
 80036be:	d82d      	bhi.n	800371c <UART_SetConfig+0x164>
 80036c0:	a201      	add	r2, pc, #4	@ (adr r2, 80036c8 <UART_SetConfig+0x110>)
 80036c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c6:	bf00      	nop
 80036c8:	080036fd 	.word	0x080036fd
 80036cc:	0800371d 	.word	0x0800371d
 80036d0:	0800371d 	.word	0x0800371d
 80036d4:	0800371d 	.word	0x0800371d
 80036d8:	0800370d 	.word	0x0800370d
 80036dc:	0800371d 	.word	0x0800371d
 80036e0:	0800371d 	.word	0x0800371d
 80036e4:	0800371d 	.word	0x0800371d
 80036e8:	08003705 	.word	0x08003705
 80036ec:	0800371d 	.word	0x0800371d
 80036f0:	0800371d 	.word	0x0800371d
 80036f4:	0800371d 	.word	0x0800371d
 80036f8:	08003715 	.word	0x08003715
 80036fc:	2300      	movs	r3, #0
 80036fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003702:	e098      	b.n	8003836 <UART_SetConfig+0x27e>
 8003704:	2302      	movs	r3, #2
 8003706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800370a:	e094      	b.n	8003836 <UART_SetConfig+0x27e>
 800370c:	2304      	movs	r3, #4
 800370e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003712:	e090      	b.n	8003836 <UART_SetConfig+0x27e>
 8003714:	2308      	movs	r3, #8
 8003716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800371a:	e08c      	b.n	8003836 <UART_SetConfig+0x27e>
 800371c:	2310      	movs	r3, #16
 800371e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003722:	e088      	b.n	8003836 <UART_SetConfig+0x27e>
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a5f      	ldr	r2, [pc, #380]	@ (80038a8 <UART_SetConfig+0x2f0>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d125      	bne.n	800377a <UART_SetConfig+0x1c2>
 800372e:	4b5c      	ldr	r3, [pc, #368]	@ (80038a0 <UART_SetConfig+0x2e8>)
 8003730:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003734:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003738:	2b30      	cmp	r3, #48	@ 0x30
 800373a:	d016      	beq.n	800376a <UART_SetConfig+0x1b2>
 800373c:	2b30      	cmp	r3, #48	@ 0x30
 800373e:	d818      	bhi.n	8003772 <UART_SetConfig+0x1ba>
 8003740:	2b20      	cmp	r3, #32
 8003742:	d00a      	beq.n	800375a <UART_SetConfig+0x1a2>
 8003744:	2b20      	cmp	r3, #32
 8003746:	d814      	bhi.n	8003772 <UART_SetConfig+0x1ba>
 8003748:	2b00      	cmp	r3, #0
 800374a:	d002      	beq.n	8003752 <UART_SetConfig+0x19a>
 800374c:	2b10      	cmp	r3, #16
 800374e:	d008      	beq.n	8003762 <UART_SetConfig+0x1aa>
 8003750:	e00f      	b.n	8003772 <UART_SetConfig+0x1ba>
 8003752:	2300      	movs	r3, #0
 8003754:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003758:	e06d      	b.n	8003836 <UART_SetConfig+0x27e>
 800375a:	2302      	movs	r3, #2
 800375c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003760:	e069      	b.n	8003836 <UART_SetConfig+0x27e>
 8003762:	2304      	movs	r3, #4
 8003764:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003768:	e065      	b.n	8003836 <UART_SetConfig+0x27e>
 800376a:	2308      	movs	r3, #8
 800376c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003770:	e061      	b.n	8003836 <UART_SetConfig+0x27e>
 8003772:	2310      	movs	r3, #16
 8003774:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003778:	e05d      	b.n	8003836 <UART_SetConfig+0x27e>
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a4b      	ldr	r2, [pc, #300]	@ (80038ac <UART_SetConfig+0x2f4>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d125      	bne.n	80037d0 <UART_SetConfig+0x218>
 8003784:	4b46      	ldr	r3, [pc, #280]	@ (80038a0 <UART_SetConfig+0x2e8>)
 8003786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800378a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800378e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003790:	d016      	beq.n	80037c0 <UART_SetConfig+0x208>
 8003792:	2bc0      	cmp	r3, #192	@ 0xc0
 8003794:	d818      	bhi.n	80037c8 <UART_SetConfig+0x210>
 8003796:	2b80      	cmp	r3, #128	@ 0x80
 8003798:	d00a      	beq.n	80037b0 <UART_SetConfig+0x1f8>
 800379a:	2b80      	cmp	r3, #128	@ 0x80
 800379c:	d814      	bhi.n	80037c8 <UART_SetConfig+0x210>
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d002      	beq.n	80037a8 <UART_SetConfig+0x1f0>
 80037a2:	2b40      	cmp	r3, #64	@ 0x40
 80037a4:	d008      	beq.n	80037b8 <UART_SetConfig+0x200>
 80037a6:	e00f      	b.n	80037c8 <UART_SetConfig+0x210>
 80037a8:	2300      	movs	r3, #0
 80037aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037ae:	e042      	b.n	8003836 <UART_SetConfig+0x27e>
 80037b0:	2302      	movs	r3, #2
 80037b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037b6:	e03e      	b.n	8003836 <UART_SetConfig+0x27e>
 80037b8:	2304      	movs	r3, #4
 80037ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037be:	e03a      	b.n	8003836 <UART_SetConfig+0x27e>
 80037c0:	2308      	movs	r3, #8
 80037c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037c6:	e036      	b.n	8003836 <UART_SetConfig+0x27e>
 80037c8:	2310      	movs	r3, #16
 80037ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037ce:	e032      	b.n	8003836 <UART_SetConfig+0x27e>
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a30      	ldr	r2, [pc, #192]	@ (8003898 <UART_SetConfig+0x2e0>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d12a      	bne.n	8003830 <UART_SetConfig+0x278>
 80037da:	4b31      	ldr	r3, [pc, #196]	@ (80038a0 <UART_SetConfig+0x2e8>)
 80037dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80037e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80037e8:	d01a      	beq.n	8003820 <UART_SetConfig+0x268>
 80037ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80037ee:	d81b      	bhi.n	8003828 <UART_SetConfig+0x270>
 80037f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037f4:	d00c      	beq.n	8003810 <UART_SetConfig+0x258>
 80037f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037fa:	d815      	bhi.n	8003828 <UART_SetConfig+0x270>
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d003      	beq.n	8003808 <UART_SetConfig+0x250>
 8003800:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003804:	d008      	beq.n	8003818 <UART_SetConfig+0x260>
 8003806:	e00f      	b.n	8003828 <UART_SetConfig+0x270>
 8003808:	2300      	movs	r3, #0
 800380a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800380e:	e012      	b.n	8003836 <UART_SetConfig+0x27e>
 8003810:	2302      	movs	r3, #2
 8003812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003816:	e00e      	b.n	8003836 <UART_SetConfig+0x27e>
 8003818:	2304      	movs	r3, #4
 800381a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800381e:	e00a      	b.n	8003836 <UART_SetConfig+0x27e>
 8003820:	2308      	movs	r3, #8
 8003822:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003826:	e006      	b.n	8003836 <UART_SetConfig+0x27e>
 8003828:	2310      	movs	r3, #16
 800382a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800382e:	e002      	b.n	8003836 <UART_SetConfig+0x27e>
 8003830:	2310      	movs	r3, #16
 8003832:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a17      	ldr	r2, [pc, #92]	@ (8003898 <UART_SetConfig+0x2e0>)
 800383c:	4293      	cmp	r3, r2
 800383e:	f040 80a8 	bne.w	8003992 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003842:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003846:	2b08      	cmp	r3, #8
 8003848:	d834      	bhi.n	80038b4 <UART_SetConfig+0x2fc>
 800384a:	a201      	add	r2, pc, #4	@ (adr r2, 8003850 <UART_SetConfig+0x298>)
 800384c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003850:	08003875 	.word	0x08003875
 8003854:	080038b5 	.word	0x080038b5
 8003858:	0800387d 	.word	0x0800387d
 800385c:	080038b5 	.word	0x080038b5
 8003860:	08003883 	.word	0x08003883
 8003864:	080038b5 	.word	0x080038b5
 8003868:	080038b5 	.word	0x080038b5
 800386c:	080038b5 	.word	0x080038b5
 8003870:	0800388b 	.word	0x0800388b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003874:	f7fe fd36 	bl	80022e4 <HAL_RCC_GetPCLK1Freq>
 8003878:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800387a:	e021      	b.n	80038c0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800387c:	4b0c      	ldr	r3, [pc, #48]	@ (80038b0 <UART_SetConfig+0x2f8>)
 800387e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003880:	e01e      	b.n	80038c0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003882:	f7fe fcc1 	bl	8002208 <HAL_RCC_GetSysClockFreq>
 8003886:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003888:	e01a      	b.n	80038c0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800388a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800388e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003890:	e016      	b.n	80038c0 <UART_SetConfig+0x308>
 8003892:	bf00      	nop
 8003894:	cfff69f3 	.word	0xcfff69f3
 8003898:	40008000 	.word	0x40008000
 800389c:	40013800 	.word	0x40013800
 80038a0:	40021000 	.word	0x40021000
 80038a4:	40004400 	.word	0x40004400
 80038a8:	40004800 	.word	0x40004800
 80038ac:	40004c00 	.word	0x40004c00
 80038b0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80038be:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80038c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f000 812a 	beq.w	8003b1c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038cc:	4a9e      	ldr	r2, [pc, #632]	@ (8003b48 <UART_SetConfig+0x590>)
 80038ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038d2:	461a      	mov	r2, r3
 80038d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80038da:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	4613      	mov	r3, r2
 80038e2:	005b      	lsls	r3, r3, #1
 80038e4:	4413      	add	r3, r2
 80038e6:	69ba      	ldr	r2, [r7, #24]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d305      	bcc.n	80038f8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80038f2:	69ba      	ldr	r2, [r7, #24]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d903      	bls.n	8003900 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80038fe:	e10d      	b.n	8003b1c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003902:	2200      	movs	r2, #0
 8003904:	60bb      	str	r3, [r7, #8]
 8003906:	60fa      	str	r2, [r7, #12]
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390c:	4a8e      	ldr	r2, [pc, #568]	@ (8003b48 <UART_SetConfig+0x590>)
 800390e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003912:	b29b      	uxth	r3, r3
 8003914:	2200      	movs	r2, #0
 8003916:	603b      	str	r3, [r7, #0]
 8003918:	607a      	str	r2, [r7, #4]
 800391a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800391e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003922:	f7fc fccd 	bl	80002c0 <__aeabi_uldivmod>
 8003926:	4602      	mov	r2, r0
 8003928:	460b      	mov	r3, r1
 800392a:	4610      	mov	r0, r2
 800392c:	4619      	mov	r1, r3
 800392e:	f04f 0200 	mov.w	r2, #0
 8003932:	f04f 0300 	mov.w	r3, #0
 8003936:	020b      	lsls	r3, r1, #8
 8003938:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800393c:	0202      	lsls	r2, r0, #8
 800393e:	6979      	ldr	r1, [r7, #20]
 8003940:	6849      	ldr	r1, [r1, #4]
 8003942:	0849      	lsrs	r1, r1, #1
 8003944:	2000      	movs	r0, #0
 8003946:	460c      	mov	r4, r1
 8003948:	4605      	mov	r5, r0
 800394a:	eb12 0804 	adds.w	r8, r2, r4
 800394e:	eb43 0905 	adc.w	r9, r3, r5
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	469a      	mov	sl, r3
 800395a:	4693      	mov	fp, r2
 800395c:	4652      	mov	r2, sl
 800395e:	465b      	mov	r3, fp
 8003960:	4640      	mov	r0, r8
 8003962:	4649      	mov	r1, r9
 8003964:	f7fc fcac 	bl	80002c0 <__aeabi_uldivmod>
 8003968:	4602      	mov	r2, r0
 800396a:	460b      	mov	r3, r1
 800396c:	4613      	mov	r3, r2
 800396e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003970:	6a3b      	ldr	r3, [r7, #32]
 8003972:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003976:	d308      	bcc.n	800398a <UART_SetConfig+0x3d2>
 8003978:	6a3b      	ldr	r3, [r7, #32]
 800397a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800397e:	d204      	bcs.n	800398a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	6a3a      	ldr	r2, [r7, #32]
 8003986:	60da      	str	r2, [r3, #12]
 8003988:	e0c8      	b.n	8003b1c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003990:	e0c4      	b.n	8003b1c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	69db      	ldr	r3, [r3, #28]
 8003996:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800399a:	d167      	bne.n	8003a6c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800399c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80039a0:	2b08      	cmp	r3, #8
 80039a2:	d828      	bhi.n	80039f6 <UART_SetConfig+0x43e>
 80039a4:	a201      	add	r2, pc, #4	@ (adr r2, 80039ac <UART_SetConfig+0x3f4>)
 80039a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039aa:	bf00      	nop
 80039ac:	080039d1 	.word	0x080039d1
 80039b0:	080039d9 	.word	0x080039d9
 80039b4:	080039e1 	.word	0x080039e1
 80039b8:	080039f7 	.word	0x080039f7
 80039bc:	080039e7 	.word	0x080039e7
 80039c0:	080039f7 	.word	0x080039f7
 80039c4:	080039f7 	.word	0x080039f7
 80039c8:	080039f7 	.word	0x080039f7
 80039cc:	080039ef 	.word	0x080039ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039d0:	f7fe fc88 	bl	80022e4 <HAL_RCC_GetPCLK1Freq>
 80039d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80039d6:	e014      	b.n	8003a02 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039d8:	f7fe fc9a 	bl	8002310 <HAL_RCC_GetPCLK2Freq>
 80039dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80039de:	e010      	b.n	8003a02 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039e0:	4b5a      	ldr	r3, [pc, #360]	@ (8003b4c <UART_SetConfig+0x594>)
 80039e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80039e4:	e00d      	b.n	8003a02 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039e6:	f7fe fc0f 	bl	8002208 <HAL_RCC_GetSysClockFreq>
 80039ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80039ec:	e009      	b.n	8003a02 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80039f4:	e005      	b.n	8003a02 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80039f6:	2300      	movs	r3, #0
 80039f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003a00:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	f000 8089 	beq.w	8003b1c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0e:	4a4e      	ldr	r2, [pc, #312]	@ (8003b48 <UART_SetConfig+0x590>)
 8003a10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a14:	461a      	mov	r2, r3
 8003a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a18:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a1c:	005a      	lsls	r2, r3, #1
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	085b      	lsrs	r3, r3, #1
 8003a24:	441a      	add	r2, r3
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a2e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a30:	6a3b      	ldr	r3, [r7, #32]
 8003a32:	2b0f      	cmp	r3, #15
 8003a34:	d916      	bls.n	8003a64 <UART_SetConfig+0x4ac>
 8003a36:	6a3b      	ldr	r3, [r7, #32]
 8003a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a3c:	d212      	bcs.n	8003a64 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a3e:	6a3b      	ldr	r3, [r7, #32]
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	f023 030f 	bic.w	r3, r3, #15
 8003a46:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a48:	6a3b      	ldr	r3, [r7, #32]
 8003a4a:	085b      	lsrs	r3, r3, #1
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	f003 0307 	and.w	r3, r3, #7
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	8bfb      	ldrh	r3, [r7, #30]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	8bfa      	ldrh	r2, [r7, #30]
 8003a60:	60da      	str	r2, [r3, #12]
 8003a62:	e05b      	b.n	8003b1c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003a6a:	e057      	b.n	8003b1c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a6c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003a70:	2b08      	cmp	r3, #8
 8003a72:	d828      	bhi.n	8003ac6 <UART_SetConfig+0x50e>
 8003a74:	a201      	add	r2, pc, #4	@ (adr r2, 8003a7c <UART_SetConfig+0x4c4>)
 8003a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a7a:	bf00      	nop
 8003a7c:	08003aa1 	.word	0x08003aa1
 8003a80:	08003aa9 	.word	0x08003aa9
 8003a84:	08003ab1 	.word	0x08003ab1
 8003a88:	08003ac7 	.word	0x08003ac7
 8003a8c:	08003ab7 	.word	0x08003ab7
 8003a90:	08003ac7 	.word	0x08003ac7
 8003a94:	08003ac7 	.word	0x08003ac7
 8003a98:	08003ac7 	.word	0x08003ac7
 8003a9c:	08003abf 	.word	0x08003abf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003aa0:	f7fe fc20 	bl	80022e4 <HAL_RCC_GetPCLK1Freq>
 8003aa4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003aa6:	e014      	b.n	8003ad2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003aa8:	f7fe fc32 	bl	8002310 <HAL_RCC_GetPCLK2Freq>
 8003aac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003aae:	e010      	b.n	8003ad2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ab0:	4b26      	ldr	r3, [pc, #152]	@ (8003b4c <UART_SetConfig+0x594>)
 8003ab2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003ab4:	e00d      	b.n	8003ad2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ab6:	f7fe fba7 	bl	8002208 <HAL_RCC_GetSysClockFreq>
 8003aba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003abc:	e009      	b.n	8003ad2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003abe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ac2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003ac4:	e005      	b.n	8003ad2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003ad0:	bf00      	nop
    }

    if (pclk != 0U)
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d021      	beq.n	8003b1c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003adc:	4a1a      	ldr	r2, [pc, #104]	@ (8003b48 <UART_SetConfig+0x590>)
 8003ade:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae6:	fbb3 f2f2 	udiv	r2, r3, r2
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	085b      	lsrs	r3, r3, #1
 8003af0:	441a      	add	r2, r3
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003afc:	6a3b      	ldr	r3, [r7, #32]
 8003afe:	2b0f      	cmp	r3, #15
 8003b00:	d909      	bls.n	8003b16 <UART_SetConfig+0x55e>
 8003b02:	6a3b      	ldr	r3, [r7, #32]
 8003b04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b08:	d205      	bcs.n	8003b16 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
 8003b0c:	b29a      	uxth	r2, r3
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	60da      	str	r2, [r3, #12]
 8003b14:	e002      	b.n	8003b1c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2200      	movs	r2, #0
 8003b36:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003b38:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3730      	adds	r7, #48	@ 0x30
 8003b40:	46bd      	mov	sp, r7
 8003b42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b46:	bf00      	nop
 8003b48:	080093e4 	.word	0x080093e4
 8003b4c:	00f42400 	.word	0x00f42400

08003b50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b5c:	f003 0308 	and.w	r3, r3, #8
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00a      	beq.n	8003b7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	430a      	orrs	r2, r1
 8003b78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00a      	beq.n	8003b9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba0:	f003 0302 	and.w	r3, r3, #2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d00a      	beq.n	8003bbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc2:	f003 0304 	and.w	r3, r3, #4
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00a      	beq.n	8003be0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be4:	f003 0310 	and.w	r3, r3, #16
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00a      	beq.n	8003c02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c06:	f003 0320 	and.w	r3, r3, #32
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d00a      	beq.n	8003c24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	430a      	orrs	r2, r1
 8003c22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d01a      	beq.n	8003c66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c4e:	d10a      	bne.n	8003c66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	430a      	orrs	r2, r1
 8003c64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00a      	beq.n	8003c88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	430a      	orrs	r2, r1
 8003c86:	605a      	str	r2, [r3, #4]
  }
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b098      	sub	sp, #96	@ 0x60
 8003c98:	af02      	add	r7, sp, #8
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ca4:	f7fd fa70 	bl	8001188 <HAL_GetTick>
 8003ca8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0308 	and.w	r3, r3, #8
 8003cb4:	2b08      	cmp	r3, #8
 8003cb6:	d12f      	bne.n	8003d18 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cb8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003cbc:	9300      	str	r3, [sp, #0]
 8003cbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 f88e 	bl	8003de8 <UART_WaitOnFlagUntilTimeout>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d022      	beq.n	8003d18 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cda:	e853 3f00 	ldrex	r3, [r3]
 8003cde:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ce2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ce6:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	461a      	mov	r2, r3
 8003cee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003cf0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cf2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003cf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cf8:	e841 2300 	strex	r3, r2, [r1]
 8003cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003cfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1e6      	bne.n	8003cd2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2220      	movs	r2, #32
 8003d08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e063      	b.n	8003de0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0304 	and.w	r3, r3, #4
 8003d22:	2b04      	cmp	r3, #4
 8003d24:	d149      	bne.n	8003dba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d26:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 f857 	bl	8003de8 <UART_WaitOnFlagUntilTimeout>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d03c      	beq.n	8003dba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d48:	e853 3f00 	ldrex	r3, [r3]
 8003d4c:	623b      	str	r3, [r7, #32]
   return(result);
 8003d4e:	6a3b      	ldr	r3, [r7, #32]
 8003d50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d5e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d60:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d66:	e841 2300 	strex	r3, r2, [r1]
 8003d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d1e6      	bne.n	8003d40 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	3308      	adds	r3, #8
 8003d78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	e853 3f00 	ldrex	r3, [r3]
 8003d80:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f023 0301 	bic.w	r3, r3, #1
 8003d88:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	3308      	adds	r3, #8
 8003d90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d92:	61fa      	str	r2, [r7, #28]
 8003d94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d96:	69b9      	ldr	r1, [r7, #24]
 8003d98:	69fa      	ldr	r2, [r7, #28]
 8003d9a:	e841 2300 	strex	r3, r2, [r1]
 8003d9e:	617b      	str	r3, [r7, #20]
   return(result);
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1e5      	bne.n	8003d72 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2220      	movs	r2, #32
 8003daa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e012      	b.n	8003de0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2220      	movs	r2, #32
 8003dbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2220      	movs	r2, #32
 8003dc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3758      	adds	r7, #88	@ 0x58
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	603b      	str	r3, [r7, #0]
 8003df4:	4613      	mov	r3, r2
 8003df6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003df8:	e04f      	b.n	8003e9a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e00:	d04b      	beq.n	8003e9a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e02:	f7fd f9c1 	bl	8001188 <HAL_GetTick>
 8003e06:	4602      	mov	r2, r0
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d302      	bcc.n	8003e18 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d101      	bne.n	8003e1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e04e      	b.n	8003eba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0304 	and.w	r3, r3, #4
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d037      	beq.n	8003e9a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	2b80      	cmp	r3, #128	@ 0x80
 8003e2e:	d034      	beq.n	8003e9a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	2b40      	cmp	r3, #64	@ 0x40
 8003e34:	d031      	beq.n	8003e9a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	69db      	ldr	r3, [r3, #28]
 8003e3c:	f003 0308 	and.w	r3, r3, #8
 8003e40:	2b08      	cmp	r3, #8
 8003e42:	d110      	bne.n	8003e66 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2208      	movs	r2, #8
 8003e4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f000 f838 	bl	8003ec2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2208      	movs	r2, #8
 8003e56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e029      	b.n	8003eba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	69db      	ldr	r3, [r3, #28]
 8003e6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e74:	d111      	bne.n	8003e9a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003e7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f000 f81e 	bl	8003ec2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2220      	movs	r2, #32
 8003e8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e00f      	b.n	8003eba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	69da      	ldr	r2, [r3, #28]
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	68ba      	ldr	r2, [r7, #8]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	bf0c      	ite	eq
 8003eaa:	2301      	moveq	r3, #1
 8003eac:	2300      	movne	r3, #0
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	79fb      	ldrb	r3, [r7, #7]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d0a0      	beq.n	8003dfa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}

08003ec2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b095      	sub	sp, #84	@ 0x54
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ed2:	e853 3f00 	ldrex	r3, [r3]
 8003ed6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eda:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ee8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003eea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003eee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ef0:	e841 2300 	strex	r3, r2, [r1]
 8003ef4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d1e6      	bne.n	8003eca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	3308      	adds	r3, #8
 8003f02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	e853 3f00 	ldrex	r3, [r3]
 8003f0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f12:	f023 0301 	bic.w	r3, r3, #1
 8003f16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	3308      	adds	r3, #8
 8003f1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f28:	e841 2300 	strex	r3, r2, [r1]
 8003f2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d1e3      	bne.n	8003efc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d118      	bne.n	8003f6e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	e853 3f00 	ldrex	r3, [r3]
 8003f48:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	f023 0310 	bic.w	r3, r3, #16
 8003f50:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	461a      	mov	r2, r3
 8003f58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f5a:	61bb      	str	r3, [r7, #24]
 8003f5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5e:	6979      	ldr	r1, [r7, #20]
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	e841 2300 	strex	r3, r2, [r1]
 8003f66:	613b      	str	r3, [r7, #16]
   return(result);
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d1e6      	bne.n	8003f3c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2220      	movs	r2, #32
 8003f72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003f82:	bf00      	nop
 8003f84:	3754      	adds	r7, #84	@ 0x54
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr

08003f8e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003f8e:	b480      	push	{r7}
 8003f90:	b085      	sub	sp, #20
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d101      	bne.n	8003fa4 <HAL_UARTEx_DisableFifoMode+0x16>
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	e027      	b.n	8003ff4 <HAL_UARTEx_DisableFifoMode+0x66>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2224      	movs	r2, #36	@ 0x24
 8003fb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f022 0201 	bic.w	r2, r2, #1
 8003fca:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003fd2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	68fa      	ldr	r2, [r7, #12]
 8003fe0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3714      	adds	r7, #20
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004010:	2b01      	cmp	r3, #1
 8004012:	d101      	bne.n	8004018 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004014:	2302      	movs	r3, #2
 8004016:	e02d      	b.n	8004074 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2224      	movs	r2, #36	@ 0x24
 8004024:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f022 0201 	bic.w	r2, r2, #1
 800403e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	683a      	ldr	r2, [r7, #0]
 8004050:	430a      	orrs	r2, r1
 8004052:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 f84f 	bl	80040f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68fa      	ldr	r2, [r7, #12]
 8004060:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2220      	movs	r2, #32
 8004066:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3710      	adds	r7, #16
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004090:	2302      	movs	r3, #2
 8004092:	e02d      	b.n	80040f0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2224      	movs	r2, #36	@ 0x24
 80040a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 0201 	bic.w	r2, r2, #1
 80040ba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	683a      	ldr	r2, [r7, #0]
 80040cc:	430a      	orrs	r2, r1
 80040ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 f811 	bl	80040f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2220      	movs	r2, #32
 80040e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b085      	sub	sp, #20
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004104:	2b00      	cmp	r3, #0
 8004106:	d108      	bne.n	800411a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004118:	e031      	b.n	800417e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800411a:	2308      	movs	r3, #8
 800411c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800411e:	2308      	movs	r3, #8
 8004120:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	0e5b      	lsrs	r3, r3, #25
 800412a:	b2db      	uxtb	r3, r3
 800412c:	f003 0307 	and.w	r3, r3, #7
 8004130:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	0f5b      	lsrs	r3, r3, #29
 800413a:	b2db      	uxtb	r3, r3
 800413c:	f003 0307 	and.w	r3, r3, #7
 8004140:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004142:	7bbb      	ldrb	r3, [r7, #14]
 8004144:	7b3a      	ldrb	r2, [r7, #12]
 8004146:	4911      	ldr	r1, [pc, #68]	@ (800418c <UARTEx_SetNbDataToProcess+0x94>)
 8004148:	5c8a      	ldrb	r2, [r1, r2]
 800414a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800414e:	7b3a      	ldrb	r2, [r7, #12]
 8004150:	490f      	ldr	r1, [pc, #60]	@ (8004190 <UARTEx_SetNbDataToProcess+0x98>)
 8004152:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004154:	fb93 f3f2 	sdiv	r3, r3, r2
 8004158:	b29a      	uxth	r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004160:	7bfb      	ldrb	r3, [r7, #15]
 8004162:	7b7a      	ldrb	r2, [r7, #13]
 8004164:	4909      	ldr	r1, [pc, #36]	@ (800418c <UARTEx_SetNbDataToProcess+0x94>)
 8004166:	5c8a      	ldrb	r2, [r1, r2]
 8004168:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800416c:	7b7a      	ldrb	r2, [r7, #13]
 800416e:	4908      	ldr	r1, [pc, #32]	@ (8004190 <UARTEx_SetNbDataToProcess+0x98>)
 8004170:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004172:	fb93 f3f2 	sdiv	r3, r3, r2
 8004176:	b29a      	uxth	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800417e:	bf00      	nop
 8004180:	3714      	adds	r7, #20
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	080093fc 	.word	0x080093fc
 8004190:	08009404 	.word	0x08009404

08004194 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8004198:	4907      	ldr	r1, [pc, #28]	@ (80041b8 <MX_FATFS_Init+0x24>)
 800419a:	4808      	ldr	r0, [pc, #32]	@ (80041bc <MX_FATFS_Init+0x28>)
 800419c:	f003 ff5c 	bl	8008058 <FATFS_LinkDriver>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d002      	beq.n	80041ac <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 80041a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80041aa:	e003      	b.n	80041b4 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 80041ac:	4b04      	ldr	r3, [pc, #16]	@ (80041c0 <MX_FATFS_Init+0x2c>)
 80041ae:	2201      	movs	r2, #1
 80041b0:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 80041b2:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	20000a00 	.word	0x20000a00
 80041bc:	2000000c 	.word	0x2000000c
 80041c0:	20000a04 	.word	0x20000a04

080041c4 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80041c4:	b480      	push	{r7}
 80041c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80041c8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	4603      	mov	r3, r0
 80041dc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f000 f9d3 	bl	800458c <USER_SPI_initialize>
 80041e6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3708      	adds	r7, #8
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	4603      	mov	r3, r0
 80041f8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 80041fa:	79fb      	ldrb	r3, [r7, #7]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 fab1 	bl	8004764 <USER_SPI_status>
 8004202:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8004204:	4618      	mov	r0, r3
 8004206:	3708      	adds	r7, #8
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	60b9      	str	r1, [r7, #8]
 8004214:	607a      	str	r2, [r7, #4]
 8004216:	603b      	str	r3, [r7, #0]
 8004218:	4603      	mov	r3, r0
 800421a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800421c:	7bf8      	ldrb	r0, [r7, #15]
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	68b9      	ldr	r1, [r7, #8]
 8004224:	f000 fab4 	bl	8004790 <USER_SPI_read>
 8004228:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	b084      	sub	sp, #16
 8004236:	af00      	add	r7, sp, #0
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
 800423c:	603b      	str	r3, [r7, #0]
 800423e:	4603      	mov	r3, r0
 8004240:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8004242:	7bf8      	ldrb	r0, [r7, #15]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	68b9      	ldr	r1, [r7, #8]
 800424a:	f000 fb07 	bl	800485c <USER_SPI_write>
 800424e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8004250:	4618      	mov	r0, r3
 8004252:	3710      	adds	r7, #16
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b082      	sub	sp, #8
 800425c:	af00      	add	r7, sp, #0
 800425e:	4603      	mov	r3, r0
 8004260:	603a      	str	r2, [r7, #0]
 8004262:	71fb      	strb	r3, [r7, #7]
 8004264:	460b      	mov	r3, r1
 8004266:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8004268:	79b9      	ldrb	r1, [r7, #6]
 800426a:	79fb      	ldrb	r3, [r7, #7]
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	4618      	mov	r0, r3
 8004270:	f000 fb70 	bl	8004954 <USER_SPI_ioctl>
 8004274:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8004276:	4618      	mov	r0, r3
 8004278:	3708      	adds	r7, #8
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
	...

08004280 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004288:	f7fc ff7e 	bl	8001188 <HAL_GetTick>
 800428c:	4603      	mov	r3, r0
 800428e:	4a04      	ldr	r2, [pc, #16]	@ (80042a0 <SPI_Timer_On+0x20>)
 8004290:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8004292:	4a04      	ldr	r2, [pc, #16]	@ (80042a4 <SPI_Timer_On+0x24>)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6013      	str	r3, [r2, #0]
}
 8004298:	bf00      	nop
 800429a:	3708      	adds	r7, #8
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	20000a08 	.word	0x20000a08
 80042a4:	20000a0c 	.word	0x20000a0c

080042a8 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80042ac:	f7fc ff6c 	bl	8001188 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	4b06      	ldr	r3, [pc, #24]	@ (80042cc <SPI_Timer_Status+0x24>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	1ad2      	subs	r2, r2, r3
 80042b8:	4b05      	ldr	r3, [pc, #20]	@ (80042d0 <SPI_Timer_Status+0x28>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	429a      	cmp	r2, r3
 80042be:	bf34      	ite	cc
 80042c0:	2301      	movcc	r3, #1
 80042c2:	2300      	movcs	r3, #0
 80042c4:	b2db      	uxtb	r3, r3
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	20000a08 	.word	0x20000a08
 80042d0:	20000a0c 	.word	0x20000a0c

080042d4 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b086      	sub	sp, #24
 80042d8:	af02      	add	r7, sp, #8
 80042da:	4603      	mov	r3, r0
 80042dc:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80042de:	f107 020f 	add.w	r2, r7, #15
 80042e2:	1df9      	adds	r1, r7, #7
 80042e4:	2332      	movs	r3, #50	@ 0x32
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	2301      	movs	r3, #1
 80042ea:	4804      	ldr	r0, [pc, #16]	@ (80042fc <xchg_spi+0x28>)
 80042ec:	f7fe fc7d 	bl	8002bea <HAL_SPI_TransmitReceive>
    return rxDat;
 80042f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3710      	adds	r7, #16
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	2000009c 	.word	0x2000009c

08004300 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8004300:	b590      	push	{r4, r7, lr}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800430a:	2300      	movs	r3, #0
 800430c:	60fb      	str	r3, [r7, #12]
 800430e:	e00a      	b.n	8004326 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	18d4      	adds	r4, r2, r3
 8004316:	20ff      	movs	r0, #255	@ 0xff
 8004318:	f7ff ffdc 	bl	80042d4 <xchg_spi>
 800431c:	4603      	mov	r3, r0
 800431e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	3301      	adds	r3, #1
 8004324:	60fb      	str	r3, [r7, #12]
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	429a      	cmp	r2, r3
 800432c:	d3f0      	bcc.n	8004310 <rcvr_spi_multi+0x10>
	}
}
 800432e:	bf00      	nop
 8004330:	bf00      	nop
 8004332:	3714      	adds	r7, #20
 8004334:	46bd      	mov	sp, r7
 8004336:	bd90      	pop	{r4, r7, pc}

08004338 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	b29a      	uxth	r2, r3
 8004346:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800434a:	6879      	ldr	r1, [r7, #4]
 800434c:	4803      	ldr	r0, [pc, #12]	@ (800435c <xmit_spi_multi+0x24>)
 800434e:	f7fe fad6 	bl	80028fe <HAL_SPI_Transmit>
}
 8004352:	bf00      	nop
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	2000009c 	.word	0x2000009c

08004360 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004368:	f7fc ff0e 	bl	8001188 <HAL_GetTick>
 800436c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8004372:	20ff      	movs	r0, #255	@ 0xff
 8004374:	f7ff ffae 	bl	80042d4 <xchg_spi>
 8004378:	4603      	mov	r3, r0
 800437a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800437c:	7bfb      	ldrb	r3, [r7, #15]
 800437e:	2bff      	cmp	r3, #255	@ 0xff
 8004380:	d007      	beq.n	8004392 <wait_ready+0x32>
 8004382:	f7fc ff01 	bl	8001188 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	429a      	cmp	r2, r3
 8004390:	d8ef      	bhi.n	8004372 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8004392:	7bfb      	ldrb	r3, [r7, #15]
 8004394:	2bff      	cmp	r3, #255	@ 0xff
 8004396:	bf0c      	ite	eq
 8004398:	2301      	moveq	r3, #1
 800439a:	2300      	movne	r3, #0
 800439c:	b2db      	uxtb	r3, r3
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3718      	adds	r7, #24
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
	...

080043a8 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80043ac:	2201      	movs	r2, #1
 80043ae:	2101      	movs	r1, #1
 80043b0:	4803      	ldr	r0, [pc, #12]	@ (80043c0 <despiselect+0x18>)
 80043b2:	f7fd fa0f 	bl	80017d4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80043b6:	20ff      	movs	r0, #255	@ 0xff
 80043b8:	f7ff ff8c 	bl	80042d4 <xchg_spi>

}
 80043bc:	bf00      	nop
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	48000400 	.word	0x48000400

080043c4 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80043c8:	2200      	movs	r2, #0
 80043ca:	2101      	movs	r1, #1
 80043cc:	4809      	ldr	r0, [pc, #36]	@ (80043f4 <spiselect+0x30>)
 80043ce:	f7fd fa01 	bl	80017d4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80043d2:	20ff      	movs	r0, #255	@ 0xff
 80043d4:	f7ff ff7e 	bl	80042d4 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80043d8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80043dc:	f7ff ffc0 	bl	8004360 <wait_ready>
 80043e0:	4603      	mov	r3, r0
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d001      	beq.n	80043ea <spiselect+0x26>
 80043e6:	2301      	movs	r3, #1
 80043e8:	e002      	b.n	80043f0 <spiselect+0x2c>

	despiselect();
 80043ea:	f7ff ffdd 	bl	80043a8 <despiselect>
	return 0;	/* Timeout */
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	48000400 	.word	0x48000400

080043f8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8004402:	20c8      	movs	r0, #200	@ 0xc8
 8004404:	f7ff ff3c 	bl	8004280 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8004408:	20ff      	movs	r0, #255	@ 0xff
 800440a:	f7ff ff63 	bl	80042d4 <xchg_spi>
 800440e:	4603      	mov	r3, r0
 8004410:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8004412:	7bfb      	ldrb	r3, [r7, #15]
 8004414:	2bff      	cmp	r3, #255	@ 0xff
 8004416:	d104      	bne.n	8004422 <rcvr_datablock+0x2a>
 8004418:	f7ff ff46 	bl	80042a8 <SPI_Timer_Status>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1f2      	bne.n	8004408 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004422:	7bfb      	ldrb	r3, [r7, #15]
 8004424:	2bfe      	cmp	r3, #254	@ 0xfe
 8004426:	d001      	beq.n	800442c <rcvr_datablock+0x34>
 8004428:	2300      	movs	r3, #0
 800442a:	e00a      	b.n	8004442 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800442c:	6839      	ldr	r1, [r7, #0]
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f7ff ff66 	bl	8004300 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8004434:	20ff      	movs	r0, #255	@ 0xff
 8004436:	f7ff ff4d 	bl	80042d4 <xchg_spi>
 800443a:	20ff      	movs	r0, #255	@ 0xff
 800443c:	f7ff ff4a 	bl	80042d4 <xchg_spi>

	return 1;						/* Function succeeded */
 8004440:	2301      	movs	r3, #1
}
 8004442:	4618      	mov	r0, r3
 8004444:	3710      	adds	r7, #16
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b084      	sub	sp, #16
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
 8004452:	460b      	mov	r3, r1
 8004454:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004456:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800445a:	f7ff ff81 	bl	8004360 <wait_ready>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d101      	bne.n	8004468 <xmit_datablock+0x1e>
 8004464:	2300      	movs	r3, #0
 8004466:	e01e      	b.n	80044a6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8004468:	78fb      	ldrb	r3, [r7, #3]
 800446a:	4618      	mov	r0, r3
 800446c:	f7ff ff32 	bl	80042d4 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8004470:	78fb      	ldrb	r3, [r7, #3]
 8004472:	2bfd      	cmp	r3, #253	@ 0xfd
 8004474:	d016      	beq.n	80044a4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8004476:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f7ff ff5c 	bl	8004338 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004480:	20ff      	movs	r0, #255	@ 0xff
 8004482:	f7ff ff27 	bl	80042d4 <xchg_spi>
 8004486:	20ff      	movs	r0, #255	@ 0xff
 8004488:	f7ff ff24 	bl	80042d4 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800448c:	20ff      	movs	r0, #255	@ 0xff
 800448e:	f7ff ff21 	bl	80042d4 <xchg_spi>
 8004492:	4603      	mov	r3, r0
 8004494:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8004496:	7bfb      	ldrb	r3, [r7, #15]
 8004498:	f003 031f 	and.w	r3, r3, #31
 800449c:	2b05      	cmp	r3, #5
 800449e:	d001      	beq.n	80044a4 <xmit_datablock+0x5a>
 80044a0:	2300      	movs	r3, #0
 80044a2:	e000      	b.n	80044a6 <xmit_datablock+0x5c>
	}
	return 1;
 80044a4:	2301      	movs	r3, #1
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b084      	sub	sp, #16
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	4603      	mov	r3, r0
 80044b6:	6039      	str	r1, [r7, #0]
 80044b8:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80044ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	da0e      	bge.n	80044e0 <send_cmd+0x32>
		cmd &= 0x7F;
 80044c2:	79fb      	ldrb	r3, [r7, #7]
 80044c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044c8:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80044ca:	2100      	movs	r1, #0
 80044cc:	2037      	movs	r0, #55	@ 0x37
 80044ce:	f7ff ffee 	bl	80044ae <send_cmd>
 80044d2:	4603      	mov	r3, r0
 80044d4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80044d6:	7bbb      	ldrb	r3, [r7, #14]
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d901      	bls.n	80044e0 <send_cmd+0x32>
 80044dc:	7bbb      	ldrb	r3, [r7, #14]
 80044de:	e051      	b.n	8004584 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80044e0:	79fb      	ldrb	r3, [r7, #7]
 80044e2:	2b0c      	cmp	r3, #12
 80044e4:	d008      	beq.n	80044f8 <send_cmd+0x4a>
		despiselect();
 80044e6:	f7ff ff5f 	bl	80043a8 <despiselect>
		if (!spiselect()) return 0xFF;
 80044ea:	f7ff ff6b 	bl	80043c4 <spiselect>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d101      	bne.n	80044f8 <send_cmd+0x4a>
 80044f4:	23ff      	movs	r3, #255	@ 0xff
 80044f6:	e045      	b.n	8004584 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80044f8:	79fb      	ldrb	r3, [r7, #7]
 80044fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	4618      	mov	r0, r3
 8004502:	f7ff fee7 	bl	80042d4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	0e1b      	lsrs	r3, r3, #24
 800450a:	b2db      	uxtb	r3, r3
 800450c:	4618      	mov	r0, r3
 800450e:	f7ff fee1 	bl	80042d4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	0c1b      	lsrs	r3, r3, #16
 8004516:	b2db      	uxtb	r3, r3
 8004518:	4618      	mov	r0, r3
 800451a:	f7ff fedb 	bl	80042d4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	0a1b      	lsrs	r3, r3, #8
 8004522:	b2db      	uxtb	r3, r3
 8004524:	4618      	mov	r0, r3
 8004526:	f7ff fed5 	bl	80042d4 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	b2db      	uxtb	r3, r3
 800452e:	4618      	mov	r0, r3
 8004530:	f7ff fed0 	bl	80042d4 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8004534:	2301      	movs	r3, #1
 8004536:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004538:	79fb      	ldrb	r3, [r7, #7]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <send_cmd+0x94>
 800453e:	2395      	movs	r3, #149	@ 0x95
 8004540:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8004542:	79fb      	ldrb	r3, [r7, #7]
 8004544:	2b08      	cmp	r3, #8
 8004546:	d101      	bne.n	800454c <send_cmd+0x9e>
 8004548:	2387      	movs	r3, #135	@ 0x87
 800454a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800454c:	7bfb      	ldrb	r3, [r7, #15]
 800454e:	4618      	mov	r0, r3
 8004550:	f7ff fec0 	bl	80042d4 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8004554:	79fb      	ldrb	r3, [r7, #7]
 8004556:	2b0c      	cmp	r3, #12
 8004558:	d102      	bne.n	8004560 <send_cmd+0xb2>
 800455a:	20ff      	movs	r0, #255	@ 0xff
 800455c:	f7ff feba 	bl	80042d4 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8004560:	230a      	movs	r3, #10
 8004562:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8004564:	20ff      	movs	r0, #255	@ 0xff
 8004566:	f7ff feb5 	bl	80042d4 <xchg_spi>
 800456a:	4603      	mov	r3, r0
 800456c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800456e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004572:	2b00      	cmp	r3, #0
 8004574:	da05      	bge.n	8004582 <send_cmd+0xd4>
 8004576:	7bfb      	ldrb	r3, [r7, #15]
 8004578:	3b01      	subs	r3, #1
 800457a:	73fb      	strb	r3, [r7, #15]
 800457c:	7bfb      	ldrb	r3, [r7, #15]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1f0      	bne.n	8004564 <send_cmd+0xb6>

	return res;							/* Return received response */
 8004582:	7bbb      	ldrb	r3, [r7, #14]
}
 8004584:	4618      	mov	r0, r3
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800458c:	b590      	push	{r4, r7, lr}
 800458e:	b085      	sub	sp, #20
 8004590:	af00      	add	r7, sp, #0
 8004592:	4603      	mov	r3, r0
 8004594:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004596:	79fb      	ldrb	r3, [r7, #7]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d001      	beq.n	80045a0 <USER_SPI_initialize+0x14>
 800459c:	2301      	movs	r3, #1
 800459e:	e0d6      	b.n	800474e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80045a0:	4b6d      	ldr	r3, [pc, #436]	@ (8004758 <USER_SPI_initialize+0x1cc>)
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <USER_SPI_initialize+0x2a>
 80045ae:	4b6a      	ldr	r3, [pc, #424]	@ (8004758 <USER_SPI_initialize+0x1cc>)
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	e0cb      	b.n	800474e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80045b6:	4b69      	ldr	r3, [pc, #420]	@ (800475c <USER_SPI_initialize+0x1d0>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80045c0:	4b66      	ldr	r3, [pc, #408]	@ (800475c <USER_SPI_initialize+0x1d0>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 80045c8:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80045ca:	230a      	movs	r3, #10
 80045cc:	73fb      	strb	r3, [r7, #15]
 80045ce:	e005      	b.n	80045dc <USER_SPI_initialize+0x50>
 80045d0:	20ff      	movs	r0, #255	@ 0xff
 80045d2:	f7ff fe7f 	bl	80042d4 <xchg_spi>
 80045d6:	7bfb      	ldrb	r3, [r7, #15]
 80045d8:	3b01      	subs	r3, #1
 80045da:	73fb      	strb	r3, [r7, #15]
 80045dc:	7bfb      	ldrb	r3, [r7, #15]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1f6      	bne.n	80045d0 <USER_SPI_initialize+0x44>

	ty = 0;
 80045e2:	2300      	movs	r3, #0
 80045e4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80045e6:	2100      	movs	r1, #0
 80045e8:	2000      	movs	r0, #0
 80045ea:	f7ff ff60 	bl	80044ae <send_cmd>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	f040 808b 	bne.w	800470c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80045f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80045fa:	f7ff fe41 	bl	8004280 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80045fe:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8004602:	2008      	movs	r0, #8
 8004604:	f7ff ff53 	bl	80044ae <send_cmd>
 8004608:	4603      	mov	r3, r0
 800460a:	2b01      	cmp	r3, #1
 800460c:	d151      	bne.n	80046b2 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800460e:	2300      	movs	r3, #0
 8004610:	73fb      	strb	r3, [r7, #15]
 8004612:	e00d      	b.n	8004630 <USER_SPI_initialize+0xa4>
 8004614:	7bfc      	ldrb	r4, [r7, #15]
 8004616:	20ff      	movs	r0, #255	@ 0xff
 8004618:	f7ff fe5c 	bl	80042d4 <xchg_spi>
 800461c:	4603      	mov	r3, r0
 800461e:	461a      	mov	r2, r3
 8004620:	f104 0310 	add.w	r3, r4, #16
 8004624:	443b      	add	r3, r7
 8004626:	f803 2c08 	strb.w	r2, [r3, #-8]
 800462a:	7bfb      	ldrb	r3, [r7, #15]
 800462c:	3301      	adds	r3, #1
 800462e:	73fb      	strb	r3, [r7, #15]
 8004630:	7bfb      	ldrb	r3, [r7, #15]
 8004632:	2b03      	cmp	r3, #3
 8004634:	d9ee      	bls.n	8004614 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8004636:	7abb      	ldrb	r3, [r7, #10]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d167      	bne.n	800470c <USER_SPI_initialize+0x180>
 800463c:	7afb      	ldrb	r3, [r7, #11]
 800463e:	2baa      	cmp	r3, #170	@ 0xaa
 8004640:	d164      	bne.n	800470c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8004642:	bf00      	nop
 8004644:	f7ff fe30 	bl	80042a8 <SPI_Timer_Status>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d007      	beq.n	800465e <USER_SPI_initialize+0xd2>
 800464e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004652:	20a9      	movs	r0, #169	@ 0xa9
 8004654:	f7ff ff2b 	bl	80044ae <send_cmd>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1f2      	bne.n	8004644 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800465e:	f7ff fe23 	bl	80042a8 <SPI_Timer_Status>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d051      	beq.n	800470c <USER_SPI_initialize+0x180>
 8004668:	2100      	movs	r1, #0
 800466a:	203a      	movs	r0, #58	@ 0x3a
 800466c:	f7ff ff1f 	bl	80044ae <send_cmd>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d14a      	bne.n	800470c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8004676:	2300      	movs	r3, #0
 8004678:	73fb      	strb	r3, [r7, #15]
 800467a:	e00d      	b.n	8004698 <USER_SPI_initialize+0x10c>
 800467c:	7bfc      	ldrb	r4, [r7, #15]
 800467e:	20ff      	movs	r0, #255	@ 0xff
 8004680:	f7ff fe28 	bl	80042d4 <xchg_spi>
 8004684:	4603      	mov	r3, r0
 8004686:	461a      	mov	r2, r3
 8004688:	f104 0310 	add.w	r3, r4, #16
 800468c:	443b      	add	r3, r7
 800468e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8004692:	7bfb      	ldrb	r3, [r7, #15]
 8004694:	3301      	adds	r3, #1
 8004696:	73fb      	strb	r3, [r7, #15]
 8004698:	7bfb      	ldrb	r3, [r7, #15]
 800469a:	2b03      	cmp	r3, #3
 800469c:	d9ee      	bls.n	800467c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800469e:	7a3b      	ldrb	r3, [r7, #8]
 80046a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d001      	beq.n	80046ac <USER_SPI_initialize+0x120>
 80046a8:	230c      	movs	r3, #12
 80046aa:	e000      	b.n	80046ae <USER_SPI_initialize+0x122>
 80046ac:	2304      	movs	r3, #4
 80046ae:	737b      	strb	r3, [r7, #13]
 80046b0:	e02c      	b.n	800470c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80046b2:	2100      	movs	r1, #0
 80046b4:	20a9      	movs	r0, #169	@ 0xa9
 80046b6:	f7ff fefa 	bl	80044ae <send_cmd>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d804      	bhi.n	80046ca <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80046c0:	2302      	movs	r3, #2
 80046c2:	737b      	strb	r3, [r7, #13]
 80046c4:	23a9      	movs	r3, #169	@ 0xa9
 80046c6:	73bb      	strb	r3, [r7, #14]
 80046c8:	e003      	b.n	80046d2 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80046ca:	2301      	movs	r3, #1
 80046cc:	737b      	strb	r3, [r7, #13]
 80046ce:	2301      	movs	r3, #1
 80046d0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80046d2:	bf00      	nop
 80046d4:	f7ff fde8 	bl	80042a8 <SPI_Timer_Status>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d007      	beq.n	80046ee <USER_SPI_initialize+0x162>
 80046de:	7bbb      	ldrb	r3, [r7, #14]
 80046e0:	2100      	movs	r1, #0
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7ff fee3 	bl	80044ae <send_cmd>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1f2      	bne.n	80046d4 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80046ee:	f7ff fddb 	bl	80042a8 <SPI_Timer_Status>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d007      	beq.n	8004708 <USER_SPI_initialize+0x17c>
 80046f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80046fc:	2010      	movs	r0, #16
 80046fe:	f7ff fed6 	bl	80044ae <send_cmd>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d001      	beq.n	800470c <USER_SPI_initialize+0x180>
				ty = 0;
 8004708:	2300      	movs	r3, #0
 800470a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800470c:	4a14      	ldr	r2, [pc, #80]	@ (8004760 <USER_SPI_initialize+0x1d4>)
 800470e:	7b7b      	ldrb	r3, [r7, #13]
 8004710:	7013      	strb	r3, [r2, #0]
	despiselect();
 8004712:	f7ff fe49 	bl	80043a8 <despiselect>

	if (ty) {			/* OK */
 8004716:	7b7b      	ldrb	r3, [r7, #13]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d012      	beq.n	8004742 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 800471c:	4b0f      	ldr	r3, [pc, #60]	@ (800475c <USER_SPI_initialize+0x1d0>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8004726:	4b0d      	ldr	r3, [pc, #52]	@ (800475c <USER_SPI_initialize+0x1d0>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f042 0210 	orr.w	r2, r2, #16
 800472e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8004730:	4b09      	ldr	r3, [pc, #36]	@ (8004758 <USER_SPI_initialize+0x1cc>)
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	b2db      	uxtb	r3, r3
 8004736:	f023 0301 	bic.w	r3, r3, #1
 800473a:	b2da      	uxtb	r2, r3
 800473c:	4b06      	ldr	r3, [pc, #24]	@ (8004758 <USER_SPI_initialize+0x1cc>)
 800473e:	701a      	strb	r2, [r3, #0]
 8004740:	e002      	b.n	8004748 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8004742:	4b05      	ldr	r3, [pc, #20]	@ (8004758 <USER_SPI_initialize+0x1cc>)
 8004744:	2201      	movs	r2, #1
 8004746:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8004748:	4b03      	ldr	r3, [pc, #12]	@ (8004758 <USER_SPI_initialize+0x1cc>)
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	b2db      	uxtb	r3, r3
}
 800474e:	4618      	mov	r0, r3
 8004750:	3714      	adds	r7, #20
 8004752:	46bd      	mov	sp, r7
 8004754:	bd90      	pop	{r4, r7, pc}
 8004756:	bf00      	nop
 8004758:	20000020 	.word	0x20000020
 800475c:	2000009c 	.word	0x2000009c
 8004760:	20000a05 	.word	0x20000a05

08004764 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	4603      	mov	r3, r0
 800476c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800476e:	79fb      	ldrb	r3, [r7, #7]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d001      	beq.n	8004778 <USER_SPI_status+0x14>
 8004774:	2301      	movs	r3, #1
 8004776:	e002      	b.n	800477e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8004778:	4b04      	ldr	r3, [pc, #16]	@ (800478c <USER_SPI_status+0x28>)
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	b2db      	uxtb	r3, r3
}
 800477e:	4618      	mov	r0, r3
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr
 800478a:	bf00      	nop
 800478c:	20000020 	.word	0x20000020

08004790 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	607a      	str	r2, [r7, #4]
 800479a:	603b      	str	r3, [r7, #0]
 800479c:	4603      	mov	r3, r0
 800479e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80047a0:	7bfb      	ldrb	r3, [r7, #15]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d102      	bne.n	80047ac <USER_SPI_read+0x1c>
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d101      	bne.n	80047b0 <USER_SPI_read+0x20>
 80047ac:	2304      	movs	r3, #4
 80047ae:	e04d      	b.n	800484c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80047b0:	4b28      	ldr	r3, [pc, #160]	@ (8004854 <USER_SPI_read+0xc4>)
 80047b2:	781b      	ldrb	r3, [r3, #0]
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <USER_SPI_read+0x32>
 80047be:	2303      	movs	r3, #3
 80047c0:	e044      	b.n	800484c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80047c2:	4b25      	ldr	r3, [pc, #148]	@ (8004858 <USER_SPI_read+0xc8>)
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	f003 0308 	and.w	r3, r3, #8
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d102      	bne.n	80047d4 <USER_SPI_read+0x44>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	025b      	lsls	r3, r3, #9
 80047d2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d111      	bne.n	80047fe <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80047da:	6879      	ldr	r1, [r7, #4]
 80047dc:	2011      	movs	r0, #17
 80047de:	f7ff fe66 	bl	80044ae <send_cmd>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d129      	bne.n	800483c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80047e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80047ec:	68b8      	ldr	r0, [r7, #8]
 80047ee:	f7ff fe03 	bl	80043f8 <rcvr_datablock>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d021      	beq.n	800483c <USER_SPI_read+0xac>
			count = 0;
 80047f8:	2300      	movs	r3, #0
 80047fa:	603b      	str	r3, [r7, #0]
 80047fc:	e01e      	b.n	800483c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80047fe:	6879      	ldr	r1, [r7, #4]
 8004800:	2012      	movs	r0, #18
 8004802:	f7ff fe54 	bl	80044ae <send_cmd>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d117      	bne.n	800483c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800480c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004810:	68b8      	ldr	r0, [r7, #8]
 8004812:	f7ff fdf1 	bl	80043f8 <rcvr_datablock>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d00a      	beq.n	8004832 <USER_SPI_read+0xa2>
				buff += 512;
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004822:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	3b01      	subs	r3, #1
 8004828:	603b      	str	r3, [r7, #0]
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1ed      	bne.n	800480c <USER_SPI_read+0x7c>
 8004830:	e000      	b.n	8004834 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8004832:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8004834:	2100      	movs	r1, #0
 8004836:	200c      	movs	r0, #12
 8004838:	f7ff fe39 	bl	80044ae <send_cmd>
		}
	}
	despiselect();
 800483c:	f7ff fdb4 	bl	80043a8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	bf14      	ite	ne
 8004846:	2301      	movne	r3, #1
 8004848:	2300      	moveq	r3, #0
 800484a:	b2db      	uxtb	r3, r3
}
 800484c:	4618      	mov	r0, r3
 800484e:	3710      	adds	r7, #16
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	20000020 	.word	0x20000020
 8004858:	20000a05 	.word	0x20000a05

0800485c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	60b9      	str	r1, [r7, #8]
 8004864:	607a      	str	r2, [r7, #4]
 8004866:	603b      	str	r3, [r7, #0]
 8004868:	4603      	mov	r3, r0
 800486a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800486c:	7bfb      	ldrb	r3, [r7, #15]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d102      	bne.n	8004878 <USER_SPI_write+0x1c>
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d101      	bne.n	800487c <USER_SPI_write+0x20>
 8004878:	2304      	movs	r3, #4
 800487a:	e063      	b.n	8004944 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800487c:	4b33      	ldr	r3, [pc, #204]	@ (800494c <USER_SPI_write+0xf0>)
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	b2db      	uxtb	r3, r3
 8004882:	f003 0301 	and.w	r3, r3, #1
 8004886:	2b00      	cmp	r3, #0
 8004888:	d001      	beq.n	800488e <USER_SPI_write+0x32>
 800488a:	2303      	movs	r3, #3
 800488c:	e05a      	b.n	8004944 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800488e:	4b2f      	ldr	r3, [pc, #188]	@ (800494c <USER_SPI_write+0xf0>)
 8004890:	781b      	ldrb	r3, [r3, #0]
 8004892:	b2db      	uxtb	r3, r3
 8004894:	f003 0304 	and.w	r3, r3, #4
 8004898:	2b00      	cmp	r3, #0
 800489a:	d001      	beq.n	80048a0 <USER_SPI_write+0x44>
 800489c:	2302      	movs	r3, #2
 800489e:	e051      	b.n	8004944 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80048a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004950 <USER_SPI_write+0xf4>)
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	f003 0308 	and.w	r3, r3, #8
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d102      	bne.n	80048b2 <USER_SPI_write+0x56>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	025b      	lsls	r3, r3, #9
 80048b0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d110      	bne.n	80048da <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80048b8:	6879      	ldr	r1, [r7, #4]
 80048ba:	2018      	movs	r0, #24
 80048bc:	f7ff fdf7 	bl	80044ae <send_cmd>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d136      	bne.n	8004934 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80048c6:	21fe      	movs	r1, #254	@ 0xfe
 80048c8:	68b8      	ldr	r0, [r7, #8]
 80048ca:	f7ff fdbe 	bl	800444a <xmit_datablock>
 80048ce:	4603      	mov	r3, r0
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d02f      	beq.n	8004934 <USER_SPI_write+0xd8>
			count = 0;
 80048d4:	2300      	movs	r3, #0
 80048d6:	603b      	str	r3, [r7, #0]
 80048d8:	e02c      	b.n	8004934 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80048da:	4b1d      	ldr	r3, [pc, #116]	@ (8004950 <USER_SPI_write+0xf4>)
 80048dc:	781b      	ldrb	r3, [r3, #0]
 80048de:	f003 0306 	and.w	r3, r3, #6
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <USER_SPI_write+0x92>
 80048e6:	6839      	ldr	r1, [r7, #0]
 80048e8:	2097      	movs	r0, #151	@ 0x97
 80048ea:	f7ff fde0 	bl	80044ae <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80048ee:	6879      	ldr	r1, [r7, #4]
 80048f0:	2019      	movs	r0, #25
 80048f2:	f7ff fddc 	bl	80044ae <send_cmd>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d11b      	bne.n	8004934 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80048fc:	21fc      	movs	r1, #252	@ 0xfc
 80048fe:	68b8      	ldr	r0, [r7, #8]
 8004900:	f7ff fda3 	bl	800444a <xmit_datablock>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00a      	beq.n	8004920 <USER_SPI_write+0xc4>
				buff += 512;
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004910:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	3b01      	subs	r3, #1
 8004916:	603b      	str	r3, [r7, #0]
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1ee      	bne.n	80048fc <USER_SPI_write+0xa0>
 800491e:	e000      	b.n	8004922 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8004920:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8004922:	21fd      	movs	r1, #253	@ 0xfd
 8004924:	2000      	movs	r0, #0
 8004926:	f7ff fd90 	bl	800444a <xmit_datablock>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d101      	bne.n	8004934 <USER_SPI_write+0xd8>
 8004930:	2301      	movs	r3, #1
 8004932:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8004934:	f7ff fd38 	bl	80043a8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	bf14      	ite	ne
 800493e:	2301      	movne	r3, #1
 8004940:	2300      	moveq	r3, #0
 8004942:	b2db      	uxtb	r3, r3
}
 8004944:	4618      	mov	r0, r3
 8004946:	3710      	adds	r7, #16
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}
 800494c:	20000020 	.word	0x20000020
 8004950:	20000a05 	.word	0x20000a05

08004954 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b08c      	sub	sp, #48	@ 0x30
 8004958:	af00      	add	r7, sp, #0
 800495a:	4603      	mov	r3, r0
 800495c:	603a      	str	r2, [r7, #0]
 800495e:	71fb      	strb	r3, [r7, #7]
 8004960:	460b      	mov	r3, r1
 8004962:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8004964:	79fb      	ldrb	r3, [r7, #7]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d001      	beq.n	800496e <USER_SPI_ioctl+0x1a>
 800496a:	2304      	movs	r3, #4
 800496c:	e15a      	b.n	8004c24 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800496e:	4baf      	ldr	r3, [pc, #700]	@ (8004c2c <USER_SPI_ioctl+0x2d8>)
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	b2db      	uxtb	r3, r3
 8004974:	f003 0301 	and.w	r3, r3, #1
 8004978:	2b00      	cmp	r3, #0
 800497a:	d001      	beq.n	8004980 <USER_SPI_ioctl+0x2c>
 800497c:	2303      	movs	r3, #3
 800497e:	e151      	b.n	8004c24 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8004986:	79bb      	ldrb	r3, [r7, #6]
 8004988:	2b04      	cmp	r3, #4
 800498a:	f200 8136 	bhi.w	8004bfa <USER_SPI_ioctl+0x2a6>
 800498e:	a201      	add	r2, pc, #4	@ (adr r2, 8004994 <USER_SPI_ioctl+0x40>)
 8004990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004994:	080049a9 	.word	0x080049a9
 8004998:	080049bd 	.word	0x080049bd
 800499c:	08004bfb 	.word	0x08004bfb
 80049a0:	08004a69 	.word	0x08004a69
 80049a4:	08004b5f 	.word	0x08004b5f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80049a8:	f7ff fd0c 	bl	80043c4 <spiselect>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f000 8127 	beq.w	8004c02 <USER_SPI_ioctl+0x2ae>
 80049b4:	2300      	movs	r3, #0
 80049b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80049ba:	e122      	b.n	8004c02 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80049bc:	2100      	movs	r1, #0
 80049be:	2009      	movs	r0, #9
 80049c0:	f7ff fd75 	bl	80044ae <send_cmd>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f040 811d 	bne.w	8004c06 <USER_SPI_ioctl+0x2b2>
 80049cc:	f107 030c 	add.w	r3, r7, #12
 80049d0:	2110      	movs	r1, #16
 80049d2:	4618      	mov	r0, r3
 80049d4:	f7ff fd10 	bl	80043f8 <rcvr_datablock>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	f000 8113 	beq.w	8004c06 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80049e0:	7b3b      	ldrb	r3, [r7, #12]
 80049e2:	099b      	lsrs	r3, r3, #6
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d111      	bne.n	8004a0e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80049ea:	7d7b      	ldrb	r3, [r7, #21]
 80049ec:	461a      	mov	r2, r3
 80049ee:	7d3b      	ldrb	r3, [r7, #20]
 80049f0:	021b      	lsls	r3, r3, #8
 80049f2:	4413      	add	r3, r2
 80049f4:	461a      	mov	r2, r3
 80049f6:	7cfb      	ldrb	r3, [r7, #19]
 80049f8:	041b      	lsls	r3, r3, #16
 80049fa:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80049fe:	4413      	add	r3, r2
 8004a00:	3301      	adds	r3, #1
 8004a02:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	029a      	lsls	r2, r3, #10
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	601a      	str	r2, [r3, #0]
 8004a0c:	e028      	b.n	8004a60 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8004a0e:	7c7b      	ldrb	r3, [r7, #17]
 8004a10:	f003 030f 	and.w	r3, r3, #15
 8004a14:	b2da      	uxtb	r2, r3
 8004a16:	7dbb      	ldrb	r3, [r7, #22]
 8004a18:	09db      	lsrs	r3, r3, #7
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	4413      	add	r3, r2
 8004a1e:	b2da      	uxtb	r2, r3
 8004a20:	7d7b      	ldrb	r3, [r7, #21]
 8004a22:	005b      	lsls	r3, r3, #1
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	f003 0306 	and.w	r3, r3, #6
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	4413      	add	r3, r2
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	3302      	adds	r3, #2
 8004a32:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8004a36:	7d3b      	ldrb	r3, [r7, #20]
 8004a38:	099b      	lsrs	r3, r3, #6
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	7cfb      	ldrb	r3, [r7, #19]
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	441a      	add	r2, r3
 8004a44:	7cbb      	ldrb	r3, [r7, #18]
 8004a46:	029b      	lsls	r3, r3, #10
 8004a48:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004a4c:	4413      	add	r3, r2
 8004a4e:	3301      	adds	r3, #1
 8004a50:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8004a52:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004a56:	3b09      	subs	r3, #9
 8004a58:	69fa      	ldr	r2, [r7, #28]
 8004a5a:	409a      	lsls	r2, r3
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8004a60:	2300      	movs	r3, #0
 8004a62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8004a66:	e0ce      	b.n	8004c06 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8004a68:	4b71      	ldr	r3, [pc, #452]	@ (8004c30 <USER_SPI_ioctl+0x2dc>)
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	f003 0304 	and.w	r3, r3, #4
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d031      	beq.n	8004ad8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8004a74:	2100      	movs	r1, #0
 8004a76:	208d      	movs	r0, #141	@ 0x8d
 8004a78:	f7ff fd19 	bl	80044ae <send_cmd>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	f040 80c3 	bne.w	8004c0a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8004a84:	20ff      	movs	r0, #255	@ 0xff
 8004a86:	f7ff fc25 	bl	80042d4 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8004a8a:	f107 030c 	add.w	r3, r7, #12
 8004a8e:	2110      	movs	r1, #16
 8004a90:	4618      	mov	r0, r3
 8004a92:	f7ff fcb1 	bl	80043f8 <rcvr_datablock>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f000 80b6 	beq.w	8004c0a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8004a9e:	2330      	movs	r3, #48	@ 0x30
 8004aa0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8004aa4:	e007      	b.n	8004ab6 <USER_SPI_ioctl+0x162>
 8004aa6:	20ff      	movs	r0, #255	@ 0xff
 8004aa8:	f7ff fc14 	bl	80042d4 <xchg_spi>
 8004aac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8004ab6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1f3      	bne.n	8004aa6 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8004abe:	7dbb      	ldrb	r3, [r7, #22]
 8004ac0:	091b      	lsrs	r3, r3, #4
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	2310      	movs	r3, #16
 8004ac8:	fa03 f202 	lsl.w	r2, r3, r2
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8004ad6:	e098      	b.n	8004c0a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8004ad8:	2100      	movs	r1, #0
 8004ada:	2009      	movs	r0, #9
 8004adc:	f7ff fce7 	bl	80044ae <send_cmd>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	f040 8091 	bne.w	8004c0a <USER_SPI_ioctl+0x2b6>
 8004ae8:	f107 030c 	add.w	r3, r7, #12
 8004aec:	2110      	movs	r1, #16
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7ff fc82 	bl	80043f8 <rcvr_datablock>
 8004af4:	4603      	mov	r3, r0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 8087 	beq.w	8004c0a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8004afc:	4b4c      	ldr	r3, [pc, #304]	@ (8004c30 <USER_SPI_ioctl+0x2dc>)
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d012      	beq.n	8004b2e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8004b08:	7dbb      	ldrb	r3, [r7, #22]
 8004b0a:	005b      	lsls	r3, r3, #1
 8004b0c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8004b10:	7dfa      	ldrb	r2, [r7, #23]
 8004b12:	09d2      	lsrs	r2, r2, #7
 8004b14:	b2d2      	uxtb	r2, r2
 8004b16:	4413      	add	r3, r2
 8004b18:	1c5a      	adds	r2, r3, #1
 8004b1a:	7e7b      	ldrb	r3, [r7, #25]
 8004b1c:	099b      	lsrs	r3, r3, #6
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	3b01      	subs	r3, #1
 8004b22:	fa02 f303 	lsl.w	r3, r2, r3
 8004b26:	461a      	mov	r2, r3
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	601a      	str	r2, [r3, #0]
 8004b2c:	e013      	b.n	8004b56 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8004b2e:	7dbb      	ldrb	r3, [r7, #22]
 8004b30:	109b      	asrs	r3, r3, #2
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	f003 031f 	and.w	r3, r3, #31
 8004b38:	3301      	adds	r3, #1
 8004b3a:	7dfa      	ldrb	r2, [r7, #23]
 8004b3c:	00d2      	lsls	r2, r2, #3
 8004b3e:	f002 0218 	and.w	r2, r2, #24
 8004b42:	7df9      	ldrb	r1, [r7, #23]
 8004b44:	0949      	lsrs	r1, r1, #5
 8004b46:	b2c9      	uxtb	r1, r1
 8004b48:	440a      	add	r2, r1
 8004b4a:	3201      	adds	r2, #1
 8004b4c:	fb02 f303 	mul.w	r3, r2, r3
 8004b50:	461a      	mov	r2, r3
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8004b56:	2300      	movs	r3, #0
 8004b58:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8004b5c:	e055      	b.n	8004c0a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8004b5e:	4b34      	ldr	r3, [pc, #208]	@ (8004c30 <USER_SPI_ioctl+0x2dc>)
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	f003 0306 	and.w	r3, r3, #6
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d051      	beq.n	8004c0e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8004b6a:	f107 020c 	add.w	r2, r7, #12
 8004b6e:	79fb      	ldrb	r3, [r7, #7]
 8004b70:	210b      	movs	r1, #11
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7ff feee 	bl	8004954 <USER_SPI_ioctl>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d149      	bne.n	8004c12 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8004b7e:	7b3b      	ldrb	r3, [r7, #12]
 8004b80:	099b      	lsrs	r3, r3, #6
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d104      	bne.n	8004b92 <USER_SPI_ioctl+0x23e>
 8004b88:	7dbb      	ldrb	r3, [r7, #22]
 8004b8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d041      	beq.n	8004c16 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	623b      	str	r3, [r7, #32]
 8004b96:	6a3b      	ldr	r3, [r7, #32]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b9c:	6a3b      	ldr	r3, [r7, #32]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8004ba2:	4b23      	ldr	r3, [pc, #140]	@ (8004c30 <USER_SPI_ioctl+0x2dc>)
 8004ba4:	781b      	ldrb	r3, [r3, #0]
 8004ba6:	f003 0308 	and.w	r3, r3, #8
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d105      	bne.n	8004bba <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8004bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb0:	025b      	lsls	r3, r3, #9
 8004bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb6:	025b      	lsls	r3, r3, #9
 8004bb8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8004bba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bbc:	2020      	movs	r0, #32
 8004bbe:	f7ff fc76 	bl	80044ae <send_cmd>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d128      	bne.n	8004c1a <USER_SPI_ioctl+0x2c6>
 8004bc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004bca:	2021      	movs	r0, #33	@ 0x21
 8004bcc:	f7ff fc6f 	bl	80044ae <send_cmd>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d121      	bne.n	8004c1a <USER_SPI_ioctl+0x2c6>
 8004bd6:	2100      	movs	r1, #0
 8004bd8:	2026      	movs	r0, #38	@ 0x26
 8004bda:	f7ff fc68 	bl	80044ae <send_cmd>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d11a      	bne.n	8004c1a <USER_SPI_ioctl+0x2c6>
 8004be4:	f247 5030 	movw	r0, #30000	@ 0x7530
 8004be8:	f7ff fbba 	bl	8004360 <wait_ready>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d013      	beq.n	8004c1a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8004bf8:	e00f      	b.n	8004c1a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8004bfa:	2304      	movs	r3, #4
 8004bfc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004c00:	e00c      	b.n	8004c1c <USER_SPI_ioctl+0x2c8>
		break;
 8004c02:	bf00      	nop
 8004c04:	e00a      	b.n	8004c1c <USER_SPI_ioctl+0x2c8>
		break;
 8004c06:	bf00      	nop
 8004c08:	e008      	b.n	8004c1c <USER_SPI_ioctl+0x2c8>
		break;
 8004c0a:	bf00      	nop
 8004c0c:	e006      	b.n	8004c1c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8004c0e:	bf00      	nop
 8004c10:	e004      	b.n	8004c1c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8004c12:	bf00      	nop
 8004c14:	e002      	b.n	8004c1c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8004c16:	bf00      	nop
 8004c18:	e000      	b.n	8004c1c <USER_SPI_ioctl+0x2c8>
		break;
 8004c1a:	bf00      	nop
	}

	despiselect();
 8004c1c:	f7ff fbc4 	bl	80043a8 <despiselect>

	return res;
 8004c20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3730      	adds	r7, #48	@ 0x30
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	20000020 	.word	0x20000020
 8004c30:	20000a05 	.word	0x20000a05

08004c34 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004c3e:	79fb      	ldrb	r3, [r7, #7]
 8004c40:	4a08      	ldr	r2, [pc, #32]	@ (8004c64 <disk_status+0x30>)
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	4413      	add	r3, r2
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	79fa      	ldrb	r2, [r7, #7]
 8004c4c:	4905      	ldr	r1, [pc, #20]	@ (8004c64 <disk_status+0x30>)
 8004c4e:	440a      	add	r2, r1
 8004c50:	7a12      	ldrb	r2, [r2, #8]
 8004c52:	4610      	mov	r0, r2
 8004c54:	4798      	blx	r3
 8004c56:	4603      	mov	r3, r0
 8004c58:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3710      	adds	r7, #16
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	20000c38 	.word	0x20000c38

08004c68 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	4603      	mov	r3, r0
 8004c70:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8004c72:	2300      	movs	r3, #0
 8004c74:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8004c76:	79fb      	ldrb	r3, [r7, #7]
 8004c78:	4a0d      	ldr	r2, [pc, #52]	@ (8004cb0 <disk_initialize+0x48>)
 8004c7a:	5cd3      	ldrb	r3, [r2, r3]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d111      	bne.n	8004ca4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8004c80:	79fb      	ldrb	r3, [r7, #7]
 8004c82:	4a0b      	ldr	r2, [pc, #44]	@ (8004cb0 <disk_initialize+0x48>)
 8004c84:	2101      	movs	r1, #1
 8004c86:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004c88:	79fb      	ldrb	r3, [r7, #7]
 8004c8a:	4a09      	ldr	r2, [pc, #36]	@ (8004cb0 <disk_initialize+0x48>)
 8004c8c:	009b      	lsls	r3, r3, #2
 8004c8e:	4413      	add	r3, r2
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	79fa      	ldrb	r2, [r7, #7]
 8004c96:	4906      	ldr	r1, [pc, #24]	@ (8004cb0 <disk_initialize+0x48>)
 8004c98:	440a      	add	r2, r1
 8004c9a:	7a12      	ldrb	r2, [r2, #8]
 8004c9c:	4610      	mov	r0, r2
 8004c9e:	4798      	blx	r3
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	20000c38 	.word	0x20000c38

08004cb4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8004cb4:	b590      	push	{r4, r7, lr}
 8004cb6:	b087      	sub	sp, #28
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60b9      	str	r1, [r7, #8]
 8004cbc:	607a      	str	r2, [r7, #4]
 8004cbe:	603b      	str	r3, [r7, #0]
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
 8004cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8004cf0 <disk_read+0x3c>)
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	4413      	add	r3, r2
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	689c      	ldr	r4, [r3, #8]
 8004cd0:	7bfb      	ldrb	r3, [r7, #15]
 8004cd2:	4a07      	ldr	r2, [pc, #28]	@ (8004cf0 <disk_read+0x3c>)
 8004cd4:	4413      	add	r3, r2
 8004cd6:	7a18      	ldrb	r0, [r3, #8]
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	68b9      	ldr	r1, [r7, #8]
 8004cde:	47a0      	blx	r4
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	75fb      	strb	r3, [r7, #23]
  return res;
 8004ce4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	371c      	adds	r7, #28
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd90      	pop	{r4, r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	20000c38 	.word	0x20000c38

08004cf4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8004cf4:	b590      	push	{r4, r7, lr}
 8004cf6:	b087      	sub	sp, #28
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	607a      	str	r2, [r7, #4]
 8004cfe:	603b      	str	r3, [r7, #0]
 8004d00:	4603      	mov	r3, r0
 8004d02:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8004d04:	7bfb      	ldrb	r3, [r7, #15]
 8004d06:	4a0a      	ldr	r2, [pc, #40]	@ (8004d30 <disk_write+0x3c>)
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	4413      	add	r3, r2
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	68dc      	ldr	r4, [r3, #12]
 8004d10:	7bfb      	ldrb	r3, [r7, #15]
 8004d12:	4a07      	ldr	r2, [pc, #28]	@ (8004d30 <disk_write+0x3c>)
 8004d14:	4413      	add	r3, r2
 8004d16:	7a18      	ldrb	r0, [r3, #8]
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	68b9      	ldr	r1, [r7, #8]
 8004d1e:	47a0      	blx	r4
 8004d20:	4603      	mov	r3, r0
 8004d22:	75fb      	strb	r3, [r7, #23]
  return res;
 8004d24:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	371c      	adds	r7, #28
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd90      	pop	{r4, r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	20000c38 	.word	0x20000c38

08004d34 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	603a      	str	r2, [r7, #0]
 8004d3e:	71fb      	strb	r3, [r7, #7]
 8004d40:	460b      	mov	r3, r1
 8004d42:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8004d44:	79fb      	ldrb	r3, [r7, #7]
 8004d46:	4a09      	ldr	r2, [pc, #36]	@ (8004d6c <disk_ioctl+0x38>)
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	4413      	add	r3, r2
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	691b      	ldr	r3, [r3, #16]
 8004d50:	79fa      	ldrb	r2, [r7, #7]
 8004d52:	4906      	ldr	r1, [pc, #24]	@ (8004d6c <disk_ioctl+0x38>)
 8004d54:	440a      	add	r2, r1
 8004d56:	7a10      	ldrb	r0, [r2, #8]
 8004d58:	79b9      	ldrb	r1, [r7, #6]
 8004d5a:	683a      	ldr	r2, [r7, #0]
 8004d5c:	4798      	blx	r3
 8004d5e:	4603      	mov	r3, r0
 8004d60:	73fb      	strb	r3, [r7, #15]
  return res;
 8004d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3710      	adds	r7, #16
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	20000c38 	.word	0x20000c38

08004d70 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8004d80:	89fb      	ldrh	r3, [r7, #14]
 8004d82:	021b      	lsls	r3, r3, #8
 8004d84:	b21a      	sxth	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	b21b      	sxth	r3, r3
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	b21b      	sxth	r3, r3
 8004d90:	81fb      	strh	r3, [r7, #14]
	return rv;
 8004d92:	89fb      	ldrh	r3, [r7, #14]
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3714      	adds	r7, #20
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	3303      	adds	r3, #3
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	021b      	lsls	r3, r3, #8
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	3202      	adds	r2, #2
 8004db8:	7812      	ldrb	r2, [r2, #0]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	021b      	lsls	r3, r3, #8
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	3201      	adds	r2, #1
 8004dc6:	7812      	ldrb	r2, [r2, #0]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	021b      	lsls	r3, r3, #8
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	7812      	ldrb	r2, [r2, #0]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	60fb      	str	r3, [r7, #12]
	return rv;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3714      	adds	r7, #20
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8004de6:	b480      	push	{r7}
 8004de8:	b083      	sub	sp, #12
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
 8004dee:	460b      	mov	r3, r1
 8004df0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	1c5a      	adds	r2, r3, #1
 8004df6:	607a      	str	r2, [r7, #4]
 8004df8:	887a      	ldrh	r2, [r7, #2]
 8004dfa:	b2d2      	uxtb	r2, r2
 8004dfc:	701a      	strb	r2, [r3, #0]
 8004dfe:	887b      	ldrh	r3, [r7, #2]
 8004e00:	0a1b      	lsrs	r3, r3, #8
 8004e02:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	1c5a      	adds	r2, r3, #1
 8004e08:	607a      	str	r2, [r7, #4]
 8004e0a:	887a      	ldrh	r2, [r7, #2]
 8004e0c:	b2d2      	uxtb	r2, r2
 8004e0e:	701a      	strb	r2, [r3, #0]
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	1c5a      	adds	r2, r3, #1
 8004e2a:	607a      	str	r2, [r7, #4]
 8004e2c:	683a      	ldr	r2, [r7, #0]
 8004e2e:	b2d2      	uxtb	r2, r2
 8004e30:	701a      	strb	r2, [r3, #0]
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	0a1b      	lsrs	r3, r3, #8
 8004e36:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	1c5a      	adds	r2, r3, #1
 8004e3c:	607a      	str	r2, [r7, #4]
 8004e3e:	683a      	ldr	r2, [r7, #0]
 8004e40:	b2d2      	uxtb	r2, r2
 8004e42:	701a      	strb	r2, [r3, #0]
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	0a1b      	lsrs	r3, r3, #8
 8004e48:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	1c5a      	adds	r2, r3, #1
 8004e4e:	607a      	str	r2, [r7, #4]
 8004e50:	683a      	ldr	r2, [r7, #0]
 8004e52:	b2d2      	uxtb	r2, r2
 8004e54:	701a      	strb	r2, [r3, #0]
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	0a1b      	lsrs	r3, r3, #8
 8004e5a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	1c5a      	adds	r2, r3, #1
 8004e60:	607a      	str	r2, [r7, #4]
 8004e62:	683a      	ldr	r2, [r7, #0]
 8004e64:	b2d2      	uxtb	r2, r2
 8004e66:	701a      	strb	r2, [r3, #0]
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8004e74:	b480      	push	{r7}
 8004e76:	b087      	sub	sp, #28
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00d      	beq.n	8004eaa <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	1c53      	adds	r3, r2, #1
 8004e92:	613b      	str	r3, [r7, #16]
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	1c59      	adds	r1, r3, #1
 8004e98:	6179      	str	r1, [r7, #20]
 8004e9a:	7812      	ldrb	r2, [r2, #0]
 8004e9c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	607b      	str	r3, [r7, #4]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d1f1      	bne.n	8004e8e <mem_cpy+0x1a>
	}
}
 8004eaa:	bf00      	nop
 8004eac:	371c      	adds	r7, #28
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr

08004eb6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8004eb6:	b480      	push	{r7}
 8004eb8:	b087      	sub	sp, #28
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	60f8      	str	r0, [r7, #12]
 8004ebe:	60b9      	str	r1, [r7, #8]
 8004ec0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	1c5a      	adds	r2, r3, #1
 8004eca:	617a      	str	r2, [r7, #20]
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	b2d2      	uxtb	r2, r2
 8004ed0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	607b      	str	r3, [r7, #4]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d1f3      	bne.n	8004ec6 <mem_set+0x10>
}
 8004ede:	bf00      	nop
 8004ee0:	bf00      	nop
 8004ee2:	371c      	adds	r7, #28
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8004eec:	b480      	push	{r7}
 8004eee:	b089      	sub	sp, #36	@ 0x24
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	61fb      	str	r3, [r7, #28]
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8004f00:	2300      	movs	r3, #0
 8004f02:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	1c5a      	adds	r2, r3, #1
 8004f08:	61fa      	str	r2, [r7, #28]
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	1c5a      	adds	r2, r3, #1
 8004f12:	61ba      	str	r2, [r7, #24]
 8004f14:	781b      	ldrb	r3, [r3, #0]
 8004f16:	1acb      	subs	r3, r1, r3
 8004f18:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	3b01      	subs	r3, #1
 8004f1e:	607b      	str	r3, [r7, #4]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d002      	beq.n	8004f2c <mem_cmp+0x40>
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d0eb      	beq.n	8004f04 <mem_cmp+0x18>

	return r;
 8004f2c:	697b      	ldr	r3, [r7, #20]
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3724      	adds	r7, #36	@ 0x24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr

08004f3a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8004f3a:	b480      	push	{r7}
 8004f3c:	b083      	sub	sp, #12
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
 8004f42:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8004f44:	e002      	b.n	8004f4c <chk_chr+0x12>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	3301      	adds	r3, #1
 8004f4a:	607b      	str	r3, [r7, #4]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d005      	beq.n	8004f60 <chk_chr+0x26>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	461a      	mov	r2, r3
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d1f2      	bne.n	8004f46 <chk_chr+0xc>
	return *str;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	781b      	ldrb	r3, [r3, #0]
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr

08004f70 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	60bb      	str	r3, [r7, #8]
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	60fb      	str	r3, [r7, #12]
 8004f82:	e029      	b.n	8004fd8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8004f84:	4a27      	ldr	r2, [pc, #156]	@ (8005024 <chk_lock+0xb4>)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	011b      	lsls	r3, r3, #4
 8004f8a:	4413      	add	r3, r2
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d01d      	beq.n	8004fce <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004f92:	4a24      	ldr	r2, [pc, #144]	@ (8005024 <chk_lock+0xb4>)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	011b      	lsls	r3, r3, #4
 8004f98:	4413      	add	r3, r2
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d116      	bne.n	8004fd2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8004fa4:	4a1f      	ldr	r2, [pc, #124]	@ (8005024 <chk_lock+0xb4>)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	4413      	add	r3, r2
 8004fac:	3304      	adds	r3, #4
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d10c      	bne.n	8004fd2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8004fb8:	4a1a      	ldr	r2, [pc, #104]	@ (8005024 <chk_lock+0xb4>)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	011b      	lsls	r3, r3, #4
 8004fbe:	4413      	add	r3, r2
 8004fc0:	3308      	adds	r3, #8
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d102      	bne.n	8004fd2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8004fcc:	e007      	b.n	8004fde <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	60fb      	str	r3, [r7, #12]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d9d2      	bls.n	8004f84 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d109      	bne.n	8004ff8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d102      	bne.n	8004ff0 <chk_lock+0x80>
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d101      	bne.n	8004ff4 <chk_lock+0x84>
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	e010      	b.n	8005016 <chk_lock+0xa6>
 8004ff4:	2312      	movs	r3, #18
 8004ff6:	e00e      	b.n	8005016 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d108      	bne.n	8005010 <chk_lock+0xa0>
 8004ffe:	4a09      	ldr	r2, [pc, #36]	@ (8005024 <chk_lock+0xb4>)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	011b      	lsls	r3, r3, #4
 8005004:	4413      	add	r3, r2
 8005006:	330c      	adds	r3, #12
 8005008:	881b      	ldrh	r3, [r3, #0]
 800500a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800500e:	d101      	bne.n	8005014 <chk_lock+0xa4>
 8005010:	2310      	movs	r3, #16
 8005012:	e000      	b.n	8005016 <chk_lock+0xa6>
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	20000a18 	.word	0x20000a18

08005028 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800502e:	2300      	movs	r3, #0
 8005030:	607b      	str	r3, [r7, #4]
 8005032:	e002      	b.n	800503a <enq_lock+0x12>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	3301      	adds	r3, #1
 8005038:	607b      	str	r3, [r7, #4]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2b01      	cmp	r3, #1
 800503e:	d806      	bhi.n	800504e <enq_lock+0x26>
 8005040:	4a09      	ldr	r2, [pc, #36]	@ (8005068 <enq_lock+0x40>)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	011b      	lsls	r3, r3, #4
 8005046:	4413      	add	r3, r2
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1f2      	bne.n	8005034 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b02      	cmp	r3, #2
 8005052:	bf14      	ite	ne
 8005054:	2301      	movne	r3, #1
 8005056:	2300      	moveq	r3, #0
 8005058:	b2db      	uxtb	r3, r3
}
 800505a:	4618      	mov	r0, r3
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	20000a18 	.word	0x20000a18

0800506c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005076:	2300      	movs	r3, #0
 8005078:	60fb      	str	r3, [r7, #12]
 800507a:	e01f      	b.n	80050bc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800507c:	4a41      	ldr	r2, [pc, #260]	@ (8005184 <inc_lock+0x118>)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	011b      	lsls	r3, r3, #4
 8005082:	4413      	add	r3, r2
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	429a      	cmp	r2, r3
 800508c:	d113      	bne.n	80050b6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800508e:	4a3d      	ldr	r2, [pc, #244]	@ (8005184 <inc_lock+0x118>)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	011b      	lsls	r3, r3, #4
 8005094:	4413      	add	r3, r2
 8005096:	3304      	adds	r3, #4
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800509e:	429a      	cmp	r2, r3
 80050a0:	d109      	bne.n	80050b6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80050a2:	4a38      	ldr	r2, [pc, #224]	@ (8005184 <inc_lock+0x118>)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	011b      	lsls	r3, r3, #4
 80050a8:	4413      	add	r3, r2
 80050aa:	3308      	adds	r3, #8
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d006      	beq.n	80050c4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	3301      	adds	r3, #1
 80050ba:	60fb      	str	r3, [r7, #12]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d9dc      	bls.n	800507c <inc_lock+0x10>
 80050c2:	e000      	b.n	80050c6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80050c4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	d132      	bne.n	8005132 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80050cc:	2300      	movs	r3, #0
 80050ce:	60fb      	str	r3, [r7, #12]
 80050d0:	e002      	b.n	80050d8 <inc_lock+0x6c>
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	3301      	adds	r3, #1
 80050d6:	60fb      	str	r3, [r7, #12]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d806      	bhi.n	80050ec <inc_lock+0x80>
 80050de:	4a29      	ldr	r2, [pc, #164]	@ (8005184 <inc_lock+0x118>)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	011b      	lsls	r3, r3, #4
 80050e4:	4413      	add	r3, r2
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1f2      	bne.n	80050d2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d101      	bne.n	80050f6 <inc_lock+0x8a>
 80050f2:	2300      	movs	r3, #0
 80050f4:	e040      	b.n	8005178 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	4922      	ldr	r1, [pc, #136]	@ (8005184 <inc_lock+0x118>)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	011b      	lsls	r3, r3, #4
 8005100:	440b      	add	r3, r1
 8005102:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	689a      	ldr	r2, [r3, #8]
 8005108:	491e      	ldr	r1, [pc, #120]	@ (8005184 <inc_lock+0x118>)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	011b      	lsls	r3, r3, #4
 800510e:	440b      	add	r3, r1
 8005110:	3304      	adds	r3, #4
 8005112:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	695a      	ldr	r2, [r3, #20]
 8005118:	491a      	ldr	r1, [pc, #104]	@ (8005184 <inc_lock+0x118>)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	011b      	lsls	r3, r3, #4
 800511e:	440b      	add	r3, r1
 8005120:	3308      	adds	r3, #8
 8005122:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005124:	4a17      	ldr	r2, [pc, #92]	@ (8005184 <inc_lock+0x118>)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	011b      	lsls	r3, r3, #4
 800512a:	4413      	add	r3, r2
 800512c:	330c      	adds	r3, #12
 800512e:	2200      	movs	r2, #0
 8005130:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d009      	beq.n	800514c <inc_lock+0xe0>
 8005138:	4a12      	ldr	r2, [pc, #72]	@ (8005184 <inc_lock+0x118>)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	011b      	lsls	r3, r3, #4
 800513e:	4413      	add	r3, r2
 8005140:	330c      	adds	r3, #12
 8005142:	881b      	ldrh	r3, [r3, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d001      	beq.n	800514c <inc_lock+0xe0>
 8005148:	2300      	movs	r3, #0
 800514a:	e015      	b.n	8005178 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d108      	bne.n	8005164 <inc_lock+0xf8>
 8005152:	4a0c      	ldr	r2, [pc, #48]	@ (8005184 <inc_lock+0x118>)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	4413      	add	r3, r2
 800515a:	330c      	adds	r3, #12
 800515c:	881b      	ldrh	r3, [r3, #0]
 800515e:	3301      	adds	r3, #1
 8005160:	b29a      	uxth	r2, r3
 8005162:	e001      	b.n	8005168 <inc_lock+0xfc>
 8005164:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005168:	4906      	ldr	r1, [pc, #24]	@ (8005184 <inc_lock+0x118>)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	011b      	lsls	r3, r3, #4
 800516e:	440b      	add	r3, r1
 8005170:	330c      	adds	r3, #12
 8005172:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	3301      	adds	r3, #1
}
 8005178:	4618      	mov	r0, r3
 800517a:	3714      	adds	r7, #20
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr
 8005184:	20000a18 	.word	0x20000a18

08005188 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	3b01      	subs	r3, #1
 8005194:	607b      	str	r3, [r7, #4]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2b01      	cmp	r3, #1
 800519a:	d825      	bhi.n	80051e8 <dec_lock+0x60>
		n = Files[i].ctr;
 800519c:	4a17      	ldr	r2, [pc, #92]	@ (80051fc <dec_lock+0x74>)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	011b      	lsls	r3, r3, #4
 80051a2:	4413      	add	r3, r2
 80051a4:	330c      	adds	r3, #12
 80051a6:	881b      	ldrh	r3, [r3, #0]
 80051a8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80051aa:	89fb      	ldrh	r3, [r7, #14]
 80051ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051b0:	d101      	bne.n	80051b6 <dec_lock+0x2e>
 80051b2:	2300      	movs	r3, #0
 80051b4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80051b6:	89fb      	ldrh	r3, [r7, #14]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d002      	beq.n	80051c2 <dec_lock+0x3a>
 80051bc:	89fb      	ldrh	r3, [r7, #14]
 80051be:	3b01      	subs	r3, #1
 80051c0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80051c2:	4a0e      	ldr	r2, [pc, #56]	@ (80051fc <dec_lock+0x74>)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	011b      	lsls	r3, r3, #4
 80051c8:	4413      	add	r3, r2
 80051ca:	330c      	adds	r3, #12
 80051cc:	89fa      	ldrh	r2, [r7, #14]
 80051ce:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80051d0:	89fb      	ldrh	r3, [r7, #14]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d105      	bne.n	80051e2 <dec_lock+0x5a>
 80051d6:	4a09      	ldr	r2, [pc, #36]	@ (80051fc <dec_lock+0x74>)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	011b      	lsls	r3, r3, #4
 80051dc:	4413      	add	r3, r2
 80051de:	2200      	movs	r2, #0
 80051e0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80051e2:	2300      	movs	r3, #0
 80051e4:	737b      	strb	r3, [r7, #13]
 80051e6:	e001      	b.n	80051ec <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80051e8:	2302      	movs	r3, #2
 80051ea:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80051ec:	7b7b      	ldrb	r3, [r7, #13]
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3714      	adds	r7, #20
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	20000a18 	.word	0x20000a18

08005200 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005208:	2300      	movs	r3, #0
 800520a:	60fb      	str	r3, [r7, #12]
 800520c:	e010      	b.n	8005230 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800520e:	4a0d      	ldr	r2, [pc, #52]	@ (8005244 <clear_lock+0x44>)
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	011b      	lsls	r3, r3, #4
 8005214:	4413      	add	r3, r2
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	429a      	cmp	r2, r3
 800521c:	d105      	bne.n	800522a <clear_lock+0x2a>
 800521e:	4a09      	ldr	r2, [pc, #36]	@ (8005244 <clear_lock+0x44>)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	011b      	lsls	r3, r3, #4
 8005224:	4413      	add	r3, r2
 8005226:	2200      	movs	r2, #0
 8005228:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	3301      	adds	r3, #1
 800522e:	60fb      	str	r3, [r7, #12]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2b01      	cmp	r3, #1
 8005234:	d9eb      	bls.n	800520e <clear_lock+0xe>
	}
}
 8005236:	bf00      	nop
 8005238:	bf00      	nop
 800523a:	3714      	adds	r7, #20
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr
 8005244:	20000a18 	.word	0x20000a18

08005248 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b086      	sub	sp, #24
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005250:	2300      	movs	r3, #0
 8005252:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	78db      	ldrb	r3, [r3, #3]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d034      	beq.n	80052c6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005260:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	7858      	ldrb	r0, [r3, #1]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800526c:	2301      	movs	r3, #1
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	f7ff fd40 	bl	8004cf4 <disk_write>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d002      	beq.n	8005280 <sync_window+0x38>
			res = FR_DISK_ERR;
 800527a:	2301      	movs	r3, #1
 800527c:	73fb      	strb	r3, [r7, #15]
 800527e:	e022      	b.n	80052c6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	1ad2      	subs	r2, r2, r3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	69db      	ldr	r3, [r3, #28]
 8005292:	429a      	cmp	r2, r3
 8005294:	d217      	bcs.n	80052c6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	789b      	ldrb	r3, [r3, #2]
 800529a:	613b      	str	r3, [r7, #16]
 800529c:	e010      	b.n	80052c0 <sync_window+0x78>
					wsect += fs->fsize;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	69db      	ldr	r3, [r3, #28]
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	4413      	add	r3, r2
 80052a6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	7858      	ldrb	r0, [r3, #1]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80052b2:	2301      	movs	r3, #1
 80052b4:	697a      	ldr	r2, [r7, #20]
 80052b6:	f7ff fd1d 	bl	8004cf4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	3b01      	subs	r3, #1
 80052be:	613b      	str	r3, [r7, #16]
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d8eb      	bhi.n	800529e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80052c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3718      	adds	r7, #24
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}

080052d0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80052da:	2300      	movs	r3, #0
 80052dc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e2:	683a      	ldr	r2, [r7, #0]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d01b      	beq.n	8005320 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f7ff ffad 	bl	8005248 <sync_window>
 80052ee:	4603      	mov	r3, r0
 80052f0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80052f2:	7bfb      	ldrb	r3, [r7, #15]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d113      	bne.n	8005320 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	7858      	ldrb	r0, [r3, #1]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8005302:	2301      	movs	r3, #1
 8005304:	683a      	ldr	r2, [r7, #0]
 8005306:	f7ff fcd5 	bl	8004cb4 <disk_read>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d004      	beq.n	800531a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005310:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005314:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005316:	2301      	movs	r3, #1
 8005318:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	683a      	ldr	r2, [r7, #0]
 800531e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8005320:	7bfb      	ldrb	r3, [r7, #15]
}
 8005322:	4618      	mov	r0, r3
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
	...

0800532c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f7ff ff87 	bl	8005248 <sync_window>
 800533a:	4603      	mov	r3, r0
 800533c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800533e:	7bfb      	ldrb	r3, [r7, #15]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d158      	bne.n	80053f6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	2b03      	cmp	r3, #3
 800534a:	d148      	bne.n	80053de <sync_fs+0xb2>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	791b      	ldrb	r3, [r3, #4]
 8005350:	2b01      	cmp	r3, #1
 8005352:	d144      	bne.n	80053de <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	3334      	adds	r3, #52	@ 0x34
 8005358:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800535c:	2100      	movs	r1, #0
 800535e:	4618      	mov	r0, r3
 8005360:	f7ff fda9 	bl	8004eb6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	3334      	adds	r3, #52	@ 0x34
 8005368:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800536c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8005370:	4618      	mov	r0, r3
 8005372:	f7ff fd38 	bl	8004de6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	3334      	adds	r3, #52	@ 0x34
 800537a:	4921      	ldr	r1, [pc, #132]	@ (8005400 <sync_fs+0xd4>)
 800537c:	4618      	mov	r0, r3
 800537e:	f7ff fd4d 	bl	8004e1c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	3334      	adds	r3, #52	@ 0x34
 8005386:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800538a:	491e      	ldr	r1, [pc, #120]	@ (8005404 <sync_fs+0xd8>)
 800538c:	4618      	mov	r0, r3
 800538e:	f7ff fd45 	bl	8004e1c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	3334      	adds	r3, #52	@ 0x34
 8005396:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	4619      	mov	r1, r3
 80053a0:	4610      	mov	r0, r2
 80053a2:	f7ff fd3b 	bl	8004e1c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	3334      	adds	r3, #52	@ 0x34
 80053aa:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	691b      	ldr	r3, [r3, #16]
 80053b2:	4619      	mov	r1, r3
 80053b4:	4610      	mov	r0, r2
 80053b6:	f7ff fd31 	bl	8004e1c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a1b      	ldr	r3, [r3, #32]
 80053be:	1c5a      	adds	r2, r3, #1
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	7858      	ldrb	r0, [r3, #1]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053d2:	2301      	movs	r3, #1
 80053d4:	f7ff fc8e 	bl	8004cf4 <disk_write>
			fs->fsi_flag = 0;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	785b      	ldrb	r3, [r3, #1]
 80053e2:	2200      	movs	r2, #0
 80053e4:	2100      	movs	r1, #0
 80053e6:	4618      	mov	r0, r3
 80053e8:	f7ff fca4 	bl	8004d34 <disk_ioctl>
 80053ec:	4603      	mov	r3, r0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d001      	beq.n	80053f6 <sync_fs+0xca>
 80053f2:	2301      	movs	r3, #1
 80053f4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80053f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3710      	adds	r7, #16
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	41615252 	.word	0x41615252
 8005404:	61417272 	.word	0x61417272

08005408 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	3b02      	subs	r3, #2
 8005416:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	3b02      	subs	r3, #2
 800541e:	683a      	ldr	r2, [r7, #0]
 8005420:	429a      	cmp	r2, r3
 8005422:	d301      	bcc.n	8005428 <clust2sect+0x20>
 8005424:	2300      	movs	r3, #0
 8005426:	e008      	b.n	800543a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	895b      	ldrh	r3, [r3, #10]
 800542c:	461a      	mov	r2, r3
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	fb03 f202 	mul.w	r2, r3, r2
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005438:	4413      	add	r3, r2
}
 800543a:	4618      	mov	r0, r3
 800543c:	370c      	adds	r7, #12
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr

08005446 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005446:	b580      	push	{r7, lr}
 8005448:	b086      	sub	sp, #24
 800544a:	af00      	add	r7, sp, #0
 800544c:	6078      	str	r0, [r7, #4]
 800544e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	2b01      	cmp	r3, #1
 800545a:	d904      	bls.n	8005466 <get_fat+0x20>
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	683a      	ldr	r2, [r7, #0]
 8005462:	429a      	cmp	r2, r3
 8005464:	d302      	bcc.n	800546c <get_fat+0x26>
		val = 1;	/* Internal error */
 8005466:	2301      	movs	r3, #1
 8005468:	617b      	str	r3, [r7, #20]
 800546a:	e08e      	b.n	800558a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800546c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005470:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	2b03      	cmp	r3, #3
 8005478:	d061      	beq.n	800553e <get_fat+0xf8>
 800547a:	2b03      	cmp	r3, #3
 800547c:	dc7b      	bgt.n	8005576 <get_fat+0x130>
 800547e:	2b01      	cmp	r3, #1
 8005480:	d002      	beq.n	8005488 <get_fat+0x42>
 8005482:	2b02      	cmp	r3, #2
 8005484:	d041      	beq.n	800550a <get_fat+0xc4>
 8005486:	e076      	b.n	8005576 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	60fb      	str	r3, [r7, #12]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	085b      	lsrs	r3, r3, #1
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	4413      	add	r3, r2
 8005494:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	0a5b      	lsrs	r3, r3, #9
 800549e:	4413      	add	r3, r2
 80054a0:	4619      	mov	r1, r3
 80054a2:	6938      	ldr	r0, [r7, #16]
 80054a4:	f7ff ff14 	bl	80052d0 <move_window>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d166      	bne.n	800557c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	1c5a      	adds	r2, r3, #1
 80054b2:	60fa      	str	r2, [r7, #12]
 80054b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054b8:	693a      	ldr	r2, [r7, #16]
 80054ba:	4413      	add	r3, r2
 80054bc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80054c0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	0a5b      	lsrs	r3, r3, #9
 80054ca:	4413      	add	r3, r2
 80054cc:	4619      	mov	r1, r3
 80054ce:	6938      	ldr	r0, [r7, #16]
 80054d0:	f7ff fefe 	bl	80052d0 <move_window>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d152      	bne.n	8005580 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	4413      	add	r3, r2
 80054e4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80054e8:	021b      	lsls	r3, r3, #8
 80054ea:	68ba      	ldr	r2, [r7, #8]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d002      	beq.n	8005500 <get_fat+0xba>
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	091b      	lsrs	r3, r3, #4
 80054fe:	e002      	b.n	8005506 <get_fat+0xc0>
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005506:	617b      	str	r3, [r7, #20]
			break;
 8005508:	e03f      	b.n	800558a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	0a1b      	lsrs	r3, r3, #8
 8005512:	4413      	add	r3, r2
 8005514:	4619      	mov	r1, r3
 8005516:	6938      	ldr	r0, [r7, #16]
 8005518:	f7ff feda 	bl	80052d0 <move_window>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d130      	bne.n	8005584 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	005b      	lsls	r3, r3, #1
 800552c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8005530:	4413      	add	r3, r2
 8005532:	4618      	mov	r0, r3
 8005534:	f7ff fc1c 	bl	8004d70 <ld_word>
 8005538:	4603      	mov	r3, r0
 800553a:	617b      	str	r3, [r7, #20]
			break;
 800553c:	e025      	b.n	800558a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	09db      	lsrs	r3, r3, #7
 8005546:	4413      	add	r3, r2
 8005548:	4619      	mov	r1, r3
 800554a:	6938      	ldr	r0, [r7, #16]
 800554c:	f7ff fec0 	bl	80052d0 <move_window>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d118      	bne.n	8005588 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005564:	4413      	add	r3, r2
 8005566:	4618      	mov	r0, r3
 8005568:	f7ff fc1a 	bl	8004da0 <ld_dword>
 800556c:	4603      	mov	r3, r0
 800556e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005572:	617b      	str	r3, [r7, #20]
			break;
 8005574:	e009      	b.n	800558a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8005576:	2301      	movs	r3, #1
 8005578:	617b      	str	r3, [r7, #20]
 800557a:	e006      	b.n	800558a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800557c:	bf00      	nop
 800557e:	e004      	b.n	800558a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005580:	bf00      	nop
 8005582:	e002      	b.n	800558a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005584:	bf00      	nop
 8005586:	e000      	b.n	800558a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005588:	bf00      	nop
		}
	}

	return val;
 800558a:	697b      	ldr	r3, [r7, #20]
}
 800558c:	4618      	mov	r0, r3
 800558e:	3718      	adds	r7, #24
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005594:	b590      	push	{r4, r7, lr}
 8005596:	b089      	sub	sp, #36	@ 0x24
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80055a0:	2302      	movs	r3, #2
 80055a2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	f240 80d9 	bls.w	800575e <put_fat+0x1ca>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	699b      	ldr	r3, [r3, #24]
 80055b0:	68ba      	ldr	r2, [r7, #8]
 80055b2:	429a      	cmp	r2, r3
 80055b4:	f080 80d3 	bcs.w	800575e <put_fat+0x1ca>
		switch (fs->fs_type) {
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	2b03      	cmp	r3, #3
 80055be:	f000 8096 	beq.w	80056ee <put_fat+0x15a>
 80055c2:	2b03      	cmp	r3, #3
 80055c4:	f300 80cb 	bgt.w	800575e <put_fat+0x1ca>
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d002      	beq.n	80055d2 <put_fat+0x3e>
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d06e      	beq.n	80056ae <put_fat+0x11a>
 80055d0:	e0c5      	b.n	800575e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	61bb      	str	r3, [r7, #24]
 80055d6:	69bb      	ldr	r3, [r7, #24]
 80055d8:	085b      	lsrs	r3, r3, #1
 80055da:	69ba      	ldr	r2, [r7, #24]
 80055dc:	4413      	add	r3, r2
 80055de:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	0a5b      	lsrs	r3, r3, #9
 80055e8:	4413      	add	r3, r2
 80055ea:	4619      	mov	r1, r3
 80055ec:	68f8      	ldr	r0, [r7, #12]
 80055ee:	f7ff fe6f 	bl	80052d0 <move_window>
 80055f2:	4603      	mov	r3, r0
 80055f4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80055f6:	7ffb      	ldrb	r3, [r7, #31]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f040 80a9 	bne.w	8005750 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8005604:	69bb      	ldr	r3, [r7, #24]
 8005606:	1c59      	adds	r1, r3, #1
 8005608:	61b9      	str	r1, [r7, #24]
 800560a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800560e:	4413      	add	r3, r2
 8005610:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00d      	beq.n	8005638 <put_fat+0xa4>
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	b25b      	sxtb	r3, r3
 8005622:	f003 030f 	and.w	r3, r3, #15
 8005626:	b25a      	sxtb	r2, r3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	b2db      	uxtb	r3, r3
 800562c:	011b      	lsls	r3, r3, #4
 800562e:	b25b      	sxtb	r3, r3
 8005630:	4313      	orrs	r3, r2
 8005632:	b25b      	sxtb	r3, r3
 8005634:	b2db      	uxtb	r3, r3
 8005636:	e001      	b.n	800563c <put_fat+0xa8>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	b2db      	uxtb	r3, r3
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2201      	movs	r2, #1
 8005644:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	0a5b      	lsrs	r3, r3, #9
 800564e:	4413      	add	r3, r2
 8005650:	4619      	mov	r1, r3
 8005652:	68f8      	ldr	r0, [r7, #12]
 8005654:	f7ff fe3c 	bl	80052d0 <move_window>
 8005658:	4603      	mov	r3, r0
 800565a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800565c:	7ffb      	ldrb	r3, [r7, #31]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d178      	bne.n	8005754 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800566e:	4413      	add	r3, r2
 8005670:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	f003 0301 	and.w	r3, r3, #1
 8005678:	2b00      	cmp	r3, #0
 800567a:	d003      	beq.n	8005684 <put_fat+0xf0>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	091b      	lsrs	r3, r3, #4
 8005680:	b2db      	uxtb	r3, r3
 8005682:	e00e      	b.n	80056a2 <put_fat+0x10e>
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	b25b      	sxtb	r3, r3
 800568a:	f023 030f 	bic.w	r3, r3, #15
 800568e:	b25a      	sxtb	r2, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	0a1b      	lsrs	r3, r3, #8
 8005694:	b25b      	sxtb	r3, r3
 8005696:	f003 030f 	and.w	r3, r3, #15
 800569a:	b25b      	sxtb	r3, r3
 800569c:	4313      	orrs	r3, r2
 800569e:	b25b      	sxtb	r3, r3
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2201      	movs	r2, #1
 80056aa:	70da      	strb	r2, [r3, #3]
			break;
 80056ac:	e057      	b.n	800575e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	0a1b      	lsrs	r3, r3, #8
 80056b6:	4413      	add	r3, r2
 80056b8:	4619      	mov	r1, r3
 80056ba:	68f8      	ldr	r0, [r7, #12]
 80056bc:	f7ff fe08 	bl	80052d0 <move_window>
 80056c0:	4603      	mov	r3, r0
 80056c2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80056c4:	7ffb      	ldrb	r3, [r7, #31]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d146      	bne.n	8005758 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	005b      	lsls	r3, r3, #1
 80056d4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80056d8:	4413      	add	r3, r2
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	b292      	uxth	r2, r2
 80056de:	4611      	mov	r1, r2
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7ff fb80 	bl	8004de6 <st_word>
			fs->wflag = 1;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2201      	movs	r2, #1
 80056ea:	70da      	strb	r2, [r3, #3]
			break;
 80056ec:	e037      	b.n	800575e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	09db      	lsrs	r3, r3, #7
 80056f6:	4413      	add	r3, r2
 80056f8:	4619      	mov	r1, r3
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f7ff fde8 	bl	80052d0 <move_window>
 8005700:	4603      	mov	r3, r0
 8005702:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005704:	7ffb      	ldrb	r3, [r7, #31]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d128      	bne.n	800575c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800571e:	4413      	add	r3, r2
 8005720:	4618      	mov	r0, r3
 8005722:	f7ff fb3d 	bl	8004da0 <ld_dword>
 8005726:	4603      	mov	r3, r0
 8005728:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800572c:	4323      	orrs	r3, r4
 800572e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800573e:	4413      	add	r3, r2
 8005740:	6879      	ldr	r1, [r7, #4]
 8005742:	4618      	mov	r0, r3
 8005744:	f7ff fb6a 	bl	8004e1c <st_dword>
			fs->wflag = 1;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2201      	movs	r2, #1
 800574c:	70da      	strb	r2, [r3, #3]
			break;
 800574e:	e006      	b.n	800575e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005750:	bf00      	nop
 8005752:	e004      	b.n	800575e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005754:	bf00      	nop
 8005756:	e002      	b.n	800575e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005758:	bf00      	nop
 800575a:	e000      	b.n	800575e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800575c:	bf00      	nop
		}
	}
	return res;
 800575e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005760:	4618      	mov	r0, r3
 8005762:	3724      	adds	r7, #36	@ 0x24
 8005764:	46bd      	mov	sp, r7
 8005766:	bd90      	pop	{r4, r7, pc}

08005768 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b088      	sub	sp, #32
 800576c:	af00      	add	r7, sp, #0
 800576e:	60f8      	str	r0, [r7, #12]
 8005770:	60b9      	str	r1, [r7, #8]
 8005772:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005774:	2300      	movs	r3, #0
 8005776:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	2b01      	cmp	r3, #1
 8005782:	d904      	bls.n	800578e <remove_chain+0x26>
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	429a      	cmp	r2, r3
 800578c:	d301      	bcc.n	8005792 <remove_chain+0x2a>
 800578e:	2302      	movs	r3, #2
 8005790:	e04b      	b.n	800582a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d00c      	beq.n	80057b2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005798:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800579c:	6879      	ldr	r1, [r7, #4]
 800579e:	69b8      	ldr	r0, [r7, #24]
 80057a0:	f7ff fef8 	bl	8005594 <put_fat>
 80057a4:	4603      	mov	r3, r0
 80057a6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80057a8:	7ffb      	ldrb	r3, [r7, #31]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <remove_chain+0x4a>
 80057ae:	7ffb      	ldrb	r3, [r7, #31]
 80057b0:	e03b      	b.n	800582a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80057b2:	68b9      	ldr	r1, [r7, #8]
 80057b4:	68f8      	ldr	r0, [r7, #12]
 80057b6:	f7ff fe46 	bl	8005446 <get_fat>
 80057ba:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d031      	beq.n	8005826 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d101      	bne.n	80057cc <remove_chain+0x64>
 80057c8:	2302      	movs	r3, #2
 80057ca:	e02e      	b.n	800582a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057d2:	d101      	bne.n	80057d8 <remove_chain+0x70>
 80057d4:	2301      	movs	r3, #1
 80057d6:	e028      	b.n	800582a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80057d8:	2200      	movs	r2, #0
 80057da:	68b9      	ldr	r1, [r7, #8]
 80057dc:	69b8      	ldr	r0, [r7, #24]
 80057de:	f7ff fed9 	bl	8005594 <put_fat>
 80057e2:	4603      	mov	r3, r0
 80057e4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80057e6:	7ffb      	ldrb	r3, [r7, #31]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d001      	beq.n	80057f0 <remove_chain+0x88>
 80057ec:	7ffb      	ldrb	r3, [r7, #31]
 80057ee:	e01c      	b.n	800582a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80057f0:	69bb      	ldr	r3, [r7, #24]
 80057f2:	695a      	ldr	r2, [r3, #20]
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	699b      	ldr	r3, [r3, #24]
 80057f8:	3b02      	subs	r3, #2
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d20b      	bcs.n	8005816 <remove_chain+0xae>
			fs->free_clst++;
 80057fe:	69bb      	ldr	r3, [r7, #24]
 8005800:	695b      	ldr	r3, [r3, #20]
 8005802:	1c5a      	adds	r2, r3, #1
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8005808:	69bb      	ldr	r3, [r7, #24]
 800580a:	791b      	ldrb	r3, [r3, #4]
 800580c:	f043 0301 	orr.w	r3, r3, #1
 8005810:	b2da      	uxtb	r2, r3
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	699b      	ldr	r3, [r3, #24]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	429a      	cmp	r2, r3
 8005822:	d3c6      	bcc.n	80057b2 <remove_chain+0x4a>
 8005824:	e000      	b.n	8005828 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005826:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3720      	adds	r7, #32
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005832:	b580      	push	{r7, lr}
 8005834:	b088      	sub	sp, #32
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
 800583a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10d      	bne.n	8005864 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	691b      	ldr	r3, [r3, #16]
 800584c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800584e:	69bb      	ldr	r3, [r7, #24]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d004      	beq.n	800585e <create_chain+0x2c>
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	69ba      	ldr	r2, [r7, #24]
 800585a:	429a      	cmp	r2, r3
 800585c:	d31b      	bcc.n	8005896 <create_chain+0x64>
 800585e:	2301      	movs	r3, #1
 8005860:	61bb      	str	r3, [r7, #24]
 8005862:	e018      	b.n	8005896 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005864:	6839      	ldr	r1, [r7, #0]
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f7ff fded 	bl	8005446 <get_fat>
 800586c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d801      	bhi.n	8005878 <create_chain+0x46>
 8005874:	2301      	movs	r3, #1
 8005876:	e070      	b.n	800595a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800587e:	d101      	bne.n	8005884 <create_chain+0x52>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	e06a      	b.n	800595a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	429a      	cmp	r2, r3
 800588c:	d201      	bcs.n	8005892 <create_chain+0x60>
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	e063      	b.n	800595a <create_chain+0x128>
		scl = clst;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	3301      	adds	r3, #1
 800589e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	69fa      	ldr	r2, [r7, #28]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d307      	bcc.n	80058ba <create_chain+0x88>
				ncl = 2;
 80058aa:	2302      	movs	r3, #2
 80058ac:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80058ae:	69fa      	ldr	r2, [r7, #28]
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d901      	bls.n	80058ba <create_chain+0x88>
 80058b6:	2300      	movs	r3, #0
 80058b8:	e04f      	b.n	800595a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80058ba:	69f9      	ldr	r1, [r7, #28]
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f7ff fdc2 	bl	8005446 <get_fat>
 80058c2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00e      	beq.n	80058e8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d003      	beq.n	80058d8 <create_chain+0xa6>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058d6:	d101      	bne.n	80058dc <create_chain+0xaa>
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	e03e      	b.n	800595a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80058dc:	69fa      	ldr	r2, [r7, #28]
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d1da      	bne.n	800589a <create_chain+0x68>
 80058e4:	2300      	movs	r3, #0
 80058e6:	e038      	b.n	800595a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80058e8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80058ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80058ee:	69f9      	ldr	r1, [r7, #28]
 80058f0:	6938      	ldr	r0, [r7, #16]
 80058f2:	f7ff fe4f 	bl	8005594 <put_fat>
 80058f6:	4603      	mov	r3, r0
 80058f8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80058fa:	7dfb      	ldrb	r3, [r7, #23]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d109      	bne.n	8005914 <create_chain+0xe2>
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d006      	beq.n	8005914 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005906:	69fa      	ldr	r2, [r7, #28]
 8005908:	6839      	ldr	r1, [r7, #0]
 800590a:	6938      	ldr	r0, [r7, #16]
 800590c:	f7ff fe42 	bl	8005594 <put_fat>
 8005910:	4603      	mov	r3, r0
 8005912:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005914:	7dfb      	ldrb	r3, [r7, #23]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d116      	bne.n	8005948 <create_chain+0x116>
		fs->last_clst = ncl;
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	69fa      	ldr	r2, [r7, #28]
 800591e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	695a      	ldr	r2, [r3, #20]
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	699b      	ldr	r3, [r3, #24]
 8005928:	3b02      	subs	r3, #2
 800592a:	429a      	cmp	r2, r3
 800592c:	d804      	bhi.n	8005938 <create_chain+0x106>
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	1e5a      	subs	r2, r3, #1
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	791b      	ldrb	r3, [r3, #4]
 800593c:	f043 0301 	orr.w	r3, r3, #1
 8005940:	b2da      	uxtb	r2, r3
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	711a      	strb	r2, [r3, #4]
 8005946:	e007      	b.n	8005958 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005948:	7dfb      	ldrb	r3, [r7, #23]
 800594a:	2b01      	cmp	r3, #1
 800594c:	d102      	bne.n	8005954 <create_chain+0x122>
 800594e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005952:	e000      	b.n	8005956 <create_chain+0x124>
 8005954:	2301      	movs	r3, #1
 8005956:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005958:	69fb      	ldr	r3, [r7, #28]
}
 800595a:	4618      	mov	r0, r3
 800595c:	3720      	adds	r7, #32
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}

08005962 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8005962:	b480      	push	{r7}
 8005964:	b087      	sub	sp, #28
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
 800596a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005976:	3304      	adds	r3, #4
 8005978:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	0a5b      	lsrs	r3, r3, #9
 800597e:	68fa      	ldr	r2, [r7, #12]
 8005980:	8952      	ldrh	r2, [r2, #10]
 8005982:	fbb3 f3f2 	udiv	r3, r3, r2
 8005986:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	1d1a      	adds	r2, r3, #4
 800598c:	613a      	str	r2, [r7, #16]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d101      	bne.n	800599c <clmt_clust+0x3a>
 8005998:	2300      	movs	r3, #0
 800599a:	e010      	b.n	80059be <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d307      	bcc.n	80059b4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	617b      	str	r3, [r7, #20]
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	3304      	adds	r3, #4
 80059b0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80059b2:	e7e9      	b.n	8005988 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80059b4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	4413      	add	r3, r2
}
 80059be:	4618      	mov	r0, r3
 80059c0:	371c      	adds	r7, #28
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr

080059ca <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b086      	sub	sp, #24
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
 80059d2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059e0:	d204      	bcs.n	80059ec <dir_sdi+0x22>
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	f003 031f 	and.w	r3, r3, #31
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d001      	beq.n	80059f0 <dir_sdi+0x26>
		return FR_INT_ERR;
 80059ec:	2302      	movs	r3, #2
 80059ee:	e063      	b.n	8005ab8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	683a      	ldr	r2, [r7, #0]
 80059f4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d106      	bne.n	8005a10 <dir_sdi+0x46>
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	2b02      	cmp	r3, #2
 8005a08:	d902      	bls.n	8005a10 <dir_sdi+0x46>
		clst = fs->dirbase;
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a0e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d10c      	bne.n	8005a30 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	095b      	lsrs	r3, r3, #5
 8005a1a:	693a      	ldr	r2, [r7, #16]
 8005a1c:	8912      	ldrh	r2, [r2, #8]
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d301      	bcc.n	8005a26 <dir_sdi+0x5c>
 8005a22:	2302      	movs	r3, #2
 8005a24:	e048      	b.n	8005ab8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	61da      	str	r2, [r3, #28]
 8005a2e:	e029      	b.n	8005a84 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	895b      	ldrh	r3, [r3, #10]
 8005a34:	025b      	lsls	r3, r3, #9
 8005a36:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005a38:	e019      	b.n	8005a6e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6979      	ldr	r1, [r7, #20]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7ff fd01 	bl	8005446 <get_fat>
 8005a44:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a4c:	d101      	bne.n	8005a52 <dir_sdi+0x88>
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e032      	b.n	8005ab8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d904      	bls.n	8005a62 <dir_sdi+0x98>
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	697a      	ldr	r2, [r7, #20]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d301      	bcc.n	8005a66 <dir_sdi+0x9c>
 8005a62:	2302      	movs	r3, #2
 8005a64:	e028      	b.n	8005ab8 <dir_sdi+0xee>
			ofs -= csz;
 8005a66:	683a      	ldr	r2, [r7, #0]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005a6e:	683a      	ldr	r2, [r7, #0]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d2e1      	bcs.n	8005a3a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8005a76:	6979      	ldr	r1, [r7, #20]
 8005a78:	6938      	ldr	r0, [r7, #16]
 8005a7a:	f7ff fcc5 	bl	8005408 <clust2sect>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	697a      	ldr	r2, [r7, #20]
 8005a88:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	69db      	ldr	r3, [r3, #28]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d101      	bne.n	8005a96 <dir_sdi+0xcc>
 8005a92:	2302      	movs	r3, #2
 8005a94:	e010      	b.n	8005ab8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	69da      	ldr	r2, [r3, #28]
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	0a5b      	lsrs	r3, r3, #9
 8005a9e:	441a      	add	r2, r3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ab0:	441a      	add	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005ab6:	2300      	movs	r3, #0
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3718      	adds	r7, #24
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}

08005ac0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	695b      	ldr	r3, [r3, #20]
 8005ad4:	3320      	adds	r3, #32
 8005ad6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	69db      	ldr	r3, [r3, #28]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d003      	beq.n	8005ae8 <dir_next+0x28>
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ae6:	d301      	bcc.n	8005aec <dir_next+0x2c>
 8005ae8:	2304      	movs	r3, #4
 8005aea:	e0aa      	b.n	8005c42 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	f040 8098 	bne.w	8005c28 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	69db      	ldr	r3, [r3, #28]
 8005afc:	1c5a      	adds	r2, r3, #1
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	699b      	ldr	r3, [r3, #24]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10b      	bne.n	8005b22 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	095b      	lsrs	r3, r3, #5
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	8912      	ldrh	r2, [r2, #8]
 8005b12:	4293      	cmp	r3, r2
 8005b14:	f0c0 8088 	bcc.w	8005c28 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	61da      	str	r2, [r3, #28]
 8005b1e:	2304      	movs	r3, #4
 8005b20:	e08f      	b.n	8005c42 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	0a5b      	lsrs	r3, r3, #9
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	8952      	ldrh	r2, [r2, #10]
 8005b2a:	3a01      	subs	r2, #1
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d17a      	bne.n	8005c28 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	699b      	ldr	r3, [r3, #24]
 8005b38:	4619      	mov	r1, r3
 8005b3a:	4610      	mov	r0, r2
 8005b3c:	f7ff fc83 	bl	8005446 <get_fat>
 8005b40:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d801      	bhi.n	8005b4c <dir_next+0x8c>
 8005b48:	2302      	movs	r3, #2
 8005b4a:	e07a      	b.n	8005c42 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b52:	d101      	bne.n	8005b58 <dir_next+0x98>
 8005b54:	2301      	movs	r3, #1
 8005b56:	e074      	b.n	8005c42 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	697a      	ldr	r2, [r7, #20]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d358      	bcc.n	8005c14 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d104      	bne.n	8005b72 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	61da      	str	r2, [r3, #28]
 8005b6e:	2304      	movs	r3, #4
 8005b70:	e067      	b.n	8005c42 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	699b      	ldr	r3, [r3, #24]
 8005b78:	4619      	mov	r1, r3
 8005b7a:	4610      	mov	r0, r2
 8005b7c:	f7ff fe59 	bl	8005832 <create_chain>
 8005b80:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d101      	bne.n	8005b8c <dir_next+0xcc>
 8005b88:	2307      	movs	r3, #7
 8005b8a:	e05a      	b.n	8005c42 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d101      	bne.n	8005b96 <dir_next+0xd6>
 8005b92:	2302      	movs	r3, #2
 8005b94:	e055      	b.n	8005c42 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b9c:	d101      	bne.n	8005ba2 <dir_next+0xe2>
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e04f      	b.n	8005c42 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005ba2:	68f8      	ldr	r0, [r7, #12]
 8005ba4:	f7ff fb50 	bl	8005248 <sync_window>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d001      	beq.n	8005bb2 <dir_next+0xf2>
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e047      	b.n	8005c42 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	3334      	adds	r3, #52	@ 0x34
 8005bb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005bba:	2100      	movs	r1, #0
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f7ff f97a 	bl	8004eb6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	613b      	str	r3, [r7, #16]
 8005bc6:	6979      	ldr	r1, [r7, #20]
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f7ff fc1d 	bl	8005408 <clust2sect>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	631a      	str	r2, [r3, #48]	@ 0x30
 8005bd4:	e012      	b.n	8005bfc <dir_next+0x13c>
						fs->wflag = 1;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005bdc:	68f8      	ldr	r0, [r7, #12]
 8005bde:	f7ff fb33 	bl	8005248 <sync_window>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d001      	beq.n	8005bec <dir_next+0x12c>
 8005be8:	2301      	movs	r3, #1
 8005bea:	e02a      	b.n	8005c42 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	3301      	adds	r3, #1
 8005bf0:	613b      	str	r3, [r7, #16]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf6:	1c5a      	adds	r2, r3, #1
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	631a      	str	r2, [r3, #48]	@ 0x30
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	895b      	ldrh	r3, [r3, #10]
 8005c00:	461a      	mov	r2, r3
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d3e6      	bcc.n	8005bd6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	1ad2      	subs	r2, r2, r3
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8005c1a:	6979      	ldr	r1, [r7, #20]
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f7ff fbf3 	bl	8005408 <clust2sect>
 8005c22:	4602      	mov	r2, r0
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	68ba      	ldr	r2, [r7, #8]
 8005c2c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c3a:	441a      	add	r2, r3
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3718      	adds	r7, #24
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}

08005c4a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b086      	sub	sp, #24
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
 8005c52:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8005c5a:	2100      	movs	r1, #0
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f7ff feb4 	bl	80059ca <dir_sdi>
 8005c62:	4603      	mov	r3, r0
 8005c64:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8005c66:	7dfb      	ldrb	r3, [r7, #23]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d12b      	bne.n	8005cc4 <dir_alloc+0x7a>
		n = 0;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	69db      	ldr	r3, [r3, #28]
 8005c74:	4619      	mov	r1, r3
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	f7ff fb2a 	bl	80052d0 <move_window>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8005c80:	7dfb      	ldrb	r3, [r7, #23]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d11d      	bne.n	8005cc2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6a1b      	ldr	r3, [r3, #32]
 8005c8a:	781b      	ldrb	r3, [r3, #0]
 8005c8c:	2be5      	cmp	r3, #229	@ 0xe5
 8005c8e:	d004      	beq.n	8005c9a <dir_alloc+0x50>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6a1b      	ldr	r3, [r3, #32]
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d107      	bne.n	8005caa <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	613b      	str	r3, [r7, #16]
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d102      	bne.n	8005cae <dir_alloc+0x64>
 8005ca8:	e00c      	b.n	8005cc4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8005caa:	2300      	movs	r3, #0
 8005cac:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8005cae:	2101      	movs	r1, #1
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f7ff ff05 	bl	8005ac0 <dir_next>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8005cba:	7dfb      	ldrb	r3, [r7, #23]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d0d7      	beq.n	8005c70 <dir_alloc+0x26>
 8005cc0:	e000      	b.n	8005cc4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8005cc2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005cc4:	7dfb      	ldrb	r3, [r7, #23]
 8005cc6:	2b04      	cmp	r3, #4
 8005cc8:	d101      	bne.n	8005cce <dir_alloc+0x84>
 8005cca:	2307      	movs	r3, #7
 8005ccc:	75fb      	strb	r3, [r7, #23]
	return res;
 8005cce:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3718      	adds	r7, #24
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	331a      	adds	r3, #26
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7ff f842 	bl	8004d70 <ld_word>
 8005cec:	4603      	mov	r3, r0
 8005cee:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	781b      	ldrb	r3, [r3, #0]
 8005cf4:	2b03      	cmp	r3, #3
 8005cf6:	d109      	bne.n	8005d0c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	3314      	adds	r3, #20
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f7ff f837 	bl	8004d70 <ld_word>
 8005d02:	4603      	mov	r3, r0
 8005d04:	041b      	lsls	r3, r3, #16
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3710      	adds	r7, #16
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}

08005d16 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8005d16:	b580      	push	{r7, lr}
 8005d18:	b084      	sub	sp, #16
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	60f8      	str	r0, [r7, #12]
 8005d1e:	60b9      	str	r1, [r7, #8]
 8005d20:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	331a      	adds	r3, #26
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	b292      	uxth	r2, r2
 8005d2a:	4611      	mov	r1, r2
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f7ff f85a 	bl	8004de6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	2b03      	cmp	r3, #3
 8005d38:	d109      	bne.n	8005d4e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	f103 0214 	add.w	r2, r3, #20
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	0c1b      	lsrs	r3, r3, #16
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	4619      	mov	r1, r3
 8005d48:	4610      	mov	r0, r2
 8005d4a:	f7ff f84c 	bl	8004de6 <st_word>
	}
}
 8005d4e:	bf00      	nop
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
	...

08005d58 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8005d58:	b590      	push	{r4, r7, lr}
 8005d5a:	b087      	sub	sp, #28
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	331a      	adds	r3, #26
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7ff f802 	bl	8004d70 <ld_word>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d001      	beq.n	8005d76 <cmp_lfn+0x1e>
 8005d72:	2300      	movs	r3, #0
 8005d74:	e059      	b.n	8005e2a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d7e:	1e5a      	subs	r2, r3, #1
 8005d80:	4613      	mov	r3, r2
 8005d82:	005b      	lsls	r3, r3, #1
 8005d84:	4413      	add	r3, r2
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	4413      	add	r3, r2
 8005d8a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	81fb      	strh	r3, [r7, #14]
 8005d90:	2300      	movs	r3, #0
 8005d92:	613b      	str	r3, [r7, #16]
 8005d94:	e033      	b.n	8005dfe <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8005d96:	4a27      	ldr	r2, [pc, #156]	@ (8005e34 <cmp_lfn+0xdc>)
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	4413      	add	r3, r2
 8005d9c:	781b      	ldrb	r3, [r3, #0]
 8005d9e:	461a      	mov	r2, r3
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	4413      	add	r3, r2
 8005da4:	4618      	mov	r0, r3
 8005da6:	f7fe ffe3 	bl	8004d70 <ld_word>
 8005daa:	4603      	mov	r3, r0
 8005dac:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8005dae:	89fb      	ldrh	r3, [r7, #14]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d01a      	beq.n	8005dea <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	2bfe      	cmp	r3, #254	@ 0xfe
 8005db8:	d812      	bhi.n	8005de0 <cmp_lfn+0x88>
 8005dba:	89bb      	ldrh	r3, [r7, #12]
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f002 f997 	bl	80080f0 <ff_wtoupper>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	461c      	mov	r4, r3
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	1c5a      	adds	r2, r3, #1
 8005dca:	617a      	str	r2, [r7, #20]
 8005dcc:	005b      	lsls	r3, r3, #1
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	881b      	ldrh	r3, [r3, #0]
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f002 f98b 	bl	80080f0 <ff_wtoupper>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	429c      	cmp	r4, r3
 8005dde:	d001      	beq.n	8005de4 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8005de0:	2300      	movs	r3, #0
 8005de2:	e022      	b.n	8005e2a <cmp_lfn+0xd2>
			}
			wc = uc;
 8005de4:	89bb      	ldrh	r3, [r7, #12]
 8005de6:	81fb      	strh	r3, [r7, #14]
 8005de8:	e006      	b.n	8005df8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005dea:	89bb      	ldrh	r3, [r7, #12]
 8005dec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d001      	beq.n	8005df8 <cmp_lfn+0xa0>
 8005df4:	2300      	movs	r3, #0
 8005df6:	e018      	b.n	8005e2a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	613b      	str	r3, [r7, #16]
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	2b0c      	cmp	r3, #12
 8005e02:	d9c8      	bls.n	8005d96 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	781b      	ldrb	r3, [r3, #0]
 8005e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d00b      	beq.n	8005e28 <cmp_lfn+0xd0>
 8005e10:	89fb      	ldrh	r3, [r7, #14]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d008      	beq.n	8005e28 <cmp_lfn+0xd0>
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	005b      	lsls	r3, r3, #1
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	4413      	add	r3, r2
 8005e1e:	881b      	ldrh	r3, [r3, #0]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d001      	beq.n	8005e28 <cmp_lfn+0xd0>
 8005e24:	2300      	movs	r3, #0
 8005e26:	e000      	b.n	8005e2a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8005e28:	2301      	movs	r3, #1
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	371c      	adds	r7, #28
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd90      	pop	{r4, r7, pc}
 8005e32:	bf00      	nop
 8005e34:	0800948c 	.word	0x0800948c

08005e38 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b086      	sub	sp, #24
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	331a      	adds	r3, #26
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7fe ff92 	bl	8004d70 <ld_word>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <pick_lfn+0x1e>
 8005e52:	2300      	movs	r3, #0
 8005e54:	e04d      	b.n	8005ef2 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	781b      	ldrb	r3, [r3, #0]
 8005e5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e5e:	1e5a      	subs	r2, r3, #1
 8005e60:	4613      	mov	r3, r2
 8005e62:	005b      	lsls	r3, r3, #1
 8005e64:	4413      	add	r3, r2
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	4413      	add	r3, r2
 8005e6a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	81fb      	strh	r3, [r7, #14]
 8005e70:	2300      	movs	r3, #0
 8005e72:	613b      	str	r3, [r7, #16]
 8005e74:	e028      	b.n	8005ec8 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8005e76:	4a21      	ldr	r2, [pc, #132]	@ (8005efc <pick_lfn+0xc4>)
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	4413      	add	r3, r2
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	461a      	mov	r2, r3
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	4413      	add	r3, r2
 8005e84:	4618      	mov	r0, r3
 8005e86:	f7fe ff73 	bl	8004d70 <ld_word>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8005e8e:	89fb      	ldrh	r3, [r7, #14]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d00f      	beq.n	8005eb4 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	2bfe      	cmp	r3, #254	@ 0xfe
 8005e98:	d901      	bls.n	8005e9e <pick_lfn+0x66>
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	e029      	b.n	8005ef2 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 8005e9e:	89bb      	ldrh	r3, [r7, #12]
 8005ea0:	81fb      	strh	r3, [r7, #14]
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	1c5a      	adds	r2, r3, #1
 8005ea6:	617a      	str	r2, [r7, #20]
 8005ea8:	005b      	lsls	r3, r3, #1
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	4413      	add	r3, r2
 8005eae:	89fa      	ldrh	r2, [r7, #14]
 8005eb0:	801a      	strh	r2, [r3, #0]
 8005eb2:	e006      	b.n	8005ec2 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005eb4:	89bb      	ldrh	r3, [r7, #12]
 8005eb6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d001      	beq.n	8005ec2 <pick_lfn+0x8a>
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	e017      	b.n	8005ef2 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	613b      	str	r3, [r7, #16]
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	2b0c      	cmp	r3, #12
 8005ecc:	d9d3      	bls.n	8005e76 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00a      	beq.n	8005ef0 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	2bfe      	cmp	r3, #254	@ 0xfe
 8005ede:	d901      	bls.n	8005ee4 <pick_lfn+0xac>
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	e006      	b.n	8005ef2 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	005b      	lsls	r3, r3, #1
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	4413      	add	r3, r2
 8005eec:	2200      	movs	r2, #0
 8005eee:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8005ef0:	2301      	movs	r3, #1
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3718      	adds	r7, #24
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	0800948c 	.word	0x0800948c

08005f00 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b088      	sub	sp, #32
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	60b9      	str	r1, [r7, #8]
 8005f0a:	4611      	mov	r1, r2
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	460b      	mov	r3, r1
 8005f10:	71fb      	strb	r3, [r7, #7]
 8005f12:	4613      	mov	r3, r2
 8005f14:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	330d      	adds	r3, #13
 8005f1a:	79ba      	ldrb	r2, [r7, #6]
 8005f1c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	330b      	adds	r3, #11
 8005f22:	220f      	movs	r2, #15
 8005f24:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	330c      	adds	r3, #12
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	331a      	adds	r3, #26
 8005f32:	2100      	movs	r1, #0
 8005f34:	4618      	mov	r0, r3
 8005f36:	f7fe ff56 	bl	8004de6 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8005f3a:	79fb      	ldrb	r3, [r7, #7]
 8005f3c:	1e5a      	subs	r2, r3, #1
 8005f3e:	4613      	mov	r3, r2
 8005f40:	005b      	lsls	r3, r3, #1
 8005f42:	4413      	add	r3, r2
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	4413      	add	r3, r2
 8005f48:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	82fb      	strh	r3, [r7, #22]
 8005f4e:	2300      	movs	r3, #0
 8005f50:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8005f52:	8afb      	ldrh	r3, [r7, #22]
 8005f54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d007      	beq.n	8005f6c <put_lfn+0x6c>
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	1c5a      	adds	r2, r3, #1
 8005f60:	61fa      	str	r2, [r7, #28]
 8005f62:	005b      	lsls	r3, r3, #1
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	4413      	add	r3, r2
 8005f68:	881b      	ldrh	r3, [r3, #0]
 8005f6a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8005f6c:	4a17      	ldr	r2, [pc, #92]	@ (8005fcc <put_lfn+0xcc>)
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	4413      	add	r3, r2
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	461a      	mov	r2, r3
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	4413      	add	r3, r2
 8005f7a:	8afa      	ldrh	r2, [r7, #22]
 8005f7c:	4611      	mov	r1, r2
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f7fe ff31 	bl	8004de6 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8005f84:	8afb      	ldrh	r3, [r7, #22]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d102      	bne.n	8005f90 <put_lfn+0x90>
 8005f8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005f8e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	3301      	adds	r3, #1
 8005f94:	61bb      	str	r3, [r7, #24]
 8005f96:	69bb      	ldr	r3, [r7, #24]
 8005f98:	2b0c      	cmp	r3, #12
 8005f9a:	d9da      	bls.n	8005f52 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8005f9c:	8afb      	ldrh	r3, [r7, #22]
 8005f9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d006      	beq.n	8005fb4 <put_lfn+0xb4>
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	005b      	lsls	r3, r3, #1
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	4413      	add	r3, r2
 8005fae:	881b      	ldrh	r3, [r3, #0]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d103      	bne.n	8005fbc <put_lfn+0xbc>
 8005fb4:	79fb      	ldrb	r3, [r7, #7]
 8005fb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fba:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	79fa      	ldrb	r2, [r7, #7]
 8005fc0:	701a      	strb	r2, [r3, #0]
}
 8005fc2:	bf00      	nop
 8005fc4:	3720      	adds	r7, #32
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	bf00      	nop
 8005fcc:	0800948c 	.word	0x0800948c

08005fd0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b08c      	sub	sp, #48	@ 0x30
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
 8005fdc:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8005fde:	220b      	movs	r2, #11
 8005fe0:	68b9      	ldr	r1, [r7, #8]
 8005fe2:	68f8      	ldr	r0, [r7, #12]
 8005fe4:	f7fe ff46 	bl	8004e74 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	2b05      	cmp	r3, #5
 8005fec:	d92b      	bls.n	8006046 <gen_numname+0x76>
		sr = seq;
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8005ff2:	e022      	b.n	800603a <gen_numname+0x6a>
			wc = *lfn++;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	1c9a      	adds	r2, r3, #2
 8005ff8:	607a      	str	r2, [r7, #4]
 8005ffa:	881b      	ldrh	r3, [r3, #0]
 8005ffc:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8005ffe:	2300      	movs	r3, #0
 8006000:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006002:	e017      	b.n	8006034 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	005a      	lsls	r2, r3, #1
 8006008:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800600a:	f003 0301 	and.w	r3, r3, #1
 800600e:	4413      	add	r3, r2
 8006010:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8006012:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006014:	085b      	lsrs	r3, r3, #1
 8006016:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8006018:	69fb      	ldr	r3, [r7, #28]
 800601a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d005      	beq.n	800602e <gen_numname+0x5e>
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8006028:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800602c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800602e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006030:	3301      	adds	r3, #1
 8006032:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006036:	2b0f      	cmp	r3, #15
 8006038:	d9e4      	bls.n	8006004 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	881b      	ldrh	r3, [r3, #0]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1d8      	bne.n	8005ff4 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8006046:	2307      	movs	r3, #7
 8006048:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	b2db      	uxtb	r3, r3
 800604e:	f003 030f 	and.w	r3, r3, #15
 8006052:	b2db      	uxtb	r3, r3
 8006054:	3330      	adds	r3, #48	@ 0x30
 8006056:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800605a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800605e:	2b39      	cmp	r3, #57	@ 0x39
 8006060:	d904      	bls.n	800606c <gen_numname+0x9c>
 8006062:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006066:	3307      	adds	r3, #7
 8006068:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800606c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800606e:	1e5a      	subs	r2, r3, #1
 8006070:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006072:	3330      	adds	r3, #48	@ 0x30
 8006074:	443b      	add	r3, r7
 8006076:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800607a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	091b      	lsrs	r3, r3, #4
 8006082:	603b      	str	r3, [r7, #0]
	} while (seq);
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d1df      	bne.n	800604a <gen_numname+0x7a>
	ns[i] = '~';
 800608a:	f107 0214 	add.w	r2, r7, #20
 800608e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006090:	4413      	add	r3, r2
 8006092:	227e      	movs	r2, #126	@ 0x7e
 8006094:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8006096:	2300      	movs	r3, #0
 8006098:	627b      	str	r3, [r7, #36]	@ 0x24
 800609a:	e002      	b.n	80060a2 <gen_numname+0xd2>
 800609c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609e:	3301      	adds	r3, #1
 80060a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80060a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d205      	bcs.n	80060b6 <gen_numname+0xe6>
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ae:	4413      	add	r3, r2
 80060b0:	781b      	ldrb	r3, [r3, #0]
 80060b2:	2b20      	cmp	r3, #32
 80060b4:	d1f2      	bne.n	800609c <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80060b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b8:	2b07      	cmp	r3, #7
 80060ba:	d807      	bhi.n	80060cc <gen_numname+0xfc>
 80060bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060be:	1c5a      	adds	r2, r3, #1
 80060c0:	62ba      	str	r2, [r7, #40]	@ 0x28
 80060c2:	3330      	adds	r3, #48	@ 0x30
 80060c4:	443b      	add	r3, r7
 80060c6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80060ca:	e000      	b.n	80060ce <gen_numname+0xfe>
 80060cc:	2120      	movs	r1, #32
 80060ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d0:	1c5a      	adds	r2, r3, #1
 80060d2:	627a      	str	r2, [r7, #36]	@ 0x24
 80060d4:	68fa      	ldr	r2, [r7, #12]
 80060d6:	4413      	add	r3, r2
 80060d8:	460a      	mov	r2, r1
 80060da:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80060dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060de:	2b07      	cmp	r3, #7
 80060e0:	d9e9      	bls.n	80060b6 <gen_numname+0xe6>
}
 80060e2:	bf00      	nop
 80060e4:	bf00      	nop
 80060e6:	3730      	adds	r7, #48	@ 0x30
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80060f4:	2300      	movs	r3, #0
 80060f6:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80060f8:	230b      	movs	r3, #11
 80060fa:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80060fc:	7bfb      	ldrb	r3, [r7, #15]
 80060fe:	b2da      	uxtb	r2, r3
 8006100:	0852      	lsrs	r2, r2, #1
 8006102:	01db      	lsls	r3, r3, #7
 8006104:	4313      	orrs	r3, r2
 8006106:	b2da      	uxtb	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	1c59      	adds	r1, r3, #1
 800610c:	6079      	str	r1, [r7, #4]
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	4413      	add	r3, r2
 8006112:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	3b01      	subs	r3, #1
 8006118:	60bb      	str	r3, [r7, #8]
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d1ed      	bne.n	80060fc <sum_sfn+0x10>
	return sum;
 8006120:	7bfb      	ldrb	r3, [r7, #15]
}
 8006122:	4618      	mov	r0, r3
 8006124:	3714      	adds	r7, #20
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr

0800612e <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800612e:	b580      	push	{r7, lr}
 8006130:	b086      	sub	sp, #24
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]
 8006136:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8006138:	2304      	movs	r3, #4
 800613a:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 8006142:	23ff      	movs	r3, #255	@ 0xff
 8006144:	757b      	strb	r3, [r7, #21]
 8006146:	23ff      	movs	r3, #255	@ 0xff
 8006148:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800614a:	e081      	b.n	8006250 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	69db      	ldr	r3, [r3, #28]
 8006150:	4619      	mov	r1, r3
 8006152:	6938      	ldr	r0, [r7, #16]
 8006154:	f7ff f8bc 	bl	80052d0 <move_window>
 8006158:	4603      	mov	r3, r0
 800615a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800615c:	7dfb      	ldrb	r3, [r7, #23]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d17c      	bne.n	800625c <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800616a:	7dbb      	ldrb	r3, [r7, #22]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d102      	bne.n	8006176 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8006170:	2304      	movs	r3, #4
 8006172:	75fb      	strb	r3, [r7, #23]
 8006174:	e077      	b.n	8006266 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a1b      	ldr	r3, [r3, #32]
 800617a:	330b      	adds	r3, #11
 800617c:	781b      	ldrb	r3, [r3, #0]
 800617e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006182:	73fb      	strb	r3, [r7, #15]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	7bfa      	ldrb	r2, [r7, #15]
 8006188:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800618a:	7dbb      	ldrb	r3, [r7, #22]
 800618c:	2be5      	cmp	r3, #229	@ 0xe5
 800618e:	d00e      	beq.n	80061ae <dir_read+0x80>
 8006190:	7dbb      	ldrb	r3, [r7, #22]
 8006192:	2b2e      	cmp	r3, #46	@ 0x2e
 8006194:	d00b      	beq.n	80061ae <dir_read+0x80>
 8006196:	7bfb      	ldrb	r3, [r7, #15]
 8006198:	f023 0320 	bic.w	r3, r3, #32
 800619c:	2b08      	cmp	r3, #8
 800619e:	bf0c      	ite	eq
 80061a0:	2301      	moveq	r3, #1
 80061a2:	2300      	movne	r3, #0
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	461a      	mov	r2, r3
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d002      	beq.n	80061b4 <dir_read+0x86>
				ord = 0xFF;
 80061ae:	23ff      	movs	r3, #255	@ 0xff
 80061b0:	757b      	strb	r3, [r7, #21]
 80061b2:	e044      	b.n	800623e <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 80061b4:	7bfb      	ldrb	r3, [r7, #15]
 80061b6:	2b0f      	cmp	r3, #15
 80061b8:	d12f      	bne.n	800621a <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 80061ba:	7dbb      	ldrb	r3, [r7, #22]
 80061bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d00d      	beq.n	80061e0 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6a1b      	ldr	r3, [r3, #32]
 80061c8:	7b5b      	ldrb	r3, [r3, #13]
 80061ca:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 80061cc:	7dbb      	ldrb	r3, [r7, #22]
 80061ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061d2:	75bb      	strb	r3, [r7, #22]
 80061d4:	7dbb      	ldrb	r3, [r7, #22]
 80061d6:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	695a      	ldr	r2, [r3, #20]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80061e0:	7dba      	ldrb	r2, [r7, #22]
 80061e2:	7d7b      	ldrb	r3, [r7, #21]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d115      	bne.n	8006214 <dir_read+0xe6>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6a1b      	ldr	r3, [r3, #32]
 80061ec:	330d      	adds	r3, #13
 80061ee:	781b      	ldrb	r3, [r3, #0]
 80061f0:	7d3a      	ldrb	r2, [r7, #20]
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d10e      	bne.n	8006214 <dir_read+0xe6>
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	68da      	ldr	r2, [r3, #12]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	4619      	mov	r1, r3
 8006200:	4610      	mov	r0, r2
 8006202:	f7ff fe19 	bl	8005e38 <pick_lfn>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d003      	beq.n	8006214 <dir_read+0xe6>
 800620c:	7d7b      	ldrb	r3, [r7, #21]
 800620e:	3b01      	subs	r3, #1
 8006210:	b2db      	uxtb	r3, r3
 8006212:	e000      	b.n	8006216 <dir_read+0xe8>
 8006214:	23ff      	movs	r3, #255	@ 0xff
 8006216:	757b      	strb	r3, [r7, #21]
 8006218:	e011      	b.n	800623e <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800621a:	7d7b      	ldrb	r3, [r7, #21]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d109      	bne.n	8006234 <dir_read+0x106>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a1b      	ldr	r3, [r3, #32]
 8006224:	4618      	mov	r0, r3
 8006226:	f7ff ff61 	bl	80060ec <sum_sfn>
 800622a:	4603      	mov	r3, r0
 800622c:	461a      	mov	r2, r3
 800622e:	7d3b      	ldrb	r3, [r7, #20]
 8006230:	4293      	cmp	r3, r2
 8006232:	d015      	beq.n	8006260 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800623a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 800623c:	e010      	b.n	8006260 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800623e:	2100      	movs	r1, #0
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f7ff fc3d 	bl	8005ac0 <dir_next>
 8006246:	4603      	mov	r3, r0
 8006248:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800624a:	7dfb      	ldrb	r3, [r7, #23]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d109      	bne.n	8006264 <dir_read+0x136>
	while (dp->sect) {
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	69db      	ldr	r3, [r3, #28]
 8006254:	2b00      	cmp	r3, #0
 8006256:	f47f af79 	bne.w	800614c <dir_read+0x1e>
 800625a:	e004      	b.n	8006266 <dir_read+0x138>
		if (res != FR_OK) break;
 800625c:	bf00      	nop
 800625e:	e002      	b.n	8006266 <dir_read+0x138>
					break;
 8006260:	bf00      	nop
 8006262:	e000      	b.n	8006266 <dir_read+0x138>
		if (res != FR_OK) break;
 8006264:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8006266:	7dfb      	ldrb	r3, [r7, #23]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d002      	beq.n	8006272 <dir_read+0x144>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	61da      	str	r2, [r3, #28]
	return res;
 8006272:	7dfb      	ldrb	r3, [r7, #23]
}
 8006274:	4618      	mov	r0, r3
 8006276:	3718      	adds	r7, #24
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}

0800627c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b086      	sub	sp, #24
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800628a:	2100      	movs	r1, #0
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f7ff fb9c 	bl	80059ca <dir_sdi>
 8006292:	4603      	mov	r3, r0
 8006294:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006296:	7dfb      	ldrb	r3, [r7, #23]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d001      	beq.n	80062a0 <dir_find+0x24>
 800629c:	7dfb      	ldrb	r3, [r7, #23]
 800629e:	e0a9      	b.n	80063f4 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80062a0:	23ff      	movs	r3, #255	@ 0xff
 80062a2:	753b      	strb	r3, [r7, #20]
 80062a4:	7d3b      	ldrb	r3, [r7, #20]
 80062a6:	757b      	strb	r3, [r7, #21]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80062ae:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	69db      	ldr	r3, [r3, #28]
 80062b4:	4619      	mov	r1, r3
 80062b6:	6938      	ldr	r0, [r7, #16]
 80062b8:	f7ff f80a 	bl	80052d0 <move_window>
 80062bc:	4603      	mov	r3, r0
 80062be:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80062c0:	7dfb      	ldrb	r3, [r7, #23]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	f040 8090 	bne.w	80063e8 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6a1b      	ldr	r3, [r3, #32]
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80062d0:	7dbb      	ldrb	r3, [r7, #22]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d102      	bne.n	80062dc <dir_find+0x60>
 80062d6:	2304      	movs	r3, #4
 80062d8:	75fb      	strb	r3, [r7, #23]
 80062da:	e08a      	b.n	80063f2 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a1b      	ldr	r3, [r3, #32]
 80062e0:	330b      	adds	r3, #11
 80062e2:	781b      	ldrb	r3, [r3, #0]
 80062e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062e8:	73fb      	strb	r3, [r7, #15]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	7bfa      	ldrb	r2, [r7, #15]
 80062ee:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80062f0:	7dbb      	ldrb	r3, [r7, #22]
 80062f2:	2be5      	cmp	r3, #229	@ 0xe5
 80062f4:	d007      	beq.n	8006306 <dir_find+0x8a>
 80062f6:	7bfb      	ldrb	r3, [r7, #15]
 80062f8:	f003 0308 	and.w	r3, r3, #8
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d009      	beq.n	8006314 <dir_find+0x98>
 8006300:	7bfb      	ldrb	r3, [r7, #15]
 8006302:	2b0f      	cmp	r3, #15
 8006304:	d006      	beq.n	8006314 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006306:	23ff      	movs	r3, #255	@ 0xff
 8006308:	757b      	strb	r3, [r7, #21]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006310:	631a      	str	r2, [r3, #48]	@ 0x30
 8006312:	e05e      	b.n	80063d2 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8006314:	7bfb      	ldrb	r3, [r7, #15]
 8006316:	2b0f      	cmp	r3, #15
 8006318:	d136      	bne.n	8006388 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006324:	2b00      	cmp	r3, #0
 8006326:	d154      	bne.n	80063d2 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8006328:	7dbb      	ldrb	r3, [r7, #22]
 800632a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00d      	beq.n	800634e <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	7b5b      	ldrb	r3, [r3, #13]
 8006338:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800633a:	7dbb      	ldrb	r3, [r7, #22]
 800633c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006340:	75bb      	strb	r3, [r7, #22]
 8006342:	7dbb      	ldrb	r3, [r7, #22]
 8006344:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	695a      	ldr	r2, [r3, #20]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800634e:	7dba      	ldrb	r2, [r7, #22]
 8006350:	7d7b      	ldrb	r3, [r7, #21]
 8006352:	429a      	cmp	r2, r3
 8006354:	d115      	bne.n	8006382 <dir_find+0x106>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a1b      	ldr	r3, [r3, #32]
 800635a:	330d      	adds	r3, #13
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	7d3a      	ldrb	r2, [r7, #20]
 8006360:	429a      	cmp	r2, r3
 8006362:	d10e      	bne.n	8006382 <dir_find+0x106>
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	68da      	ldr	r2, [r3, #12]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6a1b      	ldr	r3, [r3, #32]
 800636c:	4619      	mov	r1, r3
 800636e:	4610      	mov	r0, r2
 8006370:	f7ff fcf2 	bl	8005d58 <cmp_lfn>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <dir_find+0x106>
 800637a:	7d7b      	ldrb	r3, [r7, #21]
 800637c:	3b01      	subs	r3, #1
 800637e:	b2db      	uxtb	r3, r3
 8006380:	e000      	b.n	8006384 <dir_find+0x108>
 8006382:	23ff      	movs	r3, #255	@ 0xff
 8006384:	757b      	strb	r3, [r7, #21]
 8006386:	e024      	b.n	80063d2 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006388:	7d7b      	ldrb	r3, [r7, #21]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d109      	bne.n	80063a2 <dir_find+0x126>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6a1b      	ldr	r3, [r3, #32]
 8006392:	4618      	mov	r0, r3
 8006394:	f7ff feaa 	bl	80060ec <sum_sfn>
 8006398:	4603      	mov	r3, r0
 800639a:	461a      	mov	r2, r3
 800639c:	7d3b      	ldrb	r3, [r7, #20]
 800639e:	4293      	cmp	r3, r2
 80063a0:	d024      	beq.n	80063ec <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80063a8:	f003 0301 	and.w	r3, r3, #1
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d10a      	bne.n	80063c6 <dir_find+0x14a>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a18      	ldr	r0, [r3, #32]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	3324      	adds	r3, #36	@ 0x24
 80063b8:	220b      	movs	r2, #11
 80063ba:	4619      	mov	r1, r3
 80063bc:	f7fe fd96 	bl	8004eec <mem_cmp>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d014      	beq.n	80063f0 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80063c6:	23ff      	movs	r3, #255	@ 0xff
 80063c8:	757b      	strb	r3, [r7, #21]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80063d0:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80063d2:	2100      	movs	r1, #0
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f7ff fb73 	bl	8005ac0 <dir_next>
 80063da:	4603      	mov	r3, r0
 80063dc:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80063de:	7dfb      	ldrb	r3, [r7, #23]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	f43f af65 	beq.w	80062b0 <dir_find+0x34>
 80063e6:	e004      	b.n	80063f2 <dir_find+0x176>
		if (res != FR_OK) break;
 80063e8:	bf00      	nop
 80063ea:	e002      	b.n	80063f2 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80063ec:	bf00      	nop
 80063ee:	e000      	b.n	80063f2 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80063f0:	bf00      	nop

	return res;
 80063f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3718      	adds	r7, #24
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b08c      	sub	sp, #48	@ 0x30
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006410:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d001      	beq.n	800641c <dir_register+0x20>
 8006418:	2306      	movs	r3, #6
 800641a:	e0e0      	b.n	80065de <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800641c:	2300      	movs	r3, #0
 800641e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006420:	e002      	b.n	8006428 <dir_register+0x2c>
 8006422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006424:	3301      	adds	r3, #1
 8006426:	627b      	str	r3, [r7, #36]	@ 0x24
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	68da      	ldr	r2, [r3, #12]
 800642c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642e:	005b      	lsls	r3, r3, #1
 8006430:	4413      	add	r3, r2
 8006432:	881b      	ldrh	r3, [r3, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d1f4      	bne.n	8006422 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800643e:	f107 030c 	add.w	r3, r7, #12
 8006442:	220c      	movs	r2, #12
 8006444:	4618      	mov	r0, r3
 8006446:	f7fe fd15 	bl	8004e74 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800644a:	7dfb      	ldrb	r3, [r7, #23]
 800644c:	f003 0301 	and.w	r3, r3, #1
 8006450:	2b00      	cmp	r3, #0
 8006452:	d032      	beq.n	80064ba <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2240      	movs	r2, #64	@ 0x40
 8006458:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800645c:	2301      	movs	r3, #1
 800645e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006460:	e016      	b.n	8006490 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8006468:	69fb      	ldr	r3, [r7, #28]
 800646a:	68da      	ldr	r2, [r3, #12]
 800646c:	f107 010c 	add.w	r1, r7, #12
 8006470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006472:	f7ff fdad 	bl	8005fd0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f7ff ff00 	bl	800627c <dir_find>
 800647c:	4603      	mov	r3, r0
 800647e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8006482:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006486:	2b00      	cmp	r3, #0
 8006488:	d106      	bne.n	8006498 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800648a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800648c:	3301      	adds	r3, #1
 800648e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006492:	2b63      	cmp	r3, #99	@ 0x63
 8006494:	d9e5      	bls.n	8006462 <dir_register+0x66>
 8006496:	e000      	b.n	800649a <dir_register+0x9e>
			if (res != FR_OK) break;
 8006498:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800649a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800649c:	2b64      	cmp	r3, #100	@ 0x64
 800649e:	d101      	bne.n	80064a4 <dir_register+0xa8>
 80064a0:	2307      	movs	r3, #7
 80064a2:	e09c      	b.n	80065de <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80064a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80064a8:	2b04      	cmp	r3, #4
 80064aa:	d002      	beq.n	80064b2 <dir_register+0xb6>
 80064ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80064b0:	e095      	b.n	80065de <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80064b2:	7dfa      	ldrb	r2, [r7, #23]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80064ba:	7dfb      	ldrb	r3, [r7, #23]
 80064bc:	f003 0302 	and.w	r3, r3, #2
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d007      	beq.n	80064d4 <dir_register+0xd8>
 80064c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c6:	330c      	adds	r3, #12
 80064c8:	4a47      	ldr	r2, [pc, #284]	@ (80065e8 <dir_register+0x1ec>)
 80064ca:	fba2 2303 	umull	r2, r3, r2, r3
 80064ce:	089b      	lsrs	r3, r3, #2
 80064d0:	3301      	adds	r3, #1
 80064d2:	e000      	b.n	80064d6 <dir_register+0xda>
 80064d4:	2301      	movs	r3, #1
 80064d6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80064d8:	6a39      	ldr	r1, [r7, #32]
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f7ff fbb5 	bl	8005c4a <dir_alloc>
 80064e0:	4603      	mov	r3, r0
 80064e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80064e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d148      	bne.n	8006580 <dir_register+0x184>
 80064ee:	6a3b      	ldr	r3, [r7, #32]
 80064f0:	3b01      	subs	r3, #1
 80064f2:	623b      	str	r3, [r7, #32]
 80064f4:	6a3b      	ldr	r3, [r7, #32]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d042      	beq.n	8006580 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	695a      	ldr	r2, [r3, #20]
 80064fe:	6a3b      	ldr	r3, [r7, #32]
 8006500:	015b      	lsls	r3, r3, #5
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	4619      	mov	r1, r3
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f7ff fa5f 	bl	80059ca <dir_sdi>
 800650c:	4603      	mov	r3, r0
 800650e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8006512:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006516:	2b00      	cmp	r3, #0
 8006518:	d132      	bne.n	8006580 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	3324      	adds	r3, #36	@ 0x24
 800651e:	4618      	mov	r0, r3
 8006520:	f7ff fde4 	bl	80060ec <sum_sfn>
 8006524:	4603      	mov	r3, r0
 8006526:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	69db      	ldr	r3, [r3, #28]
 800652c:	4619      	mov	r1, r3
 800652e:	69f8      	ldr	r0, [r7, #28]
 8006530:	f7fe fece 	bl	80052d0 <move_window>
 8006534:	4603      	mov	r3, r0
 8006536:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800653a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800653e:	2b00      	cmp	r3, #0
 8006540:	d11d      	bne.n	800657e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	68d8      	ldr	r0, [r3, #12]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a19      	ldr	r1, [r3, #32]
 800654a:	6a3b      	ldr	r3, [r7, #32]
 800654c:	b2da      	uxtb	r2, r3
 800654e:	7efb      	ldrb	r3, [r7, #27]
 8006550:	f7ff fcd6 	bl	8005f00 <put_lfn>
				fs->wflag = 1;
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	2201      	movs	r2, #1
 8006558:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800655a:	2100      	movs	r1, #0
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f7ff faaf 	bl	8005ac0 <dir_next>
 8006562:	4603      	mov	r3, r0
 8006564:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8006568:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800656c:	2b00      	cmp	r3, #0
 800656e:	d107      	bne.n	8006580 <dir_register+0x184>
 8006570:	6a3b      	ldr	r3, [r7, #32]
 8006572:	3b01      	subs	r3, #1
 8006574:	623b      	str	r3, [r7, #32]
 8006576:	6a3b      	ldr	r3, [r7, #32]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d1d5      	bne.n	8006528 <dir_register+0x12c>
 800657c:	e000      	b.n	8006580 <dir_register+0x184>
				if (res != FR_OK) break;
 800657e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006580:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006584:	2b00      	cmp	r3, #0
 8006586:	d128      	bne.n	80065da <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	69db      	ldr	r3, [r3, #28]
 800658c:	4619      	mov	r1, r3
 800658e:	69f8      	ldr	r0, [r7, #28]
 8006590:	f7fe fe9e 	bl	80052d0 <move_window>
 8006594:	4603      	mov	r3, r0
 8006596:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800659a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d11b      	bne.n	80065da <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a1b      	ldr	r3, [r3, #32]
 80065a6:	2220      	movs	r2, #32
 80065a8:	2100      	movs	r1, #0
 80065aa:	4618      	mov	r0, r3
 80065ac:	f7fe fc83 	bl	8004eb6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a18      	ldr	r0, [r3, #32]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	3324      	adds	r3, #36	@ 0x24
 80065b8:	220b      	movs	r2, #11
 80065ba:	4619      	mov	r1, r3
 80065bc:	f7fe fc5a 	bl	8004e74 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6a1b      	ldr	r3, [r3, #32]
 80065ca:	330c      	adds	r3, #12
 80065cc:	f002 0218 	and.w	r2, r2, #24
 80065d0:	b2d2      	uxtb	r2, r2
 80065d2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80065d4:	69fb      	ldr	r3, [r7, #28]
 80065d6:	2201      	movs	r2, #1
 80065d8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80065da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3730      	adds	r7, #48	@ 0x30
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	4ec4ec4f 	.word	0x4ec4ec4f

080065ec <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b088      	sub	sp, #32
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	2200      	movs	r2, #0
 8006600:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	69db      	ldr	r3, [r3, #28]
 8006606:	2b00      	cmp	r3, #0
 8006608:	f000 80ca 	beq.w	80067a0 <get_fileinfo+0x1b4>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006610:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006614:	d032      	beq.n	800667c <get_fileinfo+0x90>
			i = j = 0;
 8006616:	2300      	movs	r3, #0
 8006618:	61bb      	str	r3, [r7, #24]
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800661e:	e01b      	b.n	8006658 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8006620:	89fb      	ldrh	r3, [r7, #14]
 8006622:	2100      	movs	r1, #0
 8006624:	4618      	mov	r0, r3
 8006626:	f001 fd27 	bl	8008078 <ff_convert>
 800662a:	4603      	mov	r3, r0
 800662c:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800662e:	89fb      	ldrh	r3, [r7, #14]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d102      	bne.n	800663a <get_fileinfo+0x4e>
 8006634:	2300      	movs	r3, #0
 8006636:	61fb      	str	r3, [r7, #28]
 8006638:	e01a      	b.n	8006670 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	2bfe      	cmp	r3, #254	@ 0xfe
 800663e:	d902      	bls.n	8006646 <get_fileinfo+0x5a>
 8006640:	2300      	movs	r3, #0
 8006642:	61fb      	str	r3, [r7, #28]
 8006644:	e014      	b.n	8006670 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 8006646:	69fb      	ldr	r3, [r7, #28]
 8006648:	1c5a      	adds	r2, r3, #1
 800664a:	61fa      	str	r2, [r7, #28]
 800664c:	89fa      	ldrh	r2, [r7, #14]
 800664e:	b2d1      	uxtb	r1, r2
 8006650:	683a      	ldr	r2, [r7, #0]
 8006652:	4413      	add	r3, r2
 8006654:	460a      	mov	r2, r1
 8006656:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	68da      	ldr	r2, [r3, #12]
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	1c59      	adds	r1, r3, #1
 8006660:	61b9      	str	r1, [r7, #24]
 8006662:	005b      	lsls	r3, r3, #1
 8006664:	4413      	add	r3, r2
 8006666:	881b      	ldrh	r3, [r3, #0]
 8006668:	81fb      	strh	r3, [r7, #14]
 800666a:	89fb      	ldrh	r3, [r7, #14]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d1d7      	bne.n	8006620 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 8006670:	683a      	ldr	r2, [r7, #0]
 8006672:	69fb      	ldr	r3, [r7, #28]
 8006674:	4413      	add	r3, r2
 8006676:	3316      	adds	r3, #22
 8006678:	2200      	movs	r2, #0
 800667a:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800667c:	2300      	movs	r3, #0
 800667e:	61bb      	str	r3, [r7, #24]
 8006680:	69bb      	ldr	r3, [r7, #24]
 8006682:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 8006684:	683a      	ldr	r2, [r7, #0]
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	4413      	add	r3, r2
 800668a:	3316      	adds	r3, #22
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 8006690:	e04d      	b.n	800672e <get_fileinfo+0x142>
		c = (TCHAR)dp->dir[i++];
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a1a      	ldr	r2, [r3, #32]
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	1c59      	adds	r1, r3, #1
 800669a:	61f9      	str	r1, [r7, #28]
 800669c:	4413      	add	r3, r2
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 80066a2:	7dfb      	ldrb	r3, [r7, #23]
 80066a4:	2b20      	cmp	r3, #32
 80066a6:	d041      	beq.n	800672c <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 80066a8:	7dfb      	ldrb	r3, [r7, #23]
 80066aa:	2b05      	cmp	r3, #5
 80066ac:	d101      	bne.n	80066b2 <get_fileinfo+0xc6>
 80066ae:	23e5      	movs	r3, #229	@ 0xe5
 80066b0:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 80066b2:	69fb      	ldr	r3, [r7, #28]
 80066b4:	2b09      	cmp	r3, #9
 80066b6:	d10f      	bne.n	80066d8 <get_fileinfo+0xec>
			if (!lfv) fno->fname[j] = '.';
 80066b8:	89bb      	ldrh	r3, [r7, #12]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d105      	bne.n	80066ca <get_fileinfo+0xde>
 80066be:	683a      	ldr	r2, [r7, #0]
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	4413      	add	r3, r2
 80066c4:	3316      	adds	r3, #22
 80066c6:	222e      	movs	r2, #46	@ 0x2e
 80066c8:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	1c5a      	adds	r2, r3, #1
 80066ce:	61ba      	str	r2, [r7, #24]
 80066d0:	683a      	ldr	r2, [r7, #0]
 80066d2:	4413      	add	r3, r2
 80066d4:	222e      	movs	r2, #46	@ 0x2e
 80066d6:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 80066d8:	683a      	ldr	r2, [r7, #0]
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	4413      	add	r3, r2
 80066de:	3309      	adds	r3, #9
 80066e0:	7dfa      	ldrb	r2, [r7, #23]
 80066e2:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 80066e4:	89bb      	ldrh	r3, [r7, #12]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d11c      	bne.n	8006724 <get_fileinfo+0x138>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 80066ea:	7dfb      	ldrb	r3, [r7, #23]
 80066ec:	2b40      	cmp	r3, #64	@ 0x40
 80066ee:	d913      	bls.n	8006718 <get_fileinfo+0x12c>
 80066f0:	7dfb      	ldrb	r3, [r7, #23]
 80066f2:	2b5a      	cmp	r3, #90	@ 0x5a
 80066f4:	d810      	bhi.n	8006718 <get_fileinfo+0x12c>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a1b      	ldr	r3, [r3, #32]
 80066fa:	330c      	adds	r3, #12
 80066fc:	781b      	ldrb	r3, [r3, #0]
 80066fe:	461a      	mov	r2, r3
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	2b08      	cmp	r3, #8
 8006704:	d901      	bls.n	800670a <get_fileinfo+0x11e>
 8006706:	2310      	movs	r3, #16
 8006708:	e000      	b.n	800670c <get_fileinfo+0x120>
 800670a:	2308      	movs	r3, #8
 800670c:	4013      	ands	r3, r2
 800670e:	2b00      	cmp	r3, #0
 8006710:	d002      	beq.n	8006718 <get_fileinfo+0x12c>
				c += 0x20;			/* To lower */
 8006712:	7dfb      	ldrb	r3, [r7, #23]
 8006714:	3320      	adds	r3, #32
 8006716:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 8006718:	683a      	ldr	r2, [r7, #0]
 800671a:	69bb      	ldr	r3, [r7, #24]
 800671c:	4413      	add	r3, r2
 800671e:	3316      	adds	r3, #22
 8006720:	7dfa      	ldrb	r2, [r7, #23]
 8006722:	701a      	strb	r2, [r3, #0]
		}
		j++;
 8006724:	69bb      	ldr	r3, [r7, #24]
 8006726:	3301      	adds	r3, #1
 8006728:	61bb      	str	r3, [r7, #24]
 800672a:	e000      	b.n	800672e <get_fileinfo+0x142>
		if (c == ' ') continue;				/* Skip padding spaces */
 800672c:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	2b0a      	cmp	r3, #10
 8006732:	d9ae      	bls.n	8006692 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 8006734:	89bb      	ldrh	r3, [r7, #12]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d10d      	bne.n	8006756 <get_fileinfo+0x16a>
		fno->fname[j] = 0;
 800673a:	683a      	ldr	r2, [r7, #0]
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	4413      	add	r3, r2
 8006740:	3316      	adds	r3, #22
 8006742:	2200      	movs	r2, #0
 8006744:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a1b      	ldr	r3, [r3, #32]
 800674a:	330c      	adds	r3, #12
 800674c:	781b      	ldrb	r3, [r3, #0]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d101      	bne.n	8006756 <get_fileinfo+0x16a>
 8006752:	2300      	movs	r3, #0
 8006754:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 8006756:	683a      	ldr	r2, [r7, #0]
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	4413      	add	r3, r2
 800675c:	3309      	adds	r3, #9
 800675e:	2200      	movs	r2, #0
 8006760:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6a1b      	ldr	r3, [r3, #32]
 8006766:	7ada      	ldrb	r2, [r3, #11]
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6a1b      	ldr	r3, [r3, #32]
 8006770:	331c      	adds	r3, #28
 8006772:	4618      	mov	r0, r3
 8006774:	f7fe fb14 	bl	8004da0 <ld_dword>
 8006778:	4602      	mov	r2, r0
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6a1b      	ldr	r3, [r3, #32]
 8006782:	3316      	adds	r3, #22
 8006784:	4618      	mov	r0, r3
 8006786:	f7fe fb0b 	bl	8004da0 <ld_dword>
 800678a:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	b29a      	uxth	r2, r3
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	80da      	strh	r2, [r3, #6]
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	0c1b      	lsrs	r3, r3, #16
 8006798:	b29a      	uxth	r2, r3
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	809a      	strh	r2, [r3, #4]
 800679e:	e000      	b.n	80067a2 <get_fileinfo+0x1b6>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80067a0:	bf00      	nop
}
 80067a2:	3720      	adds	r7, #32
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b08a      	sub	sp, #40	@ 0x28
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	613b      	str	r3, [r7, #16]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	68db      	ldr	r3, [r3, #12]
 80067be:	60fb      	str	r3, [r7, #12]
 80067c0:	2300      	movs	r3, #0
 80067c2:	617b      	str	r3, [r7, #20]
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80067c8:	69bb      	ldr	r3, [r7, #24]
 80067ca:	1c5a      	adds	r2, r3, #1
 80067cc:	61ba      	str	r2, [r7, #24]
 80067ce:	693a      	ldr	r2, [r7, #16]
 80067d0:	4413      	add	r3, r2
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80067d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067d8:	2b1f      	cmp	r3, #31
 80067da:	d940      	bls.n	800685e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80067dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067de:	2b2f      	cmp	r3, #47	@ 0x2f
 80067e0:	d006      	beq.n	80067f0 <create_name+0x48>
 80067e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067e4:	2b5c      	cmp	r3, #92	@ 0x5c
 80067e6:	d110      	bne.n	800680a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80067e8:	e002      	b.n	80067f0 <create_name+0x48>
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	3301      	adds	r3, #1
 80067ee:	61bb      	str	r3, [r7, #24]
 80067f0:	693a      	ldr	r2, [r7, #16]
 80067f2:	69bb      	ldr	r3, [r7, #24]
 80067f4:	4413      	add	r3, r2
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	2b2f      	cmp	r3, #47	@ 0x2f
 80067fa:	d0f6      	beq.n	80067ea <create_name+0x42>
 80067fc:	693a      	ldr	r2, [r7, #16]
 80067fe:	69bb      	ldr	r3, [r7, #24]
 8006800:	4413      	add	r3, r2
 8006802:	781b      	ldrb	r3, [r3, #0]
 8006804:	2b5c      	cmp	r3, #92	@ 0x5c
 8006806:	d0f0      	beq.n	80067ea <create_name+0x42>
			break;
 8006808:	e02a      	b.n	8006860 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	2bfe      	cmp	r3, #254	@ 0xfe
 800680e:	d901      	bls.n	8006814 <create_name+0x6c>
 8006810:	2306      	movs	r3, #6
 8006812:	e17d      	b.n	8006b10 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8006814:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006816:	b2db      	uxtb	r3, r3
 8006818:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800681a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800681c:	2101      	movs	r1, #1
 800681e:	4618      	mov	r0, r3
 8006820:	f001 fc2a 	bl	8008078 <ff_convert>
 8006824:	4603      	mov	r3, r0
 8006826:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8006828:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800682a:	2b00      	cmp	r3, #0
 800682c:	d101      	bne.n	8006832 <create_name+0x8a>
 800682e:	2306      	movs	r3, #6
 8006830:	e16e      	b.n	8006b10 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8006832:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006834:	2b7f      	cmp	r3, #127	@ 0x7f
 8006836:	d809      	bhi.n	800684c <create_name+0xa4>
 8006838:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800683a:	4619      	mov	r1, r3
 800683c:	488d      	ldr	r0, [pc, #564]	@ (8006a74 <create_name+0x2cc>)
 800683e:	f7fe fb7c 	bl	8004f3a <chk_chr>
 8006842:	4603      	mov	r3, r0
 8006844:	2b00      	cmp	r3, #0
 8006846:	d001      	beq.n	800684c <create_name+0xa4>
 8006848:	2306      	movs	r3, #6
 800684a:	e161      	b.n	8006b10 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	1c5a      	adds	r2, r3, #1
 8006850:	617a      	str	r2, [r7, #20]
 8006852:	005b      	lsls	r3, r3, #1
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	4413      	add	r3, r2
 8006858:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800685a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800685c:	e7b4      	b.n	80067c8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800685e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006860:	693a      	ldr	r2, [r7, #16]
 8006862:	69bb      	ldr	r3, [r7, #24]
 8006864:	441a      	add	r2, r3
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800686a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800686c:	2b1f      	cmp	r3, #31
 800686e:	d801      	bhi.n	8006874 <create_name+0xcc>
 8006870:	2304      	movs	r3, #4
 8006872:	e000      	b.n	8006876 <create_name+0xce>
 8006874:	2300      	movs	r3, #0
 8006876:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800687a:	e011      	b.n	80068a0 <create_name+0xf8>
		w = lfn[di - 1];
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006882:	3b01      	subs	r3, #1
 8006884:	005b      	lsls	r3, r3, #1
 8006886:	68fa      	ldr	r2, [r7, #12]
 8006888:	4413      	add	r3, r2
 800688a:	881b      	ldrh	r3, [r3, #0]
 800688c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800688e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006890:	2b20      	cmp	r3, #32
 8006892:	d002      	beq.n	800689a <create_name+0xf2>
 8006894:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006896:	2b2e      	cmp	r3, #46	@ 0x2e
 8006898:	d106      	bne.n	80068a8 <create_name+0x100>
		di--;
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	3b01      	subs	r3, #1
 800689e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1ea      	bne.n	800687c <create_name+0xd4>
 80068a6:	e000      	b.n	80068aa <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80068a8:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	005b      	lsls	r3, r3, #1
 80068ae:	68fa      	ldr	r2, [r7, #12]
 80068b0:	4413      	add	r3, r2
 80068b2:	2200      	movs	r2, #0
 80068b4:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d101      	bne.n	80068c0 <create_name+0x118>
 80068bc:	2306      	movs	r3, #6
 80068be:	e127      	b.n	8006b10 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	3324      	adds	r3, #36	@ 0x24
 80068c4:	220b      	movs	r2, #11
 80068c6:	2120      	movs	r1, #32
 80068c8:	4618      	mov	r0, r3
 80068ca:	f7fe faf4 	bl	8004eb6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80068ce:	2300      	movs	r3, #0
 80068d0:	61bb      	str	r3, [r7, #24]
 80068d2:	e002      	b.n	80068da <create_name+0x132>
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	3301      	adds	r3, #1
 80068d8:	61bb      	str	r3, [r7, #24]
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	005b      	lsls	r3, r3, #1
 80068de:	68fa      	ldr	r2, [r7, #12]
 80068e0:	4413      	add	r3, r2
 80068e2:	881b      	ldrh	r3, [r3, #0]
 80068e4:	2b20      	cmp	r3, #32
 80068e6:	d0f5      	beq.n	80068d4 <create_name+0x12c>
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	005b      	lsls	r3, r3, #1
 80068ec:	68fa      	ldr	r2, [r7, #12]
 80068ee:	4413      	add	r3, r2
 80068f0:	881b      	ldrh	r3, [r3, #0]
 80068f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80068f4:	d0ee      	beq.n	80068d4 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d009      	beq.n	8006910 <create_name+0x168>
 80068fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006900:	f043 0303 	orr.w	r3, r3, #3
 8006904:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8006908:	e002      	b.n	8006910 <create_name+0x168>
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	3b01      	subs	r3, #1
 800690e:	617b      	str	r3, [r7, #20]
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d009      	beq.n	800692a <create_name+0x182>
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800691c:	3b01      	subs	r3, #1
 800691e:	005b      	lsls	r3, r3, #1
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	4413      	add	r3, r2
 8006924:	881b      	ldrh	r3, [r3, #0]
 8006926:	2b2e      	cmp	r3, #46	@ 0x2e
 8006928:	d1ef      	bne.n	800690a <create_name+0x162>

	i = b = 0; ni = 8;
 800692a:	2300      	movs	r3, #0
 800692c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006930:	2300      	movs	r3, #0
 8006932:	623b      	str	r3, [r7, #32]
 8006934:	2308      	movs	r3, #8
 8006936:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	1c5a      	adds	r2, r3, #1
 800693c:	61ba      	str	r2, [r7, #24]
 800693e:	005b      	lsls	r3, r3, #1
 8006940:	68fa      	ldr	r2, [r7, #12]
 8006942:	4413      	add	r3, r2
 8006944:	881b      	ldrh	r3, [r3, #0]
 8006946:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8006948:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800694a:	2b00      	cmp	r3, #0
 800694c:	f000 8090 	beq.w	8006a70 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006950:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006952:	2b20      	cmp	r3, #32
 8006954:	d006      	beq.n	8006964 <create_name+0x1bc>
 8006956:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006958:	2b2e      	cmp	r3, #46	@ 0x2e
 800695a:	d10a      	bne.n	8006972 <create_name+0x1ca>
 800695c:	69ba      	ldr	r2, [r7, #24]
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	429a      	cmp	r2, r3
 8006962:	d006      	beq.n	8006972 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8006964:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006968:	f043 0303 	orr.w	r3, r3, #3
 800696c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006970:	e07d      	b.n	8006a6e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006972:	6a3a      	ldr	r2, [r7, #32]
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	429a      	cmp	r2, r3
 8006978:	d203      	bcs.n	8006982 <create_name+0x1da>
 800697a:	69ba      	ldr	r2, [r7, #24]
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	429a      	cmp	r2, r3
 8006980:	d123      	bne.n	80069ca <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	2b0b      	cmp	r3, #11
 8006986:	d106      	bne.n	8006996 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8006988:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800698c:	f043 0303 	orr.w	r3, r3, #3
 8006990:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006994:	e075      	b.n	8006a82 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8006996:	69ba      	ldr	r2, [r7, #24]
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	429a      	cmp	r2, r3
 800699c:	d005      	beq.n	80069aa <create_name+0x202>
 800699e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80069a2:	f043 0303 	orr.w	r3, r3, #3
 80069a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 80069aa:	69ba      	ldr	r2, [r7, #24]
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d866      	bhi.n	8006a80 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	61bb      	str	r3, [r7, #24]
 80069b6:	2308      	movs	r3, #8
 80069b8:	623b      	str	r3, [r7, #32]
 80069ba:	230b      	movs	r3, #11
 80069bc:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80069be:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80069c8:	e051      	b.n	8006a6e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80069ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80069ce:	d914      	bls.n	80069fa <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80069d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069d2:	2100      	movs	r1, #0
 80069d4:	4618      	mov	r0, r3
 80069d6:	f001 fb4f 	bl	8008078 <ff_convert>
 80069da:	4603      	mov	r3, r0
 80069dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80069de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d004      	beq.n	80069ee <create_name+0x246>
 80069e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069e6:	3b80      	subs	r3, #128	@ 0x80
 80069e8:	4a23      	ldr	r2, [pc, #140]	@ (8006a78 <create_name+0x2d0>)
 80069ea:	5cd3      	ldrb	r3, [r2, r3]
 80069ec:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80069ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80069f2:	f043 0302 	orr.w	r3, r3, #2
 80069f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80069fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d007      	beq.n	8006a10 <create_name+0x268>
 8006a00:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a02:	4619      	mov	r1, r3
 8006a04:	481d      	ldr	r0, [pc, #116]	@ (8006a7c <create_name+0x2d4>)
 8006a06:	f7fe fa98 	bl	8004f3a <chk_chr>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d008      	beq.n	8006a22 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006a10:	235f      	movs	r3, #95	@ 0x5f
 8006a12:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006a14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a18:	f043 0303 	orr.w	r3, r3, #3
 8006a1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006a20:	e01b      	b.n	8006a5a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8006a22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a24:	2b40      	cmp	r3, #64	@ 0x40
 8006a26:	d909      	bls.n	8006a3c <create_name+0x294>
 8006a28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a2a:	2b5a      	cmp	r3, #90	@ 0x5a
 8006a2c:	d806      	bhi.n	8006a3c <create_name+0x294>
					b |= 2;
 8006a2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006a32:	f043 0302 	orr.w	r3, r3, #2
 8006a36:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006a3a:	e00e      	b.n	8006a5a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8006a3c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a3e:	2b60      	cmp	r3, #96	@ 0x60
 8006a40:	d90b      	bls.n	8006a5a <create_name+0x2b2>
 8006a42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a44:	2b7a      	cmp	r3, #122	@ 0x7a
 8006a46:	d808      	bhi.n	8006a5a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8006a48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006a4c:	f043 0301 	orr.w	r3, r3, #1
 8006a50:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006a54:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a56:	3b20      	subs	r3, #32
 8006a58:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8006a5a:	6a3b      	ldr	r3, [r7, #32]
 8006a5c:	1c5a      	adds	r2, r3, #1
 8006a5e:	623a      	str	r2, [r7, #32]
 8006a60:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006a62:	b2d1      	uxtb	r1, r2
 8006a64:	687a      	ldr	r2, [r7, #4]
 8006a66:	4413      	add	r3, r2
 8006a68:	460a      	mov	r2, r1
 8006a6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8006a6e:	e763      	b.n	8006938 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8006a70:	bf00      	nop
 8006a72:	e006      	b.n	8006a82 <create_name+0x2da>
 8006a74:	08009384 	.word	0x08009384
 8006a78:	0800940c 	.word	0x0800940c
 8006a7c:	08009390 	.word	0x08009390
			if (si > di) break;			/* No extension */
 8006a80:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006a88:	2be5      	cmp	r3, #229	@ 0xe5
 8006a8a:	d103      	bne.n	8006a94 <create_name+0x2ec>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2205      	movs	r2, #5
 8006a90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	2b08      	cmp	r3, #8
 8006a98:	d104      	bne.n	8006aa4 <create_name+0x2fc>
 8006a9a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8006aa4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006aa8:	f003 030c 	and.w	r3, r3, #12
 8006aac:	2b0c      	cmp	r3, #12
 8006aae:	d005      	beq.n	8006abc <create_name+0x314>
 8006ab0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ab4:	f003 0303 	and.w	r3, r3, #3
 8006ab8:	2b03      	cmp	r3, #3
 8006aba:	d105      	bne.n	8006ac8 <create_name+0x320>
 8006abc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ac0:	f043 0302 	orr.w	r3, r3, #2
 8006ac4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006ac8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006acc:	f003 0302 	and.w	r3, r3, #2
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d117      	bne.n	8006b04 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8006ad4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ad8:	f003 0303 	and.w	r3, r3, #3
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d105      	bne.n	8006aec <create_name+0x344>
 8006ae0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ae4:	f043 0310 	orr.w	r3, r3, #16
 8006ae8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8006aec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006af0:	f003 030c 	and.w	r3, r3, #12
 8006af4:	2b04      	cmp	r3, #4
 8006af6:	d105      	bne.n	8006b04 <create_name+0x35c>
 8006af8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006afc:	f043 0308 	orr.w	r3, r3, #8
 8006b00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006b0a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8006b0e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3728      	adds	r7, #40	@ 0x28
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b086      	sub	sp, #24
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006b2c:	e002      	b.n	8006b34 <follow_path+0x1c>
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	3301      	adds	r3, #1
 8006b32:	603b      	str	r3, [r7, #0]
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	2b2f      	cmp	r3, #47	@ 0x2f
 8006b3a:	d0f8      	beq.n	8006b2e <follow_path+0x16>
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	2b5c      	cmp	r3, #92	@ 0x5c
 8006b42:	d0f4      	beq.n	8006b2e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	2200      	movs	r2, #0
 8006b48:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	781b      	ldrb	r3, [r3, #0]
 8006b4e:	2b1f      	cmp	r3, #31
 8006b50:	d80a      	bhi.n	8006b68 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2280      	movs	r2, #128	@ 0x80
 8006b56:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8006b5a:	2100      	movs	r1, #0
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f7fe ff34 	bl	80059ca <dir_sdi>
 8006b62:	4603      	mov	r3, r0
 8006b64:	75fb      	strb	r3, [r7, #23]
 8006b66:	e043      	b.n	8006bf0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006b68:	463b      	mov	r3, r7
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f7ff fe1b 	bl	80067a8 <create_name>
 8006b72:	4603      	mov	r3, r0
 8006b74:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006b76:	7dfb      	ldrb	r3, [r7, #23]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d134      	bne.n	8006be6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006b7c:	6878      	ldr	r0, [r7, #4]
 8006b7e:	f7ff fb7d 	bl	800627c <dir_find>
 8006b82:	4603      	mov	r3, r0
 8006b84:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006b8c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006b8e:	7dfb      	ldrb	r3, [r7, #23]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d00a      	beq.n	8006baa <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006b94:	7dfb      	ldrb	r3, [r7, #23]
 8006b96:	2b04      	cmp	r3, #4
 8006b98:	d127      	bne.n	8006bea <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006b9a:	7afb      	ldrb	r3, [r7, #11]
 8006b9c:	f003 0304 	and.w	r3, r3, #4
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d122      	bne.n	8006bea <follow_path+0xd2>
 8006ba4:	2305      	movs	r3, #5
 8006ba6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006ba8:	e01f      	b.n	8006bea <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006baa:	7afb      	ldrb	r3, [r7, #11]
 8006bac:	f003 0304 	and.w	r3, r3, #4
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d11c      	bne.n	8006bee <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	799b      	ldrb	r3, [r3, #6]
 8006bb8:	f003 0310 	and.w	r3, r3, #16
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d102      	bne.n	8006bc6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006bc0:	2305      	movs	r3, #5
 8006bc2:	75fb      	strb	r3, [r7, #23]
 8006bc4:	e014      	b.n	8006bf0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	695b      	ldr	r3, [r3, #20]
 8006bd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bd4:	4413      	add	r3, r2
 8006bd6:	4619      	mov	r1, r3
 8006bd8:	68f8      	ldr	r0, [r7, #12]
 8006bda:	f7ff f87d 	bl	8005cd8 <ld_clust>
 8006bde:	4602      	mov	r2, r0
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006be4:	e7c0      	b.n	8006b68 <follow_path+0x50>
			if (res != FR_OK) break;
 8006be6:	bf00      	nop
 8006be8:	e002      	b.n	8006bf0 <follow_path+0xd8>
				break;
 8006bea:	bf00      	nop
 8006bec:	e000      	b.n	8006bf0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006bee:	bf00      	nop
			}
		}
	}

	return res;
 8006bf0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3718      	adds	r7, #24
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	b087      	sub	sp, #28
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006c02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006c06:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d031      	beq.n	8006c74 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	617b      	str	r3, [r7, #20]
 8006c16:	e002      	b.n	8006c1e <get_ldnumber+0x24>
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	617b      	str	r3, [r7, #20]
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	2b1f      	cmp	r3, #31
 8006c24:	d903      	bls.n	8006c2e <get_ldnumber+0x34>
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	781b      	ldrb	r3, [r3, #0]
 8006c2a:	2b3a      	cmp	r3, #58	@ 0x3a
 8006c2c:	d1f4      	bne.n	8006c18 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	2b3a      	cmp	r3, #58	@ 0x3a
 8006c34:	d11c      	bne.n	8006c70 <get_ldnumber+0x76>
			tp = *path;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	1c5a      	adds	r2, r3, #1
 8006c40:	60fa      	str	r2, [r7, #12]
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	3b30      	subs	r3, #48	@ 0x30
 8006c46:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	2b09      	cmp	r3, #9
 8006c4c:	d80e      	bhi.n	8006c6c <get_ldnumber+0x72>
 8006c4e:	68fa      	ldr	r2, [r7, #12]
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d10a      	bne.n	8006c6c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d107      	bne.n	8006c6c <get_ldnumber+0x72>
					vol = (int)i;
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	3301      	adds	r3, #1
 8006c64:	617b      	str	r3, [r7, #20]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	e002      	b.n	8006c76 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006c70:	2300      	movs	r3, #0
 8006c72:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006c74:	693b      	ldr	r3, [r7, #16]
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	371c      	adds	r7, #28
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr
	...

08006c84 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b082      	sub	sp, #8
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2200      	movs	r2, #0
 8006c92:	70da      	strb	r2, [r3, #3]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006c9a:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006c9c:	6839      	ldr	r1, [r7, #0]
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f7fe fb16 	bl	80052d0 <move_window>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d001      	beq.n	8006cae <check_fs+0x2a>
 8006caa:	2304      	movs	r3, #4
 8006cac:	e038      	b.n	8006d20 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	3334      	adds	r3, #52	@ 0x34
 8006cb2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7fe f85a 	bl	8004d70 <ld_word>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d001      	beq.n	8006ccc <check_fs+0x48>
 8006cc8:	2303      	movs	r3, #3
 8006cca:	e029      	b.n	8006d20 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006cd2:	2be9      	cmp	r3, #233	@ 0xe9
 8006cd4:	d009      	beq.n	8006cea <check_fs+0x66>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006cdc:	2beb      	cmp	r3, #235	@ 0xeb
 8006cde:	d11e      	bne.n	8006d1e <check_fs+0x9a>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006ce6:	2b90      	cmp	r3, #144	@ 0x90
 8006ce8:	d119      	bne.n	8006d1e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	3334      	adds	r3, #52	@ 0x34
 8006cee:	3336      	adds	r3, #54	@ 0x36
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7fe f855 	bl	8004da0 <ld_dword>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8006d28 <check_fs+0xa4>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d101      	bne.n	8006d06 <check_fs+0x82>
 8006d02:	2300      	movs	r3, #0
 8006d04:	e00c      	b.n	8006d20 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	3334      	adds	r3, #52	@ 0x34
 8006d0a:	3352      	adds	r3, #82	@ 0x52
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f7fe f847 	bl	8004da0 <ld_dword>
 8006d12:	4603      	mov	r3, r0
 8006d14:	4a05      	ldr	r2, [pc, #20]	@ (8006d2c <check_fs+0xa8>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d101      	bne.n	8006d1e <check_fs+0x9a>
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	e000      	b.n	8006d20 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006d1e:	2302      	movs	r3, #2
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3708      	adds	r7, #8
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	00544146 	.word	0x00544146
 8006d2c:	33544146 	.word	0x33544146

08006d30 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b096      	sub	sp, #88	@ 0x58
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	4613      	mov	r3, r2
 8006d3c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	2200      	movs	r2, #0
 8006d42:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006d44:	68f8      	ldr	r0, [r7, #12]
 8006d46:	f7ff ff58 	bl	8006bfa <get_ldnumber>
 8006d4a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	da01      	bge.n	8006d56 <find_volume+0x26>
 8006d52:	230b      	movs	r3, #11
 8006d54:	e230      	b.n	80071b8 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006d56:	4aa1      	ldr	r2, [pc, #644]	@ (8006fdc <find_volume+0x2ac>)
 8006d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d101      	bne.n	8006d6a <find_volume+0x3a>
 8006d66:	230c      	movs	r3, #12
 8006d68:	e226      	b.n	80071b8 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d6e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006d70:	79fb      	ldrb	r3, [r7, #7]
 8006d72:	f023 0301 	bic.w	r3, r3, #1
 8006d76:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d01a      	beq.n	8006db6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d82:	785b      	ldrb	r3, [r3, #1]
 8006d84:	4618      	mov	r0, r3
 8006d86:	f7fd ff55 	bl	8004c34 <disk_status>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006d90:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006d94:	f003 0301 	and.w	r3, r3, #1
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d10c      	bne.n	8006db6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006d9c:	79fb      	ldrb	r3, [r7, #7]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d007      	beq.n	8006db2 <find_volume+0x82>
 8006da2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006da6:	f003 0304 	and.w	r3, r3, #4
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d001      	beq.n	8006db2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006dae:	230a      	movs	r3, #10
 8006db0:	e202      	b.n	80071b8 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 8006db2:	2300      	movs	r3, #0
 8006db4:	e200      	b.n	80071b8 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006db8:	2200      	movs	r2, #0
 8006dba:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006dbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dbe:	b2da      	uxtb	r2, r3
 8006dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dc2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dc6:	785b      	ldrb	r3, [r3, #1]
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f7fd ff4d 	bl	8004c68 <disk_initialize>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006dd4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006dd8:	f003 0301 	and.w	r3, r3, #1
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d001      	beq.n	8006de4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006de0:	2303      	movs	r3, #3
 8006de2:	e1e9      	b.n	80071b8 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006de4:	79fb      	ldrb	r3, [r7, #7]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d007      	beq.n	8006dfa <find_volume+0xca>
 8006dea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006dee:	f003 0304 	and.w	r3, r3, #4
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d001      	beq.n	8006dfa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8006df6:	230a      	movs	r3, #10
 8006df8:	e1de      	b.n	80071b8 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006dfe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006e00:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006e02:	f7ff ff3f 	bl	8006c84 <check_fs>
 8006e06:	4603      	mov	r3, r0
 8006e08:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006e0c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006e10:	2b02      	cmp	r3, #2
 8006e12:	d149      	bne.n	8006ea8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006e14:	2300      	movs	r3, #0
 8006e16:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e18:	e01e      	b.n	8006e58 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e1c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8006e20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e22:	011b      	lsls	r3, r3, #4
 8006e24:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8006e28:	4413      	add	r3, r2
 8006e2a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e2e:	3304      	adds	r3, #4
 8006e30:	781b      	ldrb	r3, [r3, #0]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d006      	beq.n	8006e44 <find_volume+0x114>
 8006e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e38:	3308      	adds	r3, #8
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f7fd ffb0 	bl	8004da0 <ld_dword>
 8006e40:	4602      	mov	r2, r0
 8006e42:	e000      	b.n	8006e46 <find_volume+0x116>
 8006e44:	2200      	movs	r2, #0
 8006e46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	3358      	adds	r3, #88	@ 0x58
 8006e4c:	443b      	add	r3, r7
 8006e4e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006e52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e54:	3301      	adds	r3, #1
 8006e56:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e5a:	2b03      	cmp	r3, #3
 8006e5c:	d9dd      	bls.n	8006e1a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006e5e:	2300      	movs	r3, #0
 8006e60:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8006e62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d002      	beq.n	8006e6e <find_volume+0x13e>
 8006e68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006e6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	3358      	adds	r3, #88	@ 0x58
 8006e74:	443b      	add	r3, r7
 8006e76:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006e7a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006e7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d005      	beq.n	8006e8e <find_volume+0x15e>
 8006e82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006e84:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006e86:	f7ff fefd 	bl	8006c84 <check_fs>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	e000      	b.n	8006e90 <find_volume+0x160>
 8006e8e:	2303      	movs	r3, #3
 8006e90:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006e94:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d905      	bls.n	8006ea8 <find_volume+0x178>
 8006e9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ea2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ea4:	2b03      	cmp	r3, #3
 8006ea6:	d9e2      	bls.n	8006e6e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006ea8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006eac:	2b04      	cmp	r3, #4
 8006eae:	d101      	bne.n	8006eb4 <find_volume+0x184>
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e181      	b.n	80071b8 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006eb4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d901      	bls.n	8006ec0 <find_volume+0x190>
 8006ebc:	230d      	movs	r3, #13
 8006ebe:	e17b      	b.n	80071b8 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ec2:	3334      	adds	r3, #52	@ 0x34
 8006ec4:	330b      	adds	r3, #11
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f7fd ff52 	bl	8004d70 <ld_word>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ed2:	d001      	beq.n	8006ed8 <find_volume+0x1a8>
 8006ed4:	230d      	movs	r3, #13
 8006ed6:	e16f      	b.n	80071b8 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eda:	3334      	adds	r3, #52	@ 0x34
 8006edc:	3316      	adds	r3, #22
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f7fd ff46 	bl	8004d70 <ld_word>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006ee8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d106      	bne.n	8006efc <find_volume+0x1cc>
 8006eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ef0:	3334      	adds	r3, #52	@ 0x34
 8006ef2:	3324      	adds	r3, #36	@ 0x24
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7fd ff53 	bl	8004da0 <ld_dword>
 8006efa:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8006efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006efe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006f00:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f04:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8006f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f0a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006f0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f0e:	789b      	ldrb	r3, [r3, #2]
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d005      	beq.n	8006f20 <find_volume+0x1f0>
 8006f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f16:	789b      	ldrb	r3, [r3, #2]
 8006f18:	2b02      	cmp	r3, #2
 8006f1a:	d001      	beq.n	8006f20 <find_volume+0x1f0>
 8006f1c:	230d      	movs	r3, #13
 8006f1e:	e14b      	b.n	80071b8 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f22:	789b      	ldrb	r3, [r3, #2]
 8006f24:	461a      	mov	r2, r3
 8006f26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f28:	fb02 f303 	mul.w	r3, r2, r3
 8006f2c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f34:	461a      	mov	r2, r3
 8006f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f38:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f3c:	895b      	ldrh	r3, [r3, #10]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d008      	beq.n	8006f54 <find_volume+0x224>
 8006f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f44:	895b      	ldrh	r3, [r3, #10]
 8006f46:	461a      	mov	r2, r3
 8006f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f4a:	895b      	ldrh	r3, [r3, #10]
 8006f4c:	3b01      	subs	r3, #1
 8006f4e:	4013      	ands	r3, r2
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d001      	beq.n	8006f58 <find_volume+0x228>
 8006f54:	230d      	movs	r3, #13
 8006f56:	e12f      	b.n	80071b8 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f5a:	3334      	adds	r3, #52	@ 0x34
 8006f5c:	3311      	adds	r3, #17
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f7fd ff06 	bl	8004d70 <ld_word>
 8006f64:	4603      	mov	r3, r0
 8006f66:	461a      	mov	r2, r3
 8006f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f6a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f6e:	891b      	ldrh	r3, [r3, #8]
 8006f70:	f003 030f 	and.w	r3, r3, #15
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d001      	beq.n	8006f7e <find_volume+0x24e>
 8006f7a:	230d      	movs	r3, #13
 8006f7c:	e11c      	b.n	80071b8 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006f7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f80:	3334      	adds	r3, #52	@ 0x34
 8006f82:	3313      	adds	r3, #19
 8006f84:	4618      	mov	r0, r3
 8006f86:	f7fd fef3 	bl	8004d70 <ld_word>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006f8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d106      	bne.n	8006fa2 <find_volume+0x272>
 8006f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f96:	3334      	adds	r3, #52	@ 0x34
 8006f98:	3320      	adds	r3, #32
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f7fd ff00 	bl	8004da0 <ld_dword>
 8006fa0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fa4:	3334      	adds	r3, #52	@ 0x34
 8006fa6:	330e      	adds	r3, #14
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f7fd fee1 	bl	8004d70 <ld_word>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006fb2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d101      	bne.n	8006fbc <find_volume+0x28c>
 8006fb8:	230d      	movs	r3, #13
 8006fba:	e0fd      	b.n	80071b8 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006fbc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006fbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fc0:	4413      	add	r3, r2
 8006fc2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006fc4:	8912      	ldrh	r2, [r2, #8]
 8006fc6:	0912      	lsrs	r2, r2, #4
 8006fc8:	b292      	uxth	r2, r2
 8006fca:	4413      	add	r3, r2
 8006fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006fce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d204      	bcs.n	8006fe0 <find_volume+0x2b0>
 8006fd6:	230d      	movs	r3, #13
 8006fd8:	e0ee      	b.n	80071b8 <find_volume+0x488>
 8006fda:	bf00      	nop
 8006fdc:	20000a10 	.word	0x20000a10
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006fe0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe4:	1ad3      	subs	r3, r2, r3
 8006fe6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006fe8:	8952      	ldrh	r2, [r2, #10]
 8006fea:	fbb3 f3f2 	udiv	r3, r3, r2
 8006fee:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d101      	bne.n	8006ffa <find_volume+0x2ca>
 8006ff6:	230d      	movs	r3, #13
 8006ff8:	e0de      	b.n	80071b8 <find_volume+0x488>
		fmt = FS_FAT32;
 8006ffa:	2303      	movs	r3, #3
 8006ffc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007002:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8007006:	4293      	cmp	r3, r2
 8007008:	d802      	bhi.n	8007010 <find_volume+0x2e0>
 800700a:	2302      	movs	r3, #2
 800700c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007012:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8007016:	4293      	cmp	r3, r2
 8007018:	d802      	bhi.n	8007020 <find_volume+0x2f0>
 800701a:	2301      	movs	r3, #1
 800701c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007022:	1c9a      	adds	r2, r3, #2
 8007024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007026:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8007028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800702a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800702c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800702e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007030:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007032:	441a      	add	r2, r3
 8007034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007036:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8007038:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800703a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800703c:	441a      	add	r2, r3
 800703e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007040:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8007042:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007046:	2b03      	cmp	r3, #3
 8007048:	d11e      	bne.n	8007088 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800704a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800704c:	3334      	adds	r3, #52	@ 0x34
 800704e:	332a      	adds	r3, #42	@ 0x2a
 8007050:	4618      	mov	r0, r3
 8007052:	f7fd fe8d 	bl	8004d70 <ld_word>
 8007056:	4603      	mov	r3, r0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d001      	beq.n	8007060 <find_volume+0x330>
 800705c:	230d      	movs	r3, #13
 800705e:	e0ab      	b.n	80071b8 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007062:	891b      	ldrh	r3, [r3, #8]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d001      	beq.n	800706c <find_volume+0x33c>
 8007068:	230d      	movs	r3, #13
 800706a:	e0a5      	b.n	80071b8 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800706c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800706e:	3334      	adds	r3, #52	@ 0x34
 8007070:	332c      	adds	r3, #44	@ 0x2c
 8007072:	4618      	mov	r0, r3
 8007074:	f7fd fe94 	bl	8004da0 <ld_dword>
 8007078:	4602      	mov	r2, r0
 800707a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800707c:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800707e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007080:	699b      	ldr	r3, [r3, #24]
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	647b      	str	r3, [r7, #68]	@ 0x44
 8007086:	e01f      	b.n	80070c8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800708a:	891b      	ldrh	r3, [r3, #8]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d101      	bne.n	8007094 <find_volume+0x364>
 8007090:	230d      	movs	r3, #13
 8007092:	e091      	b.n	80071b8 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007096:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007098:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800709a:	441a      	add	r2, r3
 800709c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800709e:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80070a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80070a4:	2b02      	cmp	r3, #2
 80070a6:	d103      	bne.n	80070b0 <find_volume+0x380>
 80070a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070aa:	699b      	ldr	r3, [r3, #24]
 80070ac:	005b      	lsls	r3, r3, #1
 80070ae:	e00a      	b.n	80070c6 <find_volume+0x396>
 80070b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070b2:	699a      	ldr	r2, [r3, #24]
 80070b4:	4613      	mov	r3, r2
 80070b6:	005b      	lsls	r3, r3, #1
 80070b8:	4413      	add	r3, r2
 80070ba:	085a      	lsrs	r2, r3, #1
 80070bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070be:	699b      	ldr	r3, [r3, #24]
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80070c6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80070c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ca:	69da      	ldr	r2, [r3, #28]
 80070cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070ce:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80070d2:	0a5b      	lsrs	r3, r3, #9
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d201      	bcs.n	80070dc <find_volume+0x3ac>
 80070d8:	230d      	movs	r3, #13
 80070da:	e06d      	b.n	80071b8 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80070dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80070e2:	615a      	str	r2, [r3, #20]
 80070e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070e6:	695a      	ldr	r2, [r3, #20]
 80070e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ea:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80070ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ee:	2280      	movs	r2, #128	@ 0x80
 80070f0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80070f2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80070f6:	2b03      	cmp	r3, #3
 80070f8:	d149      	bne.n	800718e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80070fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070fc:	3334      	adds	r3, #52	@ 0x34
 80070fe:	3330      	adds	r3, #48	@ 0x30
 8007100:	4618      	mov	r0, r3
 8007102:	f7fd fe35 	bl	8004d70 <ld_word>
 8007106:	4603      	mov	r3, r0
 8007108:	2b01      	cmp	r3, #1
 800710a:	d140      	bne.n	800718e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800710c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800710e:	3301      	adds	r3, #1
 8007110:	4619      	mov	r1, r3
 8007112:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007114:	f7fe f8dc 	bl	80052d0 <move_window>
 8007118:	4603      	mov	r3, r0
 800711a:	2b00      	cmp	r3, #0
 800711c:	d137      	bne.n	800718e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800711e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007120:	2200      	movs	r2, #0
 8007122:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007126:	3334      	adds	r3, #52	@ 0x34
 8007128:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800712c:	4618      	mov	r0, r3
 800712e:	f7fd fe1f 	bl	8004d70 <ld_word>
 8007132:	4603      	mov	r3, r0
 8007134:	461a      	mov	r2, r3
 8007136:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800713a:	429a      	cmp	r2, r3
 800713c:	d127      	bne.n	800718e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800713e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007140:	3334      	adds	r3, #52	@ 0x34
 8007142:	4618      	mov	r0, r3
 8007144:	f7fd fe2c 	bl	8004da0 <ld_dword>
 8007148:	4603      	mov	r3, r0
 800714a:	4a1d      	ldr	r2, [pc, #116]	@ (80071c0 <find_volume+0x490>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d11e      	bne.n	800718e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007152:	3334      	adds	r3, #52	@ 0x34
 8007154:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007158:	4618      	mov	r0, r3
 800715a:	f7fd fe21 	bl	8004da0 <ld_dword>
 800715e:	4603      	mov	r3, r0
 8007160:	4a18      	ldr	r2, [pc, #96]	@ (80071c4 <find_volume+0x494>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d113      	bne.n	800718e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007168:	3334      	adds	r3, #52	@ 0x34
 800716a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800716e:	4618      	mov	r0, r3
 8007170:	f7fd fe16 	bl	8004da0 <ld_dword>
 8007174:	4602      	mov	r2, r0
 8007176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007178:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800717a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800717c:	3334      	adds	r3, #52	@ 0x34
 800717e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8007182:	4618      	mov	r0, r3
 8007184:	f7fd fe0c 	bl	8004da0 <ld_dword>
 8007188:	4602      	mov	r2, r0
 800718a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800718c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800718e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007190:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8007194:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007196:	4b0c      	ldr	r3, [pc, #48]	@ (80071c8 <find_volume+0x498>)
 8007198:	881b      	ldrh	r3, [r3, #0]
 800719a:	3301      	adds	r3, #1
 800719c:	b29a      	uxth	r2, r3
 800719e:	4b0a      	ldr	r3, [pc, #40]	@ (80071c8 <find_volume+0x498>)
 80071a0:	801a      	strh	r2, [r3, #0]
 80071a2:	4b09      	ldr	r3, [pc, #36]	@ (80071c8 <find_volume+0x498>)
 80071a4:	881a      	ldrh	r2, [r3, #0]
 80071a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071a8:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80071aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ac:	4a07      	ldr	r2, [pc, #28]	@ (80071cc <find_volume+0x49c>)
 80071ae:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80071b0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80071b2:	f7fe f825 	bl	8005200 <clear_lock>
#endif
	return FR_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3758      	adds	r7, #88	@ 0x58
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}
 80071c0:	41615252 	.word	0x41615252
 80071c4:	61417272 	.word	0x61417272
 80071c8:	20000a14 	.word	0x20000a14
 80071cc:	20000a38 	.word	0x20000a38

080071d0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80071da:	2309      	movs	r3, #9
 80071dc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d01c      	beq.n	800721e <validate+0x4e>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d018      	beq.n	800721e <validate+0x4e>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d013      	beq.n	800721e <validate+0x4e>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	889a      	ldrh	r2, [r3, #4]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	88db      	ldrh	r3, [r3, #6]
 8007200:	429a      	cmp	r2, r3
 8007202:	d10c      	bne.n	800721e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	785b      	ldrb	r3, [r3, #1]
 800720a:	4618      	mov	r0, r3
 800720c:	f7fd fd12 	bl	8004c34 <disk_status>
 8007210:	4603      	mov	r3, r0
 8007212:	f003 0301 	and.w	r3, r3, #1
 8007216:	2b00      	cmp	r3, #0
 8007218:	d101      	bne.n	800721e <validate+0x4e>
			res = FR_OK;
 800721a:	2300      	movs	r3, #0
 800721c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800721e:	7bfb      	ldrb	r3, [r7, #15]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d102      	bne.n	800722a <validate+0x5a>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	e000      	b.n	800722c <validate+0x5c>
 800722a:	2300      	movs	r3, #0
 800722c:	683a      	ldr	r2, [r7, #0]
 800722e:	6013      	str	r3, [r2, #0]
	return res;
 8007230:	7bfb      	ldrb	r3, [r7, #15]
}
 8007232:	4618      	mov	r0, r3
 8007234:	3710      	adds	r7, #16
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
	...

0800723c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b088      	sub	sp, #32
 8007240:	af00      	add	r7, sp, #0
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	60b9      	str	r1, [r7, #8]
 8007246:	4613      	mov	r3, r2
 8007248:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800724e:	f107 0310 	add.w	r3, r7, #16
 8007252:	4618      	mov	r0, r3
 8007254:	f7ff fcd1 	bl	8006bfa <get_ldnumber>
 8007258:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	2b00      	cmp	r3, #0
 800725e:	da01      	bge.n	8007264 <f_mount+0x28>
 8007260:	230b      	movs	r3, #11
 8007262:	e02b      	b.n	80072bc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007264:	4a17      	ldr	r2, [pc, #92]	@ (80072c4 <f_mount+0x88>)
 8007266:	69fb      	ldr	r3, [r7, #28]
 8007268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800726c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d005      	beq.n	8007280 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007274:	69b8      	ldr	r0, [r7, #24]
 8007276:	f7fd ffc3 	bl	8005200 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800727a:	69bb      	ldr	r3, [r7, #24]
 800727c:	2200      	movs	r2, #0
 800727e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d002      	beq.n	800728c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2200      	movs	r2, #0
 800728a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800728c:	68fa      	ldr	r2, [r7, #12]
 800728e:	490d      	ldr	r1, [pc, #52]	@ (80072c4 <f_mount+0x88>)
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d002      	beq.n	80072a2 <f_mount+0x66>
 800729c:	79fb      	ldrb	r3, [r7, #7]
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d001      	beq.n	80072a6 <f_mount+0x6a>
 80072a2:	2300      	movs	r3, #0
 80072a4:	e00a      	b.n	80072bc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80072a6:	f107 010c 	add.w	r1, r7, #12
 80072aa:	f107 0308 	add.w	r3, r7, #8
 80072ae:	2200      	movs	r2, #0
 80072b0:	4618      	mov	r0, r3
 80072b2:	f7ff fd3d 	bl	8006d30 <find_volume>
 80072b6:	4603      	mov	r3, r0
 80072b8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80072ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3720      	adds	r7, #32
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}
 80072c4:	20000a10 	.word	0x20000a10

080072c8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b09a      	sub	sp, #104	@ 0x68
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	60b9      	str	r1, [r7, #8]
 80072d2:	4613      	mov	r3, r2
 80072d4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d101      	bne.n	80072e0 <f_open+0x18>
 80072dc:	2309      	movs	r3, #9
 80072de:	e1a9      	b.n	8007634 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80072e0:	79fb      	ldrb	r3, [r7, #7]
 80072e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072e6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80072e8:	79fa      	ldrb	r2, [r7, #7]
 80072ea:	f107 0110 	add.w	r1, r7, #16
 80072ee:	f107 0308 	add.w	r3, r7, #8
 80072f2:	4618      	mov	r0, r3
 80072f4:	f7ff fd1c 	bl	8006d30 <find_volume>
 80072f8:	4603      	mov	r3, r0
 80072fa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 80072fe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007302:	2b00      	cmp	r3, #0
 8007304:	f040 818d 	bne.w	8007622 <f_open+0x35a>
		dj.obj.fs = fs;
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800730c:	68ba      	ldr	r2, [r7, #8]
 800730e:	f107 0314 	add.w	r3, r7, #20
 8007312:	4611      	mov	r1, r2
 8007314:	4618      	mov	r0, r3
 8007316:	f7ff fbff 	bl	8006b18 <follow_path>
 800731a:	4603      	mov	r3, r0
 800731c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007320:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007324:	2b00      	cmp	r3, #0
 8007326:	d118      	bne.n	800735a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007328:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800732c:	b25b      	sxtb	r3, r3
 800732e:	2b00      	cmp	r3, #0
 8007330:	da03      	bge.n	800733a <f_open+0x72>
				res = FR_INVALID_NAME;
 8007332:	2306      	movs	r3, #6
 8007334:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007338:	e00f      	b.n	800735a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800733a:	79fb      	ldrb	r3, [r7, #7]
 800733c:	2b01      	cmp	r3, #1
 800733e:	bf8c      	ite	hi
 8007340:	2301      	movhi	r3, #1
 8007342:	2300      	movls	r3, #0
 8007344:	b2db      	uxtb	r3, r3
 8007346:	461a      	mov	r2, r3
 8007348:	f107 0314 	add.w	r3, r7, #20
 800734c:	4611      	mov	r1, r2
 800734e:	4618      	mov	r0, r3
 8007350:	f7fd fe0e 	bl	8004f70 <chk_lock>
 8007354:	4603      	mov	r3, r0
 8007356:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800735a:	79fb      	ldrb	r3, [r7, #7]
 800735c:	f003 031c 	and.w	r3, r3, #28
 8007360:	2b00      	cmp	r3, #0
 8007362:	d07f      	beq.n	8007464 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8007364:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007368:	2b00      	cmp	r3, #0
 800736a:	d017      	beq.n	800739c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800736c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007370:	2b04      	cmp	r3, #4
 8007372:	d10e      	bne.n	8007392 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007374:	f7fd fe58 	bl	8005028 <enq_lock>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d006      	beq.n	800738c <f_open+0xc4>
 800737e:	f107 0314 	add.w	r3, r7, #20
 8007382:	4618      	mov	r0, r3
 8007384:	f7ff f83a 	bl	80063fc <dir_register>
 8007388:	4603      	mov	r3, r0
 800738a:	e000      	b.n	800738e <f_open+0xc6>
 800738c:	2312      	movs	r3, #18
 800738e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007392:	79fb      	ldrb	r3, [r7, #7]
 8007394:	f043 0308 	orr.w	r3, r3, #8
 8007398:	71fb      	strb	r3, [r7, #7]
 800739a:	e010      	b.n	80073be <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800739c:	7ebb      	ldrb	r3, [r7, #26]
 800739e:	f003 0311 	and.w	r3, r3, #17
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d003      	beq.n	80073ae <f_open+0xe6>
					res = FR_DENIED;
 80073a6:	2307      	movs	r3, #7
 80073a8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80073ac:	e007      	b.n	80073be <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80073ae:	79fb      	ldrb	r3, [r7, #7]
 80073b0:	f003 0304 	and.w	r3, r3, #4
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d002      	beq.n	80073be <f_open+0xf6>
 80073b8:	2308      	movs	r3, #8
 80073ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80073be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d168      	bne.n	8007498 <f_open+0x1d0>
 80073c6:	79fb      	ldrb	r3, [r7, #7]
 80073c8:	f003 0308 	and.w	r3, r3, #8
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d063      	beq.n	8007498 <f_open+0x1d0>
				dw = GET_FATTIME();
 80073d0:	f7fc fef8 	bl	80041c4 <get_fattime>
 80073d4:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80073d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073d8:	330e      	adds	r3, #14
 80073da:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80073dc:	4618      	mov	r0, r3
 80073de:	f7fd fd1d 	bl	8004e1c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80073e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073e4:	3316      	adds	r3, #22
 80073e6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80073e8:	4618      	mov	r0, r3
 80073ea:	f7fd fd17 	bl	8004e1c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80073ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073f0:	330b      	adds	r3, #11
 80073f2:	2220      	movs	r2, #32
 80073f4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80073fa:	4611      	mov	r1, r2
 80073fc:	4618      	mov	r0, r3
 80073fe:	f7fe fc6b 	bl	8005cd8 <ld_clust>
 8007402:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007408:	2200      	movs	r2, #0
 800740a:	4618      	mov	r0, r3
 800740c:	f7fe fc83 	bl	8005d16 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007412:	331c      	adds	r3, #28
 8007414:	2100      	movs	r1, #0
 8007416:	4618      	mov	r0, r3
 8007418:	f7fd fd00 	bl	8004e1c <st_dword>
					fs->wflag = 1;
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	2201      	movs	r2, #1
 8007420:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007422:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007424:	2b00      	cmp	r3, #0
 8007426:	d037      	beq.n	8007498 <f_open+0x1d0>
						dw = fs->winsect;
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800742c:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800742e:	f107 0314 	add.w	r3, r7, #20
 8007432:	2200      	movs	r2, #0
 8007434:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007436:	4618      	mov	r0, r3
 8007438:	f7fe f996 	bl	8005768 <remove_chain>
 800743c:	4603      	mov	r3, r0
 800743e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8007442:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007446:	2b00      	cmp	r3, #0
 8007448:	d126      	bne.n	8007498 <f_open+0x1d0>
							res = move_window(fs, dw);
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800744e:	4618      	mov	r0, r3
 8007450:	f7fd ff3e 	bl	80052d0 <move_window>
 8007454:	4603      	mov	r3, r0
 8007456:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800745e:	3a01      	subs	r2, #1
 8007460:	611a      	str	r2, [r3, #16]
 8007462:	e019      	b.n	8007498 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007464:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007468:	2b00      	cmp	r3, #0
 800746a:	d115      	bne.n	8007498 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800746c:	7ebb      	ldrb	r3, [r7, #26]
 800746e:	f003 0310 	and.w	r3, r3, #16
 8007472:	2b00      	cmp	r3, #0
 8007474:	d003      	beq.n	800747e <f_open+0x1b6>
					res = FR_NO_FILE;
 8007476:	2304      	movs	r3, #4
 8007478:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800747c:	e00c      	b.n	8007498 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800747e:	79fb      	ldrb	r3, [r7, #7]
 8007480:	f003 0302 	and.w	r3, r3, #2
 8007484:	2b00      	cmp	r3, #0
 8007486:	d007      	beq.n	8007498 <f_open+0x1d0>
 8007488:	7ebb      	ldrb	r3, [r7, #26]
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	2b00      	cmp	r3, #0
 8007490:	d002      	beq.n	8007498 <f_open+0x1d0>
						res = FR_DENIED;
 8007492:	2307      	movs	r3, #7
 8007494:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8007498:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800749c:	2b00      	cmp	r3, #0
 800749e:	d126      	bne.n	80074ee <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80074a0:	79fb      	ldrb	r3, [r7, #7]
 80074a2:	f003 0308 	and.w	r3, r3, #8
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d003      	beq.n	80074b2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80074aa:	79fb      	ldrb	r3, [r7, #7]
 80074ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074b0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80074ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80074c0:	79fb      	ldrb	r3, [r7, #7]
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	bf8c      	ite	hi
 80074c6:	2301      	movhi	r3, #1
 80074c8:	2300      	movls	r3, #0
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	461a      	mov	r2, r3
 80074ce:	f107 0314 	add.w	r3, r7, #20
 80074d2:	4611      	mov	r1, r2
 80074d4:	4618      	mov	r0, r3
 80074d6:	f7fd fdc9 	bl	800506c <inc_lock>
 80074da:	4602      	mov	r2, r0
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	691b      	ldr	r3, [r3, #16]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d102      	bne.n	80074ee <f_open+0x226>
 80074e8:	2302      	movs	r3, #2
 80074ea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80074ee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	f040 8095 	bne.w	8007622 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80074fc:	4611      	mov	r1, r2
 80074fe:	4618      	mov	r0, r3
 8007500:	f7fe fbea 	bl	8005cd8 <ld_clust>
 8007504:	4602      	mov	r2, r0
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800750a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800750c:	331c      	adds	r3, #28
 800750e:	4618      	mov	r0, r3
 8007510:	f7fd fc46 	bl	8004da0 <ld_dword>
 8007514:	4602      	mov	r2, r0
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2200      	movs	r2, #0
 800751e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007520:	693a      	ldr	r2, [r7, #16]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	88da      	ldrh	r2, [r3, #6]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	79fa      	ldrb	r2, [r7, #7]
 8007532:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2200      	movs	r2, #0
 8007538:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2200      	movs	r2, #0
 800753e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	3330      	adds	r3, #48	@ 0x30
 800754a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800754e:	2100      	movs	r1, #0
 8007550:	4618      	mov	r0, r3
 8007552:	f7fd fcb0 	bl	8004eb6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007556:	79fb      	ldrb	r3, [r7, #7]
 8007558:	f003 0320 	and.w	r3, r3, #32
 800755c:	2b00      	cmp	r3, #0
 800755e:	d060      	beq.n	8007622 <f_open+0x35a>
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	68db      	ldr	r3, [r3, #12]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d05c      	beq.n	8007622 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	68da      	ldr	r2, [r3, #12]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	895b      	ldrh	r3, [r3, #10]
 8007574:	025b      	lsls	r3, r3, #9
 8007576:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007584:	e016      	b.n	80075b4 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800758a:	4618      	mov	r0, r3
 800758c:	f7fd ff5b 	bl	8005446 <get_fat>
 8007590:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8007592:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007594:	2b01      	cmp	r3, #1
 8007596:	d802      	bhi.n	800759e <f_open+0x2d6>
 8007598:	2302      	movs	r3, #2
 800759a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800759e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075a4:	d102      	bne.n	80075ac <f_open+0x2e4>
 80075a6:	2301      	movs	r3, #1
 80075a8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80075ac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80075ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075b0:	1ad3      	subs	r3, r2, r3
 80075b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80075b4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d103      	bne.n	80075c4 <f_open+0x2fc>
 80075bc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80075be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d8e0      	bhi.n	8007586 <f_open+0x2be>
				}
				fp->clust = clst;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80075c8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80075ca:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d127      	bne.n	8007622 <f_open+0x35a>
 80075d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d022      	beq.n	8007622 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80075e0:	4618      	mov	r0, r3
 80075e2:	f7fd ff11 	bl	8005408 <clust2sect>
 80075e6:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80075e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d103      	bne.n	80075f6 <f_open+0x32e>
						res = FR_INT_ERR;
 80075ee:	2302      	movs	r3, #2
 80075f0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80075f4:	e015      	b.n	8007622 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80075f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075f8:	0a5a      	lsrs	r2, r3, #9
 80075fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075fc:	441a      	add	r2, r3
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	7858      	ldrb	r0, [r3, #1]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	6a1a      	ldr	r2, [r3, #32]
 8007610:	2301      	movs	r3, #1
 8007612:	f7fd fb4f 	bl	8004cb4 <disk_read>
 8007616:	4603      	mov	r3, r0
 8007618:	2b00      	cmp	r3, #0
 800761a:	d002      	beq.n	8007622 <f_open+0x35a>
 800761c:	2301      	movs	r3, #1
 800761e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007622:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007626:	2b00      	cmp	r3, #0
 8007628:	d002      	beq.n	8007630 <f_open+0x368>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2200      	movs	r2, #0
 800762e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007630:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8007634:	4618      	mov	r0, r3
 8007636:	3768      	adds	r7, #104	@ 0x68
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}

0800763c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b08e      	sub	sp, #56	@ 0x38
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	607a      	str	r2, [r7, #4]
 8007648:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	2200      	movs	r2, #0
 8007652:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f107 0214 	add.w	r2, r7, #20
 800765a:	4611      	mov	r1, r2
 800765c:	4618      	mov	r0, r3
 800765e:	f7ff fdb7 	bl	80071d0 <validate>
 8007662:	4603      	mov	r3, r0
 8007664:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007668:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800766c:	2b00      	cmp	r3, #0
 800766e:	d107      	bne.n	8007680 <f_read+0x44>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	7d5b      	ldrb	r3, [r3, #21]
 8007674:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8007678:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800767c:	2b00      	cmp	r3, #0
 800767e:	d002      	beq.n	8007686 <f_read+0x4a>
 8007680:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007684:	e115      	b.n	80078b2 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	7d1b      	ldrb	r3, [r3, #20]
 800768a:	f003 0301 	and.w	r3, r3, #1
 800768e:	2b00      	cmp	r3, #0
 8007690:	d101      	bne.n	8007696 <f_read+0x5a>
 8007692:	2307      	movs	r3, #7
 8007694:	e10d      	b.n	80078b2 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	68da      	ldr	r2, [r3, #12]
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	699b      	ldr	r3, [r3, #24]
 800769e:	1ad3      	subs	r3, r2, r3
 80076a0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	6a3b      	ldr	r3, [r7, #32]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	f240 80fe 	bls.w	80078a8 <f_read+0x26c>
 80076ac:	6a3b      	ldr	r3, [r7, #32]
 80076ae:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80076b0:	e0fa      	b.n	80078a8 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	f040 80c6 	bne.w	800784c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	699b      	ldr	r3, [r3, #24]
 80076c4:	0a5b      	lsrs	r3, r3, #9
 80076c6:	697a      	ldr	r2, [r7, #20]
 80076c8:	8952      	ldrh	r2, [r2, #10]
 80076ca:	3a01      	subs	r2, #1
 80076cc:	4013      	ands	r3, r2
 80076ce:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80076d0:	69fb      	ldr	r3, [r7, #28]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d12f      	bne.n	8007736 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	699b      	ldr	r3, [r3, #24]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d103      	bne.n	80076e6 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80076e4:	e013      	b.n	800770e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d007      	beq.n	80076fe <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	699b      	ldr	r3, [r3, #24]
 80076f2:	4619      	mov	r1, r3
 80076f4:	68f8      	ldr	r0, [r7, #12]
 80076f6:	f7fe f934 	bl	8005962 <clmt_clust>
 80076fa:	6338      	str	r0, [r7, #48]	@ 0x30
 80076fc:	e007      	b.n	800770e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80076fe:	68fa      	ldr	r2, [r7, #12]
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	69db      	ldr	r3, [r3, #28]
 8007704:	4619      	mov	r1, r3
 8007706:	4610      	mov	r0, r2
 8007708:	f7fd fe9d 	bl	8005446 <get_fat>
 800770c:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800770e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007710:	2b01      	cmp	r3, #1
 8007712:	d804      	bhi.n	800771e <f_read+0xe2>
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2202      	movs	r2, #2
 8007718:	755a      	strb	r2, [r3, #21]
 800771a:	2302      	movs	r3, #2
 800771c:	e0c9      	b.n	80078b2 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800771e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007720:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007724:	d104      	bne.n	8007730 <f_read+0xf4>
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2201      	movs	r2, #1
 800772a:	755a      	strb	r2, [r3, #21]
 800772c:	2301      	movs	r3, #1
 800772e:	e0c0      	b.n	80078b2 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007734:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007736:	697a      	ldr	r2, [r7, #20]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	69db      	ldr	r3, [r3, #28]
 800773c:	4619      	mov	r1, r3
 800773e:	4610      	mov	r0, r2
 8007740:	f7fd fe62 	bl	8005408 <clust2sect>
 8007744:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007746:	69bb      	ldr	r3, [r7, #24]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d104      	bne.n	8007756 <f_read+0x11a>
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2202      	movs	r2, #2
 8007750:	755a      	strb	r2, [r3, #21]
 8007752:	2302      	movs	r3, #2
 8007754:	e0ad      	b.n	80078b2 <f_read+0x276>
			sect += csect;
 8007756:	69ba      	ldr	r2, [r7, #24]
 8007758:	69fb      	ldr	r3, [r7, #28]
 800775a:	4413      	add	r3, r2
 800775c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	0a5b      	lsrs	r3, r3, #9
 8007762:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007766:	2b00      	cmp	r3, #0
 8007768:	d039      	beq.n	80077de <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800776a:	69fa      	ldr	r2, [r7, #28]
 800776c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776e:	4413      	add	r3, r2
 8007770:	697a      	ldr	r2, [r7, #20]
 8007772:	8952      	ldrh	r2, [r2, #10]
 8007774:	4293      	cmp	r3, r2
 8007776:	d905      	bls.n	8007784 <f_read+0x148>
					cc = fs->csize - csect;
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	895b      	ldrh	r3, [r3, #10]
 800777c:	461a      	mov	r2, r3
 800777e:	69fb      	ldr	r3, [r7, #28]
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	7858      	ldrb	r0, [r3, #1]
 8007788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800778a:	69ba      	ldr	r2, [r7, #24]
 800778c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800778e:	f7fd fa91 	bl	8004cb4 <disk_read>
 8007792:	4603      	mov	r3, r0
 8007794:	2b00      	cmp	r3, #0
 8007796:	d004      	beq.n	80077a2 <f_read+0x166>
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2201      	movs	r2, #1
 800779c:	755a      	strb	r2, [r3, #21]
 800779e:	2301      	movs	r3, #1
 80077a0:	e087      	b.n	80078b2 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	7d1b      	ldrb	r3, [r3, #20]
 80077a6:	b25b      	sxtb	r3, r3
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	da14      	bge.n	80077d6 <f_read+0x19a>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6a1a      	ldr	r2, [r3, #32]
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	1ad3      	subs	r3, r2, r3
 80077b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d90d      	bls.n	80077d6 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	6a1a      	ldr	r2, [r3, #32]
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	1ad3      	subs	r3, r2, r3
 80077c2:	025b      	lsls	r3, r3, #9
 80077c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077c6:	18d0      	adds	r0, r2, r3
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	3330      	adds	r3, #48	@ 0x30
 80077cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80077d0:	4619      	mov	r1, r3
 80077d2:	f7fd fb4f 	bl	8004e74 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80077d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077d8:	025b      	lsls	r3, r3, #9
 80077da:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 80077dc:	e050      	b.n	8007880 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	69ba      	ldr	r2, [r7, #24]
 80077e4:	429a      	cmp	r2, r3
 80077e6:	d02e      	beq.n	8007846 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	7d1b      	ldrb	r3, [r3, #20]
 80077ec:	b25b      	sxtb	r3, r3
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	da18      	bge.n	8007824 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	7858      	ldrb	r0, [r3, #1]
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	6a1a      	ldr	r2, [r3, #32]
 8007800:	2301      	movs	r3, #1
 8007802:	f7fd fa77 	bl	8004cf4 <disk_write>
 8007806:	4603      	mov	r3, r0
 8007808:	2b00      	cmp	r3, #0
 800780a:	d004      	beq.n	8007816 <f_read+0x1da>
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2201      	movs	r2, #1
 8007810:	755a      	strb	r2, [r3, #21]
 8007812:	2301      	movs	r3, #1
 8007814:	e04d      	b.n	80078b2 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	7d1b      	ldrb	r3, [r3, #20]
 800781a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800781e:	b2da      	uxtb	r2, r3
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	7858      	ldrb	r0, [r3, #1]
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800782e:	2301      	movs	r3, #1
 8007830:	69ba      	ldr	r2, [r7, #24]
 8007832:	f7fd fa3f 	bl	8004cb4 <disk_read>
 8007836:	4603      	mov	r3, r0
 8007838:	2b00      	cmp	r3, #0
 800783a:	d004      	beq.n	8007846 <f_read+0x20a>
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2201      	movs	r2, #1
 8007840:	755a      	strb	r2, [r3, #21]
 8007842:	2301      	movs	r3, #1
 8007844:	e035      	b.n	80078b2 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	69ba      	ldr	r2, [r7, #24]
 800784a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	699b      	ldr	r3, [r3, #24]
 8007850:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007854:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8007858:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800785a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	429a      	cmp	r2, r3
 8007860:	d901      	bls.n	8007866 <f_read+0x22a>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	699b      	ldr	r3, [r3, #24]
 8007870:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007874:	4413      	add	r3, r2
 8007876:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007878:	4619      	mov	r1, r3
 800787a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800787c:	f7fd fafa 	bl	8004e74 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007880:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007884:	4413      	add	r3, r2
 8007886:	627b      	str	r3, [r7, #36]	@ 0x24
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	699a      	ldr	r2, [r3, #24]
 800788c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800788e:	441a      	add	r2, r3
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	619a      	str	r2, [r3, #24]
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	681a      	ldr	r2, [r3, #0]
 8007898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800789a:	441a      	add	r2, r3
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	601a      	str	r2, [r3, #0]
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	f47f af01 	bne.w	80076b2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80078b0:	2300      	movs	r3, #0
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3738      	adds	r7, #56	@ 0x38
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}

080078ba <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80078ba:	b580      	push	{r7, lr}
 80078bc:	b08c      	sub	sp, #48	@ 0x30
 80078be:	af00      	add	r7, sp, #0
 80078c0:	60f8      	str	r0, [r7, #12]
 80078c2:	60b9      	str	r1, [r7, #8]
 80078c4:	607a      	str	r2, [r7, #4]
 80078c6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	2200      	movs	r2, #0
 80078d0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f107 0210 	add.w	r2, r7, #16
 80078d8:	4611      	mov	r1, r2
 80078da:	4618      	mov	r0, r3
 80078dc:	f7ff fc78 	bl	80071d0 <validate>
 80078e0:	4603      	mov	r3, r0
 80078e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80078e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d107      	bne.n	80078fe <f_write+0x44>
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	7d5b      	ldrb	r3, [r3, #21]
 80078f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80078f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d002      	beq.n	8007904 <f_write+0x4a>
 80078fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007902:	e14b      	b.n	8007b9c <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	7d1b      	ldrb	r3, [r3, #20]
 8007908:	f003 0302 	and.w	r3, r3, #2
 800790c:	2b00      	cmp	r3, #0
 800790e:	d101      	bne.n	8007914 <f_write+0x5a>
 8007910:	2307      	movs	r3, #7
 8007912:	e143      	b.n	8007b9c <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	699a      	ldr	r2, [r3, #24]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	441a      	add	r2, r3
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	429a      	cmp	r2, r3
 8007922:	f080 812d 	bcs.w	8007b80 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	699b      	ldr	r3, [r3, #24]
 800792a:	43db      	mvns	r3, r3
 800792c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800792e:	e127      	b.n	8007b80 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	699b      	ldr	r3, [r3, #24]
 8007934:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007938:	2b00      	cmp	r3, #0
 800793a:	f040 80e3 	bne.w	8007b04 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	699b      	ldr	r3, [r3, #24]
 8007942:	0a5b      	lsrs	r3, r3, #9
 8007944:	693a      	ldr	r2, [r7, #16]
 8007946:	8952      	ldrh	r2, [r2, #10]
 8007948:	3a01      	subs	r2, #1
 800794a:	4013      	ands	r3, r2
 800794c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d143      	bne.n	80079dc <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	699b      	ldr	r3, [r3, #24]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d10c      	bne.n	8007976 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007964:	2b00      	cmp	r3, #0
 8007966:	d11a      	bne.n	800799e <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2100      	movs	r1, #0
 800796c:	4618      	mov	r0, r3
 800796e:	f7fd ff60 	bl	8005832 <create_chain>
 8007972:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007974:	e013      	b.n	800799e <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800797a:	2b00      	cmp	r3, #0
 800797c:	d007      	beq.n	800798e <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	4619      	mov	r1, r3
 8007984:	68f8      	ldr	r0, [r7, #12]
 8007986:	f7fd ffec 	bl	8005962 <clmt_clust>
 800798a:	62b8      	str	r0, [r7, #40]	@ 0x28
 800798c:	e007      	b.n	800799e <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800798e:	68fa      	ldr	r2, [r7, #12]
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	69db      	ldr	r3, [r3, #28]
 8007994:	4619      	mov	r1, r3
 8007996:	4610      	mov	r0, r2
 8007998:	f7fd ff4b 	bl	8005832 <create_chain>
 800799c:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800799e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	f000 80f2 	beq.w	8007b8a <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80079a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d104      	bne.n	80079b6 <f_write+0xfc>
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2202      	movs	r2, #2
 80079b0:	755a      	strb	r2, [r3, #21]
 80079b2:	2302      	movs	r3, #2
 80079b4:	e0f2      	b.n	8007b9c <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80079b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80079bc:	d104      	bne.n	80079c8 <f_write+0x10e>
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2201      	movs	r2, #1
 80079c2:	755a      	strb	r2, [r3, #21]
 80079c4:	2301      	movs	r3, #1
 80079c6:	e0e9      	b.n	8007b9c <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80079cc:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d102      	bne.n	80079dc <f_write+0x122>
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80079da:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	7d1b      	ldrb	r3, [r3, #20]
 80079e0:	b25b      	sxtb	r3, r3
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	da18      	bge.n	8007a18 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	7858      	ldrb	r0, [r3, #1]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	6a1a      	ldr	r2, [r3, #32]
 80079f4:	2301      	movs	r3, #1
 80079f6:	f7fd f97d 	bl	8004cf4 <disk_write>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d004      	beq.n	8007a0a <f_write+0x150>
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2201      	movs	r2, #1
 8007a04:	755a      	strb	r2, [r3, #21]
 8007a06:	2301      	movs	r3, #1
 8007a08:	e0c8      	b.n	8007b9c <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	7d1b      	ldrb	r3, [r3, #20]
 8007a0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a12:	b2da      	uxtb	r2, r3
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007a18:	693a      	ldr	r2, [r7, #16]
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	69db      	ldr	r3, [r3, #28]
 8007a1e:	4619      	mov	r1, r3
 8007a20:	4610      	mov	r0, r2
 8007a22:	f7fd fcf1 	bl	8005408 <clust2sect>
 8007a26:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007a28:	697b      	ldr	r3, [r7, #20]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d104      	bne.n	8007a38 <f_write+0x17e>
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2202      	movs	r2, #2
 8007a32:	755a      	strb	r2, [r3, #21]
 8007a34:	2302      	movs	r3, #2
 8007a36:	e0b1      	b.n	8007b9c <f_write+0x2e2>
			sect += csect;
 8007a38:	697a      	ldr	r2, [r7, #20]
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	0a5b      	lsrs	r3, r3, #9
 8007a44:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007a46:	6a3b      	ldr	r3, [r7, #32]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d03c      	beq.n	8007ac6 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007a4c:	69ba      	ldr	r2, [r7, #24]
 8007a4e:	6a3b      	ldr	r3, [r7, #32]
 8007a50:	4413      	add	r3, r2
 8007a52:	693a      	ldr	r2, [r7, #16]
 8007a54:	8952      	ldrh	r2, [r2, #10]
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d905      	bls.n	8007a66 <f_write+0x1ac>
					cc = fs->csize - csect;
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	895b      	ldrh	r3, [r3, #10]
 8007a5e:	461a      	mov	r2, r3
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	1ad3      	subs	r3, r2, r3
 8007a64:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	7858      	ldrb	r0, [r3, #1]
 8007a6a:	6a3b      	ldr	r3, [r7, #32]
 8007a6c:	697a      	ldr	r2, [r7, #20]
 8007a6e:	69f9      	ldr	r1, [r7, #28]
 8007a70:	f7fd f940 	bl	8004cf4 <disk_write>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d004      	beq.n	8007a84 <f_write+0x1ca>
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	755a      	strb	r2, [r3, #21]
 8007a80:	2301      	movs	r3, #1
 8007a82:	e08b      	b.n	8007b9c <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6a1a      	ldr	r2, [r3, #32]
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	1ad3      	subs	r3, r2, r3
 8007a8c:	6a3a      	ldr	r2, [r7, #32]
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	d915      	bls.n	8007abe <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6a1a      	ldr	r2, [r3, #32]
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	1ad3      	subs	r3, r2, r3
 8007aa0:	025b      	lsls	r3, r3, #9
 8007aa2:	69fa      	ldr	r2, [r7, #28]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007aaa:	4619      	mov	r1, r3
 8007aac:	f7fd f9e2 	bl	8004e74 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	7d1b      	ldrb	r3, [r3, #20]
 8007ab4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ab8:	b2da      	uxtb	r2, r3
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007abe:	6a3b      	ldr	r3, [r7, #32]
 8007ac0:	025b      	lsls	r3, r3, #9
 8007ac2:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8007ac4:	e03f      	b.n	8007b46 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6a1b      	ldr	r3, [r3, #32]
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d016      	beq.n	8007afe <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	699a      	ldr	r2, [r3, #24]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d210      	bcs.n	8007afe <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	7858      	ldrb	r0, [r3, #1]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	697a      	ldr	r2, [r7, #20]
 8007aea:	f7fd f8e3 	bl	8004cb4 <disk_read>
 8007aee:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d004      	beq.n	8007afe <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2201      	movs	r2, #1
 8007af8:	755a      	strb	r2, [r3, #21]
 8007afa:	2301      	movs	r3, #1
 8007afc:	e04e      	b.n	8007b9c <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	697a      	ldr	r2, [r7, #20]
 8007b02:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	699b      	ldr	r3, [r3, #24]
 8007b08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b0c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8007b10:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007b12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d901      	bls.n	8007b1e <f_write+0x264>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	699b      	ldr	r3, [r3, #24]
 8007b28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b2c:	4413      	add	r3, r2
 8007b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b30:	69f9      	ldr	r1, [r7, #28]
 8007b32:	4618      	mov	r0, r3
 8007b34:	f7fd f99e 	bl	8004e74 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	7d1b      	ldrb	r3, [r3, #20]
 8007b3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007b40:	b2da      	uxtb	r2, r3
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8007b46:	69fa      	ldr	r2, [r7, #28]
 8007b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b4a:	4413      	add	r3, r2
 8007b4c:	61fb      	str	r3, [r7, #28]
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	699a      	ldr	r2, [r3, #24]
 8007b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b54:	441a      	add	r2, r3
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	619a      	str	r2, [r3, #24]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	68da      	ldr	r2, [r3, #12]
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	699b      	ldr	r3, [r3, #24]
 8007b62:	429a      	cmp	r2, r3
 8007b64:	bf38      	it	cc
 8007b66:	461a      	movcc	r2, r3
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	60da      	str	r2, [r3, #12]
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b72:	441a      	add	r2, r3
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	601a      	str	r2, [r3, #0]
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7c:	1ad3      	subs	r3, r2, r3
 8007b7e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	f47f aed4 	bne.w	8007930 <f_write+0x76>
 8007b88:	e000      	b.n	8007b8c <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007b8a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	7d1b      	ldrb	r3, [r3, #20]
 8007b90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b94:	b2da      	uxtb	r2, r3
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8007b9a:	2300      	movs	r3, #0
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3730      	adds	r7, #48	@ 0x30
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b086      	sub	sp, #24
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f107 0208 	add.w	r2, r7, #8
 8007bb2:	4611      	mov	r1, r2
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f7ff fb0b 	bl	80071d0 <validate>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007bbe:	7dfb      	ldrb	r3, [r7, #23]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d168      	bne.n	8007c96 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	7d1b      	ldrb	r3, [r3, #20]
 8007bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d062      	beq.n	8007c96 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	7d1b      	ldrb	r3, [r3, #20]
 8007bd4:	b25b      	sxtb	r3, r3
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	da15      	bge.n	8007c06 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	7858      	ldrb	r0, [r3, #1]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6a1a      	ldr	r2, [r3, #32]
 8007be8:	2301      	movs	r3, #1
 8007bea:	f7fd f883 	bl	8004cf4 <disk_write>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d001      	beq.n	8007bf8 <f_sync+0x54>
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e04f      	b.n	8007c98 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	7d1b      	ldrb	r3, [r3, #20]
 8007bfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c00:	b2da      	uxtb	r2, r3
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007c06:	f7fc fadd 	bl	80041c4 <get_fattime>
 8007c0a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007c0c:	68ba      	ldr	r2, [r7, #8]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c12:	4619      	mov	r1, r3
 8007c14:	4610      	mov	r0, r2
 8007c16:	f7fd fb5b 	bl	80052d0 <move_window>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007c1e:	7dfb      	ldrb	r3, [r7, #23]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d138      	bne.n	8007c96 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c28:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	330b      	adds	r3, #11
 8007c2e:	781a      	ldrb	r2, [r3, #0]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	330b      	adds	r3, #11
 8007c34:	f042 0220 	orr.w	r2, r2, #32
 8007c38:	b2d2      	uxtb	r2, r2
 8007c3a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6818      	ldr	r0, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	461a      	mov	r2, r3
 8007c46:	68f9      	ldr	r1, [r7, #12]
 8007c48:	f7fe f865 	bl	8005d16 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f103 021c 	add.w	r2, r3, #28
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	68db      	ldr	r3, [r3, #12]
 8007c56:	4619      	mov	r1, r3
 8007c58:	4610      	mov	r0, r2
 8007c5a:	f7fd f8df 	bl	8004e1c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	3316      	adds	r3, #22
 8007c62:	6939      	ldr	r1, [r7, #16]
 8007c64:	4618      	mov	r0, r3
 8007c66:	f7fd f8d9 	bl	8004e1c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	3312      	adds	r3, #18
 8007c6e:	2100      	movs	r1, #0
 8007c70:	4618      	mov	r0, r3
 8007c72:	f7fd f8b8 	bl	8004de6 <st_word>
					fs->wflag = 1;
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	2201      	movs	r2, #1
 8007c7a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f7fd fb54 	bl	800532c <sync_fs>
 8007c84:	4603      	mov	r3, r0
 8007c86:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	7d1b      	ldrb	r3, [r3, #20]
 8007c8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c90:	b2da      	uxtb	r2, r3
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007c96:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3718      	adds	r7, #24
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b084      	sub	sp, #16
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f7ff ff7b 	bl	8007ba4 <f_sync>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007cb2:	7bfb      	ldrb	r3, [r7, #15]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d118      	bne.n	8007cea <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f107 0208 	add.w	r2, r7, #8
 8007cbe:	4611      	mov	r1, r2
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f7ff fa85 	bl	80071d0 <validate>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007cca:	7bfb      	ldrb	r3, [r7, #15]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d10c      	bne.n	8007cea <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	691b      	ldr	r3, [r3, #16]
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	f7fd fa57 	bl	8005188 <dec_lock>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007cde:	7bfb      	ldrb	r3, [r7, #15]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d102      	bne.n	8007cea <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cec:	4618      	mov	r0, r3
 8007cee:	3710      	adds	r7, #16
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}

08007cf4 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b086      	sub	sp, #24
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d101      	bne.n	8007d08 <f_opendir+0x14>
 8007d04:	2309      	movs	r3, #9
 8007d06:	e064      	b.n	8007dd2 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8007d0c:	f107 010c 	add.w	r1, r7, #12
 8007d10:	463b      	mov	r3, r7
 8007d12:	2200      	movs	r2, #0
 8007d14:	4618      	mov	r0, r3
 8007d16:	f7ff f80b 	bl	8006d30 <find_volume>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007d1e:	7dfb      	ldrb	r3, [r7, #23]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d14f      	bne.n	8007dc4 <f_opendir+0xd0>
		obj->fs = fs;
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	4619      	mov	r1, r3
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f7fe fef2 	bl	8006b18 <follow_path>
 8007d34:	4603      	mov	r3, r0
 8007d36:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8007d38:	7dfb      	ldrb	r3, [r7, #23]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d13d      	bne.n	8007dba <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007d44:	b25b      	sxtb	r3, r3
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	db12      	blt.n	8007d70 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	799b      	ldrb	r3, [r3, #6]
 8007d4e:	f003 0310 	and.w	r3, r3, #16
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d00a      	beq.n	8007d6c <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8007d56:	68fa      	ldr	r2, [r7, #12]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6a1b      	ldr	r3, [r3, #32]
 8007d5c:	4619      	mov	r1, r3
 8007d5e:	4610      	mov	r0, r2
 8007d60:	f7fd ffba 	bl	8005cd8 <ld_clust>
 8007d64:	4602      	mov	r2, r0
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	609a      	str	r2, [r3, #8]
 8007d6a:	e001      	b.n	8007d70 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8007d6c:	2305      	movs	r3, #5
 8007d6e:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8007d70:	7dfb      	ldrb	r3, [r7, #23]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d121      	bne.n	8007dba <f_opendir+0xc6>
				obj->id = fs->id;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	88da      	ldrh	r2, [r3, #6]
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8007d7e:	2100      	movs	r1, #0
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f7fd fe22 	bl	80059ca <dir_sdi>
 8007d86:	4603      	mov	r3, r0
 8007d88:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8007d8a:	7dfb      	ldrb	r3, [r7, #23]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d114      	bne.n	8007dba <f_opendir+0xc6>
					if (obj->sclust) {
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d00d      	beq.n	8007db4 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8007d98:	2100      	movs	r1, #0
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f7fd f966 	bl	800506c <inc_lock>
 8007da0:	4602      	mov	r2, r0
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	691b      	ldr	r3, [r3, #16]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d105      	bne.n	8007dba <f_opendir+0xc6>
 8007dae:	2312      	movs	r3, #18
 8007db0:	75fb      	strb	r3, [r7, #23]
 8007db2:	e002      	b.n	8007dba <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	2200      	movs	r2, #0
 8007db8:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8007dba:	7dfb      	ldrb	r3, [r7, #23]
 8007dbc:	2b04      	cmp	r3, #4
 8007dbe:	d101      	bne.n	8007dc4 <f_opendir+0xd0>
 8007dc0:	2305      	movs	r3, #5
 8007dc2:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8007dc4:	7dfb      	ldrb	r3, [r7, #23]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d002      	beq.n	8007dd0 <f_opendir+0xdc>
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007dd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3718      	adds	r7, #24
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b084      	sub	sp, #16
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
 8007de2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f107 0208 	add.w	r2, r7, #8
 8007dea:	4611      	mov	r1, r2
 8007dec:	4618      	mov	r0, r3
 8007dee:	f7ff f9ef 	bl	80071d0 <validate>
 8007df2:	4603      	mov	r3, r0
 8007df4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007df6:	7bfb      	ldrb	r3, [r7, #15]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d126      	bne.n	8007e4a <f_readdir+0x70>
		if (!fno) {
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d106      	bne.n	8007e10 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8007e02:	2100      	movs	r1, #0
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f7fd fde0 	bl	80059ca <dir_sdi>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	73fb      	strb	r3, [r7, #15]
 8007e0e:	e01c      	b.n	8007e4a <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8007e10:	2100      	movs	r1, #0
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f7fe f98b 	bl	800612e <dir_read>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8007e1c:	7bfb      	ldrb	r3, [r7, #15]
 8007e1e:	2b04      	cmp	r3, #4
 8007e20:	d101      	bne.n	8007e26 <f_readdir+0x4c>
 8007e22:	2300      	movs	r3, #0
 8007e24:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8007e26:	7bfb      	ldrb	r3, [r7, #15]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d10e      	bne.n	8007e4a <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8007e2c:	6839      	ldr	r1, [r7, #0]
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f7fe fbdc 	bl	80065ec <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8007e34:	2100      	movs	r1, #0
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f7fd fe42 	bl	8005ac0 <dir_next>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8007e40:	7bfb      	ldrb	r3, [r7, #15]
 8007e42:	2b04      	cmp	r3, #4
 8007e44:	d101      	bne.n	8007e4a <f_readdir+0x70>
 8007e46:	2300      	movs	r3, #0
 8007e48:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8007e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3710      	adds	r7, #16
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}

08007e54 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b092      	sub	sp, #72	@ 0x48
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	60b9      	str	r1, [r7, #8]
 8007e5e:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8007e60:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8007e64:	f107 030c 	add.w	r3, r7, #12
 8007e68:	2200      	movs	r2, #0
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7fe ff60 	bl	8006d30 <find_volume>
 8007e70:	4603      	mov	r3, r0
 8007e72:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 8007e76:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	f040 8099 	bne.w	8007fb2 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8007e80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8007e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e88:	695a      	ldr	r2, [r3, #20]
 8007e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e8c:	699b      	ldr	r3, [r3, #24]
 8007e8e:	3b02      	subs	r3, #2
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d804      	bhi.n	8007e9e <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8007e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e96:	695a      	ldr	r2, [r3, #20]
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	601a      	str	r2, [r3, #0]
 8007e9c:	e089      	b.n	8007fb2 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8007ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d128      	bne.n	8007efc <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8007eaa:	2302      	movs	r3, #2
 8007eac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb0:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8007eb2:	f107 0314 	add.w	r3, r7, #20
 8007eb6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f7fd fac4 	bl	8005446 <get_fat>
 8007ebe:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8007ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ec2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ec6:	d103      	bne.n	8007ed0 <f_getfree+0x7c>
 8007ec8:	2301      	movs	r3, #1
 8007eca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007ece:	e063      	b.n	8007f98 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8007ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d103      	bne.n	8007ede <f_getfree+0x8a>
 8007ed6:	2302      	movs	r3, #2
 8007ed8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007edc:	e05c      	b.n	8007f98 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8007ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d102      	bne.n	8007eea <f_getfree+0x96>
 8007ee4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8007eea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eec:	3301      	adds	r3, #1
 8007eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ef2:	699b      	ldr	r3, [r3, #24]
 8007ef4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d3db      	bcc.n	8007eb2 <f_getfree+0x5e>
 8007efa:	e04d      	b.n	8007f98 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8007efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007efe:	699b      	ldr	r3, [r3, #24]
 8007f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f06:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8007f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d113      	bne.n	8007f3e <f_getfree+0xea>
							res = move_window(fs, sect++);
 8007f16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f1a:	1c5a      	adds	r2, r3, #1
 8007f1c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007f1e:	4619      	mov	r1, r3
 8007f20:	f7fd f9d6 	bl	80052d0 <move_window>
 8007f24:	4603      	mov	r3, r0
 8007f26:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8007f2a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d131      	bne.n	8007f96 <f_getfree+0x142>
							p = fs->win;
 8007f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f34:	3334      	adds	r3, #52	@ 0x34
 8007f36:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8007f38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007f3c:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8007f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	2b02      	cmp	r3, #2
 8007f44:	d10f      	bne.n	8007f66 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8007f46:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f48:	f7fc ff12 	bl	8004d70 <ld_word>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d102      	bne.n	8007f58 <f_getfree+0x104>
 8007f52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f54:	3301      	adds	r3, #1
 8007f56:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8007f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f5a:	3302      	adds	r3, #2
 8007f5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f60:	3b02      	subs	r3, #2
 8007f62:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f64:	e010      	b.n	8007f88 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8007f66:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f68:	f7fc ff1a 	bl	8004da0 <ld_dword>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d102      	bne.n	8007f7c <f_getfree+0x128>
 8007f76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f78:	3301      	adds	r3, #1
 8007f7a:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8007f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7e:	3304      	adds	r3, #4
 8007f80:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f84:	3b04      	subs	r3, #4
 8007f86:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8007f88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f8a:	3b01      	subs	r3, #1
 8007f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d1bd      	bne.n	8007f10 <f_getfree+0xbc>
 8007f94:	e000      	b.n	8007f98 <f_getfree+0x144>
							if (res != FR_OK) break;
 8007f96:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f9c:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8007f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fa2:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8007fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa6:	791a      	ldrb	r2, [r3, #4]
 8007fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007faa:	f042 0201 	orr.w	r2, r2, #1
 8007fae:	b2d2      	uxtb	r2, r2
 8007fb0:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8007fb2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3748      	adds	r7, #72	@ 0x48
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
	...

08007fc0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b087      	sub	sp, #28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007fd6:	4b1f      	ldr	r3, [pc, #124]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8007fd8:	7a5b      	ldrb	r3, [r3, #9]
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d131      	bne.n	8008044 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007fe0:	4b1c      	ldr	r3, [pc, #112]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8007fe2:	7a5b      	ldrb	r3, [r3, #9]
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8007fea:	2100      	movs	r1, #0
 8007fec:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007fee:	4b19      	ldr	r3, [pc, #100]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8007ff0:	7a5b      	ldrb	r3, [r3, #9]
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	4a17      	ldr	r2, [pc, #92]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	4413      	add	r3, r2
 8007ffa:	68fa      	ldr	r2, [r7, #12]
 8007ffc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007ffe:	4b15      	ldr	r3, [pc, #84]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8008000:	7a5b      	ldrb	r3, [r3, #9]
 8008002:	b2db      	uxtb	r3, r3
 8008004:	461a      	mov	r2, r3
 8008006:	4b13      	ldr	r3, [pc, #76]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8008008:	4413      	add	r3, r2
 800800a:	79fa      	ldrb	r2, [r7, #7]
 800800c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800800e:	4b11      	ldr	r3, [pc, #68]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 8008010:	7a5b      	ldrb	r3, [r3, #9]
 8008012:	b2db      	uxtb	r3, r3
 8008014:	1c5a      	adds	r2, r3, #1
 8008016:	b2d1      	uxtb	r1, r2
 8008018:	4a0e      	ldr	r2, [pc, #56]	@ (8008054 <FATFS_LinkDriverEx+0x94>)
 800801a:	7251      	strb	r1, [r2, #9]
 800801c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800801e:	7dbb      	ldrb	r3, [r7, #22]
 8008020:	3330      	adds	r3, #48	@ 0x30
 8008022:	b2da      	uxtb	r2, r3
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	3301      	adds	r3, #1
 800802c:	223a      	movs	r2, #58	@ 0x3a
 800802e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	3302      	adds	r3, #2
 8008034:	222f      	movs	r2, #47	@ 0x2f
 8008036:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	3303      	adds	r3, #3
 800803c:	2200      	movs	r2, #0
 800803e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008040:	2300      	movs	r3, #0
 8008042:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008044:	7dfb      	ldrb	r3, [r7, #23]
}
 8008046:	4618      	mov	r0, r3
 8008048:	371c      	adds	r7, #28
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	20000c38 	.word	0x20000c38

08008058 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
 8008060:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008062:	2200      	movs	r2, #0
 8008064:	6839      	ldr	r1, [r7, #0]
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f7ff ffaa 	bl	8007fc0 <FATFS_LinkDriverEx>
 800806c:	4603      	mov	r3, r0
}
 800806e:	4618      	mov	r0, r3
 8008070:	3708      	adds	r7, #8
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
	...

08008078 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8008078:	b480      	push	{r7}
 800807a:	b085      	sub	sp, #20
 800807c:	af00      	add	r7, sp, #0
 800807e:	4603      	mov	r3, r0
 8008080:	6039      	str	r1, [r7, #0]
 8008082:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8008084:	88fb      	ldrh	r3, [r7, #6]
 8008086:	2b7f      	cmp	r3, #127	@ 0x7f
 8008088:	d802      	bhi.n	8008090 <ff_convert+0x18>
		c = chr;
 800808a:	88fb      	ldrh	r3, [r7, #6]
 800808c:	81fb      	strh	r3, [r7, #14]
 800808e:	e025      	b.n	80080dc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00b      	beq.n	80080ae <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8008096:	88fb      	ldrh	r3, [r7, #6]
 8008098:	2bff      	cmp	r3, #255	@ 0xff
 800809a:	d805      	bhi.n	80080a8 <ff_convert+0x30>
 800809c:	88fb      	ldrh	r3, [r7, #6]
 800809e:	3b80      	subs	r3, #128	@ 0x80
 80080a0:	4a12      	ldr	r2, [pc, #72]	@ (80080ec <ff_convert+0x74>)
 80080a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080a6:	e000      	b.n	80080aa <ff_convert+0x32>
 80080a8:	2300      	movs	r3, #0
 80080aa:	81fb      	strh	r3, [r7, #14]
 80080ac:	e016      	b.n	80080dc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80080ae:	2300      	movs	r3, #0
 80080b0:	81fb      	strh	r3, [r7, #14]
 80080b2:	e009      	b.n	80080c8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80080b4:	89fb      	ldrh	r3, [r7, #14]
 80080b6:	4a0d      	ldr	r2, [pc, #52]	@ (80080ec <ff_convert+0x74>)
 80080b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080bc:	88fa      	ldrh	r2, [r7, #6]
 80080be:	429a      	cmp	r2, r3
 80080c0:	d006      	beq.n	80080d0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80080c2:	89fb      	ldrh	r3, [r7, #14]
 80080c4:	3301      	adds	r3, #1
 80080c6:	81fb      	strh	r3, [r7, #14]
 80080c8:	89fb      	ldrh	r3, [r7, #14]
 80080ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80080cc:	d9f2      	bls.n	80080b4 <ff_convert+0x3c>
 80080ce:	e000      	b.n	80080d2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80080d0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80080d2:	89fb      	ldrh	r3, [r7, #14]
 80080d4:	3380      	adds	r3, #128	@ 0x80
 80080d6:	b29b      	uxth	r3, r3
 80080d8:	b2db      	uxtb	r3, r3
 80080da:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80080dc:	89fb      	ldrh	r3, [r7, #14]
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3714      	adds	r7, #20
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop
 80080ec:	0800949c 	.word	0x0800949c

080080f0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b087      	sub	sp, #28
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	4603      	mov	r3, r0
 80080f8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80080fa:	88fb      	ldrh	r3, [r7, #6]
 80080fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008100:	d201      	bcs.n	8008106 <ff_wtoupper+0x16>
 8008102:	4b3e      	ldr	r3, [pc, #248]	@ (80081fc <ff_wtoupper+0x10c>)
 8008104:	e000      	b.n	8008108 <ff_wtoupper+0x18>
 8008106:	4b3e      	ldr	r3, [pc, #248]	@ (8008200 <ff_wtoupper+0x110>)
 8008108:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	1c9a      	adds	r2, r3, #2
 800810e:	617a      	str	r2, [r7, #20]
 8008110:	881b      	ldrh	r3, [r3, #0]
 8008112:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8008114:	8a7b      	ldrh	r3, [r7, #18]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d068      	beq.n	80081ec <ff_wtoupper+0xfc>
 800811a:	88fa      	ldrh	r2, [r7, #6]
 800811c:	8a7b      	ldrh	r3, [r7, #18]
 800811e:	429a      	cmp	r2, r3
 8008120:	d364      	bcc.n	80081ec <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	1c9a      	adds	r2, r3, #2
 8008126:	617a      	str	r2, [r7, #20]
 8008128:	881b      	ldrh	r3, [r3, #0]
 800812a:	823b      	strh	r3, [r7, #16]
 800812c:	8a3b      	ldrh	r3, [r7, #16]
 800812e:	0a1b      	lsrs	r3, r3, #8
 8008130:	81fb      	strh	r3, [r7, #14]
 8008132:	8a3b      	ldrh	r3, [r7, #16]
 8008134:	b2db      	uxtb	r3, r3
 8008136:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8008138:	88fa      	ldrh	r2, [r7, #6]
 800813a:	8a79      	ldrh	r1, [r7, #18]
 800813c:	8a3b      	ldrh	r3, [r7, #16]
 800813e:	440b      	add	r3, r1
 8008140:	429a      	cmp	r2, r3
 8008142:	da49      	bge.n	80081d8 <ff_wtoupper+0xe8>
			switch (cmd) {
 8008144:	89fb      	ldrh	r3, [r7, #14]
 8008146:	2b08      	cmp	r3, #8
 8008148:	d84f      	bhi.n	80081ea <ff_wtoupper+0xfa>
 800814a:	a201      	add	r2, pc, #4	@ (adr r2, 8008150 <ff_wtoupper+0x60>)
 800814c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008150:	08008175 	.word	0x08008175
 8008154:	08008187 	.word	0x08008187
 8008158:	0800819d 	.word	0x0800819d
 800815c:	080081a5 	.word	0x080081a5
 8008160:	080081ad 	.word	0x080081ad
 8008164:	080081b5 	.word	0x080081b5
 8008168:	080081bd 	.word	0x080081bd
 800816c:	080081c5 	.word	0x080081c5
 8008170:	080081cd 	.word	0x080081cd
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8008174:	88fa      	ldrh	r2, [r7, #6]
 8008176:	8a7b      	ldrh	r3, [r7, #18]
 8008178:	1ad3      	subs	r3, r2, r3
 800817a:	005b      	lsls	r3, r3, #1
 800817c:	697a      	ldr	r2, [r7, #20]
 800817e:	4413      	add	r3, r2
 8008180:	881b      	ldrh	r3, [r3, #0]
 8008182:	80fb      	strh	r3, [r7, #6]
 8008184:	e027      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8008186:	88fa      	ldrh	r2, [r7, #6]
 8008188:	8a7b      	ldrh	r3, [r7, #18]
 800818a:	1ad3      	subs	r3, r2, r3
 800818c:	b29b      	uxth	r3, r3
 800818e:	f003 0301 	and.w	r3, r3, #1
 8008192:	b29b      	uxth	r3, r3
 8008194:	88fa      	ldrh	r2, [r7, #6]
 8008196:	1ad3      	subs	r3, r2, r3
 8008198:	80fb      	strh	r3, [r7, #6]
 800819a:	e01c      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800819c:	88fb      	ldrh	r3, [r7, #6]
 800819e:	3b10      	subs	r3, #16
 80081a0:	80fb      	strh	r3, [r7, #6]
 80081a2:	e018      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80081a4:	88fb      	ldrh	r3, [r7, #6]
 80081a6:	3b20      	subs	r3, #32
 80081a8:	80fb      	strh	r3, [r7, #6]
 80081aa:	e014      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80081ac:	88fb      	ldrh	r3, [r7, #6]
 80081ae:	3b30      	subs	r3, #48	@ 0x30
 80081b0:	80fb      	strh	r3, [r7, #6]
 80081b2:	e010      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80081b4:	88fb      	ldrh	r3, [r7, #6]
 80081b6:	3b1a      	subs	r3, #26
 80081b8:	80fb      	strh	r3, [r7, #6]
 80081ba:	e00c      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80081bc:	88fb      	ldrh	r3, [r7, #6]
 80081be:	3308      	adds	r3, #8
 80081c0:	80fb      	strh	r3, [r7, #6]
 80081c2:	e008      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80081c4:	88fb      	ldrh	r3, [r7, #6]
 80081c6:	3b50      	subs	r3, #80	@ 0x50
 80081c8:	80fb      	strh	r3, [r7, #6]
 80081ca:	e004      	b.n	80081d6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80081cc:	88fb      	ldrh	r3, [r7, #6]
 80081ce:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 80081d2:	80fb      	strh	r3, [r7, #6]
 80081d4:	bf00      	nop
			}
			break;
 80081d6:	e008      	b.n	80081ea <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80081d8:	89fb      	ldrh	r3, [r7, #14]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d195      	bne.n	800810a <ff_wtoupper+0x1a>
 80081de:	8a3b      	ldrh	r3, [r7, #16]
 80081e0:	005b      	lsls	r3, r3, #1
 80081e2:	697a      	ldr	r2, [r7, #20]
 80081e4:	4413      	add	r3, r2
 80081e6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80081e8:	e78f      	b.n	800810a <ff_wtoupper+0x1a>
			break;
 80081ea:	bf00      	nop
	}

	return chr;
 80081ec:	88fb      	ldrh	r3, [r7, #6]
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	371c      	adds	r7, #28
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr
 80081fa:	bf00      	nop
 80081fc:	0800959c 	.word	0x0800959c
 8008200:	08009790 	.word	0x08009790

08008204 <std>:
 8008204:	2300      	movs	r3, #0
 8008206:	b510      	push	{r4, lr}
 8008208:	4604      	mov	r4, r0
 800820a:	e9c0 3300 	strd	r3, r3, [r0]
 800820e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008212:	6083      	str	r3, [r0, #8]
 8008214:	8181      	strh	r1, [r0, #12]
 8008216:	6643      	str	r3, [r0, #100]	@ 0x64
 8008218:	81c2      	strh	r2, [r0, #14]
 800821a:	6183      	str	r3, [r0, #24]
 800821c:	4619      	mov	r1, r3
 800821e:	2208      	movs	r2, #8
 8008220:	305c      	adds	r0, #92	@ 0x5c
 8008222:	f000 f9f9 	bl	8008618 <memset>
 8008226:	4b0d      	ldr	r3, [pc, #52]	@ (800825c <std+0x58>)
 8008228:	6263      	str	r3, [r4, #36]	@ 0x24
 800822a:	4b0d      	ldr	r3, [pc, #52]	@ (8008260 <std+0x5c>)
 800822c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800822e:	4b0d      	ldr	r3, [pc, #52]	@ (8008264 <std+0x60>)
 8008230:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008232:	4b0d      	ldr	r3, [pc, #52]	@ (8008268 <std+0x64>)
 8008234:	6323      	str	r3, [r4, #48]	@ 0x30
 8008236:	4b0d      	ldr	r3, [pc, #52]	@ (800826c <std+0x68>)
 8008238:	6224      	str	r4, [r4, #32]
 800823a:	429c      	cmp	r4, r3
 800823c:	d006      	beq.n	800824c <std+0x48>
 800823e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008242:	4294      	cmp	r4, r2
 8008244:	d002      	beq.n	800824c <std+0x48>
 8008246:	33d0      	adds	r3, #208	@ 0xd0
 8008248:	429c      	cmp	r4, r3
 800824a:	d105      	bne.n	8008258 <std+0x54>
 800824c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008254:	f000 ba58 	b.w	8008708 <__retarget_lock_init_recursive>
 8008258:	bd10      	pop	{r4, pc}
 800825a:	bf00      	nop
 800825c:	08008469 	.word	0x08008469
 8008260:	0800848b 	.word	0x0800848b
 8008264:	080084c3 	.word	0x080084c3
 8008268:	080084e7 	.word	0x080084e7
 800826c:	20000c44 	.word	0x20000c44

08008270 <stdio_exit_handler>:
 8008270:	4a02      	ldr	r2, [pc, #8]	@ (800827c <stdio_exit_handler+0xc>)
 8008272:	4903      	ldr	r1, [pc, #12]	@ (8008280 <stdio_exit_handler+0x10>)
 8008274:	4803      	ldr	r0, [pc, #12]	@ (8008284 <stdio_exit_handler+0x14>)
 8008276:	f000 b869 	b.w	800834c <_fwalk_sglue>
 800827a:	bf00      	nop
 800827c:	20000024 	.word	0x20000024
 8008280:	08008fa9 	.word	0x08008fa9
 8008284:	20000034 	.word	0x20000034

08008288 <cleanup_stdio>:
 8008288:	6841      	ldr	r1, [r0, #4]
 800828a:	4b0c      	ldr	r3, [pc, #48]	@ (80082bc <cleanup_stdio+0x34>)
 800828c:	4299      	cmp	r1, r3
 800828e:	b510      	push	{r4, lr}
 8008290:	4604      	mov	r4, r0
 8008292:	d001      	beq.n	8008298 <cleanup_stdio+0x10>
 8008294:	f000 fe88 	bl	8008fa8 <_fflush_r>
 8008298:	68a1      	ldr	r1, [r4, #8]
 800829a:	4b09      	ldr	r3, [pc, #36]	@ (80082c0 <cleanup_stdio+0x38>)
 800829c:	4299      	cmp	r1, r3
 800829e:	d002      	beq.n	80082a6 <cleanup_stdio+0x1e>
 80082a0:	4620      	mov	r0, r4
 80082a2:	f000 fe81 	bl	8008fa8 <_fflush_r>
 80082a6:	68e1      	ldr	r1, [r4, #12]
 80082a8:	4b06      	ldr	r3, [pc, #24]	@ (80082c4 <cleanup_stdio+0x3c>)
 80082aa:	4299      	cmp	r1, r3
 80082ac:	d004      	beq.n	80082b8 <cleanup_stdio+0x30>
 80082ae:	4620      	mov	r0, r4
 80082b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082b4:	f000 be78 	b.w	8008fa8 <_fflush_r>
 80082b8:	bd10      	pop	{r4, pc}
 80082ba:	bf00      	nop
 80082bc:	20000c44 	.word	0x20000c44
 80082c0:	20000cac 	.word	0x20000cac
 80082c4:	20000d14 	.word	0x20000d14

080082c8 <global_stdio_init.part.0>:
 80082c8:	b510      	push	{r4, lr}
 80082ca:	4b0b      	ldr	r3, [pc, #44]	@ (80082f8 <global_stdio_init.part.0+0x30>)
 80082cc:	4c0b      	ldr	r4, [pc, #44]	@ (80082fc <global_stdio_init.part.0+0x34>)
 80082ce:	4a0c      	ldr	r2, [pc, #48]	@ (8008300 <global_stdio_init.part.0+0x38>)
 80082d0:	601a      	str	r2, [r3, #0]
 80082d2:	4620      	mov	r0, r4
 80082d4:	2200      	movs	r2, #0
 80082d6:	2104      	movs	r1, #4
 80082d8:	f7ff ff94 	bl	8008204 <std>
 80082dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80082e0:	2201      	movs	r2, #1
 80082e2:	2109      	movs	r1, #9
 80082e4:	f7ff ff8e 	bl	8008204 <std>
 80082e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80082ec:	2202      	movs	r2, #2
 80082ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082f2:	2112      	movs	r1, #18
 80082f4:	f7ff bf86 	b.w	8008204 <std>
 80082f8:	20000d7c 	.word	0x20000d7c
 80082fc:	20000c44 	.word	0x20000c44
 8008300:	08008271 	.word	0x08008271

08008304 <__sfp_lock_acquire>:
 8008304:	4801      	ldr	r0, [pc, #4]	@ (800830c <__sfp_lock_acquire+0x8>)
 8008306:	f000 ba00 	b.w	800870a <__retarget_lock_acquire_recursive>
 800830a:	bf00      	nop
 800830c:	20000d85 	.word	0x20000d85

08008310 <__sfp_lock_release>:
 8008310:	4801      	ldr	r0, [pc, #4]	@ (8008318 <__sfp_lock_release+0x8>)
 8008312:	f000 b9fb 	b.w	800870c <__retarget_lock_release_recursive>
 8008316:	bf00      	nop
 8008318:	20000d85 	.word	0x20000d85

0800831c <__sinit>:
 800831c:	b510      	push	{r4, lr}
 800831e:	4604      	mov	r4, r0
 8008320:	f7ff fff0 	bl	8008304 <__sfp_lock_acquire>
 8008324:	6a23      	ldr	r3, [r4, #32]
 8008326:	b11b      	cbz	r3, 8008330 <__sinit+0x14>
 8008328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800832c:	f7ff bff0 	b.w	8008310 <__sfp_lock_release>
 8008330:	4b04      	ldr	r3, [pc, #16]	@ (8008344 <__sinit+0x28>)
 8008332:	6223      	str	r3, [r4, #32]
 8008334:	4b04      	ldr	r3, [pc, #16]	@ (8008348 <__sinit+0x2c>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d1f5      	bne.n	8008328 <__sinit+0xc>
 800833c:	f7ff ffc4 	bl	80082c8 <global_stdio_init.part.0>
 8008340:	e7f2      	b.n	8008328 <__sinit+0xc>
 8008342:	bf00      	nop
 8008344:	08008289 	.word	0x08008289
 8008348:	20000d7c 	.word	0x20000d7c

0800834c <_fwalk_sglue>:
 800834c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008350:	4607      	mov	r7, r0
 8008352:	4688      	mov	r8, r1
 8008354:	4614      	mov	r4, r2
 8008356:	2600      	movs	r6, #0
 8008358:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800835c:	f1b9 0901 	subs.w	r9, r9, #1
 8008360:	d505      	bpl.n	800836e <_fwalk_sglue+0x22>
 8008362:	6824      	ldr	r4, [r4, #0]
 8008364:	2c00      	cmp	r4, #0
 8008366:	d1f7      	bne.n	8008358 <_fwalk_sglue+0xc>
 8008368:	4630      	mov	r0, r6
 800836a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800836e:	89ab      	ldrh	r3, [r5, #12]
 8008370:	2b01      	cmp	r3, #1
 8008372:	d907      	bls.n	8008384 <_fwalk_sglue+0x38>
 8008374:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008378:	3301      	adds	r3, #1
 800837a:	d003      	beq.n	8008384 <_fwalk_sglue+0x38>
 800837c:	4629      	mov	r1, r5
 800837e:	4638      	mov	r0, r7
 8008380:	47c0      	blx	r8
 8008382:	4306      	orrs	r6, r0
 8008384:	3568      	adds	r5, #104	@ 0x68
 8008386:	e7e9      	b.n	800835c <_fwalk_sglue+0x10>

08008388 <iprintf>:
 8008388:	b40f      	push	{r0, r1, r2, r3}
 800838a:	b507      	push	{r0, r1, r2, lr}
 800838c:	4906      	ldr	r1, [pc, #24]	@ (80083a8 <iprintf+0x20>)
 800838e:	ab04      	add	r3, sp, #16
 8008390:	6808      	ldr	r0, [r1, #0]
 8008392:	f853 2b04 	ldr.w	r2, [r3], #4
 8008396:	6881      	ldr	r1, [r0, #8]
 8008398:	9301      	str	r3, [sp, #4]
 800839a:	f000 fadb 	bl	8008954 <_vfiprintf_r>
 800839e:	b003      	add	sp, #12
 80083a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80083a4:	b004      	add	sp, #16
 80083a6:	4770      	bx	lr
 80083a8:	20000030 	.word	0x20000030

080083ac <_puts_r>:
 80083ac:	6a03      	ldr	r3, [r0, #32]
 80083ae:	b570      	push	{r4, r5, r6, lr}
 80083b0:	6884      	ldr	r4, [r0, #8]
 80083b2:	4605      	mov	r5, r0
 80083b4:	460e      	mov	r6, r1
 80083b6:	b90b      	cbnz	r3, 80083bc <_puts_r+0x10>
 80083b8:	f7ff ffb0 	bl	800831c <__sinit>
 80083bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80083be:	07db      	lsls	r3, r3, #31
 80083c0:	d405      	bmi.n	80083ce <_puts_r+0x22>
 80083c2:	89a3      	ldrh	r3, [r4, #12]
 80083c4:	0598      	lsls	r0, r3, #22
 80083c6:	d402      	bmi.n	80083ce <_puts_r+0x22>
 80083c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083ca:	f000 f99e 	bl	800870a <__retarget_lock_acquire_recursive>
 80083ce:	89a3      	ldrh	r3, [r4, #12]
 80083d0:	0719      	lsls	r1, r3, #28
 80083d2:	d502      	bpl.n	80083da <_puts_r+0x2e>
 80083d4:	6923      	ldr	r3, [r4, #16]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d135      	bne.n	8008446 <_puts_r+0x9a>
 80083da:	4621      	mov	r1, r4
 80083dc:	4628      	mov	r0, r5
 80083de:	f000 f8c5 	bl	800856c <__swsetup_r>
 80083e2:	b380      	cbz	r0, 8008446 <_puts_r+0x9a>
 80083e4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80083e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80083ea:	07da      	lsls	r2, r3, #31
 80083ec:	d405      	bmi.n	80083fa <_puts_r+0x4e>
 80083ee:	89a3      	ldrh	r3, [r4, #12]
 80083f0:	059b      	lsls	r3, r3, #22
 80083f2:	d402      	bmi.n	80083fa <_puts_r+0x4e>
 80083f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083f6:	f000 f989 	bl	800870c <__retarget_lock_release_recursive>
 80083fa:	4628      	mov	r0, r5
 80083fc:	bd70      	pop	{r4, r5, r6, pc}
 80083fe:	2b00      	cmp	r3, #0
 8008400:	da04      	bge.n	800840c <_puts_r+0x60>
 8008402:	69a2      	ldr	r2, [r4, #24]
 8008404:	429a      	cmp	r2, r3
 8008406:	dc17      	bgt.n	8008438 <_puts_r+0x8c>
 8008408:	290a      	cmp	r1, #10
 800840a:	d015      	beq.n	8008438 <_puts_r+0x8c>
 800840c:	6823      	ldr	r3, [r4, #0]
 800840e:	1c5a      	adds	r2, r3, #1
 8008410:	6022      	str	r2, [r4, #0]
 8008412:	7019      	strb	r1, [r3, #0]
 8008414:	68a3      	ldr	r3, [r4, #8]
 8008416:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800841a:	3b01      	subs	r3, #1
 800841c:	60a3      	str	r3, [r4, #8]
 800841e:	2900      	cmp	r1, #0
 8008420:	d1ed      	bne.n	80083fe <_puts_r+0x52>
 8008422:	2b00      	cmp	r3, #0
 8008424:	da11      	bge.n	800844a <_puts_r+0x9e>
 8008426:	4622      	mov	r2, r4
 8008428:	210a      	movs	r1, #10
 800842a:	4628      	mov	r0, r5
 800842c:	f000 f85f 	bl	80084ee <__swbuf_r>
 8008430:	3001      	adds	r0, #1
 8008432:	d0d7      	beq.n	80083e4 <_puts_r+0x38>
 8008434:	250a      	movs	r5, #10
 8008436:	e7d7      	b.n	80083e8 <_puts_r+0x3c>
 8008438:	4622      	mov	r2, r4
 800843a:	4628      	mov	r0, r5
 800843c:	f000 f857 	bl	80084ee <__swbuf_r>
 8008440:	3001      	adds	r0, #1
 8008442:	d1e7      	bne.n	8008414 <_puts_r+0x68>
 8008444:	e7ce      	b.n	80083e4 <_puts_r+0x38>
 8008446:	3e01      	subs	r6, #1
 8008448:	e7e4      	b.n	8008414 <_puts_r+0x68>
 800844a:	6823      	ldr	r3, [r4, #0]
 800844c:	1c5a      	adds	r2, r3, #1
 800844e:	6022      	str	r2, [r4, #0]
 8008450:	220a      	movs	r2, #10
 8008452:	701a      	strb	r2, [r3, #0]
 8008454:	e7ee      	b.n	8008434 <_puts_r+0x88>
	...

08008458 <puts>:
 8008458:	4b02      	ldr	r3, [pc, #8]	@ (8008464 <puts+0xc>)
 800845a:	4601      	mov	r1, r0
 800845c:	6818      	ldr	r0, [r3, #0]
 800845e:	f7ff bfa5 	b.w	80083ac <_puts_r>
 8008462:	bf00      	nop
 8008464:	20000030 	.word	0x20000030

08008468 <__sread>:
 8008468:	b510      	push	{r4, lr}
 800846a:	460c      	mov	r4, r1
 800846c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008470:	f000 f8fc 	bl	800866c <_read_r>
 8008474:	2800      	cmp	r0, #0
 8008476:	bfab      	itete	ge
 8008478:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800847a:	89a3      	ldrhlt	r3, [r4, #12]
 800847c:	181b      	addge	r3, r3, r0
 800847e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008482:	bfac      	ite	ge
 8008484:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008486:	81a3      	strhlt	r3, [r4, #12]
 8008488:	bd10      	pop	{r4, pc}

0800848a <__swrite>:
 800848a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800848e:	461f      	mov	r7, r3
 8008490:	898b      	ldrh	r3, [r1, #12]
 8008492:	05db      	lsls	r3, r3, #23
 8008494:	4605      	mov	r5, r0
 8008496:	460c      	mov	r4, r1
 8008498:	4616      	mov	r6, r2
 800849a:	d505      	bpl.n	80084a8 <__swrite+0x1e>
 800849c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084a0:	2302      	movs	r3, #2
 80084a2:	2200      	movs	r2, #0
 80084a4:	f000 f8d0 	bl	8008648 <_lseek_r>
 80084a8:	89a3      	ldrh	r3, [r4, #12]
 80084aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80084b2:	81a3      	strh	r3, [r4, #12]
 80084b4:	4632      	mov	r2, r6
 80084b6:	463b      	mov	r3, r7
 80084b8:	4628      	mov	r0, r5
 80084ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084be:	f000 b8e7 	b.w	8008690 <_write_r>

080084c2 <__sseek>:
 80084c2:	b510      	push	{r4, lr}
 80084c4:	460c      	mov	r4, r1
 80084c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084ca:	f000 f8bd 	bl	8008648 <_lseek_r>
 80084ce:	1c43      	adds	r3, r0, #1
 80084d0:	89a3      	ldrh	r3, [r4, #12]
 80084d2:	bf15      	itete	ne
 80084d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084de:	81a3      	strheq	r3, [r4, #12]
 80084e0:	bf18      	it	ne
 80084e2:	81a3      	strhne	r3, [r4, #12]
 80084e4:	bd10      	pop	{r4, pc}

080084e6 <__sclose>:
 80084e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084ea:	f000 b89d 	b.w	8008628 <_close_r>

080084ee <__swbuf_r>:
 80084ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084f0:	460e      	mov	r6, r1
 80084f2:	4614      	mov	r4, r2
 80084f4:	4605      	mov	r5, r0
 80084f6:	b118      	cbz	r0, 8008500 <__swbuf_r+0x12>
 80084f8:	6a03      	ldr	r3, [r0, #32]
 80084fa:	b90b      	cbnz	r3, 8008500 <__swbuf_r+0x12>
 80084fc:	f7ff ff0e 	bl	800831c <__sinit>
 8008500:	69a3      	ldr	r3, [r4, #24]
 8008502:	60a3      	str	r3, [r4, #8]
 8008504:	89a3      	ldrh	r3, [r4, #12]
 8008506:	071a      	lsls	r2, r3, #28
 8008508:	d501      	bpl.n	800850e <__swbuf_r+0x20>
 800850a:	6923      	ldr	r3, [r4, #16]
 800850c:	b943      	cbnz	r3, 8008520 <__swbuf_r+0x32>
 800850e:	4621      	mov	r1, r4
 8008510:	4628      	mov	r0, r5
 8008512:	f000 f82b 	bl	800856c <__swsetup_r>
 8008516:	b118      	cbz	r0, 8008520 <__swbuf_r+0x32>
 8008518:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800851c:	4638      	mov	r0, r7
 800851e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008520:	6823      	ldr	r3, [r4, #0]
 8008522:	6922      	ldr	r2, [r4, #16]
 8008524:	1a98      	subs	r0, r3, r2
 8008526:	6963      	ldr	r3, [r4, #20]
 8008528:	b2f6      	uxtb	r6, r6
 800852a:	4283      	cmp	r3, r0
 800852c:	4637      	mov	r7, r6
 800852e:	dc05      	bgt.n	800853c <__swbuf_r+0x4e>
 8008530:	4621      	mov	r1, r4
 8008532:	4628      	mov	r0, r5
 8008534:	f000 fd38 	bl	8008fa8 <_fflush_r>
 8008538:	2800      	cmp	r0, #0
 800853a:	d1ed      	bne.n	8008518 <__swbuf_r+0x2a>
 800853c:	68a3      	ldr	r3, [r4, #8]
 800853e:	3b01      	subs	r3, #1
 8008540:	60a3      	str	r3, [r4, #8]
 8008542:	6823      	ldr	r3, [r4, #0]
 8008544:	1c5a      	adds	r2, r3, #1
 8008546:	6022      	str	r2, [r4, #0]
 8008548:	701e      	strb	r6, [r3, #0]
 800854a:	6962      	ldr	r2, [r4, #20]
 800854c:	1c43      	adds	r3, r0, #1
 800854e:	429a      	cmp	r2, r3
 8008550:	d004      	beq.n	800855c <__swbuf_r+0x6e>
 8008552:	89a3      	ldrh	r3, [r4, #12]
 8008554:	07db      	lsls	r3, r3, #31
 8008556:	d5e1      	bpl.n	800851c <__swbuf_r+0x2e>
 8008558:	2e0a      	cmp	r6, #10
 800855a:	d1df      	bne.n	800851c <__swbuf_r+0x2e>
 800855c:	4621      	mov	r1, r4
 800855e:	4628      	mov	r0, r5
 8008560:	f000 fd22 	bl	8008fa8 <_fflush_r>
 8008564:	2800      	cmp	r0, #0
 8008566:	d0d9      	beq.n	800851c <__swbuf_r+0x2e>
 8008568:	e7d6      	b.n	8008518 <__swbuf_r+0x2a>
	...

0800856c <__swsetup_r>:
 800856c:	b538      	push	{r3, r4, r5, lr}
 800856e:	4b29      	ldr	r3, [pc, #164]	@ (8008614 <__swsetup_r+0xa8>)
 8008570:	4605      	mov	r5, r0
 8008572:	6818      	ldr	r0, [r3, #0]
 8008574:	460c      	mov	r4, r1
 8008576:	b118      	cbz	r0, 8008580 <__swsetup_r+0x14>
 8008578:	6a03      	ldr	r3, [r0, #32]
 800857a:	b90b      	cbnz	r3, 8008580 <__swsetup_r+0x14>
 800857c:	f7ff fece 	bl	800831c <__sinit>
 8008580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008584:	0719      	lsls	r1, r3, #28
 8008586:	d422      	bmi.n	80085ce <__swsetup_r+0x62>
 8008588:	06da      	lsls	r2, r3, #27
 800858a:	d407      	bmi.n	800859c <__swsetup_r+0x30>
 800858c:	2209      	movs	r2, #9
 800858e:	602a      	str	r2, [r5, #0]
 8008590:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008594:	81a3      	strh	r3, [r4, #12]
 8008596:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800859a:	e033      	b.n	8008604 <__swsetup_r+0x98>
 800859c:	0758      	lsls	r0, r3, #29
 800859e:	d512      	bpl.n	80085c6 <__swsetup_r+0x5a>
 80085a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085a2:	b141      	cbz	r1, 80085b6 <__swsetup_r+0x4a>
 80085a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085a8:	4299      	cmp	r1, r3
 80085aa:	d002      	beq.n	80085b2 <__swsetup_r+0x46>
 80085ac:	4628      	mov	r0, r5
 80085ae:	f000 f8af 	bl	8008710 <_free_r>
 80085b2:	2300      	movs	r3, #0
 80085b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80085b6:	89a3      	ldrh	r3, [r4, #12]
 80085b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80085bc:	81a3      	strh	r3, [r4, #12]
 80085be:	2300      	movs	r3, #0
 80085c0:	6063      	str	r3, [r4, #4]
 80085c2:	6923      	ldr	r3, [r4, #16]
 80085c4:	6023      	str	r3, [r4, #0]
 80085c6:	89a3      	ldrh	r3, [r4, #12]
 80085c8:	f043 0308 	orr.w	r3, r3, #8
 80085cc:	81a3      	strh	r3, [r4, #12]
 80085ce:	6923      	ldr	r3, [r4, #16]
 80085d0:	b94b      	cbnz	r3, 80085e6 <__swsetup_r+0x7a>
 80085d2:	89a3      	ldrh	r3, [r4, #12]
 80085d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80085d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085dc:	d003      	beq.n	80085e6 <__swsetup_r+0x7a>
 80085de:	4621      	mov	r1, r4
 80085e0:	4628      	mov	r0, r5
 80085e2:	f000 fd2f 	bl	8009044 <__smakebuf_r>
 80085e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085ea:	f013 0201 	ands.w	r2, r3, #1
 80085ee:	d00a      	beq.n	8008606 <__swsetup_r+0x9a>
 80085f0:	2200      	movs	r2, #0
 80085f2:	60a2      	str	r2, [r4, #8]
 80085f4:	6962      	ldr	r2, [r4, #20]
 80085f6:	4252      	negs	r2, r2
 80085f8:	61a2      	str	r2, [r4, #24]
 80085fa:	6922      	ldr	r2, [r4, #16]
 80085fc:	b942      	cbnz	r2, 8008610 <__swsetup_r+0xa4>
 80085fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008602:	d1c5      	bne.n	8008590 <__swsetup_r+0x24>
 8008604:	bd38      	pop	{r3, r4, r5, pc}
 8008606:	0799      	lsls	r1, r3, #30
 8008608:	bf58      	it	pl
 800860a:	6962      	ldrpl	r2, [r4, #20]
 800860c:	60a2      	str	r2, [r4, #8]
 800860e:	e7f4      	b.n	80085fa <__swsetup_r+0x8e>
 8008610:	2000      	movs	r0, #0
 8008612:	e7f7      	b.n	8008604 <__swsetup_r+0x98>
 8008614:	20000030 	.word	0x20000030

08008618 <memset>:
 8008618:	4402      	add	r2, r0
 800861a:	4603      	mov	r3, r0
 800861c:	4293      	cmp	r3, r2
 800861e:	d100      	bne.n	8008622 <memset+0xa>
 8008620:	4770      	bx	lr
 8008622:	f803 1b01 	strb.w	r1, [r3], #1
 8008626:	e7f9      	b.n	800861c <memset+0x4>

08008628 <_close_r>:
 8008628:	b538      	push	{r3, r4, r5, lr}
 800862a:	4d06      	ldr	r5, [pc, #24]	@ (8008644 <_close_r+0x1c>)
 800862c:	2300      	movs	r3, #0
 800862e:	4604      	mov	r4, r0
 8008630:	4608      	mov	r0, r1
 8008632:	602b      	str	r3, [r5, #0]
 8008634:	f7f8 fc9d 	bl	8000f72 <_close>
 8008638:	1c43      	adds	r3, r0, #1
 800863a:	d102      	bne.n	8008642 <_close_r+0x1a>
 800863c:	682b      	ldr	r3, [r5, #0]
 800863e:	b103      	cbz	r3, 8008642 <_close_r+0x1a>
 8008640:	6023      	str	r3, [r4, #0]
 8008642:	bd38      	pop	{r3, r4, r5, pc}
 8008644:	20000d80 	.word	0x20000d80

08008648 <_lseek_r>:
 8008648:	b538      	push	{r3, r4, r5, lr}
 800864a:	4d07      	ldr	r5, [pc, #28]	@ (8008668 <_lseek_r+0x20>)
 800864c:	4604      	mov	r4, r0
 800864e:	4608      	mov	r0, r1
 8008650:	4611      	mov	r1, r2
 8008652:	2200      	movs	r2, #0
 8008654:	602a      	str	r2, [r5, #0]
 8008656:	461a      	mov	r2, r3
 8008658:	f7f8 fcb2 	bl	8000fc0 <_lseek>
 800865c:	1c43      	adds	r3, r0, #1
 800865e:	d102      	bne.n	8008666 <_lseek_r+0x1e>
 8008660:	682b      	ldr	r3, [r5, #0]
 8008662:	b103      	cbz	r3, 8008666 <_lseek_r+0x1e>
 8008664:	6023      	str	r3, [r4, #0]
 8008666:	bd38      	pop	{r3, r4, r5, pc}
 8008668:	20000d80 	.word	0x20000d80

0800866c <_read_r>:
 800866c:	b538      	push	{r3, r4, r5, lr}
 800866e:	4d07      	ldr	r5, [pc, #28]	@ (800868c <_read_r+0x20>)
 8008670:	4604      	mov	r4, r0
 8008672:	4608      	mov	r0, r1
 8008674:	4611      	mov	r1, r2
 8008676:	2200      	movs	r2, #0
 8008678:	602a      	str	r2, [r5, #0]
 800867a:	461a      	mov	r2, r3
 800867c:	f7f8 fc5c 	bl	8000f38 <_read>
 8008680:	1c43      	adds	r3, r0, #1
 8008682:	d102      	bne.n	800868a <_read_r+0x1e>
 8008684:	682b      	ldr	r3, [r5, #0]
 8008686:	b103      	cbz	r3, 800868a <_read_r+0x1e>
 8008688:	6023      	str	r3, [r4, #0]
 800868a:	bd38      	pop	{r3, r4, r5, pc}
 800868c:	20000d80 	.word	0x20000d80

08008690 <_write_r>:
 8008690:	b538      	push	{r3, r4, r5, lr}
 8008692:	4d07      	ldr	r5, [pc, #28]	@ (80086b0 <_write_r+0x20>)
 8008694:	4604      	mov	r4, r0
 8008696:	4608      	mov	r0, r1
 8008698:	4611      	mov	r1, r2
 800869a:	2200      	movs	r2, #0
 800869c:	602a      	str	r2, [r5, #0]
 800869e:	461a      	mov	r2, r3
 80086a0:	f7f7 ffad 	bl	80005fe <_write>
 80086a4:	1c43      	adds	r3, r0, #1
 80086a6:	d102      	bne.n	80086ae <_write_r+0x1e>
 80086a8:	682b      	ldr	r3, [r5, #0]
 80086aa:	b103      	cbz	r3, 80086ae <_write_r+0x1e>
 80086ac:	6023      	str	r3, [r4, #0]
 80086ae:	bd38      	pop	{r3, r4, r5, pc}
 80086b0:	20000d80 	.word	0x20000d80

080086b4 <__errno>:
 80086b4:	4b01      	ldr	r3, [pc, #4]	@ (80086bc <__errno+0x8>)
 80086b6:	6818      	ldr	r0, [r3, #0]
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	20000030 	.word	0x20000030

080086c0 <__libc_init_array>:
 80086c0:	b570      	push	{r4, r5, r6, lr}
 80086c2:	4d0d      	ldr	r5, [pc, #52]	@ (80086f8 <__libc_init_array+0x38>)
 80086c4:	4c0d      	ldr	r4, [pc, #52]	@ (80086fc <__libc_init_array+0x3c>)
 80086c6:	1b64      	subs	r4, r4, r5
 80086c8:	10a4      	asrs	r4, r4, #2
 80086ca:	2600      	movs	r6, #0
 80086cc:	42a6      	cmp	r6, r4
 80086ce:	d109      	bne.n	80086e4 <__libc_init_array+0x24>
 80086d0:	4d0b      	ldr	r5, [pc, #44]	@ (8008700 <__libc_init_array+0x40>)
 80086d2:	4c0c      	ldr	r4, [pc, #48]	@ (8008704 <__libc_init_array+0x44>)
 80086d4:	f000 fd24 	bl	8009120 <_init>
 80086d8:	1b64      	subs	r4, r4, r5
 80086da:	10a4      	asrs	r4, r4, #2
 80086dc:	2600      	movs	r6, #0
 80086de:	42a6      	cmp	r6, r4
 80086e0:	d105      	bne.n	80086ee <__libc_init_array+0x2e>
 80086e2:	bd70      	pop	{r4, r5, r6, pc}
 80086e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80086e8:	4798      	blx	r3
 80086ea:	3601      	adds	r6, #1
 80086ec:	e7ee      	b.n	80086cc <__libc_init_array+0xc>
 80086ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80086f2:	4798      	blx	r3
 80086f4:	3601      	adds	r6, #1
 80086f6:	e7f2      	b.n	80086de <__libc_init_array+0x1e>
 80086f8:	08009888 	.word	0x08009888
 80086fc:	08009888 	.word	0x08009888
 8008700:	08009888 	.word	0x08009888
 8008704:	0800988c 	.word	0x0800988c

08008708 <__retarget_lock_init_recursive>:
 8008708:	4770      	bx	lr

0800870a <__retarget_lock_acquire_recursive>:
 800870a:	4770      	bx	lr

0800870c <__retarget_lock_release_recursive>:
 800870c:	4770      	bx	lr
	...

08008710 <_free_r>:
 8008710:	b538      	push	{r3, r4, r5, lr}
 8008712:	4605      	mov	r5, r0
 8008714:	2900      	cmp	r1, #0
 8008716:	d041      	beq.n	800879c <_free_r+0x8c>
 8008718:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800871c:	1f0c      	subs	r4, r1, #4
 800871e:	2b00      	cmp	r3, #0
 8008720:	bfb8      	it	lt
 8008722:	18e4      	addlt	r4, r4, r3
 8008724:	f000 f8e0 	bl	80088e8 <__malloc_lock>
 8008728:	4a1d      	ldr	r2, [pc, #116]	@ (80087a0 <_free_r+0x90>)
 800872a:	6813      	ldr	r3, [r2, #0]
 800872c:	b933      	cbnz	r3, 800873c <_free_r+0x2c>
 800872e:	6063      	str	r3, [r4, #4]
 8008730:	6014      	str	r4, [r2, #0]
 8008732:	4628      	mov	r0, r5
 8008734:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008738:	f000 b8dc 	b.w	80088f4 <__malloc_unlock>
 800873c:	42a3      	cmp	r3, r4
 800873e:	d908      	bls.n	8008752 <_free_r+0x42>
 8008740:	6820      	ldr	r0, [r4, #0]
 8008742:	1821      	adds	r1, r4, r0
 8008744:	428b      	cmp	r3, r1
 8008746:	bf01      	itttt	eq
 8008748:	6819      	ldreq	r1, [r3, #0]
 800874a:	685b      	ldreq	r3, [r3, #4]
 800874c:	1809      	addeq	r1, r1, r0
 800874e:	6021      	streq	r1, [r4, #0]
 8008750:	e7ed      	b.n	800872e <_free_r+0x1e>
 8008752:	461a      	mov	r2, r3
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	b10b      	cbz	r3, 800875c <_free_r+0x4c>
 8008758:	42a3      	cmp	r3, r4
 800875a:	d9fa      	bls.n	8008752 <_free_r+0x42>
 800875c:	6811      	ldr	r1, [r2, #0]
 800875e:	1850      	adds	r0, r2, r1
 8008760:	42a0      	cmp	r0, r4
 8008762:	d10b      	bne.n	800877c <_free_r+0x6c>
 8008764:	6820      	ldr	r0, [r4, #0]
 8008766:	4401      	add	r1, r0
 8008768:	1850      	adds	r0, r2, r1
 800876a:	4283      	cmp	r3, r0
 800876c:	6011      	str	r1, [r2, #0]
 800876e:	d1e0      	bne.n	8008732 <_free_r+0x22>
 8008770:	6818      	ldr	r0, [r3, #0]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	6053      	str	r3, [r2, #4]
 8008776:	4408      	add	r0, r1
 8008778:	6010      	str	r0, [r2, #0]
 800877a:	e7da      	b.n	8008732 <_free_r+0x22>
 800877c:	d902      	bls.n	8008784 <_free_r+0x74>
 800877e:	230c      	movs	r3, #12
 8008780:	602b      	str	r3, [r5, #0]
 8008782:	e7d6      	b.n	8008732 <_free_r+0x22>
 8008784:	6820      	ldr	r0, [r4, #0]
 8008786:	1821      	adds	r1, r4, r0
 8008788:	428b      	cmp	r3, r1
 800878a:	bf04      	itt	eq
 800878c:	6819      	ldreq	r1, [r3, #0]
 800878e:	685b      	ldreq	r3, [r3, #4]
 8008790:	6063      	str	r3, [r4, #4]
 8008792:	bf04      	itt	eq
 8008794:	1809      	addeq	r1, r1, r0
 8008796:	6021      	streq	r1, [r4, #0]
 8008798:	6054      	str	r4, [r2, #4]
 800879a:	e7ca      	b.n	8008732 <_free_r+0x22>
 800879c:	bd38      	pop	{r3, r4, r5, pc}
 800879e:	bf00      	nop
 80087a0:	20000d8c 	.word	0x20000d8c

080087a4 <sbrk_aligned>:
 80087a4:	b570      	push	{r4, r5, r6, lr}
 80087a6:	4e0f      	ldr	r6, [pc, #60]	@ (80087e4 <sbrk_aligned+0x40>)
 80087a8:	460c      	mov	r4, r1
 80087aa:	6831      	ldr	r1, [r6, #0]
 80087ac:	4605      	mov	r5, r0
 80087ae:	b911      	cbnz	r1, 80087b6 <sbrk_aligned+0x12>
 80087b0:	f000 fca6 	bl	8009100 <_sbrk_r>
 80087b4:	6030      	str	r0, [r6, #0]
 80087b6:	4621      	mov	r1, r4
 80087b8:	4628      	mov	r0, r5
 80087ba:	f000 fca1 	bl	8009100 <_sbrk_r>
 80087be:	1c43      	adds	r3, r0, #1
 80087c0:	d103      	bne.n	80087ca <sbrk_aligned+0x26>
 80087c2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80087c6:	4620      	mov	r0, r4
 80087c8:	bd70      	pop	{r4, r5, r6, pc}
 80087ca:	1cc4      	adds	r4, r0, #3
 80087cc:	f024 0403 	bic.w	r4, r4, #3
 80087d0:	42a0      	cmp	r0, r4
 80087d2:	d0f8      	beq.n	80087c6 <sbrk_aligned+0x22>
 80087d4:	1a21      	subs	r1, r4, r0
 80087d6:	4628      	mov	r0, r5
 80087d8:	f000 fc92 	bl	8009100 <_sbrk_r>
 80087dc:	3001      	adds	r0, #1
 80087de:	d1f2      	bne.n	80087c6 <sbrk_aligned+0x22>
 80087e0:	e7ef      	b.n	80087c2 <sbrk_aligned+0x1e>
 80087e2:	bf00      	nop
 80087e4:	20000d88 	.word	0x20000d88

080087e8 <_malloc_r>:
 80087e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087ec:	1ccd      	adds	r5, r1, #3
 80087ee:	f025 0503 	bic.w	r5, r5, #3
 80087f2:	3508      	adds	r5, #8
 80087f4:	2d0c      	cmp	r5, #12
 80087f6:	bf38      	it	cc
 80087f8:	250c      	movcc	r5, #12
 80087fa:	2d00      	cmp	r5, #0
 80087fc:	4606      	mov	r6, r0
 80087fe:	db01      	blt.n	8008804 <_malloc_r+0x1c>
 8008800:	42a9      	cmp	r1, r5
 8008802:	d904      	bls.n	800880e <_malloc_r+0x26>
 8008804:	230c      	movs	r3, #12
 8008806:	6033      	str	r3, [r6, #0]
 8008808:	2000      	movs	r0, #0
 800880a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800880e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80088e4 <_malloc_r+0xfc>
 8008812:	f000 f869 	bl	80088e8 <__malloc_lock>
 8008816:	f8d8 3000 	ldr.w	r3, [r8]
 800881a:	461c      	mov	r4, r3
 800881c:	bb44      	cbnz	r4, 8008870 <_malloc_r+0x88>
 800881e:	4629      	mov	r1, r5
 8008820:	4630      	mov	r0, r6
 8008822:	f7ff ffbf 	bl	80087a4 <sbrk_aligned>
 8008826:	1c43      	adds	r3, r0, #1
 8008828:	4604      	mov	r4, r0
 800882a:	d158      	bne.n	80088de <_malloc_r+0xf6>
 800882c:	f8d8 4000 	ldr.w	r4, [r8]
 8008830:	4627      	mov	r7, r4
 8008832:	2f00      	cmp	r7, #0
 8008834:	d143      	bne.n	80088be <_malloc_r+0xd6>
 8008836:	2c00      	cmp	r4, #0
 8008838:	d04b      	beq.n	80088d2 <_malloc_r+0xea>
 800883a:	6823      	ldr	r3, [r4, #0]
 800883c:	4639      	mov	r1, r7
 800883e:	4630      	mov	r0, r6
 8008840:	eb04 0903 	add.w	r9, r4, r3
 8008844:	f000 fc5c 	bl	8009100 <_sbrk_r>
 8008848:	4581      	cmp	r9, r0
 800884a:	d142      	bne.n	80088d2 <_malloc_r+0xea>
 800884c:	6821      	ldr	r1, [r4, #0]
 800884e:	1a6d      	subs	r5, r5, r1
 8008850:	4629      	mov	r1, r5
 8008852:	4630      	mov	r0, r6
 8008854:	f7ff ffa6 	bl	80087a4 <sbrk_aligned>
 8008858:	3001      	adds	r0, #1
 800885a:	d03a      	beq.n	80088d2 <_malloc_r+0xea>
 800885c:	6823      	ldr	r3, [r4, #0]
 800885e:	442b      	add	r3, r5
 8008860:	6023      	str	r3, [r4, #0]
 8008862:	f8d8 3000 	ldr.w	r3, [r8]
 8008866:	685a      	ldr	r2, [r3, #4]
 8008868:	bb62      	cbnz	r2, 80088c4 <_malloc_r+0xdc>
 800886a:	f8c8 7000 	str.w	r7, [r8]
 800886e:	e00f      	b.n	8008890 <_malloc_r+0xa8>
 8008870:	6822      	ldr	r2, [r4, #0]
 8008872:	1b52      	subs	r2, r2, r5
 8008874:	d420      	bmi.n	80088b8 <_malloc_r+0xd0>
 8008876:	2a0b      	cmp	r2, #11
 8008878:	d917      	bls.n	80088aa <_malloc_r+0xc2>
 800887a:	1961      	adds	r1, r4, r5
 800887c:	42a3      	cmp	r3, r4
 800887e:	6025      	str	r5, [r4, #0]
 8008880:	bf18      	it	ne
 8008882:	6059      	strne	r1, [r3, #4]
 8008884:	6863      	ldr	r3, [r4, #4]
 8008886:	bf08      	it	eq
 8008888:	f8c8 1000 	streq.w	r1, [r8]
 800888c:	5162      	str	r2, [r4, r5]
 800888e:	604b      	str	r3, [r1, #4]
 8008890:	4630      	mov	r0, r6
 8008892:	f000 f82f 	bl	80088f4 <__malloc_unlock>
 8008896:	f104 000b 	add.w	r0, r4, #11
 800889a:	1d23      	adds	r3, r4, #4
 800889c:	f020 0007 	bic.w	r0, r0, #7
 80088a0:	1ac2      	subs	r2, r0, r3
 80088a2:	bf1c      	itt	ne
 80088a4:	1a1b      	subne	r3, r3, r0
 80088a6:	50a3      	strne	r3, [r4, r2]
 80088a8:	e7af      	b.n	800880a <_malloc_r+0x22>
 80088aa:	6862      	ldr	r2, [r4, #4]
 80088ac:	42a3      	cmp	r3, r4
 80088ae:	bf0c      	ite	eq
 80088b0:	f8c8 2000 	streq.w	r2, [r8]
 80088b4:	605a      	strne	r2, [r3, #4]
 80088b6:	e7eb      	b.n	8008890 <_malloc_r+0xa8>
 80088b8:	4623      	mov	r3, r4
 80088ba:	6864      	ldr	r4, [r4, #4]
 80088bc:	e7ae      	b.n	800881c <_malloc_r+0x34>
 80088be:	463c      	mov	r4, r7
 80088c0:	687f      	ldr	r7, [r7, #4]
 80088c2:	e7b6      	b.n	8008832 <_malloc_r+0x4a>
 80088c4:	461a      	mov	r2, r3
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	42a3      	cmp	r3, r4
 80088ca:	d1fb      	bne.n	80088c4 <_malloc_r+0xdc>
 80088cc:	2300      	movs	r3, #0
 80088ce:	6053      	str	r3, [r2, #4]
 80088d0:	e7de      	b.n	8008890 <_malloc_r+0xa8>
 80088d2:	230c      	movs	r3, #12
 80088d4:	6033      	str	r3, [r6, #0]
 80088d6:	4630      	mov	r0, r6
 80088d8:	f000 f80c 	bl	80088f4 <__malloc_unlock>
 80088dc:	e794      	b.n	8008808 <_malloc_r+0x20>
 80088de:	6005      	str	r5, [r0, #0]
 80088e0:	e7d6      	b.n	8008890 <_malloc_r+0xa8>
 80088e2:	bf00      	nop
 80088e4:	20000d8c 	.word	0x20000d8c

080088e8 <__malloc_lock>:
 80088e8:	4801      	ldr	r0, [pc, #4]	@ (80088f0 <__malloc_lock+0x8>)
 80088ea:	f7ff bf0e 	b.w	800870a <__retarget_lock_acquire_recursive>
 80088ee:	bf00      	nop
 80088f0:	20000d84 	.word	0x20000d84

080088f4 <__malloc_unlock>:
 80088f4:	4801      	ldr	r0, [pc, #4]	@ (80088fc <__malloc_unlock+0x8>)
 80088f6:	f7ff bf09 	b.w	800870c <__retarget_lock_release_recursive>
 80088fa:	bf00      	nop
 80088fc:	20000d84 	.word	0x20000d84

08008900 <__sfputc_r>:
 8008900:	6893      	ldr	r3, [r2, #8]
 8008902:	3b01      	subs	r3, #1
 8008904:	2b00      	cmp	r3, #0
 8008906:	b410      	push	{r4}
 8008908:	6093      	str	r3, [r2, #8]
 800890a:	da08      	bge.n	800891e <__sfputc_r+0x1e>
 800890c:	6994      	ldr	r4, [r2, #24]
 800890e:	42a3      	cmp	r3, r4
 8008910:	db01      	blt.n	8008916 <__sfputc_r+0x16>
 8008912:	290a      	cmp	r1, #10
 8008914:	d103      	bne.n	800891e <__sfputc_r+0x1e>
 8008916:	f85d 4b04 	ldr.w	r4, [sp], #4
 800891a:	f7ff bde8 	b.w	80084ee <__swbuf_r>
 800891e:	6813      	ldr	r3, [r2, #0]
 8008920:	1c58      	adds	r0, r3, #1
 8008922:	6010      	str	r0, [r2, #0]
 8008924:	7019      	strb	r1, [r3, #0]
 8008926:	4608      	mov	r0, r1
 8008928:	f85d 4b04 	ldr.w	r4, [sp], #4
 800892c:	4770      	bx	lr

0800892e <__sfputs_r>:
 800892e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008930:	4606      	mov	r6, r0
 8008932:	460f      	mov	r7, r1
 8008934:	4614      	mov	r4, r2
 8008936:	18d5      	adds	r5, r2, r3
 8008938:	42ac      	cmp	r4, r5
 800893a:	d101      	bne.n	8008940 <__sfputs_r+0x12>
 800893c:	2000      	movs	r0, #0
 800893e:	e007      	b.n	8008950 <__sfputs_r+0x22>
 8008940:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008944:	463a      	mov	r2, r7
 8008946:	4630      	mov	r0, r6
 8008948:	f7ff ffda 	bl	8008900 <__sfputc_r>
 800894c:	1c43      	adds	r3, r0, #1
 800894e:	d1f3      	bne.n	8008938 <__sfputs_r+0xa>
 8008950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008954 <_vfiprintf_r>:
 8008954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008958:	460d      	mov	r5, r1
 800895a:	b09d      	sub	sp, #116	@ 0x74
 800895c:	4614      	mov	r4, r2
 800895e:	4698      	mov	r8, r3
 8008960:	4606      	mov	r6, r0
 8008962:	b118      	cbz	r0, 800896c <_vfiprintf_r+0x18>
 8008964:	6a03      	ldr	r3, [r0, #32]
 8008966:	b90b      	cbnz	r3, 800896c <_vfiprintf_r+0x18>
 8008968:	f7ff fcd8 	bl	800831c <__sinit>
 800896c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800896e:	07d9      	lsls	r1, r3, #31
 8008970:	d405      	bmi.n	800897e <_vfiprintf_r+0x2a>
 8008972:	89ab      	ldrh	r3, [r5, #12]
 8008974:	059a      	lsls	r2, r3, #22
 8008976:	d402      	bmi.n	800897e <_vfiprintf_r+0x2a>
 8008978:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800897a:	f7ff fec6 	bl	800870a <__retarget_lock_acquire_recursive>
 800897e:	89ab      	ldrh	r3, [r5, #12]
 8008980:	071b      	lsls	r3, r3, #28
 8008982:	d501      	bpl.n	8008988 <_vfiprintf_r+0x34>
 8008984:	692b      	ldr	r3, [r5, #16]
 8008986:	b99b      	cbnz	r3, 80089b0 <_vfiprintf_r+0x5c>
 8008988:	4629      	mov	r1, r5
 800898a:	4630      	mov	r0, r6
 800898c:	f7ff fdee 	bl	800856c <__swsetup_r>
 8008990:	b170      	cbz	r0, 80089b0 <_vfiprintf_r+0x5c>
 8008992:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008994:	07dc      	lsls	r4, r3, #31
 8008996:	d504      	bpl.n	80089a2 <_vfiprintf_r+0x4e>
 8008998:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800899c:	b01d      	add	sp, #116	@ 0x74
 800899e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089a2:	89ab      	ldrh	r3, [r5, #12]
 80089a4:	0598      	lsls	r0, r3, #22
 80089a6:	d4f7      	bmi.n	8008998 <_vfiprintf_r+0x44>
 80089a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089aa:	f7ff feaf 	bl	800870c <__retarget_lock_release_recursive>
 80089ae:	e7f3      	b.n	8008998 <_vfiprintf_r+0x44>
 80089b0:	2300      	movs	r3, #0
 80089b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80089b4:	2320      	movs	r3, #32
 80089b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80089be:	2330      	movs	r3, #48	@ 0x30
 80089c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008b70 <_vfiprintf_r+0x21c>
 80089c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089c8:	f04f 0901 	mov.w	r9, #1
 80089cc:	4623      	mov	r3, r4
 80089ce:	469a      	mov	sl, r3
 80089d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089d4:	b10a      	cbz	r2, 80089da <_vfiprintf_r+0x86>
 80089d6:	2a25      	cmp	r2, #37	@ 0x25
 80089d8:	d1f9      	bne.n	80089ce <_vfiprintf_r+0x7a>
 80089da:	ebba 0b04 	subs.w	fp, sl, r4
 80089de:	d00b      	beq.n	80089f8 <_vfiprintf_r+0xa4>
 80089e0:	465b      	mov	r3, fp
 80089e2:	4622      	mov	r2, r4
 80089e4:	4629      	mov	r1, r5
 80089e6:	4630      	mov	r0, r6
 80089e8:	f7ff ffa1 	bl	800892e <__sfputs_r>
 80089ec:	3001      	adds	r0, #1
 80089ee:	f000 80a7 	beq.w	8008b40 <_vfiprintf_r+0x1ec>
 80089f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089f4:	445a      	add	r2, fp
 80089f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80089f8:	f89a 3000 	ldrb.w	r3, [sl]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	f000 809f 	beq.w	8008b40 <_vfiprintf_r+0x1ec>
 8008a02:	2300      	movs	r3, #0
 8008a04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a0c:	f10a 0a01 	add.w	sl, sl, #1
 8008a10:	9304      	str	r3, [sp, #16]
 8008a12:	9307      	str	r3, [sp, #28]
 8008a14:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a18:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a1a:	4654      	mov	r4, sl
 8008a1c:	2205      	movs	r2, #5
 8008a1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a22:	4853      	ldr	r0, [pc, #332]	@ (8008b70 <_vfiprintf_r+0x21c>)
 8008a24:	f7f7 fbfc 	bl	8000220 <memchr>
 8008a28:	9a04      	ldr	r2, [sp, #16]
 8008a2a:	b9d8      	cbnz	r0, 8008a64 <_vfiprintf_r+0x110>
 8008a2c:	06d1      	lsls	r1, r2, #27
 8008a2e:	bf44      	itt	mi
 8008a30:	2320      	movmi	r3, #32
 8008a32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a36:	0713      	lsls	r3, r2, #28
 8008a38:	bf44      	itt	mi
 8008a3a:	232b      	movmi	r3, #43	@ 0x2b
 8008a3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a40:	f89a 3000 	ldrb.w	r3, [sl]
 8008a44:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a46:	d015      	beq.n	8008a74 <_vfiprintf_r+0x120>
 8008a48:	9a07      	ldr	r2, [sp, #28]
 8008a4a:	4654      	mov	r4, sl
 8008a4c:	2000      	movs	r0, #0
 8008a4e:	f04f 0c0a 	mov.w	ip, #10
 8008a52:	4621      	mov	r1, r4
 8008a54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a58:	3b30      	subs	r3, #48	@ 0x30
 8008a5a:	2b09      	cmp	r3, #9
 8008a5c:	d94b      	bls.n	8008af6 <_vfiprintf_r+0x1a2>
 8008a5e:	b1b0      	cbz	r0, 8008a8e <_vfiprintf_r+0x13a>
 8008a60:	9207      	str	r2, [sp, #28]
 8008a62:	e014      	b.n	8008a8e <_vfiprintf_r+0x13a>
 8008a64:	eba0 0308 	sub.w	r3, r0, r8
 8008a68:	fa09 f303 	lsl.w	r3, r9, r3
 8008a6c:	4313      	orrs	r3, r2
 8008a6e:	9304      	str	r3, [sp, #16]
 8008a70:	46a2      	mov	sl, r4
 8008a72:	e7d2      	b.n	8008a1a <_vfiprintf_r+0xc6>
 8008a74:	9b03      	ldr	r3, [sp, #12]
 8008a76:	1d19      	adds	r1, r3, #4
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	9103      	str	r1, [sp, #12]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	bfbb      	ittet	lt
 8008a80:	425b      	neglt	r3, r3
 8008a82:	f042 0202 	orrlt.w	r2, r2, #2
 8008a86:	9307      	strge	r3, [sp, #28]
 8008a88:	9307      	strlt	r3, [sp, #28]
 8008a8a:	bfb8      	it	lt
 8008a8c:	9204      	strlt	r2, [sp, #16]
 8008a8e:	7823      	ldrb	r3, [r4, #0]
 8008a90:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a92:	d10a      	bne.n	8008aaa <_vfiprintf_r+0x156>
 8008a94:	7863      	ldrb	r3, [r4, #1]
 8008a96:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a98:	d132      	bne.n	8008b00 <_vfiprintf_r+0x1ac>
 8008a9a:	9b03      	ldr	r3, [sp, #12]
 8008a9c:	1d1a      	adds	r2, r3, #4
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	9203      	str	r2, [sp, #12]
 8008aa2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008aa6:	3402      	adds	r4, #2
 8008aa8:	9305      	str	r3, [sp, #20]
 8008aaa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008b80 <_vfiprintf_r+0x22c>
 8008aae:	7821      	ldrb	r1, [r4, #0]
 8008ab0:	2203      	movs	r2, #3
 8008ab2:	4650      	mov	r0, sl
 8008ab4:	f7f7 fbb4 	bl	8000220 <memchr>
 8008ab8:	b138      	cbz	r0, 8008aca <_vfiprintf_r+0x176>
 8008aba:	9b04      	ldr	r3, [sp, #16]
 8008abc:	eba0 000a 	sub.w	r0, r0, sl
 8008ac0:	2240      	movs	r2, #64	@ 0x40
 8008ac2:	4082      	lsls	r2, r0
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	3401      	adds	r4, #1
 8008ac8:	9304      	str	r3, [sp, #16]
 8008aca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ace:	4829      	ldr	r0, [pc, #164]	@ (8008b74 <_vfiprintf_r+0x220>)
 8008ad0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ad4:	2206      	movs	r2, #6
 8008ad6:	f7f7 fba3 	bl	8000220 <memchr>
 8008ada:	2800      	cmp	r0, #0
 8008adc:	d03f      	beq.n	8008b5e <_vfiprintf_r+0x20a>
 8008ade:	4b26      	ldr	r3, [pc, #152]	@ (8008b78 <_vfiprintf_r+0x224>)
 8008ae0:	bb1b      	cbnz	r3, 8008b2a <_vfiprintf_r+0x1d6>
 8008ae2:	9b03      	ldr	r3, [sp, #12]
 8008ae4:	3307      	adds	r3, #7
 8008ae6:	f023 0307 	bic.w	r3, r3, #7
 8008aea:	3308      	adds	r3, #8
 8008aec:	9303      	str	r3, [sp, #12]
 8008aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008af0:	443b      	add	r3, r7
 8008af2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008af4:	e76a      	b.n	80089cc <_vfiprintf_r+0x78>
 8008af6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008afa:	460c      	mov	r4, r1
 8008afc:	2001      	movs	r0, #1
 8008afe:	e7a8      	b.n	8008a52 <_vfiprintf_r+0xfe>
 8008b00:	2300      	movs	r3, #0
 8008b02:	3401      	adds	r4, #1
 8008b04:	9305      	str	r3, [sp, #20]
 8008b06:	4619      	mov	r1, r3
 8008b08:	f04f 0c0a 	mov.w	ip, #10
 8008b0c:	4620      	mov	r0, r4
 8008b0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b12:	3a30      	subs	r2, #48	@ 0x30
 8008b14:	2a09      	cmp	r2, #9
 8008b16:	d903      	bls.n	8008b20 <_vfiprintf_r+0x1cc>
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d0c6      	beq.n	8008aaa <_vfiprintf_r+0x156>
 8008b1c:	9105      	str	r1, [sp, #20]
 8008b1e:	e7c4      	b.n	8008aaa <_vfiprintf_r+0x156>
 8008b20:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b24:	4604      	mov	r4, r0
 8008b26:	2301      	movs	r3, #1
 8008b28:	e7f0      	b.n	8008b0c <_vfiprintf_r+0x1b8>
 8008b2a:	ab03      	add	r3, sp, #12
 8008b2c:	9300      	str	r3, [sp, #0]
 8008b2e:	462a      	mov	r2, r5
 8008b30:	4b12      	ldr	r3, [pc, #72]	@ (8008b7c <_vfiprintf_r+0x228>)
 8008b32:	a904      	add	r1, sp, #16
 8008b34:	4630      	mov	r0, r6
 8008b36:	f3af 8000 	nop.w
 8008b3a:	4607      	mov	r7, r0
 8008b3c:	1c78      	adds	r0, r7, #1
 8008b3e:	d1d6      	bne.n	8008aee <_vfiprintf_r+0x19a>
 8008b40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b42:	07d9      	lsls	r1, r3, #31
 8008b44:	d405      	bmi.n	8008b52 <_vfiprintf_r+0x1fe>
 8008b46:	89ab      	ldrh	r3, [r5, #12]
 8008b48:	059a      	lsls	r2, r3, #22
 8008b4a:	d402      	bmi.n	8008b52 <_vfiprintf_r+0x1fe>
 8008b4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b4e:	f7ff fddd 	bl	800870c <__retarget_lock_release_recursive>
 8008b52:	89ab      	ldrh	r3, [r5, #12]
 8008b54:	065b      	lsls	r3, r3, #25
 8008b56:	f53f af1f 	bmi.w	8008998 <_vfiprintf_r+0x44>
 8008b5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b5c:	e71e      	b.n	800899c <_vfiprintf_r+0x48>
 8008b5e:	ab03      	add	r3, sp, #12
 8008b60:	9300      	str	r3, [sp, #0]
 8008b62:	462a      	mov	r2, r5
 8008b64:	4b05      	ldr	r3, [pc, #20]	@ (8008b7c <_vfiprintf_r+0x228>)
 8008b66:	a904      	add	r1, sp, #16
 8008b68:	4630      	mov	r0, r6
 8008b6a:	f000 f879 	bl	8008c60 <_printf_i>
 8008b6e:	e7e4      	b.n	8008b3a <_vfiprintf_r+0x1e6>
 8008b70:	0800984c 	.word	0x0800984c
 8008b74:	08009856 	.word	0x08009856
 8008b78:	00000000 	.word	0x00000000
 8008b7c:	0800892f 	.word	0x0800892f
 8008b80:	08009852 	.word	0x08009852

08008b84 <_printf_common>:
 8008b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b88:	4616      	mov	r6, r2
 8008b8a:	4698      	mov	r8, r3
 8008b8c:	688a      	ldr	r2, [r1, #8]
 8008b8e:	690b      	ldr	r3, [r1, #16]
 8008b90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008b94:	4293      	cmp	r3, r2
 8008b96:	bfb8      	it	lt
 8008b98:	4613      	movlt	r3, r2
 8008b9a:	6033      	str	r3, [r6, #0]
 8008b9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008ba0:	4607      	mov	r7, r0
 8008ba2:	460c      	mov	r4, r1
 8008ba4:	b10a      	cbz	r2, 8008baa <_printf_common+0x26>
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	6033      	str	r3, [r6, #0]
 8008baa:	6823      	ldr	r3, [r4, #0]
 8008bac:	0699      	lsls	r1, r3, #26
 8008bae:	bf42      	ittt	mi
 8008bb0:	6833      	ldrmi	r3, [r6, #0]
 8008bb2:	3302      	addmi	r3, #2
 8008bb4:	6033      	strmi	r3, [r6, #0]
 8008bb6:	6825      	ldr	r5, [r4, #0]
 8008bb8:	f015 0506 	ands.w	r5, r5, #6
 8008bbc:	d106      	bne.n	8008bcc <_printf_common+0x48>
 8008bbe:	f104 0a19 	add.w	sl, r4, #25
 8008bc2:	68e3      	ldr	r3, [r4, #12]
 8008bc4:	6832      	ldr	r2, [r6, #0]
 8008bc6:	1a9b      	subs	r3, r3, r2
 8008bc8:	42ab      	cmp	r3, r5
 8008bca:	dc26      	bgt.n	8008c1a <_printf_common+0x96>
 8008bcc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008bd0:	6822      	ldr	r2, [r4, #0]
 8008bd2:	3b00      	subs	r3, #0
 8008bd4:	bf18      	it	ne
 8008bd6:	2301      	movne	r3, #1
 8008bd8:	0692      	lsls	r2, r2, #26
 8008bda:	d42b      	bmi.n	8008c34 <_printf_common+0xb0>
 8008bdc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008be0:	4641      	mov	r1, r8
 8008be2:	4638      	mov	r0, r7
 8008be4:	47c8      	blx	r9
 8008be6:	3001      	adds	r0, #1
 8008be8:	d01e      	beq.n	8008c28 <_printf_common+0xa4>
 8008bea:	6823      	ldr	r3, [r4, #0]
 8008bec:	6922      	ldr	r2, [r4, #16]
 8008bee:	f003 0306 	and.w	r3, r3, #6
 8008bf2:	2b04      	cmp	r3, #4
 8008bf4:	bf02      	ittt	eq
 8008bf6:	68e5      	ldreq	r5, [r4, #12]
 8008bf8:	6833      	ldreq	r3, [r6, #0]
 8008bfa:	1aed      	subeq	r5, r5, r3
 8008bfc:	68a3      	ldr	r3, [r4, #8]
 8008bfe:	bf0c      	ite	eq
 8008c00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c04:	2500      	movne	r5, #0
 8008c06:	4293      	cmp	r3, r2
 8008c08:	bfc4      	itt	gt
 8008c0a:	1a9b      	subgt	r3, r3, r2
 8008c0c:	18ed      	addgt	r5, r5, r3
 8008c0e:	2600      	movs	r6, #0
 8008c10:	341a      	adds	r4, #26
 8008c12:	42b5      	cmp	r5, r6
 8008c14:	d11a      	bne.n	8008c4c <_printf_common+0xc8>
 8008c16:	2000      	movs	r0, #0
 8008c18:	e008      	b.n	8008c2c <_printf_common+0xa8>
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	4652      	mov	r2, sl
 8008c1e:	4641      	mov	r1, r8
 8008c20:	4638      	mov	r0, r7
 8008c22:	47c8      	blx	r9
 8008c24:	3001      	adds	r0, #1
 8008c26:	d103      	bne.n	8008c30 <_printf_common+0xac>
 8008c28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c30:	3501      	adds	r5, #1
 8008c32:	e7c6      	b.n	8008bc2 <_printf_common+0x3e>
 8008c34:	18e1      	adds	r1, r4, r3
 8008c36:	1c5a      	adds	r2, r3, #1
 8008c38:	2030      	movs	r0, #48	@ 0x30
 8008c3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008c3e:	4422      	add	r2, r4
 8008c40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c48:	3302      	adds	r3, #2
 8008c4a:	e7c7      	b.n	8008bdc <_printf_common+0x58>
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	4622      	mov	r2, r4
 8008c50:	4641      	mov	r1, r8
 8008c52:	4638      	mov	r0, r7
 8008c54:	47c8      	blx	r9
 8008c56:	3001      	adds	r0, #1
 8008c58:	d0e6      	beq.n	8008c28 <_printf_common+0xa4>
 8008c5a:	3601      	adds	r6, #1
 8008c5c:	e7d9      	b.n	8008c12 <_printf_common+0x8e>
	...

08008c60 <_printf_i>:
 8008c60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c64:	7e0f      	ldrb	r7, [r1, #24]
 8008c66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c68:	2f78      	cmp	r7, #120	@ 0x78
 8008c6a:	4691      	mov	r9, r2
 8008c6c:	4680      	mov	r8, r0
 8008c6e:	460c      	mov	r4, r1
 8008c70:	469a      	mov	sl, r3
 8008c72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008c76:	d807      	bhi.n	8008c88 <_printf_i+0x28>
 8008c78:	2f62      	cmp	r7, #98	@ 0x62
 8008c7a:	d80a      	bhi.n	8008c92 <_printf_i+0x32>
 8008c7c:	2f00      	cmp	r7, #0
 8008c7e:	f000 80d2 	beq.w	8008e26 <_printf_i+0x1c6>
 8008c82:	2f58      	cmp	r7, #88	@ 0x58
 8008c84:	f000 80b9 	beq.w	8008dfa <_printf_i+0x19a>
 8008c88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008c90:	e03a      	b.n	8008d08 <_printf_i+0xa8>
 8008c92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008c96:	2b15      	cmp	r3, #21
 8008c98:	d8f6      	bhi.n	8008c88 <_printf_i+0x28>
 8008c9a:	a101      	add	r1, pc, #4	@ (adr r1, 8008ca0 <_printf_i+0x40>)
 8008c9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ca0:	08008cf9 	.word	0x08008cf9
 8008ca4:	08008d0d 	.word	0x08008d0d
 8008ca8:	08008c89 	.word	0x08008c89
 8008cac:	08008c89 	.word	0x08008c89
 8008cb0:	08008c89 	.word	0x08008c89
 8008cb4:	08008c89 	.word	0x08008c89
 8008cb8:	08008d0d 	.word	0x08008d0d
 8008cbc:	08008c89 	.word	0x08008c89
 8008cc0:	08008c89 	.word	0x08008c89
 8008cc4:	08008c89 	.word	0x08008c89
 8008cc8:	08008c89 	.word	0x08008c89
 8008ccc:	08008e0d 	.word	0x08008e0d
 8008cd0:	08008d37 	.word	0x08008d37
 8008cd4:	08008dc7 	.word	0x08008dc7
 8008cd8:	08008c89 	.word	0x08008c89
 8008cdc:	08008c89 	.word	0x08008c89
 8008ce0:	08008e2f 	.word	0x08008e2f
 8008ce4:	08008c89 	.word	0x08008c89
 8008ce8:	08008d37 	.word	0x08008d37
 8008cec:	08008c89 	.word	0x08008c89
 8008cf0:	08008c89 	.word	0x08008c89
 8008cf4:	08008dcf 	.word	0x08008dcf
 8008cf8:	6833      	ldr	r3, [r6, #0]
 8008cfa:	1d1a      	adds	r2, r3, #4
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	6032      	str	r2, [r6, #0]
 8008d00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e09d      	b.n	8008e48 <_printf_i+0x1e8>
 8008d0c:	6833      	ldr	r3, [r6, #0]
 8008d0e:	6820      	ldr	r0, [r4, #0]
 8008d10:	1d19      	adds	r1, r3, #4
 8008d12:	6031      	str	r1, [r6, #0]
 8008d14:	0606      	lsls	r6, r0, #24
 8008d16:	d501      	bpl.n	8008d1c <_printf_i+0xbc>
 8008d18:	681d      	ldr	r5, [r3, #0]
 8008d1a:	e003      	b.n	8008d24 <_printf_i+0xc4>
 8008d1c:	0645      	lsls	r5, r0, #25
 8008d1e:	d5fb      	bpl.n	8008d18 <_printf_i+0xb8>
 8008d20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008d24:	2d00      	cmp	r5, #0
 8008d26:	da03      	bge.n	8008d30 <_printf_i+0xd0>
 8008d28:	232d      	movs	r3, #45	@ 0x2d
 8008d2a:	426d      	negs	r5, r5
 8008d2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d30:	4859      	ldr	r0, [pc, #356]	@ (8008e98 <_printf_i+0x238>)
 8008d32:	230a      	movs	r3, #10
 8008d34:	e011      	b.n	8008d5a <_printf_i+0xfa>
 8008d36:	6821      	ldr	r1, [r4, #0]
 8008d38:	6833      	ldr	r3, [r6, #0]
 8008d3a:	0608      	lsls	r0, r1, #24
 8008d3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d40:	d402      	bmi.n	8008d48 <_printf_i+0xe8>
 8008d42:	0649      	lsls	r1, r1, #25
 8008d44:	bf48      	it	mi
 8008d46:	b2ad      	uxthmi	r5, r5
 8008d48:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d4a:	4853      	ldr	r0, [pc, #332]	@ (8008e98 <_printf_i+0x238>)
 8008d4c:	6033      	str	r3, [r6, #0]
 8008d4e:	bf14      	ite	ne
 8008d50:	230a      	movne	r3, #10
 8008d52:	2308      	moveq	r3, #8
 8008d54:	2100      	movs	r1, #0
 8008d56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d5a:	6866      	ldr	r6, [r4, #4]
 8008d5c:	60a6      	str	r6, [r4, #8]
 8008d5e:	2e00      	cmp	r6, #0
 8008d60:	bfa2      	ittt	ge
 8008d62:	6821      	ldrge	r1, [r4, #0]
 8008d64:	f021 0104 	bicge.w	r1, r1, #4
 8008d68:	6021      	strge	r1, [r4, #0]
 8008d6a:	b90d      	cbnz	r5, 8008d70 <_printf_i+0x110>
 8008d6c:	2e00      	cmp	r6, #0
 8008d6e:	d04b      	beq.n	8008e08 <_printf_i+0x1a8>
 8008d70:	4616      	mov	r6, r2
 8008d72:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d76:	fb03 5711 	mls	r7, r3, r1, r5
 8008d7a:	5dc7      	ldrb	r7, [r0, r7]
 8008d7c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d80:	462f      	mov	r7, r5
 8008d82:	42bb      	cmp	r3, r7
 8008d84:	460d      	mov	r5, r1
 8008d86:	d9f4      	bls.n	8008d72 <_printf_i+0x112>
 8008d88:	2b08      	cmp	r3, #8
 8008d8a:	d10b      	bne.n	8008da4 <_printf_i+0x144>
 8008d8c:	6823      	ldr	r3, [r4, #0]
 8008d8e:	07df      	lsls	r7, r3, #31
 8008d90:	d508      	bpl.n	8008da4 <_printf_i+0x144>
 8008d92:	6923      	ldr	r3, [r4, #16]
 8008d94:	6861      	ldr	r1, [r4, #4]
 8008d96:	4299      	cmp	r1, r3
 8008d98:	bfde      	ittt	le
 8008d9a:	2330      	movle	r3, #48	@ 0x30
 8008d9c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008da0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008da4:	1b92      	subs	r2, r2, r6
 8008da6:	6122      	str	r2, [r4, #16]
 8008da8:	f8cd a000 	str.w	sl, [sp]
 8008dac:	464b      	mov	r3, r9
 8008dae:	aa03      	add	r2, sp, #12
 8008db0:	4621      	mov	r1, r4
 8008db2:	4640      	mov	r0, r8
 8008db4:	f7ff fee6 	bl	8008b84 <_printf_common>
 8008db8:	3001      	adds	r0, #1
 8008dba:	d14a      	bne.n	8008e52 <_printf_i+0x1f2>
 8008dbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008dc0:	b004      	add	sp, #16
 8008dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dc6:	6823      	ldr	r3, [r4, #0]
 8008dc8:	f043 0320 	orr.w	r3, r3, #32
 8008dcc:	6023      	str	r3, [r4, #0]
 8008dce:	4833      	ldr	r0, [pc, #204]	@ (8008e9c <_printf_i+0x23c>)
 8008dd0:	2778      	movs	r7, #120	@ 0x78
 8008dd2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008dd6:	6823      	ldr	r3, [r4, #0]
 8008dd8:	6831      	ldr	r1, [r6, #0]
 8008dda:	061f      	lsls	r7, r3, #24
 8008ddc:	f851 5b04 	ldr.w	r5, [r1], #4
 8008de0:	d402      	bmi.n	8008de8 <_printf_i+0x188>
 8008de2:	065f      	lsls	r7, r3, #25
 8008de4:	bf48      	it	mi
 8008de6:	b2ad      	uxthmi	r5, r5
 8008de8:	6031      	str	r1, [r6, #0]
 8008dea:	07d9      	lsls	r1, r3, #31
 8008dec:	bf44      	itt	mi
 8008dee:	f043 0320 	orrmi.w	r3, r3, #32
 8008df2:	6023      	strmi	r3, [r4, #0]
 8008df4:	b11d      	cbz	r5, 8008dfe <_printf_i+0x19e>
 8008df6:	2310      	movs	r3, #16
 8008df8:	e7ac      	b.n	8008d54 <_printf_i+0xf4>
 8008dfa:	4827      	ldr	r0, [pc, #156]	@ (8008e98 <_printf_i+0x238>)
 8008dfc:	e7e9      	b.n	8008dd2 <_printf_i+0x172>
 8008dfe:	6823      	ldr	r3, [r4, #0]
 8008e00:	f023 0320 	bic.w	r3, r3, #32
 8008e04:	6023      	str	r3, [r4, #0]
 8008e06:	e7f6      	b.n	8008df6 <_printf_i+0x196>
 8008e08:	4616      	mov	r6, r2
 8008e0a:	e7bd      	b.n	8008d88 <_printf_i+0x128>
 8008e0c:	6833      	ldr	r3, [r6, #0]
 8008e0e:	6825      	ldr	r5, [r4, #0]
 8008e10:	6961      	ldr	r1, [r4, #20]
 8008e12:	1d18      	adds	r0, r3, #4
 8008e14:	6030      	str	r0, [r6, #0]
 8008e16:	062e      	lsls	r6, r5, #24
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	d501      	bpl.n	8008e20 <_printf_i+0x1c0>
 8008e1c:	6019      	str	r1, [r3, #0]
 8008e1e:	e002      	b.n	8008e26 <_printf_i+0x1c6>
 8008e20:	0668      	lsls	r0, r5, #25
 8008e22:	d5fb      	bpl.n	8008e1c <_printf_i+0x1bc>
 8008e24:	8019      	strh	r1, [r3, #0]
 8008e26:	2300      	movs	r3, #0
 8008e28:	6123      	str	r3, [r4, #16]
 8008e2a:	4616      	mov	r6, r2
 8008e2c:	e7bc      	b.n	8008da8 <_printf_i+0x148>
 8008e2e:	6833      	ldr	r3, [r6, #0]
 8008e30:	1d1a      	adds	r2, r3, #4
 8008e32:	6032      	str	r2, [r6, #0]
 8008e34:	681e      	ldr	r6, [r3, #0]
 8008e36:	6862      	ldr	r2, [r4, #4]
 8008e38:	2100      	movs	r1, #0
 8008e3a:	4630      	mov	r0, r6
 8008e3c:	f7f7 f9f0 	bl	8000220 <memchr>
 8008e40:	b108      	cbz	r0, 8008e46 <_printf_i+0x1e6>
 8008e42:	1b80      	subs	r0, r0, r6
 8008e44:	6060      	str	r0, [r4, #4]
 8008e46:	6863      	ldr	r3, [r4, #4]
 8008e48:	6123      	str	r3, [r4, #16]
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e50:	e7aa      	b.n	8008da8 <_printf_i+0x148>
 8008e52:	6923      	ldr	r3, [r4, #16]
 8008e54:	4632      	mov	r2, r6
 8008e56:	4649      	mov	r1, r9
 8008e58:	4640      	mov	r0, r8
 8008e5a:	47d0      	blx	sl
 8008e5c:	3001      	adds	r0, #1
 8008e5e:	d0ad      	beq.n	8008dbc <_printf_i+0x15c>
 8008e60:	6823      	ldr	r3, [r4, #0]
 8008e62:	079b      	lsls	r3, r3, #30
 8008e64:	d413      	bmi.n	8008e8e <_printf_i+0x22e>
 8008e66:	68e0      	ldr	r0, [r4, #12]
 8008e68:	9b03      	ldr	r3, [sp, #12]
 8008e6a:	4298      	cmp	r0, r3
 8008e6c:	bfb8      	it	lt
 8008e6e:	4618      	movlt	r0, r3
 8008e70:	e7a6      	b.n	8008dc0 <_printf_i+0x160>
 8008e72:	2301      	movs	r3, #1
 8008e74:	4632      	mov	r2, r6
 8008e76:	4649      	mov	r1, r9
 8008e78:	4640      	mov	r0, r8
 8008e7a:	47d0      	blx	sl
 8008e7c:	3001      	adds	r0, #1
 8008e7e:	d09d      	beq.n	8008dbc <_printf_i+0x15c>
 8008e80:	3501      	adds	r5, #1
 8008e82:	68e3      	ldr	r3, [r4, #12]
 8008e84:	9903      	ldr	r1, [sp, #12]
 8008e86:	1a5b      	subs	r3, r3, r1
 8008e88:	42ab      	cmp	r3, r5
 8008e8a:	dcf2      	bgt.n	8008e72 <_printf_i+0x212>
 8008e8c:	e7eb      	b.n	8008e66 <_printf_i+0x206>
 8008e8e:	2500      	movs	r5, #0
 8008e90:	f104 0619 	add.w	r6, r4, #25
 8008e94:	e7f5      	b.n	8008e82 <_printf_i+0x222>
 8008e96:	bf00      	nop
 8008e98:	0800985d 	.word	0x0800985d
 8008e9c:	0800986e 	.word	0x0800986e

08008ea0 <__sflush_r>:
 8008ea0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ea8:	0716      	lsls	r6, r2, #28
 8008eaa:	4605      	mov	r5, r0
 8008eac:	460c      	mov	r4, r1
 8008eae:	d454      	bmi.n	8008f5a <__sflush_r+0xba>
 8008eb0:	684b      	ldr	r3, [r1, #4]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	dc02      	bgt.n	8008ebc <__sflush_r+0x1c>
 8008eb6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	dd48      	ble.n	8008f4e <__sflush_r+0xae>
 8008ebc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ebe:	2e00      	cmp	r6, #0
 8008ec0:	d045      	beq.n	8008f4e <__sflush_r+0xae>
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008ec8:	682f      	ldr	r7, [r5, #0]
 8008eca:	6a21      	ldr	r1, [r4, #32]
 8008ecc:	602b      	str	r3, [r5, #0]
 8008ece:	d030      	beq.n	8008f32 <__sflush_r+0x92>
 8008ed0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008ed2:	89a3      	ldrh	r3, [r4, #12]
 8008ed4:	0759      	lsls	r1, r3, #29
 8008ed6:	d505      	bpl.n	8008ee4 <__sflush_r+0x44>
 8008ed8:	6863      	ldr	r3, [r4, #4]
 8008eda:	1ad2      	subs	r2, r2, r3
 8008edc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008ede:	b10b      	cbz	r3, 8008ee4 <__sflush_r+0x44>
 8008ee0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008ee2:	1ad2      	subs	r2, r2, r3
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ee8:	6a21      	ldr	r1, [r4, #32]
 8008eea:	4628      	mov	r0, r5
 8008eec:	47b0      	blx	r6
 8008eee:	1c43      	adds	r3, r0, #1
 8008ef0:	89a3      	ldrh	r3, [r4, #12]
 8008ef2:	d106      	bne.n	8008f02 <__sflush_r+0x62>
 8008ef4:	6829      	ldr	r1, [r5, #0]
 8008ef6:	291d      	cmp	r1, #29
 8008ef8:	d82b      	bhi.n	8008f52 <__sflush_r+0xb2>
 8008efa:	4a2a      	ldr	r2, [pc, #168]	@ (8008fa4 <__sflush_r+0x104>)
 8008efc:	410a      	asrs	r2, r1
 8008efe:	07d6      	lsls	r6, r2, #31
 8008f00:	d427      	bmi.n	8008f52 <__sflush_r+0xb2>
 8008f02:	2200      	movs	r2, #0
 8008f04:	6062      	str	r2, [r4, #4]
 8008f06:	04d9      	lsls	r1, r3, #19
 8008f08:	6922      	ldr	r2, [r4, #16]
 8008f0a:	6022      	str	r2, [r4, #0]
 8008f0c:	d504      	bpl.n	8008f18 <__sflush_r+0x78>
 8008f0e:	1c42      	adds	r2, r0, #1
 8008f10:	d101      	bne.n	8008f16 <__sflush_r+0x76>
 8008f12:	682b      	ldr	r3, [r5, #0]
 8008f14:	b903      	cbnz	r3, 8008f18 <__sflush_r+0x78>
 8008f16:	6560      	str	r0, [r4, #84]	@ 0x54
 8008f18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f1a:	602f      	str	r7, [r5, #0]
 8008f1c:	b1b9      	cbz	r1, 8008f4e <__sflush_r+0xae>
 8008f1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f22:	4299      	cmp	r1, r3
 8008f24:	d002      	beq.n	8008f2c <__sflush_r+0x8c>
 8008f26:	4628      	mov	r0, r5
 8008f28:	f7ff fbf2 	bl	8008710 <_free_r>
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f30:	e00d      	b.n	8008f4e <__sflush_r+0xae>
 8008f32:	2301      	movs	r3, #1
 8008f34:	4628      	mov	r0, r5
 8008f36:	47b0      	blx	r6
 8008f38:	4602      	mov	r2, r0
 8008f3a:	1c50      	adds	r0, r2, #1
 8008f3c:	d1c9      	bne.n	8008ed2 <__sflush_r+0x32>
 8008f3e:	682b      	ldr	r3, [r5, #0]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d0c6      	beq.n	8008ed2 <__sflush_r+0x32>
 8008f44:	2b1d      	cmp	r3, #29
 8008f46:	d001      	beq.n	8008f4c <__sflush_r+0xac>
 8008f48:	2b16      	cmp	r3, #22
 8008f4a:	d11e      	bne.n	8008f8a <__sflush_r+0xea>
 8008f4c:	602f      	str	r7, [r5, #0]
 8008f4e:	2000      	movs	r0, #0
 8008f50:	e022      	b.n	8008f98 <__sflush_r+0xf8>
 8008f52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f56:	b21b      	sxth	r3, r3
 8008f58:	e01b      	b.n	8008f92 <__sflush_r+0xf2>
 8008f5a:	690f      	ldr	r7, [r1, #16]
 8008f5c:	2f00      	cmp	r7, #0
 8008f5e:	d0f6      	beq.n	8008f4e <__sflush_r+0xae>
 8008f60:	0793      	lsls	r3, r2, #30
 8008f62:	680e      	ldr	r6, [r1, #0]
 8008f64:	bf08      	it	eq
 8008f66:	694b      	ldreq	r3, [r1, #20]
 8008f68:	600f      	str	r7, [r1, #0]
 8008f6a:	bf18      	it	ne
 8008f6c:	2300      	movne	r3, #0
 8008f6e:	eba6 0807 	sub.w	r8, r6, r7
 8008f72:	608b      	str	r3, [r1, #8]
 8008f74:	f1b8 0f00 	cmp.w	r8, #0
 8008f78:	dde9      	ble.n	8008f4e <__sflush_r+0xae>
 8008f7a:	6a21      	ldr	r1, [r4, #32]
 8008f7c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008f7e:	4643      	mov	r3, r8
 8008f80:	463a      	mov	r2, r7
 8008f82:	4628      	mov	r0, r5
 8008f84:	47b0      	blx	r6
 8008f86:	2800      	cmp	r0, #0
 8008f88:	dc08      	bgt.n	8008f9c <__sflush_r+0xfc>
 8008f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f92:	81a3      	strh	r3, [r4, #12]
 8008f94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f9c:	4407      	add	r7, r0
 8008f9e:	eba8 0800 	sub.w	r8, r8, r0
 8008fa2:	e7e7      	b.n	8008f74 <__sflush_r+0xd4>
 8008fa4:	dfbffffe 	.word	0xdfbffffe

08008fa8 <_fflush_r>:
 8008fa8:	b538      	push	{r3, r4, r5, lr}
 8008faa:	690b      	ldr	r3, [r1, #16]
 8008fac:	4605      	mov	r5, r0
 8008fae:	460c      	mov	r4, r1
 8008fb0:	b913      	cbnz	r3, 8008fb8 <_fflush_r+0x10>
 8008fb2:	2500      	movs	r5, #0
 8008fb4:	4628      	mov	r0, r5
 8008fb6:	bd38      	pop	{r3, r4, r5, pc}
 8008fb8:	b118      	cbz	r0, 8008fc2 <_fflush_r+0x1a>
 8008fba:	6a03      	ldr	r3, [r0, #32]
 8008fbc:	b90b      	cbnz	r3, 8008fc2 <_fflush_r+0x1a>
 8008fbe:	f7ff f9ad 	bl	800831c <__sinit>
 8008fc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d0f3      	beq.n	8008fb2 <_fflush_r+0xa>
 8008fca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008fcc:	07d0      	lsls	r0, r2, #31
 8008fce:	d404      	bmi.n	8008fda <_fflush_r+0x32>
 8008fd0:	0599      	lsls	r1, r3, #22
 8008fd2:	d402      	bmi.n	8008fda <_fflush_r+0x32>
 8008fd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fd6:	f7ff fb98 	bl	800870a <__retarget_lock_acquire_recursive>
 8008fda:	4628      	mov	r0, r5
 8008fdc:	4621      	mov	r1, r4
 8008fde:	f7ff ff5f 	bl	8008ea0 <__sflush_r>
 8008fe2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fe4:	07da      	lsls	r2, r3, #31
 8008fe6:	4605      	mov	r5, r0
 8008fe8:	d4e4      	bmi.n	8008fb4 <_fflush_r+0xc>
 8008fea:	89a3      	ldrh	r3, [r4, #12]
 8008fec:	059b      	lsls	r3, r3, #22
 8008fee:	d4e1      	bmi.n	8008fb4 <_fflush_r+0xc>
 8008ff0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ff2:	f7ff fb8b 	bl	800870c <__retarget_lock_release_recursive>
 8008ff6:	e7dd      	b.n	8008fb4 <_fflush_r+0xc>

08008ff8 <__swhatbuf_r>:
 8008ff8:	b570      	push	{r4, r5, r6, lr}
 8008ffa:	460c      	mov	r4, r1
 8008ffc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009000:	2900      	cmp	r1, #0
 8009002:	b096      	sub	sp, #88	@ 0x58
 8009004:	4615      	mov	r5, r2
 8009006:	461e      	mov	r6, r3
 8009008:	da0d      	bge.n	8009026 <__swhatbuf_r+0x2e>
 800900a:	89a3      	ldrh	r3, [r4, #12]
 800900c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009010:	f04f 0100 	mov.w	r1, #0
 8009014:	bf14      	ite	ne
 8009016:	2340      	movne	r3, #64	@ 0x40
 8009018:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800901c:	2000      	movs	r0, #0
 800901e:	6031      	str	r1, [r6, #0]
 8009020:	602b      	str	r3, [r5, #0]
 8009022:	b016      	add	sp, #88	@ 0x58
 8009024:	bd70      	pop	{r4, r5, r6, pc}
 8009026:	466a      	mov	r2, sp
 8009028:	f000 f848 	bl	80090bc <_fstat_r>
 800902c:	2800      	cmp	r0, #0
 800902e:	dbec      	blt.n	800900a <__swhatbuf_r+0x12>
 8009030:	9901      	ldr	r1, [sp, #4]
 8009032:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009036:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800903a:	4259      	negs	r1, r3
 800903c:	4159      	adcs	r1, r3
 800903e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009042:	e7eb      	b.n	800901c <__swhatbuf_r+0x24>

08009044 <__smakebuf_r>:
 8009044:	898b      	ldrh	r3, [r1, #12]
 8009046:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009048:	079d      	lsls	r5, r3, #30
 800904a:	4606      	mov	r6, r0
 800904c:	460c      	mov	r4, r1
 800904e:	d507      	bpl.n	8009060 <__smakebuf_r+0x1c>
 8009050:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009054:	6023      	str	r3, [r4, #0]
 8009056:	6123      	str	r3, [r4, #16]
 8009058:	2301      	movs	r3, #1
 800905a:	6163      	str	r3, [r4, #20]
 800905c:	b003      	add	sp, #12
 800905e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009060:	ab01      	add	r3, sp, #4
 8009062:	466a      	mov	r2, sp
 8009064:	f7ff ffc8 	bl	8008ff8 <__swhatbuf_r>
 8009068:	9f00      	ldr	r7, [sp, #0]
 800906a:	4605      	mov	r5, r0
 800906c:	4639      	mov	r1, r7
 800906e:	4630      	mov	r0, r6
 8009070:	f7ff fbba 	bl	80087e8 <_malloc_r>
 8009074:	b948      	cbnz	r0, 800908a <__smakebuf_r+0x46>
 8009076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800907a:	059a      	lsls	r2, r3, #22
 800907c:	d4ee      	bmi.n	800905c <__smakebuf_r+0x18>
 800907e:	f023 0303 	bic.w	r3, r3, #3
 8009082:	f043 0302 	orr.w	r3, r3, #2
 8009086:	81a3      	strh	r3, [r4, #12]
 8009088:	e7e2      	b.n	8009050 <__smakebuf_r+0xc>
 800908a:	89a3      	ldrh	r3, [r4, #12]
 800908c:	6020      	str	r0, [r4, #0]
 800908e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009092:	81a3      	strh	r3, [r4, #12]
 8009094:	9b01      	ldr	r3, [sp, #4]
 8009096:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800909a:	b15b      	cbz	r3, 80090b4 <__smakebuf_r+0x70>
 800909c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090a0:	4630      	mov	r0, r6
 80090a2:	f000 f81d 	bl	80090e0 <_isatty_r>
 80090a6:	b128      	cbz	r0, 80090b4 <__smakebuf_r+0x70>
 80090a8:	89a3      	ldrh	r3, [r4, #12]
 80090aa:	f023 0303 	bic.w	r3, r3, #3
 80090ae:	f043 0301 	orr.w	r3, r3, #1
 80090b2:	81a3      	strh	r3, [r4, #12]
 80090b4:	89a3      	ldrh	r3, [r4, #12]
 80090b6:	431d      	orrs	r5, r3
 80090b8:	81a5      	strh	r5, [r4, #12]
 80090ba:	e7cf      	b.n	800905c <__smakebuf_r+0x18>

080090bc <_fstat_r>:
 80090bc:	b538      	push	{r3, r4, r5, lr}
 80090be:	4d07      	ldr	r5, [pc, #28]	@ (80090dc <_fstat_r+0x20>)
 80090c0:	2300      	movs	r3, #0
 80090c2:	4604      	mov	r4, r0
 80090c4:	4608      	mov	r0, r1
 80090c6:	4611      	mov	r1, r2
 80090c8:	602b      	str	r3, [r5, #0]
 80090ca:	f7f7 ff5e 	bl	8000f8a <_fstat>
 80090ce:	1c43      	adds	r3, r0, #1
 80090d0:	d102      	bne.n	80090d8 <_fstat_r+0x1c>
 80090d2:	682b      	ldr	r3, [r5, #0]
 80090d4:	b103      	cbz	r3, 80090d8 <_fstat_r+0x1c>
 80090d6:	6023      	str	r3, [r4, #0]
 80090d8:	bd38      	pop	{r3, r4, r5, pc}
 80090da:	bf00      	nop
 80090dc:	20000d80 	.word	0x20000d80

080090e0 <_isatty_r>:
 80090e0:	b538      	push	{r3, r4, r5, lr}
 80090e2:	4d06      	ldr	r5, [pc, #24]	@ (80090fc <_isatty_r+0x1c>)
 80090e4:	2300      	movs	r3, #0
 80090e6:	4604      	mov	r4, r0
 80090e8:	4608      	mov	r0, r1
 80090ea:	602b      	str	r3, [r5, #0]
 80090ec:	f7f7 ff5d 	bl	8000faa <_isatty>
 80090f0:	1c43      	adds	r3, r0, #1
 80090f2:	d102      	bne.n	80090fa <_isatty_r+0x1a>
 80090f4:	682b      	ldr	r3, [r5, #0]
 80090f6:	b103      	cbz	r3, 80090fa <_isatty_r+0x1a>
 80090f8:	6023      	str	r3, [r4, #0]
 80090fa:	bd38      	pop	{r3, r4, r5, pc}
 80090fc:	20000d80 	.word	0x20000d80

08009100 <_sbrk_r>:
 8009100:	b538      	push	{r3, r4, r5, lr}
 8009102:	4d06      	ldr	r5, [pc, #24]	@ (800911c <_sbrk_r+0x1c>)
 8009104:	2300      	movs	r3, #0
 8009106:	4604      	mov	r4, r0
 8009108:	4608      	mov	r0, r1
 800910a:	602b      	str	r3, [r5, #0]
 800910c:	f7f7 ff66 	bl	8000fdc <_sbrk>
 8009110:	1c43      	adds	r3, r0, #1
 8009112:	d102      	bne.n	800911a <_sbrk_r+0x1a>
 8009114:	682b      	ldr	r3, [r5, #0]
 8009116:	b103      	cbz	r3, 800911a <_sbrk_r+0x1a>
 8009118:	6023      	str	r3, [r4, #0]
 800911a:	bd38      	pop	{r3, r4, r5, pc}
 800911c:	20000d80 	.word	0x20000d80

08009120 <_init>:
 8009120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009122:	bf00      	nop
 8009124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009126:	bc08      	pop	{r3}
 8009128:	469e      	mov	lr, r3
 800912a:	4770      	bx	lr

0800912c <_fini>:
 800912c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800912e:	bf00      	nop
 8009130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009132:	bc08      	pop	{r3}
 8009134:	469e      	mov	lr, r3
 8009136:	4770      	bx	lr
