$date
	Sun Oct 23 06:35:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#816998
b11010 &
b11010 %
1$
b11010 !
1"
#816999
0"
#817002
b1101 &
b1101 %
#817006
b101000 &
b101000 %
#817010
b10100 &
b10100 %
#817014
b1010 &
b1010 %
#817018
b101 &
b101 %
#817022
b10000 &
b10000 %
#817026
b1000 &
b1000 %
#817030
b100 &
b100 %
#817034
b10 &
b10 %
#817038
b1 &
1#
b1 %
#817042
b0 &
b0 %
0#
0$
#1770583
b10101 !
1"
#1770586
b10101 &
b10101 %
1$
#1770587
0"
#1770590
b1000000 &
b1000000 %
#1770594
b100000 &
b100000 %
#1770598
b10000 &
b10000 %
#1770602
b1000 &
b1000 %
#1770606
b100 &
b100 %
#1770610
b10 &
b10 %
#1770614
b1 &
1#
b1 %
#1770618
b0 &
b0 %
0#
0$
#2814212
b111 !
1"
#2814214
b111 &
b111 %
1$
#2814215
0"
#2814218
b10110 &
b10110 %
#2814222
b1011 &
b1011 %
#2814226
b100010 &
b100010 %
#2814230
b10001 &
b10001 %
#2814234
b110100 &
b110100 %
#2814238
b11010 &
b11010 %
#2814242
b1101 &
b1101 %
#2814246
b101000 &
b101000 %
#2814250
b10100 &
b10100 %
#2814254
b1010 &
b1010 %
#2814258
b101 &
b101 %
#2814262
b10000 &
b10000 %
#2814266
b1000 &
b1000 %
#2814270
b100 &
b100 %
#2814274
b10 &
b10 %
#2814278
b1 &
1#
b1 %
#2814282
b0 &
b0 %
0#
0$
#4500012
