# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../Lessons/Code/Lab5/fir.srcs/sources_1/new/fir.vhd" \
"../../../../05_fir.srcs/sources_1/new/flipflop.vhd" \
"../../../../../../MAPD_Lab/filter/filter.srcs/sim_1/imports/new/tb_fir.vhd" \

# Do not sort compile order
nosort
