/*
*****************************************************************************
*
 * 
 * Copyright 2016 - 2019 CHENGDU HAIGUANG IC DESIGN CO., LTD. All Rights Reserved.
 * 
 * HYGON is granting you permission to use this software (the Materials)
 * pursuant to the terms and conditions of your Software License Agreement
 * with HYGON.  This header does *NOT* give you permission to use the Materials
 * or any rights under HYGON's intellectual property.  Your use of any portion
 * of these Materials shall constitute your acceptance of those terms and
 * conditions.  If you do not agree to the terms and conditions of the Software
 * License Agreement, please do not use any portion of these Materials.
 * 
 * CONFIDENTIALITY:  The Materials and all other information, identified as
 * confidential and provided to you by HYGON shall be kept confidential in
 * accordance with the terms and conditions of the Software License Agreement.
 * 
 * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
 * PROVIDED TO YOU BY HYGON ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
 * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
 * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
 * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
 * IN NO EVENT SHALL HYGON OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
 * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
 * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF HYGON'S NEGLIGENCE,
 * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
 * RELATED INFORMATION PROVIDED TO YOU BY HYGON, EVEN IF HYGON HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
 * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
 * THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
 * 
 * HYGON does not assume any responsibility for any errors which may appear in
 * the Materials or any other related information provided to you by HYGON, or
 * result from use of the Materials or any related information.
 * 
 * You agree that you will not reverse engineer or decompile the Materials.
 * 
 * NO SUPPORT OBLIGATION: HYGON is not obligated to furnish, support, or make any
 * further information, software, technical information, know-how, or show-how
 * available to you.  Additionally, HYGON retains the right to modify the
 * Materials at any time, without notice, and is not obligated to provide such
 * modified Materials to you.
 * 
 * AMD GRANT HYGON DECLARATION: ADVANCED MICRO DEVICES, INC.(AMD) granted HYGON has
 * the right to redistribute HYGON's Agesa version to BIOS Vendors and HYGON has
 * the right to make the modified version available for use with HYGON's PRODUCT.
* ***************************************************************************
*
*/
#include  <AMD.h>
#include <Library/DebugLib.h>
#include <Library/PciLib.h>
#include "RasPciLib.h"

/*----------------------------------------------------------------------------------------*/
/*
 * Check if device present
 *
 *
 *
 * @param[in] Address         PCI address (as described in PCI_ADDR)
 * @retval    TRUE            Device is present
 * @retval    FALSE           Device is not present
 */

BOOLEAN
RasPciIsDevicePresent (
  IN      UINT32              Address
  )
{
  UINT32  DeviceId;
  DeviceId = PciRead32 (Address);
  if (DeviceId == 0xffffffff) {
    return FALSE;
  } else {
    return TRUE;
  }
}


/*----------------------------------------------------------------------------------------*/
/*
 * Check if device is bridge
 *
 *
 *
 * @param[in] Address         PCI address (as described in PCI_ADDR)
 * @retval    TRUE            Device is a bridge
 * @retval    FALSE           Device is not a bridge
 */

BOOLEAN
RasPciIsBridgeDevice (
  IN      UINT32              Address
  )
{
  UINT8   Header;
  Header = PciRead8 (Address | 0xe);
  if ((Header & 0x7f) == 1) {
    return TRUE;
  } else {
    return FALSE;
  }
}

/*----------------------------------------------------------------------------------------*/
/*
 * Check if device is multifunction
 *
 *
 *
 * @param[in] Address         PCI address (as described in PCI_ADDR)
 * @retval    TRUE            Device is a multifunction device.
 * @retval    FALSE           Device is a single function device.
 *
 */
BOOLEAN
RasPciIsMultiFunctionDevice (
  IN      UINT32              Address
  )
{
  UINT8   Header;
  Header = PciRead8 (Address | 0xe);
  if ((Header & 0x80) != 0) {
    return TRUE;
  } else {
    return FALSE;
  }
}

/*----------------------------------------------------------------------------------------*/
/*
 * Check if device is PCIe device
 *
 *
 *
 * @param[in] Address         PCI address (as described in PCI_ADDR)
 * @retval    TRUE            Device is a PCIe device
 * @retval    FALSE           Device is not a PCIe device
 *
 */

BOOLEAN
RasPciIsPcieDevice (
  IN      UINT32              Address
  )
{
  if (RasFindPciCapability (Address, PCIE_CAP_ID) != 0 ) {
    return TRUE;
  } else {
    return FALSE;
  }
}


/*----------------------------------------------------------------------------------------*/
/*
 * Find PCI capability pointer
 *
 *
 *
 * @param[in] Address         PCI address (as described in PCI_ADDR)
 * @param[in] CapabilityId    PCI capability ID
 * @retval                    Register address of capability pointer
 *
 */

UINT8
RasFindPciCapability (
  IN      UINT32              Address,
  IN      UINT8               CapabilityId
  )
{
  UINT8     CapabilityPtr;
  UINT8     CurrentCapabilityId;
  CapabilityPtr = 0x34;
  if (!RasPciIsDevicePresent (Address)) {
    return  0;
  }
  while (CapabilityPtr != 0) {
    CapabilityPtr = PciRead8 (Address | CapabilityPtr);
    if (CapabilityPtr != 0) {
      CurrentCapabilityId = PciRead8 (Address | CapabilityPtr);
      if (CurrentCapabilityId == CapabilityId) {
        break;
      }
      CapabilityPtr++;
    }
  }
  return  CapabilityPtr;
}
/*----------------------------------------------------------------------------------------*/
/*
 * Find PCIe extended capability pointer
 *
 *
 *
 * @param[in] Address               PCI address (as described in PCI_ADDR)
 * @param[in] ExtendedCapabilityId  Extended PCIe capability ID
 * @retval                          Register address of extended capability pointer
 *
 */


UINT16
RasFindPcieExtendedCapability (
  IN      UINT32              Address,
  IN      UINT16              ExtendedCapabilityId
  )
{
  UINT16  CapabilityPtr;
  UINT32  ExtendedCapabilityIdBlock;
  if (RasPciIsPcieDevice (Address)) {
    CapabilityPtr = 0x100;
    ExtendedCapabilityIdBlock = PciRead32 (Address | CapabilityPtr);
    if ((ExtendedCapabilityIdBlock != 0) && ((UINT16)ExtendedCapabilityIdBlock != 0xffff)) {
      do {
        ExtendedCapabilityIdBlock = PciRead32 (Address | CapabilityPtr);
        DEBUG ((EFI_D_ERROR, "   - Capability at 0x%x with type 0x%x\n", CapabilityPtr, (UINT16)ExtendedCapabilityIdBlock));
        if ((UINT16)ExtendedCapabilityIdBlock == ExtendedCapabilityId) {
          return  CapabilityPtr;
        }
        CapabilityPtr = (UINT16) ((ExtendedCapabilityIdBlock >> 20) & 0xfff);
      } while (CapabilityPtr !=  0);
    }
  }
  return  0;
}

/*----------------------------------------------------------------------------------------*/
/*
 * Scan range of device on PCI bus.
 *
 *
 *
 * @param[in] Start           Start address to start scan from
 * @param[in] End             End address of scan
 * @param[in] ScanData        Supporting data
 *
 */
/*----------------------------------------------------------------------------------------*/
VOID
RasPciScan (
  IN      PCI_ADDR            Start,
  IN      PCI_ADDR            End,
  IN      RAS_PCI_SCAN_DATA   *ScanData
  )
{
  UINTN       Bus;
  UINTN       Device;
  UINTN       LastDevice;
  UINTN       Function;
  UINTN       LastFunction;
  PCI_ADDR    PciDevice;
  SCAN_STATUS Status;

  for (Bus = Start.Address.Bus; Bus <= End.Address.Bus; Bus++) {
    Device = (Bus == Start.Address.Bus) ? Start.Address.Device : 0x00;
    LastDevice = (Bus == End.Address.Bus) ? End.Address.Device : 0x1F;
    for ( ; Device <= LastDevice; Device++) {
      if ((Bus == Start.Address.Bus) && (Device == Start.Address.Device)) {
        Function = Start.Address.Function;
      } else {
        Function = 0x0;
      }
      PciDevice.AddressValue = MAKE_SBDFO (0, Bus, Device, Function, 0);
      if (!RasPciIsDevicePresent (PciDevice.AddressValue)) {
        continue;
      }
      if (RasPciIsMultiFunctionDevice (PciDevice.AddressValue)) {
        if ((Bus == End.Address.Bus) && (Device == End.Address.Device)) {
          LastFunction = Start.Address.Function;
        } else {
          LastFunction = 0x7;
        }
      } else {
        LastFunction = 0x0;
      }
      for ( ; Function <= LastFunction; Function++) {
        PciDevice.AddressValue = MAKE_SBDFO (0, Bus, Device, Function, 0);
        if (RasPciIsDevicePresent (PciDevice.AddressValue)) {
          Status = ScanData->RasScanCallback (PciDevice, ScanData);
          if ((Status & SCAN_SKIP_FUNCTIONS) != 0) {
            Function = LastFunction + 1;
          }
          if ((Status & SCAN_SKIP_DEVICES) != 0) {
            Device = LastDevice + 1;
          }
          if ((Status & SCAN_SKIP_BUSES) != 0) {
            Bus = End.Address.Bus + 1;
          }
        }
      }
    }
  }
}

/*----------------------------------------------------------------------------------------*/
/**
 * Scan all subordinate buses
 *
 *
 * @param[in]   Bridge            PCI bridge address
 * @param[in,out] ScanData        Scan configuration data
 *
 */
VOID
RasPciScanSecondaryBus (
  IN       PCI_ADDR             Bridge,
  IN OUT   RAS_PCI_SCAN_DATA    *ScanData
  )
{
  PCI_ADDR  StartRange;
  PCI_ADDR  EndRange;
  UINT8     SecondaryBus;
  SecondaryBus = PciRead8 (Bridge.AddressValue | 0x19);
  if (SecondaryBus != 0) {
    StartRange.AddressValue = MAKE_SBDFO (0, SecondaryBus, 0, 0, 0);
    EndRange.AddressValue = MAKE_SBDFO (0, SecondaryBus, 0x1f, 0x7, 0);
    RasPciScan (StartRange, EndRange, ScanData);
  }
}

/*----------------------------------------------------------------------------------------*/
/**
 * Get PCIe device type
 *
 *
 *
 * @param[in] Device      PCI address of device.
 *
 * @retval    PCIE_DEVICE_TYPE
 */
 /*----------------------------------------------------------------------------------------*/

PCIE_DEVICE_TYPE
RasGetPcieDeviceType (
  IN      PCI_ADDR            Device
  )
{
  UINT8       PcieCapPtr;
  UINT8       Value;

  PcieCapPtr = RasFindPciCapability (Device.AddressValue, PCIE_CAP_ID);
  if (PcieCapPtr != 0) {
    Value = PciRead8 (Device.AddressValue | (PcieCapPtr + 0x2));
    return Value >> 4;
  }
  return PcieNotPcieDevice;
}

BOOLEAN
PcieAerUnCorrErrCheck(
  PCI_ADDR      PciCfgAddr,
  UINT16        AerCapPtr
  )
{
  UINT32            PcieUncorrStatus;
  UINT32            PcieUncorrMask;
  UINT32            PcieUncorrError;

  PcieUncorrStatus = PciRead32(PciCfgAddr.AddressValue + AerCapPtr + PCIE_UNCORR_STATUS_PTR);
  PcieUncorrMask = PciRead32(PciCfgAddr.AddressValue + AerCapPtr + PCIE_UNCORR_MASK_PTR);
  DEBUG ((EFI_D_ERROR, "[RAS] PCIE AER UnCorr Error Status: 0x%08x\n", PcieUncorrStatus));
  DEBUG ((EFI_D_ERROR, "[RAS] PCIE AER UnCorr Error Mask: 0x%08x\n", PcieUncorrMask));

  PcieUncorrError = PcieUncorrStatus & ~PcieUncorrMask;
  if (0 != PcieUncorrError) {
    DEBUG ((EFI_D_ERROR, "[RAS] PCIE AER UnCorr Error Found\n"));
    return TRUE;
  }
  return FALSE;
}


BOOLEAN
PcieAerCorrErrCheck(
  PCI_ADDR      PciCfgAddr,
  UINT16        AerCapPtr
  )
{
  UINT32            PcieCorrStatus;
  UINT32            PcieCorrMask;
  UINT32            PcieCorrError;

  PcieCorrStatus = PciRead32(PciCfgAddr.AddressValue + AerCapPtr + PCIE_CORR_STATUS_PTR);
  PcieCorrMask = PciRead32(PciCfgAddr.AddressValue + AerCapPtr + PCIE_CORR_MASK_PTR);
  DEBUG ((EFI_D_ERROR, "[RAS] PCIE AER Corr Error Status: 0x%08x\n", PcieCorrStatus));
  DEBUG ((EFI_D_ERROR, "[RAS] PCIE AER Corr Error Mask: 0x%08x\n", PcieCorrMask));

  PcieCorrError = PcieCorrStatus & ~PcieCorrMask;
  if (0 != PcieCorrError) {
    DEBUG ((EFI_D_ERROR, "[RAS] PCIE AER Corr Error Found!!!\n"));
    return TRUE;
  }
  return FALSE;
}

BOOLEAN
PcieAerErrCheck(
  PCI_ADDR      PciCfgAddr,
  UINT16        AerCapPtr
  )
{
  BOOLEAN           ValidError;

  ValidError = PcieAerUnCorrErrCheck (PciCfgAddr, AerCapPtr);
  if (ValidError) {
    return TRUE;
  }

  ValidError = PcieAerCorrErrCheck (PciCfgAddr, AerCapPtr);
  if (ValidError) {
    return TRUE;
  }
  return FALSE;
}

BOOLEAN
RasPciErrCheck(
  PCI_ADDR PciCfgAddr,
  BOOLEAN  *RootErrStatusSet
  )
{
  UINT32            RootErrStatus;
  UINT16            AerCapPtr;
  
  AerCapPtr = RasFindPcieExtendedCapability (PciCfgAddr.AddressValue, PCIE_EXT_AER_CAP_ID);
  DEBUG ((EFI_D_ERROR, "[RAS] Check PCIE Error Status @ Bus: 0x%x, Dev: 0x%x, Func: 0x%x\n", PciCfgAddr.Address.Bus, PciCfgAddr.Address.Device, PciCfgAddr.Address.Function));
  if (AerCapPtr != 0) {
    if (RasGetPcieDeviceType (PciCfgAddr) == PcieDeviceRootComplex) {
      RootErrStatus = PciRead32 (PciCfgAddr.AddressValue + AerCapPtr + PCIE_ROOT_STATUS_PTR);
      DEBUG ((EFI_D_ERROR, "[RAS] PCIE AER Root Error Status: 0x%08x\n", RootErrStatus));
      if (RootErrStatus & 0xf) {
          *RootErrStatusSet = TRUE;
      }
    }
    if (PcieAerErrCheck(PciCfgAddr, AerCapPtr)) {
      return TRUE;
    }
    //Non root complex PCIe device comes here.
    if (*RootErrStatusSet) {
      if (PcieAerErrCheck(PciCfgAddr, AerCapPtr)) {
        return TRUE;
      }
    }
  }
  return FALSE;
}
