0.7
2020.2
Nov 18 2020
09:47:47
C:/documents/Ladislav-Drapal/Digital-electronics-1/Labs/project/project_clk1/project_clk1.srcs/sim_1/new/tb_clock_enable_1.vhd,1620072256,vhdl,,,,tb_clock_enable_1,,,,,,,,
C:/documents/Ladislav-Drapal/Digital-electronics-1/Labs/project/project_clk1/project_clk1.srcs/sources_1/new/clock_enable_1.vhd,1620071935,vhdl,C:/documents/Ladislav-Drapal/Digital-electronics-1/Labs/project/project_clk1/project_clk1.srcs/sim_1/new/tb_clock_enable_1.vhd,,,clock_enable_1,,,,,,,,
