
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105188                       # Number of seconds simulated
sim_ticks                                105188131155                       # Number of ticks simulated
final_tick                               633132247167                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 176072                       # Simulator instruction rate (inst/s)
host_op_rate                                   227877                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5776182                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912140                       # Number of bytes of host memory used
host_seconds                                 18210.67                       # Real time elapsed on the host
sim_insts                                  3206389197                       # Number of instructions simulated
sim_ops                                    4149792935                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1142912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1527040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2357120                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5032192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1453184                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1453184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8929                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11930                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        18415                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39314                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11353                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11353                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10865408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14517227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22408612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                47839922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              48675                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13815095                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13815095                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13815095                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10865408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14517227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22408612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               61655017                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252249716                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20663414                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16894561                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011315                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8481474                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8113431                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2118711                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91530                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199010256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116095814                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20663414                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10232142                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24185978                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5582000                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4889090                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12190248                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231622418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.958452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207436440     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1161629      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1772137      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2420136      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2484024      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2076552      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1183977      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1735231      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11352292      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231622418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081917                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.460242                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196733795                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7184408                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24121692                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45672                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3536850                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3409570                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142236438                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1336                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3536850                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197290140                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1361685                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4419629                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23620369                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1393744                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142146294                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1301                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        315627                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556580                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1158                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197536331                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661554274                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661554274                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26787726                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39112                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22443                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4050201                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13493618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7401789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131249                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1665819                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141951156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39099                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134637925                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26811                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16141408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38341549                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5763                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231622418                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581282                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270193                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174639496     75.40%     75.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23274096     10.05%     85.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12020845      5.19%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9024889      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7022217      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2824452      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1793107      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       908826      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114490      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231622418                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24110     10.16%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86903     36.63%     46.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126220     53.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112798751     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088497      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12388632      9.20%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7345376      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134637925                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533749                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             237233                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001762                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501162308                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158132003                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132621932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134875158                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       316029                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2225747                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       179376                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          113                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3536850                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1088262                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       128077                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141990256                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13493618                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7401789                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22431                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         94765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          340                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315562                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132812466                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11682906                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1825455                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19026690                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18772878                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7343784                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526512                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132622128                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132621932                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76337030                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204468135                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373344                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19094416                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044272                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228085568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538851                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.387929                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177800185     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24810391     10.88%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9413185      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4546537      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3782173      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2248896      0.99%     97.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888747      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       841603      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2753851      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228085568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2753851                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367330188                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287534041                       # The number of ROB writes
system.switch_cpus0.timesIdled                3098520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20627298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.522497                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.522497                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396433                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396433                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598601334                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184022382                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132386161                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252249716                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18877653                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16757916                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1630568                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9941903                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9658534                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1202438                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        47191                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    203407110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106828414                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18877653                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10860972                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21614366                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4973117                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2141697                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12442046                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1625194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230497199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.772361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       208882833     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          983126      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1828787      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1589773      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3190934      1.38%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3858617      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          928878      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          507183      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8727068      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230497199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074837                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.423503                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       201900396                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3663946                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21580953                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22244                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3329658                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1853543                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4368                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     120337559                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1339                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3329658                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       202144251                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1790498                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1139133                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21349683                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       743966                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     120236656                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77711                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       459366                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    158848154                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    543725642                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    543725642                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    131448432                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27399722                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16613                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8312                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2315197                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20860834                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3716324                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        66895                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       830977                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119783564                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16612                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113808766                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71577                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17970213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37688090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230497199                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.493753                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.176826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    181780290     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20442913      8.87%     87.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10469558      4.54%     92.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6019742      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6711893      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3351124      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1347724      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       313665      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        60290      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230497199                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         211832     48.26%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159622     36.37%     84.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67452     15.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89393742     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       904994      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8301      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19804333     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3697396      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113808766                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.451175                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             438906                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003857                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    458625214                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137770661                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    111183849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     114247672                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       201362                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3445639                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          305                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          272                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93410                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3329658                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1261037                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58721                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119800176                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5314                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20860834                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3716324                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8312                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          495                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          272                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       738238                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       978393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1716631                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112802096                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19559406                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1006670                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23256762                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17428101                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3697356                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.447184                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             111213285                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            111183849                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63603662                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146994235                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.440769                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432695                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89476910                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100866014                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18936598                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1634517                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227167541                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293841                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    189342032     83.35%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14356679      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11186099      4.92%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2216623      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2801895      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       950926      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4042181      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       896876      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1374230      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227167541                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89476910                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100866014                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21038109                       # Number of memory references committed
system.switch_cpus1.commit.loads             17415195                       # Number of loads committed
system.switch_cpus1.commit.membars               8300                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15904317                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87757563                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1278768                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1374230                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           345595923                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          242934946                       # The number of ROB writes
system.switch_cpus1.timesIdled                5365288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21752517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89476910                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100866014                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89476910                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.819160                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.819160                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.354716                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.354716                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       522262432                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      145112422                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127201019                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16600                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252249716                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22848338                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18509397                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2093011                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9097022                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8613953                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2566030                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94544                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    193165271                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127068702                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22848338                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11179983                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27833271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6425236                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4541428                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12085591                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2092801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    229825303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.679368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.051977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       201992032     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2594646      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2036756      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4792641      2.09%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1030351      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1606746      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1234029      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          774301      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13763801      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    229825303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090578                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.503742                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       191025765                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6743194                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27721249                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        92662                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4242429                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3940159                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        43510                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155833697                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76117                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4242429                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       191552294                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1728581                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3538233                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27256359                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1507403                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155691503                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        26437                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        288304                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       559636                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       199649                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219020139                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    726552064                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    726552064                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177788534                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        41231584                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38870                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21642                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4919954                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15121355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7521389                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       140186                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1671274                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154581525                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145180324                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       148752                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25858482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     53859922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4406                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    229825303                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.631699                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.302861                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    167250685     72.77%     72.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26813217     11.67%     84.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12996678      5.66%     90.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8694220      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8046029      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2704964      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2789239      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       395447      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       134824      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    229825303                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         416533     59.12%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        143403     20.36%     79.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144562     20.52%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121937313     83.99%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2200148      1.52%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17222      0.01%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13563000      9.34%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7462641      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145180324                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.575542                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             704498                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004853                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    521039199                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180479361                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141453343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145884822                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       364851                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3420496                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1073                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          504                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       203460                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4242429                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1099642                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       100848                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154620375                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        10544                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15121355                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7521389                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21628                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         85328                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          504                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1139752                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1185374                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2325126                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142532904                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13095096                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2647418                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20556368                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20199878                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7461272                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.565047                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141454151                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141453343                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83764675                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231290363                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.560767                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362162                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104155181                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127912599                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26709098                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2096658                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    225582874                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.567032                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.371766                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171877318     76.19%     76.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25272968     11.20%     87.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11033434      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6270937      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4541602      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1783474      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1377330      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       994294      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2431517      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    225582874                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104155181                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127912599                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19018785                       # Number of memory references committed
system.switch_cpus2.commit.loads             11700856                       # Number of loads committed
system.switch_cpus2.commit.membars              17222                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18378569                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115253907                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2604096                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2431517                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           377773054                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          313485953                       # The number of ROB writes
system.switch_cpus2.timesIdled                3120027                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               22424413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104155181                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127912599                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104155181                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.421864                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.421864                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.412905                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.412905                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       642020216                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196986875                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143916465                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34444                       # number of misc regfile writes
system.l20.replacements                          8942                       # number of replacements
system.l20.tagsinuse                     10239.979820                       # Cycle average of tags in use
system.l20.total_refs                          552198                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19182                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.787301                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.031785                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.475332                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3830.060928                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5840.411774                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000730                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.374029                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.570353                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43679                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43679                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25500                       # number of Writeback hits
system.l20.Writeback_hits::total                25500                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43679                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43679                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43679                       # number of overall hits
system.l20.overall_hits::total                  43679                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8926                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8939                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8929                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8942                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8929                       # number of overall misses
system.l20.overall_misses::total                 8942                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2900443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2021518462                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2024418905                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       664638                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       664638                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2900443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2022183100                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2025083543                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2900443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2022183100                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2025083543                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52605                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52618                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25500                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25500                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52608                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52621                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52608                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52621                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169680                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169885                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169727                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169932                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169727                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169932                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       223111                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 226475.292628                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 226470.399933                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       221546                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       221546                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 226473.636465                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 226468.747819                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 226473.636465                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 226468.747819                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5908                       # number of writebacks
system.l20.writebacks::total                     5908                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8926                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8939                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8929                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8942                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8929                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8942                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1468910654                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1471007278                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       479014                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       479014                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1469389668                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1471486292                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1469389668                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1471486292                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169680                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169885                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169727                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169932                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169727                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169932                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164565.388080                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 164560.608345                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 159671.333333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 159671.333333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 164563.743756                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 164558.968016                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 164563.743756                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 164558.968016                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11944                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          184382                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22184                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.311486                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          292.774169                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.040299                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4962.995459                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4976.190073                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028591                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000785                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.484668                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.485956                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33790                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33790                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8362                       # number of Writeback hits
system.l21.Writeback_hits::total                 8362                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33790                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33790                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33790                       # number of overall hits
system.l21.overall_hits::total                  33790                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11930                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11944                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11930                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11944                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11930                       # number of overall misses
system.l21.overall_misses::total                11944                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2881729                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2723257575                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2726139304                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2881729                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2723257575                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2726139304                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2881729                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2723257575                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2726139304                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45720                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45734                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8362                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8362                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45720                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45734                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45720                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45734                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260936                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.261162                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.260936                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.261162                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.260936                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.261162                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 205837.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 228269.704526                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 228243.411253                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 205837.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 228269.704526                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 228243.411253                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 205837.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 228269.704526                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 228243.411253                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1915                       # number of writebacks
system.l21.writebacks::total                     1915                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11930                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11944                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11930                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11944                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11930                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11944                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2015623                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1984650243                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1986665866                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2015623                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1984650243                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1986665866                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2015623                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1984650243                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1986665866                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260936                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.261162                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.260936                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.261162                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.260936                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.261162                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143973.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166357.941576                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 166331.703449                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 143973.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 166357.941576                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 166331.703449                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 143973.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 166357.941576                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 166331.703449                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         18428                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          772336                       # Total number of references to valid blocks.
system.l22.sampled_refs                         30716                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.144420                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          415.931312                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.560549                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3904.625295                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.242703                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7957.640142                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033849                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000778                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.317759                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000020                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.647594                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        57898                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  57898                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21538                       # number of Writeback hits
system.l22.Writeback_hits::total                21538                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        57898                       # number of demand (read+write) hits
system.l22.demand_hits::total                   57898                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        57898                       # number of overall hits
system.l22.overall_hits::total                  57898                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        18415                       # number of ReadReq misses
system.l22.ReadReq_misses::total                18428                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        18415                       # number of demand (read+write) misses
system.l22.demand_misses::total                 18428                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        18415                       # number of overall misses
system.l22.overall_misses::total                18428                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2636025                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4312190734                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4314826759                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2636025                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4312190734                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4314826759                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2636025                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4312190734                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4314826759                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        76313                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              76326                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21538                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21538                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        76313                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               76326                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        76313                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              76326                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.241309                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.241438                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.241309                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.241438                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.241309                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.241438                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 202771.153846                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 234167.294814                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 234145.146462                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 202771.153846                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 234167.294814                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 234145.146462                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 202771.153846                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 234167.294814                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 234145.146462                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3530                       # number of writebacks
system.l22.writebacks::total                     3530                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        18415                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           18428                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        18415                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            18428                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        18415                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           18428                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1830528                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3172177678                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3174008206                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1830528                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3172177678                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3174008206                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1830528                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3172177678                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3174008206                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241309                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.241438                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.241309                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.241438                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.241309                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.241438                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140809.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 172260.530980                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 172238.344150                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 140809.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 172260.530980                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 172238.344150                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 140809.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 172260.530980                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 172238.344150                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996193                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012197853                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053139.661258                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996193                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12190231                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12190231                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12190231                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12190231                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12190231                       # number of overall hits
system.cpu0.icache.overall_hits::total       12190231                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3955074                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3955074                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12190248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12190248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12190248                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12190248                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12190248                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12190248                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52608                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171840223                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52864                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3250.609545                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.294278                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.705722                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911306                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088694                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8572111                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8572111                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185004                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185004                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17528                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17528                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15757115                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15757115                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15757115                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15757115                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       149452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       149452                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3057                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3057                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152509                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152509                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17004068123                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17004068123                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    589632240                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    589632240                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17593700363                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17593700363                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17593700363                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17593700363                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8721563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8721563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15909624                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15909624                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15909624                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15909624                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017136                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017136                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000425                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000425                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009586                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009586                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009586                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009586                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113776.116231                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113776.116231                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 192879.371933                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 192879.371933                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115361.718738                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115361.718738                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115361.718738                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115361.718738                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1189683                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       108153                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25500                       # number of writebacks
system.cpu0.dcache.writebacks::total            25500                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        96847                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        96847                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3054                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3054                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        99901                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        99901                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        99901                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        99901                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52605                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52608                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52608                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52608                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4963493289                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4963493289                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4964182827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4964182827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4964182827                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4964182827                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003307                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003307                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003307                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003307                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94354.021272                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94354.021272                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94361.747776                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94361.747776                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94361.747776                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94361.747776                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.630970                       # Cycle average of tags in use
system.cpu1.icache.total_refs               923375604                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1706794.092421                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.630970                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021845                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866396                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12442032                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12442032                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12442032                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12442032                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12442032                       # number of overall hits
system.cpu1.icache.overall_hits::total       12442032                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3144929                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3144929                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3144929                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3144929                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3144929                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3144929                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12442046                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12442046                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12442046                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12442046                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12442046                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12442046                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 224637.785714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 224637.785714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 224637.785714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 224637.785714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 224637.785714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 224637.785714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2997929                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2997929                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2997929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2997929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2997929                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2997929                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 214137.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 214137.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 214137.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 214137.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 214137.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 214137.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45720                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227091566                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45976                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4939.350226                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   208.250382                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    47.749618                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.813478                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.186522                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17845748                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17845748                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3606263                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3606263                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8316                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8300                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21452011                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21452011                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21452011                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21452011                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       167157                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       167157                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       167157                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        167157                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       167157                       # number of overall misses
system.cpu1.dcache.overall_misses::total       167157                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21721316832                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21721316832                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21721316832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21721316832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21721316832                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21721316832                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18012905                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18012905                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3606263                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3606263                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8300                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8300                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21619168                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21619168                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21619168                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21619168                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009280                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007732                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007732                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007732                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007732                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 129945.601034                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 129945.601034                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 129945.601034                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129945.601034                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 129945.601034                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129945.601034                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8362                       # number of writebacks
system.cpu1.dcache.writebacks::total             8362                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       121437                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       121437                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       121437                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       121437                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       121437                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       121437                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45720                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45720                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45720                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45720                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45720                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45720                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5023400167                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5023400167                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5023400167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5023400167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5023400167                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5023400167                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002115                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002115                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109873.144510                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109873.144510                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 109873.144510                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109873.144510                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 109873.144510                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109873.144510                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.997309                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013948847                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2065068.934827                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997309                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12085576                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12085576                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12085576                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12085576                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12085576                       # number of overall hits
system.cpu2.icache.overall_hits::total       12085576                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3254748                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3254748                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3254748                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3254748                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3254748                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3254748                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12085591                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12085591                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12085591                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12085591                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12085591                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12085591                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 216983.200000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 216983.200000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 216983.200000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 216983.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 216983.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 216983.200000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2743925                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2743925                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2743925                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2743925                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2743925                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2743925                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 211071.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 211071.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 211071.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 211071.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 211071.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 211071.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 76313                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180451324                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 76569                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2356.715172                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.081659                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.918341                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902663                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097337                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9811253                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9811253                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7283485                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7283485                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21475                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21475                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17222                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17222                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17094738                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17094738                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17094738                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17094738                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       183291                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       183291                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       183291                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        183291                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       183291                       # number of overall misses
system.cpu2.dcache.overall_misses::total       183291                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  22109732075                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22109732075                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22109732075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22109732075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22109732075                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22109732075                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9994544                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9994544                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7283485                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7283485                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17222                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17222                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17278029                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17278029                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17278029                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17278029                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018339                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018339                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010608                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010608                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010608                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010608                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 120626.392321                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120626.392321                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120626.392321                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120626.392321                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120626.392321                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120626.392321                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21538                       # number of writebacks
system.cpu2.dcache.writebacks::total            21538                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106978                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106978                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106978                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106978                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106978                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106978                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        76313                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        76313                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        76313                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        76313                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        76313                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        76313                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8267943128                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8267943128                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8267943128                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8267943128                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8267943128                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8267943128                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007635                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007635                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004417                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004417                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004417                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004417                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108342.525232                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108342.525232                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 108342.525232                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108342.525232                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 108342.525232                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108342.525232                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
