#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ndn5_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4114.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_10.clk[0] (.latch)                                          0.042     0.042
ndn5_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
new_[2236]_.in[1] (.names)                                       0.500     0.667
new_[2236]_.out[0] (.names)                                      0.235     0.902
new_n_n3976_.in[3] (.names)                                      0.100     1.002
new_n_n3976_.out[0] (.names)                                     0.235     1.237
new_n_n3434_.in[0] (.names)                                      0.336     1.572
new_n_n3434_.out[0] (.names)                                     0.235     1.807
new_n_n3359_.in[1] (.names)                                      0.447     2.255
new_n_n3359_.out[0] (.names)                                     0.235     2.490
new_n_n4123_.in[0] (.names)                                      0.470     2.960
new_n_n4123_.out[0] (.names)                                     0.235     3.195
new_[7223]_.in[0] (.names)                                       0.330     3.525
new_[7223]_.out[0] (.names)                                      0.235     3.760
new_[1723]_.in[1] (.names)                                       0.337     4.097
new_[1723]_.out[0] (.names)                                      0.235     4.332
new_n_n4160_.in[2] (.names)                                      0.456     4.788
new_n_n4160_.out[0] (.names)                                     0.235     5.023
new_[7244]_.in[1] (.names)                                       0.100     5.123
new_[7244]_.out[0] (.names)                                      0.235     5.358
new_n_n3135_.in[3] (.names)                                      0.100     5.458
new_n_n3135_.out[0] (.names)                                     0.235     5.693
new_n_n4168_.in[2] (.names)                                      0.100     5.793
new_n_n4168_.out[0] (.names)                                     0.235     6.028
n683.in[1] (.names)                                              0.307     6.335
n683.out[0] (.names)                                             0.235     6.570
n_n4114.D[0] (.latch)                                            0.000     6.570
data arrival time                                                          6.570

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4114.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.570
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.594


#Path 2
Startpoint: ndn5_10.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4167.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_10.clk[0] (.latch)                                          0.042     0.042
ndn5_10.Q[0] (.latch) [clock-to-output]                          0.124     0.166
new_[2236]_.in[1] (.names)                                       0.500     0.667
new_[2236]_.out[0] (.names)                                      0.235     0.902
new_n_n3976_.in[3] (.names)                                      0.100     1.002
new_n_n3976_.out[0] (.names)                                     0.235     1.237
new_n_n3434_.in[0] (.names)                                      0.336     1.572
new_n_n3434_.out[0] (.names)                                     0.235     1.807
new_n_n3359_.in[1] (.names)                                      0.447     2.255
new_n_n3359_.out[0] (.names)                                     0.235     2.490
new_n_n4123_.in[0] (.names)                                      0.470     2.960
new_n_n4123_.out[0] (.names)                                     0.235     3.195
new_[7223]_.in[0] (.names)                                       0.330     3.525
new_[7223]_.out[0] (.names)                                      0.235     3.760
new_[1723]_.in[1] (.names)                                       0.337     4.097
new_[1723]_.out[0] (.names)                                      0.235     4.332
new_n_n4160_.in[2] (.names)                                      0.456     4.788
new_n_n4160_.out[0] (.names)                                     0.235     5.023
new_[7244]_.in[1] (.names)                                       0.100     5.123
new_[7244]_.out[0] (.names)                                      0.235     5.358
new_n_n3135_.in[3] (.names)                                      0.100     5.458
new_n_n3135_.out[0] (.names)                                     0.235     5.693
new_n_n4168_.in[2] (.names)                                      0.100     5.793
new_n_n4168_.out[0] (.names)                                     0.235     6.028
n1610.in[1] (.names)                                             0.307     6.335
n1610.out[0] (.names)                                            0.235     6.570
n_n4167.D[0] (.latch)                                            0.000     6.570
data arrival time                                                          6.570

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4167.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.570
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.594


#Path 3
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_2_.in[3] (.names)                                       0.503     0.670
new_nrq5_2_.out[0] (.names)                                      0.235     0.905
new_n_n3837_.in[2] (.names)                                      0.772     1.677
new_n_n3837_.out[0] (.names)                                     0.235     1.912
new_n_n3991_.in[3] (.names)                                      0.485     2.397
new_n_n3991_.out[0] (.names)                                     0.235     2.632
new_n_n3888_.in[1] (.names)                                      0.335     2.966
new_n_n3888_.out[0] (.names)                                     0.235     3.201
new_n_n4017_.in[1] (.names)                                      0.100     3.301
new_n_n4017_.out[0] (.names)                                     0.235     3.536
new_n_n3925_.in[1] (.names)                                      0.100     3.636
new_n_n3925_.out[0] (.names)                                     0.235     3.871
new_n_n4082_.in[1] (.names)                                      0.577     4.448
new_n_n4082_.out[0] (.names)                                     0.235     4.683
new_n_n3948_.in[1] (.names)                                      0.100     4.783
new_n_n3948_.out[0] (.names)                                     0.235     5.018
new_n_n4144_.in[1] (.names)                                      0.100     5.118
new_n_n4144_.out[0] (.names)                                     0.235     5.353
new_[1249]_.in[1] (.names)                                       0.480     5.834
new_[1249]_.out[0] (.names)                                      0.235     6.069
n1405.in[1] (.names)                                             0.100     6.169
n1405.out[0] (.names)                                            0.235     6.404
n_n4145.D[0] (.latch)                                            0.000     6.404
data arrival time                                                          6.404

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.427


#Path 4
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_2_.in[3] (.names)                                       0.503     0.670
new_nrq5_2_.out[0] (.names)                                      0.235     0.905
new_n_n3837_.in[2] (.names)                                      0.772     1.677
new_n_n3837_.out[0] (.names)                                     0.235     1.912
new_n_n3991_.in[3] (.names)                                      0.485     2.397
new_n_n3991_.out[0] (.names)                                     0.235     2.632
new_n_n3888_.in[1] (.names)                                      0.335     2.966
new_n_n3888_.out[0] (.names)                                     0.235     3.201
new_n_n4017_.in[1] (.names)                                      0.100     3.301
new_n_n4017_.out[0] (.names)                                     0.235     3.536
new_n_n3925_.in[1] (.names)                                      0.100     3.636
new_n_n3925_.out[0] (.names)                                     0.235     3.871
new_n_n4082_.in[1] (.names)                                      0.577     4.448
new_n_n4082_.out[0] (.names)                                     0.235     4.683
new_n_n3948_.in[1] (.names)                                      0.100     4.783
new_n_n3948_.out[0] (.names)                                     0.235     5.018
new_n_n4144_.in[1] (.names)                                      0.100     5.118
new_n_n4144_.out[0] (.names)                                     0.235     5.353
new_n_n3403_.in[1] (.names)                                      0.100     5.453
new_n_n3403_.out[0] (.names)                                     0.235     5.688
new_[1216]_.in[2] (.names)                                       0.100     5.788
new_[1216]_.out[0] (.names)                                      0.235     6.023
n1480.in[1] (.names)                                             0.100     6.123
n1480.out[0] (.names)                                            0.235     6.358
n_n3912.D[0] (.latch)                                            0.000     6.358
data arrival time                                                          6.358

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3912.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.382


#Path 5
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : [841]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_2_.in[3] (.names)                                       0.503     0.670
new_nrq5_2_.out[0] (.names)                                      0.235     0.905
new_n_n3837_.in[2] (.names)                                      0.772     1.677
new_n_n3837_.out[0] (.names)                                     0.235     1.912
new_n_n3991_.in[3] (.names)                                      0.485     2.397
new_n_n3991_.out[0] (.names)                                     0.235     2.632
new_n_n3888_.in[1] (.names)                                      0.335     2.966
new_n_n3888_.out[0] (.names)                                     0.235     3.201
new_n_n4017_.in[1] (.names)                                      0.100     3.301
new_n_n4017_.out[0] (.names)                                     0.235     3.536
new_n_n3925_.in[1] (.names)                                      0.100     3.636
new_n_n3925_.out[0] (.names)                                     0.235     3.871
new_n_n4082_.in[1] (.names)                                      0.577     4.448
new_n_n4082_.out[0] (.names)                                     0.235     4.683
new_n_n3948_.in[1] (.names)                                      0.100     4.783
new_n_n3948_.out[0] (.names)                                     0.235     5.018
new_n_n4144_.in[1] (.names)                                      0.100     5.118
new_n_n4144_.out[0] (.names)                                     0.235     5.353
new_n_n3403_.in[1] (.names)                                      0.100     5.453
new_n_n3403_.out[0] (.names)                                     0.235     5.688
new_n_n4196_.in[1] (.names)                                      0.100     5.788
new_n_n4196_.out[0] (.names)                                     0.235     6.023
[841]_i2.in[1] (.names)                                          0.100     6.123
[841]_i2.out[0] (.names)                                         0.235     6.358
[841]_o2.D[0] (.latch)                                           0.000     6.358
data arrival time                                                          6.358

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[841]_o2.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.382


#Path 6
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : [1347]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_2_.in[3] (.names)                                       0.503     0.670
new_nrq5_2_.out[0] (.names)                                      0.235     0.905
new_n_n3837_.in[2] (.names)                                      0.772     1.677
new_n_n3837_.out[0] (.names)                                     0.235     1.912
new_n_n3991_.in[3] (.names)                                      0.485     2.397
new_n_n3991_.out[0] (.names)                                     0.235     2.632
new_n_n3888_.in[1] (.names)                                      0.335     2.966
new_n_n3888_.out[0] (.names)                                     0.235     3.201
new_n_n4017_.in[1] (.names)                                      0.100     3.301
new_n_n4017_.out[0] (.names)                                     0.235     3.536
new_n_n3925_.in[1] (.names)                                      0.100     3.636
new_n_n3925_.out[0] (.names)                                     0.235     3.871
new_n_n4082_.in[1] (.names)                                      0.577     4.448
new_n_n4082_.out[0] (.names)                                     0.235     4.683
new_n_n3948_.in[1] (.names)                                      0.100     4.783
new_n_n3948_.out[0] (.names)                                     0.235     5.018
new_n_n4144_.in[1] (.names)                                      0.100     5.118
new_n_n4144_.out[0] (.names)                                     0.235     5.353
new_n_n3403_.in[1] (.names)                                      0.100     5.453
new_n_n3403_.out[0] (.names)                                     0.235     5.688
new_n_n4196_.in[1] (.names)                                      0.100     5.788
new_n_n4196_.out[0] (.names)                                     0.235     6.023
[1347]_i2.in[2] (.names)                                         0.100     6.123
[1347]_i2.out[0] (.names)                                        0.235     6.358
[1347]_o2.D[0] (.latch)                                          0.000     6.358
data arrival time                                                          6.358

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1347]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.382


#Path 7
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : [1348]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_2_.in[3] (.names)                                       0.503     0.670
new_nrq5_2_.out[0] (.names)                                      0.235     0.905
new_n_n3837_.in[2] (.names)                                      0.772     1.677
new_n_n3837_.out[0] (.names)                                     0.235     1.912
new_n_n3991_.in[3] (.names)                                      0.485     2.397
new_n_n3991_.out[0] (.names)                                     0.235     2.632
new_n_n3888_.in[1] (.names)                                      0.335     2.966
new_n_n3888_.out[0] (.names)                                     0.235     3.201
new_n_n4017_.in[1] (.names)                                      0.100     3.301
new_n_n4017_.out[0] (.names)                                     0.235     3.536
new_n_n3925_.in[1] (.names)                                      0.100     3.636
new_n_n3925_.out[0] (.names)                                     0.235     3.871
new_n_n4082_.in[1] (.names)                                      0.577     4.448
new_n_n4082_.out[0] (.names)                                     0.235     4.683
new_n_n3948_.in[1] (.names)                                      0.100     4.783
new_n_n3948_.out[0] (.names)                                     0.235     5.018
new_n_n4144_.in[1] (.names)                                      0.100     5.118
new_n_n4144_.out[0] (.names)                                     0.235     5.353
new_n_n3403_.in[1] (.names)                                      0.100     5.453
new_n_n3403_.out[0] (.names)                                     0.235     5.688
new_n_n4196_.in[1] (.names)                                      0.100     5.788
new_n_n4196_.out[0] (.names)                                     0.235     6.023
[1348]_i2.in[2] (.names)                                         0.100     6.123
[1348]_i2.out[0] (.names)                                        0.235     6.358
[1348]_o2.D[0] (.latch)                                          0.000     6.358
data arrival time                                                          6.358

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1348]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.382


#Path 8
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3788.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_n_n4202_.in[3] (.names)                                      0.471     3.439
new_n_n4202_.out[0] (.names)                                     0.235     3.674
new_[1938]_.in[1] (.names)                                       0.100     3.774
new_[1938]_.out[0] (.names)                                      0.235     4.009
new_n_n4189_.in[3] (.names)                                      0.100     4.109
new_n_n4189_.out[0] (.names)                                     0.235     4.344
new_[1730]_.in[0] (.names)                                       0.100     4.444
new_[1730]_.out[0] (.names)                                      0.235     4.679
new_[1133]_.in[3] (.names)                                       0.647     5.326
new_[1133]_.out[0] (.names)                                      0.235     5.561
n1685.in[0] (.names)                                             0.478     6.039
n1685.out[0] (.names)                                            0.235     6.274
n_n3788.D[0] (.latch)                                            0.000     6.274
data arrival time                                                          6.274

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3788.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.274
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.298


#Path 9
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : [1346]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_2_.in[3] (.names)                                       0.503     0.670
new_nrq5_2_.out[0] (.names)                                      0.235     0.905
new_n_n3837_.in[2] (.names)                                      0.772     1.677
new_n_n3837_.out[0] (.names)                                     0.235     1.912
new_n_n3991_.in[3] (.names)                                      0.485     2.397
new_n_n3991_.out[0] (.names)                                     0.235     2.632
new_n_n3888_.in[1] (.names)                                      0.335     2.966
new_n_n3888_.out[0] (.names)                                     0.235     3.201
new_n_n4017_.in[1] (.names)                                      0.100     3.301
new_n_n4017_.out[0] (.names)                                     0.235     3.536
new_n_n3925_.in[1] (.names)                                      0.100     3.636
new_n_n3925_.out[0] (.names)                                     0.235     3.871
new_n_n4082_.in[1] (.names)                                      0.577     4.448
new_n_n4082_.out[0] (.names)                                     0.235     4.683
new_n_n3948_.in[1] (.names)                                      0.100     4.783
new_n_n3948_.out[0] (.names)                                     0.235     5.018
new_n_n4144_.in[1] (.names)                                      0.100     5.118
new_n_n4144_.out[0] (.names)                                     0.235     5.353
new_n_n3403_.in[1] (.names)                                      0.100     5.453
new_n_n3403_.out[0] (.names)                                     0.235     5.688
[1346]_i2.in[1] (.names)                                         0.332     6.021
[1346]_i2.out[0] (.names)                                        0.235     6.256
[1346]_o2.D[0] (.latch)                                          0.000     6.256
data arrival time                                                          6.256

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1346]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.256
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.279


#Path 10
Startpoint: n_n3535.Q[0] (.latch clocked by pclk)
Endpoint  : nak3_9_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3535.clk[0] (.latch)                                          0.042     0.042
n_n3535.Q[0] (.latch) [clock-to-output]                          0.124     0.166
new_[7410]_.in[0] (.names)                                       0.496     0.662
new_[7410]_.out[0] (.names)                                      0.235     0.897
new_[1320]_.in[0] (.names)                                       0.455     1.352
new_[1320]_.out[0] (.names)                                      0.235     1.587
new_[7424]_.in[0] (.names)                                       0.100     1.687
new_[7424]_.out[0] (.names)                                      0.235     1.922
new_[7433]_.in[1] (.names)                                       0.449     2.371
new_[7433]_.out[0] (.names)                                      0.235     2.606
new_[7436]_.in[1] (.names)                                       0.449     3.054
new_[7436]_.out[0] (.names)                                      0.235     3.289
new_n_n3396_.in[2] (.names)                                      0.100     3.389
new_n_n3396_.out[0] (.names)                                     0.235     3.624
new_[1302]_.in[0] (.names)                                       0.332     3.957
new_[1302]_.out[0] (.names)                                      0.235     4.192
new_n_n3581_.in[0] (.names)                                      0.100     4.292
new_n_n3581_.out[0] (.names)                                     0.235     4.527
new_n_n3512_.in[2] (.names)                                      0.480     5.007
new_n_n3512_.out[0] (.names)                                     0.235     5.242
new_n_n3883_.in[3] (.names)                                      0.100     5.342
new_n_n3883_.out[0] (.names)                                     0.235     5.577
new_[989]_.in[2] (.names)                                        0.100     5.677
new_[989]_.out[0] (.names)                                       0.235     5.912
nak3_9_i2.in[0] (.names)                                         0.100     6.012
nak3_9_i2.out[0] (.names)                                        0.235     6.247
nak3_9_o2.D[0] (.latch)                                          0.000     6.247
data arrival time                                                          6.247

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nak3_9_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.270


#Path 11
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4083.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_2_.in[3] (.names)                                       0.503     0.670
new_nrq5_2_.out[0] (.names)                                      0.235     0.905
new_n_n3837_.in[2] (.names)                                      0.772     1.677
new_n_n3837_.out[0] (.names)                                     0.235     1.912
new_n_n3991_.in[3] (.names)                                      0.485     2.397
new_n_n3991_.out[0] (.names)                                     0.235     2.632
new_n_n3888_.in[1] (.names)                                      0.335     2.966
new_n_n3888_.out[0] (.names)                                     0.235     3.201
new_n_n4017_.in[1] (.names)                                      0.100     3.301
new_n_n4017_.out[0] (.names)                                     0.235     3.536
new_n_n3925_.in[1] (.names)                                      0.100     3.636
new_n_n3925_.out[0] (.names)                                     0.235     3.871
new_n_n4082_.in[1] (.names)                                      0.577     4.448
new_n_n4082_.out[0] (.names)                                     0.235     4.683
new_[1671]_.in[3] (.names)                                       0.479     5.162
new_[1671]_.out[0] (.names)                                      0.235     5.397
n758.in[2] (.names)                                              0.483     5.881
n758.out[0] (.names)                                             0.235     6.116
n_n4083.D[0] (.latch)                                            0.000     6.116
data arrival time                                                          6.116

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4083.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.116
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.139


#Path 12
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3540.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_n_n4202_.in[3] (.names)                                      0.471     3.439
new_n_n4202_.out[0] (.names)                                     0.235     3.674
new_[1938]_.in[1] (.names)                                       0.100     3.774
new_[1938]_.out[0] (.names)                                      0.235     4.009
new_n_n4189_.in[3] (.names)                                      0.100     4.109
new_n_n4189_.out[0] (.names)                                     0.235     4.344
new_[1730]_.in[0] (.names)                                       0.100     4.444
new_[1730]_.out[0] (.names)                                      0.235     4.679
new_[1577]_.in[3] (.names)                                       0.550     5.229
new_[1577]_.out[0] (.names)                                      0.235     5.464
n921.in[0] (.names)                                              0.386     5.850
n921.out[0] (.names)                                             0.235     6.085
n_n3540.D[0] (.latch)                                            0.000     6.085
data arrival time                                                          6.085

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3540.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.108


#Path 13
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3274.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_n_n4202_.in[3] (.names)                                      0.471     3.439
new_n_n4202_.out[0] (.names)                                     0.235     3.674
new_[1938]_.in[1] (.names)                                       0.100     3.774
new_[1938]_.out[0] (.names)                                      0.235     4.009
new_n_n4189_.in[3] (.names)                                      0.100     4.109
new_n_n4189_.out[0] (.names)                                     0.235     4.344
new_[1730]_.in[0] (.names)                                       0.100     4.444
new_[1730]_.out[0] (.names)                                      0.235     4.679
new_n_n3857_.in[3] (.names)                                      0.550     5.229
new_n_n3857_.out[0] (.names)                                     0.235     5.464
n1945.in[2] (.names)                                             0.335     5.798
n1945.out[0] (.names)                                            0.235     6.033
n_n3274.D[0] (.latch)                                            0.000     6.033
data arrival time                                                          6.033

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3274.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.033
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.057


#Path 14
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4171.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[2074]_.in[1] (.names)                                       0.602     4.479
new_[2074]_.out[0] (.names)                                      0.235     4.714
new_[2069]_.in[2] (.names)                                       0.407     5.122
new_[2069]_.out[0] (.names)                                      0.235     5.357
n238.in[1] (.names)                                              0.432     5.789
n238.out[0] (.names)                                             0.235     6.024
n_n4171.D[0] (.latch)                                            0.000     6.024
data arrival time                                                          6.024

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4171.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.024
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.047


#Path 15
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3949.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_2_.in[3] (.names)                                       0.503     0.670
new_nrq5_2_.out[0] (.names)                                      0.235     0.905
new_n_n3837_.in[2] (.names)                                      0.772     1.677
new_n_n3837_.out[0] (.names)                                     0.235     1.912
new_n_n3991_.in[3] (.names)                                      0.485     2.397
new_n_n3991_.out[0] (.names)                                     0.235     2.632
new_n_n3888_.in[1] (.names)                                      0.335     2.966
new_n_n3888_.out[0] (.names)                                     0.235     3.201
new_n_n4017_.in[1] (.names)                                      0.100     3.301
new_n_n4017_.out[0] (.names)                                     0.235     3.536
new_n_n3925_.in[1] (.names)                                      0.100     3.636
new_n_n3925_.out[0] (.names)                                     0.235     3.871
new_n_n4082_.in[1] (.names)                                      0.577     4.448
new_n_n4082_.out[0] (.names)                                     0.235     4.683
new_n_n3948_.in[1] (.names)                                      0.100     4.783
new_n_n3948_.out[0] (.names)                                     0.235     5.018
new_[1969]_.in[1] (.names)                                       0.332     5.351
new_[1969]_.out[0] (.names)                                      0.235     5.586
n303.in[1] (.names)                                              0.100     5.686
n303.out[0] (.names)                                             0.235     5.921
n_n3949.D[0] (.latch)                                            0.000     5.921
data arrival time                                                          5.921

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3949.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.944


#Path 16
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3884.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[2104]_.in[0] (.names)                                       0.100     3.816
new_[2104]_.out[0] (.names)                                      0.235     4.051
new_n_n3236_.in[3] (.names)                                      0.100     4.151
new_n_n3236_.out[0] (.names)                                     0.235     4.386
new_[1639]_.in[0] (.names)                                       0.100     4.486
new_[1639]_.out[0] (.names)                                      0.235     4.721
new_n_n3729_.in[3] (.names)                                      0.100     4.821
new_n_n3729_.out[0] (.names)                                     0.235     5.056
n1815.in[2] (.names)                                             0.590     5.645
n1815.out[0] (.names)                                            0.235     5.880
n_n3884.D[0] (.latch)                                            0.000     5.880
data arrival time                                                          5.880

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3884.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.880
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.904


#Path 17
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_n_n4202_.in[3] (.names)                                      0.471     3.439
new_n_n4202_.out[0] (.names)                                     0.235     3.674
new_[1938]_.in[1] (.names)                                       0.100     3.774
new_[1938]_.out[0] (.names)                                      0.235     4.009
new_n_n4189_.in[3] (.names)                                      0.100     4.109
new_n_n4189_.out[0] (.names)                                     0.235     4.344
new_[1730]_.in[0] (.names)                                       0.100     4.444
new_[1730]_.out[0] (.names)                                      0.235     4.679
new_n_n3857_.in[3] (.names)                                      0.550     5.229
new_n_n3857_.out[0] (.names)                                     0.235     5.464
n688.in[2] (.names)                                              0.100     5.564
n688.out[0] (.names)                                             0.235     5.799
n_n3821.D[0] (.latch)                                            0.000     5.799
data arrival time                                                          5.799

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3821.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.799
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.822


#Path 18
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4158.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[2104]_.in[0] (.names)                                       0.100     3.816
new_[2104]_.out[0] (.names)                                      0.235     4.051
new_n_n3236_.in[3] (.names)                                      0.100     4.151
new_n_n3236_.out[0] (.names)                                     0.235     4.386
new_[1639]_.in[0] (.names)                                       0.100     4.486
new_[1639]_.out[0] (.names)                                      0.235     4.721
new_n_n3729_.in[3] (.names)                                      0.100     4.821
new_n_n3729_.out[0] (.names)                                     0.235     5.056
new_n_n3746_.in[2] (.names)                                      0.100     5.156
new_n_n3746_.out[0] (.names)                                     0.235     5.391
n1086.in[1] (.names)                                             0.100     5.491
n1086.out[0] (.names)                                            0.235     5.726
n_n4158.D[0] (.latch)                                            0.000     5.726
data arrival time                                                          5.726

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4158.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.726
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.749


#Path 19
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[2104]_.in[0] (.names)                                       0.100     3.816
new_[2104]_.out[0] (.names)                                      0.235     4.051
new_n_n3236_.in[3] (.names)                                      0.100     4.151
new_n_n3236_.out[0] (.names)                                     0.235     4.386
new_[1639]_.in[0] (.names)                                       0.100     4.486
new_[1639]_.out[0] (.names)                                      0.235     4.721
new_n_n3729_.in[3] (.names)                                      0.100     4.821
new_n_n3729_.out[0] (.names)                                     0.235     5.056
new_n_n3746_.in[2] (.names)                                      0.100     5.156
new_n_n3746_.out[0] (.names)                                     0.235     5.391
n1645.in[2] (.names)                                             0.100     5.491
n1645.out[0] (.names)                                            0.235     5.726
n_n3336.D[0] (.latch)                                            0.000     5.726
data arrival time                                                          5.726

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3336.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.726
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.749


#Path 20
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[2074]_.in[1] (.names)                                       0.602     4.479
new_[2074]_.out[0] (.names)                                      0.235     4.714
new_[1599]_.in[2] (.names)                                       0.409     5.123
new_[1599]_.out[0] (.names)                                      0.235     5.358
n881.in[1] (.names)                                              0.100     5.458
n881.out[0] (.names)                                             0.235     5.693
n_n4093.D[0] (.latch)                                            0.000     5.693
data arrival time                                                          5.693

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.693
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.717


#Path 21
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3369.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[2074]_.in[1] (.names)                                       0.602     4.479
new_[2074]_.out[0] (.names)                                      0.235     4.714
new_[1815]_.in[2] (.names)                                       0.409     5.123
new_[1815]_.out[0] (.names)                                      0.235     5.358
n578.in[1] (.names)                                              0.100     5.458
n578.out[0] (.names)                                             0.235     5.693
n_n3369.D[0] (.latch)                                            0.000     5.693
data arrival time                                                          5.693

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3369.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.693
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.717


#Path 22
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4246.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[2074]_.in[1] (.names)                                       0.602     4.479
new_[2074]_.out[0] (.names)                                      0.235     4.714
new_[1454]_.in[2] (.names)                                       0.409     5.123
new_[1454]_.out[0] (.names)                                      0.235     5.358
n1136.in[1] (.names)                                             0.100     5.458
n1136.out[0] (.names)                                            0.235     5.693
n_n4246.D[0] (.latch)                                            0.000     5.693
data arrival time                                                          5.693

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4246.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.693
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.717


#Path 23
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3947.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_n_n4202_.in[3] (.names)                                      0.471     3.439
new_n_n4202_.out[0] (.names)                                     0.235     3.674
new_[1938]_.in[1] (.names)                                       0.100     3.774
new_[1938]_.out[0] (.names)                                      0.235     4.009
new_n_n4189_.in[3] (.names)                                      0.100     4.109
new_n_n4189_.out[0] (.names)                                     0.235     4.344
new_[869]_.in[0] (.names)                                        0.100     4.444
new_[869]_.out[0] (.names)                                       0.235     4.679
n1076.in[1] (.names)                                             0.744     5.423
n1076.out[0] (.names)                                            0.235     5.658
n_n3947.D[0] (.latch)                                            0.000     5.658
data arrival time                                                          5.658

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3947.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.658
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.681


#Path 24
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_n_n4202_.in[3] (.names)                                      0.471     3.439
new_n_n4202_.out[0] (.names)                                     0.235     3.674
new_[1938]_.in[1] (.names)                                       0.100     3.774
new_[1938]_.out[0] (.names)                                      0.235     4.009
new_n_n4189_.in[3] (.names)                                      0.100     4.109
new_n_n4189_.out[0] (.names)                                     0.235     4.344
new_[869]_.in[0] (.names)                                        0.100     4.444
new_[869]_.out[0] (.names)                                       0.235     4.679
n1016.in[1] (.names)                                             0.744     5.423
n1016.out[0] (.names)                                            0.235     5.658
n_n3931.D[0] (.latch)                                            0.000     5.658
data arrival time                                                          5.658

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3931.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.658
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.681


#Path 25
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[2074]_.in[1] (.names)                                       0.602     4.479
new_[2074]_.out[0] (.names)                                      0.235     4.714
new_[1447]_.in[2] (.names)                                       0.100     4.814
new_[1447]_.out[0] (.names)                                      0.235     5.049
n1146.in[1] (.names)                                             0.338     5.387
n1146.out[0] (.names)                                            0.235     5.622
n_n3340.D[0] (.latch)                                            0.000     5.622
data arrival time                                                          5.622

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3340.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.622
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.646


#Path 26
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3513.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[2104]_.in[0] (.names)                                       0.100     3.816
new_[2104]_.out[0] (.names)                                      0.235     4.051
new_n_n3236_.in[3] (.names)                                      0.100     4.151
new_n_n3236_.out[0] (.names)                                     0.235     4.386
new_[1639]_.in[0] (.names)                                       0.100     4.486
new_[1639]_.out[0] (.names)                                      0.235     4.721
new_[1546]_.in[3] (.names)                                       0.330     5.051
new_[1546]_.out[0] (.names)                                      0.235     5.286
n986.in[3] (.names)                                              0.100     5.386
n986.out[0] (.names)                                             0.235     5.621
n_n3513.D[0] (.latch)                                            0.000     5.621
data arrival time                                                          5.621

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3513.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.621
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.644


#Path 27
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[2074]_.in[1] (.names)                                       0.602     4.479
new_[2074]_.out[0] (.names)                                      0.235     4.714
new_[1618]_.in[2] (.names)                                       0.335     5.049
new_[1618]_.out[0] (.names)                                      0.235     5.284
n846.in[1] (.names)                                              0.100     5.384
n846.out[0] (.names)                                             0.235     5.619
n_n4212.D[0] (.latch)                                            0.000     5.619
data arrival time                                                          5.619

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4212.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.619
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.642


#Path 28
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3908.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[2104]_.in[0] (.names)                                       0.100     3.816
new_[2104]_.out[0] (.names)                                      0.235     4.051
new_n_n3236_.in[3] (.names)                                      0.100     4.151
new_n_n3236_.out[0] (.names)                                     0.235     4.386
new_[857]_.in[0] (.names)                                        0.100     4.486
new_[857]_.out[0] (.names)                                       0.235     4.721
n438.in[2] (.names)                                              0.482     5.203
n438.out[0] (.names)                                             0.235     5.438
n_n3908.D[0] (.latch)                                            0.000     5.438
data arrival time                                                          5.438

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3908.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.438
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.462


#Path 29
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4018.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_2_.in[3] (.names)                                       0.503     0.670
new_nrq5_2_.out[0] (.names)                                      0.235     0.905
new_n_n3837_.in[2] (.names)                                      0.772     1.677
new_n_n3837_.out[0] (.names)                                     0.235     1.912
new_n_n3991_.in[3] (.names)                                      0.485     2.397
new_n_n3991_.out[0] (.names)                                     0.235     2.632
new_n_n3888_.in[1] (.names)                                      0.335     2.966
new_n_n3888_.out[0] (.names)                                     0.235     3.201
new_[907]_.in[2] (.names)                                        0.336     3.537
new_[907]_.out[0] (.names)                                       0.235     3.772
new_[7361]_.in[1] (.names)                                       0.430     4.202
new_[7361]_.out[0] (.names)                                      0.235     4.437
new_[7364]_.in[3] (.names)                                       0.427     4.864
new_[7364]_.out[0] (.names)                                      0.235     5.099
n1221.in[2] (.names)                                             0.100     5.199
n1221.out[0] (.names)                                            0.235     5.434
n_n4018.D[0] (.latch)                                            0.000     5.434
data arrival time                                                          5.434

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4018.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.458


#Path 30
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4060.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[963]_.in[0] (.names)                                        0.602     4.479
new_[963]_.out[0] (.names)                                       0.235     4.714
n2010.in[0] (.names)                                             0.472     5.187
n2010.out[0] (.names)                                            0.235     5.422
n_n4060.D[0] (.latch)                                            0.000     5.422
data arrival time                                                          5.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4060.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.422
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.445


#Path 31
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3791.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[2104]_.in[0] (.names)                                       0.100     3.816
new_[2104]_.out[0] (.names)                                      0.235     4.051
new_n_n3236_.in[3] (.names)                                      0.100     4.151
new_n_n3236_.out[0] (.names)                                     0.235     4.386
new_[857]_.in[0] (.names)                                        0.100     4.486
new_[857]_.out[0] (.names)                                       0.235     4.721
n273.in[1] (.names)                                              0.461     5.182
n273.out[0] (.names)                                             0.235     5.417
n_n3791.D[0] (.latch)                                            0.000     5.417
data arrival time                                                          5.417

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3791.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.417
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.441


#Path 32
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3996.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[1528]_.in[2] (.names)                                       0.612     4.489
new_[1528]_.out[0] (.names)                                      0.235     4.724
n1021.in[1] (.names)                                             0.451     5.175
n1021.out[0] (.names)                                            0.235     5.410
n_n3996.D[0] (.latch)                                            0.000     5.410
data arrival time                                                          5.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3996.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.433


#Path 33
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3713.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[2104]_.in[0] (.names)                                       0.100     3.816
new_[2104]_.out[0] (.names)                                      0.235     4.051
new_n_n3236_.in[3] (.names)                                      0.100     4.151
new_n_n3236_.out[0] (.names)                                     0.235     4.386
new_[1639]_.in[0] (.names)                                       0.100     4.486
new_[1639]_.out[0] (.names)                                      0.235     4.721
new_[1625]_.in[3] (.names)                                       0.100     4.821
new_[1625]_.out[0] (.names)                                      0.235     5.056
n826.in[0] (.names)                                              0.100     5.156
n826.out[0] (.names)                                             0.235     5.391
n_n3713.D[0] (.latch)                                            0.000     5.391
data arrival time                                                          5.391

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3713.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.391
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.414


#Path 34
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4079.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[2104]_.in[0] (.names)                                       0.100     3.816
new_[2104]_.out[0] (.names)                                      0.235     4.051
new_n_n3236_.in[3] (.names)                                      0.100     4.151
new_n_n3236_.out[0] (.names)                                     0.235     4.386
new_[1639]_.in[0] (.names)                                       0.100     4.486
new_[1639]_.out[0] (.names)                                      0.235     4.721
new_n_n3729_.in[3] (.names)                                      0.100     4.821
new_n_n3729_.out[0] (.names)                                     0.235     5.056
n1345.in[2] (.names)                                             0.100     5.156
n1345.out[0] (.names)                                            0.235     5.391
n_n4079.D[0] (.latch)                                            0.000     5.391
data arrival time                                                          5.391

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4079.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.391
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.414


#Path 35
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4126.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[2074]_.in[1] (.names)                                       0.602     4.479
new_[2074]_.out[0] (.names)                                      0.235     4.714
new_[1115]_.in[2] (.names)                                       0.100     4.814
new_[1115]_.out[0] (.names)                                      0.235     5.049
n1720.in[1] (.names)                                             0.100     5.149
n1720.out[0] (.names)                                            0.235     5.384
n_n4126.D[0] (.latch)                                            0.000     5.384
data arrival time                                                          5.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4126.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.408


#Path 36
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3283.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[2074]_.in[1] (.names)                                       0.602     4.479
new_[2074]_.out[0] (.names)                                      0.235     4.714
new_[1188]_.in[2] (.names)                                       0.100     4.814
new_[1188]_.out[0] (.names)                                      0.235     5.049
n1565.in[1] (.names)                                             0.100     5.149
n1565.out[0] (.names)                                            0.235     5.384
n_n3283.D[0] (.latch)                                            0.000     5.384
data arrival time                                                          5.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3283.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.408


#Path 37
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4004.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[2074]_.in[1] (.names)                                       0.602     4.479
new_[2074]_.out[0] (.names)                                      0.235     4.714
new_[1647]_.in[2] (.names)                                       0.100     4.814
new_[1647]_.out[0] (.names)                                      0.235     5.049
n806.in[3] (.names)                                              0.100     5.149
n806.out[0] (.names)                                             0.235     5.384
n_n4004.D[0] (.latch)                                            0.000     5.384
data arrival time                                                          5.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4004.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.408


#Path 38
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3961.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[2074]_.in[1] (.names)                                       0.602     4.479
new_[2074]_.out[0] (.names)                                      0.235     4.714
new_[1214]_.in[2] (.names)                                       0.100     4.814
new_[1214]_.out[0] (.names)                                      0.235     5.049
n1495.in[1] (.names)                                             0.100     5.149
n1495.out[0] (.names)                                            0.235     5.384
n_n3961.D[0] (.latch)                                            0.000     5.384
data arrival time                                                          5.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3961.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.408


#Path 39
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4036.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[2074]_.in[1] (.names)                                       0.602     4.479
new_[2074]_.out[0] (.names)                                      0.235     4.714
new_[1431]_.in[2] (.names)                                       0.100     4.814
new_[1431]_.out[0] (.names)                                      0.235     5.049
n1181.in[1] (.names)                                             0.100     5.149
n1181.out[0] (.names)                                            0.235     5.384
n_n4036.D[0] (.latch)                                            0.000     5.384
data arrival time                                                          5.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4036.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.408


#Path 40
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : [2016]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n218.in[1] (.names)                                              0.626     4.312
n218.out[0] (.names)                                             0.235     4.547
[2016]_i2.in[0] (.names)                                         0.554     5.100
[2016]_i2.out[0] (.names)                                        0.235     5.335
[2016]_o2.D[0] (.latch)                                          0.000     5.335
data arrival time                                                          5.335

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[2016]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.335
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.359


#Path 41
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3175.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n218.in[1] (.names)                                              0.626     4.312
n218.out[0] (.names)                                             0.235     4.547
n_n3175.D[0] (.latch)                                            0.715     5.262
data arrival time                                                          5.262

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3175.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.262
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.286


#Path 42
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : [2011]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1166.in[1] (.names)                                             0.626     4.312
n1166.out[0] (.names)                                            0.235     4.547
[2011]_i2.in[0] (.names)                                         0.340     4.887
[2011]_i2.out[0] (.names)                                        0.235     5.122
[2011]_o2.D[0] (.latch)                                          0.000     5.122
data arrival time                                                          5.122

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[2011]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.146


#Path 43
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[2104]_.in[0] (.names)                                       0.100     3.816
new_[2104]_.out[0] (.names)                                      0.235     4.051
new_n_n3236_.in[3] (.names)                                      0.100     4.151
new_n_n3236_.out[0] (.names)                                     0.235     4.386
n971.in[1] (.names)                                              0.486     4.871
n971.out[0] (.names)                                             0.235     5.106
n_n3212.D[0] (.latch)                                            0.000     5.106
data arrival time                                                          5.106

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3212.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.106
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.130


#Path 44
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[2104]_.in[0] (.names)                                       0.100     3.816
new_[2104]_.out[0] (.names)                                      0.235     4.051
new_[1539]_.in[3] (.names)                                       0.100     4.151
new_[1539]_.out[0] (.names)                                      0.235     4.386
n996.in[0] (.names)                                              0.478     4.864
n996.out[0] (.names)                                             0.235     5.099
n_n3774.D[0] (.latch)                                            0.000     5.099
data arrival time                                                          5.099

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3774.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.099
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.122


#Path 45
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4027.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[1390]_.in[2] (.names)                                       0.332     4.209
new_[1390]_.out[0] (.names)                                      0.235     4.444
n1265.in[2] (.names)                                             0.336     4.780
n1265.out[0] (.names)                                            0.235     5.015
n_n4027.D[0] (.latch)                                            0.000     5.015
data arrival time                                                          5.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4027.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.039


#Path 46
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3875.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_n_n4202_.in[3] (.names)                                      0.471     3.439
new_n_n4202_.out[0] (.names)                                     0.235     3.674
new_[1938]_.in[1] (.names)                                       0.100     3.774
new_[1938]_.out[0] (.names)                                      0.235     4.009
new_[1693]_.in[3] (.names)                                       0.100     4.109
new_[1693]_.out[0] (.names)                                      0.235     4.344
n708.in[0] (.names)                                              0.433     4.777
n708.out[0] (.names)                                             0.235     5.012
n_n3875.D[0] (.latch)                                            0.000     5.012
data arrival time                                                          5.012

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3875.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.012
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.036


#Path 47
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3529.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_n_n4202_.in[3] (.names)                                      0.471     3.439
new_n_n4202_.out[0] (.names)                                     0.235     3.674
new_[1938]_.in[1] (.names)                                       0.100     3.774
new_[1938]_.out[0] (.names)                                      0.235     4.009
new_[1656]_.in[3] (.names)                                       0.412     4.421
new_[1656]_.out[0] (.names)                                      0.235     4.656
n782.in[0] (.names)                                              0.100     4.756
n782.out[0] (.names)                                             0.235     4.991
n_n3529.D[0] (.latch)                                            0.000     4.991
data arrival time                                                          4.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3529.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.015


#Path 48
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[2104]_.in[0] (.names)                                       0.100     3.816
new_[2104]_.out[0] (.names)                                      0.235     4.051
new_n_n3236_.in[3] (.names)                                      0.100     4.151
new_n_n3236_.out[0] (.names)                                     0.235     4.386
n233.in[1] (.names)                                              0.340     4.726
n233.out[0] (.names)                                             0.235     4.961
n_n3489.D[0] (.latch)                                            0.000     4.961
data arrival time                                                          4.961

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3489.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.961
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.984


#Path 49
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3862.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[2104]_.in[0] (.names)                                       0.100     3.816
new_[2104]_.out[0] (.names)                                      0.235     4.051
new_[1157]_.in[3] (.names)                                       0.332     4.383
new_[1157]_.out[0] (.names)                                      0.235     4.618
n1630.in[3] (.names)                                             0.100     4.718
n1630.out[0] (.names)                                            0.235     4.953
n_n3862.D[0] (.latch)                                            0.000     4.953
data arrival time                                                          4.953

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3862.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.953
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.977


#Path 50
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3838.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_[1826]_.in[1] (.names)                                       0.335     3.876
new_[1826]_.out[0] (.names)                                      0.235     4.111
n558.in[0] (.names)                                              0.593     4.704
n558.out[0] (.names)                                             0.235     4.939
n_n3838.D[0] (.latch)                                            0.000     4.939
data arrival time                                                          4.939

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3838.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.939
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.963


#Path 51
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3460.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_[7512]_.in[2] (.names)                                       0.447     3.989
new_[7512]_.out[0] (.names)                                      0.235     4.224
n2085.in[1] (.names)                                             0.475     4.699
n2085.out[0] (.names)                                            0.235     4.934
n_n3460.D[0] (.latch)                                            0.000     4.934
data arrival time                                                          4.934

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3460.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.957


#Path 52
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n4000_.in[1] (.names)                                      0.100     3.642
new_n_n4000_.out[0] (.names)                                     0.235     3.877
new_[1007]_.in[1] (.names)                                       0.478     4.355
new_[1007]_.out[0] (.names)                                      0.235     4.590
n1920.in[1] (.names)                                             0.100     4.690
n1920.out[0] (.names)                                            0.235     4.925
n_n4214.D[0] (.latch)                                            0.000     4.925
data arrival time                                                          4.925

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4214.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.925
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.948


#Path 53
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3815.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_n_n4202_.in[3] (.names)                                      0.471     3.439
new_n_n4202_.out[0] (.names)                                     0.235     3.674
new_[1938]_.in[1] (.names)                                       0.100     3.774
new_[1938]_.out[0] (.names)                                      0.235     4.009
new_n_n4189_.in[3] (.names)                                      0.100     4.109
new_n_n4189_.out[0] (.names)                                     0.235     4.344
n618.in[1] (.names)                                              0.337     4.681
n618.out[0] (.names)                                             0.235     4.916
n_n3815.D[0] (.latch)                                            0.000     4.916
data arrival time                                                          4.916

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3815.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.916
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.940


#Path 54
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3761.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[860]_.in[0] (.names)                                        0.100     3.816
new_[860]_.out[0] (.names)                                       0.235     4.051
n363.in[2] (.names)                                              0.627     4.677
n363.out[0] (.names)                                             0.235     4.912
n_n3761.D[0] (.latch)                                            0.000     4.912
data arrival time                                                          4.912

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3761.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.912
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.936


#Path 55
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
new_[860]_.in[0] (.names)                                        0.100     3.816
new_[860]_.out[0] (.names)                                       0.235     4.051
n901.in[1] (.names)                                              0.615     4.665
n901.out[0] (.names)                                             0.235     4.900
n_n3214.D[0] (.latch)                                            0.000     4.900
data arrival time                                                          4.900

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3214.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.924


#Path 56
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3387.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1166.in[1] (.names)                                             0.626     4.312
n1166.out[0] (.names)                                            0.235     4.547
n_n3387.D[0] (.latch)                                            0.335     4.882
data arrival time                                                          4.882

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3387.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.882
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.905


#Path 57
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4042.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1196.in[1] (.names)                                             0.911     4.597
n1196.out[0] (.names)                                            0.235     4.832
n_n4042.D[0] (.latch)                                            0.000     4.832
data arrival time                                                          4.832

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4042.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.832
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.856


#Path 58
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3992.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[1034]_.in[2] (.names)                                       0.332     4.209
new_[1034]_.out[0] (.names)                                      0.235     4.444
n1875.in[1] (.names)                                             0.100     4.544
n1875.out[0] (.names)                                            0.235     4.779
n_n3992.D[0] (.latch)                                            0.000     4.779
data arrival time                                                          4.779

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3992.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.779
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.803


#Path 59
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3974.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[1156]_.in[2] (.names)                                       0.332     4.209
new_[1156]_.out[0] (.names)                                      0.235     4.444
n1635.in[3] (.names)                                             0.100     4.544
n1635.out[0] (.names)                                            0.235     4.779
n_n3974.D[0] (.latch)                                            0.000     4.779
data arrival time                                                          4.779

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3974.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.779
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.803


#Path 60
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : [1349]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
[1349]_i2.in[2] (.names)                                         0.612     4.489
[1349]_i2.out[0] (.names)                                        0.235     4.724
[1349]_o2.D[0] (.latch)                                          0.000     4.724
data arrival time                                                          4.724

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1349]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.724
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.748


#Path 61
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3516.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_n_n4202_.in[3] (.names)                                      0.471     3.439
new_n_n4202_.out[0] (.names)                                     0.235     3.674
new_[1938]_.in[1] (.names)                                       0.100     3.774
new_[1938]_.out[0] (.names)                                      0.235     4.009
new_n_n4189_.in[3] (.names)                                      0.100     4.109
new_n_n4189_.out[0] (.names)                                     0.235     4.344
n368.in[1] (.names)                                              0.100     4.444
n368.out[0] (.names)                                             0.235     4.679
n_n3516.D[0] (.latch)                                            0.000     4.679
data arrival time                                                          4.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3516.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.679
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.703


#Path 62
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3840.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1570.in[1] (.names)                                             0.752     4.439
n1570.out[0] (.names)                                            0.235     4.674
n_n3840.D[0] (.latch)                                            0.000     4.674
data arrival time                                                          4.674

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3840.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.697


#Path 63
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n841.in[1] (.names)                                              0.752     4.439
n841.out[0] (.names)                                             0.235     4.674
n_n3841.D[0] (.latch)                                            0.000     4.674
data arrival time                                                          4.674

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.697


#Path 64
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3442.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_[1124]_.in[3] (.names)                                       0.471     3.439
new_[1124]_.out[0] (.names)                                      0.235     3.674
n1700.in[0] (.names)                                             0.759     4.433
n1700.out[0] (.names)                                            0.235     4.668
n_n3442.D[0] (.latch)                                            0.000     4.668
data arrival time                                                          4.668

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3442.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.668
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.692


#Path 65
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3826.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_n_n4202_.in[3] (.names)                                      0.471     3.439
new_n_n4202_.out[0] (.names)                                     0.235     3.674
new_n_n3827_.in[1] (.names)                                      0.100     3.774
new_n_n3827_.out[0] (.names)                                     0.235     4.009
n1845.in[0] (.names)                                             0.412     4.421
n1845.out[0] (.names)                                            0.235     4.656
n_n3826.D[0] (.latch)                                            0.000     4.656
data arrival time                                                          4.656

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3826.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.679


#Path 66
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3420.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[949]_.in[2] (.names)                                        0.100     1.005
new_[949]_.out[0] (.names)                                       0.235     1.240
new_[2202]_.in[1] (.names)                                       0.449     1.689
new_[2202]_.out[0] (.names)                                      0.235     1.924
new_[7007]_.in[1] (.names)                                       0.473     2.398
new_[7007]_.out[0] (.names)                                      0.235     2.633
new_[2186]_.in[2] (.names)                                       0.100     2.733
new_[2186]_.out[0] (.names)                                      0.235     2.968
new_n_n4202_.in[3] (.names)                                      0.471     3.439
new_n_n4202_.out[0] (.names)                                     0.235     3.674
new_n_n3827_.in[1] (.names)                                      0.100     3.774
new_n_n3827_.out[0] (.names)                                     0.235     4.009
n228.in[0] (.names)                                              0.412     4.421
n228.out[0] (.names)                                             0.235     4.656
n_n3420.D[0] (.latch)                                            0.000     4.656
data arrival time                                                          4.656

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3420.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.679


#Path 67
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : [1037]_o2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
[1037]_i2.in[2] (.names)                                         0.480     4.357
[1037]_i2.out[0] (.names)                                        0.235     4.592
[1037]_o2.D[0] (.latch)                                          0.000     4.592
data arrival time                                                          4.592

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
[1037]_o2.clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.592
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.616


#Path 68
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3832.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
n298.in[1] (.names)                                              0.621     4.337
n298.out[0] (.names)                                             0.235     4.572
n_n3832.D[0] (.latch)                                            0.000     4.572
data arrival time                                                          4.572

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3832.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.595


#Path 69
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3743.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_9_.in[1] (.names)                                       0.503     0.670
new_nrq5_9_.out[0] (.names)                                      0.235     0.905
new_[7098]_.in[2] (.names)                                       1.107     2.012
new_[7098]_.out[0] (.names)                                      0.235     2.247
new_n_n3035_.in[3] (.names)                                      0.100     2.347
new_n_n3035_.out[0] (.names)                                     0.235     2.582
new_[2137]_.in[3] (.names)                                       0.331     2.913
new_[2137]_.out[0] (.names)                                      0.235     3.148
new_n_n3955_.in[3] (.names)                                      0.332     3.481
new_n_n3955_.out[0] (.names)                                     0.235     3.716
n1590.in[1] (.names)                                             0.618     4.333
n1590.out[0] (.names)                                            0.235     4.568
n_n3743.D[0] (.latch)                                            0.000     4.568
data arrival time                                                          4.568

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3743.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.568
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.592


#Path 70
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3462.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_nrq5_2_.in[3] (.names)                                       0.503     0.670
new_nrq5_2_.out[0] (.names)                                      0.235     0.905
new_[2283]_.in[3] (.names)                                       0.617     1.522
new_[2283]_.out[0] (.names)                                      0.235     1.757
new_[6969]_.in[1] (.names)                                       0.476     2.232
new_[6969]_.out[0] (.names)                                      0.235     2.467
new_[6973]_.in[3] (.names)                                       0.100     2.567
new_[6973]_.out[0] (.names)                                      0.235     2.802
new_[2075]_.in[2] (.names)                                       0.475     3.277
new_[2075]_.out[0] (.names)                                      0.235     3.512
n2070.in[3] (.names)                                             0.813     4.325
n2070.out[0] (.names)                                            0.235     4.560
n_n3462.D[0] (.latch)                                            0.000     4.560
data arrival time                                                          4.560

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3462.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.560
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.584


#Path 71
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3188.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1365.in[1] (.names)                                             0.631     4.317
n1365.out[0] (.names)                                            0.235     4.552
n_n3188.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3188.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 72
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3205.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1355.in[1] (.names)                                             0.631     4.317
n1355.out[0] (.names)                                            0.235     4.552
n_n3205.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3205.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 73
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3910.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1246.in[1] (.names)                                             0.631     4.317
n1246.out[0] (.names)                                            0.235     4.552
n_n3910.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3910.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 74
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3143.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1385.in[1] (.names)                                             0.631     4.317
n1385.out[0] (.names)                                            0.235     4.552
n_n3143.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3143.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 75
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4117.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n633.in[1] (.names)                                              0.631     4.317
n633.out[0] (.names)                                             0.235     4.552
n_n4117.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4117.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 76
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3221.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n573.in[1] (.names)                                              0.631     4.317
n573.out[0] (.names)                                             0.235     4.552
n_n3221.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3221.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 77
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4116.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n243.in[1] (.names)                                              0.631     4.317
n243.out[0] (.names)                                             0.235     4.552
n_n4116.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4116.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 78
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4133.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n498.in[1] (.names)                                              0.631     4.317
n498.out[0] (.names)                                             0.235     4.552
n_n4133.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4133.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 79
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n348.in[1] (.names)                                              0.631     4.317
n348.out[0] (.names)                                             0.235     4.552
n_n3157.D[0] (.latch)                                            0.000     4.552
data arrival time                                                          4.552

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 80
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3799.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n508.in[1] (.names)                                              0.628     4.314
n508.out[0] (.names)                                             0.235     4.549
n_n3799.D[0] (.latch)                                            0.000     4.549
data arrival time                                                          4.549

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3799.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.573


#Path 81
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3473.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1465.in[1] (.names)                                             0.628     4.314
n1465.out[0] (.names)                                            0.235     4.549
n_n3473.D[0] (.latch)                                            0.000     4.549
data arrival time                                                          4.549

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3473.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.573


#Path 82
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4221.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1545.in[1] (.names)                                             0.628     4.314
n1545.out[0] (.names)                                            0.235     4.549
n_n4221.D[0] (.latch)                                            0.000     4.549
data arrival time                                                          4.549

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4221.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.573


#Path 83
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3957.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n313.in[1] (.names)                                              0.628     4.314
n313.out[0] (.names)                                             0.235     4.549
n_n3957.D[0] (.latch)                                            0.000     4.549
data arrival time                                                          4.549

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3957.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.573


#Path 84
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3663.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1955.in[1] (.names)                                             0.626     4.312
n1955.out[0] (.names)                                            0.235     4.547
n_n3663.D[0] (.latch)                                            0.000     4.547
data arrival time                                                          4.547

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3663.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.547
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.570


#Path 85
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n693.in[1] (.names)                                              0.626     4.312
n693.out[0] (.names)                                             0.235     4.547
n_n3344.D[0] (.latch)                                            0.000     4.547
data arrival time                                                          4.547

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3344.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.547
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.570


#Path 86
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3965.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_n_n3549_.in[3] (.names)                                      0.486     3.307
new_n_n3549_.out[0] (.names)                                     0.235     3.542
new_n_n3833_.in[2] (.names)                                      0.100     3.642
new_n_n3833_.out[0] (.names)                                     0.235     3.877
new_[1407]_.in[2] (.names)                                       0.100     3.977
new_[1407]_.out[0] (.names)                                      0.235     4.212
n1226.in[2] (.names)                                             0.100     4.312
n1226.out[0] (.names)                                            0.235     4.547
n_n3965.D[0] (.latch)                                            0.000     4.547
data arrival time                                                          4.547

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3965.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.547
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.570


#Path 87
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4021.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1231.in[1] (.names)                                             0.625     4.311
n1231.out[0] (.names)                                            0.235     4.546
n_n4021.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4021.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 88
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3626.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1310.in[1] (.names)                                             0.625     4.311
n1310.out[0] (.names)                                            0.235     4.546
n_n3626.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 89
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3630.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1335.in[1] (.names)                                             0.625     4.311
n1335.out[0] (.names)                                            0.235     4.546
n_n3630.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3630.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 90
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3585.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n453.in[1] (.names)                                              0.625     4.311
n453.out[0] (.names)                                             0.235     4.546
n_n3585.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3585.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 91
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3100.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1360.in[1] (.names)                                             0.625     4.311
n1360.out[0] (.names)                                            0.235     4.546
n_n3100.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3100.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 92
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3700.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n253.in[1] (.names)                                              0.625     4.311
n253.out[0] (.names)                                             0.235     4.546
n_n3700.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3700.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 93
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1066.in[1] (.names)                                             0.625     4.311
n1066.out[0] (.names)                                            0.235     4.546
n_n3625.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3625.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 94
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3203.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n718.in[1] (.names)                                              0.625     4.311
n718.out[0] (.names)                                             0.235     4.546
n_n3203.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3203.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 95
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3069.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1395.in[1] (.names)                                             0.625     4.311
n1395.out[0] (.names)                                            0.235     4.546
n_n3069.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3069.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 96
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3701.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1890.in[1] (.names)                                             0.625     4.311
n1890.out[0] (.names)                                            0.235     4.546
n_n3701.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3701.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 97
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3607.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1950.in[1] (.names)                                             0.625     4.311
n1950.out[0] (.names)                                            0.235     4.546
n_n3607.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3607.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 98
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3081.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1510.in[1] (.names)                                             0.625     4.311
n1510.out[0] (.names)                                            0.235     4.546
n_n3081.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3081.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 99
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3824.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1665.in[1] (.names)                                             0.625     4.311
n1665.out[0] (.names)                                            0.235     4.546
n_n3824.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3824.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#Path 100
Startpoint: nsr5_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3968.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_3.clk[0] (.latch)                                           0.042     0.042
nsr5_3.Q[0] (.latch) [clock-to-output]                           0.124     0.166
new_[2290]_.in[2] (.names)                                       0.649     0.815
new_[2290]_.out[0] (.names)                                      0.235     1.050
new_[6948]_.in[1] (.names)                                       0.486     1.536
new_[6948]_.out[0] (.names)                                      0.235     1.771
new_[6967]_.in[3] (.names)                                       0.100     1.871
new_[6967]_.out[0] (.names)                                      0.235     2.106
new_[6974]_.in[2] (.names)                                       0.480     2.586
new_[6974]_.out[0] (.names)                                      0.235     2.821
new_[796]_.in[3] (.names)                                        0.630     3.451
new_[796]_.out[0] (.names)                                       0.235     3.686
n1805.in[1] (.names)                                             0.625     4.311
n1805.out[0] (.names)                                            0.235     4.546
n_n3968.D[0] (.latch)                                            0.000     4.546
data arrival time                                                          4.546

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.569


#End of timing report
