# UVM-1X3_ROUTER_VERIFICATION
This project features a Verilog RTL 1x3 router with SystemVerilog UVM-based verification, employing coverage-driven tests and randomized traffic to validate design functionality and performance.
