 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fullchip
Version: K-2015.06-SP2
Date   : Tue Mar  4 22:25:58 2025
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: core_instance/psum_mem_instance/Q_reg_139_
              (rising edge-triggered flip-flop)
  Endpoint: out[139] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_139_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_139_/Q (EDFQD1)            0.589     0.513      0.513 r
  core_instance/psum_mem_instance/Q[139] (net)    24     0.069               0.000      0.513 r
  core_instance/psum_mem_instance/Q[139] (sram_w16_sram_bit160)              0.000      0.513 r
  core_instance/out[139] (net)                           0.069               0.000      0.513 r
  core_instance/out[139] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.513 r
  out[139] (net)                                         0.069               0.000      0.513 r
  out[139] (out)                                                   0.589     0.000      0.513 r
  data arrival time                                                                     0.513
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_39_
              (rising edge-triggered flip-flop)
  Endpoint: out[39] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_39_/CP (EDFQD1)            0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_39_/Q (EDFQD1)             0.589     0.512      0.512 r
  core_instance/psum_mem_instance/Q[39] (net)    24      0.069               0.000      0.512 r
  core_instance/psum_mem_instance/Q[39] (sram_w16_sram_bit160)               0.000      0.512 r
  core_instance/out[39] (net)                            0.069               0.000      0.512 r
  core_instance/out[39] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.512 r
  out[39] (net)                                          0.069               0.000      0.512 r
  out[39] (out)                                                    0.589     0.000      0.512 r
  data arrival time                                                                     0.512
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_59_
              (rising edge-triggered flip-flop)
  Endpoint: out[59] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_59_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_59_/Q (EDFQD1)             0.561     0.498      0.498 r
  core_instance/psum_mem_instance/Q[59] (net)    21      0.066               0.000      0.498 r
  core_instance/psum_mem_instance/Q[59] (sram_w16_sram_bit160)               0.000      0.498 r
  core_instance/out[59] (net)                            0.066               0.000      0.498 r
  core_instance/out[59] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.498 r
  out[59] (net)                                          0.066               0.000      0.498 r
  out[59] (out)                                                    0.561     0.000      0.498 r
  data arrival time                                                                     0.498
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_99_
              (rising edge-triggered flip-flop)
  Endpoint: out[99] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_99_/CP (EDFQD1)            0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_99_/Q (EDFQD1)             0.555     0.494      0.494 r
  core_instance/psum_mem_instance/Q[99] (net)    20      0.065               0.000      0.494 r
  core_instance/psum_mem_instance/Q[99] (sram_w16_sram_bit160)               0.000      0.494 r
  core_instance/out[99] (net)                            0.065               0.000      0.494 r
  core_instance/out[99] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.494 r
  out[99] (net)                                          0.065               0.000      0.494 r
  out[99] (out)                                                    0.555     0.000      0.494 r
  data arrival time                                                                     0.494
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_119_
              (rising edge-triggered flip-flop)
  Endpoint: out[119] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_119_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_119_/Q (EDFQD1)            0.550     0.492      0.492 r
  core_instance/psum_mem_instance/Q[119] (net)    19     0.064               0.000      0.492 r
  core_instance/psum_mem_instance/Q[119] (sram_w16_sram_bit160)              0.000      0.492 r
  core_instance/out[119] (net)                           0.064               0.000      0.492 r
  core_instance/out[119] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.492 r
  out[119] (net)                                         0.064               0.000      0.492 r
  out[119] (out)                                                   0.550     0.000      0.492 r
  data arrival time                                                                     0.492
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_159_
              (rising edge-triggered flip-flop)
  Endpoint: out[159] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_159_/CP (EDFQD1)           0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_159_/Q (EDFQD1)            0.544     0.490      0.490 r
  core_instance/psum_mem_instance/Q[159] (net)    18     0.064               0.000      0.490 r
  core_instance/psum_mem_instance/Q[159] (sram_w16_sram_bit160)              0.000      0.490 r
  core_instance/out[159] (net)                           0.064               0.000      0.490 r
  core_instance/out[159] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.490 r
  out[159] (net)                                         0.064               0.000      0.490 r
  out[159] (out)                                                   0.544     0.000      0.490 r
  data arrival time                                                                     0.490
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_79_
              (rising edge-triggered flip-flop)
  Endpoint: out[79] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_79_/CP (EDFQD1)            0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_79_/Q (EDFQD1)             0.543     0.489      0.489 r
  core_instance/psum_mem_instance/Q[79] (net)    18      0.063               0.000      0.489 r
  core_instance/psum_mem_instance/Q[79] (sram_w16_sram_bit160)               0.000      0.489 r
  core_instance/out[79] (net)                            0.063               0.000      0.489 r
  core_instance/out[79] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.489 r
  out[79] (net)                                          0.063               0.000      0.489 r
  out[79] (out)                                                    0.543     0.000      0.489 r
  data arrival time                                                                     0.489
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_19_
              (rising edge-triggered flip-flop)
  Endpoint: out[19] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_19_/CP (EDFQD1)            0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_19_/Q (EDFQD1)             0.543     0.488      0.488 r
  core_instance/psum_mem_instance/Q[19] (net)    18      0.063               0.000      0.488 r
  core_instance/psum_mem_instance/Q[19] (sram_w16_sram_bit160)               0.000      0.488 r
  core_instance/out[19] (net)                            0.063               0.000      0.488 r
  core_instance/out[19] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.488 r
  out[19] (net)                                          0.063               0.000      0.488 r
  out[19] (out)                                                    0.543     0.000      0.488 r
  data arrival time                                                                     0.488
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_121_
              (rising edge-triggered flip-flop)
  Endpoint: out[121] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_121_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_121_/Q (EDFQD1)            0.468     0.450      0.450 r
  core_instance/psum_mem_instance/Q[121] (net)     6     0.055               0.000      0.450 r
  core_instance/psum_mem_instance/Q[121] (sram_w16_sram_bit160)              0.000      0.450 r
  core_instance/out[121] (net)                           0.055               0.000      0.450 r
  core_instance/out[121] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.450 r
  out[121] (net)                                         0.055               0.000      0.450 r
  out[121] (out)                                                   0.468     0.000      0.450 r
  data arrival time                                                                     0.450
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_21_
              (rising edge-triggered flip-flop)
  Endpoint: out[21] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_21_/CP (EDFQD1)            0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_21_/Q (EDFQD1)             0.468     0.449      0.449 r
  core_instance/psum_mem_instance/Q[21] (net)     6      0.055               0.000      0.449 r
  core_instance/psum_mem_instance/Q[21] (sram_w16_sram_bit160)               0.000      0.449 r
  core_instance/out[21] (net)                            0.055               0.000      0.449 r
  core_instance/out[21] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.449 r
  out[21] (net)                                          0.055               0.000      0.449 r
  out[21] (out)                                                    0.468     0.000      0.449 r
  data arrival time                                                                     0.449
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_61_
              (rising edge-triggered flip-flop)
  Endpoint: out[61] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_61_/CP (EDFQD1)            0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_61_/Q (EDFQD1)             0.466     0.449      0.449 r
  core_instance/psum_mem_instance/Q[61] (net)     6      0.054               0.000      0.449 r
  core_instance/psum_mem_instance/Q[61] (sram_w16_sram_bit160)               0.000      0.449 r
  core_instance/out[61] (net)                            0.054               0.000      0.449 r
  core_instance/out[61] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.449 r
  out[61] (net)                                          0.054               0.000      0.449 r
  out[61] (out)                                                    0.466     0.000      0.449 r
  data arrival time                                                                     0.449
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_141_
              (rising edge-triggered flip-flop)
  Endpoint: out[141] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_141_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_141_/Q (EDFQD1)            0.466     0.449      0.449 r
  core_instance/psum_mem_instance/Q[141] (net)     6     0.054               0.000      0.449 r
  core_instance/psum_mem_instance/Q[141] (sram_w16_sram_bit160)              0.000      0.449 r
  core_instance/out[141] (net)                           0.054               0.000      0.449 r
  core_instance/out[141] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.449 r
  out[141] (net)                                         0.054               0.000      0.449 r
  out[141] (out)                                                   0.466     0.000      0.449 r
  data arrival time                                                                     0.449
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_101_
              (rising edge-triggered flip-flop)
  Endpoint: out[101] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_101_/CP (EDFQD1)           0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_101_/Q (EDFQD1)            0.464     0.448      0.448 r
  core_instance/psum_mem_instance/Q[101] (net)     6     0.054               0.000      0.448 r
  core_instance/psum_mem_instance/Q[101] (sram_w16_sram_bit160)              0.000      0.448 r
  core_instance/out[101] (net)                           0.054               0.000      0.448 r
  core_instance/out[101] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.448 r
  out[101] (net)                                         0.054               0.000      0.448 r
  out[101] (out)                                                   0.464     0.000      0.448 r
  data arrival time                                                                     0.448
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_81_
              (rising edge-triggered flip-flop)
  Endpoint: out[81] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_81_/CP (EDFQD1)            0.675     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_81_/Q (EDFQD1)             0.466     0.448      0.448 r
  core_instance/psum_mem_instance/Q[81] (net)     6      0.054               0.000      0.448 r
  core_instance/psum_mem_instance/Q[81] (sram_w16_sram_bit160)               0.000      0.448 r
  core_instance/out[81] (net)                            0.054               0.000      0.448 r
  core_instance/out[81] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.448 r
  out[81] (net)                                          0.054               0.000      0.448 r
  out[81] (out)                                                    0.466     0.000      0.448 r
  data arrival time                                                                     0.448
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_41_
              (rising edge-triggered flip-flop)
  Endpoint: out[41] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_41_/CP (EDFQD1)            0.675     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_41_/Q (EDFQD1)             0.466     0.448      0.448 r
  core_instance/psum_mem_instance/Q[41] (net)     6      0.054               0.000      0.448 r
  core_instance/psum_mem_instance/Q[41] (sram_w16_sram_bit160)               0.000      0.448 r
  core_instance/out[41] (net)                            0.054               0.000      0.448 r
  core_instance/out[41] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.448 r
  out[41] (net)                                          0.054               0.000      0.448 r
  out[41] (out)                                                    0.466     0.000      0.448 r
  data arrival time                                                                     0.448
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_122_
              (rising edge-triggered flip-flop)
  Endpoint: out[122] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_122_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_122_/Q (EDFQD1)            0.463     0.448      0.448 r
  core_instance/psum_mem_instance/Q[122] (net)     5     0.054               0.000      0.448 r
  core_instance/psum_mem_instance/Q[122] (sram_w16_sram_bit160)              0.000      0.448 r
  core_instance/out[122] (net)                           0.054               0.000      0.448 r
  core_instance/out[122] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.448 r
  out[122] (net)                                         0.054               0.000      0.448 r
  out[122] (out)                                                   0.463     0.000      0.448 r
  data arrival time                                                                     0.448
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_1_
              (rising edge-triggered flip-flop)
  Endpoint: out[1] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_1_/CP (EDFQD1)             0.675     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_1_/Q (EDFQD1)              0.464     0.447      0.447 r
  core_instance/psum_mem_instance/Q[1] (net)     6       0.054               0.000      0.447 r
  core_instance/psum_mem_instance/Q[1] (sram_w16_sram_bit160)                0.000      0.447 r
  core_instance/out[1] (net)                             0.054               0.000      0.447 r
  core_instance/out[1] (core_col8_bw8_bw_psum20_pr8)                         0.000      0.447 r
  out[1] (net)                                           0.054               0.000      0.447 r
  out[1] (out)                                                     0.464     0.000      0.447 r
  data arrival time                                                                     0.447
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_133_
              (rising edge-triggered flip-flop)
  Endpoint: out[133] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_133_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_133_/Q (EDFQD1)            0.462     0.447      0.447 r
  core_instance/psum_mem_instance/Q[133] (net)     5     0.054               0.000      0.447 r
  core_instance/psum_mem_instance/Q[133] (sram_w16_sram_bit160)              0.000      0.447 r
  core_instance/out[133] (net)                           0.054               0.000      0.447 r
  core_instance/out[133] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.447 r
  out[133] (net)                                         0.054               0.000      0.447 r
  out[133] (out)                                                   0.462     0.000      0.447 r
  data arrival time                                                                     0.447
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_93_
              (rising edge-triggered flip-flop)
  Endpoint: out[93] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_93_/CP (EDFQD1)            0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_93_/Q (EDFQD1)             0.462     0.447      0.447 r
  core_instance/psum_mem_instance/Q[93] (net)     5      0.054               0.000      0.447 r
  core_instance/psum_mem_instance/Q[93] (sram_w16_sram_bit160)               0.000      0.447 r
  core_instance/out[93] (net)                            0.054               0.000      0.447 r
  core_instance/out[93] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.447 r
  out[93] (net)                                          0.054               0.000      0.447 r
  out[93] (out)                                                    0.462     0.000      0.447 r
  data arrival time                                                                     0.447
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_53_
              (rising edge-triggered flip-flop)
  Endpoint: out[53] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_53_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_53_/Q (EDFQD1)             0.462     0.446      0.446 r
  core_instance/psum_mem_instance/Q[53] (net)     5      0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[53] (sram_w16_sram_bit160)               0.000      0.446 r
  core_instance/out[53] (net)                            0.054               0.000      0.446 r
  core_instance/out[53] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.446 r
  out[53] (net)                                          0.054               0.000      0.446 r
  out[53] (out)                                                    0.462     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_22_
              (rising edge-triggered flip-flop)
  Endpoint: out[22] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_22_/CP (EDFQD1)            0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_22_/Q (EDFQD1)             0.463     0.446      0.446 r
  core_instance/psum_mem_instance/Q[22] (net)     5      0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[22] (sram_w16_sram_bit160)               0.000      0.446 r
  core_instance/out[22] (net)                            0.054               0.000      0.446 r
  core_instance/out[22] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.446 r
  out[22] (net)                                          0.054               0.000      0.446 r
  out[22] (out)                                                    0.463     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_62_
              (rising edge-triggered flip-flop)
  Endpoint: out[62] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_62_/CP (EDFQD1)            0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_62_/Q (EDFQD1)             0.461     0.446      0.446 r
  core_instance/psum_mem_instance/Q[62] (net)     5      0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[62] (sram_w16_sram_bit160)               0.000      0.446 r
  core_instance/out[62] (net)                            0.054               0.000      0.446 r
  core_instance/out[62] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.446 r
  out[62] (net)                                          0.054               0.000      0.446 r
  out[62] (out)                                                    0.461     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_150_
              (rising edge-triggered flip-flop)
  Endpoint: out[150] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_150_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_150_/Q (EDFQD1)            0.461     0.446      0.446 r
  core_instance/psum_mem_instance/Q[150] (net)     5     0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[150] (sram_w16_sram_bit160)              0.000      0.446 r
  core_instance/out[150] (net)                           0.054               0.000      0.446 r
  core_instance/out[150] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.446 r
  out[150] (net)                                         0.054               0.000      0.446 r
  out[150] (out)                                                   0.461     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_145_
              (rising edge-triggered flip-flop)
  Endpoint: out[145] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_145_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_145_/Q (EDFQD1)            0.461     0.446      0.446 r
  core_instance/psum_mem_instance/Q[145] (net)     5     0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[145] (sram_w16_sram_bit160)              0.000      0.446 r
  core_instance/out[145] (net)                           0.054               0.000      0.446 r
  core_instance/out[145] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.446 r
  out[145] (net)                                         0.054               0.000      0.446 r
  out[145] (out)                                                   0.461     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_144_
              (rising edge-triggered flip-flop)
  Endpoint: out[144] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_144_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_144_/Q (EDFQD1)            0.461     0.446      0.446 r
  core_instance/psum_mem_instance/Q[144] (net)     5     0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[144] (sram_w16_sram_bit160)              0.000      0.446 r
  core_instance/out[144] (net)                           0.054               0.000      0.446 r
  core_instance/out[144] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.446 r
  out[144] (net)                                         0.054               0.000      0.446 r
  out[144] (out)                                                   0.461     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_142_
              (rising edge-triggered flip-flop)
  Endpoint: out[142] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_142_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_142_/Q (EDFQD1)            0.461     0.446      0.446 r
  core_instance/psum_mem_instance/Q[142] (net)     5     0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[142] (sram_w16_sram_bit160)              0.000      0.446 r
  core_instance/out[142] (net)                           0.054               0.000      0.446 r
  core_instance/out[142] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.446 r
  out[142] (net)                                         0.054               0.000      0.446 r
  out[142] (out)                                                   0.461     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_111_
              (rising edge-triggered flip-flop)
  Endpoint: out[111] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_111_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_111_/Q (EDFQD1)            0.461     0.446      0.446 r
  core_instance/psum_mem_instance/Q[111] (net)     5     0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[111] (sram_w16_sram_bit160)              0.000      0.446 r
  core_instance/out[111] (net)                           0.054               0.000      0.446 r
  core_instance/out[111] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.446 r
  out[111] (net)                                         0.054               0.000      0.446 r
  out[111] (out)                                                   0.461     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_71_
              (rising edge-triggered flip-flop)
  Endpoint: out[71] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_71_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_71_/Q (EDFQD1)             0.461     0.446      0.446 r
  core_instance/psum_mem_instance/Q[71] (net)     5      0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[71] (sram_w16_sram_bit160)               0.000      0.446 r
  core_instance/out[71] (net)                            0.054               0.000      0.446 r
  core_instance/out[71] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.446 r
  out[71] (net)                                          0.054               0.000      0.446 r
  out[71] (out)                                                    0.461     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_70_
              (rising edge-triggered flip-flop)
  Endpoint: out[70] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_70_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_70_/Q (EDFQD1)             0.461     0.446      0.446 r
  core_instance/psum_mem_instance/Q[70] (net)     5      0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[70] (sram_w16_sram_bit160)               0.000      0.446 r
  core_instance/out[70] (net)                            0.054               0.000      0.446 r
  core_instance/out[70] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.446 r
  out[70] (net)                                          0.054               0.000      0.446 r
  out[70] (out)                                                    0.461     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_67_
              (rising edge-triggered flip-flop)
  Endpoint: out[67] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_67_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_67_/Q (EDFQD1)             0.461     0.446      0.446 r
  core_instance/psum_mem_instance/Q[67] (net)     5      0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[67] (sram_w16_sram_bit160)               0.000      0.446 r
  core_instance/out[67] (net)                            0.054               0.000      0.446 r
  core_instance/out[67] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.446 r
  out[67] (net)                                          0.054               0.000      0.446 r
  out[67] (out)                                                    0.461     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_60_
              (rising edge-triggered flip-flop)
  Endpoint: out[60] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_60_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_60_/Q (EDFQD1)             0.459     0.446      0.446 r
  core_instance/psum_mem_instance/Q[60] (net)     5      0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[60] (sram_w16_sram_bit160)               0.000      0.446 r
  core_instance/out[60] (net)                            0.054               0.000      0.446 r
  core_instance/out[60] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.446 r
  out[60] (net)                                          0.054               0.000      0.446 r
  out[60] (out)                                                    0.459     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_27_
              (rising edge-triggered flip-flop)
  Endpoint: out[27] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_27_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_27_/Q (EDFQD1)             0.459     0.446      0.446 r
  core_instance/psum_mem_instance/Q[27] (net)     5      0.054               0.000      0.446 r
  core_instance/psum_mem_instance/Q[27] (sram_w16_sram_bit160)               0.000      0.446 r
  core_instance/out[27] (net)                            0.054               0.000      0.446 r
  core_instance/out[27] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.446 r
  out[27] (net)                                          0.054               0.000      0.446 r
  out[27] (out)                                                    0.459     0.000      0.446 r
  data arrival time                                                                     0.446
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_31_
              (rising edge-triggered flip-flop)
  Endpoint: out[31] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_31_/CP (EDFQD1)            0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_31_/Q (EDFQD1)             0.462     0.445      0.445 r
  core_instance/psum_mem_instance/Q[31] (net)     5      0.054               0.000      0.445 r
  core_instance/psum_mem_instance/Q[31] (sram_w16_sram_bit160)               0.000      0.445 r
  core_instance/out[31] (net)                            0.054               0.000      0.445 r
  core_instance/out[31] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.445 r
  out[31] (net)                                          0.054               0.000      0.445 r
  out[31] (out)                                                    0.462     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_120_
              (rising edge-triggered flip-flop)
  Endpoint: out[120] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_120_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_120_/Q (EDFQD1)            0.459     0.445      0.445 r
  core_instance/psum_mem_instance/Q[120] (net)     5     0.054               0.000      0.445 r
  core_instance/psum_mem_instance/Q[120] (sram_w16_sram_bit160)              0.000      0.445 r
  core_instance/out[120] (net)                           0.054               0.000      0.445 r
  core_instance/out[120] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.445 r
  out[120] (net)                                         0.054               0.000      0.445 r
  out[120] (out)                                                   0.459     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_47_
              (rising edge-triggered flip-flop)
  Endpoint: out[47] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_47_/CP (EDFQD1)            0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_47_/Q (EDFQD1)             0.459     0.445      0.445 r
  core_instance/psum_mem_instance/Q[47] (net)     5      0.054               0.000      0.445 r
  core_instance/psum_mem_instance/Q[47] (sram_w16_sram_bit160)               0.000      0.445 r
  core_instance/out[47] (net)                            0.054               0.000      0.445 r
  core_instance/out[47] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.445 r
  out[47] (net)                                          0.054               0.000      0.445 r
  out[47] (out)                                                    0.459     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_82_
              (rising edge-triggered flip-flop)
  Endpoint: out[82] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_82_/CP (EDFQD1)            0.675     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_82_/Q (EDFQD1)             0.461     0.445      0.445 r
  core_instance/psum_mem_instance/Q[82] (net)     5      0.054               0.000      0.445 r
  core_instance/psum_mem_instance/Q[82] (sram_w16_sram_bit160)               0.000      0.445 r
  core_instance/out[82] (net)                            0.054               0.000      0.445 r
  core_instance/out[82] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.445 r
  out[82] (net)                                          0.054               0.000      0.445 r
  out[82] (out)                                                    0.461     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_42_
              (rising edge-triggered flip-flop)
  Endpoint: out[42] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_42_/CP (EDFQD1)            0.675     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_42_/Q (EDFQD1)             0.461     0.445      0.445 r
  core_instance/psum_mem_instance/Q[42] (net)     5      0.054               0.000      0.445 r
  core_instance/psum_mem_instance/Q[42] (sram_w16_sram_bit160)               0.000      0.445 r
  core_instance/out[42] (net)                            0.054               0.000      0.445 r
  core_instance/out[42] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.445 r
  out[42] (net)                                          0.054               0.000      0.445 r
  out[42] (out)                                                    0.461     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_140_
              (rising edge-triggered flip-flop)
  Endpoint: out[140] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_140_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_140_/Q (EDFQD1)            0.459     0.445      0.445 r
  core_instance/psum_mem_instance/Q[140] (net)     5     0.054               0.000      0.445 r
  core_instance/psum_mem_instance/Q[140] (sram_w16_sram_bit160)              0.000      0.445 r
  core_instance/out[140] (net)                           0.054               0.000      0.445 r
  core_instance/out[140] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.445 r
  out[140] (net)                                         0.054               0.000      0.445 r
  out[140] (out)                                                   0.459     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_13_
              (rising edge-triggered flip-flop)
  Endpoint: out[13] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_13_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_13_/Q (EDFQD1)             0.459     0.445      0.445 r
  core_instance/psum_mem_instance/Q[13] (net)     5      0.054               0.000      0.445 r
  core_instance/psum_mem_instance/Q[13] (sram_w16_sram_bit160)               0.000      0.445 r
  core_instance/out[13] (net)                            0.054               0.000      0.445 r
  core_instance/out[13] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.445 r
  out[13] (net)                                          0.054               0.000      0.445 r
  out[13] (out)                                                    0.459     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_8_
              (rising edge-triggered flip-flop)
  Endpoint: out[8] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_8_/CP (EDFQD1)             0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_8_/Q (EDFQD1)              0.461     0.445      0.445 r
  core_instance/psum_mem_instance/Q[8] (net)     5       0.054               0.000      0.445 r
  core_instance/psum_mem_instance/Q[8] (sram_w16_sram_bit160)                0.000      0.445 r
  core_instance/out[8] (net)                             0.054               0.000      0.445 r
  core_instance/out[8] (core_col8_bw8_bw_psum20_pr8)                         0.000      0.445 r
  out[8] (net)                                           0.054               0.000      0.445 r
  out[8] (out)                                                     0.461     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_7_
              (rising edge-triggered flip-flop)
  Endpoint: out[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_7_/CP (EDFQD1)             0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_7_/Q (EDFQD1)              0.461     0.445      0.445 r
  core_instance/psum_mem_instance/Q[7] (net)     5       0.054               0.000      0.445 r
  core_instance/psum_mem_instance/Q[7] (sram_w16_sram_bit160)                0.000      0.445 r
  core_instance/out[7] (net)                             0.054               0.000      0.445 r
  core_instance/out[7] (core_col8_bw8_bw_psum20_pr8)                         0.000      0.445 r
  out[7] (net)                                           0.054               0.000      0.445 r
  out[7] (out)                                                     0.461     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_110_
              (rising edge-triggered flip-flop)
  Endpoint: out[110] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_110_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_110_/Q (EDFQD1)            0.458     0.445      0.445 r
  core_instance/psum_mem_instance/Q[110] (net)     5     0.053               0.000      0.445 r
  core_instance/psum_mem_instance/Q[110] (sram_w16_sram_bit160)              0.000      0.445 r
  core_instance/out[110] (net)                           0.053               0.000      0.445 r
  core_instance/out[110] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.445 r
  out[110] (net)                                         0.053               0.000      0.445 r
  out[110] (out)                                                   0.458     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_73_
              (rising edge-triggered flip-flop)
  Endpoint: out[73] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_73_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_73_/Q (EDFQD1)             0.458     0.445      0.445 r
  core_instance/psum_mem_instance/Q[73] (net)     5      0.053               0.000      0.445 r
  core_instance/psum_mem_instance/Q[73] (sram_w16_sram_bit160)               0.000      0.445 r
  core_instance/out[73] (net)                            0.053               0.000      0.445 r
  core_instance/out[73] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.445 r
  out[73] (net)                                          0.053               0.000      0.445 r
  out[73] (out)                                                    0.458     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_68_
              (rising edge-triggered flip-flop)
  Endpoint: out[68] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_68_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_68_/Q (EDFQD1)             0.458     0.445      0.445 r
  core_instance/psum_mem_instance/Q[68] (net)     5      0.053               0.000      0.445 r
  core_instance/psum_mem_instance/Q[68] (sram_w16_sram_bit160)               0.000      0.445 r
  core_instance/out[68] (net)                            0.053               0.000      0.445 r
  core_instance/out[68] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.445 r
  out[68] (net)                                          0.053               0.000      0.445 r
  out[68] (out)                                                    0.458     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_102_
              (rising edge-triggered flip-flop)
  Endpoint: out[102] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_102_/CP (EDFQD1)           0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_102_/Q (EDFQD1)            0.457     0.445      0.445 r
  core_instance/psum_mem_instance/Q[102] (net)     5     0.053               0.000      0.445 r
  core_instance/psum_mem_instance/Q[102] (sram_w16_sram_bit160)              0.000      0.445 r
  core_instance/out[102] (net)                           0.053               0.000      0.445 r
  core_instance/out[102] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.445 r
  out[102] (net)                                         0.053               0.000      0.445 r
  out[102] (out)                                                   0.457     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_87_
              (rising edge-triggered flip-flop)
  Endpoint: out[87] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_87_/CP (EDFQD1)            0.675     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_87_/Q (EDFQD1)             0.459     0.445      0.445 r
  core_instance/psum_mem_instance/Q[87] (net)     5      0.054               0.000      0.445 r
  core_instance/psum_mem_instance/Q[87] (sram_w16_sram_bit160)               0.000      0.445 r
  core_instance/out[87] (net)                            0.054               0.000      0.445 r
  core_instance/out[87] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.445 r
  out[87] (net)                                          0.054               0.000      0.445 r
  out[87] (out)                                                    0.459     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_50_
              (rising edge-triggered flip-flop)
  Endpoint: out[50] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_50_/CP (EDFQD1)            0.675     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_50_/Q (EDFQD1)             0.459     0.445      0.445 r
  core_instance/psum_mem_instance/Q[50] (net)     5      0.054               0.000      0.445 r
  core_instance/psum_mem_instance/Q[50] (sram_w16_sram_bit160)               0.000      0.445 r
  core_instance/out[50] (net)                            0.054               0.000      0.445 r
  core_instance/out[50] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.445 r
  out[50] (net)                                          0.054               0.000      0.445 r
  out[50] (out)                                                    0.459     0.000      0.445 r
  data arrival time                                                                     0.445
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_100_
              (rising edge-triggered flip-flop)
  Endpoint: out[100] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_100_/CP (EDFQD1)           0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_100_/Q (EDFQD1)            0.456     0.444      0.444 r
  core_instance/psum_mem_instance/Q[100] (net)     5     0.053               0.000      0.444 r
  core_instance/psum_mem_instance/Q[100] (sram_w16_sram_bit160)              0.000      0.444 r
  core_instance/out[100] (net)                           0.053               0.000      0.444 r
  core_instance/out[100] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.444 r
  out[100] (net)                                         0.053               0.000      0.444 r
  out[100] (out)                                                   0.456     0.000      0.444 r
  data arrival time                                                                     0.444
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: out[0] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_0_/CP (EDFQD1)             0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_0_/Q (EDFQD1)              0.456     0.444      0.444 r
  core_instance/psum_mem_instance/Q[0] (net)     5       0.053               0.000      0.444 r
  core_instance/psum_mem_instance/Q[0] (sram_w16_sram_bit160)                0.000      0.444 r
  core_instance/out[0] (net)                             0.053               0.000      0.444 r
  core_instance/out[0] (core_col8_bw8_bw_psum20_pr8)                         0.000      0.444 r
  out[0] (net)                                           0.053               0.000      0.444 r
  out[0] (out)                                                     0.456     0.000      0.444 r
  data arrival time                                                                     0.444
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_80_
              (rising edge-triggered flip-flop)
  Endpoint: out[80] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_80_/CP (EDFQD1)            0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_80_/Q (EDFQD1)             0.459     0.444      0.444 r
  core_instance/psum_mem_instance/Q[80] (net)     5      0.054               0.000      0.444 r
  core_instance/psum_mem_instance/Q[80] (sram_w16_sram_bit160)               0.000      0.444 r
  core_instance/out[80] (net)                            0.054               0.000      0.444 r
  core_instance/out[80] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.444 r
  out[80] (net)                                          0.054               0.000      0.444 r
  out[80] (out)                                                    0.459     0.000      0.444 r
  data arrival time                                                                     0.444
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_40_
              (rising edge-triggered flip-flop)
  Endpoint: out[40] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_40_/CP (EDFQD1)            0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_40_/Q (EDFQD1)             0.459     0.444      0.444 r
  core_instance/psum_mem_instance/Q[40] (net)     5      0.054               0.000      0.444 r
  core_instance/psum_mem_instance/Q[40] (sram_w16_sram_bit160)               0.000      0.444 r
  core_instance/out[40] (net)                            0.054               0.000      0.444 r
  core_instance/out[40] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.444 r
  out[40] (net)                                          0.054               0.000      0.444 r
  out[40] (out)                                                    0.459     0.000      0.444 r
  data arrival time                                                                     0.444
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_20_
              (rising edge-triggered flip-flop)
  Endpoint: out[20] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_20_/CP (EDFQD1)            0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_20_/Q (EDFQD1)             0.459     0.444      0.444 r
  core_instance/psum_mem_instance/Q[20] (net)     5      0.054               0.000      0.444 r
  core_instance/psum_mem_instance/Q[20] (sram_w16_sram_bit160)               0.000      0.444 r
  core_instance/out[20] (net)                            0.054               0.000      0.444 r
  core_instance/out[20] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.444 r
  out[20] (net)                                          0.054               0.000      0.444 r
  out[20] (out)                                                    0.459     0.000      0.444 r
  data arrival time                                                                     0.444
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_2_
              (rising edge-triggered flip-flop)
  Endpoint: out[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_2_/CP (EDFQD1)             0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_2_/Q (EDFQD1)              0.457     0.443      0.443 r
  core_instance/psum_mem_instance/Q[2] (net)     5       0.053               0.000      0.443 r
  core_instance/psum_mem_instance/Q[2] (sram_w16_sram_bit160)                0.000      0.443 r
  core_instance/out[2] (net)                             0.053               0.000      0.443 r
  core_instance/out[2] (core_col8_bw8_bw_psum20_pr8)                         0.000      0.443 r
  out[2] (net)                                           0.053               0.000      0.443 r
  out[2] (out)                                                     0.457     0.000      0.443 r
  data arrival time                                                                     0.443
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_88_
              (rising edge-triggered flip-flop)
  Endpoint: out[88] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_88_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_88_/Q (EDFQD1)             0.454     0.443      0.443 r
  core_instance/psum_mem_instance/Q[88] (net)     4      0.053               0.000      0.443 r
  core_instance/psum_mem_instance/Q[88] (sram_w16_sram_bit160)               0.000      0.443 r
  core_instance/out[88] (net)                            0.053               0.000      0.443 r
  core_instance/out[88] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.443 r
  out[88] (net)                                          0.053               0.000      0.443 r
  out[88] (out)                                                    0.454     0.000      0.443 r
  data arrival time                                                                     0.443
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_28_
              (rising edge-triggered flip-flop)
  Endpoint: out[28] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_28_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_28_/Q (EDFQD1)             0.454     0.443      0.443 r
  core_instance/psum_mem_instance/Q[28] (net)     4      0.053               0.000      0.443 r
  core_instance/psum_mem_instance/Q[28] (sram_w16_sram_bit160)               0.000      0.443 r
  core_instance/out[28] (net)                            0.053               0.000      0.443 r
  core_instance/out[28] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.443 r
  out[28] (net)                                          0.053               0.000      0.443 r
  out[28] (out)                                                    0.454     0.000      0.443 r
  data arrival time                                                                     0.443
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_134_
              (rising edge-triggered flip-flop)
  Endpoint: out[134] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_134_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_134_/Q (EDFQD1)            0.454     0.443      0.443 r
  core_instance/psum_mem_instance/Q[134] (net)     4     0.053               0.000      0.443 r
  core_instance/psum_mem_instance/Q[134] (sram_w16_sram_bit160)              0.000      0.443 r
  core_instance/out[134] (net)                           0.053               0.000      0.443 r
  core_instance/out[134] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.443 r
  out[134] (net)                                         0.053               0.000      0.443 r
  out[134] (out)                                                   0.454     0.000      0.443 r
  data arrival time                                                                     0.443
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_113_
              (rising edge-triggered flip-flop)
  Endpoint: out[113] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_113_/CP (EDFQD1)           0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_113_/Q (EDFQD1)            0.452     0.442      0.442 r
  core_instance/psum_mem_instance/Q[113] (net)     4     0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[113] (sram_w16_sram_bit160)              0.000      0.442 r
  core_instance/out[113] (net)                           0.053               0.000      0.442 r
  core_instance/out[113] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.442 r
  out[113] (net)                                         0.053               0.000      0.442 r
  out[113] (out)                                                   0.452     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_90_
              (rising edge-triggered flip-flop)
  Endpoint: out[90] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_90_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_90_/Q (EDFQD1)             0.452     0.442      0.442 r
  core_instance/psum_mem_instance/Q[90] (net)     4      0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[90] (sram_w16_sram_bit160)               0.000      0.442 r
  core_instance/out[90] (net)                            0.053               0.000      0.442 r
  core_instance/out[90] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.442 r
  out[90] (net)                                          0.053               0.000      0.442 r
  out[90] (out)                                                    0.452     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_131_
              (rising edge-triggered flip-flop)
  Endpoint: out[131] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_131_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_131_/Q (EDFQD1)            0.452     0.442      0.442 r
  core_instance/psum_mem_instance/Q[131] (net)     4     0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[131] (sram_w16_sram_bit160)              0.000      0.442 r
  core_instance/out[131] (net)                           0.053               0.000      0.442 r
  core_instance/out[131] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.442 r
  out[131] (net)                                         0.053               0.000      0.442 r
  out[131] (out)                                                   0.452     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_130_
              (rising edge-triggered flip-flop)
  Endpoint: out[130] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_130_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_130_/Q (EDFQD1)            0.452     0.442      0.442 r
  core_instance/psum_mem_instance/Q[130] (net)     4     0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[130] (sram_w16_sram_bit160)              0.000      0.442 r
  core_instance/out[130] (net)                           0.053               0.000      0.442 r
  core_instance/out[130] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.442 r
  out[130] (net)                                         0.053               0.000      0.442 r
  out[130] (out)                                                   0.452     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_128_
              (rising edge-triggered flip-flop)
  Endpoint: out[128] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_128_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_128_/Q (EDFQD1)            0.452     0.442      0.442 r
  core_instance/psum_mem_instance/Q[128] (net)     4     0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[128] (sram_w16_sram_bit160)              0.000      0.442 r
  core_instance/out[128] (net)                           0.053               0.000      0.442 r
  core_instance/out[128] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.442 r
  out[128] (net)                                         0.053               0.000      0.442 r
  out[128] (out)                                                   0.452     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_138_
              (rising edge-triggered flip-flop)
  Endpoint: out[138] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_138_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_138_/Q (EDFQD1)            0.452     0.442      0.442 r
  core_instance/psum_mem_instance/Q[138] (net)     4     0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[138] (sram_w16_sram_bit160)              0.000      0.442 r
  core_instance/out[138] (net)                           0.053               0.000      0.442 r
  core_instance/out[138] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.442 r
  out[138] (net)                                         0.053               0.000      0.442 r
  out[138] (out)                                                   0.452     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_91_
              (rising edge-triggered flip-flop)
  Endpoint: out[91] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_91_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_91_/Q (EDFQD1)             0.452     0.442      0.442 r
  core_instance/psum_mem_instance/Q[91] (net)     4      0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[91] (sram_w16_sram_bit160)               0.000      0.442 r
  core_instance/out[91] (net)                            0.053               0.000      0.442 r
  core_instance/out[91] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.442 r
  out[91] (net)                                          0.053               0.000      0.442 r
  out[91] (out)                                                    0.452     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_56_
              (rising edge-triggered flip-flop)
  Endpoint: out[56] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_56_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_56_/Q (EDFQD1)             0.452     0.442      0.442 r
  core_instance/psum_mem_instance/Q[56] (net)     4      0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[56] (sram_w16_sram_bit160)               0.000      0.442 r
  core_instance/out[56] (net)                            0.053               0.000      0.442 r
  core_instance/out[56] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.442 r
  out[56] (net)                                          0.053               0.000      0.442 r
  out[56] (out)                                                    0.452     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_112_
              (rising edge-triggered flip-flop)
  Endpoint: out[112] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_112_/CP (EDFQD1)           0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_112_/Q (EDFQD1)            0.451     0.442      0.442 r
  core_instance/psum_mem_instance/Q[112] (net)     4     0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[112] (sram_w16_sram_bit160)              0.000      0.442 r
  core_instance/out[112] (net)                           0.053               0.000      0.442 r
  core_instance/out[112] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.442 r
  out[112] (net)                                         0.053               0.000      0.442 r
  out[112] (out)                                                   0.451     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_103_
              (rising edge-triggered flip-flop)
  Endpoint: out[103] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_103_/CP (EDFQD1)           0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_103_/Q (EDFQD1)            0.451     0.442      0.442 r
  core_instance/psum_mem_instance/Q[103] (net)     4     0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[103] (sram_w16_sram_bit160)              0.000      0.442 r
  core_instance/out[103] (net)                           0.053               0.000      0.442 r
  core_instance/out[103] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.442 r
  out[103] (net)                                         0.053               0.000      0.442 r
  out[103] (out)                                                   0.451     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_51_
              (rising edge-triggered flip-flop)
  Endpoint: out[51] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_51_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_51_/Q (EDFQD1)             0.451     0.442      0.442 r
  core_instance/psum_mem_instance/Q[51] (net)     4      0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[51] (sram_w16_sram_bit160)               0.000      0.442 r
  core_instance/out[51] (net)                            0.053               0.000      0.442 r
  core_instance/out[51] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.442 r
  out[51] (net)                                          0.053               0.000      0.442 r
  out[51] (out)                                                    0.451     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_48_
              (rising edge-triggered flip-flop)
  Endpoint: out[48] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_48_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_48_/Q (EDFQD1)             0.451     0.442      0.442 r
  core_instance/psum_mem_instance/Q[48] (net)     4      0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[48] (sram_w16_sram_bit160)               0.000      0.442 r
  core_instance/out[48] (net)                            0.053               0.000      0.442 r
  core_instance/out[48] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.442 r
  out[48] (net)                                          0.053               0.000      0.442 r
  out[48] (out)                                                    0.451     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_33_
              (rising edge-triggered flip-flop)
  Endpoint: out[33] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_33_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_33_/Q (EDFQD1)             0.452     0.442      0.442 r
  core_instance/psum_mem_instance/Q[33] (net)     4      0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[33] (sram_w16_sram_bit160)               0.000      0.442 r
  core_instance/out[33] (net)                            0.053               0.000      0.442 r
  core_instance/out[33] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.442 r
  out[33] (net)                                          0.053               0.000      0.442 r
  out[33] (out)                                                    0.452     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_11_
              (rising edge-triggered flip-flop)
  Endpoint: out[11] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_11_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_11_/Q (EDFQD1)             0.452     0.442      0.442 r
  core_instance/psum_mem_instance/Q[11] (net)     4      0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[11] (sram_w16_sram_bit160)               0.000      0.442 r
  core_instance/out[11] (net)                            0.053               0.000      0.442 r
  core_instance/out[11] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.442 r
  out[11] (net)                                          0.053               0.000      0.442 r
  out[11] (out)                                                    0.452     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_10_
              (rising edge-triggered flip-flop)
  Endpoint: out[10] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_10_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_10_/Q (EDFQD1)             0.452     0.442      0.442 r
  core_instance/psum_mem_instance/Q[10] (net)     4      0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[10] (sram_w16_sram_bit160)               0.000      0.442 r
  core_instance/out[10] (net)                            0.053               0.000      0.442 r
  core_instance/out[10] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.442 r
  out[10] (net)                                          0.053               0.000      0.442 r
  out[10] (out)                                                    0.452     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_32_
              (rising edge-triggered flip-flop)
  Endpoint: out[32] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_32_/CP (EDFQD1)            0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_32_/Q (EDFQD1)             0.454     0.442      0.442 r
  core_instance/psum_mem_instance/Q[32] (net)     4      0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[32] (sram_w16_sram_bit160)               0.000      0.442 r
  core_instance/out[32] (net)                            0.053               0.000      0.442 r
  core_instance/out[32] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.442 r
  out[32] (net)                                          0.053               0.000      0.442 r
  out[32] (out)                                                    0.454     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_123_
              (rising edge-triggered flip-flop)
  Endpoint: out[123] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_123_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_123_/Q (EDFQD1)            0.451     0.442      0.442 r
  core_instance/psum_mem_instance/Q[123] (net)     4     0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[123] (sram_w16_sram_bit160)              0.000      0.442 r
  core_instance/out[123] (net)                           0.053               0.000      0.442 r
  core_instance/out[123] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.442 r
  out[123] (net)                                         0.053               0.000      0.442 r
  out[123] (out)                                                   0.451     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_94_
              (rising edge-triggered flip-flop)
  Endpoint: out[94] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_94_/CP (EDFQD1)            0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_94_/Q (EDFQD1)             0.451     0.442      0.442 r
  core_instance/psum_mem_instance/Q[94] (net)     4      0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[94] (sram_w16_sram_bit160)               0.000      0.442 r
  core_instance/out[94] (net)                            0.053               0.000      0.442 r
  core_instance/out[94] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.442 r
  out[94] (net)                                          0.053               0.000      0.442 r
  out[94] (out)                                                    0.451     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_69_
              (rising edge-triggered flip-flop)
  Endpoint: out[69] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_69_/CP (EDFQD1)            0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_69_/Q (EDFQD1)             0.451     0.442      0.442 r
  core_instance/psum_mem_instance/Q[69] (net)     4      0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[69] (sram_w16_sram_bit160)               0.000      0.442 r
  core_instance/out[69] (net)                            0.053               0.000      0.442 r
  core_instance/out[69] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.442 r
  out[69] (net)                                          0.053               0.000      0.442 r
  out[69] (out)                                                    0.451     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_63_
              (rising edge-triggered flip-flop)
  Endpoint: out[63] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_63_/CP (EDFQD1)            0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_63_/Q (EDFQD1)             0.451     0.442      0.442 r
  core_instance/psum_mem_instance/Q[63] (net)     4      0.053               0.000      0.442 r
  core_instance/psum_mem_instance/Q[63] (sram_w16_sram_bit160)               0.000      0.442 r
  core_instance/out[63] (net)                            0.053               0.000      0.442 r
  core_instance/out[63] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.442 r
  out[63] (net)                                          0.053               0.000      0.442 r
  out[63] (out)                                                    0.451     0.000      0.442 r
  data arrival time                                                                     0.442
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_151_
              (rising edge-triggered flip-flop)
  Endpoint: out[151] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_151_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_151_/Q (EDFQD1)            0.451     0.441      0.441 r
  core_instance/psum_mem_instance/Q[151] (net)     4     0.053               0.000      0.441 r
  core_instance/psum_mem_instance/Q[151] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[151] (net)                           0.053               0.000      0.441 r
  core_instance/out[151] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[151] (net)                                         0.053               0.000      0.441 r
  out[151] (out)                                                   0.451     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_146_
              (rising edge-triggered flip-flop)
  Endpoint: out[146] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_146_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_146_/Q (EDFQD1)            0.451     0.441      0.441 r
  core_instance/psum_mem_instance/Q[146] (net)     4     0.053               0.000      0.441 r
  core_instance/psum_mem_instance/Q[146] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[146] (net)                           0.053               0.000      0.441 r
  core_instance/out[146] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[146] (net)                                         0.053               0.000      0.441 r
  out[146] (out)                                                   0.451     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_143_
              (rising edge-triggered flip-flop)
  Endpoint: out[143] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_143_/CP (EDFQD1)           0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_143_/Q (EDFQD1)            0.451     0.441      0.441 r
  core_instance/psum_mem_instance/Q[143] (net)     4     0.053               0.000      0.441 r
  core_instance/psum_mem_instance/Q[143] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[143] (net)                           0.053               0.000      0.441 r
  core_instance/out[143] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[143] (net)                                         0.053               0.000      0.441 r
  out[143] (out)                                                   0.451     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_74_
              (rising edge-triggered flip-flop)
  Endpoint: out[74] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_74_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_74_/Q (EDFQD1)             0.451     0.441      0.441 r
  core_instance/psum_mem_instance/Q[74] (net)     4      0.053               0.000      0.441 r
  core_instance/psum_mem_instance/Q[74] (sram_w16_sram_bit160)               0.000      0.441 r
  core_instance/out[74] (net)                            0.053               0.000      0.441 r
  core_instance/out[74] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.441 r
  out[74] (net)                                          0.053               0.000      0.441 r
  out[74] (out)                                                    0.451     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_72_
              (rising edge-triggered flip-flop)
  Endpoint: out[72] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_72_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_72_/Q (EDFQD1)             0.451     0.441      0.441 r
  core_instance/psum_mem_instance/Q[72] (net)     4      0.053               0.000      0.441 r
  core_instance/psum_mem_instance/Q[72] (sram_w16_sram_bit160)               0.000      0.441 r
  core_instance/out[72] (net)                            0.053               0.000      0.441 r
  core_instance/out[72] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.441 r
  out[72] (net)                                          0.053               0.000      0.441 r
  out[72] (out)                                                    0.451     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_54_
              (rising edge-triggered flip-flop)
  Endpoint: out[54] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_54_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_54_/Q (EDFQD1)             0.451     0.441      0.441 r
  core_instance/psum_mem_instance/Q[54] (net)     4      0.053               0.000      0.441 r
  core_instance/psum_mem_instance/Q[54] (sram_w16_sram_bit160)               0.000      0.441 r
  core_instance/out[54] (net)                            0.053               0.000      0.441 r
  core_instance/out[54] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.441 r
  out[54] (net)                                          0.053               0.000      0.441 r
  out[54] (out)                                                    0.451     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_23_
              (rising edge-triggered flip-flop)
  Endpoint: out[23] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_23_/CP (EDFQD1)            0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_23_/Q (EDFQD1)             0.451     0.441      0.441 r
  core_instance/psum_mem_instance/Q[23] (net)     4      0.053               0.000      0.441 r
  core_instance/psum_mem_instance/Q[23] (sram_w16_sram_bit160)               0.000      0.441 r
  core_instance/out[23] (net)                            0.053               0.000      0.441 r
  core_instance/out[23] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.441 r
  out[23] (net)                                          0.053               0.000      0.441 r
  out[23] (out)                                                    0.451     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_9_
              (rising edge-triggered flip-flop)
  Endpoint: out[9] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_9_/CP (EDFQD1)             0.681     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_9_/Q (EDFQD1)              0.451     0.441      0.441 r
  core_instance/psum_mem_instance/Q[9] (net)     4       0.053               0.000      0.441 r
  core_instance/psum_mem_instance/Q[9] (sram_w16_sram_bit160)                0.000      0.441 r
  core_instance/out[9] (net)                             0.053               0.000      0.441 r
  core_instance/out[9] (core_col8_bw8_bw_psum20_pr8)                         0.000      0.441 r
  out[9] (net)                                           0.053               0.000      0.441 r
  out[9] (out)                                                     0.451     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_117_
              (rising edge-triggered flip-flop)
  Endpoint: out[117] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_117_/CP (EDFQD1)           0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_117_/Q (EDFQD1)            0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[117] (net)     4     0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[117] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[117] (net)                           0.052               0.000      0.441 r
  core_instance/out[117] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[117] (net)                                         0.052               0.000      0.441 r
  out[117] (out)                                                   0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_115_
              (rising edge-triggered flip-flop)
  Endpoint: out[115] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_115_/CP (EDFQD1)           0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_115_/Q (EDFQD1)            0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[115] (net)     4     0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[115] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[115] (net)                           0.052               0.000      0.441 r
  core_instance/out[115] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[115] (net)                                         0.052               0.000      0.441 r
  out[115] (out)                                                   0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_97_
              (rising edge-triggered flip-flop)
  Endpoint: out[97] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_97_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_97_/Q (EDFQD1)             0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[97] (net)     4      0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[97] (sram_w16_sram_bit160)               0.000      0.441 r
  core_instance/out[97] (net)                            0.052               0.000      0.441 r
  core_instance/out[97] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.441 r
  out[97] (net)                                          0.052               0.000      0.441 r
  out[97] (out)                                                    0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_95_
              (rising edge-triggered flip-flop)
  Endpoint: out[95] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_95_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_95_/Q (EDFQD1)             0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[95] (net)     4      0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[95] (sram_w16_sram_bit160)               0.000      0.441 r
  core_instance/out[95] (net)                            0.052               0.000      0.441 r
  core_instance/out[95] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.441 r
  out[95] (net)                                          0.052               0.000      0.441 r
  out[95] (out)                                                    0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_57_
              (rising edge-triggered flip-flop)
  Endpoint: out[57] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_57_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_57_/Q (EDFQD1)             0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[57] (net)     4      0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[57] (sram_w16_sram_bit160)               0.000      0.441 r
  core_instance/out[57] (net)                            0.052               0.000      0.441 r
  core_instance/out[57] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.441 r
  out[57] (net)                                          0.052               0.000      0.441 r
  out[57] (out)                                                    0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_45_
              (rising edge-triggered flip-flop)
  Endpoint: out[45] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_45_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_45_/Q (EDFQD1)             0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[45] (net)     4      0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[45] (sram_w16_sram_bit160)               0.000      0.441 r
  core_instance/out[45] (net)                            0.052               0.000      0.441 r
  core_instance/out[45] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.441 r
  out[45] (net)                                          0.052               0.000      0.441 r
  out[45] (out)                                                    0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_25_
              (rising edge-triggered flip-flop)
  Endpoint: out[25] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_25_/CP (EDFQD1)            0.685     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_25_/Q (EDFQD1)             0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[25] (net)     4      0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[25] (sram_w16_sram_bit160)               0.000      0.441 r
  core_instance/out[25] (net)                            0.052               0.000      0.441 r
  core_instance/out[25] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.441 r
  out[25] (net)                                          0.052               0.000      0.441 r
  out[25] (out)                                                    0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_38_
              (rising edge-triggered flip-flop)
  Endpoint: out[38] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_38_/CP (EDFQD1)            0.671     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_38_/Q (EDFQD1)             0.452     0.441      0.441 r
  core_instance/psum_mem_instance/Q[38] (net)     4      0.053               0.000      0.441 r
  core_instance/psum_mem_instance/Q[38] (sram_w16_sram_bit160)               0.000      0.441 r
  core_instance/out[38] (net)                            0.053               0.000      0.441 r
  core_instance/out[38] (core_col8_bw8_bw_psum20_pr8)                        0.000      0.441 r
  out[38] (net)                                          0.053               0.000      0.441 r
  out[38] (out)                                                    0.452     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_157_
              (rising edge-triggered flip-flop)
  Endpoint: out[157] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_157_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_157_/Q (EDFQD1)            0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[157] (net)     4     0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[157] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[157] (net)                           0.052               0.000      0.441 r
  core_instance/out[157] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[157] (net)                                         0.052               0.000      0.441 r
  out[157] (out)                                                   0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_156_
              (rising edge-triggered flip-flop)
  Endpoint: out[156] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_156_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_156_/Q (EDFQD1)            0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[156] (net)     4     0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[156] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[156] (net)                           0.052               0.000      0.441 r
  core_instance/out[156] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[156] (net)                                         0.052               0.000      0.441 r
  out[156] (out)                                                   0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_154_
              (rising edge-triggered flip-flop)
  Endpoint: out[154] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_154_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_154_/Q (EDFQD1)            0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[154] (net)     4     0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[154] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[154] (net)                           0.052               0.000      0.441 r
  core_instance/out[154] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[154] (net)                                         0.052               0.000      0.441 r
  out[154] (out)                                                   0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_152_
              (rising edge-triggered flip-flop)
  Endpoint: out[152] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_152_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_152_/Q (EDFQD1)            0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[152] (net)     4     0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[152] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[152] (net)                           0.052               0.000      0.441 r
  core_instance/out[152] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[152] (net)                                         0.052               0.000      0.441 r
  out[152] (out)                                                   0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_135_
              (rising edge-triggered flip-flop)
  Endpoint: out[135] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_135_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_135_/Q (EDFQD1)            0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[135] (net)     4     0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[135] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[135] (net)                           0.052               0.000      0.441 r
  core_instance/out[135] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[135] (net)                                         0.052               0.000      0.441 r
  out[135] (out)                                                   0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_129_
              (rising edge-triggered flip-flop)
  Endpoint: out[129] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_129_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_129_/Q (EDFQD1)            0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[129] (net)     4     0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[129] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[129] (net)                           0.052               0.000      0.441 r
  core_instance/out[129] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[129] (net)                                         0.052               0.000      0.441 r
  out[129] (out)                                                   0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_126_
              (rising edge-triggered flip-flop)
  Endpoint: out[126] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_126_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_126_/Q (EDFQD1)            0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[126] (net)     4     0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[126] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[126] (net)                           0.052               0.000      0.441 r
  core_instance/out[126] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[126] (net)                                         0.052               0.000      0.441 r
  out[126] (out)                                                   0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_instance/psum_mem_instance/Q_reg_125_
              (rising edge-triggered flip-flop)
  Endpoint: out[125] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  core_instance/psum_mem_instance/Q_reg_125_/CP (EDFQD1)           0.683     0.000      0.000 r
  core_instance/psum_mem_instance/Q_reg_125_/Q (EDFQD1)            0.450     0.441      0.441 r
  core_instance/psum_mem_instance/Q[125] (net)     4     0.052               0.000      0.441 r
  core_instance/psum_mem_instance/Q[125] (sram_w16_sram_bit160)              0.000      0.441 r
  core_instance/out[125] (net)                           0.052               0.000      0.441 r
  core_instance/out[125] (core_col8_bw8_bw_psum20_pr8)                       0.000      0.441 r
  out[125] (net)                                         0.052               0.000      0.441 r
  out[125] (out)                                                   0.450     0.000      0.441 r
  data arrival time                                                                     0.441
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
