
==============================================================================
XRT Build Version: 2.6.0 (2020.1)
       Build Date: 2020-07-09 15:20:59
          Hash ID: 12115fd4054cb46a5ade62fafa74c523f59116e6
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.1) on Wed May 27 19:54:35 MDT 2020
   Version:                2.6.0
   Kernels:                multadd
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          d4ed0e3e-3916-43a8-a796-5413c16793b4
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA, 
                           DEBUG_DATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  aws-vu9p-f1
   Name:                   shell-v04261818
   Version:                201920.2
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Tue Apr 28 20:02:31 2020
   FPGA Device:            --
   Board Vendor:           amazon
   Board Name:             
   Board Part:             
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: multadd

Definition
----------
   Signature: multadd (void* a, void* b, void* c, unsigned int a_row, unsigned int a_col, unsigned int b_col, unsigned int block_count)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        multadd
   Base Address: --

   Argument:          a
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          b
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          c
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          a_row
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          a_col
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          b_col
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          block_count
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.1 - Wed May 27 19:54:35 MDT 2020 (SW BUILD: 2902540)
   Command Line:  v++ -t sw_emu --config q4/configs/design.cfg --log_dir q4/logs --report_dir q4/reports --platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --link -o q4/build/multadd.sw_emu.xclbin q4/build/multadd.sw_emu.xo 
   Options:       -t sw_emu
                  --config q4/configs/design.cfg
                  --log_dir q4/logs
                  --report_dir q4/reports
                  --platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
                  --link
                  -o q4/build/multadd.sw_emu.xclbin q4/build/multadd.sw_emu.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
