Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver cpu 1.13.a for instance microblaze_0
microblaze_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver generic 1.00.a for instance plb_v46_0
plb_v46_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver bram 3.01.a for instance xps_bram_if_cntlr_0
xps_bram_if_cntlr_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_SPLB_NATIVE_DWIDTH - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
bram_block_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver uartlite 2.00.a for instance xps_uartlite_0
xps_uartlite_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Make instance plb_v46_0 port PLB_Clk external with net as port name
Instance plb_v46_0 port PLB_Clk connector undefined, using plb_v46_0_PLB_Clk
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance plb_v46_0 port SYS_Rst external with net as port name
Instance plb_v46_0 port SYS_Rst connector undefined, using plb_v46_0_SYS_Rst
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance xps_uartlite_0 port RX external with net as port name
Instance xps_uartlite_0 port RX connector undefined, using xps_uartlite_0_RX
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance xps_uartlite_0 port TX external with net as port name
Instance xps_uartlite_0 port TX connector undefined, using xps_uartlite_0_TX
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance xps_gpio_leds port GPIO_IO external with net as port name
Instance xps_gpio_leds port GPIO_IO connector undefined, using xps_gpio_leds_GPIO_IO
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance xps_gpio_switches port GPIO_IO external with net as port name
Instance xps_gpio_switches port GPIO_IO connector undefined, using xps_gpio_switches_GPIO_IO
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 17 
WARNING:EDK:3967 - xps_gpio (xps_gpio_leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (xps_gpio_switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 37 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Address Map for Processor microblaze_0
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_switches	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_leds	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
my_plb_peripheral_0 has been deleted from the project
xps_gpio_leds has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds
xps_gpio_switches has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   switches
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
my_plb_peripheral_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
my_plb_peripheral_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_plb_peripheral_0 port switches external with net as port name
Instance my_plb_peripheral_0 port switches connector undefined, using my_plb_peripheral_0_switches
Make instance my_plb_peripheral_0 port leds external with net as port name
Instance my_plb_peripheral_0 port leds connector undefined, using my_plb_peripheral_0_leds

********************************************************************************
At Local date and time: Mon Dec 18 13:00:14 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 37 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: plb_v46_0, PORT: PLB_Clk - port is driven by a
   sourceless connector - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 20 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Dec 18 13:02:08 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 37 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: plb_v46_0, PORT: PLB_Clk - port is driven by a
   sourceless connector - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 20 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Dec 18 13:05:40 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 13 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 21 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_bram_if_cntlr_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 38 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_uartlite_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:526 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 103. Non array type std_logic can not have a index constraint.
ERROR:HDLParsers:3010 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131. Entity user_logic does not exist.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'C_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. C_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. Undefined symbol 'rst'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. Undefined symbol 'switches'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. switches: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'leds'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. leds: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 203. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 215. slv_reg_write_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 217. / can not have such operands in this context.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 218. Undefined symbol 'byte_index'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219. byte_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219. Undefined symbol 'Bus2IP_Data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219. Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223. / can not have such operands in this context.
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. / can not have such operands in this context.
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 239. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 242. parse error, unexpected PROCESS
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. Undefined symbol 'IP2Bus_Data'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 261. Undefined symbol 'IP2Bus_WrAck'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 261. slv_write_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 262. Undefined symbol 'IP2Bus_RdAck'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 262. slv_read_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 263. Undefined symbol 'IP2Bus_Error'.
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 265. parse error, unexpected PROCESS
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:3011 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 273. End Identifier COUNT_OPTION does not match declaration, LEDS_DRAW.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 13 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
-p xc3s1000ft256-5 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"U:/hlocal/PABLO/SE/labs/pr3/implementation/microblaze_0_wrapper/system_microbla
ze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Dec 18 13:11:55 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:526 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 103. Non array type std_logic can not have a index constraint.
ERROR:HDLParsers:3010 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131. Entity user_logic does not exist.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'C_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. C_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. Undefined symbol 'rst'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. Undefined symbol 'switches'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. switches: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'leds'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. leds: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 203. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 215. slv_reg_write_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 217. / can not have such operands in this context.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 218. Undefined symbol 'byte_index'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219. byte_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219. Undefined symbol 'Bus2IP_Data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219. Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223. / can not have such operands in this context.
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. / can not have such operands in this context.
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 239. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 242. parse error, unexpected PROCESS
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. Undefined symbol 'IP2Bus_Data'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 261. Undefined symbol 'IP2Bus_WrAck'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 261. slv_write_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 262. Undefined symbol 'IP2Bus_RdAck'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 262. slv_read_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 263. Undefined symbol 'IP2Bus_Error'.
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 265. parse error, unexpected PROCESS
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:3011 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 273. End Identifier COUNT_OPTION does not match declaration, LEDS_DRAW.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_my_plb_peripheral_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Mon Dec 18 13:16:26 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:526 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 103. Non array type std_logic can not have a index constraint.
ERROR:HDLParsers:3010 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131. Entity user_logic does not exist.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'C_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. C_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. Undefined symbol 'rst'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. Undefined symbol 'switches'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. switches: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'leds'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. leds: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 203. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. parse error, unexpected PROCESS
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 215. slv_reg_write_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 217. / can not have such operands in this context.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 218. Undefined symbol 'byte_index'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219. byte_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219. Undefined symbol 'Bus2IP_Data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219. Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223. / can not have such operands in this context.
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. / can not have such operands in this context.
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 239. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 242. parse error, unexpected PROCESS
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. Undefined symbol 'IP2Bus_Data'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 261. Undefined symbol 'IP2Bus_WrAck'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 261. slv_write_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 262. Undefined symbol 'IP2Bus_RdAck'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 262. slv_read_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 263. Undefined symbol 'IP2Bus_Error'.
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 265. parse error, unexpected PROCESS
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 273. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:3011 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 274. End Identifier COUNT_OPTION does not match declaration, LEDS_DRAW.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Deleting External port : switches 
Deleting Internal port my_plb_peripheral_0:switches 
Deleting External port : leds 
Deleting Internal port my_plb_peripheral_0:leds 
my_plb_peripheral_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds
   switches
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_plb_peripheral_0 port switches external with net as port name
Instance my_plb_peripheral_0 port switches connector undefined, using my_plb_peripheral_0_switches
Make instance my_plb_peripheral_0 port leds external with net as port name
Instance my_plb_peripheral_0 port leds connector undefined, using my_plb_peripheral_0_leds

********************************************************************************
At Local date and time: Mon Dec 18 13:17:39 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:526 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 103. Non array type std_logic can not have a index constraint.
ERROR:HDLParsers:3010 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131. Entity user_logic does not exist.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'C_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. C_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. Undefined symbol 'rst'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. Undefined symbol 'switches'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. switches: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'leds'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. leds: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 203. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. parse error, unexpected PROCESS
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 215. slv_reg_write_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 217. / can not have such operands in this context.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 218. Undefined symbol 'byte_index'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219. byte_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219. Undefined symbol 'Bus2IP_Data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 219. Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223. / can not have such operands in this context.
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. / can not have such operands in this context.
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 239. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 242. parse error, unexpected PROCESS
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. Undefined symbol 'IP2Bus_Data'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 261. Undefined symbol 'IP2Bus_WrAck'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 261. slv_write_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 262. Undefined symbol 'IP2Bus_RdAck'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 262. slv_read_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 263. Undefined symbol 'IP2Bus_Error'.
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 265. parse error, unexpected PROCESS
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 273. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:3011 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 274. End Identifier COUNT_OPTION does not match declaration, LEDS_DRAW.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Dec 18 13:32:16 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:526 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 103. Non array type std_logic can not have a index constraint.
ERROR:HDLParsers:3010 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131. Entity user_logic does not exist.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'C_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. C_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. Undefined symbol 'rst'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. Undefined symbol 'switches'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. switches: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'leds'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. leds: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. slv_reg_read_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 209. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 209. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 218. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 218. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 222. Undefined symbol 'Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 222. Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 224. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 225. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227. slv_reg_write_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. / can not have such operands in this context.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 230. Undefined symbol 'byte_index'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231. byte_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231. Undefined symbol 'Bus2IP_Data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231. Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 235. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 237. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 241. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 243. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. slv_reg_read_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 270. Undefined symbol 'IP2Bus_Data'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 270. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 270. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 270. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 270. slv_read_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 273. Undefined symbol 'IP2Bus_WrAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 273. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 273. slv_write_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 274. Undefined symbol 'IP2Bus_RdAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'IP2Bus_Error'.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Deleting External port : switches 
Deleting Internal port my_plb_peripheral_0:switches 
Deleting External port : leds 
Deleting Internal port my_plb_peripheral_0:leds 
my_plb_peripheral_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds
   switches
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_plb_peripheral_0 port switches external with net as port name
Instance my_plb_peripheral_0 port switches connector undefined, using my_plb_peripheral_0_switches
Make instance my_plb_peripheral_0 port leds external with net as port name
Instance my_plb_peripheral_0 port leds connector undefined, using my_plb_peripheral_0_leds

********************************************************************************
At Local date and time: Mon Dec 18 13:33:33 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:526 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 103. Non array type std_logic can not have a index constraint.
ERROR:HDLParsers:3010 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131. Entity user_logic does not exist.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'C_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. C_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. Undefined symbol 'rst'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. Undefined symbol 'switches'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. switches: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'leds'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. leds: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 197. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. slv_reg_read_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 206. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 209. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 209. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 218. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 218. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 222. Undefined symbol 'Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 222. Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 224. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 225. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227. slv_reg_write_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. / can not have such operands in this context.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 230. Undefined symbol 'byte_index'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231. byte_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231. Undefined symbol 'Bus2IP_Data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231. Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 235. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 237. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 241. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 243. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. slv_reg_read_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 254. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 258. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 270. Undefined symbol 'IP2Bus_Data'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 270. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 270. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 270. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 270. slv_read_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 273. Undefined symbol 'IP2Bus_WrAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 273. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 273. slv_write_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 274. Undefined symbol 'IP2Bus_RdAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'IP2Bus_Error'.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Dec 18 13:46:05 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:526 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 103. Non array type std_logic can not have a index constraint.
ERROR:HDLParsers:3010 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131. Entity user_logic does not exist.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'C_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. C_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. Undefined symbol 'rst'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. Undefined symbol 'switches'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. switches: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'leds'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. leds: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 201. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 201. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 220. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 220. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 224. Undefined symbol 'Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 224. Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 225. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 226. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. slv_reg_write_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231. / can not have such operands in this context.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 232. Undefined symbol 'byte_index'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233. byte_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233. Undefined symbol 'Bus2IP_Data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233. Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 237. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 239. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 243. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 245. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg_read_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 260. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 261. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. Undefined symbol 'IP2Bus_Data'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. slv_read_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'IP2Bus_WrAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. slv_write_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 276. Undefined symbol 'IP2Bus_RdAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 277. Undefined symbol 'IP2Bus_Error'.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Dec 18 13:49:01 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:526 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 103. Non array type std_logic can not have a index constraint.
ERROR:HDLParsers:3010 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131. Entity user_logic does not exist.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'C_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. C_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. Undefined symbol 'Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. Undefined symbol 'switches'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. switches: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'leds'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. leds: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 201. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 201. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 220. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 220. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 224. Undefined symbol 'Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 224. Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 225. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 226. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. slv_reg_write_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231. / can not have such operands in this context.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 232. Undefined symbol 'byte_index'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233. byte_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233. Undefined symbol 'Bus2IP_Data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233. Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 237. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 239. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 243. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 245. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg_read_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 260. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 261. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. Undefined symbol 'IP2Bus_Data'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. slv_read_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'IP2Bus_WrAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. slv_write_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 276. Undefined symbol 'IP2Bus_RdAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 277. Undefined symbol 'IP2Bus_Error'.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Mon Dec 18 14:49:43 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:526 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 103. Non array type std_logic can not have a index constraint.
ERROR:HDLParsers:3010 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131. Entity user_logic does not exist.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'C_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. C_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. Undefined symbol 'Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 163. Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Undefined symbol 'Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 185. Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. Undefined symbol 'switches'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 191. switches: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'leds'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 194. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. leds: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 198. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 199. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 201. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 201. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 220. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 220. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 224. Undefined symbol 'Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 224. Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 225. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 226. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. slv_reg_write_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 231. / can not have such operands in this context.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 232. Undefined symbol 'byte_index'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233. byte_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233. Undefined symbol 'Bus2IP_Data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 233. Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 237. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 239. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 243. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 245. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg_read_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 256. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 260. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 261. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. Undefined symbol 'IP2Bus_Data'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 272. slv_read_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'IP2Bus_WrAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. slv_write_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 276. Undefined symbol 'IP2Bus_RdAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 277. Undefined symbol 'IP2Bus_Error'.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Dec 18 15:00:48 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:526 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 103. Non array type std_logic can not have a index constraint.
ERROR:HDLParsers:3010 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131. Entity user_logic does not exist.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144. Undefined symbol 'C_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144. C_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Undefined symbol 'Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 165. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 165. Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 167. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 167. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 189. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 192. Undefined symbol 'switches'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 192. switches: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. Undefined symbol 'leds'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. leds: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 201. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 201. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 202. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 202. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 203. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 203. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 214. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 214. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227. Undefined symbol 'Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227. Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 228. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 230. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 232. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 232. slv_reg_write_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 234. / can not have such operands in this context.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 235. Undefined symbol 'byte_index'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 236. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 236. byte_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 236. Undefined symbol 'Bus2IP_Data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 236. Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 240. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 242. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 246. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 248. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. slv_reg_read_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 263. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 264. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'IP2Bus_Data'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. slv_read_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 278. Undefined symbol 'IP2Bus_WrAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 278. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 278. slv_write_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 279. Undefined symbol 'IP2Bus_RdAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 280. Undefined symbol 'IP2Bus_Error'.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Deleting External port : switches 
Deleting Internal port my_plb_peripheral_0:switches 
Deleting External port : leds 
Deleting Internal port my_plb_peripheral_0:leds 
my_plb_peripheral_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds
   switches
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_plb_peripheral_0 port switches external with net as port name
Instance my_plb_peripheral_0 port switches connector undefined, using my_plb_peripheral_0_switches
Make instance my_plb_peripheral_0 port leds external with net as port name
Instance my_plb_peripheral_0 port leds connector undefined, using my_plb_peripheral_0_leds
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Mon Dec 18 15:07:12 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:526 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 103. Non array type std_logic can not have a index constraint.
ERROR:HDLParsers:3010 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131. Entity user_logic does not exist.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. Undefined symbol 'STD_LOGIC'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137. STD_LOGIC: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144. Undefined symbol 'C_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144. C_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Undefined symbol 'Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 164. Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 165. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 165. Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 167. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 167. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Undefined symbol 'Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 186. Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Undefined symbol 'Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 187. Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 188. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 189. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 192. Undefined symbol 'switches'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 192. switches: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. Undefined symbol 'leds'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 196. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. leds: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 201. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 201. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 202. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 202. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 203. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 203. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 211. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 214. Undefined symbol 'r3_count'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 214. r3_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223. Undefined symbol 'clk_1hz'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 223. clk_1hz: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227. Undefined symbol 'Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 227. Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 228. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 230. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 232. Undefined symbol 'slv_reg_write_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 232. slv_reg_write_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 234. / can not have such operands in this context.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 235. Undefined symbol 'byte_index'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 236. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 236. byte_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 236. Undefined symbol 'Bus2IP_Data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 236. Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 240. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 242. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 246. / can not have such operands in this context.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 248. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. Undefined symbol 'slv_reg_read_sel'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. slv_reg_read_sel: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. Undefined symbol 'slv_reg0'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. slv_reg0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. Undefined symbol 'slv_reg1'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. slv_reg1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. Undefined symbol 'slv_reg3'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 259. slv_reg3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 263. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 264. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'IP2Bus_Data'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'slv_ip2bus_data'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. slv_ip2bus_data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. Undefined symbol 'slv_read_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 275. slv_read_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 278. Undefined symbol 'IP2Bus_WrAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 278. Undefined symbol 'slv_write_ack'.
ERROR:HDLParsers:1209 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 278. slv_write_ack: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 279. Undefined symbol 'IP2Bus_RdAck'.
ERROR:HDLParsers:3312 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 280. Undefined symbol 'IP2Bus_Error'.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Deleting External port : switches 
Deleting Internal port my_plb_peripheral_0:switches 
Deleting External port : leds 
Deleting Internal port my_plb_peripheral_0:leds 
my_plb_peripheral_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds
   switches
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_plb_peripheral_0 port switches external with net as port name
Instance my_plb_peripheral_0 port switches connector undefined, using my_plb_peripheral_0_switches
Make instance my_plb_peripheral_0 port leds external with net as port name
Instance my_plb_peripheral_0 port leds connector undefined, using my_plb_peripheral_0_leds
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Mon Dec 18 15:24:21 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:807 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 201. switches can not be used with range downto.
ERROR:HDLParsers:807 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 202. switches can not be used with range downto.
ERROR:HDLParsers:807 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 203. switches can not be used with range downto.
ERROR:HDLParsers:807 - "U:/hlocal/PABLO/SE/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200. switches can not be used with range downto.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Dec 18 15:25:03 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:2587 - Port <leds> of instance <my_plb_peripheral_0> has different type in definition <my_plb_peripheral>.
ERROR:Xst:2587 - Port <switches> of instance <my_plb_peripheral_0> has different type in definition <my_plb_peripheral>.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Deleting External port : switches 
Deleting Internal port my_plb_peripheral_0:switches 
Deleting External port : leds 
Deleting Internal port my_plb_peripheral_0:leds 
my_plb_peripheral_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds
   switches
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_plb_peripheral_0 port switches external with net as port name
Instance my_plb_peripheral_0 port switches connector undefined, using my_plb_peripheral_0_switches
Make instance my_plb_peripheral_0 port leds external with net as port name
Instance my_plb_peripheral_0 port leds connector undefined, using my_plb_peripheral_0_leds
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Mon Dec 18 15:27:43 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:2587 - Port <leds> of instance <my_plb_peripheral_0> has different type in definition <my_plb_peripheral>.
ERROR:Xst:2587 - Port <switches> of instance <my_plb_peripheral_0> has different type in definition <my_plb_peripheral>.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Dec 18 15:30:52 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:2587 - Port <leds> of instance <my_plb_peripheral_0> has different type in definition <my_plb_peripheral>.
ERROR:Xst:2587 - Port <switches> of instance <my_plb_peripheral_0> has different type in definition <my_plb_peripheral>.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_my_plb_peripheral_0_wrapper.ngc] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Dec 18 15:33:21 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4054 - GLOBAL PORT: switches, CONNECTOR: my_plb_peripheral_0_switches
   - 8 bit-width connector assigned to 4 bit-width port -
   U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 8 
ERROR:EDK:4054 - GLOBAL PORT: leds, CONNECTOR: my_plb_peripheral_0_leds - 8
   bit-width connector assigned to 4 bit-width port -
   U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 9 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_my_plb_peripheral_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   leds
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   switches

********************************************************************************
At Local date and time: Mon Dec 18 15:36:06 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INTERNAL_ERROR:Xst:cmain.c:3464:1.56 -  Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.  
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Deleting External port : switches 
Deleting Internal port my_plb_peripheral_0:switches 
Deleting External port : leds 
Deleting Internal port my_plb_peripheral_0:leds 
my_plb_peripheral_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds
   switches
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_plb_peripheral_0 port switches external with net as port name
Instance my_plb_peripheral_0 port switches connector undefined, using my_plb_peripheral_0_switches
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_plb_peripheral_0 port leds external with net as port name
Instance my_plb_peripheral_0 port leds connector undefined, using my_plb_peripheral_0_leds
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Mon Dec 18 15:39:43 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INTERNAL_ERROR:Xst:cmain.c:3464:1.56 -  Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.  
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Dec 18 15:45:16 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1;2100@fdilicencias1'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/SE/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\SE\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my_plb_peri
   pheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 13 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line
21 - Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 28 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 44 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs
line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\SE\labs\pr3\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INTERNAL_ERROR:Xst:cmain.c:3464:1.56 -  Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.  
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\SE\labs\pr3\synthesis\system_my_plb_peripheral_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_my_plb_peripheral_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\SE\labs\pr3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.gui

********************************************************************************
At Local date and time: Wed Dec 20 14:18:10 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/tmp/SE-main/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc56000ff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 21 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 44 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INTERNAL_ERROR:Xst:cmain.c:3464:1.56 -  Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.  
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\synthesis\system_my_plb_peripheral_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Deleting External port : switches 
Deleting Internal port my_plb_peripheral_0:switches 
Deleting External port : leds 
Deleting Internal port my_plb_peripheral_0:leds 
my_plb_peripheral_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds
   switches
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Make instance my_plb_peripheral_0 port switches external with net as port name
Instance my_plb_peripheral_0 port switches connector undefined, using my_plb_peripheral_0_switches
Make instance my_plb_peripheral_0 port leds external with net as port name
Instance my_plb_peripheral_0 port leds connector undefined, using my_plb_peripheral_0_leds
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Wed Dec 20 14:22:23 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/tmp/SE-main/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc56000ff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 21 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 44 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INTERNAL_ERROR:Xst:cmain.c:3464:1.56 -  Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.  
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\synthesis\system_my_plb_peripheral_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Deleting External port : switches 
Deleting Internal port my_plb_peripheral_0:switches 
Deleting External port : leds 
Deleting Internal port my_plb_peripheral_0:leds 
my_plb_peripheral_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds
   switches
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.gui
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:my_plb_peripheral_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:my_plb_peripheral_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840180ff) my_plb_peripheral_0	plb_v46_0
Generated Addresses Successfully
Make instance my_plb_peripheral_0 port switches external with net as port name
Instance my_plb_peripheral_0 port switches connector undefined, using my_plb_peripheral_0_switches
Make instance my_plb_peripheral_0 port leds external with net as port name
Instance my_plb_peripheral_0 port leds connector undefined, using my_plb_peripheral_0_leds

********************************************************************************
At Local date and time: Wed Dec 20 14:26:12 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/tmp/SE-main/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840180ff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 21 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 44 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INTERNAL_ERROR:Xst:cmain.c:3464:1.56 -  Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.  
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\synthesis\system_my_plb_peripheral_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Dec 20 14:28:26 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/tmp/SE-main/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840180ff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 21 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 44 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INTERNAL_ERROR:Xst:cmain.c:3464:1.56 -  Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.  
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\synthesis\system_my_plb_peripheral_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_my_plb_peripheral_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.gui

********************************************************************************
At Local date and time: Wed Dec 20 14:32:42 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/tmp/SE-main/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840180ff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 21 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 44 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3317 - "U:/hlocal/PABLO/tmp/SE-main/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/my_plb_peripheral.vhd" Line 72.  Library peripheral_practica03_v1_00_a cannot be found.
ERROR:HDLParsers:3014 - "U:/hlocal/PABLO/tmp/SE-main/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/my_plb_peripheral.vhd" Line 73. Library unit peripheral_practica03_v1_00_a is not available in library my_plb_peripheral_v1_00_a.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\synthesis\system_my_plb_peripheral_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_my_plb_peripheral_0_wrapper.ngc] Error 2
Done!
Deleting External port : switches 
Deleting Internal port my_plb_peripheral_0:switches 
Deleting External port : leds 
Deleting Internal port my_plb_peripheral_0:leds 
my_plb_peripheral_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds
   switches
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.gui
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_plb_peripheral_0 port switches external with net as port name
Instance my_plb_peripheral_0 port switches connector undefined, using my_plb_peripheral_0_switches
Make instance my_plb_peripheral_0 port leds external with net as port name
Instance my_plb_peripheral_0 port leds connector undefined, using my_plb_peripheral_0_leds
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc5600000-0xc560ffff) my_plb_peripheral_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840180ff) my_plb_peripheral_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Wed Dec 20 14:37:41 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/tmp/SE-main/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840180ff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 21 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 44 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3317 - "U:/hlocal/PABLO/tmp/SE-main/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/my_plb_peripheral.vhd" Line 13.  Library peripheral_practica03_v1_00_a cannot be found.
ERROR:HDLParsers:3014 - "U:/hlocal/PABLO/tmp/SE-main/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/my_plb_peripheral.vhd" Line 14. Library unit peripheral_practica03_v1_00_a is not available in library my_plb_peripheral_v1_00_a.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\synthesis\system_my_plb_peripheral_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Dec 20 14:39:00 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/tmp/SE-main/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840180ff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 21 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 44 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 12.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile
C:/software/electronica/xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into working
directory U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation 

Using Flow File: U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system.ngc" ...
Loading design module
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system_my_plb_peripheral_0_
wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   12 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal switches<6> connected to top level port switches<6>
   has been removed.
WARNING:MapLib:701 - Signal switches<5> connected to top level port switches<5>
   has been removed.
WARNING:MapLib:701 - Signal switches<4> connected to top level port switches<4>
   has been removed.
WARNING:MapLib:701 - Signal switches<3> connected to top level port switches<3>
   has been removed.
WARNING:MapLib:701 - Signal switches<2> connected to top level port switches<2>
   has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e670570a) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e670570a) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e670570a) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:67b301d6) REAL time: 4 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:67b301d6) REAL time: 4 secs 

Phase 6.4  Local Placement Optimization
.....................................
......................
Phase 6.4  Local Placement Optimization (Checksum:67b301d6) REAL time: 7 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:67b301d6) REAL time: 7 secs 

Phase 8.8  Global Placement
....................................
.............
......................
....................................................................................
..................
........................
Phase 8.8  Global Placement (Checksum:feef5436) REAL time: 11 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:feef5436) REAL time: 11 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:feef5436) REAL time: 11 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e557744a) REAL time: 20 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e557744a) REAL time: 20 secs 

Total REAL time to Placer completion: 20 secs 
Total CPU  time to Placer completion: 20 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    5
Logic Utilization:
  Number of Slice Flip Flops:         1,270 out of  15,360    8
  Number of 4 input LUTs:             2,409 out of  15,360   15
Logic Distribution:
  Number of occupied Slices:          1,591 out of   7,680   20
    Number of Slices containing only related logic:   1,591 out of   1,591 100
    Number of Slices containing unrelated logic:          0 out of   1,591   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,481 out of  15,360   16
    Number used as logic:             1,941
    Number used as a route-thru:         72
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 15 out of     173    8
    IOB Flip Flops:                       4
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.01

Peak Memory Usage:  4519 MB
Total REAL time to MAP completion:  21 secs 
Total CPU time to MAP completion:   20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  15 out of 173     8
      Number of LOCed IOBs                  15 out of 15    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1591 out of 7680   20
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13219 unrouted;      REAL time: 3 secs 

Phase  2  : 11732 unrouted;      REAL time: 4 secs 

Phase  3  : 3825 unrouted;      REAL time: 5 secs 

Phase  4  : 4085 unrouted; (Par is working to improve performance)     REAL time: 7 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 18 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 18 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 18 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 19 secs 

Total REAL time to Router completion: 19 secs 
Total CPU time to Router completion: 17 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1229 |  0.420     |  1.033      |
+---------------------+--------------+------+------+------------+-------------+
|my_plb_peripheral_0/ |              |      |      |            |             |
|my_plb_peripheral_0/ |              |      |      |            |             |
|USER_LOGIC_I/clk_aux |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   16 |  0.120     |  0.933      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|     9.873ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.513ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     7.954ns|     N/A|           0
  plb_peripheral_0/my_plb_peripheral_0/USER | HOLD        |     1.179ns|            |       0|           0
  _LOGIC_I/clk_aux                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 20 secs 
Total CPU time to PAR completion: 18 secs 

Peak Memory Usage:  4473 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Dec 20 14:41:10 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Wed Dec 20 14:41:13 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Deleting External port : switches 
Deleting Internal port my_plb_peripheral_0:switches 
Deleting External port : leds 
Deleting Internal port my_plb_peripheral_0:leds 
my_plb_peripheral_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds
   switches
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.gui
Assigned Driver my_plb_peripheral 1.00.a for instance my_plb_peripheral_0
my_plb_peripheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_peripheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance my_plb_peripheral_0 port switches external with net as port name
Instance my_plb_peripheral_0 port switches connector undefined, using my_plb_peripheral_0_switches
Make instance my_plb_peripheral_0 port leds external with net as port name
Instance my_plb_peripheral_0 port leds connector undefined, using my_plb_peripheral_0_leds
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
ERROR:EDK:4056 - INST:my_plb_peripheral_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:my_plb_peripheral_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840180ff) my_plb_peripheral_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Wed Dec 20 14:58:14 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/tmp/SE-main/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840180ff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 21 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:my_plb_peripheral INSTANCE:my_plb_peripheral_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 56 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/tmp/SE-main/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 208. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/tmp/SE-main/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 236. parse error, unexpected PROCESS
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/tmp/SE-main/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 269. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/tmp/SE-main/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 273. parse error, unexpected PROCESS
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/tmp/SE-main/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 289. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:164 - "U:/hlocal/PABLO/tmp/SE-main/labs/pr3/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" Line 296. parse error, unexpected IDENTIFIER, expecting IF
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\synthesis\system_my_plb_peripheral_0_wra
   pper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.gui

********************************************************************************
At Local date and time: Wed Dec 20 14:59:00 2023
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PABLO/tmp/SE-main/labs/pr3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x840180ff) my_plb_peripheral_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_peripheral, INSTANCE:my_plb_peripheral_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   U:\hlocal\PABLO\tmp\SE-main\labs\pr3\pcores\my_plb_peripheral_v1_00_a\data\my
   _plb_peripheral_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_peripheral_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 21 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 44 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:my_plb_peripheral_0 - U:\hlocal\PABLO\tmp\SE-main\labs\pr3\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 12.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system.ngc" ...
Loading design module
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"U:/hlocal/PABLO/tmp/SE-main/labs/pr3/implementation/system_my_plb_peripheral_0_
wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   12 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal switches<6> connected to top level port switches<6>
   has been removed.
WARNING:MapLib:701 - Signal switches<5> connected to top level port switches<5>
   has been removed.
WARNING:MapLib:701 - Signal switches<4> connected to top level port switches<4>
   has been removed.
WARNING:MapLib:701 - Signal switches<3> connected to top level port switches<3>
   has been removed.
WARNING:MapLib:701 - Signal switches<2> connected to top level port switches<2>
   has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e670570a) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e670570a) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e670570a) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:67b301d6) REAL time: 4 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:67b301d6) REAL time: 4 secs 

Phase 6.4  Local Placement Optimization
.....................................
...........................................
Phase 6.4  Local Placement Optimization (Checksum:67b301d6) REAL time: 7 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:67b301d6) REAL time: 7 secs 

Phase 8.8  Global Placement
....................................
..................
...........
............................................................................
.............................................
..........................................................................
Phase 8.8  Global Placement (Checksum:8d724a9e) REAL time: 11 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:8d724a9e) REAL time: 11 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:8d724a9e) REAL time: 11 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f6a41a57) REAL time: 22 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f6a41a57) REAL time: 22 secs 

Total REAL time to Placer completion: 22 secs 
Total CPU  time to Placer completion: 22 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    5
Logic Utilization:
  Number of Slice Flip Flops:         1,270 out of  15,360    8
  Number of 4 input LUTs:             2,409 out of  15,360   15
Logic Distribution:
  Number of occupied Slices:          1,661 out of   7,680   21
    Number of Slices containing only related logic:   1,661 out of   1,661 100
    Number of Slices containing unrelated logic:          0 out of   1,661   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,481 out of  15,360   16
    Number used as logic:             1,941
    Number used as a route-thru:         72
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 15 out of     173    8
    IOB Flip Flops:                       4
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.01

Peak Memory Usage:  4520 MB
Total REAL time to MAP completion:  23 secs 
Total CPU time to MAP completion:   23 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  15 out of 173     8
      Number of LOCed IOBs                  15 out of 15    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1661 out of 7680   21
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13379 unrouted;      REAL time: 3 secs 

Phase  2  : 11806 unrouted;      REAL time: 4 secs 

Phase  3  : 3650 unrouted;      REAL time: 5 secs 

Phase  4  : 3914 unrouted; (Par is working to improve performance)     REAL time: 10 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 15 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 16 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 20 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 21 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 21 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 21 secs 

Total REAL time to Router completion: 21 secs 
Total CPU time to Router completion: 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1288 |  0.399     |  1.010      |
+---------------------+--------------+------+------+------------+-------------+
|my_plb_peripheral_0/ |              |      |      |            |             |
|my_plb_peripheral_0/ |              |      |      |            |             |
|USER_LOGIC_I/clk_1hz |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   16 |  0.175     |  0.831      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.179ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.643ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     7.835ns|     N/A|           0
  plb_peripheral_0/my_plb_peripheral_0/USER | HOLD        |     1.163ns|            |       0|           0
  _LOGIC_I/clk_1hz                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 22 secs 
Total CPU time to PAR completion: 20 secs 

Peak Memory Usage:  4473 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Dec 20 15:01:15 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Wed Dec 20 15:01:17 2023

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias2.fdi.ucm.es;2100@fdilicencias2.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 15:01:45 2023
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing my_plb_peripheral_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 15:01:58 2023
 xsdk.exe -hwspec U:\hlocal\PABLO\tmp\SE-main\labs\pr3\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PABLO\tmp\SE-main\labs\pr3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Dec 20 15:24:58 2023
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 15:25:09 2023
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 15:25:10 2023
 xsdk.exe -hwspec U:\hlocal\Pablo\SE\labs\pr3\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	U:\hlocal\Pablo\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\Pablo\SE\labs\pr3\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\Pablo\SE\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\Pablo\SE\labs\pr3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Dec 20 15:45:36 2023
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Dec 20 15:45:36 2023
 xsdk.exe -hwspec U:\hlocal\Pablo\SE\labs\pr3\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Jan 25 11:26:38 2024
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Jan 25 11:26:38 2024
 xsdk.exe -hwspec C:\Users\CJRipa\Desktop\SE-main\labs\pr3\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Jan 25 11:27:53 2024
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Jan 25 11:27:54 2024
 xsdk.exe -hwspec C:\Users\CJRipa\Desktop\SE-main\labs\pr3\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\CJRipa\Desktop\SE-main\labs\pr3\etc\system.filters
Done writing Tab View settings to:
	C:\Users\CJRipa\Desktop\SE-main\labs\pr3\etc\system.gui
