-- Code your testbench here
library IEEE;
use IEEE.std_logic_1164.all;

entity twe1 is

	port(A,B: in std_logic; 
	     SELA, SELB, SELC : in std_logic;
             f: out std_logic);
     
end twe1

architecture demotwe of twe is

begin

	f <= E3 when SELC = '1' else
    	 E2 when SELB = '1' else
         E1 when SELA = '1' else
         E0;

end demotwe   