// Seed: 4002436794
module module_0 (
    output uwire id_0,
    output tri   id_1,
    output tri0  id_2,
    output tri0  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    output wand  id_6,
    output uwire id_7,
    input  wor   id_8
);
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output logic id_2,
    input wor id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    input wand id_7,
    input tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    input tri1 id_11,
    output tri id_12
);
  assign id_12 = 1'h0 - -1;
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_5,
      id_9,
      id_12,
      id_12,
      id_4
  );
  always_latch
    repeat (id_1) begin : LABEL_0
      id_2 <= -1;
    end
  wire id_15;
endmodule
