# compile verilog/system verilog design source files
verilog xil_defaultlib  "cpu_tb_time_synth.v"
verilog xil_defaultlib  "../../../../myproject.srcs/sim_1/new/cpu_tb.v"

# Do not sort compile order
nosort
