INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jassh/vivado_proj/project_2/project_2.srcs/sources_1/new/simple_kill_boolean.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_kill_boolean
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jassh/vivado_proj/project_2/project_2.srcs/sim_1/new/test_simple_kill_boolean.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_simple_kill_boolean
