|MIPS_PROCESSOR
CLK => PROGRAM_COUNTER:U1.CLK
CLK => IP_MEMORY:U4.clock
CLK => REGISTERS:U5.CLK
CLK => CONTROLLER:U10.CLK
CLK => DATA_MEMORY:U16.CLK
CLK => IF_ID:U18.CLK
CLK => ID_EX:U19.CLK
CLK => EX_MEM:U20.CLK
CLK => MEM_WB:U21.CLK


|MIPS_PROCESSOR|PROGRAM_COUNTER:U1
CLK => ADDR_OUT[0]~reg0.CLK
CLK => ADDR_OUT[1]~reg0.CLK
CLK => ADDR_OUT[2]~reg0.CLK
CLK => ADDR_OUT[3]~reg0.CLK
CLK => ADDR_OUT[4]~reg0.CLK
CLK => ADDR_OUT[5]~reg0.CLK
CLK => ADDR_OUT[6]~reg0.CLK
CLK => ADDR_OUT[7]~reg0.CLK
CLK => ADDR_OUT[8]~reg0.CLK
CLK => ADDR_OUT[9]~reg0.CLK
CLK => ADDR_OUT[10]~reg0.CLK
CLK => ADDR_OUT[11]~reg0.CLK
CLK => ADDR_OUT[12]~reg0.CLK
CLK => ADDR_OUT[13]~reg0.CLK
CLK => ADDR_OUT[14]~reg0.CLK
CLK => ADDR_OUT[15]~reg0.CLK
CLK => ADDR_OUT[16]~reg0.CLK
CLK => ADDR_OUT[17]~reg0.CLK
CLK => ADDR_OUT[18]~reg0.CLK
CLK => ADDR_OUT[19]~reg0.CLK
CLK => ADDR_OUT[20]~reg0.CLK
CLK => ADDR_OUT[21]~reg0.CLK
CLK => ADDR_OUT[22]~reg0.CLK
CLK => ADDR_OUT[23]~reg0.CLK
CLK => ADDR_OUT[24]~reg0.CLK
CLK => ADDR_OUT[25]~reg0.CLK
CLK => ADDR_OUT[26]~reg0.CLK
CLK => ADDR_OUT[27]~reg0.CLK
CLK => ADDR_OUT[28]~reg0.CLK
CLK => ADDR_OUT[29]~reg0.CLK
CLK => ADDR_OUT[30]~reg0.CLK
CLK => ADDR_OUT[31]~reg0.CLK
EN => ADDR_OUT[0]~reg0.ENA
EN => ADDR_OUT[1]~reg0.ENA
EN => ADDR_OUT[2]~reg0.ENA
EN => ADDR_OUT[3]~reg0.ENA
EN => ADDR_OUT[4]~reg0.ENA
EN => ADDR_OUT[5]~reg0.ENA
EN => ADDR_OUT[6]~reg0.ENA
EN => ADDR_OUT[7]~reg0.ENA
EN => ADDR_OUT[8]~reg0.ENA
EN => ADDR_OUT[9]~reg0.ENA
EN => ADDR_OUT[10]~reg0.ENA
EN => ADDR_OUT[11]~reg0.ENA
EN => ADDR_OUT[12]~reg0.ENA
EN => ADDR_OUT[13]~reg0.ENA
EN => ADDR_OUT[14]~reg0.ENA
EN => ADDR_OUT[15]~reg0.ENA
EN => ADDR_OUT[16]~reg0.ENA
EN => ADDR_OUT[17]~reg0.ENA
EN => ADDR_OUT[18]~reg0.ENA
EN => ADDR_OUT[19]~reg0.ENA
EN => ADDR_OUT[20]~reg0.ENA
EN => ADDR_OUT[21]~reg0.ENA
EN => ADDR_OUT[22]~reg0.ENA
EN => ADDR_OUT[23]~reg0.ENA
EN => ADDR_OUT[24]~reg0.ENA
EN => ADDR_OUT[25]~reg0.ENA
EN => ADDR_OUT[26]~reg0.ENA
EN => ADDR_OUT[27]~reg0.ENA
EN => ADDR_OUT[28]~reg0.ENA
EN => ADDR_OUT[29]~reg0.ENA
EN => ADDR_OUT[30]~reg0.ENA
EN => ADDR_OUT[31]~reg0.ENA
ADDR_IN[0] => ADDR_OUT[0]~reg0.DATAIN
ADDR_IN[1] => ADDR_OUT[1]~reg0.DATAIN
ADDR_IN[2] => ADDR_OUT[2]~reg0.DATAIN
ADDR_IN[3] => ADDR_OUT[3]~reg0.DATAIN
ADDR_IN[4] => ADDR_OUT[4]~reg0.DATAIN
ADDR_IN[5] => ADDR_OUT[5]~reg0.DATAIN
ADDR_IN[6] => ADDR_OUT[6]~reg0.DATAIN
ADDR_IN[7] => ADDR_OUT[7]~reg0.DATAIN
ADDR_IN[8] => ADDR_OUT[8]~reg0.DATAIN
ADDR_IN[9] => ADDR_OUT[9]~reg0.DATAIN
ADDR_IN[10] => ADDR_OUT[10]~reg0.DATAIN
ADDR_IN[11] => ADDR_OUT[11]~reg0.DATAIN
ADDR_IN[12] => ADDR_OUT[12]~reg0.DATAIN
ADDR_IN[13] => ADDR_OUT[13]~reg0.DATAIN
ADDR_IN[14] => ADDR_OUT[14]~reg0.DATAIN
ADDR_IN[15] => ADDR_OUT[15]~reg0.DATAIN
ADDR_IN[16] => ADDR_OUT[16]~reg0.DATAIN
ADDR_IN[17] => ADDR_OUT[17]~reg0.DATAIN
ADDR_IN[18] => ADDR_OUT[18]~reg0.DATAIN
ADDR_IN[19] => ADDR_OUT[19]~reg0.DATAIN
ADDR_IN[20] => ADDR_OUT[20]~reg0.DATAIN
ADDR_IN[21] => ADDR_OUT[21]~reg0.DATAIN
ADDR_IN[22] => ADDR_OUT[22]~reg0.DATAIN
ADDR_IN[23] => ADDR_OUT[23]~reg0.DATAIN
ADDR_IN[24] => ADDR_OUT[24]~reg0.DATAIN
ADDR_IN[25] => ADDR_OUT[25]~reg0.DATAIN
ADDR_IN[26] => ADDR_OUT[26]~reg0.DATAIN
ADDR_IN[27] => ADDR_OUT[27]~reg0.DATAIN
ADDR_IN[28] => ADDR_OUT[28]~reg0.DATAIN
ADDR_IN[29] => ADDR_OUT[29]~reg0.DATAIN
ADDR_IN[30] => ADDR_OUT[30]~reg0.DATAIN
ADDR_IN[31] => ADDR_OUT[31]~reg0.DATAIN
ADDR_OUT[0] <= ADDR_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= ADDR_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[2] <= ADDR_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[3] <= ADDR_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[4] <= ADDR_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[5] <= ADDR_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[6] <= ADDR_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[7] <= ADDR_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[8] <= ADDR_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[9] <= ADDR_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[10] <= ADDR_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[11] <= ADDR_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[12] <= ADDR_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[13] <= ADDR_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[14] <= ADDR_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[15] <= ADDR_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[16] <= ADDR_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[17] <= ADDR_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[18] <= ADDR_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[19] <= ADDR_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[20] <= ADDR_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[21] <= ADDR_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[22] <= ADDR_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[23] <= ADDR_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[24] <= ADDR_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[25] <= ADDR_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[26] <= ADDR_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[27] <= ADDR_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[28] <= ADDR_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[29] <= ADDR_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[30] <= ADDR_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[31] <= ADDR_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|ADDER:U2
ADDR_IN[0] => ADDR_OUT[0].DATAIN
ADDR_IN[1] => ADDR_OUT[1].DATAIN
ADDR_IN[2] => Add0.IN60
ADDR_IN[3] => Add0.IN59
ADDR_IN[4] => Add0.IN58
ADDR_IN[5] => Add0.IN57
ADDR_IN[6] => Add0.IN56
ADDR_IN[7] => Add0.IN55
ADDR_IN[8] => Add0.IN54
ADDR_IN[9] => Add0.IN53
ADDR_IN[10] => Add0.IN52
ADDR_IN[11] => Add0.IN51
ADDR_IN[12] => Add0.IN50
ADDR_IN[13] => Add0.IN49
ADDR_IN[14] => Add0.IN48
ADDR_IN[15] => Add0.IN47
ADDR_IN[16] => Add0.IN46
ADDR_IN[17] => Add0.IN45
ADDR_IN[18] => Add0.IN44
ADDR_IN[19] => Add0.IN43
ADDR_IN[20] => Add0.IN42
ADDR_IN[21] => Add0.IN41
ADDR_IN[22] => Add0.IN40
ADDR_IN[23] => Add0.IN39
ADDR_IN[24] => Add0.IN38
ADDR_IN[25] => Add0.IN37
ADDR_IN[26] => Add0.IN36
ADDR_IN[27] => Add0.IN35
ADDR_IN[28] => Add0.IN34
ADDR_IN[29] => Add0.IN33
ADDR_IN[30] => Add0.IN32
ADDR_IN[31] => Add0.IN31
ADDR_OUT[0] <= ADDR_IN[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= ADDR_IN[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|IP_MEMORY:U4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component
wren_a => altsyncram_6us3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6us3:auto_generated.data_a[0]
data_a[1] => altsyncram_6us3:auto_generated.data_a[1]
data_a[2] => altsyncram_6us3:auto_generated.data_a[2]
data_a[3] => altsyncram_6us3:auto_generated.data_a[3]
data_a[4] => altsyncram_6us3:auto_generated.data_a[4]
data_a[5] => altsyncram_6us3:auto_generated.data_a[5]
data_a[6] => altsyncram_6us3:auto_generated.data_a[6]
data_a[7] => altsyncram_6us3:auto_generated.data_a[7]
data_a[8] => altsyncram_6us3:auto_generated.data_a[8]
data_a[9] => altsyncram_6us3:auto_generated.data_a[9]
data_a[10] => altsyncram_6us3:auto_generated.data_a[10]
data_a[11] => altsyncram_6us3:auto_generated.data_a[11]
data_a[12] => altsyncram_6us3:auto_generated.data_a[12]
data_a[13] => altsyncram_6us3:auto_generated.data_a[13]
data_a[14] => altsyncram_6us3:auto_generated.data_a[14]
data_a[15] => altsyncram_6us3:auto_generated.data_a[15]
data_a[16] => altsyncram_6us3:auto_generated.data_a[16]
data_a[17] => altsyncram_6us3:auto_generated.data_a[17]
data_a[18] => altsyncram_6us3:auto_generated.data_a[18]
data_a[19] => altsyncram_6us3:auto_generated.data_a[19]
data_a[20] => altsyncram_6us3:auto_generated.data_a[20]
data_a[21] => altsyncram_6us3:auto_generated.data_a[21]
data_a[22] => altsyncram_6us3:auto_generated.data_a[22]
data_a[23] => altsyncram_6us3:auto_generated.data_a[23]
data_a[24] => altsyncram_6us3:auto_generated.data_a[24]
data_a[25] => altsyncram_6us3:auto_generated.data_a[25]
data_a[26] => altsyncram_6us3:auto_generated.data_a[26]
data_a[27] => altsyncram_6us3:auto_generated.data_a[27]
data_a[28] => altsyncram_6us3:auto_generated.data_a[28]
data_a[29] => altsyncram_6us3:auto_generated.data_a[29]
data_a[30] => altsyncram_6us3:auto_generated.data_a[30]
data_a[31] => altsyncram_6us3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6us3:auto_generated.address_a[0]
address_a[1] => altsyncram_6us3:auto_generated.address_a[1]
address_a[2] => altsyncram_6us3:auto_generated.address_a[2]
address_a[3] => altsyncram_6us3:auto_generated.address_a[3]
address_a[4] => altsyncram_6us3:auto_generated.address_a[4]
address_a[5] => altsyncram_6us3:auto_generated.address_a[5]
address_a[6] => altsyncram_6us3:auto_generated.address_a[6]
address_a[7] => altsyncram_6us3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6us3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6us3:auto_generated.q_a[0]
q_a[1] <= altsyncram_6us3:auto_generated.q_a[1]
q_a[2] <= altsyncram_6us3:auto_generated.q_a[2]
q_a[3] <= altsyncram_6us3:auto_generated.q_a[3]
q_a[4] <= altsyncram_6us3:auto_generated.q_a[4]
q_a[5] <= altsyncram_6us3:auto_generated.q_a[5]
q_a[6] <= altsyncram_6us3:auto_generated.q_a[6]
q_a[7] <= altsyncram_6us3:auto_generated.q_a[7]
q_a[8] <= altsyncram_6us3:auto_generated.q_a[8]
q_a[9] <= altsyncram_6us3:auto_generated.q_a[9]
q_a[10] <= altsyncram_6us3:auto_generated.q_a[10]
q_a[11] <= altsyncram_6us3:auto_generated.q_a[11]
q_a[12] <= altsyncram_6us3:auto_generated.q_a[12]
q_a[13] <= altsyncram_6us3:auto_generated.q_a[13]
q_a[14] <= altsyncram_6us3:auto_generated.q_a[14]
q_a[15] <= altsyncram_6us3:auto_generated.q_a[15]
q_a[16] <= altsyncram_6us3:auto_generated.q_a[16]
q_a[17] <= altsyncram_6us3:auto_generated.q_a[17]
q_a[18] <= altsyncram_6us3:auto_generated.q_a[18]
q_a[19] <= altsyncram_6us3:auto_generated.q_a[19]
q_a[20] <= altsyncram_6us3:auto_generated.q_a[20]
q_a[21] <= altsyncram_6us3:auto_generated.q_a[21]
q_a[22] <= altsyncram_6us3:auto_generated.q_a[22]
q_a[23] <= altsyncram_6us3:auto_generated.q_a[23]
q_a[24] <= altsyncram_6us3:auto_generated.q_a[24]
q_a[25] <= altsyncram_6us3:auto_generated.q_a[25]
q_a[26] <= altsyncram_6us3:auto_generated.q_a[26]
q_a[27] <= altsyncram_6us3:auto_generated.q_a[27]
q_a[28] <= altsyncram_6us3:auto_generated.q_a[28]
q_a[29] <= altsyncram_6us3:auto_generated.q_a[29]
q_a[30] <= altsyncram_6us3:auto_generated.q_a[30]
q_a[31] <= altsyncram_6us3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated
address_a[0] => altsyncram_kaq2:altsyncram1.address_a[0]
address_a[1] => altsyncram_kaq2:altsyncram1.address_a[1]
address_a[2] => altsyncram_kaq2:altsyncram1.address_a[2]
address_a[3] => altsyncram_kaq2:altsyncram1.address_a[3]
address_a[4] => altsyncram_kaq2:altsyncram1.address_a[4]
address_a[5] => altsyncram_kaq2:altsyncram1.address_a[5]
address_a[6] => altsyncram_kaq2:altsyncram1.address_a[6]
address_a[7] => altsyncram_kaq2:altsyncram1.address_a[7]
clock0 => altsyncram_kaq2:altsyncram1.clock0
data_a[0] => altsyncram_kaq2:altsyncram1.data_a[0]
data_a[1] => altsyncram_kaq2:altsyncram1.data_a[1]
data_a[2] => altsyncram_kaq2:altsyncram1.data_a[2]
data_a[3] => altsyncram_kaq2:altsyncram1.data_a[3]
data_a[4] => altsyncram_kaq2:altsyncram1.data_a[4]
data_a[5] => altsyncram_kaq2:altsyncram1.data_a[5]
data_a[6] => altsyncram_kaq2:altsyncram1.data_a[6]
data_a[7] => altsyncram_kaq2:altsyncram1.data_a[7]
data_a[8] => altsyncram_kaq2:altsyncram1.data_a[8]
data_a[9] => altsyncram_kaq2:altsyncram1.data_a[9]
data_a[10] => altsyncram_kaq2:altsyncram1.data_a[10]
data_a[11] => altsyncram_kaq2:altsyncram1.data_a[11]
data_a[12] => altsyncram_kaq2:altsyncram1.data_a[12]
data_a[13] => altsyncram_kaq2:altsyncram1.data_a[13]
data_a[14] => altsyncram_kaq2:altsyncram1.data_a[14]
data_a[15] => altsyncram_kaq2:altsyncram1.data_a[15]
data_a[16] => altsyncram_kaq2:altsyncram1.data_a[16]
data_a[17] => altsyncram_kaq2:altsyncram1.data_a[17]
data_a[18] => altsyncram_kaq2:altsyncram1.data_a[18]
data_a[19] => altsyncram_kaq2:altsyncram1.data_a[19]
data_a[20] => altsyncram_kaq2:altsyncram1.data_a[20]
data_a[21] => altsyncram_kaq2:altsyncram1.data_a[21]
data_a[22] => altsyncram_kaq2:altsyncram1.data_a[22]
data_a[23] => altsyncram_kaq2:altsyncram1.data_a[23]
data_a[24] => altsyncram_kaq2:altsyncram1.data_a[24]
data_a[25] => altsyncram_kaq2:altsyncram1.data_a[25]
data_a[26] => altsyncram_kaq2:altsyncram1.data_a[26]
data_a[27] => altsyncram_kaq2:altsyncram1.data_a[27]
data_a[28] => altsyncram_kaq2:altsyncram1.data_a[28]
data_a[29] => altsyncram_kaq2:altsyncram1.data_a[29]
data_a[30] => altsyncram_kaq2:altsyncram1.data_a[30]
data_a[31] => altsyncram_kaq2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_kaq2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_kaq2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_kaq2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_kaq2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_kaq2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_kaq2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_kaq2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_kaq2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_kaq2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_kaq2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_kaq2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_kaq2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_kaq2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_kaq2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_kaq2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_kaq2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_kaq2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_kaq2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_kaq2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_kaq2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_kaq2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_kaq2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_kaq2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_kaq2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_kaq2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_kaq2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_kaq2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_kaq2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_kaq2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_kaq2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_kaq2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_kaq2:altsyncram1.q_a[31]
wren_a => altsyncram_kaq2:altsyncram1.wren_a


|MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|altsyncram_kaq2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_6us3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|REGISTERS:U5
CLK => Registers~37.CLK
CLK => Registers~0.CLK
CLK => Registers~1.CLK
CLK => Registers~2.CLK
CLK => Registers~3.CLK
CLK => Registers~4.CLK
CLK => Registers~5.CLK
CLK => Registers~6.CLK
CLK => Registers~7.CLK
CLK => Registers~8.CLK
CLK => Registers~9.CLK
CLK => Registers~10.CLK
CLK => Registers~11.CLK
CLK => Registers~12.CLK
CLK => Registers~13.CLK
CLK => Registers~14.CLK
CLK => Registers~15.CLK
CLK => Registers~16.CLK
CLK => Registers~17.CLK
CLK => Registers~18.CLK
CLK => Registers~19.CLK
CLK => Registers~20.CLK
CLK => Registers~21.CLK
CLK => Registers~22.CLK
CLK => Registers~23.CLK
CLK => Registers~24.CLK
CLK => Registers~25.CLK
CLK => Registers~26.CLK
CLK => Registers~27.CLK
CLK => Registers~28.CLK
CLK => Registers~29.CLK
CLK => Registers~30.CLK
CLK => Registers~31.CLK
CLK => Registers~32.CLK
CLK => Registers~33.CLK
CLK => Registers~34.CLK
CLK => Registers~35.CLK
CLK => Registers~36.CLK
CLK => Registers.CLK0
REGWRITE => Registers~37.DATAIN
REGWRITE => Registers.WE
READ_REGISTER_1[0] => Registers.RADDR
READ_REGISTER_1[1] => Registers.RADDR1
READ_REGISTER_1[2] => Registers.RADDR2
READ_REGISTER_1[3] => Registers.RADDR3
READ_REGISTER_1[4] => Registers.RADDR4
READ_REGISTER_2[0] => Registers.PORTBRADDR
READ_REGISTER_2[1] => Registers.PORTBRADDR1
READ_REGISTER_2[2] => Registers.PORTBRADDR2
READ_REGISTER_2[3] => Registers.PORTBRADDR3
READ_REGISTER_2[4] => Registers.PORTBRADDR4
WRITE_REGISTER[0] => Registers~4.DATAIN
WRITE_REGISTER[0] => Registers.WADDR
WRITE_REGISTER[1] => Registers~3.DATAIN
WRITE_REGISTER[1] => Registers.WADDR1
WRITE_REGISTER[2] => Registers~2.DATAIN
WRITE_REGISTER[2] => Registers.WADDR2
WRITE_REGISTER[3] => Registers~1.DATAIN
WRITE_REGISTER[3] => Registers.WADDR3
WRITE_REGISTER[4] => Registers~0.DATAIN
WRITE_REGISTER[4] => Registers.WADDR4
WRITE_DATA[0] => Registers~36.DATAIN
WRITE_DATA[0] => Registers.DATAIN
WRITE_DATA[1] => Registers~35.DATAIN
WRITE_DATA[1] => Registers.DATAIN1
WRITE_DATA[2] => Registers~34.DATAIN
WRITE_DATA[2] => Registers.DATAIN2
WRITE_DATA[3] => Registers~33.DATAIN
WRITE_DATA[3] => Registers.DATAIN3
WRITE_DATA[4] => Registers~32.DATAIN
WRITE_DATA[4] => Registers.DATAIN4
WRITE_DATA[5] => Registers~31.DATAIN
WRITE_DATA[5] => Registers.DATAIN5
WRITE_DATA[6] => Registers~30.DATAIN
WRITE_DATA[6] => Registers.DATAIN6
WRITE_DATA[7] => Registers~29.DATAIN
WRITE_DATA[7] => Registers.DATAIN7
WRITE_DATA[8] => Registers~28.DATAIN
WRITE_DATA[8] => Registers.DATAIN8
WRITE_DATA[9] => Registers~27.DATAIN
WRITE_DATA[9] => Registers.DATAIN9
WRITE_DATA[10] => Registers~26.DATAIN
WRITE_DATA[10] => Registers.DATAIN10
WRITE_DATA[11] => Registers~25.DATAIN
WRITE_DATA[11] => Registers.DATAIN11
WRITE_DATA[12] => Registers~24.DATAIN
WRITE_DATA[12] => Registers.DATAIN12
WRITE_DATA[13] => Registers~23.DATAIN
WRITE_DATA[13] => Registers.DATAIN13
WRITE_DATA[14] => Registers~22.DATAIN
WRITE_DATA[14] => Registers.DATAIN14
WRITE_DATA[15] => Registers~21.DATAIN
WRITE_DATA[15] => Registers.DATAIN15
WRITE_DATA[16] => Registers~20.DATAIN
WRITE_DATA[16] => Registers.DATAIN16
WRITE_DATA[17] => Registers~19.DATAIN
WRITE_DATA[17] => Registers.DATAIN17
WRITE_DATA[18] => Registers~18.DATAIN
WRITE_DATA[18] => Registers.DATAIN18
WRITE_DATA[19] => Registers~17.DATAIN
WRITE_DATA[19] => Registers.DATAIN19
WRITE_DATA[20] => Registers~16.DATAIN
WRITE_DATA[20] => Registers.DATAIN20
WRITE_DATA[21] => Registers~15.DATAIN
WRITE_DATA[21] => Registers.DATAIN21
WRITE_DATA[22] => Registers~14.DATAIN
WRITE_DATA[22] => Registers.DATAIN22
WRITE_DATA[23] => Registers~13.DATAIN
WRITE_DATA[23] => Registers.DATAIN23
WRITE_DATA[24] => Registers~12.DATAIN
WRITE_DATA[24] => Registers.DATAIN24
WRITE_DATA[25] => Registers~11.DATAIN
WRITE_DATA[25] => Registers.DATAIN25
WRITE_DATA[26] => Registers~10.DATAIN
WRITE_DATA[26] => Registers.DATAIN26
WRITE_DATA[27] => Registers~9.DATAIN
WRITE_DATA[27] => Registers.DATAIN27
WRITE_DATA[28] => Registers~8.DATAIN
WRITE_DATA[28] => Registers.DATAIN28
WRITE_DATA[29] => Registers~7.DATAIN
WRITE_DATA[29] => Registers.DATAIN29
WRITE_DATA[30] => Registers~6.DATAIN
WRITE_DATA[30] => Registers.DATAIN30
WRITE_DATA[31] => Registers~5.DATAIN
WRITE_DATA[31] => Registers.DATAIN31
READ_DATA_1[0] <= Registers.DATAOUT
READ_DATA_1[1] <= Registers.DATAOUT1
READ_DATA_1[2] <= Registers.DATAOUT2
READ_DATA_1[3] <= Registers.DATAOUT3
READ_DATA_1[4] <= Registers.DATAOUT4
READ_DATA_1[5] <= Registers.DATAOUT5
READ_DATA_1[6] <= Registers.DATAOUT6
READ_DATA_1[7] <= Registers.DATAOUT7
READ_DATA_1[8] <= Registers.DATAOUT8
READ_DATA_1[9] <= Registers.DATAOUT9
READ_DATA_1[10] <= Registers.DATAOUT10
READ_DATA_1[11] <= Registers.DATAOUT11
READ_DATA_1[12] <= Registers.DATAOUT12
READ_DATA_1[13] <= Registers.DATAOUT13
READ_DATA_1[14] <= Registers.DATAOUT14
READ_DATA_1[15] <= Registers.DATAOUT15
READ_DATA_1[16] <= Registers.DATAOUT16
READ_DATA_1[17] <= Registers.DATAOUT17
READ_DATA_1[18] <= Registers.DATAOUT18
READ_DATA_1[19] <= Registers.DATAOUT19
READ_DATA_1[20] <= Registers.DATAOUT20
READ_DATA_1[21] <= Registers.DATAOUT21
READ_DATA_1[22] <= Registers.DATAOUT22
READ_DATA_1[23] <= Registers.DATAOUT23
READ_DATA_1[24] <= Registers.DATAOUT24
READ_DATA_1[25] <= Registers.DATAOUT25
READ_DATA_1[26] <= Registers.DATAOUT26
READ_DATA_1[27] <= Registers.DATAOUT27
READ_DATA_1[28] <= Registers.DATAOUT28
READ_DATA_1[29] <= Registers.DATAOUT29
READ_DATA_1[30] <= Registers.DATAOUT30
READ_DATA_1[31] <= Registers.DATAOUT31
READ_DATA_2[0] <= Registers.PORTBDATAOUT
READ_DATA_2[1] <= Registers.PORTBDATAOUT1
READ_DATA_2[2] <= Registers.PORTBDATAOUT2
READ_DATA_2[3] <= Registers.PORTBDATAOUT3
READ_DATA_2[4] <= Registers.PORTBDATAOUT4
READ_DATA_2[5] <= Registers.PORTBDATAOUT5
READ_DATA_2[6] <= Registers.PORTBDATAOUT6
READ_DATA_2[7] <= Registers.PORTBDATAOUT7
READ_DATA_2[8] <= Registers.PORTBDATAOUT8
READ_DATA_2[9] <= Registers.PORTBDATAOUT9
READ_DATA_2[10] <= Registers.PORTBDATAOUT10
READ_DATA_2[11] <= Registers.PORTBDATAOUT11
READ_DATA_2[12] <= Registers.PORTBDATAOUT12
READ_DATA_2[13] <= Registers.PORTBDATAOUT13
READ_DATA_2[14] <= Registers.PORTBDATAOUT14
READ_DATA_2[15] <= Registers.PORTBDATAOUT15
READ_DATA_2[16] <= Registers.PORTBDATAOUT16
READ_DATA_2[17] <= Registers.PORTBDATAOUT17
READ_DATA_2[18] <= Registers.PORTBDATAOUT18
READ_DATA_2[19] <= Registers.PORTBDATAOUT19
READ_DATA_2[20] <= Registers.PORTBDATAOUT20
READ_DATA_2[21] <= Registers.PORTBDATAOUT21
READ_DATA_2[22] <= Registers.PORTBDATAOUT22
READ_DATA_2[23] <= Registers.PORTBDATAOUT23
READ_DATA_2[24] <= Registers.PORTBDATAOUT24
READ_DATA_2[25] <= Registers.PORTBDATAOUT25
READ_DATA_2[26] <= Registers.PORTBDATAOUT26
READ_DATA_2[27] <= Registers.PORTBDATAOUT27
READ_DATA_2[28] <= Registers.PORTBDATAOUT28
READ_DATA_2[29] <= Registers.PORTBDATAOUT29
READ_DATA_2[30] <= Registers.PORTBDATAOUT30
READ_DATA_2[31] <= Registers.PORTBDATAOUT31


|MIPS_PROCESSOR|SIGN_EXTEND:U6
INPUT[0] => OUTPUT[0].DATAIN
INPUT[1] => OUTPUT[1].DATAIN
INPUT[2] => OUTPUT[2].DATAIN
INPUT[3] => OUTPUT[3].DATAIN
INPUT[4] => OUTPUT[4].DATAIN
INPUT[5] => OUTPUT[5].DATAIN
INPUT[6] => OUTPUT[6].DATAIN
INPUT[7] => OUTPUT[7].DATAIN
INPUT[8] => OUTPUT[8].DATAIN
INPUT[9] => OUTPUT[9].DATAIN
INPUT[10] => OUTPUT[10].DATAIN
INPUT[11] => OUTPUT[11].DATAIN
INPUT[12] => OUTPUT[12].DATAIN
INPUT[13] => OUTPUT[13].DATAIN
INPUT[14] => OUTPUT[14].DATAIN
INPUT[15] => OUTPUT[15].DATAIN
INPUT[15] => OUTPUT[31].DATAIN
INPUT[15] => OUTPUT[30].DATAIN
INPUT[15] => OUTPUT[29].DATAIN
INPUT[15] => OUTPUT[28].DATAIN
INPUT[15] => OUTPUT[27].DATAIN
INPUT[15] => OUTPUT[26].DATAIN
INPUT[15] => OUTPUT[25].DATAIN
INPUT[15] => OUTPUT[24].DATAIN
INPUT[15] => OUTPUT[23].DATAIN
INPUT[15] => OUTPUT[22].DATAIN
INPUT[15] => OUTPUT[21].DATAIN
INPUT[15] => OUTPUT[20].DATAIN
INPUT[15] => OUTPUT[19].DATAIN
INPUT[15] => OUTPUT[18].DATAIN
INPUT[15] => OUTPUT[17].DATAIN
INPUT[15] => OUTPUT[16].DATAIN
OUTPUT[0] <= INPUT[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= INPUT[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= INPUT[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= INPUT[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= INPUT[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= INPUT[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= INPUT[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= INPUT[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= INPUT[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= INPUT[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= INPUT[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= INPUT[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= INPUT[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= INPUT[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= INPUT[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|MUX:U7
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
INPUT_0[0] => OUTPUT.DATAB
INPUT_0[1] => OUTPUT.DATAB
INPUT_0[2] => OUTPUT.DATAB
INPUT_0[3] => OUTPUT.DATAB
INPUT_0[4] => OUTPUT.DATAB
INPUT_0[5] => OUTPUT.DATAB
INPUT_0[6] => OUTPUT.DATAB
INPUT_0[7] => OUTPUT.DATAB
INPUT_0[8] => OUTPUT.DATAB
INPUT_0[9] => OUTPUT.DATAB
INPUT_0[10] => OUTPUT.DATAB
INPUT_0[11] => OUTPUT.DATAB
INPUT_0[12] => OUTPUT.DATAB
INPUT_0[13] => OUTPUT.DATAB
INPUT_0[14] => OUTPUT.DATAB
INPUT_0[15] => OUTPUT.DATAB
INPUT_0[16] => OUTPUT.DATAB
INPUT_0[17] => OUTPUT.DATAB
INPUT_0[18] => OUTPUT.DATAB
INPUT_0[19] => OUTPUT.DATAB
INPUT_0[20] => OUTPUT.DATAB
INPUT_0[21] => OUTPUT.DATAB
INPUT_0[22] => OUTPUT.DATAB
INPUT_0[23] => OUTPUT.DATAB
INPUT_0[24] => OUTPUT.DATAB
INPUT_0[25] => OUTPUT.DATAB
INPUT_0[26] => OUTPUT.DATAB
INPUT_0[27] => OUTPUT.DATAB
INPUT_0[28] => OUTPUT.DATAB
INPUT_0[29] => OUTPUT.DATAB
INPUT_0[30] => OUTPUT.DATAB
INPUT_0[31] => OUTPUT.DATAB
INPUT_1[0] => OUTPUT.DATAA
INPUT_1[1] => OUTPUT.DATAA
INPUT_1[2] => OUTPUT.DATAA
INPUT_1[3] => OUTPUT.DATAA
INPUT_1[4] => OUTPUT.DATAA
INPUT_1[5] => OUTPUT.DATAA
INPUT_1[6] => OUTPUT.DATAA
INPUT_1[7] => OUTPUT.DATAA
INPUT_1[8] => OUTPUT.DATAA
INPUT_1[9] => OUTPUT.DATAA
INPUT_1[10] => OUTPUT.DATAA
INPUT_1[11] => OUTPUT.DATAA
INPUT_1[12] => OUTPUT.DATAA
INPUT_1[13] => OUTPUT.DATAA
INPUT_1[14] => OUTPUT.DATAA
INPUT_1[15] => OUTPUT.DATAA
INPUT_1[16] => OUTPUT.DATAA
INPUT_1[17] => OUTPUT.DATAA
INPUT_1[18] => OUTPUT.DATAA
INPUT_1[19] => OUTPUT.DATAA
INPUT_1[20] => OUTPUT.DATAA
INPUT_1[21] => OUTPUT.DATAA
INPUT_1[22] => OUTPUT.DATAA
INPUT_1[23] => OUTPUT.DATAA
INPUT_1[24] => OUTPUT.DATAA
INPUT_1[25] => OUTPUT.DATAA
INPUT_1[26] => OUTPUT.DATAA
INPUT_1[27] => OUTPUT.DATAA
INPUT_1[28] => OUTPUT.DATAA
INPUT_1[29] => OUTPUT.DATAA
INPUT_1[30] => OUTPUT.DATAA
INPUT_1[31] => OUTPUT.DATAA
OUTPUT[0] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|ALU:U8
S[0] => Mux0.IN19
S[0] => Mux1.IN19
S[0] => Mux2.IN19
S[0] => Mux3.IN19
S[0] => Mux4.IN19
S[0] => Mux5.IN19
S[0] => Mux6.IN19
S[0] => Mux7.IN19
S[0] => Mux8.IN19
S[0] => Mux9.IN19
S[0] => Mux10.IN19
S[0] => Mux11.IN19
S[0] => Mux12.IN19
S[0] => Mux13.IN19
S[0] => Mux14.IN19
S[0] => Mux15.IN19
S[0] => Mux16.IN19
S[0] => Mux17.IN19
S[0] => Mux18.IN19
S[0] => Mux19.IN19
S[0] => Mux20.IN19
S[0] => Mux21.IN19
S[0] => Mux22.IN19
S[0] => Mux23.IN19
S[0] => Mux24.IN19
S[0] => Mux25.IN19
S[0] => Mux26.IN19
S[0] => Mux27.IN19
S[0] => Mux28.IN19
S[0] => Mux29.IN19
S[0] => Mux30.IN19
S[0] => Mux31.IN19
S[1] => Mux0.IN18
S[1] => Mux1.IN18
S[1] => Mux2.IN18
S[1] => Mux3.IN18
S[1] => Mux4.IN18
S[1] => Mux5.IN18
S[1] => Mux6.IN18
S[1] => Mux7.IN18
S[1] => Mux8.IN18
S[1] => Mux9.IN18
S[1] => Mux10.IN18
S[1] => Mux11.IN18
S[1] => Mux12.IN18
S[1] => Mux13.IN18
S[1] => Mux14.IN18
S[1] => Mux15.IN18
S[1] => Mux16.IN18
S[1] => Mux17.IN18
S[1] => Mux18.IN18
S[1] => Mux19.IN18
S[1] => Mux20.IN18
S[1] => Mux21.IN18
S[1] => Mux22.IN18
S[1] => Mux23.IN18
S[1] => Mux24.IN18
S[1] => Mux25.IN18
S[1] => Mux26.IN18
S[1] => Mux27.IN18
S[1] => Mux28.IN18
S[1] => Mux29.IN18
S[1] => Mux30.IN18
S[1] => Mux31.IN18
S[2] => Mux0.IN17
S[2] => Mux1.IN17
S[2] => Mux2.IN17
S[2] => Mux3.IN17
S[2] => Mux4.IN17
S[2] => Mux5.IN17
S[2] => Mux6.IN17
S[2] => Mux7.IN17
S[2] => Mux8.IN17
S[2] => Mux9.IN17
S[2] => Mux10.IN17
S[2] => Mux11.IN17
S[2] => Mux12.IN17
S[2] => Mux13.IN17
S[2] => Mux14.IN17
S[2] => Mux15.IN17
S[2] => Mux16.IN17
S[2] => Mux17.IN17
S[2] => Mux18.IN17
S[2] => Mux19.IN17
S[2] => Mux20.IN17
S[2] => Mux21.IN17
S[2] => Mux22.IN17
S[2] => Mux23.IN17
S[2] => Mux24.IN17
S[2] => Mux25.IN17
S[2] => Mux26.IN17
S[2] => Mux27.IN17
S[2] => Mux28.IN17
S[2] => Mux29.IN17
S[2] => Mux30.IN17
S[2] => Mux31.IN17
S[3] => Mux0.IN16
S[3] => Mux1.IN16
S[3] => Mux2.IN16
S[3] => Mux3.IN16
S[3] => Mux4.IN16
S[3] => Mux5.IN16
S[3] => Mux6.IN16
S[3] => Mux7.IN16
S[3] => Mux8.IN16
S[3] => Mux9.IN16
S[3] => Mux10.IN16
S[3] => Mux11.IN16
S[3] => Mux12.IN16
S[3] => Mux13.IN16
S[3] => Mux14.IN16
S[3] => Mux15.IN16
S[3] => Mux16.IN16
S[3] => Mux17.IN16
S[3] => Mux18.IN16
S[3] => Mux19.IN16
S[3] => Mux20.IN16
S[3] => Mux21.IN16
S[3] => Mux22.IN16
S[3] => Mux23.IN16
S[3] => Mux24.IN16
S[3] => Mux25.IN16
S[3] => Mux26.IN16
S[3] => Mux27.IN16
S[3] => Mux28.IN16
S[3] => Mux29.IN16
S[3] => Mux30.IN16
S[3] => Mux31.IN16
A[0] => Add0.IN64
A[0] => Add1.IN32
A[0] => F.IN0
A[0] => F.IN0
A[1] => Add0.IN63
A[1] => Add1.IN31
A[1] => F.IN0
A[1] => F.IN0
A[2] => Add0.IN62
A[2] => Add1.IN30
A[2] => F.IN0
A[2] => F.IN0
A[3] => Add0.IN61
A[3] => Add1.IN29
A[3] => F.IN0
A[3] => F.IN0
A[4] => Add0.IN60
A[4] => Add1.IN28
A[4] => F.IN0
A[4] => F.IN0
A[5] => Add0.IN59
A[5] => Add1.IN27
A[5] => F.IN0
A[5] => F.IN0
A[6] => Add0.IN58
A[6] => Add1.IN26
A[6] => F.IN0
A[6] => F.IN0
A[7] => Add0.IN57
A[7] => Add1.IN25
A[7] => F.IN0
A[7] => F.IN0
A[8] => Add0.IN56
A[8] => Add1.IN24
A[8] => F.IN0
A[8] => F.IN0
A[9] => Add0.IN55
A[9] => Add1.IN23
A[9] => F.IN0
A[9] => F.IN0
A[10] => Add0.IN54
A[10] => Add1.IN22
A[10] => F.IN0
A[10] => F.IN0
A[11] => Add0.IN53
A[11] => Add1.IN21
A[11] => F.IN0
A[11] => F.IN0
A[12] => Add0.IN52
A[12] => Add1.IN20
A[12] => F.IN0
A[12] => F.IN0
A[13] => Add0.IN51
A[13] => Add1.IN19
A[13] => F.IN0
A[13] => F.IN0
A[14] => Add0.IN50
A[14] => Add1.IN18
A[14] => F.IN0
A[14] => F.IN0
A[15] => Add0.IN49
A[15] => Add1.IN17
A[15] => F.IN0
A[15] => F.IN0
A[16] => Add0.IN48
A[16] => Add1.IN16
A[16] => F.IN0
A[16] => F.IN0
A[17] => Add0.IN47
A[17] => Add1.IN15
A[17] => F.IN0
A[17] => F.IN0
A[18] => Add0.IN46
A[18] => Add1.IN14
A[18] => F.IN0
A[18] => F.IN0
A[19] => Add0.IN45
A[19] => Add1.IN13
A[19] => F.IN0
A[19] => F.IN0
A[20] => Add0.IN44
A[20] => Add1.IN12
A[20] => F.IN0
A[20] => F.IN0
A[21] => Add0.IN43
A[21] => Add1.IN11
A[21] => F.IN0
A[21] => F.IN0
A[22] => Add0.IN42
A[22] => Add1.IN10
A[22] => F.IN0
A[22] => F.IN0
A[23] => Add0.IN41
A[23] => Add1.IN9
A[23] => F.IN0
A[23] => F.IN0
A[24] => Add0.IN40
A[24] => Add1.IN8
A[24] => F.IN0
A[24] => F.IN0
A[25] => Add0.IN39
A[25] => Add1.IN7
A[25] => F.IN0
A[25] => F.IN0
A[26] => Add0.IN38
A[26] => Add1.IN6
A[26] => F.IN0
A[26] => F.IN0
A[27] => Add0.IN37
A[27] => Add1.IN5
A[27] => F.IN0
A[27] => F.IN0
A[28] => Add0.IN36
A[28] => Add1.IN4
A[28] => F.IN0
A[28] => F.IN0
A[29] => Add0.IN35
A[29] => Add1.IN3
A[29] => F.IN0
A[29] => F.IN0
A[30] => Add0.IN34
A[30] => Add1.IN2
A[30] => F.IN0
A[30] => F.IN0
A[31] => Add0.IN33
A[31] => Add1.IN1
A[31] => F.IN0
A[31] => F.IN0
B[0] => Add1.IN64
B[0] => F.IN1
B[0] => F.IN1
B[0] => Add0.IN32
B[1] => Add1.IN63
B[1] => F.IN1
B[1] => F.IN1
B[1] => Add0.IN31
B[2] => Add1.IN62
B[2] => F.IN1
B[2] => F.IN1
B[2] => Add0.IN30
B[3] => Add1.IN61
B[3] => F.IN1
B[3] => F.IN1
B[3] => Add0.IN29
B[4] => Add1.IN60
B[4] => F.IN1
B[4] => F.IN1
B[4] => Add0.IN28
B[5] => Add1.IN59
B[5] => F.IN1
B[5] => F.IN1
B[5] => Add0.IN27
B[6] => Add1.IN58
B[6] => F.IN1
B[6] => F.IN1
B[6] => Add0.IN26
B[7] => Add1.IN57
B[7] => F.IN1
B[7] => F.IN1
B[7] => Add0.IN25
B[8] => Add1.IN56
B[8] => F.IN1
B[8] => F.IN1
B[8] => Add0.IN24
B[9] => Add1.IN55
B[9] => F.IN1
B[9] => F.IN1
B[9] => Add0.IN23
B[10] => Add1.IN54
B[10] => F.IN1
B[10] => F.IN1
B[10] => Add0.IN22
B[11] => Add1.IN53
B[11] => F.IN1
B[11] => F.IN1
B[11] => Add0.IN21
B[12] => Add1.IN52
B[12] => F.IN1
B[12] => F.IN1
B[12] => Add0.IN20
B[13] => Add1.IN51
B[13] => F.IN1
B[13] => F.IN1
B[13] => Add0.IN19
B[14] => Add1.IN50
B[14] => F.IN1
B[14] => F.IN1
B[14] => Add0.IN18
B[15] => Add1.IN49
B[15] => F.IN1
B[15] => F.IN1
B[15] => Add0.IN17
B[16] => Add1.IN48
B[16] => F.IN1
B[16] => F.IN1
B[16] => Add0.IN16
B[17] => Add1.IN47
B[17] => F.IN1
B[17] => F.IN1
B[17] => Add0.IN15
B[18] => Add1.IN46
B[18] => F.IN1
B[18] => F.IN1
B[18] => Add0.IN14
B[19] => Add1.IN45
B[19] => F.IN1
B[19] => F.IN1
B[19] => Add0.IN13
B[20] => Add1.IN44
B[20] => F.IN1
B[20] => F.IN1
B[20] => Add0.IN12
B[21] => Add1.IN43
B[21] => F.IN1
B[21] => F.IN1
B[21] => Add0.IN11
B[22] => Add1.IN42
B[22] => F.IN1
B[22] => F.IN1
B[22] => Add0.IN10
B[23] => Add1.IN41
B[23] => F.IN1
B[23] => F.IN1
B[23] => Add0.IN9
B[24] => Add1.IN40
B[24] => F.IN1
B[24] => F.IN1
B[24] => Add0.IN8
B[25] => Add1.IN39
B[25] => F.IN1
B[25] => F.IN1
B[25] => Add0.IN7
B[26] => Add1.IN38
B[26] => F.IN1
B[26] => F.IN1
B[26] => Add0.IN6
B[27] => Add1.IN37
B[27] => F.IN1
B[27] => F.IN1
B[27] => Add0.IN5
B[28] => Add1.IN36
B[28] => F.IN1
B[28] => F.IN1
B[28] => Add0.IN4
B[29] => Add1.IN35
B[29] => F.IN1
B[29] => F.IN1
B[29] => Add0.IN3
B[30] => Add1.IN34
B[30] => F.IN1
B[30] => F.IN1
B[30] => Add0.IN2
B[31] => Add1.IN33
B[31] => F.IN1
B[31] => F.IN1
B[31] => Add0.IN1
F[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
COMPARE <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|ALU_CONTROLLER:U9
ALU_OP[0] => Mux0.IN4
ALU_OP[1] => Mux0.IN3
ALU_OP[1] => ALU_SEL.OUTPUTSELECT
ALU_OP[1] => ALU_SEL.OUTPUTSELECT
ALU_FU[0] => ALU_SEL.DATAB
ALU_FU[1] => Mux0.IN5
ALU_FU[2] => ALU_SEL.DATAB
ALU_FU[3] => ~NO_FANOUT~
ALU_FU[4] => ~NO_FANOUT~
ALU_FU[5] => ~NO_FANOUT~
ALU_SEL[0] <= ALU_SEL.DB_MAX_OUTPUT_PORT_TYPE
ALU_SEL[1] <= ALU_SEL.DB_MAX_OUTPUT_PORT_TYPE
ALU_SEL[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ALU_SEL[3] <= <GND>


|MIPS_PROCESSOR|CONTROLLER:U10
CLK => ~NO_FANOUT~
OPCODE[0] => Equal0.IN11
OPCODE[0] => Equal1.IN11
OPCODE[0] => Equal2.IN11
OPCODE[0] => Equal3.IN11
OPCODE[1] => Equal0.IN10
OPCODE[1] => Equal1.IN10
OPCODE[1] => Equal2.IN10
OPCODE[1] => Equal3.IN10
OPCODE[2] => Equal0.IN9
OPCODE[2] => Equal1.IN9
OPCODE[2] => Equal2.IN9
OPCODE[2] => Equal3.IN9
OPCODE[3] => Equal0.IN8
OPCODE[3] => Equal1.IN8
OPCODE[3] => Equal2.IN8
OPCODE[3] => Equal3.IN8
OPCODE[4] => Equal0.IN7
OPCODE[4] => Equal1.IN7
OPCODE[4] => Equal2.IN7
OPCODE[4] => Equal3.IN7
OPCODE[5] => Equal0.IN6
OPCODE[5] => Equal1.IN6
OPCODE[5] => Equal2.IN6
OPCODE[5] => Equal3.IN6
BRANCH_B => ~NO_FANOUT~
REGDST <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
BRANCH <= BRANCH.DB_MAX_OUTPUT_PORT_TYPE
REGWRITE <= REGWRITE.DB_MAX_OUTPUT_PORT_TYPE
MEMTOREG <= MEMTOREG.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[0] <= ALUOP.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[1] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ALUSRC <= ALUSRC.DB_MAX_OUTPUT_PORT_TYPE
MEMREAD <= MEMREAD.DB_MAX_OUTPUT_PORT_TYPE
MEMWRITE <= MEMWRITE.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|MUX:U11
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
INPUT_0[0] => OUTPUT.DATAB
INPUT_0[1] => OUTPUT.DATAB
INPUT_0[2] => OUTPUT.DATAB
INPUT_0[3] => OUTPUT.DATAB
INPUT_0[4] => OUTPUT.DATAB
INPUT_1[0] => OUTPUT.DATAA
INPUT_1[1] => OUTPUT.DATAA
INPUT_1[2] => OUTPUT.DATAA
INPUT_1[3] => OUTPUT.DATAA
INPUT_1[4] => OUTPUT.DATAA
OUTPUT[0] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|LEFT_SHIFTER:U12
INPUT[0] => OUTPUT[2].DATAIN
INPUT[1] => OUTPUT[3].DATAIN
INPUT[2] => OUTPUT[4].DATAIN
INPUT[3] => OUTPUT[5].DATAIN
INPUT[4] => OUTPUT[6].DATAIN
INPUT[5] => OUTPUT[7].DATAIN
INPUT[6] => OUTPUT[8].DATAIN
INPUT[7] => OUTPUT[9].DATAIN
INPUT[8] => OUTPUT[10].DATAIN
INPUT[9] => OUTPUT[11].DATAIN
INPUT[10] => OUTPUT[12].DATAIN
INPUT[11] => OUTPUT[13].DATAIN
INPUT[12] => OUTPUT[14].DATAIN
INPUT[13] => OUTPUT[15].DATAIN
INPUT[14] => OUTPUT[16].DATAIN
INPUT[15] => OUTPUT[17].DATAIN
INPUT[16] => OUTPUT[18].DATAIN
INPUT[17] => OUTPUT[19].DATAIN
INPUT[18] => OUTPUT[20].DATAIN
INPUT[19] => OUTPUT[21].DATAIN
INPUT[20] => OUTPUT[22].DATAIN
INPUT[21] => OUTPUT[23].DATAIN
INPUT[22] => OUTPUT[24].DATAIN
INPUT[23] => OUTPUT[25].DATAIN
INPUT[24] => OUTPUT[26].DATAIN
INPUT[25] => OUTPUT[27].DATAIN
INPUT[26] => OUTPUT[28].DATAIN
INPUT[27] => OUTPUT[29].DATAIN
INPUT[28] => OUTPUT[30].DATAIN
INPUT[29] => OUTPUT[31].DATAIN
INPUT[30] => ~NO_FANOUT~
INPUT[31] => ~NO_FANOUT~
OUTPUT[0] <= <GND>
OUTPUT[1] <= <GND>
OUTPUT[2] <= INPUT[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= INPUT[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= INPUT[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= INPUT[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= INPUT[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= INPUT[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= INPUT[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= INPUT[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= INPUT[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= INPUT[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= INPUT[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= INPUT[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= INPUT[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= INPUT[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= INPUT[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= INPUT[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= INPUT[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= INPUT[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= INPUT[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= INPUT[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= INPUT[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= INPUT[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= INPUT[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= INPUT[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= INPUT[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= INPUT[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= INPUT[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= INPUT[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= INPUT[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= INPUT[29].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|ADDER_ALU:U13
INPUT_1[0] => Add0.IN32
INPUT_1[1] => Add0.IN31
INPUT_1[2] => Add0.IN30
INPUT_1[3] => Add0.IN29
INPUT_1[4] => Add0.IN28
INPUT_1[5] => Add0.IN27
INPUT_1[6] => Add0.IN26
INPUT_1[7] => Add0.IN25
INPUT_1[8] => Add0.IN24
INPUT_1[9] => Add0.IN23
INPUT_1[10] => Add0.IN22
INPUT_1[11] => Add0.IN21
INPUT_1[12] => Add0.IN20
INPUT_1[13] => Add0.IN19
INPUT_1[14] => Add0.IN18
INPUT_1[15] => Add0.IN17
INPUT_1[16] => Add0.IN16
INPUT_1[17] => Add0.IN15
INPUT_1[18] => Add0.IN14
INPUT_1[19] => Add0.IN13
INPUT_1[20] => Add0.IN12
INPUT_1[21] => Add0.IN11
INPUT_1[22] => Add0.IN10
INPUT_1[23] => Add0.IN9
INPUT_1[24] => Add0.IN8
INPUT_1[25] => Add0.IN7
INPUT_1[26] => Add0.IN6
INPUT_1[27] => Add0.IN5
INPUT_1[28] => Add0.IN4
INPUT_1[29] => Add0.IN3
INPUT_1[30] => Add0.IN2
INPUT_1[31] => Add0.IN1
INPUT_2[0] => Add0.IN64
INPUT_2[1] => Add0.IN63
INPUT_2[2] => Add0.IN62
INPUT_2[3] => Add0.IN61
INPUT_2[4] => Add0.IN60
INPUT_2[5] => Add0.IN59
INPUT_2[6] => Add0.IN58
INPUT_2[7] => Add0.IN57
INPUT_2[8] => Add0.IN56
INPUT_2[9] => Add0.IN55
INPUT_2[10] => Add0.IN54
INPUT_2[11] => Add0.IN53
INPUT_2[12] => Add0.IN52
INPUT_2[13] => Add0.IN51
INPUT_2[14] => Add0.IN50
INPUT_2[15] => Add0.IN49
INPUT_2[16] => Add0.IN48
INPUT_2[17] => Add0.IN47
INPUT_2[18] => Add0.IN46
INPUT_2[19] => Add0.IN45
INPUT_2[20] => Add0.IN44
INPUT_2[21] => Add0.IN43
INPUT_2[22] => Add0.IN42
INPUT_2[23] => Add0.IN41
INPUT_2[24] => Add0.IN40
INPUT_2[25] => Add0.IN39
INPUT_2[26] => Add0.IN38
INPUT_2[27] => Add0.IN37
INPUT_2[28] => Add0.IN36
INPUT_2[29] => Add0.IN35
INPUT_2[30] => Add0.IN34
INPUT_2[31] => Add0.IN33
OUTPUT[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|MUX:U14
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
INPUT_0[0] => OUTPUT.DATAB
INPUT_0[1] => OUTPUT.DATAB
INPUT_0[2] => OUTPUT.DATAB
INPUT_0[3] => OUTPUT.DATAB
INPUT_0[4] => OUTPUT.DATAB
INPUT_0[5] => OUTPUT.DATAB
INPUT_0[6] => OUTPUT.DATAB
INPUT_0[7] => OUTPUT.DATAB
INPUT_0[8] => OUTPUT.DATAB
INPUT_0[9] => OUTPUT.DATAB
INPUT_0[10] => OUTPUT.DATAB
INPUT_0[11] => OUTPUT.DATAB
INPUT_0[12] => OUTPUT.DATAB
INPUT_0[13] => OUTPUT.DATAB
INPUT_0[14] => OUTPUT.DATAB
INPUT_0[15] => OUTPUT.DATAB
INPUT_0[16] => OUTPUT.DATAB
INPUT_0[17] => OUTPUT.DATAB
INPUT_0[18] => OUTPUT.DATAB
INPUT_0[19] => OUTPUT.DATAB
INPUT_0[20] => OUTPUT.DATAB
INPUT_0[21] => OUTPUT.DATAB
INPUT_0[22] => OUTPUT.DATAB
INPUT_0[23] => OUTPUT.DATAB
INPUT_0[24] => OUTPUT.DATAB
INPUT_0[25] => OUTPUT.DATAB
INPUT_0[26] => OUTPUT.DATAB
INPUT_0[27] => OUTPUT.DATAB
INPUT_0[28] => OUTPUT.DATAB
INPUT_0[29] => OUTPUT.DATAB
INPUT_0[30] => OUTPUT.DATAB
INPUT_0[31] => OUTPUT.DATAB
INPUT_1[0] => OUTPUT.DATAA
INPUT_1[1] => OUTPUT.DATAA
INPUT_1[2] => OUTPUT.DATAA
INPUT_1[3] => OUTPUT.DATAA
INPUT_1[4] => OUTPUT.DATAA
INPUT_1[5] => OUTPUT.DATAA
INPUT_1[6] => OUTPUT.DATAA
INPUT_1[7] => OUTPUT.DATAA
INPUT_1[8] => OUTPUT.DATAA
INPUT_1[9] => OUTPUT.DATAA
INPUT_1[10] => OUTPUT.DATAA
INPUT_1[11] => OUTPUT.DATAA
INPUT_1[12] => OUTPUT.DATAA
INPUT_1[13] => OUTPUT.DATAA
INPUT_1[14] => OUTPUT.DATAA
INPUT_1[15] => OUTPUT.DATAA
INPUT_1[16] => OUTPUT.DATAA
INPUT_1[17] => OUTPUT.DATAA
INPUT_1[18] => OUTPUT.DATAA
INPUT_1[19] => OUTPUT.DATAA
INPUT_1[20] => OUTPUT.DATAA
INPUT_1[21] => OUTPUT.DATAA
INPUT_1[22] => OUTPUT.DATAA
INPUT_1[23] => OUTPUT.DATAA
INPUT_1[24] => OUTPUT.DATAA
INPUT_1[25] => OUTPUT.DATAA
INPUT_1[26] => OUTPUT.DATAA
INPUT_1[27] => OUTPUT.DATAA
INPUT_1[28] => OUTPUT.DATAA
INPUT_1[29] => OUTPUT.DATAA
INPUT_1[30] => OUTPUT.DATAA
INPUT_1[31] => OUTPUT.DATAA
OUTPUT[0] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|AND_GATE:U15
A => PROC.IN0
B => PROC.IN1
F <= PROC.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|DATA_MEMORY:U16
CLK => Registers~37.CLK
CLK => Registers~0.CLK
CLK => Registers~1.CLK
CLK => Registers~2.CLK
CLK => Registers~3.CLK
CLK => Registers~4.CLK
CLK => Registers~5.CLK
CLK => Registers~6.CLK
CLK => Registers~7.CLK
CLK => Registers~8.CLK
CLK => Registers~9.CLK
CLK => Registers~10.CLK
CLK => Registers~11.CLK
CLK => Registers~12.CLK
CLK => Registers~13.CLK
CLK => Registers~14.CLK
CLK => Registers~15.CLK
CLK => Registers~16.CLK
CLK => Registers~17.CLK
CLK => Registers~18.CLK
CLK => Registers~19.CLK
CLK => Registers~20.CLK
CLK => Registers~21.CLK
CLK => Registers~22.CLK
CLK => Registers~23.CLK
CLK => Registers~24.CLK
CLK => Registers~25.CLK
CLK => Registers~26.CLK
CLK => Registers~27.CLK
CLK => Registers~28.CLK
CLK => Registers~29.CLK
CLK => Registers~30.CLK
CLK => Registers~31.CLK
CLK => Registers~32.CLK
CLK => Registers~33.CLK
CLK => Registers~34.CLK
CLK => Registers~35.CLK
CLK => Registers~36.CLK
CLK => Registers.CLK0
MEM_WRITE => Registers~37.DATAIN
MEM_WRITE => Registers.WE
MEM_READ => READ_DATA[6]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[5]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[4]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[3]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[2]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[1]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[0]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[7]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[8]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[9]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[10]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[11]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[12]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[13]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[14]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[15]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[16]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[17]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[18]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[19]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[20]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[21]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[22]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[23]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[24]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[25]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[26]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[27]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[28]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[29]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[30]$latch.LATCH_ENABLE
MEM_READ => READ_DATA[31]$latch.LATCH_ENABLE
ADDRESS[0] => ~NO_FANOUT~
ADDRESS[1] => ~NO_FANOUT~
ADDRESS[2] => Registers~4.DATAIN
ADDRESS[2] => Registers.WADDR
ADDRESS[2] => Registers.RADDR
ADDRESS[3] => Registers~3.DATAIN
ADDRESS[3] => Registers.WADDR1
ADDRESS[3] => Registers.RADDR1
ADDRESS[4] => Registers~2.DATAIN
ADDRESS[4] => Registers.WADDR2
ADDRESS[4] => Registers.RADDR2
ADDRESS[5] => Registers~1.DATAIN
ADDRESS[5] => Registers.WADDR3
ADDRESS[5] => Registers.RADDR3
ADDRESS[6] => Registers~0.DATAIN
ADDRESS[6] => Registers.WADDR4
ADDRESS[6] => Registers.RADDR4
ADDRESS[7] => ~NO_FANOUT~
ADDRESS[8] => ~NO_FANOUT~
ADDRESS[9] => ~NO_FANOUT~
ADDRESS[10] => ~NO_FANOUT~
ADDRESS[11] => ~NO_FANOUT~
ADDRESS[12] => ~NO_FANOUT~
ADDRESS[13] => ~NO_FANOUT~
ADDRESS[14] => ~NO_FANOUT~
ADDRESS[15] => ~NO_FANOUT~
ADDRESS[16] => ~NO_FANOUT~
ADDRESS[17] => ~NO_FANOUT~
ADDRESS[18] => ~NO_FANOUT~
ADDRESS[19] => ~NO_FANOUT~
ADDRESS[20] => ~NO_FANOUT~
ADDRESS[21] => ~NO_FANOUT~
ADDRESS[22] => ~NO_FANOUT~
ADDRESS[23] => ~NO_FANOUT~
ADDRESS[24] => ~NO_FANOUT~
ADDRESS[25] => ~NO_FANOUT~
ADDRESS[26] => ~NO_FANOUT~
ADDRESS[27] => ~NO_FANOUT~
ADDRESS[28] => ~NO_FANOUT~
ADDRESS[29] => ~NO_FANOUT~
ADDRESS[30] => ~NO_FANOUT~
ADDRESS[31] => ~NO_FANOUT~
WRITE_DATA[0] => Registers~36.DATAIN
WRITE_DATA[0] => Registers.DATAIN
WRITE_DATA[1] => Registers~35.DATAIN
WRITE_DATA[1] => Registers.DATAIN1
WRITE_DATA[2] => Registers~34.DATAIN
WRITE_DATA[2] => Registers.DATAIN2
WRITE_DATA[3] => Registers~33.DATAIN
WRITE_DATA[3] => Registers.DATAIN3
WRITE_DATA[4] => Registers~32.DATAIN
WRITE_DATA[4] => Registers.DATAIN4
WRITE_DATA[5] => Registers~31.DATAIN
WRITE_DATA[5] => Registers.DATAIN5
WRITE_DATA[6] => Registers~30.DATAIN
WRITE_DATA[6] => Registers.DATAIN6
WRITE_DATA[7] => Registers~29.DATAIN
WRITE_DATA[7] => Registers.DATAIN7
WRITE_DATA[8] => Registers~28.DATAIN
WRITE_DATA[8] => Registers.DATAIN8
WRITE_DATA[9] => Registers~27.DATAIN
WRITE_DATA[9] => Registers.DATAIN9
WRITE_DATA[10] => Registers~26.DATAIN
WRITE_DATA[10] => Registers.DATAIN10
WRITE_DATA[11] => Registers~25.DATAIN
WRITE_DATA[11] => Registers.DATAIN11
WRITE_DATA[12] => Registers~24.DATAIN
WRITE_DATA[12] => Registers.DATAIN12
WRITE_DATA[13] => Registers~23.DATAIN
WRITE_DATA[13] => Registers.DATAIN13
WRITE_DATA[14] => Registers~22.DATAIN
WRITE_DATA[14] => Registers.DATAIN14
WRITE_DATA[15] => Registers~21.DATAIN
WRITE_DATA[15] => Registers.DATAIN15
WRITE_DATA[16] => Registers~20.DATAIN
WRITE_DATA[16] => Registers.DATAIN16
WRITE_DATA[17] => Registers~19.DATAIN
WRITE_DATA[17] => Registers.DATAIN17
WRITE_DATA[18] => Registers~18.DATAIN
WRITE_DATA[18] => Registers.DATAIN18
WRITE_DATA[19] => Registers~17.DATAIN
WRITE_DATA[19] => Registers.DATAIN19
WRITE_DATA[20] => Registers~16.DATAIN
WRITE_DATA[20] => Registers.DATAIN20
WRITE_DATA[21] => Registers~15.DATAIN
WRITE_DATA[21] => Registers.DATAIN21
WRITE_DATA[22] => Registers~14.DATAIN
WRITE_DATA[22] => Registers.DATAIN22
WRITE_DATA[23] => Registers~13.DATAIN
WRITE_DATA[23] => Registers.DATAIN23
WRITE_DATA[24] => Registers~12.DATAIN
WRITE_DATA[24] => Registers.DATAIN24
WRITE_DATA[25] => Registers~11.DATAIN
WRITE_DATA[25] => Registers.DATAIN25
WRITE_DATA[26] => Registers~10.DATAIN
WRITE_DATA[26] => Registers.DATAIN26
WRITE_DATA[27] => Registers~9.DATAIN
WRITE_DATA[27] => Registers.DATAIN27
WRITE_DATA[28] => Registers~8.DATAIN
WRITE_DATA[28] => Registers.DATAIN28
WRITE_DATA[29] => Registers~7.DATAIN
WRITE_DATA[29] => Registers.DATAIN29
WRITE_DATA[30] => Registers~6.DATAIN
WRITE_DATA[30] => Registers.DATAIN30
WRITE_DATA[31] => Registers~5.DATAIN
WRITE_DATA[31] => Registers.DATAIN31
READ_DATA[0] <= READ_DATA[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[1] <= READ_DATA[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[2] <= READ_DATA[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[3] <= READ_DATA[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[4] <= READ_DATA[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[5] <= READ_DATA[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[6] <= READ_DATA[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[7] <= READ_DATA[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[8] <= READ_DATA[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[9] <= READ_DATA[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[10] <= READ_DATA[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[11] <= READ_DATA[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[12] <= READ_DATA[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[13] <= READ_DATA[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[14] <= READ_DATA[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[15] <= READ_DATA[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[16] <= READ_DATA[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[17] <= READ_DATA[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[18] <= READ_DATA[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[19] <= READ_DATA[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[20] <= READ_DATA[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[21] <= READ_DATA[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[22] <= READ_DATA[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[23] <= READ_DATA[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[24] <= READ_DATA[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[25] <= READ_DATA[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[26] <= READ_DATA[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[27] <= READ_DATA[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[28] <= READ_DATA[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[29] <= READ_DATA[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[30] <= READ_DATA[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA[31] <= READ_DATA[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|MUX:U17
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
SEL => OUTPUT.OUTPUTSELECT
INPUT_0[0] => OUTPUT.DATAB
INPUT_0[1] => OUTPUT.DATAB
INPUT_0[2] => OUTPUT.DATAB
INPUT_0[3] => OUTPUT.DATAB
INPUT_0[4] => OUTPUT.DATAB
INPUT_0[5] => OUTPUT.DATAB
INPUT_0[6] => OUTPUT.DATAB
INPUT_0[7] => OUTPUT.DATAB
INPUT_0[8] => OUTPUT.DATAB
INPUT_0[9] => OUTPUT.DATAB
INPUT_0[10] => OUTPUT.DATAB
INPUT_0[11] => OUTPUT.DATAB
INPUT_0[12] => OUTPUT.DATAB
INPUT_0[13] => OUTPUT.DATAB
INPUT_0[14] => OUTPUT.DATAB
INPUT_0[15] => OUTPUT.DATAB
INPUT_0[16] => OUTPUT.DATAB
INPUT_0[17] => OUTPUT.DATAB
INPUT_0[18] => OUTPUT.DATAB
INPUT_0[19] => OUTPUT.DATAB
INPUT_0[20] => OUTPUT.DATAB
INPUT_0[21] => OUTPUT.DATAB
INPUT_0[22] => OUTPUT.DATAB
INPUT_0[23] => OUTPUT.DATAB
INPUT_0[24] => OUTPUT.DATAB
INPUT_0[25] => OUTPUT.DATAB
INPUT_0[26] => OUTPUT.DATAB
INPUT_0[27] => OUTPUT.DATAB
INPUT_0[28] => OUTPUT.DATAB
INPUT_0[29] => OUTPUT.DATAB
INPUT_0[30] => OUTPUT.DATAB
INPUT_0[31] => OUTPUT.DATAB
INPUT_1[0] => OUTPUT.DATAA
INPUT_1[1] => OUTPUT.DATAA
INPUT_1[2] => OUTPUT.DATAA
INPUT_1[3] => OUTPUT.DATAA
INPUT_1[4] => OUTPUT.DATAA
INPUT_1[5] => OUTPUT.DATAA
INPUT_1[6] => OUTPUT.DATAA
INPUT_1[7] => OUTPUT.DATAA
INPUT_1[8] => OUTPUT.DATAA
INPUT_1[9] => OUTPUT.DATAA
INPUT_1[10] => OUTPUT.DATAA
INPUT_1[11] => OUTPUT.DATAA
INPUT_1[12] => OUTPUT.DATAA
INPUT_1[13] => OUTPUT.DATAA
INPUT_1[14] => OUTPUT.DATAA
INPUT_1[15] => OUTPUT.DATAA
INPUT_1[16] => OUTPUT.DATAA
INPUT_1[17] => OUTPUT.DATAA
INPUT_1[18] => OUTPUT.DATAA
INPUT_1[19] => OUTPUT.DATAA
INPUT_1[20] => OUTPUT.DATAA
INPUT_1[21] => OUTPUT.DATAA
INPUT_1[22] => OUTPUT.DATAA
INPUT_1[23] => OUTPUT.DATAA
INPUT_1[24] => OUTPUT.DATAA
INPUT_1[25] => OUTPUT.DATAA
INPUT_1[26] => OUTPUT.DATAA
INPUT_1[27] => OUTPUT.DATAA
INPUT_1[28] => OUTPUT.DATAA
INPUT_1[29] => OUTPUT.DATAA
INPUT_1[30] => OUTPUT.DATAA
INPUT_1[31] => OUTPUT.DATAA
OUTPUT[0] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|IF_ID:U18
CLK => INST_OUT[0]~reg0.CLK
CLK => INST_OUT[1]~reg0.CLK
CLK => INST_OUT[2]~reg0.CLK
CLK => INST_OUT[3]~reg0.CLK
CLK => INST_OUT[4]~reg0.CLK
CLK => INST_OUT[5]~reg0.CLK
CLK => INST_OUT[6]~reg0.CLK
CLK => INST_OUT[7]~reg0.CLK
CLK => INST_OUT[8]~reg0.CLK
CLK => INST_OUT[9]~reg0.CLK
CLK => INST_OUT[10]~reg0.CLK
CLK => INST_OUT[11]~reg0.CLK
CLK => INST_OUT[12]~reg0.CLK
CLK => INST_OUT[13]~reg0.CLK
CLK => INST_OUT[14]~reg0.CLK
CLK => INST_OUT[15]~reg0.CLK
CLK => INST_OUT[16]~reg0.CLK
CLK => INST_OUT[17]~reg0.CLK
CLK => INST_OUT[18]~reg0.CLK
CLK => INST_OUT[19]~reg0.CLK
CLK => INST_OUT[20]~reg0.CLK
CLK => INST_OUT[21]~reg0.CLK
CLK => INST_OUT[22]~reg0.CLK
CLK => INST_OUT[23]~reg0.CLK
CLK => INST_OUT[24]~reg0.CLK
CLK => INST_OUT[25]~reg0.CLK
CLK => INST_OUT[26]~reg0.CLK
CLK => INST_OUT[27]~reg0.CLK
CLK => INST_OUT[28]~reg0.CLK
CLK => INST_OUT[29]~reg0.CLK
CLK => INST_OUT[30]~reg0.CLK
CLK => INST_OUT[31]~reg0.CLK
CLK => ADD_OUT[0]~reg0.CLK
CLK => ADD_OUT[1]~reg0.CLK
CLK => ADD_OUT[2]~reg0.CLK
CLK => ADD_OUT[3]~reg0.CLK
CLK => ADD_OUT[4]~reg0.CLK
CLK => ADD_OUT[5]~reg0.CLK
CLK => ADD_OUT[6]~reg0.CLK
CLK => ADD_OUT[7]~reg0.CLK
CLK => ADD_OUT[8]~reg0.CLK
CLK => ADD_OUT[9]~reg0.CLK
CLK => ADD_OUT[10]~reg0.CLK
CLK => ADD_OUT[11]~reg0.CLK
CLK => ADD_OUT[12]~reg0.CLK
CLK => ADD_OUT[13]~reg0.CLK
CLK => ADD_OUT[14]~reg0.CLK
CLK => ADD_OUT[15]~reg0.CLK
CLK => ADD_OUT[16]~reg0.CLK
CLK => ADD_OUT[17]~reg0.CLK
CLK => ADD_OUT[18]~reg0.CLK
CLK => ADD_OUT[19]~reg0.CLK
CLK => ADD_OUT[20]~reg0.CLK
CLK => ADD_OUT[21]~reg0.CLK
CLK => ADD_OUT[22]~reg0.CLK
CLK => ADD_OUT[23]~reg0.CLK
CLK => ADD_OUT[24]~reg0.CLK
CLK => ADD_OUT[25]~reg0.CLK
CLK => ADD_OUT[26]~reg0.CLK
CLK => ADD_OUT[27]~reg0.CLK
CLK => ADD_OUT[28]~reg0.CLK
CLK => ADD_OUT[29]~reg0.CLK
CLK => ADD_OUT[30]~reg0.CLK
CLK => ADD_OUT[31]~reg0.CLK
EN => INST_OUT[0]~reg0.ENA
EN => INST_OUT[1]~reg0.ENA
EN => INST_OUT[2]~reg0.ENA
EN => INST_OUT[3]~reg0.ENA
EN => INST_OUT[4]~reg0.ENA
EN => INST_OUT[5]~reg0.ENA
EN => INST_OUT[6]~reg0.ENA
EN => INST_OUT[7]~reg0.ENA
EN => INST_OUT[8]~reg0.ENA
EN => INST_OUT[9]~reg0.ENA
EN => INST_OUT[10]~reg0.ENA
EN => INST_OUT[11]~reg0.ENA
EN => INST_OUT[12]~reg0.ENA
EN => INST_OUT[13]~reg0.ENA
EN => INST_OUT[14]~reg0.ENA
EN => INST_OUT[15]~reg0.ENA
EN => INST_OUT[16]~reg0.ENA
EN => INST_OUT[17]~reg0.ENA
EN => INST_OUT[18]~reg0.ENA
EN => INST_OUT[19]~reg0.ENA
EN => INST_OUT[20]~reg0.ENA
EN => INST_OUT[21]~reg0.ENA
EN => INST_OUT[22]~reg0.ENA
EN => INST_OUT[23]~reg0.ENA
EN => INST_OUT[24]~reg0.ENA
EN => INST_OUT[25]~reg0.ENA
EN => INST_OUT[26]~reg0.ENA
EN => INST_OUT[27]~reg0.ENA
EN => INST_OUT[28]~reg0.ENA
EN => INST_OUT[29]~reg0.ENA
EN => INST_OUT[30]~reg0.ENA
EN => INST_OUT[31]~reg0.ENA
EN => ADD_OUT[0]~reg0.ENA
EN => ADD_OUT[1]~reg0.ENA
EN => ADD_OUT[2]~reg0.ENA
EN => ADD_OUT[3]~reg0.ENA
EN => ADD_OUT[4]~reg0.ENA
EN => ADD_OUT[5]~reg0.ENA
EN => ADD_OUT[6]~reg0.ENA
EN => ADD_OUT[7]~reg0.ENA
EN => ADD_OUT[8]~reg0.ENA
EN => ADD_OUT[9]~reg0.ENA
EN => ADD_OUT[10]~reg0.ENA
EN => ADD_OUT[11]~reg0.ENA
EN => ADD_OUT[12]~reg0.ENA
EN => ADD_OUT[13]~reg0.ENA
EN => ADD_OUT[14]~reg0.ENA
EN => ADD_OUT[15]~reg0.ENA
EN => ADD_OUT[16]~reg0.ENA
EN => ADD_OUT[17]~reg0.ENA
EN => ADD_OUT[18]~reg0.ENA
EN => ADD_OUT[19]~reg0.ENA
EN => ADD_OUT[20]~reg0.ENA
EN => ADD_OUT[21]~reg0.ENA
EN => ADD_OUT[22]~reg0.ENA
EN => ADD_OUT[23]~reg0.ENA
EN => ADD_OUT[24]~reg0.ENA
EN => ADD_OUT[25]~reg0.ENA
EN => ADD_OUT[26]~reg0.ENA
EN => ADD_OUT[27]~reg0.ENA
EN => ADD_OUT[28]~reg0.ENA
EN => ADD_OUT[29]~reg0.ENA
EN => ADD_OUT[30]~reg0.ENA
EN => ADD_OUT[31]~reg0.ENA
ADD_IN[0] => ADD_OUT[0]~reg0.DATAIN
ADD_IN[1] => ADD_OUT[1]~reg0.DATAIN
ADD_IN[2] => ADD_OUT[2]~reg0.DATAIN
ADD_IN[3] => ADD_OUT[3]~reg0.DATAIN
ADD_IN[4] => ADD_OUT[4]~reg0.DATAIN
ADD_IN[5] => ADD_OUT[5]~reg0.DATAIN
ADD_IN[6] => ADD_OUT[6]~reg0.DATAIN
ADD_IN[7] => ADD_OUT[7]~reg0.DATAIN
ADD_IN[8] => ADD_OUT[8]~reg0.DATAIN
ADD_IN[9] => ADD_OUT[9]~reg0.DATAIN
ADD_IN[10] => ADD_OUT[10]~reg0.DATAIN
ADD_IN[11] => ADD_OUT[11]~reg0.DATAIN
ADD_IN[12] => ADD_OUT[12]~reg0.DATAIN
ADD_IN[13] => ADD_OUT[13]~reg0.DATAIN
ADD_IN[14] => ADD_OUT[14]~reg0.DATAIN
ADD_IN[15] => ADD_OUT[15]~reg0.DATAIN
ADD_IN[16] => ADD_OUT[16]~reg0.DATAIN
ADD_IN[17] => ADD_OUT[17]~reg0.DATAIN
ADD_IN[18] => ADD_OUT[18]~reg0.DATAIN
ADD_IN[19] => ADD_OUT[19]~reg0.DATAIN
ADD_IN[20] => ADD_OUT[20]~reg0.DATAIN
ADD_IN[21] => ADD_OUT[21]~reg0.DATAIN
ADD_IN[22] => ADD_OUT[22]~reg0.DATAIN
ADD_IN[23] => ADD_OUT[23]~reg0.DATAIN
ADD_IN[24] => ADD_OUT[24]~reg0.DATAIN
ADD_IN[25] => ADD_OUT[25]~reg0.DATAIN
ADD_IN[26] => ADD_OUT[26]~reg0.DATAIN
ADD_IN[27] => ADD_OUT[27]~reg0.DATAIN
ADD_IN[28] => ADD_OUT[28]~reg0.DATAIN
ADD_IN[29] => ADD_OUT[29]~reg0.DATAIN
ADD_IN[30] => ADD_OUT[30]~reg0.DATAIN
ADD_IN[31] => ADD_OUT[31]~reg0.DATAIN
INST_IN[0] => INST_OUT[0]~reg0.DATAIN
INST_IN[1] => INST_OUT[1]~reg0.DATAIN
INST_IN[2] => INST_OUT[2]~reg0.DATAIN
INST_IN[3] => INST_OUT[3]~reg0.DATAIN
INST_IN[4] => INST_OUT[4]~reg0.DATAIN
INST_IN[5] => INST_OUT[5]~reg0.DATAIN
INST_IN[6] => INST_OUT[6]~reg0.DATAIN
INST_IN[7] => INST_OUT[7]~reg0.DATAIN
INST_IN[8] => INST_OUT[8]~reg0.DATAIN
INST_IN[9] => INST_OUT[9]~reg0.DATAIN
INST_IN[10] => INST_OUT[10]~reg0.DATAIN
INST_IN[11] => INST_OUT[11]~reg0.DATAIN
INST_IN[12] => INST_OUT[12]~reg0.DATAIN
INST_IN[13] => INST_OUT[13]~reg0.DATAIN
INST_IN[14] => INST_OUT[14]~reg0.DATAIN
INST_IN[15] => INST_OUT[15]~reg0.DATAIN
INST_IN[16] => INST_OUT[16]~reg0.DATAIN
INST_IN[17] => INST_OUT[17]~reg0.DATAIN
INST_IN[18] => INST_OUT[18]~reg0.DATAIN
INST_IN[19] => INST_OUT[19]~reg0.DATAIN
INST_IN[20] => INST_OUT[20]~reg0.DATAIN
INST_IN[21] => INST_OUT[21]~reg0.DATAIN
INST_IN[22] => INST_OUT[22]~reg0.DATAIN
INST_IN[23] => INST_OUT[23]~reg0.DATAIN
INST_IN[24] => INST_OUT[24]~reg0.DATAIN
INST_IN[25] => INST_OUT[25]~reg0.DATAIN
INST_IN[26] => INST_OUT[26]~reg0.DATAIN
INST_IN[27] => INST_OUT[27]~reg0.DATAIN
INST_IN[28] => INST_OUT[28]~reg0.DATAIN
INST_IN[29] => INST_OUT[29]~reg0.DATAIN
INST_IN[30] => INST_OUT[30]~reg0.DATAIN
INST_IN[31] => INST_OUT[31]~reg0.DATAIN
ADD_OUT[0] <= ADD_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[1] <= ADD_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[2] <= ADD_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[3] <= ADD_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[4] <= ADD_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[5] <= ADD_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[6] <= ADD_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[7] <= ADD_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[8] <= ADD_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[9] <= ADD_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[10] <= ADD_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[11] <= ADD_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[12] <= ADD_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[13] <= ADD_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[14] <= ADD_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[15] <= ADD_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[16] <= ADD_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[17] <= ADD_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[18] <= ADD_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[19] <= ADD_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[20] <= ADD_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[21] <= ADD_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[22] <= ADD_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[23] <= ADD_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[24] <= ADD_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[25] <= ADD_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[26] <= ADD_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[27] <= ADD_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[28] <= ADD_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[29] <= ADD_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[30] <= ADD_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_OUT[31] <= ADD_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[0] <= INST_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[1] <= INST_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[2] <= INST_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[3] <= INST_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[4] <= INST_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[5] <= INST_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[6] <= INST_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[7] <= INST_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[8] <= INST_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[9] <= INST_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[10] <= INST_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[11] <= INST_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[12] <= INST_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[13] <= INST_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[14] <= INST_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[15] <= INST_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[16] <= INST_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[17] <= INST_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[18] <= INST_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[19] <= INST_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[20] <= INST_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[21] <= INST_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[22] <= INST_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[23] <= INST_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[24] <= INST_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[25] <= INST_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[26] <= INST_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[27] <= INST_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[28] <= INST_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[29] <= INST_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[30] <= INST_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_OUT[31] <= INST_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|ID_EX:U19
CLK => INST1511_OUT[0]~reg0.CLK
CLK => INST1511_OUT[1]~reg0.CLK
CLK => INST1511_OUT[2]~reg0.CLK
CLK => INST1511_OUT[3]~reg0.CLK
CLK => INST1511_OUT[4]~reg0.CLK
CLK => INST2016_OUT[0]~reg0.CLK
CLK => INST2016_OUT[1]~reg0.CLK
CLK => INST2016_OUT[2]~reg0.CLK
CLK => INST2016_OUT[3]~reg0.CLK
CLK => INST2016_OUT[4]~reg0.CLK
CLK => INST2521_OUT[0]~reg0.CLK
CLK => INST2521_OUT[1]~reg0.CLK
CLK => INST2521_OUT[2]~reg0.CLK
CLK => INST2521_OUT[3]~reg0.CLK
CLK => INST2521_OUT[4]~reg0.CLK
CLK => SIGN_EXTEND_OUT[0]~reg0.CLK
CLK => SIGN_EXTEND_OUT[1]~reg0.CLK
CLK => SIGN_EXTEND_OUT[2]~reg0.CLK
CLK => SIGN_EXTEND_OUT[3]~reg0.CLK
CLK => SIGN_EXTEND_OUT[4]~reg0.CLK
CLK => SIGN_EXTEND_OUT[5]~reg0.CLK
CLK => SIGN_EXTEND_OUT[6]~reg0.CLK
CLK => SIGN_EXTEND_OUT[7]~reg0.CLK
CLK => SIGN_EXTEND_OUT[8]~reg0.CLK
CLK => SIGN_EXTEND_OUT[9]~reg0.CLK
CLK => SIGN_EXTEND_OUT[10]~reg0.CLK
CLK => SIGN_EXTEND_OUT[11]~reg0.CLK
CLK => SIGN_EXTEND_OUT[12]~reg0.CLK
CLK => SIGN_EXTEND_OUT[13]~reg0.CLK
CLK => SIGN_EXTEND_OUT[14]~reg0.CLK
CLK => SIGN_EXTEND_OUT[15]~reg0.CLK
CLK => SIGN_EXTEND_OUT[16]~reg0.CLK
CLK => SIGN_EXTEND_OUT[17]~reg0.CLK
CLK => SIGN_EXTEND_OUT[18]~reg0.CLK
CLK => SIGN_EXTEND_OUT[19]~reg0.CLK
CLK => SIGN_EXTEND_OUT[20]~reg0.CLK
CLK => SIGN_EXTEND_OUT[21]~reg0.CLK
CLK => SIGN_EXTEND_OUT[22]~reg0.CLK
CLK => SIGN_EXTEND_OUT[23]~reg0.CLK
CLK => SIGN_EXTEND_OUT[24]~reg0.CLK
CLK => SIGN_EXTEND_OUT[25]~reg0.CLK
CLK => SIGN_EXTEND_OUT[26]~reg0.CLK
CLK => SIGN_EXTEND_OUT[27]~reg0.CLK
CLK => SIGN_EXTEND_OUT[28]~reg0.CLK
CLK => SIGN_EXTEND_OUT[29]~reg0.CLK
CLK => SIGN_EXTEND_OUT[30]~reg0.CLK
CLK => SIGN_EXTEND_OUT[31]~reg0.CLK
CLK => READ_DATA_2_OUT[0]~reg0.CLK
CLK => READ_DATA_2_OUT[1]~reg0.CLK
CLK => READ_DATA_2_OUT[2]~reg0.CLK
CLK => READ_DATA_2_OUT[3]~reg0.CLK
CLK => READ_DATA_2_OUT[4]~reg0.CLK
CLK => READ_DATA_2_OUT[5]~reg0.CLK
CLK => READ_DATA_2_OUT[6]~reg0.CLK
CLK => READ_DATA_2_OUT[7]~reg0.CLK
CLK => READ_DATA_2_OUT[8]~reg0.CLK
CLK => READ_DATA_2_OUT[9]~reg0.CLK
CLK => READ_DATA_2_OUT[10]~reg0.CLK
CLK => READ_DATA_2_OUT[11]~reg0.CLK
CLK => READ_DATA_2_OUT[12]~reg0.CLK
CLK => READ_DATA_2_OUT[13]~reg0.CLK
CLK => READ_DATA_2_OUT[14]~reg0.CLK
CLK => READ_DATA_2_OUT[15]~reg0.CLK
CLK => READ_DATA_2_OUT[16]~reg0.CLK
CLK => READ_DATA_2_OUT[17]~reg0.CLK
CLK => READ_DATA_2_OUT[18]~reg0.CLK
CLK => READ_DATA_2_OUT[19]~reg0.CLK
CLK => READ_DATA_2_OUT[20]~reg0.CLK
CLK => READ_DATA_2_OUT[21]~reg0.CLK
CLK => READ_DATA_2_OUT[22]~reg0.CLK
CLK => READ_DATA_2_OUT[23]~reg0.CLK
CLK => READ_DATA_2_OUT[24]~reg0.CLK
CLK => READ_DATA_2_OUT[25]~reg0.CLK
CLK => READ_DATA_2_OUT[26]~reg0.CLK
CLK => READ_DATA_2_OUT[27]~reg0.CLK
CLK => READ_DATA_2_OUT[28]~reg0.CLK
CLK => READ_DATA_2_OUT[29]~reg0.CLK
CLK => READ_DATA_2_OUT[30]~reg0.CLK
CLK => READ_DATA_2_OUT[31]~reg0.CLK
CLK => READ_DATA_1_OUT[0]~reg0.CLK
CLK => READ_DATA_1_OUT[1]~reg0.CLK
CLK => READ_DATA_1_OUT[2]~reg0.CLK
CLK => READ_DATA_1_OUT[3]~reg0.CLK
CLK => READ_DATA_1_OUT[4]~reg0.CLK
CLK => READ_DATA_1_OUT[5]~reg0.CLK
CLK => READ_DATA_1_OUT[6]~reg0.CLK
CLK => READ_DATA_1_OUT[7]~reg0.CLK
CLK => READ_DATA_1_OUT[8]~reg0.CLK
CLK => READ_DATA_1_OUT[9]~reg0.CLK
CLK => READ_DATA_1_OUT[10]~reg0.CLK
CLK => READ_DATA_1_OUT[11]~reg0.CLK
CLK => READ_DATA_1_OUT[12]~reg0.CLK
CLK => READ_DATA_1_OUT[13]~reg0.CLK
CLK => READ_DATA_1_OUT[14]~reg0.CLK
CLK => READ_DATA_1_OUT[15]~reg0.CLK
CLK => READ_DATA_1_OUT[16]~reg0.CLK
CLK => READ_DATA_1_OUT[17]~reg0.CLK
CLK => READ_DATA_1_OUT[18]~reg0.CLK
CLK => READ_DATA_1_OUT[19]~reg0.CLK
CLK => READ_DATA_1_OUT[20]~reg0.CLK
CLK => READ_DATA_1_OUT[21]~reg0.CLK
CLK => READ_DATA_1_OUT[22]~reg0.CLK
CLK => READ_DATA_1_OUT[23]~reg0.CLK
CLK => READ_DATA_1_OUT[24]~reg0.CLK
CLK => READ_DATA_1_OUT[25]~reg0.CLK
CLK => READ_DATA_1_OUT[26]~reg0.CLK
CLK => READ_DATA_1_OUT[27]~reg0.CLK
CLK => READ_DATA_1_OUT[28]~reg0.CLK
CLK => READ_DATA_1_OUT[29]~reg0.CLK
CLK => READ_DATA_1_OUT[30]~reg0.CLK
CLK => READ_DATA_1_OUT[31]~reg0.CLK
CLK => PC_OUT[0]~reg0.CLK
CLK => PC_OUT[1]~reg0.CLK
CLK => PC_OUT[2]~reg0.CLK
CLK => PC_OUT[3]~reg0.CLK
CLK => PC_OUT[4]~reg0.CLK
CLK => PC_OUT[5]~reg0.CLK
CLK => PC_OUT[6]~reg0.CLK
CLK => PC_OUT[7]~reg0.CLK
CLK => PC_OUT[8]~reg0.CLK
CLK => PC_OUT[9]~reg0.CLK
CLK => PC_OUT[10]~reg0.CLK
CLK => PC_OUT[11]~reg0.CLK
CLK => PC_OUT[12]~reg0.CLK
CLK => PC_OUT[13]~reg0.CLK
CLK => PC_OUT[14]~reg0.CLK
CLK => PC_OUT[15]~reg0.CLK
CLK => PC_OUT[16]~reg0.CLK
CLK => PC_OUT[17]~reg0.CLK
CLK => PC_OUT[18]~reg0.CLK
CLK => PC_OUT[19]~reg0.CLK
CLK => PC_OUT[20]~reg0.CLK
CLK => PC_OUT[21]~reg0.CLK
CLK => PC_OUT[22]~reg0.CLK
CLK => PC_OUT[23]~reg0.CLK
CLK => PC_OUT[24]~reg0.CLK
CLK => PC_OUT[25]~reg0.CLK
CLK => PC_OUT[26]~reg0.CLK
CLK => PC_OUT[27]~reg0.CLK
CLK => PC_OUT[28]~reg0.CLK
CLK => PC_OUT[29]~reg0.CLK
CLK => PC_OUT[30]~reg0.CLK
CLK => PC_OUT[31]~reg0.CLK
CLK => EX_OUT[0]~reg0.CLK
CLK => EX_OUT[1]~reg0.CLK
CLK => EX_OUT[2]~reg0.CLK
CLK => EX_OUT[3]~reg0.CLK
CLK => M_OUT[0]~reg0.CLK
CLK => M_OUT[1]~reg0.CLK
CLK => M_OUT[2]~reg0.CLK
CLK => WB_OUT[0]~reg0.CLK
CLK => WB_OUT[1]~reg0.CLK
WB[0] => WB_OUT[0]~reg0.DATAIN
WB[1] => WB_OUT[1]~reg0.DATAIN
M[0] => M_OUT[0]~reg0.DATAIN
M[1] => M_OUT[1]~reg0.DATAIN
M[2] => M_OUT[2]~reg0.DATAIN
EX[0] => EX_OUT[0]~reg0.DATAIN
EX[1] => EX_OUT[1]~reg0.DATAIN
EX[2] => EX_OUT[2]~reg0.DATAIN
EX[3] => EX_OUT[3]~reg0.DATAIN
PC[0] => PC_OUT[0]~reg0.DATAIN
PC[1] => PC_OUT[1]~reg0.DATAIN
PC[2] => PC_OUT[2]~reg0.DATAIN
PC[3] => PC_OUT[3]~reg0.DATAIN
PC[4] => PC_OUT[4]~reg0.DATAIN
PC[5] => PC_OUT[5]~reg0.DATAIN
PC[6] => PC_OUT[6]~reg0.DATAIN
PC[7] => PC_OUT[7]~reg0.DATAIN
PC[8] => PC_OUT[8]~reg0.DATAIN
PC[9] => PC_OUT[9]~reg0.DATAIN
PC[10] => PC_OUT[10]~reg0.DATAIN
PC[11] => PC_OUT[11]~reg0.DATAIN
PC[12] => PC_OUT[12]~reg0.DATAIN
PC[13] => PC_OUT[13]~reg0.DATAIN
PC[14] => PC_OUT[14]~reg0.DATAIN
PC[15] => PC_OUT[15]~reg0.DATAIN
PC[16] => PC_OUT[16]~reg0.DATAIN
PC[17] => PC_OUT[17]~reg0.DATAIN
PC[18] => PC_OUT[18]~reg0.DATAIN
PC[19] => PC_OUT[19]~reg0.DATAIN
PC[20] => PC_OUT[20]~reg0.DATAIN
PC[21] => PC_OUT[21]~reg0.DATAIN
PC[22] => PC_OUT[22]~reg0.DATAIN
PC[23] => PC_OUT[23]~reg0.DATAIN
PC[24] => PC_OUT[24]~reg0.DATAIN
PC[25] => PC_OUT[25]~reg0.DATAIN
PC[26] => PC_OUT[26]~reg0.DATAIN
PC[27] => PC_OUT[27]~reg0.DATAIN
PC[28] => PC_OUT[28]~reg0.DATAIN
PC[29] => PC_OUT[29]~reg0.DATAIN
PC[30] => PC_OUT[30]~reg0.DATAIN
PC[31] => PC_OUT[31]~reg0.DATAIN
READ_DATA_1_IN[0] => READ_DATA_1_OUT[0]~reg0.DATAIN
READ_DATA_1_IN[1] => READ_DATA_1_OUT[1]~reg0.DATAIN
READ_DATA_1_IN[2] => READ_DATA_1_OUT[2]~reg0.DATAIN
READ_DATA_1_IN[3] => READ_DATA_1_OUT[3]~reg0.DATAIN
READ_DATA_1_IN[4] => READ_DATA_1_OUT[4]~reg0.DATAIN
READ_DATA_1_IN[5] => READ_DATA_1_OUT[5]~reg0.DATAIN
READ_DATA_1_IN[6] => READ_DATA_1_OUT[6]~reg0.DATAIN
READ_DATA_1_IN[7] => READ_DATA_1_OUT[7]~reg0.DATAIN
READ_DATA_1_IN[8] => READ_DATA_1_OUT[8]~reg0.DATAIN
READ_DATA_1_IN[9] => READ_DATA_1_OUT[9]~reg0.DATAIN
READ_DATA_1_IN[10] => READ_DATA_1_OUT[10]~reg0.DATAIN
READ_DATA_1_IN[11] => READ_DATA_1_OUT[11]~reg0.DATAIN
READ_DATA_1_IN[12] => READ_DATA_1_OUT[12]~reg0.DATAIN
READ_DATA_1_IN[13] => READ_DATA_1_OUT[13]~reg0.DATAIN
READ_DATA_1_IN[14] => READ_DATA_1_OUT[14]~reg0.DATAIN
READ_DATA_1_IN[15] => READ_DATA_1_OUT[15]~reg0.DATAIN
READ_DATA_1_IN[16] => READ_DATA_1_OUT[16]~reg0.DATAIN
READ_DATA_1_IN[17] => READ_DATA_1_OUT[17]~reg0.DATAIN
READ_DATA_1_IN[18] => READ_DATA_1_OUT[18]~reg0.DATAIN
READ_DATA_1_IN[19] => READ_DATA_1_OUT[19]~reg0.DATAIN
READ_DATA_1_IN[20] => READ_DATA_1_OUT[20]~reg0.DATAIN
READ_DATA_1_IN[21] => READ_DATA_1_OUT[21]~reg0.DATAIN
READ_DATA_1_IN[22] => READ_DATA_1_OUT[22]~reg0.DATAIN
READ_DATA_1_IN[23] => READ_DATA_1_OUT[23]~reg0.DATAIN
READ_DATA_1_IN[24] => READ_DATA_1_OUT[24]~reg0.DATAIN
READ_DATA_1_IN[25] => READ_DATA_1_OUT[25]~reg0.DATAIN
READ_DATA_1_IN[26] => READ_DATA_1_OUT[26]~reg0.DATAIN
READ_DATA_1_IN[27] => READ_DATA_1_OUT[27]~reg0.DATAIN
READ_DATA_1_IN[28] => READ_DATA_1_OUT[28]~reg0.DATAIN
READ_DATA_1_IN[29] => READ_DATA_1_OUT[29]~reg0.DATAIN
READ_DATA_1_IN[30] => READ_DATA_1_OUT[30]~reg0.DATAIN
READ_DATA_1_IN[31] => READ_DATA_1_OUT[31]~reg0.DATAIN
READ_DATA_2_IN[0] => READ_DATA_2_OUT[0]~reg0.DATAIN
READ_DATA_2_IN[1] => READ_DATA_2_OUT[1]~reg0.DATAIN
READ_DATA_2_IN[2] => READ_DATA_2_OUT[2]~reg0.DATAIN
READ_DATA_2_IN[3] => READ_DATA_2_OUT[3]~reg0.DATAIN
READ_DATA_2_IN[4] => READ_DATA_2_OUT[4]~reg0.DATAIN
READ_DATA_2_IN[5] => READ_DATA_2_OUT[5]~reg0.DATAIN
READ_DATA_2_IN[6] => READ_DATA_2_OUT[6]~reg0.DATAIN
READ_DATA_2_IN[7] => READ_DATA_2_OUT[7]~reg0.DATAIN
READ_DATA_2_IN[8] => READ_DATA_2_OUT[8]~reg0.DATAIN
READ_DATA_2_IN[9] => READ_DATA_2_OUT[9]~reg0.DATAIN
READ_DATA_2_IN[10] => READ_DATA_2_OUT[10]~reg0.DATAIN
READ_DATA_2_IN[11] => READ_DATA_2_OUT[11]~reg0.DATAIN
READ_DATA_2_IN[12] => READ_DATA_2_OUT[12]~reg0.DATAIN
READ_DATA_2_IN[13] => READ_DATA_2_OUT[13]~reg0.DATAIN
READ_DATA_2_IN[14] => READ_DATA_2_OUT[14]~reg0.DATAIN
READ_DATA_2_IN[15] => READ_DATA_2_OUT[15]~reg0.DATAIN
READ_DATA_2_IN[16] => READ_DATA_2_OUT[16]~reg0.DATAIN
READ_DATA_2_IN[17] => READ_DATA_2_OUT[17]~reg0.DATAIN
READ_DATA_2_IN[18] => READ_DATA_2_OUT[18]~reg0.DATAIN
READ_DATA_2_IN[19] => READ_DATA_2_OUT[19]~reg0.DATAIN
READ_DATA_2_IN[20] => READ_DATA_2_OUT[20]~reg0.DATAIN
READ_DATA_2_IN[21] => READ_DATA_2_OUT[21]~reg0.DATAIN
READ_DATA_2_IN[22] => READ_DATA_2_OUT[22]~reg0.DATAIN
READ_DATA_2_IN[23] => READ_DATA_2_OUT[23]~reg0.DATAIN
READ_DATA_2_IN[24] => READ_DATA_2_OUT[24]~reg0.DATAIN
READ_DATA_2_IN[25] => READ_DATA_2_OUT[25]~reg0.DATAIN
READ_DATA_2_IN[26] => READ_DATA_2_OUT[26]~reg0.DATAIN
READ_DATA_2_IN[27] => READ_DATA_2_OUT[27]~reg0.DATAIN
READ_DATA_2_IN[28] => READ_DATA_2_OUT[28]~reg0.DATAIN
READ_DATA_2_IN[29] => READ_DATA_2_OUT[29]~reg0.DATAIN
READ_DATA_2_IN[30] => READ_DATA_2_OUT[30]~reg0.DATAIN
READ_DATA_2_IN[31] => READ_DATA_2_OUT[31]~reg0.DATAIN
SIGN_EXTEND[0] => SIGN_EXTEND_OUT[0]~reg0.DATAIN
SIGN_EXTEND[1] => SIGN_EXTEND_OUT[1]~reg0.DATAIN
SIGN_EXTEND[2] => SIGN_EXTEND_OUT[2]~reg0.DATAIN
SIGN_EXTEND[3] => SIGN_EXTEND_OUT[3]~reg0.DATAIN
SIGN_EXTEND[4] => SIGN_EXTEND_OUT[4]~reg0.DATAIN
SIGN_EXTEND[5] => SIGN_EXTEND_OUT[5]~reg0.DATAIN
SIGN_EXTEND[6] => SIGN_EXTEND_OUT[6]~reg0.DATAIN
SIGN_EXTEND[7] => SIGN_EXTEND_OUT[7]~reg0.DATAIN
SIGN_EXTEND[8] => SIGN_EXTEND_OUT[8]~reg0.DATAIN
SIGN_EXTEND[9] => SIGN_EXTEND_OUT[9]~reg0.DATAIN
SIGN_EXTEND[10] => SIGN_EXTEND_OUT[10]~reg0.DATAIN
SIGN_EXTEND[11] => SIGN_EXTEND_OUT[11]~reg0.DATAIN
SIGN_EXTEND[12] => SIGN_EXTEND_OUT[12]~reg0.DATAIN
SIGN_EXTEND[13] => SIGN_EXTEND_OUT[13]~reg0.DATAIN
SIGN_EXTEND[14] => SIGN_EXTEND_OUT[14]~reg0.DATAIN
SIGN_EXTEND[15] => SIGN_EXTEND_OUT[15]~reg0.DATAIN
SIGN_EXTEND[16] => SIGN_EXTEND_OUT[16]~reg0.DATAIN
SIGN_EXTEND[17] => SIGN_EXTEND_OUT[17]~reg0.DATAIN
SIGN_EXTEND[18] => SIGN_EXTEND_OUT[18]~reg0.DATAIN
SIGN_EXTEND[19] => SIGN_EXTEND_OUT[19]~reg0.DATAIN
SIGN_EXTEND[20] => SIGN_EXTEND_OUT[20]~reg0.DATAIN
SIGN_EXTEND[21] => SIGN_EXTEND_OUT[21]~reg0.DATAIN
SIGN_EXTEND[22] => SIGN_EXTEND_OUT[22]~reg0.DATAIN
SIGN_EXTEND[23] => SIGN_EXTEND_OUT[23]~reg0.DATAIN
SIGN_EXTEND[24] => SIGN_EXTEND_OUT[24]~reg0.DATAIN
SIGN_EXTEND[25] => SIGN_EXTEND_OUT[25]~reg0.DATAIN
SIGN_EXTEND[26] => SIGN_EXTEND_OUT[26]~reg0.DATAIN
SIGN_EXTEND[27] => SIGN_EXTEND_OUT[27]~reg0.DATAIN
SIGN_EXTEND[28] => SIGN_EXTEND_OUT[28]~reg0.DATAIN
SIGN_EXTEND[29] => SIGN_EXTEND_OUT[29]~reg0.DATAIN
SIGN_EXTEND[30] => SIGN_EXTEND_OUT[30]~reg0.DATAIN
SIGN_EXTEND[31] => SIGN_EXTEND_OUT[31]~reg0.DATAIN
INST2521[0] => INST2521_OUT[0]~reg0.DATAIN
INST2521[1] => INST2521_OUT[1]~reg0.DATAIN
INST2521[2] => INST2521_OUT[2]~reg0.DATAIN
INST2521[3] => INST2521_OUT[3]~reg0.DATAIN
INST2521[4] => INST2521_OUT[4]~reg0.DATAIN
INST2016[0] => INST2016_OUT[0]~reg0.DATAIN
INST2016[1] => INST2016_OUT[1]~reg0.DATAIN
INST2016[2] => INST2016_OUT[2]~reg0.DATAIN
INST2016[3] => INST2016_OUT[3]~reg0.DATAIN
INST2016[4] => INST2016_OUT[4]~reg0.DATAIN
INST1511[0] => INST1511_OUT[0]~reg0.DATAIN
INST1511[1] => INST1511_OUT[1]~reg0.DATAIN
INST1511[2] => INST1511_OUT[2]~reg0.DATAIN
INST1511[3] => INST1511_OUT[3]~reg0.DATAIN
INST1511[4] => INST1511_OUT[4]~reg0.DATAIN
WB_OUT[0] <= WB_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_OUT[1] <= WB_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_OUT[0] <= M_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_OUT[1] <= M_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_OUT[2] <= M_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_OUT[0] <= EX_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_OUT[1] <= EX_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_OUT[2] <= EX_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_OUT[3] <= EX_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[0] <= PC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[1] <= PC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[2] <= PC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[3] <= PC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[4] <= PC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[5] <= PC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[6] <= PC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[7] <= PC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[8] <= PC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[9] <= PC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[10] <= PC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[11] <= PC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[12] <= PC_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[13] <= PC_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[14] <= PC_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[15] <= PC_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[16] <= PC_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[17] <= PC_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[18] <= PC_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[19] <= PC_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[20] <= PC_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[21] <= PC_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[22] <= PC_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[23] <= PC_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[24] <= PC_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[25] <= PC_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[26] <= PC_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[27] <= PC_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[28] <= PC_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[29] <= PC_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[30] <= PC_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[31] <= PC_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[0] <= READ_DATA_1_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[1] <= READ_DATA_1_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[2] <= READ_DATA_1_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[3] <= READ_DATA_1_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[4] <= READ_DATA_1_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[5] <= READ_DATA_1_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[6] <= READ_DATA_1_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[7] <= READ_DATA_1_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[8] <= READ_DATA_1_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[9] <= READ_DATA_1_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[10] <= READ_DATA_1_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[11] <= READ_DATA_1_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[12] <= READ_DATA_1_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[13] <= READ_DATA_1_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[14] <= READ_DATA_1_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[15] <= READ_DATA_1_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[16] <= READ_DATA_1_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[17] <= READ_DATA_1_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[18] <= READ_DATA_1_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[19] <= READ_DATA_1_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[20] <= READ_DATA_1_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[21] <= READ_DATA_1_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[22] <= READ_DATA_1_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[23] <= READ_DATA_1_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[24] <= READ_DATA_1_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[25] <= READ_DATA_1_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[26] <= READ_DATA_1_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[27] <= READ_DATA_1_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[28] <= READ_DATA_1_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[29] <= READ_DATA_1_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[30] <= READ_DATA_1_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_1_OUT[31] <= READ_DATA_1_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[0] <= READ_DATA_2_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[1] <= READ_DATA_2_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[2] <= READ_DATA_2_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[3] <= READ_DATA_2_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[4] <= READ_DATA_2_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[5] <= READ_DATA_2_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[6] <= READ_DATA_2_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[7] <= READ_DATA_2_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[8] <= READ_DATA_2_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[9] <= READ_DATA_2_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[10] <= READ_DATA_2_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[11] <= READ_DATA_2_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[12] <= READ_DATA_2_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[13] <= READ_DATA_2_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[14] <= READ_DATA_2_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[15] <= READ_DATA_2_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[16] <= READ_DATA_2_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[17] <= READ_DATA_2_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[18] <= READ_DATA_2_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[19] <= READ_DATA_2_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[20] <= READ_DATA_2_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[21] <= READ_DATA_2_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[22] <= READ_DATA_2_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[23] <= READ_DATA_2_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[24] <= READ_DATA_2_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[25] <= READ_DATA_2_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[26] <= READ_DATA_2_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[27] <= READ_DATA_2_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[28] <= READ_DATA_2_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[29] <= READ_DATA_2_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[30] <= READ_DATA_2_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[31] <= READ_DATA_2_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[0] <= SIGN_EXTEND_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[1] <= SIGN_EXTEND_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[2] <= SIGN_EXTEND_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[3] <= SIGN_EXTEND_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[4] <= SIGN_EXTEND_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[5] <= SIGN_EXTEND_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[6] <= SIGN_EXTEND_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[7] <= SIGN_EXTEND_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[8] <= SIGN_EXTEND_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[9] <= SIGN_EXTEND_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[10] <= SIGN_EXTEND_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[11] <= SIGN_EXTEND_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[12] <= SIGN_EXTEND_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[13] <= SIGN_EXTEND_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[14] <= SIGN_EXTEND_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[15] <= SIGN_EXTEND_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[16] <= SIGN_EXTEND_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[17] <= SIGN_EXTEND_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[18] <= SIGN_EXTEND_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[19] <= SIGN_EXTEND_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[20] <= SIGN_EXTEND_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[21] <= SIGN_EXTEND_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[22] <= SIGN_EXTEND_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[23] <= SIGN_EXTEND_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[24] <= SIGN_EXTEND_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[25] <= SIGN_EXTEND_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[26] <= SIGN_EXTEND_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[27] <= SIGN_EXTEND_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[28] <= SIGN_EXTEND_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[29] <= SIGN_EXTEND_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[30] <= SIGN_EXTEND_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIGN_EXTEND_OUT[31] <= SIGN_EXTEND_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST2521_OUT[0] <= INST2521_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST2521_OUT[1] <= INST2521_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST2521_OUT[2] <= INST2521_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST2521_OUT[3] <= INST2521_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST2521_OUT[4] <= INST2521_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST2016_OUT[0] <= INST2016_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST2016_OUT[1] <= INST2016_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST2016_OUT[2] <= INST2016_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST2016_OUT[3] <= INST2016_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST2016_OUT[4] <= INST2016_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST1511_OUT[0] <= INST1511_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST1511_OUT[1] <= INST1511_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST1511_OUT[2] <= INST1511_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST1511_OUT[3] <= INST1511_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST1511_OUT[4] <= INST1511_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|EX_MEM:U20
CLK => MUX_RESULT_OUT[0]~reg0.CLK
CLK => MUX_RESULT_OUT[1]~reg0.CLK
CLK => MUX_RESULT_OUT[2]~reg0.CLK
CLK => MUX_RESULT_OUT[3]~reg0.CLK
CLK => MUX_RESULT_OUT[4]~reg0.CLK
CLK => READ_DATA_2_OUT[0]~reg0.CLK
CLK => READ_DATA_2_OUT[1]~reg0.CLK
CLK => READ_DATA_2_OUT[2]~reg0.CLK
CLK => READ_DATA_2_OUT[3]~reg0.CLK
CLK => READ_DATA_2_OUT[4]~reg0.CLK
CLK => READ_DATA_2_OUT[5]~reg0.CLK
CLK => READ_DATA_2_OUT[6]~reg0.CLK
CLK => READ_DATA_2_OUT[7]~reg0.CLK
CLK => READ_DATA_2_OUT[8]~reg0.CLK
CLK => READ_DATA_2_OUT[9]~reg0.CLK
CLK => READ_DATA_2_OUT[10]~reg0.CLK
CLK => READ_DATA_2_OUT[11]~reg0.CLK
CLK => READ_DATA_2_OUT[12]~reg0.CLK
CLK => READ_DATA_2_OUT[13]~reg0.CLK
CLK => READ_DATA_2_OUT[14]~reg0.CLK
CLK => READ_DATA_2_OUT[15]~reg0.CLK
CLK => READ_DATA_2_OUT[16]~reg0.CLK
CLK => READ_DATA_2_OUT[17]~reg0.CLK
CLK => READ_DATA_2_OUT[18]~reg0.CLK
CLK => READ_DATA_2_OUT[19]~reg0.CLK
CLK => READ_DATA_2_OUT[20]~reg0.CLK
CLK => READ_DATA_2_OUT[21]~reg0.CLK
CLK => READ_DATA_2_OUT[22]~reg0.CLK
CLK => READ_DATA_2_OUT[23]~reg0.CLK
CLK => READ_DATA_2_OUT[24]~reg0.CLK
CLK => READ_DATA_2_OUT[25]~reg0.CLK
CLK => READ_DATA_2_OUT[26]~reg0.CLK
CLK => READ_DATA_2_OUT[27]~reg0.CLK
CLK => READ_DATA_2_OUT[28]~reg0.CLK
CLK => READ_DATA_2_OUT[29]~reg0.CLK
CLK => READ_DATA_2_OUT[30]~reg0.CLK
CLK => READ_DATA_2_OUT[31]~reg0.CLK
CLK => ALU_RESULT_OUT[0]~reg0.CLK
CLK => ALU_RESULT_OUT[1]~reg0.CLK
CLK => ALU_RESULT_OUT[2]~reg0.CLK
CLK => ALU_RESULT_OUT[3]~reg0.CLK
CLK => ALU_RESULT_OUT[4]~reg0.CLK
CLK => ALU_RESULT_OUT[5]~reg0.CLK
CLK => ALU_RESULT_OUT[6]~reg0.CLK
CLK => ALU_RESULT_OUT[7]~reg0.CLK
CLK => ALU_RESULT_OUT[8]~reg0.CLK
CLK => ALU_RESULT_OUT[9]~reg0.CLK
CLK => ALU_RESULT_OUT[10]~reg0.CLK
CLK => ALU_RESULT_OUT[11]~reg0.CLK
CLK => ALU_RESULT_OUT[12]~reg0.CLK
CLK => ALU_RESULT_OUT[13]~reg0.CLK
CLK => ALU_RESULT_OUT[14]~reg0.CLK
CLK => ALU_RESULT_OUT[15]~reg0.CLK
CLK => ALU_RESULT_OUT[16]~reg0.CLK
CLK => ALU_RESULT_OUT[17]~reg0.CLK
CLK => ALU_RESULT_OUT[18]~reg0.CLK
CLK => ALU_RESULT_OUT[19]~reg0.CLK
CLK => ALU_RESULT_OUT[20]~reg0.CLK
CLK => ALU_RESULT_OUT[21]~reg0.CLK
CLK => ALU_RESULT_OUT[22]~reg0.CLK
CLK => ALU_RESULT_OUT[23]~reg0.CLK
CLK => ALU_RESULT_OUT[24]~reg0.CLK
CLK => ALU_RESULT_OUT[25]~reg0.CLK
CLK => ALU_RESULT_OUT[26]~reg0.CLK
CLK => ALU_RESULT_OUT[27]~reg0.CLK
CLK => ALU_RESULT_OUT[28]~reg0.CLK
CLK => ALU_RESULT_OUT[29]~reg0.CLK
CLK => ALU_RESULT_OUT[30]~reg0.CLK
CLK => ALU_RESULT_OUT[31]~reg0.CLK
CLK => ZERO_OUT~reg0.CLK
CLK => ADD_RESULT_OUT[0]~reg0.CLK
CLK => ADD_RESULT_OUT[1]~reg0.CLK
CLK => ADD_RESULT_OUT[2]~reg0.CLK
CLK => ADD_RESULT_OUT[3]~reg0.CLK
CLK => ADD_RESULT_OUT[4]~reg0.CLK
CLK => ADD_RESULT_OUT[5]~reg0.CLK
CLK => ADD_RESULT_OUT[6]~reg0.CLK
CLK => ADD_RESULT_OUT[7]~reg0.CLK
CLK => ADD_RESULT_OUT[8]~reg0.CLK
CLK => ADD_RESULT_OUT[9]~reg0.CLK
CLK => ADD_RESULT_OUT[10]~reg0.CLK
CLK => ADD_RESULT_OUT[11]~reg0.CLK
CLK => ADD_RESULT_OUT[12]~reg0.CLK
CLK => ADD_RESULT_OUT[13]~reg0.CLK
CLK => ADD_RESULT_OUT[14]~reg0.CLK
CLK => ADD_RESULT_OUT[15]~reg0.CLK
CLK => ADD_RESULT_OUT[16]~reg0.CLK
CLK => ADD_RESULT_OUT[17]~reg0.CLK
CLK => ADD_RESULT_OUT[18]~reg0.CLK
CLK => ADD_RESULT_OUT[19]~reg0.CLK
CLK => ADD_RESULT_OUT[20]~reg0.CLK
CLK => ADD_RESULT_OUT[21]~reg0.CLK
CLK => ADD_RESULT_OUT[22]~reg0.CLK
CLK => ADD_RESULT_OUT[23]~reg0.CLK
CLK => ADD_RESULT_OUT[24]~reg0.CLK
CLK => ADD_RESULT_OUT[25]~reg0.CLK
CLK => ADD_RESULT_OUT[26]~reg0.CLK
CLK => ADD_RESULT_OUT[27]~reg0.CLK
CLK => ADD_RESULT_OUT[28]~reg0.CLK
CLK => ADD_RESULT_OUT[29]~reg0.CLK
CLK => ADD_RESULT_OUT[30]~reg0.CLK
CLK => ADD_RESULT_OUT[31]~reg0.CLK
CLK => M_OUT[0]~reg0.CLK
CLK => M_OUT[1]~reg0.CLK
CLK => M_OUT[2]~reg0.CLK
CLK => WB_OUT[0]~reg0.CLK
CLK => WB_OUT[1]~reg0.CLK
WB[0] => WB_OUT[0]~reg0.DATAIN
WB[1] => WB_OUT[1]~reg0.DATAIN
M[0] => M_OUT[0]~reg0.DATAIN
M[1] => M_OUT[1]~reg0.DATAIN
M[2] => M_OUT[2]~reg0.DATAIN
ADD_RESULT_IN[0] => ADD_RESULT_OUT[0]~reg0.DATAIN
ADD_RESULT_IN[1] => ADD_RESULT_OUT[1]~reg0.DATAIN
ADD_RESULT_IN[2] => ADD_RESULT_OUT[2]~reg0.DATAIN
ADD_RESULT_IN[3] => ADD_RESULT_OUT[3]~reg0.DATAIN
ADD_RESULT_IN[4] => ADD_RESULT_OUT[4]~reg0.DATAIN
ADD_RESULT_IN[5] => ADD_RESULT_OUT[5]~reg0.DATAIN
ADD_RESULT_IN[6] => ADD_RESULT_OUT[6]~reg0.DATAIN
ADD_RESULT_IN[7] => ADD_RESULT_OUT[7]~reg0.DATAIN
ADD_RESULT_IN[8] => ADD_RESULT_OUT[8]~reg0.DATAIN
ADD_RESULT_IN[9] => ADD_RESULT_OUT[9]~reg0.DATAIN
ADD_RESULT_IN[10] => ADD_RESULT_OUT[10]~reg0.DATAIN
ADD_RESULT_IN[11] => ADD_RESULT_OUT[11]~reg0.DATAIN
ADD_RESULT_IN[12] => ADD_RESULT_OUT[12]~reg0.DATAIN
ADD_RESULT_IN[13] => ADD_RESULT_OUT[13]~reg0.DATAIN
ADD_RESULT_IN[14] => ADD_RESULT_OUT[14]~reg0.DATAIN
ADD_RESULT_IN[15] => ADD_RESULT_OUT[15]~reg0.DATAIN
ADD_RESULT_IN[16] => ADD_RESULT_OUT[16]~reg0.DATAIN
ADD_RESULT_IN[17] => ADD_RESULT_OUT[17]~reg0.DATAIN
ADD_RESULT_IN[18] => ADD_RESULT_OUT[18]~reg0.DATAIN
ADD_RESULT_IN[19] => ADD_RESULT_OUT[19]~reg0.DATAIN
ADD_RESULT_IN[20] => ADD_RESULT_OUT[20]~reg0.DATAIN
ADD_RESULT_IN[21] => ADD_RESULT_OUT[21]~reg0.DATAIN
ADD_RESULT_IN[22] => ADD_RESULT_OUT[22]~reg0.DATAIN
ADD_RESULT_IN[23] => ADD_RESULT_OUT[23]~reg0.DATAIN
ADD_RESULT_IN[24] => ADD_RESULT_OUT[24]~reg0.DATAIN
ADD_RESULT_IN[25] => ADD_RESULT_OUT[25]~reg0.DATAIN
ADD_RESULT_IN[26] => ADD_RESULT_OUT[26]~reg0.DATAIN
ADD_RESULT_IN[27] => ADD_RESULT_OUT[27]~reg0.DATAIN
ADD_RESULT_IN[28] => ADD_RESULT_OUT[28]~reg0.DATAIN
ADD_RESULT_IN[29] => ADD_RESULT_OUT[29]~reg0.DATAIN
ADD_RESULT_IN[30] => ADD_RESULT_OUT[30]~reg0.DATAIN
ADD_RESULT_IN[31] => ADD_RESULT_OUT[31]~reg0.DATAIN
ZERO => ZERO_OUT~reg0.DATAIN
ALU_RESULT[0] => ALU_RESULT_OUT[0]~reg0.DATAIN
ALU_RESULT[1] => ALU_RESULT_OUT[1]~reg0.DATAIN
ALU_RESULT[2] => ALU_RESULT_OUT[2]~reg0.DATAIN
ALU_RESULT[3] => ALU_RESULT_OUT[3]~reg0.DATAIN
ALU_RESULT[4] => ALU_RESULT_OUT[4]~reg0.DATAIN
ALU_RESULT[5] => ALU_RESULT_OUT[5]~reg0.DATAIN
ALU_RESULT[6] => ALU_RESULT_OUT[6]~reg0.DATAIN
ALU_RESULT[7] => ALU_RESULT_OUT[7]~reg0.DATAIN
ALU_RESULT[8] => ALU_RESULT_OUT[8]~reg0.DATAIN
ALU_RESULT[9] => ALU_RESULT_OUT[9]~reg0.DATAIN
ALU_RESULT[10] => ALU_RESULT_OUT[10]~reg0.DATAIN
ALU_RESULT[11] => ALU_RESULT_OUT[11]~reg0.DATAIN
ALU_RESULT[12] => ALU_RESULT_OUT[12]~reg0.DATAIN
ALU_RESULT[13] => ALU_RESULT_OUT[13]~reg0.DATAIN
ALU_RESULT[14] => ALU_RESULT_OUT[14]~reg0.DATAIN
ALU_RESULT[15] => ALU_RESULT_OUT[15]~reg0.DATAIN
ALU_RESULT[16] => ALU_RESULT_OUT[16]~reg0.DATAIN
ALU_RESULT[17] => ALU_RESULT_OUT[17]~reg0.DATAIN
ALU_RESULT[18] => ALU_RESULT_OUT[18]~reg0.DATAIN
ALU_RESULT[19] => ALU_RESULT_OUT[19]~reg0.DATAIN
ALU_RESULT[20] => ALU_RESULT_OUT[20]~reg0.DATAIN
ALU_RESULT[21] => ALU_RESULT_OUT[21]~reg0.DATAIN
ALU_RESULT[22] => ALU_RESULT_OUT[22]~reg0.DATAIN
ALU_RESULT[23] => ALU_RESULT_OUT[23]~reg0.DATAIN
ALU_RESULT[24] => ALU_RESULT_OUT[24]~reg0.DATAIN
ALU_RESULT[25] => ALU_RESULT_OUT[25]~reg0.DATAIN
ALU_RESULT[26] => ALU_RESULT_OUT[26]~reg0.DATAIN
ALU_RESULT[27] => ALU_RESULT_OUT[27]~reg0.DATAIN
ALU_RESULT[28] => ALU_RESULT_OUT[28]~reg0.DATAIN
ALU_RESULT[29] => ALU_RESULT_OUT[29]~reg0.DATAIN
ALU_RESULT[30] => ALU_RESULT_OUT[30]~reg0.DATAIN
ALU_RESULT[31] => ALU_RESULT_OUT[31]~reg0.DATAIN
READ_DATA_2_IN[0] => READ_DATA_2_OUT[0]~reg0.DATAIN
READ_DATA_2_IN[1] => READ_DATA_2_OUT[1]~reg0.DATAIN
READ_DATA_2_IN[2] => READ_DATA_2_OUT[2]~reg0.DATAIN
READ_DATA_2_IN[3] => READ_DATA_2_OUT[3]~reg0.DATAIN
READ_DATA_2_IN[4] => READ_DATA_2_OUT[4]~reg0.DATAIN
READ_DATA_2_IN[5] => READ_DATA_2_OUT[5]~reg0.DATAIN
READ_DATA_2_IN[6] => READ_DATA_2_OUT[6]~reg0.DATAIN
READ_DATA_2_IN[7] => READ_DATA_2_OUT[7]~reg0.DATAIN
READ_DATA_2_IN[8] => READ_DATA_2_OUT[8]~reg0.DATAIN
READ_DATA_2_IN[9] => READ_DATA_2_OUT[9]~reg0.DATAIN
READ_DATA_2_IN[10] => READ_DATA_2_OUT[10]~reg0.DATAIN
READ_DATA_2_IN[11] => READ_DATA_2_OUT[11]~reg0.DATAIN
READ_DATA_2_IN[12] => READ_DATA_2_OUT[12]~reg0.DATAIN
READ_DATA_2_IN[13] => READ_DATA_2_OUT[13]~reg0.DATAIN
READ_DATA_2_IN[14] => READ_DATA_2_OUT[14]~reg0.DATAIN
READ_DATA_2_IN[15] => READ_DATA_2_OUT[15]~reg0.DATAIN
READ_DATA_2_IN[16] => READ_DATA_2_OUT[16]~reg0.DATAIN
READ_DATA_2_IN[17] => READ_DATA_2_OUT[17]~reg0.DATAIN
READ_DATA_2_IN[18] => READ_DATA_2_OUT[18]~reg0.DATAIN
READ_DATA_2_IN[19] => READ_DATA_2_OUT[19]~reg0.DATAIN
READ_DATA_2_IN[20] => READ_DATA_2_OUT[20]~reg0.DATAIN
READ_DATA_2_IN[21] => READ_DATA_2_OUT[21]~reg0.DATAIN
READ_DATA_2_IN[22] => READ_DATA_2_OUT[22]~reg0.DATAIN
READ_DATA_2_IN[23] => READ_DATA_2_OUT[23]~reg0.DATAIN
READ_DATA_2_IN[24] => READ_DATA_2_OUT[24]~reg0.DATAIN
READ_DATA_2_IN[25] => READ_DATA_2_OUT[25]~reg0.DATAIN
READ_DATA_2_IN[26] => READ_DATA_2_OUT[26]~reg0.DATAIN
READ_DATA_2_IN[27] => READ_DATA_2_OUT[27]~reg0.DATAIN
READ_DATA_2_IN[28] => READ_DATA_2_OUT[28]~reg0.DATAIN
READ_DATA_2_IN[29] => READ_DATA_2_OUT[29]~reg0.DATAIN
READ_DATA_2_IN[30] => READ_DATA_2_OUT[30]~reg0.DATAIN
READ_DATA_2_IN[31] => READ_DATA_2_OUT[31]~reg0.DATAIN
MUX_RESULT[0] => MUX_RESULT_OUT[0]~reg0.DATAIN
MUX_RESULT[1] => MUX_RESULT_OUT[1]~reg0.DATAIN
MUX_RESULT[2] => MUX_RESULT_OUT[2]~reg0.DATAIN
MUX_RESULT[3] => MUX_RESULT_OUT[3]~reg0.DATAIN
MUX_RESULT[4] => MUX_RESULT_OUT[4]~reg0.DATAIN
WB_OUT[0] <= WB_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_OUT[1] <= WB_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_OUT[0] <= M_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_OUT[1] <= M_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_OUT[2] <= M_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[0] <= ADD_RESULT_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[1] <= ADD_RESULT_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[2] <= ADD_RESULT_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[3] <= ADD_RESULT_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[4] <= ADD_RESULT_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[5] <= ADD_RESULT_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[6] <= ADD_RESULT_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[7] <= ADD_RESULT_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[8] <= ADD_RESULT_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[9] <= ADD_RESULT_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[10] <= ADD_RESULT_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[11] <= ADD_RESULT_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[12] <= ADD_RESULT_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[13] <= ADD_RESULT_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[14] <= ADD_RESULT_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[15] <= ADD_RESULT_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[16] <= ADD_RESULT_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[17] <= ADD_RESULT_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[18] <= ADD_RESULT_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[19] <= ADD_RESULT_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[20] <= ADD_RESULT_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[21] <= ADD_RESULT_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[22] <= ADD_RESULT_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[23] <= ADD_RESULT_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[24] <= ADD_RESULT_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[25] <= ADD_RESULT_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[26] <= ADD_RESULT_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[27] <= ADD_RESULT_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[28] <= ADD_RESULT_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[29] <= ADD_RESULT_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[30] <= ADD_RESULT_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_RESULT_OUT[31] <= ADD_RESULT_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZERO_OUT <= ZERO_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[0] <= ALU_RESULT_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[1] <= ALU_RESULT_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[2] <= ALU_RESULT_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[3] <= ALU_RESULT_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[4] <= ALU_RESULT_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[5] <= ALU_RESULT_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[6] <= ALU_RESULT_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[7] <= ALU_RESULT_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[8] <= ALU_RESULT_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[9] <= ALU_RESULT_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[10] <= ALU_RESULT_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[11] <= ALU_RESULT_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[12] <= ALU_RESULT_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[13] <= ALU_RESULT_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[14] <= ALU_RESULT_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[15] <= ALU_RESULT_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[16] <= ALU_RESULT_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[17] <= ALU_RESULT_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[18] <= ALU_RESULT_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[19] <= ALU_RESULT_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[20] <= ALU_RESULT_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[21] <= ALU_RESULT_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[22] <= ALU_RESULT_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[23] <= ALU_RESULT_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[24] <= ALU_RESULT_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[25] <= ALU_RESULT_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[26] <= ALU_RESULT_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[27] <= ALU_RESULT_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[28] <= ALU_RESULT_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[29] <= ALU_RESULT_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[30] <= ALU_RESULT_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[31] <= ALU_RESULT_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[0] <= READ_DATA_2_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[1] <= READ_DATA_2_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[2] <= READ_DATA_2_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[3] <= READ_DATA_2_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[4] <= READ_DATA_2_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[5] <= READ_DATA_2_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[6] <= READ_DATA_2_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[7] <= READ_DATA_2_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[8] <= READ_DATA_2_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[9] <= READ_DATA_2_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[10] <= READ_DATA_2_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[11] <= READ_DATA_2_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[12] <= READ_DATA_2_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[13] <= READ_DATA_2_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[14] <= READ_DATA_2_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[15] <= READ_DATA_2_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[16] <= READ_DATA_2_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[17] <= READ_DATA_2_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[18] <= READ_DATA_2_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[19] <= READ_DATA_2_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[20] <= READ_DATA_2_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[21] <= READ_DATA_2_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[22] <= READ_DATA_2_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[23] <= READ_DATA_2_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[24] <= READ_DATA_2_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[25] <= READ_DATA_2_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[26] <= READ_DATA_2_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[27] <= READ_DATA_2_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[28] <= READ_DATA_2_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[29] <= READ_DATA_2_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[30] <= READ_DATA_2_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_2_OUT[31] <= READ_DATA_2_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_RESULT_OUT[0] <= MUX_RESULT_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_RESULT_OUT[1] <= MUX_RESULT_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_RESULT_OUT[2] <= MUX_RESULT_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_RESULT_OUT[3] <= MUX_RESULT_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_RESULT_OUT[4] <= MUX_RESULT_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|MEM_WB:U21
CLK => MUX_RESULT_OUT[0]~reg0.CLK
CLK => MUX_RESULT_OUT[1]~reg0.CLK
CLK => MUX_RESULT_OUT[2]~reg0.CLK
CLK => MUX_RESULT_OUT[3]~reg0.CLK
CLK => MUX_RESULT_OUT[4]~reg0.CLK
CLK => ALU_RESULT_OUT[0]~reg0.CLK
CLK => ALU_RESULT_OUT[1]~reg0.CLK
CLK => ALU_RESULT_OUT[2]~reg0.CLK
CLK => ALU_RESULT_OUT[3]~reg0.CLK
CLK => ALU_RESULT_OUT[4]~reg0.CLK
CLK => ALU_RESULT_OUT[5]~reg0.CLK
CLK => ALU_RESULT_OUT[6]~reg0.CLK
CLK => ALU_RESULT_OUT[7]~reg0.CLK
CLK => ALU_RESULT_OUT[8]~reg0.CLK
CLK => ALU_RESULT_OUT[9]~reg0.CLK
CLK => ALU_RESULT_OUT[10]~reg0.CLK
CLK => ALU_RESULT_OUT[11]~reg0.CLK
CLK => ALU_RESULT_OUT[12]~reg0.CLK
CLK => ALU_RESULT_OUT[13]~reg0.CLK
CLK => ALU_RESULT_OUT[14]~reg0.CLK
CLK => ALU_RESULT_OUT[15]~reg0.CLK
CLK => ALU_RESULT_OUT[16]~reg0.CLK
CLK => ALU_RESULT_OUT[17]~reg0.CLK
CLK => ALU_RESULT_OUT[18]~reg0.CLK
CLK => ALU_RESULT_OUT[19]~reg0.CLK
CLK => ALU_RESULT_OUT[20]~reg0.CLK
CLK => ALU_RESULT_OUT[21]~reg0.CLK
CLK => ALU_RESULT_OUT[22]~reg0.CLK
CLK => ALU_RESULT_OUT[23]~reg0.CLK
CLK => ALU_RESULT_OUT[24]~reg0.CLK
CLK => ALU_RESULT_OUT[25]~reg0.CLK
CLK => ALU_RESULT_OUT[26]~reg0.CLK
CLK => ALU_RESULT_OUT[27]~reg0.CLK
CLK => ALU_RESULT_OUT[28]~reg0.CLK
CLK => ALU_RESULT_OUT[29]~reg0.CLK
CLK => ALU_RESULT_OUT[30]~reg0.CLK
CLK => ALU_RESULT_OUT[31]~reg0.CLK
CLK => READ_DATA_OUT[0]~reg0.CLK
CLK => READ_DATA_OUT[1]~reg0.CLK
CLK => READ_DATA_OUT[2]~reg0.CLK
CLK => READ_DATA_OUT[3]~reg0.CLK
CLK => READ_DATA_OUT[4]~reg0.CLK
CLK => READ_DATA_OUT[5]~reg0.CLK
CLK => READ_DATA_OUT[6]~reg0.CLK
CLK => READ_DATA_OUT[7]~reg0.CLK
CLK => READ_DATA_OUT[8]~reg0.CLK
CLK => READ_DATA_OUT[9]~reg0.CLK
CLK => READ_DATA_OUT[10]~reg0.CLK
CLK => READ_DATA_OUT[11]~reg0.CLK
CLK => READ_DATA_OUT[12]~reg0.CLK
CLK => READ_DATA_OUT[13]~reg0.CLK
CLK => READ_DATA_OUT[14]~reg0.CLK
CLK => READ_DATA_OUT[15]~reg0.CLK
CLK => READ_DATA_OUT[16]~reg0.CLK
CLK => READ_DATA_OUT[17]~reg0.CLK
CLK => READ_DATA_OUT[18]~reg0.CLK
CLK => READ_DATA_OUT[19]~reg0.CLK
CLK => READ_DATA_OUT[20]~reg0.CLK
CLK => READ_DATA_OUT[21]~reg0.CLK
CLK => READ_DATA_OUT[22]~reg0.CLK
CLK => READ_DATA_OUT[23]~reg0.CLK
CLK => READ_DATA_OUT[24]~reg0.CLK
CLK => READ_DATA_OUT[25]~reg0.CLK
CLK => READ_DATA_OUT[26]~reg0.CLK
CLK => READ_DATA_OUT[27]~reg0.CLK
CLK => READ_DATA_OUT[28]~reg0.CLK
CLK => READ_DATA_OUT[29]~reg0.CLK
CLK => READ_DATA_OUT[30]~reg0.CLK
CLK => READ_DATA_OUT[31]~reg0.CLK
CLK => WB_OUT[0]~reg0.CLK
CLK => WB_OUT[1]~reg0.CLK
WB[0] => WB_OUT[0]~reg0.DATAIN
WB[1] => WB_OUT[1]~reg0.DATAIN
READ_DATA[0] => READ_DATA_OUT[0]~reg0.DATAIN
READ_DATA[1] => READ_DATA_OUT[1]~reg0.DATAIN
READ_DATA[2] => READ_DATA_OUT[2]~reg0.DATAIN
READ_DATA[3] => READ_DATA_OUT[3]~reg0.DATAIN
READ_DATA[4] => READ_DATA_OUT[4]~reg0.DATAIN
READ_DATA[5] => READ_DATA_OUT[5]~reg0.DATAIN
READ_DATA[6] => READ_DATA_OUT[6]~reg0.DATAIN
READ_DATA[7] => READ_DATA_OUT[7]~reg0.DATAIN
READ_DATA[8] => READ_DATA_OUT[8]~reg0.DATAIN
READ_DATA[9] => READ_DATA_OUT[9]~reg0.DATAIN
READ_DATA[10] => READ_DATA_OUT[10]~reg0.DATAIN
READ_DATA[11] => READ_DATA_OUT[11]~reg0.DATAIN
READ_DATA[12] => READ_DATA_OUT[12]~reg0.DATAIN
READ_DATA[13] => READ_DATA_OUT[13]~reg0.DATAIN
READ_DATA[14] => READ_DATA_OUT[14]~reg0.DATAIN
READ_DATA[15] => READ_DATA_OUT[15]~reg0.DATAIN
READ_DATA[16] => READ_DATA_OUT[16]~reg0.DATAIN
READ_DATA[17] => READ_DATA_OUT[17]~reg0.DATAIN
READ_DATA[18] => READ_DATA_OUT[18]~reg0.DATAIN
READ_DATA[19] => READ_DATA_OUT[19]~reg0.DATAIN
READ_DATA[20] => READ_DATA_OUT[20]~reg0.DATAIN
READ_DATA[21] => READ_DATA_OUT[21]~reg0.DATAIN
READ_DATA[22] => READ_DATA_OUT[22]~reg0.DATAIN
READ_DATA[23] => READ_DATA_OUT[23]~reg0.DATAIN
READ_DATA[24] => READ_DATA_OUT[24]~reg0.DATAIN
READ_DATA[25] => READ_DATA_OUT[25]~reg0.DATAIN
READ_DATA[26] => READ_DATA_OUT[26]~reg0.DATAIN
READ_DATA[27] => READ_DATA_OUT[27]~reg0.DATAIN
READ_DATA[28] => READ_DATA_OUT[28]~reg0.DATAIN
READ_DATA[29] => READ_DATA_OUT[29]~reg0.DATAIN
READ_DATA[30] => READ_DATA_OUT[30]~reg0.DATAIN
READ_DATA[31] => READ_DATA_OUT[31]~reg0.DATAIN
ALU_RESULT[0] => ALU_RESULT_OUT[0]~reg0.DATAIN
ALU_RESULT[1] => ALU_RESULT_OUT[1]~reg0.DATAIN
ALU_RESULT[2] => ALU_RESULT_OUT[2]~reg0.DATAIN
ALU_RESULT[3] => ALU_RESULT_OUT[3]~reg0.DATAIN
ALU_RESULT[4] => ALU_RESULT_OUT[4]~reg0.DATAIN
ALU_RESULT[5] => ALU_RESULT_OUT[5]~reg0.DATAIN
ALU_RESULT[6] => ALU_RESULT_OUT[6]~reg0.DATAIN
ALU_RESULT[7] => ALU_RESULT_OUT[7]~reg0.DATAIN
ALU_RESULT[8] => ALU_RESULT_OUT[8]~reg0.DATAIN
ALU_RESULT[9] => ALU_RESULT_OUT[9]~reg0.DATAIN
ALU_RESULT[10] => ALU_RESULT_OUT[10]~reg0.DATAIN
ALU_RESULT[11] => ALU_RESULT_OUT[11]~reg0.DATAIN
ALU_RESULT[12] => ALU_RESULT_OUT[12]~reg0.DATAIN
ALU_RESULT[13] => ALU_RESULT_OUT[13]~reg0.DATAIN
ALU_RESULT[14] => ALU_RESULT_OUT[14]~reg0.DATAIN
ALU_RESULT[15] => ALU_RESULT_OUT[15]~reg0.DATAIN
ALU_RESULT[16] => ALU_RESULT_OUT[16]~reg0.DATAIN
ALU_RESULT[17] => ALU_RESULT_OUT[17]~reg0.DATAIN
ALU_RESULT[18] => ALU_RESULT_OUT[18]~reg0.DATAIN
ALU_RESULT[19] => ALU_RESULT_OUT[19]~reg0.DATAIN
ALU_RESULT[20] => ALU_RESULT_OUT[20]~reg0.DATAIN
ALU_RESULT[21] => ALU_RESULT_OUT[21]~reg0.DATAIN
ALU_RESULT[22] => ALU_RESULT_OUT[22]~reg0.DATAIN
ALU_RESULT[23] => ALU_RESULT_OUT[23]~reg0.DATAIN
ALU_RESULT[24] => ALU_RESULT_OUT[24]~reg0.DATAIN
ALU_RESULT[25] => ALU_RESULT_OUT[25]~reg0.DATAIN
ALU_RESULT[26] => ALU_RESULT_OUT[26]~reg0.DATAIN
ALU_RESULT[27] => ALU_RESULT_OUT[27]~reg0.DATAIN
ALU_RESULT[28] => ALU_RESULT_OUT[28]~reg0.DATAIN
ALU_RESULT[29] => ALU_RESULT_OUT[29]~reg0.DATAIN
ALU_RESULT[30] => ALU_RESULT_OUT[30]~reg0.DATAIN
ALU_RESULT[31] => ALU_RESULT_OUT[31]~reg0.DATAIN
MUX_RESULT[0] => MUX_RESULT_OUT[0]~reg0.DATAIN
MUX_RESULT[1] => MUX_RESULT_OUT[1]~reg0.DATAIN
MUX_RESULT[2] => MUX_RESULT_OUT[2]~reg0.DATAIN
MUX_RESULT[3] => MUX_RESULT_OUT[3]~reg0.DATAIN
MUX_RESULT[4] => MUX_RESULT_OUT[4]~reg0.DATAIN
WB_OUT[0] <= WB_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_OUT[1] <= WB_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[0] <= READ_DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[1] <= READ_DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[2] <= READ_DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[3] <= READ_DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[4] <= READ_DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[5] <= READ_DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[6] <= READ_DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[7] <= READ_DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[8] <= READ_DATA_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[9] <= READ_DATA_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[10] <= READ_DATA_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[11] <= READ_DATA_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[12] <= READ_DATA_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[13] <= READ_DATA_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[14] <= READ_DATA_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[15] <= READ_DATA_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[16] <= READ_DATA_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[17] <= READ_DATA_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[18] <= READ_DATA_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[19] <= READ_DATA_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[20] <= READ_DATA_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[21] <= READ_DATA_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[22] <= READ_DATA_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[23] <= READ_DATA_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[24] <= READ_DATA_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[25] <= READ_DATA_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[26] <= READ_DATA_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[27] <= READ_DATA_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[28] <= READ_DATA_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[29] <= READ_DATA_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[30] <= READ_DATA_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READ_DATA_OUT[31] <= READ_DATA_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[0] <= ALU_RESULT_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[1] <= ALU_RESULT_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[2] <= ALU_RESULT_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[3] <= ALU_RESULT_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[4] <= ALU_RESULT_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[5] <= ALU_RESULT_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[6] <= ALU_RESULT_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[7] <= ALU_RESULT_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[8] <= ALU_RESULT_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[9] <= ALU_RESULT_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[10] <= ALU_RESULT_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[11] <= ALU_RESULT_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[12] <= ALU_RESULT_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[13] <= ALU_RESULT_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[14] <= ALU_RESULT_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[15] <= ALU_RESULT_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[16] <= ALU_RESULT_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[17] <= ALU_RESULT_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[18] <= ALU_RESULT_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[19] <= ALU_RESULT_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[20] <= ALU_RESULT_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[21] <= ALU_RESULT_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[22] <= ALU_RESULT_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[23] <= ALU_RESULT_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[24] <= ALU_RESULT_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[25] <= ALU_RESULT_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[26] <= ALU_RESULT_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[27] <= ALU_RESULT_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[28] <= ALU_RESULT_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[29] <= ALU_RESULT_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[30] <= ALU_RESULT_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_RESULT_OUT[31] <= ALU_RESULT_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_RESULT_OUT[0] <= MUX_RESULT_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_RESULT_OUT[1] <= MUX_RESULT_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_RESULT_OUT[2] <= MUX_RESULT_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_RESULT_OUT[3] <= MUX_RESULT_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUX_RESULT_OUT[4] <= MUX_RESULT_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|FORWARDING:U22
ID_EX_REGISTER_RS[0] => Equal1.IN4
ID_EX_REGISTER_RS[0] => Equal3.IN4
ID_EX_REGISTER_RS[1] => Equal1.IN3
ID_EX_REGISTER_RS[1] => Equal3.IN3
ID_EX_REGISTER_RS[2] => Equal1.IN2
ID_EX_REGISTER_RS[2] => Equal3.IN2
ID_EX_REGISTER_RS[3] => Equal1.IN1
ID_EX_REGISTER_RS[3] => Equal3.IN1
ID_EX_REGISTER_RS[4] => Equal1.IN0
ID_EX_REGISTER_RS[4] => Equal3.IN0
ID_EX_REGISTER_RT[0] => Equal4.IN4
ID_EX_REGISTER_RT[0] => Equal5.IN4
ID_EX_REGISTER_RT[1] => Equal4.IN3
ID_EX_REGISTER_RT[1] => Equal5.IN3
ID_EX_REGISTER_RT[2] => Equal4.IN2
ID_EX_REGISTER_RT[2] => Equal5.IN2
ID_EX_REGISTER_RT[3] => Equal4.IN1
ID_EX_REGISTER_RT[3] => Equal5.IN1
ID_EX_REGISTER_RT[4] => Equal4.IN0
ID_EX_REGISTER_RT[4] => Equal5.IN0
EX_MEM_REGWRITE => PROC.IN1
EX_MEM_REGISTER_RD[0] => Equal3.IN9
EX_MEM_REGISTER_RD[0] => Equal5.IN9
EX_MEM_REGISTER_RD[0] => Equal2.IN4
EX_MEM_REGISTER_RD[1] => Equal3.IN8
EX_MEM_REGISTER_RD[1] => Equal5.IN8
EX_MEM_REGISTER_RD[1] => Equal2.IN3
EX_MEM_REGISTER_RD[2] => Equal3.IN7
EX_MEM_REGISTER_RD[2] => Equal5.IN7
EX_MEM_REGISTER_RD[2] => Equal2.IN2
EX_MEM_REGISTER_RD[3] => Equal3.IN6
EX_MEM_REGISTER_RD[3] => Equal5.IN6
EX_MEM_REGISTER_RD[3] => Equal2.IN1
EX_MEM_REGISTER_RD[4] => Equal3.IN5
EX_MEM_REGISTER_RD[4] => Equal5.IN5
EX_MEM_REGISTER_RD[4] => Equal2.IN0
MEM_WB_REGISTER_RD[0] => Equal1.IN9
MEM_WB_REGISTER_RD[0] => Equal4.IN9
MEM_WB_REGISTER_RD[0] => Equal0.IN4
MEM_WB_REGISTER_RD[1] => Equal1.IN8
MEM_WB_REGISTER_RD[1] => Equal4.IN8
MEM_WB_REGISTER_RD[1] => Equal0.IN3
MEM_WB_REGISTER_RD[2] => Equal1.IN7
MEM_WB_REGISTER_RD[2] => Equal4.IN7
MEM_WB_REGISTER_RD[2] => Equal0.IN2
MEM_WB_REGISTER_RD[3] => Equal1.IN6
MEM_WB_REGISTER_RD[3] => Equal4.IN6
MEM_WB_REGISTER_RD[3] => Equal0.IN1
MEM_WB_REGISTER_RD[4] => Equal1.IN5
MEM_WB_REGISTER_RD[4] => Equal4.IN5
MEM_WB_REGISTER_RD[4] => Equal0.IN0
MEM_WB_REGWRITE => PROC.IN1
FORWARD_A[0] <= PROC.DB_MAX_OUTPUT_PORT_TYPE
FORWARD_A[1] <= FORWARD_A.DB_MAX_OUTPUT_PORT_TYPE
FORWARD_B[0] <= PROC.DB_MAX_OUTPUT_PORT_TYPE
FORWARD_B[1] <= FORWARD_B.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|MUX_3_1:U23
A[0] => OUTPUT.DATAA
A[0] => OUTPUT.DATAB
A[1] => OUTPUT.DATAA
A[1] => OUTPUT.DATAB
A[2] => OUTPUT.DATAA
A[2] => OUTPUT.DATAB
A[3] => OUTPUT.DATAA
A[3] => OUTPUT.DATAB
A[4] => OUTPUT.DATAA
A[4] => OUTPUT.DATAB
A[5] => OUTPUT.DATAA
A[5] => OUTPUT.DATAB
A[6] => OUTPUT.DATAA
A[6] => OUTPUT.DATAB
A[7] => OUTPUT.DATAA
A[7] => OUTPUT.DATAB
A[8] => OUTPUT.DATAA
A[8] => OUTPUT.DATAB
A[9] => OUTPUT.DATAA
A[9] => OUTPUT.DATAB
A[10] => OUTPUT.DATAA
A[10] => OUTPUT.DATAB
A[11] => OUTPUT.DATAA
A[11] => OUTPUT.DATAB
A[12] => OUTPUT.DATAA
A[12] => OUTPUT.DATAB
A[13] => OUTPUT.DATAA
A[13] => OUTPUT.DATAB
A[14] => OUTPUT.DATAA
A[14] => OUTPUT.DATAB
A[15] => OUTPUT.DATAA
A[15] => OUTPUT.DATAB
A[16] => OUTPUT.DATAA
A[16] => OUTPUT.DATAB
A[17] => OUTPUT.DATAA
A[17] => OUTPUT.DATAB
A[18] => OUTPUT.DATAA
A[18] => OUTPUT.DATAB
A[19] => OUTPUT.DATAA
A[19] => OUTPUT.DATAB
A[20] => OUTPUT.DATAA
A[20] => OUTPUT.DATAB
A[21] => OUTPUT.DATAA
A[21] => OUTPUT.DATAB
A[22] => OUTPUT.DATAA
A[22] => OUTPUT.DATAB
A[23] => OUTPUT.DATAA
A[23] => OUTPUT.DATAB
A[24] => OUTPUT.DATAA
A[24] => OUTPUT.DATAB
A[25] => OUTPUT.DATAA
A[25] => OUTPUT.DATAB
A[26] => OUTPUT.DATAA
A[26] => OUTPUT.DATAB
A[27] => OUTPUT.DATAA
A[27] => OUTPUT.DATAB
A[28] => OUTPUT.DATAA
A[28] => OUTPUT.DATAB
A[29] => OUTPUT.DATAA
A[29] => OUTPUT.DATAB
A[30] => OUTPUT.DATAA
A[30] => OUTPUT.DATAB
A[31] => OUTPUT.DATAA
A[31] => OUTPUT.DATAB
B[0] => OUTPUT.DATAB
B[1] => OUTPUT.DATAB
B[2] => OUTPUT.DATAB
B[3] => OUTPUT.DATAB
B[4] => OUTPUT.DATAB
B[5] => OUTPUT.DATAB
B[6] => OUTPUT.DATAB
B[7] => OUTPUT.DATAB
B[8] => OUTPUT.DATAB
B[9] => OUTPUT.DATAB
B[10] => OUTPUT.DATAB
B[11] => OUTPUT.DATAB
B[12] => OUTPUT.DATAB
B[13] => OUTPUT.DATAB
B[14] => OUTPUT.DATAB
B[15] => OUTPUT.DATAB
B[16] => OUTPUT.DATAB
B[17] => OUTPUT.DATAB
B[18] => OUTPUT.DATAB
B[19] => OUTPUT.DATAB
B[20] => OUTPUT.DATAB
B[21] => OUTPUT.DATAB
B[22] => OUTPUT.DATAB
B[23] => OUTPUT.DATAB
B[24] => OUTPUT.DATAB
B[25] => OUTPUT.DATAB
B[26] => OUTPUT.DATAB
B[27] => OUTPUT.DATAB
B[28] => OUTPUT.DATAB
B[29] => OUTPUT.DATAB
B[30] => OUTPUT.DATAB
B[31] => OUTPUT.DATAB
C[0] => OUTPUT.DATAB
C[1] => OUTPUT.DATAB
C[2] => OUTPUT.DATAB
C[3] => OUTPUT.DATAB
C[4] => OUTPUT.DATAB
C[5] => OUTPUT.DATAB
C[6] => OUTPUT.DATAB
C[7] => OUTPUT.DATAB
C[8] => OUTPUT.DATAB
C[9] => OUTPUT.DATAB
C[10] => OUTPUT.DATAB
C[11] => OUTPUT.DATAB
C[12] => OUTPUT.DATAB
C[13] => OUTPUT.DATAB
C[14] => OUTPUT.DATAB
C[15] => OUTPUT.DATAB
C[16] => OUTPUT.DATAB
C[17] => OUTPUT.DATAB
C[18] => OUTPUT.DATAB
C[19] => OUTPUT.DATAB
C[20] => OUTPUT.DATAB
C[21] => OUTPUT.DATAB
C[22] => OUTPUT.DATAB
C[23] => OUTPUT.DATAB
C[24] => OUTPUT.DATAB
C[25] => OUTPUT.DATAB
C[26] => OUTPUT.DATAB
C[27] => OUTPUT.DATAB
C[28] => OUTPUT.DATAB
C[29] => OUTPUT.DATAB
C[30] => OUTPUT.DATAB
C[31] => OUTPUT.DATAB
S[0] => Equal0.IN1
S[0] => Equal1.IN1
S[0] => Equal2.IN0
S[1] => Equal0.IN0
S[1] => Equal1.IN0
S[1] => Equal2.IN1
OUTPUT[0] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|MUX_3_1:U24
A[0] => OUTPUT.DATAA
A[0] => OUTPUT.DATAB
A[1] => OUTPUT.DATAA
A[1] => OUTPUT.DATAB
A[2] => OUTPUT.DATAA
A[2] => OUTPUT.DATAB
A[3] => OUTPUT.DATAA
A[3] => OUTPUT.DATAB
A[4] => OUTPUT.DATAA
A[4] => OUTPUT.DATAB
A[5] => OUTPUT.DATAA
A[5] => OUTPUT.DATAB
A[6] => OUTPUT.DATAA
A[6] => OUTPUT.DATAB
A[7] => OUTPUT.DATAA
A[7] => OUTPUT.DATAB
A[8] => OUTPUT.DATAA
A[8] => OUTPUT.DATAB
A[9] => OUTPUT.DATAA
A[9] => OUTPUT.DATAB
A[10] => OUTPUT.DATAA
A[10] => OUTPUT.DATAB
A[11] => OUTPUT.DATAA
A[11] => OUTPUT.DATAB
A[12] => OUTPUT.DATAA
A[12] => OUTPUT.DATAB
A[13] => OUTPUT.DATAA
A[13] => OUTPUT.DATAB
A[14] => OUTPUT.DATAA
A[14] => OUTPUT.DATAB
A[15] => OUTPUT.DATAA
A[15] => OUTPUT.DATAB
A[16] => OUTPUT.DATAA
A[16] => OUTPUT.DATAB
A[17] => OUTPUT.DATAA
A[17] => OUTPUT.DATAB
A[18] => OUTPUT.DATAA
A[18] => OUTPUT.DATAB
A[19] => OUTPUT.DATAA
A[19] => OUTPUT.DATAB
A[20] => OUTPUT.DATAA
A[20] => OUTPUT.DATAB
A[21] => OUTPUT.DATAA
A[21] => OUTPUT.DATAB
A[22] => OUTPUT.DATAA
A[22] => OUTPUT.DATAB
A[23] => OUTPUT.DATAA
A[23] => OUTPUT.DATAB
A[24] => OUTPUT.DATAA
A[24] => OUTPUT.DATAB
A[25] => OUTPUT.DATAA
A[25] => OUTPUT.DATAB
A[26] => OUTPUT.DATAA
A[26] => OUTPUT.DATAB
A[27] => OUTPUT.DATAA
A[27] => OUTPUT.DATAB
A[28] => OUTPUT.DATAA
A[28] => OUTPUT.DATAB
A[29] => OUTPUT.DATAA
A[29] => OUTPUT.DATAB
A[30] => OUTPUT.DATAA
A[30] => OUTPUT.DATAB
A[31] => OUTPUT.DATAA
A[31] => OUTPUT.DATAB
B[0] => OUTPUT.DATAB
B[1] => OUTPUT.DATAB
B[2] => OUTPUT.DATAB
B[3] => OUTPUT.DATAB
B[4] => OUTPUT.DATAB
B[5] => OUTPUT.DATAB
B[6] => OUTPUT.DATAB
B[7] => OUTPUT.DATAB
B[8] => OUTPUT.DATAB
B[9] => OUTPUT.DATAB
B[10] => OUTPUT.DATAB
B[11] => OUTPUT.DATAB
B[12] => OUTPUT.DATAB
B[13] => OUTPUT.DATAB
B[14] => OUTPUT.DATAB
B[15] => OUTPUT.DATAB
B[16] => OUTPUT.DATAB
B[17] => OUTPUT.DATAB
B[18] => OUTPUT.DATAB
B[19] => OUTPUT.DATAB
B[20] => OUTPUT.DATAB
B[21] => OUTPUT.DATAB
B[22] => OUTPUT.DATAB
B[23] => OUTPUT.DATAB
B[24] => OUTPUT.DATAB
B[25] => OUTPUT.DATAB
B[26] => OUTPUT.DATAB
B[27] => OUTPUT.DATAB
B[28] => OUTPUT.DATAB
B[29] => OUTPUT.DATAB
B[30] => OUTPUT.DATAB
B[31] => OUTPUT.DATAB
C[0] => OUTPUT.DATAB
C[1] => OUTPUT.DATAB
C[2] => OUTPUT.DATAB
C[3] => OUTPUT.DATAB
C[4] => OUTPUT.DATAB
C[5] => OUTPUT.DATAB
C[6] => OUTPUT.DATAB
C[7] => OUTPUT.DATAB
C[8] => OUTPUT.DATAB
C[9] => OUTPUT.DATAB
C[10] => OUTPUT.DATAB
C[11] => OUTPUT.DATAB
C[12] => OUTPUT.DATAB
C[13] => OUTPUT.DATAB
C[14] => OUTPUT.DATAB
C[15] => OUTPUT.DATAB
C[16] => OUTPUT.DATAB
C[17] => OUTPUT.DATAB
C[18] => OUTPUT.DATAB
C[19] => OUTPUT.DATAB
C[20] => OUTPUT.DATAB
C[21] => OUTPUT.DATAB
C[22] => OUTPUT.DATAB
C[23] => OUTPUT.DATAB
C[24] => OUTPUT.DATAB
C[25] => OUTPUT.DATAB
C[26] => OUTPUT.DATAB
C[27] => OUTPUT.DATAB
C[28] => OUTPUT.DATAB
C[29] => OUTPUT.DATAB
C[30] => OUTPUT.DATAB
C[31] => OUTPUT.DATAB
S[0] => Equal0.IN1
S[0] => Equal1.IN1
S[0] => Equal2.IN0
S[1] => Equal0.IN0
S[1] => Equal1.IN0
S[1] => Equal2.IN1
OUTPUT[0] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= OUTPUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|HAZARD_UNIT:U25
ID_EX_REGISTER_RS[0] => ~NO_FANOUT~
ID_EX_REGISTER_RS[1] => ~NO_FANOUT~
ID_EX_REGISTER_RS[2] => ~NO_FANOUT~
ID_EX_REGISTER_RS[3] => ~NO_FANOUT~
ID_EX_REGISTER_RS[4] => ~NO_FANOUT~
ID_EX_REGISTER_RT[0] => Equal1.IN4
ID_EX_REGISTER_RT[0] => Equal2.IN4
ID_EX_REGISTER_RT[0] => Equal0.IN4
ID_EX_REGISTER_RT[1] => Equal1.IN3
ID_EX_REGISTER_RT[1] => Equal2.IN3
ID_EX_REGISTER_RT[1] => Equal0.IN3
ID_EX_REGISTER_RT[2] => Equal1.IN2
ID_EX_REGISTER_RT[2] => Equal2.IN2
ID_EX_REGISTER_RT[2] => Equal0.IN2
ID_EX_REGISTER_RT[3] => Equal1.IN1
ID_EX_REGISTER_RT[3] => Equal2.IN1
ID_EX_REGISTER_RT[3] => Equal0.IN1
ID_EX_REGISTER_RT[4] => Equal1.IN0
ID_EX_REGISTER_RT[4] => Equal2.IN0
ID_EX_REGISTER_RT[4] => Equal0.IN0
IF_ID_REGISTER_RS[0] => Equal1.IN9
IF_ID_REGISTER_RS[1] => Equal1.IN8
IF_ID_REGISTER_RS[2] => Equal1.IN7
IF_ID_REGISTER_RS[3] => Equal1.IN6
IF_ID_REGISTER_RS[4] => Equal1.IN5
IF_ID_REGISTER_RT[0] => Equal2.IN9
IF_ID_REGISTER_RT[1] => Equal2.IN8
IF_ID_REGISTER_RT[2] => Equal2.IN7
IF_ID_REGISTER_RT[3] => Equal2.IN6
IF_ID_REGISTER_RT[4] => Equal2.IN5
ID_EX_MEMREAD => PROC.IN1
PC_WRITE <= PROC.DB_MAX_OUTPUT_PORT_TYPE
IF_ID_WRITE <= PROC.DB_MAX_OUTPUT_PORT_TYPE
MUX_SEL <= PROC.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_PROCESSOR|HAZARD_MUX:U26
SEL => WB_IN_IDEX.OUTPUTSELECT
SEL => WB_IN_IDEX.OUTPUTSELECT
SEL => M_IDEX.OUTPUTSELECT
SEL => M_IDEX.OUTPUTSELECT
SEL => M_IDEX.OUTPUTSELECT
SEL => EX_IDEX.OUTPUTSELECT
SEL => EX_IDEX.OUTPUTSELECT
SEL => EX_IDEX.OUTPUTSELECT
SEL => EX_IDEX.OUTPUTSELECT
REG_WRITE => WB_IN_IDEX.DATAB
MEMTOREG => WB_IN_IDEX.DATAB
BRANCH => M_IDEX.DATAB
MEMREAD => M_IDEX.DATAB
MEMWRITE => M_IDEX.DATAB
REG_DEST => EX_IDEX.DATAB
ALU_OP[0] => EX_IDEX.DATAB
ALU_OP[1] => EX_IDEX.DATAB
ALU_SRC => EX_IDEX.DATAB
WB_IN_IDEX[0] <= WB_IN_IDEX.DB_MAX_OUTPUT_PORT_TYPE
WB_IN_IDEX[1] <= WB_IN_IDEX.DB_MAX_OUTPUT_PORT_TYPE
M_IDEX[0] <= M_IDEX.DB_MAX_OUTPUT_PORT_TYPE
M_IDEX[1] <= M_IDEX.DB_MAX_OUTPUT_PORT_TYPE
M_IDEX[2] <= M_IDEX.DB_MAX_OUTPUT_PORT_TYPE
EX_IDEX[0] <= EX_IDEX.DB_MAX_OUTPUT_PORT_TYPE
EX_IDEX[1] <= EX_IDEX.DB_MAX_OUTPUT_PORT_TYPE
EX_IDEX[2] <= EX_IDEX.DB_MAX_OUTPUT_PORT_TYPE
EX_IDEX[3] <= EX_IDEX.DB_MAX_OUTPUT_PORT_TYPE


