#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jun 21 17:35:28 2017
# Process ID: 6535
# Current directory: /home/igalanommatis/work/zdma
# Command line: vivado
# Log file: /home/igalanommatis/work/zdma/vivado.log
# Journal file: /home/igalanommatis/work/zdma/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 6138.734 ; gain = 221.070 ; free physical = 6840 ; free virtual = 10027
update_compile_order -fileset sources_1
write_project_tcl
ERROR: [Vivado-projutils-2] Missing value for option 'file', please type 'write_project_tcl -help' for usage info.
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.
write_project_tcl ~lala.tcl
user "lala.tcl" doesn't exist
write_project_tcl -help
write_project_tcl

Description: 
(User-written application)
Export Tcl script for re-creating the current project


Syntax: 
write_project_tcl  [-paths_relative_to <arg>] [-target_proj_dir <arg>] [-force]
                   [-all_properties] [-no_copy_sources] [-absolute_path]
                   [-dump_project_info] [-quiet] [-verbose] <file>

Returns: 
true (0) if success, false (1) otherwise


Usage: 
  Name                  Description
  ---------------------------------
  [-paths_relative_to]  Override the reference directory variable for source 
                        file relative paths
                        Default: Script output directory path
  [-target_proj_dir]    Directory where the project needs to be restored
                        Default: Current project directory path
  [-force]              Overwrite existing tcl script file
  [-all_properties]     Write all properties (default & non-default) for the 
                        project object(s)
  [-no_copy_sources]    Do not import sources even if they were local in the 
                        original project
                        Default: 1
  [-absolute_path]      Make all file paths absolute wrt the original project
                        directory
  [-dump_project_info]  Write object values
  [-quiet]              Ignore command errors
  [-verbose]            Suspend message limits during command execution
  <file>                Name of the tcl script file to generate

Categories: 
xilinxtclstore, projutils, user-written
Description:

  Create a Tcl script to re-create the current project. The generated script
  will contain the Tcl commands for creating the project, setting the project
  type, creating filesets, adding/importing source files, and defining runs and
  run properties. The re-created project will be functionally equivalent to
  the original project.

  This generated Tcl project script and the various design sources can be stored
  in a version control system for source file management and project archival.

  To re-create the project, you should source the generated Tcl script in a 
  Vivado Tcl shell from the same directory where the script was generated. If the
  original project already exists in the same project directory, the script may
  fail with an error message that the project already exists. In this case you may
  want to run the script from a different directory path or update the generated
  script by adding a "-force" switch to the "create_project" command. 

  In the generated Tcl script, the project source files are referenced relative to
  the "origin_dir" variable. By default, the source files are referenced relative
  to the directory where the tcl script is generated. The "origin_dir" is set to "."
  (the current tcl script directory). When the script is executed from this directory,
  any source files will be referenced relative to this 'origin_dir' path value.

  In the case where the script is sourced from a different directory or physically
  moved to a different directory, then the "origin_dir" variable MUST be manually set
  relative to the new directory. Manually set the "origin_dir" to make sure that the
  source files are correctly referenced relative to the original location.

  You can have the "origin_dir" automatically set to a directory of your choice by 
  using the -paths_relative_to option. All the source file paths will be defined
  relative to the directory specified with this option.
 
  If -absolute_path is specified, the project source files will be referenced
  using absolute paths only. In this case, the script can be executed from any
  directory provided these absolute paths are accessible in the same filesystem. 

  If the original project contains IP cores, the following rules apply in the generated
  script while re-creating the project:-

  1. The IP will not be regenerated, if it was generated in the original project.

    In this case, the script will "add" the IP from the original project with
    generated synthesis/simulation products.
 
  2. The IP will be generated, if it was not generated in the original project.
  
    In this case, the script will "add" the IP from the original project and 
    create OOC synthesis runs for generating the synthesis/simulation products.

  If the original project had completed runs, those runs will be re-created with
  the same settings in the generated project; however those runs will not be
  automatically launched in order to save runtime.

Arguments:

  -paths_relative_to - (Optional) Specify the directory path relative to which
  the sources will referenced when re-creating the project. The path will be
  set for the "origin_dir" variable in the generated script.

  -target_proj_dir - (Optional) Specify the directory path where the project
  will be recreated. The tool will write "create_project" command with the
  directory path specified with this switch.

  -force - (Optional) Overwrite an existing project script file of the same
  name. If the script file already exists, the tool returns an error unless
  the -force argument is specified. 

  -all_properties - (Optional) Write all properties (default and non-default)
  for the project. The tool will write "set_property" commands for setting the
  properties for objects like project, filesets, files, runs etc. 

  Note: By default, if the -all_properties switch is not specified, then only
  the non-default properties will be written to the script.

  -no_copy_sources - (Optional) Do not import sources even if they are local to
  the original project. The tool will not import the files that were local in
  the original project into the new project. 

  -quiet - (Optional) Execute the command quietly, ignoring any command line
  errors and returning no messages. The command also returns TCL_OK regardless
  of any errors encountered during execution.

  -verbose - (Optional) Temporarily override any message limits and return all
  messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

  <file> - (Required) The name of the output Tcl script file to be created by
   the write_project_tcl command. The tool will apply an extension of '.tcl' if
   a file extension is not supplied. 

Examples:

  The following example exports a Tcl script named "recreate.tcl" for the current
  project:-

  % write_project_tcl recreate.tcl

  The following example exports a Tcl script named "recreate.tcl" for the current
  project in the "./script" directory and specifies the "/tmp/test" directory path
  in the "create_project" command. When the "recreate.tcl" script is sourced in the
  Vivado Tcl shell, the project will be re-created in "/tmp/test" directory:-

  % write_project_tcl -target_proj_dir "/tmp/test" ./script/recreate.tcl

  The following Tcl commands exports Tcl script for the current project and writes
  all the properties, both default or non-default values:-

  % write_project_tcl -all_properties recreate.tcl

  The following Tcl commands exports Tcl script for the current project and adds
  files that are local in this project. The recreated project will reference these
  files:-

  % write_project_tcl -no_copy_sources recreate.tcl

  The following Tcl commands exports "recreate.tcl" script for the current project in
  the current working directory, creates a new project in ./my_test directory, prints
  the list of files in the new project, prints the current project settings and then
  closes the newly created project:-

  % open_project ./test/test.xpr
  % write_project_tcl -force recreate.tcl
  % close_project
  % file mkdir my_test
  % cd my_test
  % source ../recreate.tcl
  % get_files -of_objects [get_filesets sources_1]
  % report_property [current_project]
  % close_project

  The following Tcl commands creates a new project named bft_test, adds files to the
  project, sets the fileset property, exports a tcl script named "bft.tcl" in the current
  working directory, creates a new project in "./my_bft" directory, prints the list of
  files in the new project (test_1.v and test_2.v), prints the "verilog_define" property
  value and then closes the newly created project:-

  % create_project bft_test ./bft_test
  % add_files test_1.v
  % add_files test_2.v
  % set_property verilog_define {a=10} [get_filesets sources_1]
  % write_project_tcl -force bft.tcl
  % close_project
  % file mkdir my_bft
  % cd my_bft
  % source ../bft.tcl
  % get_files -of_objects [get_filesets sources_1]
  % get_property verilog_define [get_filesets sources_1]
  % close_project

See Also:

   *  add_files
   *  archive_project
   *  close_project
   *  create_project
   *  current_project
   *  get_files
   *  get_property
   *  open_project
   *  report_property
   *  set_property
write_project_tcl ~/lala.tcl
INFO: [Vivado-projutils-8] Tcl script 'lala.tcl' generated in output directory '/home/igalanommatis'

INFO: [Vivado-projutils-15] Please note that by default, the file path for the project source files were set wrt the 'origin_dir' variable in the
 generated script. When this script is executed from the output directory, these source files will be referenced wrt this 'origin_dir' path value.
 In case this script was later physically moved to a different directory, the 'origin_dir' value MUST be set manually in the script with the path
 relative to the new output directory to make sure that the source files are referenced correctly from the original project. You can also set the
 'origin_dir' automatically by setting the 'origin_dir_loc' variable in the tcl shell before sourcing this generated script. The 'origin_dir_loc'
 variable should be set to the path relative to the new output directory. Alternatively, if you are sourcing the script from the Vivado command line,
 then set the origin dir using '-tclargs --origin_dir <path>'. For example, 'vivado -mode tcl -source lala.tcl -tclargs --origin_dir ".."

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

file copy -force /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.runs/impl_1/quad_dma_wrapper.sysdef /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.sdk/quad_dma_wrapper.hdf

write_hwdef
ERROR: [Common 17-163] Missing value for option 'file', please type 'write_hwdef -help' for usage info.
file copy -force /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.runs/impl_1/quad_dma_wrapper.sysdef /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.sdk/quad_dma_wrapper.hdf

generate_target all [get_files  /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/quad_dma.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'quad_dma' - hence not re-generating.
export_ip_user_files -of_objects [get_files /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/quad_dma.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/quad_dma.bd]
export_simulation -of_objects [get_files /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/quad_dma.bd] -directory /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.ip_user_files/sim_scripts -ip_user_files_dir /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.ip_user_files -ipstatic_source_dir /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.cache/compile_simlib/modelsim} {questa=/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.cache/compile_simlib/questa} {ies=/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.cache/compile_simlib/ies} {vcs=/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.cache/compile_simlib/vcs} {riviera=/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/quad_dma.bd]
export_ip_user_files -of_objects  [get_files  /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/quad_dma.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/quad_dma.bd]
delete_ip_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 6367.898 ; gain = 11.922 ; free physical = 6735 ; free virtual = 9926
generate_target all [get_files  /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/quad_dma.bd]
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_2
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_3
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <quad_dma> from BD file </home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/quad_dma.bd>
INFO: [BD 41-1662] The design 'quad_dma.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(3) to net 'auto_pc_to_m01_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(3) to net 'auto_pc_to_m01_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m02_couplers/auto_pc/m_axi_bid'(3) to net 'auto_pc_to_m02_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m02_couplers/auto_pc/m_axi_rid'(3) to net 'auto_pc_to_m02_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m03_couplers/auto_pc/m_axi_bid'(3) to net 'auto_pc_to_m03_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m03_couplers/auto_pc/m_axi_rid'(3) to net 'auto_pc_to_m03_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to net 'axi_mem_intercon_M01_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to net 'axi_mem_intercon_M01_AXI_ARID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_WID'(6) to net 'axi_mem_intercon_M01_AXI_WID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to net 'axi_mem_intercon_M02_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to net 'axi_mem_intercon_M02_AXI_ARID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to net 'axi_mem_intercon_M02_AXI_WID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to net 'axi_mem_intercon_M03_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to net 'axi_mem_intercon_M03_AXI_ARID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to net 'axi_mem_intercon_M03_AXI_WID'(3) - Only lower order bits will be connected.
Verilog Output written to : /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/hdl/quad_dma.v
Verilog Output written to : /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/hdl/quad_dma_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_4/quad_dma_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_3/quad_dma_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_2/quad_dma_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_1/quad_dma_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_0/quad_dma_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/hw_handoff/quad_dma.hwh
Generated Block Design Tcl file /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/hw_handoff/quad_dma_bd.tcl
Generated Hardware Definition File /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/hdl/quad_dma.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 6367.898 ; gain = 0.000 ; free physical = 6601 ; free virtual = 9792
catch { config_ip_cache -export [get_ips -all quad_dma_axi_dma_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_axi_dma_0_0, cache-ID = d04b444f1edda58f; cache size = 28.583 MB.
config_ip_cache: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:05 . Memory (MB): peak = 6367.898 ; gain = 0.000 ; free physical = 6607 ; free virtual = 9798
catch { config_ip_cache -export [get_ips -all quad_dma_axi_dma_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_axi_dma_1_0, cache-ID = 9378c83d7fd5caad; cache size = 28.583 MB.
config_ip_cache: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:05 . Memory (MB): peak = 6367.898 ; gain = 0.000 ; free physical = 6617 ; free virtual = 9808
catch { config_ip_cache -export [get_ips -all quad_dma_axi_dma_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_axi_dma_2_0, cache-ID = 20ba84dfde34bb43; cache size = 28.583 MB.
config_ip_cache: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:05 . Memory (MB): peak = 6367.898 ; gain = 0.000 ; free physical = 6614 ; free virtual = 9805
catch { config_ip_cache -export [get_ips -all quad_dma_axi_dma_3_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_axi_dma_3_0, cache-ID = 14d00b089366c35f; cache size = 28.583 MB.
config_ip_cache: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:05 . Memory (MB): peak = 6367.898 ; gain = 0.000 ; free physical = 6611 ; free virtual = 9803
catch { config_ip_cache -export [get_ips -all quad_dma_axi_gpio_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_axi_gpio_0_0, cache-ID = 5b457853a47d98bd; cache size = 28.583 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_processing_system7_0_0, cache-ID = 7071a10eb7fba12e; cache size = 28.584 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_rst_ps7_0_100M_0, cache-ID = ab07a3359f56ba7c; cache size = 28.584 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_xlconcat_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_xlconcat_0_0, cache-ID = 011cb6b27255ba66; cache size = 28.584 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_xbar_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_xbar_1, cache-ID = 73953b86d8ed81f9; cache size = 28.584 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_xbar_0, cache-ID = 415a62fa92b58d18; cache size = 28.584 MB.
config_ip_cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6367.898 ; gain = 0.000 ; free physical = 6613 ; free virtual = 9805
catch { config_ip_cache -export [get_ips -all quad_dma_auto_pc_4] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_auto_pc_4, cache-ID = 2803b6e5dd47b3ec; cache size = 28.584 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_auto_pc_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_auto_pc_3, cache-ID = f264f09dc81e917c; cache size = 28.584 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_auto_pc_2, cache-ID = f264f09dc81e917c; cache size = 28.584 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_auto_pc_1, cache-ID = f264f09dc81e917c; cache size = 28.584 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_auto_pc_0, cache-ID = f264f09dc81e917c; cache size = 28.584 MB.
export_ip_user_files -of_objects [get_files /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/quad_dma.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/quad_dma.bd]
export_simulation -of_objects [get_files /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.srcs/sources_1/bd/quad_dma/quad_dma.bd] -directory /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.ip_user_files/sim_scripts -ip_user_files_dir /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.ip_user_files -ipstatic_source_dir /home/igalanommatis/work/zdma/zedboard/hardware/zedboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.cache/compile_simlib/modelsim} {questa=/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.cache/compile_simlib/questa} {ies=/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.cache/compile_simlib/ies} {vcs=/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.cache/compile_simlib/vcs} {riviera=/home/igalanommatis/work/zdma/zedboard/hardware/zedboard.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_project
open_project /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 6577.953 ; gain = 210.055 ; free physical = 6503 ; free virtual = 9697
update_compile_order -fileset sources_1
reset_target all [get_files  /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/quad_dma.bd]
reset_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 6606.859 ; gain = 0.000 ; free physical = 6590 ; free virtual = 9785
export_ip_user_files -of_objects  [get_files  /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/quad_dma.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/quad_dma.bd]
delete_ip_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6751.082 ; gain = 10.008 ; free physical = 6570 ; free virtual = 9765
generate_target all [get_files  /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/quad_dma.bd]
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_2
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_3
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.0 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <quad_dma> from BD file </home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/quad_dma.bd>
INFO: [BD 41-1662] The design 'quad_dma.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/hdl/quad_dma.v
Verilog Output written to : /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/hdl/quad_dma_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_3 .
Exporting to file /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_smc_0/bd_0/hw_handoff/quad_dma_axi_smc_0.hwh
Generated Block Design Tcl file /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_smc_0/bd_0/hw_handoff/quad_dma_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_smc_0/bd_0/hdl/quad_dma_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.0-0] quad_dma_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_ds_0/quad_dma_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_0/quad_dma_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/hw_handoff/quad_dma.hwh
Generated Block Design Tcl file /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/hw_handoff/quad_dma_bd.tcl
Generated Hardware Definition File /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/hdl/quad_dma.hwdef
generate_target: Time (s): cpu = 00:00:49 ; elapsed = 00:01:14 . Memory (MB): peak = 6751.082 ; gain = 0.000 ; free physical = 6351 ; free virtual = 9557
catch { config_ip_cache -export [get_ips -all quad_dma_axi_dma_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_axi_dma_0_0, cache-ID = 5aed1c0bd51e23a8; cache size = 60.358 MB.
config_ip_cache: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:05 . Memory (MB): peak = 6751.082 ; gain = 0.000 ; free physical = 6344 ; free virtual = 9551
catch { config_ip_cache -export [get_ips -all quad_dma_axi_dma_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_axi_dma_1_0, cache-ID = 5aed1c0bd51e23a8; cache size = 60.358 MB.
config_ip_cache: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:05 . Memory (MB): peak = 6751.082 ; gain = 0.000 ; free physical = 6332 ; free virtual = 9538
catch { config_ip_cache -export [get_ips -all quad_dma_axi_dma_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_axi_dma_2_0, cache-ID = 5aed1c0bd51e23a8; cache size = 60.358 MB.
config_ip_cache: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:05 . Memory (MB): peak = 6751.082 ; gain = 0.000 ; free physical = 6330 ; free virtual = 9537
catch { config_ip_cache -export [get_ips -all quad_dma_axi_dma_3_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_axi_dma_3_0, cache-ID = 5aed1c0bd51e23a8; cache size = 60.358 MB.
config_ip_cache: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:05 . Memory (MB): peak = 6751.082 ; gain = 0.000 ; free physical = 6330 ; free virtual = 9535
catch { config_ip_cache -export [get_ips -all quad_dma_axi_smc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_axi_smc_0, cache-ID = e1b943b1636adce6; cache size = 60.358 MB.
config_ip_cache: Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 6751.082 ; gain = 0.000 ; free physical = 6320 ; free virtual = 9526
catch { config_ip_cache -export [get_ips -all quad_dma_rst_ps8_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_rst_ps8_0_100M_0, cache-ID = 9131139e70686e98; cache size = 60.358 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_xlconcat_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_xlconcat_0_0, cache-ID = bd9c6029a98d7220; cache size = 60.358 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_zynq_ultra_ps_e_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_zynq_ultra_ps_e_0_0, cache-ID = d27a7e782ef94e7b; cache size = 60.358 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_xbar_0, cache-ID = 7d178a7faab9eff3; cache size = 60.358 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_auto_ds_0, cache-ID = e06c75779d2d5ec5; cache size = 60.358 MB.
catch { config_ip_cache -export [get_ips -all quad_dma_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP quad_dma_auto_pc_0, cache-ID = 841ebebbfc7f155b; cache size = 60.358 MB.
export_ip_user_files -of_objects [get_files /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/quad_dma.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/quad_dma.bd]
export_simulation -of_objects [get_files /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.srcs/sources_1/bd/quad_dma/quad_dma.bd] -directory /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.ip_user_files/sim_scripts -ip_user_files_dir /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.ip_user_files -ipstatic_source_dir /home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.cache/compile_simlib/modelsim} {questa=/home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.cache/compile_simlib/questa} {ies=/home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.cache/compile_simlib/ies} {vcs=/home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.cache/compile_simlib/vcs} {riviera=/home/igalanommatis/work/zdma/axiomboard/hardware/axiomboard.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 18:24:42 2017...
