// Seed: 1328896966
`default_nettype id_1
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_8;
  assign id_3 = 1;
endmodule
`timescale 1 ps / 1ps
module module_1 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  logic id_3 = id_1;
endmodule
