<stg><name>foo</name>


<trans_list>

<trans id="129" from="1" to="2">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="3">
<condition id="59">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="12">
<condition id="58">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="3" to="4">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="4" to="5">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="5" to="6">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="6" to="7">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="7" to="8">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="8" to="9">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="9" to="12">
<condition id="104">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="9" to="10">
<condition id="107">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="10" to="11">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="11" to="9">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="12" to="13">
<condition id="76">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="12" to="21">
<condition id="75">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="13" to="14">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="14" to="15">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="15" to="16">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="16" to="17">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="17" to="18">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="18" to="21">
<condition id="108">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="18" to="19">
<condition id="111">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="19" to="20">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="20" to="18">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="21" to="22">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="22" to="29">
<condition id="91">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="22" to="23">
<condition id="93">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="23" to="26">
<condition id="112">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="23" to="24">
<condition id="115">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="24" to="25">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="25" to="23">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="26" to="27">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="27" to="28">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="28" to="29">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %byte_y_out_out_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %byte_y_out_out_offset) nounwind

]]></node>
<StgValue><ssdm name="byte_y_out_out_offset_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %byte_x_in_in_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %byte_x_in_in_offset) nounwind

]]></node>
<StgValue><ssdm name="byte_x_in_in_offset_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %byte_block_in_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %byte_block_in_offset) nounwind

]]></node>
<StgValue><ssdm name="byte_block_in_offset_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="64">
<![CDATA[
:8  %y_out_out_int = alloca [5 x float], align 16

]]></node>
<StgValue><ssdm name="y_out_out_int"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %byte_block_in_offset) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %byte_x_in_in_offset) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %byte_y_out_out_offset) nounwind, !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %memory_inout) nounwind, !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %byte_y_out_out_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %byte_y_out_out_offset) nounwind

]]></node>
<StgValue><ssdm name="byte_y_out_out_offset_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %byte_x_in_in_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %byte_x_in_in_offset) nounwind

]]></node>
<StgValue><ssdm name="byte_x_in_in_offset_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %byte_block_in_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %byte_block_in_offset) nounwind

]]></node>
<StgValue><ssdm name="byte_block_in_offset_read"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %byte_y_out_out_offset, [10 x i8]* @p_str1804, i32 1, i32 1, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %byte_x_in_in_offset, [10 x i8]* @p_str1804, i32 1, i32 1, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %byte_block_in_offset, [10 x i8]* @p_str1804, i32 1, i32 1, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(float* %memory_inout, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 15, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %byte_block_in_offset_read, i32 31)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp, label %._crit_edge, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_1_cast = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %byte_block_in_offset_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="30">
<![CDATA[
:1  %tmp_1 = zext i30 %tmp_1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %memory_inout_addr = getelementptr float* %memory_inout, i64 %tmp_1

]]></node>
<StgValue><ssdm name="memory_inout_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="6" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="5" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="4" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="3" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="56" st_id="7" stage="2" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="1" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i3 [ 0, %1 ], [ %indvar_next, %burst.rd.body ]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.header:1  %exitcond = icmp eq i3 %indvar, -3

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.header:3  %indvar_next = add i3 %indvar, 1

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond, label %._crit_edge, label %burst.rd.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="64" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:3  %memory_inout_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %memory_inout_addr) nounwind

]]></node>
<StgValue><ssdm name="memory_inout_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
burst.rd.body:2  call void (...)* @_ssdm_op_SpecLoopName([97 x i8]* @memcpy_OC_foo_IC_unsigned_AC_i)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="3">
<![CDATA[
burst.rd.body:4  %tmp_3 = zext i3 %indvar to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:5  %block_in_int_addr = getelementptr [5 x float]* @block_in_int, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="block_in_int_addr"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.body:6  store float %memory_inout_addr_read, float* %block_in_int_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:8  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:0  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %byte_x_in_in_offset_read, i32 31)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1  br i1 %tmp_2, label %._crit_edge1, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_5_cast = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %byte_x_in_in_offset_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="30">
<![CDATA[
:1  %tmp_4 = zext i30 %tmp_5_cast to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %memory_inout_addr_1 = getelementptr float* %memory_inout, i64 %tmp_4

]]></node>
<StgValue><ssdm name="memory_inout_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="6" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr_1, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="79" st_id="13" stage="5" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr_1, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="80" st_id="14" stage="4" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr_1, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="81" st_id="15" stage="3" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr_1, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="82" st_id="16" stage="2" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr_1, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="83" st_id="17" stage="1" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr_1, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_rd_req1"/></StgValue>
</operation>

<operation id="84" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %burst.rd.header6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="85" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
burst.rd.header6:0  %indvar8 = phi i3 [ 0, %2 ], [ %indvar_next9, %burst.rd.body7 ]

]]></node>
<StgValue><ssdm name="indvar8"/></StgValue>
</operation>

<operation id="86" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.header6:1  %exitcond1 = icmp eq i3 %indvar8, -3

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="87" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header6:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="88" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.header6:3  %indvar_next9 = add i3 %indvar8, 1

]]></node>
<StgValue><ssdm name="indvar_next9"/></StgValue>
</operation>

<operation id="89" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header6:4  br i1 %exitcond1, label %._crit_edge1, label %burst.rd.body7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="90" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body7:3  %memory_inout_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %memory_inout_addr_1) nounwind

]]></node>
<StgValue><ssdm name="memory_inout_addr_1_read"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="91" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body7:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="92" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body7:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
burst.rd.body7:2  call void (...)* @_ssdm_op_SpecLoopName([96 x i8]* @memcpy_OC_foo_IC_unsigned_AC_i_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="3">
<![CDATA[
burst.rd.body7:4  %tmp_7 = zext i3 %indvar8 to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="95" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body7:5  %x_in_in_int_addr = getelementptr [5 x float]* @x_in_in_int, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="x_in_in_int_addr"/></StgValue>
</operation>

<operation id="96" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
burst.rd.body7:6  store float %memory_inout_addr_1_read, float* %x_in_in_int_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body7:7  %burstread_rend16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend16"/></StgValue>
</operation>

<operation id="98" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body7:8  br label %burst.rd.header6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="99" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1:0  call fastcc void @foo_foo_user([5 x float]* @block_in_int, [5 x float]* @x_in_in_int, [5 x float]* %y_out_out_int) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="100" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1:0  call fastcc void @foo_foo_user([5 x float]* @block_in_int, [5 x float]* @x_in_in_int, [5 x float]* %y_out_out_int) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1:1  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %byte_y_out_out_offset_read, i32 31)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="102" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:2  br i1 %tmp_5, label %._crit_edge2, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_9_cast = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %byte_y_out_out_offset_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="104" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="30">
<![CDATA[
:1  %tmp_6 = zext i30 %tmp_9_cast to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="105" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %memory_inout_addr_2 = getelementptr float* %memory_inout, i64 %tmp_6

]]></node>
<StgValue><ssdm name="memory_inout_addr_2"/></StgValue>
</operation>

<operation id="106" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %memory_inout_addr_2, i32 5) nounwind

]]></node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="107" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="108" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar1 = phi i3 [ 0, %3 ], [ %indvar_next1, %burst.wr.body ]

]]></node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="109" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.wr.header:1  %exitcond2 = icmp eq i3 %indvar1, -3

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="110" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="111" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.wr.header:3  %indvar_next1 = add i3 %indvar1, 1

]]></node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="112" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond2, label %._crit_edge2.loopexit, label %burst.wr.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="3">
<![CDATA[
burst.wr.body:3  %tmp_s = zext i3 %indvar1 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="114" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:4  %y_out_out_int_addr = getelementptr [5 x float]* %y_out_out_int, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="y_out_out_int_addr"/></StgValue>
</operation>

<operation id="115" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="3">
<![CDATA[
burst.wr.body:5  %y_out_out_int_load = load float* %y_out_out_int_addr, align 4

]]></node>
<StgValue><ssdm name="y_out_out_int_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="116" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="3">
<![CDATA[
burst.wr.body:5  %y_out_out_int_load = load float* %y_out_out_int_addr, align 4

]]></node>
<StgValue><ssdm name="y_out_out_int_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="117" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="118" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="119" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
burst.wr.body:2  call void (...)* @_ssdm_op_SpecLoopName([38 x i8]* @memcpy_OC_memory_inout_OC_y_ou)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.floatP(float* %memory_inout_addr_2, float %y_out_out_int_load) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="122" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:8  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="123" st_id="26" stage="4" lat="4">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge2.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memory_inout_addr_2) nounwind

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="124" st_id="27" stage="3" lat="4">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge2.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memory_inout_addr_2) nounwind

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="125" st_id="28" stage="2" lat="4">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge2.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memory_inout_addr_2) nounwind

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="126" st_id="29" stage="1" lat="4">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge2.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memory_inout_addr_2) nounwind

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="127" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2.loopexit:1  br label %._crit_edge2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0">
<![CDATA[
._crit_edge2:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="181" name="byte_block_in_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="byte_block_in_offset"/></StgValue>
</port>
<port id="182" name="byte_x_in_in_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="byte_x_in_in_offset"/></StgValue>
</port>
<port id="183" name="byte_y_out_out_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="byte_y_out_out_offset"/></StgValue>
</port>
<port id="184" name="memory_inout" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="memory_inout"/></StgValue>
</port>
<port id="185" name="block_in_int" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="block_in_int"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="186" name="x_in_in_int" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_in_in_int"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="188" from="_ssdm_op_Read.s_axilite.i32" to="byte_y_out_out_offset_read" fromId="187" toId="30">
</dataflow>
<dataflow id="189" from="byte_y_out_out_offset" to="byte_y_out_out_offset_read" fromId="183" toId="30">
</dataflow>
<dataflow id="190" from="_ssdm_op_Read.s_axilite.i32" to="byte_x_in_in_offset_read" fromId="187" toId="31">
</dataflow>
<dataflow id="191" from="byte_x_in_in_offset" to="byte_x_in_in_offset_read" fromId="182" toId="31">
</dataflow>
<dataflow id="192" from="_ssdm_op_Read.s_axilite.i32" to="byte_block_in_offset_read" fromId="187" toId="32">
</dataflow>
<dataflow id="193" from="byte_block_in_offset" to="byte_block_in_offset_read" fromId="181" toId="32">
</dataflow>
<dataflow id="195" from="stg_194" to="y_out_out_int" fromId="194" toId="33">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecBitsMap" to="stg_34" fromId="196" toId="34">
</dataflow>
<dataflow id="198" from="byte_block_in_offset" to="stg_34" fromId="181" toId="34">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecBitsMap" to="stg_35" fromId="196" toId="35">
</dataflow>
<dataflow id="200" from="byte_x_in_in_offset" to="stg_35" fromId="182" toId="35">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecBitsMap" to="stg_36" fromId="196" toId="36">
</dataflow>
<dataflow id="202" from="byte_y_out_out_offset" to="stg_36" fromId="183" toId="36">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecBitsMap" to="stg_37" fromId="196" toId="37">
</dataflow>
<dataflow id="204" from="memory_inout" to="stg_37" fromId="184" toId="37">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecTopModule" to="stg_38" fromId="205" toId="38">
</dataflow>
<dataflow id="208" from="foo_str" to="stg_38" fromId="207" toId="38">
</dataflow>
<dataflow id="209" from="_ssdm_op_Read.s_axilite.i32" to="byte_y_out_out_offset_read" fromId="187" toId="39">
</dataflow>
<dataflow id="210" from="byte_y_out_out_offset" to="byte_y_out_out_offset_read" fromId="183" toId="39">
</dataflow>
<dataflow id="211" from="_ssdm_op_Read.s_axilite.i32" to="byte_x_in_in_offset_read" fromId="187" toId="40">
</dataflow>
<dataflow id="212" from="byte_x_in_in_offset" to="byte_x_in_in_offset_read" fromId="182" toId="40">
</dataflow>
<dataflow id="213" from="_ssdm_op_Read.s_axilite.i32" to="byte_block_in_offset_read" fromId="187" toId="41">
</dataflow>
<dataflow id="214" from="byte_block_in_offset" to="byte_block_in_offset_read" fromId="181" toId="41">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecInterface" to="stg_42" fromId="215" toId="42">
</dataflow>
<dataflow id="217" from="byte_y_out_out_offset" to="stg_42" fromId="183" toId="42">
</dataflow>
<dataflow id="219" from="p_str1804" to="stg_42" fromId="218" toId="42">
</dataflow>
<dataflow id="221" from="stg_220" to="stg_42" fromId="220" toId="42">
</dataflow>
<dataflow id="222" from="stg_220" to="stg_42" fromId="220" toId="42">
</dataflow>
<dataflow id="224" from="stg_223" to="stg_42" fromId="223" toId="42">
</dataflow>
<dataflow id="225" from="stg_223" to="stg_42" fromId="223" toId="42">
</dataflow>
<dataflow id="227" from="p_str1805" to="stg_42" fromId="226" toId="42">
</dataflow>
<dataflow id="229" from="p_str1806" to="stg_42" fromId="228" toId="42">
</dataflow>
<dataflow id="230" from="p_str1806" to="stg_42" fromId="228" toId="42">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecInterface" to="stg_43" fromId="215" toId="43">
</dataflow>
<dataflow id="232" from="byte_x_in_in_offset" to="stg_43" fromId="182" toId="43">
</dataflow>
<dataflow id="233" from="p_str1804" to="stg_43" fromId="218" toId="43">
</dataflow>
<dataflow id="234" from="stg_220" to="stg_43" fromId="220" toId="43">
</dataflow>
<dataflow id="235" from="stg_220" to="stg_43" fromId="220" toId="43">
</dataflow>
<dataflow id="236" from="stg_223" to="stg_43" fromId="223" toId="43">
</dataflow>
<dataflow id="237" from="stg_223" to="stg_43" fromId="223" toId="43">
</dataflow>
<dataflow id="238" from="p_str1805" to="stg_43" fromId="226" toId="43">
</dataflow>
<dataflow id="239" from="p_str1806" to="stg_43" fromId="228" toId="43">
</dataflow>
<dataflow id="240" from="p_str1806" to="stg_43" fromId="228" toId="43">
</dataflow>
<dataflow id="241" from="_ssdm_op_SpecInterface" to="stg_44" fromId="215" toId="44">
</dataflow>
<dataflow id="242" from="byte_block_in_offset" to="stg_44" fromId="181" toId="44">
</dataflow>
<dataflow id="243" from="p_str1804" to="stg_44" fromId="218" toId="44">
</dataflow>
<dataflow id="244" from="stg_220" to="stg_44" fromId="220" toId="44">
</dataflow>
<dataflow id="245" from="stg_220" to="stg_44" fromId="220" toId="44">
</dataflow>
<dataflow id="246" from="stg_223" to="stg_44" fromId="223" toId="44">
</dataflow>
<dataflow id="247" from="stg_223" to="stg_44" fromId="223" toId="44">
</dataflow>
<dataflow id="248" from="p_str1805" to="stg_44" fromId="226" toId="44">
</dataflow>
<dataflow id="249" from="p_str1806" to="stg_44" fromId="228" toId="44">
</dataflow>
<dataflow id="250" from="p_str1806" to="stg_44" fromId="228" toId="44">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecInterface" to="stg_45" fromId="215" toId="45">
</dataflow>
<dataflow id="252" from="stg_223" to="stg_45" fromId="223" toId="45">
</dataflow>
<dataflow id="253" from="p_str1804" to="stg_45" fromId="218" toId="45">
</dataflow>
<dataflow id="254" from="stg_223" to="stg_45" fromId="223" toId="45">
</dataflow>
<dataflow id="255" from="stg_223" to="stg_45" fromId="223" toId="45">
</dataflow>
<dataflow id="256" from="stg_223" to="stg_45" fromId="223" toId="45">
</dataflow>
<dataflow id="257" from="stg_223" to="stg_45" fromId="223" toId="45">
</dataflow>
<dataflow id="258" from="p_str1805" to="stg_45" fromId="226" toId="45">
</dataflow>
<dataflow id="259" from="p_str1806" to="stg_45" fromId="228" toId="45">
</dataflow>
<dataflow id="260" from="p_str1806" to="stg_45" fromId="228" toId="45">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecInterface" to="stg_46" fromId="215" toId="46">
</dataflow>
<dataflow id="262" from="memory_inout" to="stg_46" fromId="184" toId="46">
</dataflow>
<dataflow id="264" from="p_str1807" to="stg_46" fromId="263" toId="46">
</dataflow>
<dataflow id="265" from="stg_223" to="stg_46" fromId="223" toId="46">
</dataflow>
<dataflow id="266" from="stg_223" to="stg_46" fromId="223" toId="46">
</dataflow>
<dataflow id="267" from="stg_223" to="stg_46" fromId="223" toId="46">
</dataflow>
<dataflow id="269" from="stg_268" to="stg_46" fromId="268" toId="46">
</dataflow>
<dataflow id="270" from="p_str1806" to="stg_46" fromId="228" toId="46">
</dataflow>
<dataflow id="271" from="p_str1806" to="stg_46" fromId="228" toId="46">
</dataflow>
<dataflow id="272" from="p_str1806" to="stg_46" fromId="228" toId="46">
</dataflow>
<dataflow id="274" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp" fromId="273" toId="47">
</dataflow>
<dataflow id="275" from="byte_block_in_offset_read" to="tmp" fromId="41" toId="47">
</dataflow>
<dataflow id="277" from="stg_276" to="tmp" fromId="276" toId="47">
</dataflow>
<dataflow id="278" from="tmp" to="stg_48" fromId="47" toId="48">
</dataflow>
<dataflow id="280" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="tmp_1_cast" fromId="279" toId="49">
</dataflow>
<dataflow id="281" from="byte_block_in_offset_read" to="tmp_1_cast" fromId="41" toId="49">
</dataflow>
<dataflow id="283" from="stg_282" to="tmp_1_cast" fromId="282" toId="49">
</dataflow>
<dataflow id="284" from="stg_276" to="tmp_1_cast" fromId="276" toId="49">
</dataflow>
<dataflow id="285" from="tmp_1_cast" to="tmp_1" fromId="49" toId="50">
</dataflow>
<dataflow id="286" from="memory_inout" to="memory_inout_addr" fromId="184" toId="51">
</dataflow>
<dataflow id="287" from="tmp_1" to="memory_inout_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="289" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="288" toId="52">
</dataflow>
<dataflow id="290" from="memory_inout_addr" to="p_rd_req" fromId="51" toId="52">
</dataflow>
<dataflow id="292" from="stg_291" to="p_rd_req" fromId="291" toId="52">
</dataflow>
<dataflow id="293" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="288" toId="53">
</dataflow>
<dataflow id="294" from="memory_inout_addr" to="p_rd_req" fromId="51" toId="53">
</dataflow>
<dataflow id="295" from="stg_291" to="p_rd_req" fromId="291" toId="53">
</dataflow>
<dataflow id="296" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="288" toId="54">
</dataflow>
<dataflow id="297" from="memory_inout_addr" to="p_rd_req" fromId="51" toId="54">
</dataflow>
<dataflow id="298" from="stg_291" to="p_rd_req" fromId="291" toId="54">
</dataflow>
<dataflow id="299" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="288" toId="55">
</dataflow>
<dataflow id="300" from="memory_inout_addr" to="p_rd_req" fromId="51" toId="55">
</dataflow>
<dataflow id="301" from="stg_291" to="p_rd_req" fromId="291" toId="55">
</dataflow>
<dataflow id="302" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="288" toId="56">
</dataflow>
<dataflow id="303" from="memory_inout_addr" to="p_rd_req" fromId="51" toId="56">
</dataflow>
<dataflow id="304" from="stg_291" to="p_rd_req" fromId="291" toId="56">
</dataflow>
<dataflow id="305" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req" fromId="288" toId="57">
</dataflow>
<dataflow id="306" from="memory_inout_addr" to="p_rd_req" fromId="51" toId="57">
</dataflow>
<dataflow id="307" from="stg_291" to="p_rd_req" fromId="291" toId="57">
</dataflow>
<dataflow id="309" from="stg_308" to="indvar" fromId="308" toId="59">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="310" from="stg_58" to="indvar" fromId="58" toId="59">
</dataflow>
<dataflow id="311" from="indvar_next" to="indvar" fromId="62" toId="59">
<BackEdge/>
<condition id="146">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="312" from="stg_72" to="indvar" fromId="72" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="313" from="indvar" to="exitcond" fromId="59" toId="60">
</dataflow>
<dataflow id="315" from="stg_314" to="exitcond" fromId="314" toId="60">
</dataflow>
<dataflow id="317" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="316" toId="61">
</dataflow>
<dataflow id="319" from="stg_318" to="empty" fromId="318" toId="61">
</dataflow>
<dataflow id="320" from="stg_318" to="empty" fromId="318" toId="61">
</dataflow>
<dataflow id="321" from="stg_318" to="empty" fromId="318" toId="61">
</dataflow>
<dataflow id="322" from="indvar" to="indvar_next" fromId="59" toId="62">
</dataflow>
<dataflow id="324" from="stg_323" to="indvar_next" fromId="323" toId="62">
</dataflow>
<dataflow id="325" from="exitcond" to="stg_63" fromId="60" toId="63">
</dataflow>
<dataflow id="327" from="_ssdm_op_Read.m_axi.floatP" to="memory_inout_addr_read" fromId="326" toId="64">
</dataflow>
<dataflow id="328" from="memory_inout_addr" to="memory_inout_addr_read" fromId="51" toId="64">
</dataflow>
<dataflow id="330" from="_ssdm_op_SpecRegionBegin" to="burstread_rbegin" fromId="329" toId="65">
</dataflow>
<dataflow id="332" from="burstread_OC_region_str" to="burstread_rbegin" fromId="331" toId="65">
</dataflow>
<dataflow id="334" from="_ssdm_op_SpecPipeline" to="empty_4" fromId="333" toId="66">
</dataflow>
<dataflow id="335" from="stg_220" to="empty_4" fromId="220" toId="66">
</dataflow>
<dataflow id="336" from="stg_220" to="empty_4" fromId="220" toId="66">
</dataflow>
<dataflow id="337" from="stg_220" to="empty_4" fromId="220" toId="66">
</dataflow>
<dataflow id="338" from="stg_223" to="empty_4" fromId="223" toId="66">
</dataflow>
<dataflow id="340" from="p_str1" to="empty_4" fromId="339" toId="66">
</dataflow>
<dataflow id="342" from="_ssdm_op_SpecLoopName" to="stg_67" fromId="341" toId="67">
</dataflow>
<dataflow id="344" from="memcpy_OC_foo_IC_unsigned_AC_i" to="stg_67" fromId="343" toId="67">
</dataflow>
<dataflow id="345" from="indvar" to="tmp_3" fromId="59" toId="68">
</dataflow>
<dataflow id="346" from="block_in_int" to="block_in_int_addr" fromId="185" toId="69">
</dataflow>
<dataflow id="348" from="stg_347" to="block_in_int_addr" fromId="347" toId="69">
</dataflow>
<dataflow id="349" from="tmp_3" to="block_in_int_addr" fromId="68" toId="69">
</dataflow>
<dataflow id="350" from="memory_inout_addr_read" to="stg_70" fromId="64" toId="70">
</dataflow>
<dataflow id="351" from="block_in_int_addr" to="stg_70" fromId="69" toId="70">
</dataflow>
<dataflow id="353" from="_ssdm_op_SpecRegionEnd" to="burstread_rend" fromId="352" toId="71">
</dataflow>
<dataflow id="354" from="burstread_OC_region_str" to="burstread_rend" fromId="331" toId="71">
</dataflow>
<dataflow id="355" from="burstread_rbegin" to="burstread_rend" fromId="65" toId="71">
</dataflow>
<dataflow id="356" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_2" fromId="273" toId="73">
</dataflow>
<dataflow id="357" from="byte_x_in_in_offset_read" to="tmp_2" fromId="40" toId="73">
</dataflow>
<dataflow id="358" from="stg_276" to="tmp_2" fromId="276" toId="73">
</dataflow>
<dataflow id="359" from="tmp_2" to="stg_74" fromId="73" toId="74">
</dataflow>
<dataflow id="360" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="tmp_5_cast" fromId="279" toId="75">
</dataflow>
<dataflow id="361" from="byte_x_in_in_offset_read" to="tmp_5_cast" fromId="40" toId="75">
</dataflow>
<dataflow id="362" from="stg_282" to="tmp_5_cast" fromId="282" toId="75">
</dataflow>
<dataflow id="363" from="stg_276" to="tmp_5_cast" fromId="276" toId="75">
</dataflow>
<dataflow id="364" from="tmp_5_cast" to="tmp_4" fromId="75" toId="76">
</dataflow>
<dataflow id="365" from="memory_inout" to="memory_inout_addr_1" fromId="184" toId="77">
</dataflow>
<dataflow id="366" from="tmp_4" to="memory_inout_addr_1" fromId="76" toId="77">
</dataflow>
<dataflow id="367" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req1" fromId="288" toId="78">
</dataflow>
<dataflow id="368" from="memory_inout_addr_1" to="p_rd_req1" fromId="77" toId="78">
</dataflow>
<dataflow id="369" from="stg_291" to="p_rd_req1" fromId="291" toId="78">
</dataflow>
<dataflow id="370" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req1" fromId="288" toId="79">
</dataflow>
<dataflow id="371" from="memory_inout_addr_1" to="p_rd_req1" fromId="77" toId="79">
</dataflow>
<dataflow id="372" from="stg_291" to="p_rd_req1" fromId="291" toId="79">
</dataflow>
<dataflow id="373" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req1" fromId="288" toId="80">
</dataflow>
<dataflow id="374" from="memory_inout_addr_1" to="p_rd_req1" fromId="77" toId="80">
</dataflow>
<dataflow id="375" from="stg_291" to="p_rd_req1" fromId="291" toId="80">
</dataflow>
<dataflow id="376" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req1" fromId="288" toId="81">
</dataflow>
<dataflow id="377" from="memory_inout_addr_1" to="p_rd_req1" fromId="77" toId="81">
</dataflow>
<dataflow id="378" from="stg_291" to="p_rd_req1" fromId="291" toId="81">
</dataflow>
<dataflow id="379" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req1" fromId="288" toId="82">
</dataflow>
<dataflow id="380" from="memory_inout_addr_1" to="p_rd_req1" fromId="77" toId="82">
</dataflow>
<dataflow id="381" from="stg_291" to="p_rd_req1" fromId="291" toId="82">
</dataflow>
<dataflow id="382" from="_ssdm_op_ReadReq.m_axi.floatP" to="p_rd_req1" fromId="288" toId="83">
</dataflow>
<dataflow id="383" from="memory_inout_addr_1" to="p_rd_req1" fromId="77" toId="83">
</dataflow>
<dataflow id="384" from="stg_291" to="p_rd_req1" fromId="291" toId="83">
</dataflow>
<dataflow id="385" from="stg_308" to="indvar8" fromId="308" toId="85">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="386" from="stg_84" to="indvar8" fromId="84" toId="85">
</dataflow>
<dataflow id="387" from="indvar_next9" to="indvar8" fromId="88" toId="85">
<BackEdge/>
<condition id="148">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="388" from="stg_98" to="indvar8" fromId="98" toId="85">
<BackEdge/>
</dataflow>
<dataflow id="389" from="indvar8" to="exitcond1" fromId="85" toId="86">
</dataflow>
<dataflow id="390" from="stg_314" to="exitcond1" fromId="314" toId="86">
</dataflow>
<dataflow id="391" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="316" toId="87">
</dataflow>
<dataflow id="392" from="stg_318" to="empty_5" fromId="318" toId="87">
</dataflow>
<dataflow id="393" from="stg_318" to="empty_5" fromId="318" toId="87">
</dataflow>
<dataflow id="394" from="stg_318" to="empty_5" fromId="318" toId="87">
</dataflow>
<dataflow id="395" from="indvar8" to="indvar_next9" fromId="85" toId="88">
</dataflow>
<dataflow id="396" from="stg_323" to="indvar_next9" fromId="323" toId="88">
</dataflow>
<dataflow id="397" from="exitcond1" to="stg_89" fromId="86" toId="89">
</dataflow>
<dataflow id="398" from="_ssdm_op_Read.m_axi.floatP" to="memory_inout_addr_1_read" fromId="326" toId="90">
</dataflow>
<dataflow id="399" from="memory_inout_addr_1" to="memory_inout_addr_1_read" fromId="77" toId="90">
</dataflow>
<dataflow id="400" from="_ssdm_op_SpecRegionBegin" to="burstread_rbegin1" fromId="329" toId="91">
</dataflow>
<dataflow id="401" from="burstread_OC_region_str" to="burstread_rbegin1" fromId="331" toId="91">
</dataflow>
<dataflow id="402" from="_ssdm_op_SpecPipeline" to="empty_6" fromId="333" toId="92">
</dataflow>
<dataflow id="403" from="stg_220" to="empty_6" fromId="220" toId="92">
</dataflow>
<dataflow id="404" from="stg_220" to="empty_6" fromId="220" toId="92">
</dataflow>
<dataflow id="405" from="stg_220" to="empty_6" fromId="220" toId="92">
</dataflow>
<dataflow id="406" from="stg_223" to="empty_6" fromId="223" toId="92">
</dataflow>
<dataflow id="408" from="p_str2" to="empty_6" fromId="407" toId="92">
</dataflow>
<dataflow id="409" from="_ssdm_op_SpecLoopName" to="stg_93" fromId="341" toId="93">
</dataflow>
<dataflow id="411" from="memcpy_OC_foo_IC_unsigned_AC_i_1" to="stg_93" fromId="410" toId="93">
</dataflow>
<dataflow id="412" from="indvar8" to="tmp_7" fromId="85" toId="94">
</dataflow>
<dataflow id="413" from="x_in_in_int" to="x_in_in_int_addr" fromId="186" toId="95">
</dataflow>
<dataflow id="414" from="stg_347" to="x_in_in_int_addr" fromId="347" toId="95">
</dataflow>
<dataflow id="415" from="tmp_7" to="x_in_in_int_addr" fromId="94" toId="95">
</dataflow>
<dataflow id="416" from="memory_inout_addr_1_read" to="stg_96" fromId="90" toId="96">
</dataflow>
<dataflow id="417" from="x_in_in_int_addr" to="stg_96" fromId="95" toId="96">
</dataflow>
<dataflow id="418" from="_ssdm_op_SpecRegionEnd" to="burstread_rend16" fromId="352" toId="97">
</dataflow>
<dataflow id="419" from="burstread_OC_region_str" to="burstread_rend16" fromId="331" toId="97">
</dataflow>
<dataflow id="420" from="burstread_rbegin1" to="burstread_rend16" fromId="91" toId="97">
</dataflow>
<dataflow id="422" from="foo_foo_user" to="stg_99" fromId="421" toId="99">
</dataflow>
<dataflow id="423" from="block_in_int" to="stg_99" fromId="185" toId="99">
</dataflow>
<dataflow id="424" from="x_in_in_int" to="stg_99" fromId="186" toId="99">
</dataflow>
<dataflow id="425" from="y_out_out_int" to="stg_99" fromId="33" toId="99">
</dataflow>
<dataflow id="426" from="foo_foo_user" to="stg_100" fromId="421" toId="100">
</dataflow>
<dataflow id="427" from="block_in_int" to="stg_100" fromId="185" toId="100">
</dataflow>
<dataflow id="428" from="x_in_in_int" to="stg_100" fromId="186" toId="100">
</dataflow>
<dataflow id="429" from="y_out_out_int" to="stg_100" fromId="33" toId="100">
</dataflow>
<dataflow id="430" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_5" fromId="273" toId="101">
</dataflow>
<dataflow id="431" from="byte_y_out_out_offset_read" to="tmp_5" fromId="39" toId="101">
</dataflow>
<dataflow id="432" from="stg_276" to="tmp_5" fromId="276" toId="101">
</dataflow>
<dataflow id="433" from="tmp_5" to="stg_102" fromId="101" toId="102">
</dataflow>
<dataflow id="434" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="tmp_9_cast" fromId="279" toId="103">
</dataflow>
<dataflow id="435" from="byte_y_out_out_offset_read" to="tmp_9_cast" fromId="39" toId="103">
</dataflow>
<dataflow id="436" from="stg_282" to="tmp_9_cast" fromId="282" toId="103">
</dataflow>
<dataflow id="437" from="stg_276" to="tmp_9_cast" fromId="276" toId="103">
</dataflow>
<dataflow id="438" from="tmp_9_cast" to="tmp_6" fromId="103" toId="104">
</dataflow>
<dataflow id="439" from="memory_inout" to="memory_inout_addr_2" fromId="184" toId="105">
</dataflow>
<dataflow id="440" from="tmp_6" to="memory_inout_addr_2" fromId="104" toId="105">
</dataflow>
<dataflow id="442" from="_ssdm_op_WriteReq.m_axi.floatP" to="p_wr_req" fromId="441" toId="106">
</dataflow>
<dataflow id="443" from="memory_inout_addr_2" to="p_wr_req" fromId="105" toId="106">
</dataflow>
<dataflow id="444" from="stg_291" to="p_wr_req" fromId="291" toId="106">
</dataflow>
<dataflow id="445" from="stg_308" to="indvar1" fromId="308" toId="108">
<condition id="149">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="446" from="stg_107" to="indvar1" fromId="107" toId="108">
</dataflow>
<dataflow id="447" from="indvar_next1" to="indvar1" fromId="111" toId="108">
<BackEdge/>
<condition id="150">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="448" from="stg_122" to="indvar1" fromId="122" toId="108">
<BackEdge/>
</dataflow>
<dataflow id="449" from="indvar1" to="exitcond2" fromId="108" toId="109">
</dataflow>
<dataflow id="450" from="stg_314" to="exitcond2" fromId="314" toId="109">
</dataflow>
<dataflow id="451" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="316" toId="110">
</dataflow>
<dataflow id="452" from="stg_318" to="empty_7" fromId="318" toId="110">
</dataflow>
<dataflow id="453" from="stg_318" to="empty_7" fromId="318" toId="110">
</dataflow>
<dataflow id="454" from="stg_318" to="empty_7" fromId="318" toId="110">
</dataflow>
<dataflow id="455" from="indvar1" to="indvar_next1" fromId="108" toId="111">
</dataflow>
<dataflow id="456" from="stg_323" to="indvar_next1" fromId="323" toId="111">
</dataflow>
<dataflow id="457" from="exitcond2" to="stg_112" fromId="109" toId="112">
</dataflow>
<dataflow id="458" from="indvar1" to="tmp_s" fromId="108" toId="113">
</dataflow>
<dataflow id="459" from="y_out_out_int" to="y_out_out_int_addr" fromId="33" toId="114">
</dataflow>
<dataflow id="460" from="stg_347" to="y_out_out_int_addr" fromId="347" toId="114">
</dataflow>
<dataflow id="461" from="tmp_s" to="y_out_out_int_addr" fromId="113" toId="114">
</dataflow>
<dataflow id="462" from="y_out_out_int_addr" to="y_out_out_int_load" fromId="114" toId="115">
</dataflow>
<dataflow id="463" from="y_out_out_int_addr" to="y_out_out_int_load" fromId="114" toId="116">
</dataflow>
<dataflow id="464" from="_ssdm_op_SpecRegionBegin" to="burstwrite_rbegin" fromId="329" toId="117">
</dataflow>
<dataflow id="466" from="burstwrite_OC_region_str" to="burstwrite_rbegin" fromId="465" toId="117">
</dataflow>
<dataflow id="467" from="_ssdm_op_SpecPipeline" to="empty_8" fromId="333" toId="118">
</dataflow>
<dataflow id="468" from="stg_220" to="empty_8" fromId="220" toId="118">
</dataflow>
<dataflow id="469" from="stg_220" to="empty_8" fromId="220" toId="118">
</dataflow>
<dataflow id="470" from="stg_220" to="empty_8" fromId="220" toId="118">
</dataflow>
<dataflow id="471" from="stg_223" to="empty_8" fromId="223" toId="118">
</dataflow>
<dataflow id="473" from="p_str15" to="empty_8" fromId="472" toId="118">
</dataflow>
<dataflow id="474" from="_ssdm_op_SpecLoopName" to="stg_119" fromId="341" toId="119">
</dataflow>
<dataflow id="476" from="memcpy_OC_memory_inout_OC_y_ou" to="stg_119" fromId="475" toId="119">
</dataflow>
<dataflow id="478" from="_ssdm_op_Write.m_axi.floatP" to="stg_120" fromId="477" toId="120">
</dataflow>
<dataflow id="479" from="memory_inout_addr_2" to="stg_120" fromId="105" toId="120">
</dataflow>
<dataflow id="480" from="y_out_out_int_load" to="stg_120" fromId="116" toId="120">
</dataflow>
<dataflow id="481" from="_ssdm_op_SpecRegionEnd" to="burstwrite_rend" fromId="352" toId="121">
</dataflow>
<dataflow id="482" from="burstwrite_OC_region_str" to="burstwrite_rend" fromId="465" toId="121">
</dataflow>
<dataflow id="483" from="burstwrite_rbegin" to="burstwrite_rend" fromId="117" toId="121">
</dataflow>
<dataflow id="485" from="_ssdm_op_WriteResp.m_axi.floatP" to="p_wr_resp" fromId="484" toId="123">
</dataflow>
<dataflow id="486" from="memory_inout_addr_2" to="p_wr_resp" fromId="105" toId="123">
</dataflow>
<dataflow id="487" from="_ssdm_op_WriteResp.m_axi.floatP" to="p_wr_resp" fromId="484" toId="124">
</dataflow>
<dataflow id="488" from="memory_inout_addr_2" to="p_wr_resp" fromId="105" toId="124">
</dataflow>
<dataflow id="489" from="_ssdm_op_WriteResp.m_axi.floatP" to="p_wr_resp" fromId="484" toId="125">
</dataflow>
<dataflow id="490" from="memory_inout_addr_2" to="p_wr_resp" fromId="105" toId="125">
</dataflow>
<dataflow id="491" from="_ssdm_op_WriteResp.m_axi.floatP" to="p_wr_resp" fromId="484" toId="126">
</dataflow>
<dataflow id="492" from="memory_inout_addr_2" to="p_wr_resp" fromId="105" toId="126">
</dataflow>
<dataflow id="493" from="tmp" to="stg_2" fromId="47" toId="2">
</dataflow>
<dataflow id="494" from="exitcond" to="stg_10" fromId="60" toId="10">
</dataflow>
<dataflow id="495" from="exitcond" to="stg_11" fromId="60" toId="11">
</dataflow>
<dataflow id="496" from="tmp_2" to="stg_12" fromId="73" toId="12">
</dataflow>
<dataflow id="497" from="exitcond1" to="stg_19" fromId="86" toId="19">
</dataflow>
<dataflow id="498" from="exitcond1" to="stg_20" fromId="86" toId="20">
</dataflow>
<dataflow id="499" from="tmp_5" to="stg_22" fromId="101" toId="22">
</dataflow>
<dataflow id="500" from="exitcond2" to="stg_23" fromId="109" toId="23">
</dataflow>
<dataflow id="501" from="exitcond2" to="stg_24" fromId="109" toId="24">
</dataflow>
<dataflow id="502" from="exitcond2" to="stg_25" fromId="109" toId="25">
</dataflow>
<dataflow id="503" from="tmp_5" to="stg_29" fromId="101" toId="29">
</dataflow>
<dataflow id="504" from="exitcond" to="stg_9" fromId="60" toId="9">
</dataflow>
<dataflow id="505" from="exitcond1" to="stg_18" fromId="86" toId="18">
</dataflow>
<dataflow id="506" from="tmp_5" to="stg_23" fromId="101" toId="23">
</dataflow>
<dataflow id="507" from="tmp_5" to="stg_24" fromId="101" toId="24">
</dataflow>
<dataflow id="508" from="tmp_5" to="stg_25" fromId="101" toId="25">
</dataflow>
</dataflows>


</stg>
