\subsection{arch Architecture Reference}
\label{classdac__data__sim_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=172pt]{d0/d26/classdac__data__sim_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf read\+\_\+samples}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf A\+I\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+Q\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf B\+I\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf B\+Q\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Files}
 \begin{DoxyCompactItemize}
\item 
{\bf fp} {\bfseries \textcolor{vhdlchar}{text}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 36} of file {\bf dac\+\_\+data\+\_\+sim.\+vhd}.



\subsubsection{Member Function Documentation}
\index{dac\+\_\+data\+\_\+sim\+::arch@{dac\+\_\+data\+\_\+sim\+::arch}!read\+\_\+samples@{read\+\_\+samples}}
\index{read\+\_\+samples@{read\+\_\+samples}!dac\+\_\+data\+\_\+sim\+::arch@{dac\+\_\+data\+\_\+sim\+::arch}}
\paragraph[{read\+\_\+samplesreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} read\+\_\+samples(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdac__data__sim_1_1arch_a12fa9dda0be7acc977355ebf95af7236}


Definition at line {\bf 50} of file {\bf dac\+\_\+data\+\_\+sim.\+vhd}.



\subsubsection{Member Data Documentation}
\index{dac\+\_\+data\+\_\+sim\+::arch@{dac\+\_\+data\+\_\+sim\+::arch}!A\+I\+\_\+reg@{A\+I\+\_\+reg}}
\index{A\+I\+\_\+reg@{A\+I\+\_\+reg}!dac\+\_\+data\+\_\+sim\+::arch@{dac\+\_\+data\+\_\+sim\+::arch}}
\paragraph[{A\+I\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+I\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdac__data__sim_1_1arch_a4f8f836b9317322fa09310489f6055fe}


Definition at line {\bf 38} of file {\bf dac\+\_\+data\+\_\+sim.\+vhd}.

\index{dac\+\_\+data\+\_\+sim\+::arch@{dac\+\_\+data\+\_\+sim\+::arch}!A\+Q\+\_\+reg@{A\+Q\+\_\+reg}}
\index{A\+Q\+\_\+reg@{A\+Q\+\_\+reg}!dac\+\_\+data\+\_\+sim\+::arch@{dac\+\_\+data\+\_\+sim\+::arch}}
\paragraph[{A\+Q\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+Q\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdac__data__sim_1_1arch_a6f5d1370dd6ad29e1183bf51bdffc63c}


Definition at line {\bf 39} of file {\bf dac\+\_\+data\+\_\+sim.\+vhd}.

\index{dac\+\_\+data\+\_\+sim\+::arch@{dac\+\_\+data\+\_\+sim\+::arch}!B\+I\+\_\+reg@{B\+I\+\_\+reg}}
\index{B\+I\+\_\+reg@{B\+I\+\_\+reg}!dac\+\_\+data\+\_\+sim\+::arch@{dac\+\_\+data\+\_\+sim\+::arch}}
\paragraph[{B\+I\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf B\+I\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdac__data__sim_1_1arch_a37b6f8c1b90887e79a5920da0f3a9887}


Definition at line {\bf 40} of file {\bf dac\+\_\+data\+\_\+sim.\+vhd}.

\index{dac\+\_\+data\+\_\+sim\+::arch@{dac\+\_\+data\+\_\+sim\+::arch}!B\+Q\+\_\+reg@{B\+Q\+\_\+reg}}
\index{B\+Q\+\_\+reg@{B\+Q\+\_\+reg}!dac\+\_\+data\+\_\+sim\+::arch@{dac\+\_\+data\+\_\+sim\+::arch}}
\paragraph[{B\+Q\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf B\+Q\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdac__data__sim_1_1arch_a49c4ef2c671cb1b1dafab32c9c37ffbd}


Definition at line {\bf 41} of file {\bf dac\+\_\+data\+\_\+sim.\+vhd}.

\index{dac\+\_\+data\+\_\+sim\+::arch@{dac\+\_\+data\+\_\+sim\+::arch}!fp@{fp}}
\index{fp@{fp}!dac\+\_\+data\+\_\+sim\+::arch@{dac\+\_\+data\+\_\+sim\+::arch}}
\paragraph[{fp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fp} {\bfseries \textcolor{vhdlchar}{text}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [File]}}\label{classdac__data__sim_1_1arch_a2659ff282ca7786f0ef17543598533fa}


Definition at line {\bf 43} of file {\bf dac\+\_\+data\+\_\+sim.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/fifo2diq/sim/{\bf dac\+\_\+data\+\_\+sim.\+vhd}\end{DoxyCompactItemize}
