{
  "design": {
    "design_info": {
      "boundary_crc": "0xC1064037E5F397CA",
      "design_src": "D:/Documents/Xilinx/CNN_FPGA/Vivado/src/bd/Convo_core/Convo_core.bd",
      "device": "xc7z020clg400-1",
      "name": "Convo_core_inst_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true",
      "variant": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "blk_mem_gen_2": "",
      "blk_mem_gen_3": "",
      "blk_mem_gen_4": "",
      "load_weight_0": "",
      "BRAM_selector_0": "",
      "pipeline_0": "",
      "load_weight_ctrl_0": "",
      "computing_core_0": "",
      "load_activation_0": ""
    },
    "interface_ports": {
      "BRAM_weight_AXI_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "strong"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "strong"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "strong"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "strong"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "BRAM_weight_AXI_1_addr",
            "direction": "I"
          },
          "CLK": {
            "physical_name": "BRAM_weight_AXI_1_clk",
            "direction": "I"
          },
          "DIN": {
            "physical_name": "BRAM_weight_AXI_1_din",
            "direction": "I"
          },
          "DOUT": {
            "physical_name": "BRAM_weight_AXI_1_dout",
            "direction": "O"
          },
          "EN": {
            "physical_name": "BRAM_weight_AXI_1_en",
            "direction": "I"
          },
          "RST": {
            "physical_name": "BRAM_weight_AXI_1_rst",
            "direction": "I"
          },
          "WE": {
            "physical_name": "BRAM_weight_AXI_1_we",
            "direction": "I"
          }
        }
      },
      "BRAM_weight_AXI_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "strong"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "strong"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "strong"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "strong"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "BRAM_weight_AXI_0_addr",
            "direction": "I"
          },
          "CLK": {
            "physical_name": "BRAM_weight_AXI_0_clk",
            "direction": "I"
          },
          "DIN": {
            "physical_name": "BRAM_weight_AXI_0_din",
            "direction": "I"
          },
          "DOUT": {
            "physical_name": "BRAM_weight_AXI_0_dout",
            "direction": "O"
          },
          "EN": {
            "physical_name": "BRAM_weight_AXI_0_en",
            "direction": "I"
          },
          "RST": {
            "physical_name": "BRAM_weight_AXI_0_rst",
            "direction": "I"
          },
          "WE": {
            "physical_name": "BRAM_weight_AXI_0_we",
            "direction": "I"
          }
        }
      },
      "BRAM_weight_AXI_2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "strong"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "strong"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "strong"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "strong"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "BRAM_weight_AXI_2_addr",
            "direction": "I"
          },
          "CLK": {
            "physical_name": "BRAM_weight_AXI_2_clk",
            "direction": "I"
          },
          "DIN": {
            "physical_name": "BRAM_weight_AXI_2_din",
            "direction": "I"
          },
          "DOUT": {
            "physical_name": "BRAM_weight_AXI_2_dout",
            "direction": "O"
          },
          "EN": {
            "physical_name": "BRAM_weight_AXI_2_en",
            "direction": "I"
          },
          "RST": {
            "physical_name": "BRAM_weight_AXI_2_rst",
            "direction": "I"
          },
          "WE": {
            "physical_name": "BRAM_weight_AXI_2_we",
            "direction": "I"
          }
        }
      },
      "BRAM_weight_AXI_3": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "strong"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "strong"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "strong"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "strong"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "BRAM_weight_AXI_3_addr",
            "direction": "I"
          },
          "CLK": {
            "physical_name": "BRAM_weight_AXI_3_clk",
            "direction": "I"
          },
          "DIN": {
            "physical_name": "BRAM_weight_AXI_3_din",
            "direction": "I"
          },
          "DOUT": {
            "physical_name": "BRAM_weight_AXI_3_dout",
            "direction": "O"
          },
          "EN": {
            "physical_name": "BRAM_weight_AXI_3_en",
            "direction": "I"
          },
          "RST": {
            "physical_name": "BRAM_weight_AXI_3_rst",
            "direction": "I"
          },
          "WE": {
            "physical_name": "BRAM_weight_AXI_3_we",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst",
            "value_src": "strong"
          },
          "CLK_DOMAIN": {
            "value": "Multi_convo_core_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "strong"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "out_psum0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "out_psum1": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "out_psum2": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "out_psum3": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "out_psum_vld": {
        "direction": "O"
      },
      "stride": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "width_input_img": {
        "direction": "I",
        "left": "11",
        "right": "0"
      },
      "channel_input_img": {
        "direction": "I",
        "left": "11",
        "right": "0"
      },
      "init_signal": {
        "direction": "I"
      },
      "en": {
        "direction": "I"
      },
      "weight_size_1_16": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "weight_end": {
        "direction": "O"
      },
      "accum_done": {
        "direction": "I"
      },
      "BRAM_img_sel": {
        "direction": "I"
      },
      "BRAM_img_AXI_addr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BRAM_img_AXI_din": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BRAM_img_AXI_dout": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BRAM_img_AXI_en": {
        "direction": "I"
      },
      "BRAM_img_AXI_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "strong"
          }
        }
      },
      "BRAM_img_AXI_wen": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "channel_end": {
        "direction": "O"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Convo_core_inst_1_blk_mem_gen_0_0",
        "xci_path": "ip\\Convo_core_inst_1_blk_mem_gen_0_0\\Convo_core_inst_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../program/bram_weight_init/bram_weight_init_0.coe"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Convo_core_inst_1_blk_mem_gen_1_0",
        "xci_path": "ip\\Convo_core_inst_1_blk_mem_gen_1_0\\Convo_core_inst_1_blk_mem_gen_1_0.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../program/bram_weight_init/bram_weight_init_1.coe"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Convo_core_inst_1_blk_mem_gen_2_0",
        "xci_path": "ip\\Convo_core_inst_1_blk_mem_gen_2_0\\Convo_core_inst_1_blk_mem_gen_2_0.xci",
        "inst_hier_path": "blk_mem_gen_2",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../program/bram_weight_init/bram_weight_init_2.coe"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Convo_core_inst_1_blk_mem_gen_3_0",
        "xci_path": "ip\\Convo_core_inst_1_blk_mem_gen_3_0\\Convo_core_inst_1_blk_mem_gen_3_0.xci",
        "inst_hier_path": "blk_mem_gen_3",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../program/bram_weight_init/bram_weight_init_3.coe"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_4": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Convo_core_inst_1_blk_mem_gen_4_0",
        "xci_path": "ip\\Convo_core_inst_1_blk_mem_gen_4_0\\Convo_core_inst_1_blk_mem_gen_4_0.xci",
        "inst_hier_path": "blk_mem_gen_4",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../program/bram_input_init/bram_input_init_0.coe"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "load_weight_0": {
        "vlnv": "xilinx.com:module_ref:load_weight:1.0",
        "xci_name": "Convo_core_inst_1_load_weight_0_0",
        "xci_path": "ip\\Convo_core_inst_1_load_weight_0_0\\Convo_core_inst_1_load_weight_0_0.xci",
        "inst_hier_path": "load_weight_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "load_weight",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Multi_convo_core_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "load_start": {
            "direction": "I"
          },
          "weight_size": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "load_end": {
            "direction": "O"
          },
          "weight_end": {
            "direction": "O"
          },
          "weight0": {
            "direction": "O",
            "left": "71",
            "right": "0"
          },
          "weight1": {
            "direction": "O",
            "left": "71",
            "right": "0"
          },
          "weight2": {
            "direction": "O",
            "left": "71",
            "right": "0"
          },
          "weight3": {
            "direction": "O",
            "left": "71",
            "right": "0"
          },
          "BRAM_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "BRAM_rst",
                "value_src": "constant"
              }
            }
          },
          "BRAM_en": {
            "direction": "O"
          },
          "BRAM_rst": {
            "type": "rst",
            "direction": "O"
          },
          "BRAM_din": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_wen": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "BRAM_0_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_0_dout": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_1_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_1_dout": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_2_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_2_dout": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_3_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_3_dout": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "BRAM_selector_0": {
        "vlnv": "xilinx.com:module_ref:BRAM_selector:1.0",
        "xci_name": "Convo_core_inst_1_BRAM_selector_0_0",
        "xci_path": "ip\\Convo_core_inst_1_BRAM_selector_0_0\\Convo_core_inst_1_BRAM_selector_0_0.xci",
        "inst_hier_path": "BRAM_selector_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BRAM_selector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "Convo_core_inst_1_load_activation_0_0_BRAM_clk",
                "value_src": "default_prop"
              }
            }
          },
          "sel": {
            "direction": "I"
          },
          "BRAM_in1_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_in1_din": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_in1_dout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_in1_en": {
            "direction": "I"
          },
          "BRAM_in1_rst": {
            "type": "rst",
            "direction": "I"
          },
          "BRAM_in1_wen": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BRAM_in2_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_in2_din": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_in2_dout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_in2_en": {
            "direction": "I"
          },
          "BRAM_in2_rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "BRAM_in2_wen": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BRAM_out_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_out_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "BRAM_out_rst",
                "value_src": "constant"
              }
            }
          },
          "BRAM_out_din": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_out_dout": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_out_en": {
            "direction": "O"
          },
          "BRAM_out_rst": {
            "type": "rst",
            "direction": "O"
          },
          "BRAM_out_wen": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "pipeline_0": {
        "vlnv": "xilinx.com:module_ref:pipeline:1.0",
        "xci_name": "Convo_core_inst_1_pipeline_0_0",
        "xci_path": "ip\\Convo_core_inst_1_pipeline_0_0\\Convo_core_inst_1_pipeline_0_0.xci",
        "inst_hier_path": "pipeline_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pipeline",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Multi_convo_core_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "en": {
            "direction": "I"
          },
          "init_signal": {
            "direction": "I"
          },
          "activate_ready": {
            "direction": "I"
          },
          "weight_ready": {
            "direction": "I"
          },
          "core_end": {
            "direction": "I"
          },
          "start_core": {
            "direction": "O"
          },
          "start_load": {
            "direction": "O"
          }
        }
      },
      "load_weight_ctrl_0": {
        "vlnv": "xilinx.com:module_ref:load_weight_ctrl:1.0",
        "xci_name": "Convo_core_inst_1_load_weight_ctrl_0_0",
        "xci_path": "ip\\Convo_core_inst_1_load_weight_ctrl_0_0\\Convo_core_inst_1_load_weight_ctrl_0_0.xci",
        "inst_hier_path": "load_weight_ctrl_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "load_weight_ctrl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Multi_convo_core_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "init": {
            "direction": "I"
          },
          "load_done": {
            "direction": "I"
          },
          "channel_end": {
            "direction": "I"
          },
          "core_end": {
            "direction": "I"
          },
          "weight0_in": {
            "direction": "I",
            "left": "71",
            "right": "0"
          },
          "weight1_in": {
            "direction": "I",
            "left": "71",
            "right": "0"
          },
          "weight2_in": {
            "direction": "I",
            "left": "71",
            "right": "0"
          },
          "weight3_in": {
            "direction": "I",
            "left": "71",
            "right": "0"
          },
          "weight0_out": {
            "direction": "O",
            "left": "71",
            "right": "0"
          },
          "weight1_out": {
            "direction": "O",
            "left": "71",
            "right": "0"
          },
          "weight2_out": {
            "direction": "O",
            "left": "71",
            "right": "0"
          },
          "weight3_out": {
            "direction": "O",
            "left": "71",
            "right": "0"
          },
          "buffer_ready": {
            "direction": "O"
          },
          "load_start": {
            "direction": "O"
          }
        }
      },
      "computing_core_0": {
        "vlnv": "xilinx.com:module_ref:computing_core:1.0",
        "xci_name": "Convo_core_inst_1_computing_core_0_0",
        "xci_path": "ip\\Convo_core_inst_1_computing_core_0_0\\Convo_core_inst_1_computing_core_0_0.xci",
        "inst_hier_path": "computing_core_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "computing_core",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Multi_convo_core_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "load_done": {
            "direction": "I"
          },
          "activate0": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "activate1": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "activate2": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "weight0": {
            "direction": "I",
            "left": "71",
            "right": "0"
          },
          "weight1": {
            "direction": "I",
            "left": "71",
            "right": "0"
          },
          "weight2": {
            "direction": "I",
            "left": "71",
            "right": "0"
          },
          "weight3": {
            "direction": "I",
            "left": "71",
            "right": "0"
          },
          "out_psum0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "out_psum1": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "out_psum2": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "out_psum3": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "out_psum_vld": {
            "direction": "O"
          }
        }
      },
      "load_activation_0": {
        "vlnv": "xilinx.com:module_ref:load_activation:1.0",
        "xci_name": "Convo_core_inst_1_load_activation_0_0",
        "xci_path": "ip\\Convo_core_inst_1_load_activation_0_0\\Convo_core_inst_1_load_activation_0_0.xci",
        "inst_hier_path": "load_activation_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "load_activation",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Multi_convo_core_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "stride": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "width": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "channel": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "load_start": {
            "direction": "I"
          },
          "activate0": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "activate1": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "activate2": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "done": {
            "direction": "O"
          },
          "channel_end": {
            "direction": "O"
          },
          "BRAM_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "BRAM_rst",
                "value_src": "constant"
              }
            }
          },
          "BRAM_en": {
            "direction": "O"
          },
          "BRAM_rst": {
            "type": "rst",
            "direction": "O"
          },
          "BRAM_din": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_wen": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "BRAM_0_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_0_dout": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_1_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_1_dout": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "BRAM_PORTB_0_1": {
        "interface_ports": [
          "BRAM_weight_AXI_1",
          "blk_mem_gen_1/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_1_1": {
        "interface_ports": [
          "BRAM_weight_AXI_0",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_2_1": {
        "interface_ports": [
          "BRAM_weight_AXI_2",
          "blk_mem_gen_2/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_3_1": {
        "interface_ports": [
          "BRAM_weight_AXI_3",
          "blk_mem_gen_3/BRAM_PORTB"
        ]
      }
    },
    "nets": {
      "BRAM_in2_addr_0_1": {
        "ports": [
          "BRAM_img_AXI_addr",
          "BRAM_selector_0/BRAM_in2_addr"
        ]
      },
      "BRAM_in2_din_0_1": {
        "ports": [
          "BRAM_img_AXI_din",
          "BRAM_selector_0/BRAM_in2_din"
        ]
      },
      "BRAM_in2_en_0_1": {
        "ports": [
          "BRAM_img_AXI_en",
          "BRAM_selector_0/BRAM_in2_en"
        ]
      },
      "BRAM_in2_rst_0_1": {
        "ports": [
          "BRAM_img_AXI_rst",
          "BRAM_selector_0/BRAM_in2_rst"
        ]
      },
      "BRAM_in2_wen_0_1": {
        "ports": [
          "BRAM_img_AXI_wen",
          "BRAM_selector_0/BRAM_in2_wen"
        ]
      },
      "BRAM_selector_0_BRAM_in1_dout": {
        "ports": [
          "BRAM_selector_0/BRAM_in1_dout",
          "load_activation_0/BRAM_1_dout"
        ]
      },
      "BRAM_selector_0_BRAM_in2_dout": {
        "ports": [
          "BRAM_selector_0/BRAM_in2_dout",
          "BRAM_img_AXI_dout"
        ]
      },
      "BRAM_selector_0_BRAM_out_addr": {
        "ports": [
          "BRAM_selector_0/BRAM_out_addr",
          "blk_mem_gen_4/addrb"
        ]
      },
      "BRAM_selector_0_BRAM_out_clk": {
        "ports": [
          "BRAM_selector_0/BRAM_out_clk",
          "blk_mem_gen_4/clkb"
        ]
      },
      "BRAM_selector_0_BRAM_out_din": {
        "ports": [
          "BRAM_selector_0/BRAM_out_din",
          "blk_mem_gen_4/dinb"
        ]
      },
      "BRAM_selector_0_BRAM_out_en": {
        "ports": [
          "BRAM_selector_0/BRAM_out_en",
          "blk_mem_gen_4/enb"
        ]
      },
      "BRAM_selector_0_BRAM_out_rst": {
        "ports": [
          "BRAM_selector_0/BRAM_out_rst",
          "blk_mem_gen_4/rstb"
        ]
      },
      "BRAM_selector_0_BRAM_out_wen": {
        "ports": [
          "BRAM_selector_0/BRAM_out_wen",
          "blk_mem_gen_4/web"
        ]
      },
      "accum_done_1": {
        "ports": [
          "accum_done",
          "pipeline_0/core_end",
          "load_weight_ctrl_0/core_end"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "load_weight_0/BRAM_0_dout"
        ]
      },
      "blk_mem_gen_1_douta": {
        "ports": [
          "blk_mem_gen_1/douta",
          "load_weight_0/BRAM_1_dout"
        ]
      },
      "blk_mem_gen_2_douta": {
        "ports": [
          "blk_mem_gen_2/douta",
          "load_weight_0/BRAM_2_dout"
        ]
      },
      "blk_mem_gen_3_douta": {
        "ports": [
          "blk_mem_gen_3/douta",
          "load_weight_0/BRAM_3_dout"
        ]
      },
      "blk_mem_gen_4_douta": {
        "ports": [
          "blk_mem_gen_4/douta",
          "load_activation_0/BRAM_0_dout"
        ]
      },
      "blk_mem_gen_4_doutb": {
        "ports": [
          "blk_mem_gen_4/doutb",
          "BRAM_selector_0/BRAM_out_dout"
        ]
      },
      "channel_0_1": {
        "ports": [
          "channel_input_img",
          "load_activation_0/channel"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "load_weight_0/clk",
          "pipeline_0/clk",
          "load_weight_ctrl_0/clk",
          "computing_core_0/clk",
          "load_activation_0/clk"
        ]
      },
      "computing_core_0_out_psum0": {
        "ports": [
          "computing_core_0/out_psum0",
          "out_psum0"
        ]
      },
      "computing_core_0_out_psum1": {
        "ports": [
          "computing_core_0/out_psum1",
          "out_psum1"
        ]
      },
      "computing_core_0_out_psum2": {
        "ports": [
          "computing_core_0/out_psum2",
          "out_psum2"
        ]
      },
      "computing_core_0_out_psum3": {
        "ports": [
          "computing_core_0/out_psum3",
          "out_psum3"
        ]
      },
      "computing_core_0_out_psum_vld": {
        "ports": [
          "computing_core_0/out_psum_vld",
          "out_psum_vld"
        ]
      },
      "en_0_1": {
        "ports": [
          "en",
          "pipeline_0/en"
        ]
      },
      "init_signal_0_1": {
        "ports": [
          "init_signal",
          "pipeline_0/init_signal",
          "load_weight_ctrl_0/init"
        ]
      },
      "load_activation_0_BRAM_0_addr": {
        "ports": [
          "load_activation_0/BRAM_0_addr",
          "blk_mem_gen_4/addra"
        ]
      },
      "load_activation_0_BRAM_1_addr": {
        "ports": [
          "load_activation_0/BRAM_1_addr",
          "BRAM_selector_0/BRAM_in1_addr"
        ]
      },
      "load_activation_0_BRAM_clk": {
        "ports": [
          "load_activation_0/BRAM_clk",
          "blk_mem_gen_4/clka",
          "BRAM_selector_0/clk"
        ]
      },
      "load_activation_0_BRAM_din": {
        "ports": [
          "load_activation_0/BRAM_din",
          "blk_mem_gen_4/dina",
          "BRAM_selector_0/BRAM_in1_din"
        ]
      },
      "load_activation_0_BRAM_en": {
        "ports": [
          "load_activation_0/BRAM_en",
          "blk_mem_gen_4/ena",
          "BRAM_selector_0/BRAM_in1_en"
        ]
      },
      "load_activation_0_BRAM_rst": {
        "ports": [
          "load_activation_0/BRAM_rst",
          "blk_mem_gen_4/rsta",
          "BRAM_selector_0/BRAM_in1_rst"
        ]
      },
      "load_activation_0_BRAM_wen": {
        "ports": [
          "load_activation_0/BRAM_wen",
          "blk_mem_gen_4/wea",
          "BRAM_selector_0/BRAM_in1_wen"
        ]
      },
      "load_activation_0_activate0": {
        "ports": [
          "load_activation_0/activate0",
          "computing_core_0/activate0"
        ]
      },
      "load_activation_0_activate1": {
        "ports": [
          "load_activation_0/activate1",
          "computing_core_0/activate1"
        ]
      },
      "load_activation_0_activate2": {
        "ports": [
          "load_activation_0/activate2",
          "computing_core_0/activate2"
        ]
      },
      "load_activation_0_channel_end": {
        "ports": [
          "load_activation_0/channel_end",
          "channel_end",
          "load_weight_ctrl_0/channel_end"
        ]
      },
      "load_activation_0_done": {
        "ports": [
          "load_activation_0/done",
          "pipeline_0/activate_ready"
        ]
      },
      "load_weight_0_BRAM_0_addr": {
        "ports": [
          "load_weight_0/BRAM_0_addr",
          "blk_mem_gen_0/addra"
        ]
      },
      "load_weight_0_BRAM_1_addr": {
        "ports": [
          "load_weight_0/BRAM_1_addr",
          "blk_mem_gen_1/addra"
        ]
      },
      "load_weight_0_BRAM_2_addr": {
        "ports": [
          "load_weight_0/BRAM_2_addr",
          "blk_mem_gen_3/addra"
        ]
      },
      "load_weight_0_BRAM_3_addr": {
        "ports": [
          "load_weight_0/BRAM_3_addr",
          "blk_mem_gen_2/addra"
        ]
      },
      "load_weight_0_BRAM_clk": {
        "ports": [
          "load_weight_0/BRAM_clk",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_1/clka",
          "blk_mem_gen_3/clka",
          "blk_mem_gen_2/clka"
        ]
      },
      "load_weight_0_BRAM_din": {
        "ports": [
          "load_weight_0/BRAM_din",
          "blk_mem_gen_0/dina",
          "blk_mem_gen_1/dina",
          "blk_mem_gen_3/dina",
          "blk_mem_gen_2/dina"
        ]
      },
      "load_weight_0_BRAM_en": {
        "ports": [
          "load_weight_0/BRAM_en",
          "blk_mem_gen_0/ena",
          "blk_mem_gen_1/ena",
          "blk_mem_gen_3/ena",
          "blk_mem_gen_2/ena"
        ]
      },
      "load_weight_0_BRAM_rst": {
        "ports": [
          "load_weight_0/BRAM_rst",
          "blk_mem_gen_0/rsta",
          "blk_mem_gen_1/rsta",
          "blk_mem_gen_3/rsta",
          "blk_mem_gen_2/rsta"
        ]
      },
      "load_weight_0_BRAM_wen": {
        "ports": [
          "load_weight_0/BRAM_wen",
          "blk_mem_gen_1/wea",
          "blk_mem_gen_0/wea",
          "blk_mem_gen_3/wea",
          "blk_mem_gen_2/wea"
        ]
      },
      "load_weight_0_load_end": {
        "ports": [
          "load_weight_0/load_end",
          "load_weight_ctrl_0/load_done"
        ]
      },
      "load_weight_0_weight0": {
        "ports": [
          "load_weight_0/weight0",
          "load_weight_ctrl_0/weight0_in"
        ]
      },
      "load_weight_0_weight1": {
        "ports": [
          "load_weight_0/weight1",
          "load_weight_ctrl_0/weight1_in"
        ]
      },
      "load_weight_0_weight2": {
        "ports": [
          "load_weight_0/weight2",
          "load_weight_ctrl_0/weight2_in"
        ]
      },
      "load_weight_0_weight3": {
        "ports": [
          "load_weight_0/weight3",
          "load_weight_ctrl_0/weight3_in"
        ]
      },
      "load_weight_0_weight_end": {
        "ports": [
          "load_weight_0/weight_end",
          "weight_end"
        ]
      },
      "load_weight_ctrl_0_buffer_ready": {
        "ports": [
          "load_weight_ctrl_0/buffer_ready",
          "pipeline_0/weight_ready"
        ]
      },
      "load_weight_ctrl_0_load_start": {
        "ports": [
          "load_weight_ctrl_0/load_start",
          "load_weight_0/load_start"
        ]
      },
      "load_weight_ctrl_0_weight0_out": {
        "ports": [
          "load_weight_ctrl_0/weight0_out",
          "computing_core_0/weight0"
        ]
      },
      "load_weight_ctrl_0_weight1_out": {
        "ports": [
          "load_weight_ctrl_0/weight1_out",
          "computing_core_0/weight1"
        ]
      },
      "load_weight_ctrl_0_weight2_out": {
        "ports": [
          "load_weight_ctrl_0/weight2_out",
          "computing_core_0/weight2"
        ]
      },
      "load_weight_ctrl_0_weight3_out": {
        "ports": [
          "load_weight_ctrl_0/weight3_out",
          "computing_core_0/weight3"
        ]
      },
      "pipeline_0_start_core": {
        "ports": [
          "pipeline_0/start_core",
          "computing_core_0/load_done"
        ]
      },
      "pipeline_0_start_load": {
        "ports": [
          "pipeline_0/start_load",
          "load_activation_0/load_start"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst",
          "load_weight_0/rst",
          "pipeline_0/rst",
          "load_weight_ctrl_0/rst",
          "computing_core_0/rst",
          "load_activation_0/rst"
        ]
      },
      "sel_0_1": {
        "ports": [
          "BRAM_img_sel",
          "BRAM_selector_0/sel"
        ]
      },
      "stride_0_1": {
        "ports": [
          "stride",
          "load_activation_0/stride"
        ]
      },
      "weight_size_0_1": {
        "ports": [
          "weight_size_1_16",
          "load_weight_0/weight_size"
        ]
      },
      "width_0_1": {
        "ports": [
          "width_input_img",
          "load_activation_0/width"
        ]
      }
    }
  }
}