{
   Display-PortTypeClock: "true",
   Display-PortTypeReset: "true",
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port dip_switches_8bits -pg 1 -y 240 -defaultsOSRD
preplace port push_buttons_3bits -pg 1 -y 480 -defaultsOSRD
preplace port led_8bits -pg 1 -y 360 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -y 340 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -y 280 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 240 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 3 -y 360 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 3 -y 480 -defaultsOSRD
preplace inst rst_ps8_0_100M -pg 1 -lvl 1 -y 100 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 3 30 380 600 180 890
preplace netloc ps8_0_axi_periph_M02_AXI 1 2 1 880
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 1 N
preplace netloc rst_ps8_0_100M_peripheral_aresetn 1 1 2 610 140 900
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 N
preplace netloc rst_ps8_0_100M_interconnect_aresetn 1 1 1 620
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 910
preplace netloc axi_gpio_0_GPIO 1 3 1 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 20 10 590
preplace netloc axi_gpio_2_GPIO 1 3 1 NJ
preplace netloc axi_gpio_1_GPIO 1 3 1 NJ
levelinfo -pg 1 0 310 750 1010 1130 -top 0 -bot 550
",
}
{
   da_axi4_cnt: "3",
}