Timing Analyzer report for EPT_5M57_AP_M4_Top
Sun Jan 16 15:30:22 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Clock Transfers
 13. Report TCCS
 14. Report RSKM
 15. Unconstrained Paths Summary
 16. Clock Status Summary
 17. Unconstrained Input Ports
 18. Unconstrained Output Ports
 19. Unconstrained Input Ports
 20. Unconstrained Output Ports
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; EPT_5M57_AP_M4_Top                                  ;
; Device Family         ; MAX V                                               ;
; Device Name           ; 5M570ZT100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; SDC File List                                              ;
+------------------------+--------+--------------------------+
; SDC File Path          ; Status ; Read at                  ;
+------------------------+--------+--------------------------+
; EPT_5M57_AP_M4_Top.sdc ; OK     ; Sun Jan 16 15:30:22 2022 ;
+------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+---------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type    ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+---------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; aa[1]      ; Virtual ; 15.150 ; 66.01 MHz ; 0.000 ; 7.575 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }     ;
; CLK_66MHZ  ; Virtual ; 15.150 ; 66.01 MHz ; 0.000 ; 7.575 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }     ;
+------------+---------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


----------------
; Fmax Summary ;
----------------
No paths to report.


-----------------
; Setup Summary ;
-----------------
No paths to report.


----------------
; Hold Summary ;
----------------
No paths to report.


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


-------------------------------
; Minimum Pulse Width Summary ;
-------------------------------
No paths to report.


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+-------------------------------------------------+
; Clock Status Summary                            ;
+-----------+-----------+---------+---------------+
; Target    ; Clock     ; Type    ; Status        ;
+-----------+-----------+---------+---------------+
;           ; CLK_66MHZ ; Virtual ; Constrained   ;
;           ; aa[1]     ; Virtual ; Constrained   ;
; CLK_66MHZ ;           ; Base    ; Unconstrained ;
+-----------+-----------+---------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; LB_IOHA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_IN    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_OUT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; LB_IOHA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LB_IOL[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_IN    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_OUT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Jan 16 15:30:22 2022
Info: Command: quartus_sta EPT_5M57_AP_M4_Top -c EPT_5M57_AP_M4_Top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (335093): The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'EPT_5M57_AP_M4_Top.sdc'
Warning (332060): Node: CLK_66MHZ was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register active_serial_library:ACTIVE_SERIAL_LIBRARY_INST|active_transfer_uart:ACTIVE_TRANSFER_UART_INST|uart_top:uart_inst|uart_transmitter:TX_INST|SDO is being clocked by CLK_66MHZ
Warning (332061): Virtual clock CLK_66MHZ is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock aa[1] is never referenced in any input or output delay assignment.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332140): No fmax paths to report
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4679 megabytes
    Info: Processing ended: Sun Jan 16 15:30:22 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


