A51 MACRO ASSEMBLER  DIO_PRG                                                              12/03/2023 11:06:47 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
OBJECT MODULE PLACED IN .\Objects\DIO_PRG.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE MCAL\DIO_PRG.SRC SET(SMALL) DEBUG PRINT(.\Listings\DIO_PRG.lst) OBJECT(
                      .\Objects\DIO_PRG.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     ; MCAL\DIO_PRG.SRC generated from: MCAL\DIO_PRG.c
                       2     ; COMPILER INVOKED BY:
                       3     ;        C:\Keil_v5\C51\BIN\C51.EXE MCAL\DIO_PRG.c OPTIMIZE(8,SPEED) BROWSE SRC DEBUG OBJEC
                             TEXTEND PRINT(.\Listings\DIO_PRG.lst) TABS(2) OBJECT(.\Objects\DIO_PRG.obj)
                       4     
                       5     $nomod51 
                       6     
                       7     NAME    DIO_PRG
                       8     
  0080                 9     PORT0_Register  DATA    080H
  0090                10     PORT1_Register  DATA    090H
  00A0                11     PORT2_Register  DATA    0A0H
  00B0                12     PORT3_Register  DATA    0B0H
                      13     ?PR?_DIO_SetPinDirection?DIO_PRG         SEGMENT CODE 
                      14     ?PR?_DIO_SetPortDirection?DIO_PRG        SEGMENT CODE 
                      15     ?PR?_DIO_GetPinValue?DIO_PRG             SEGMENT CODE 
                      16     ?PR?_DIO_SetPortValue?DIO_PRG            SEGMENT CODE 
                      17             PUBLIC  _DIO_SetPortValue
                      18             PUBLIC  _DIO_GetPinValue
                      19             PUBLIC  _DIO_SetPortDirection
                      20             PUBLIC  _DIO_SetPinDirection
                      21     ; #include "LIB\STD_TYPES.h"
                      22     ; #include "LIB\BIT_MATH.h"
                      23     ; #include "MCAL\DIO_INT.h"
                      24     ; #include "MCAL\DIO_REG.h"
                      25     ; 
                      26     ; 
                      27     ; /* IO Pins */
                      28     ; void DIO_SetPinDirection (u8 u8PortIdCopy, u8 u8PinIdCopy, u8 u8PinDirCopy)
                      29     
----                  30             RSEG  ?PR?_DIO_SetPinDirection?DIO_PRG
0000                  31     _DIO_SetPinDirection:
                      32             USING   0
                      33                             ; SOURCE LINE # 8
                      34     ;---- Variable 'u8PinIdCopy?041' assigned to Register 'R5' ----
                      35     ;---- Variable 'u8PortIdCopy?040' assigned to Register 'R7' ----
                      36     ;---- Variable 'u8PinDirCopy?042' assigned to Register 'R3' ----
                      37     ; {
                      38                             ; SOURCE LINE # 9
                      39     ;       /* Make sure that the Port ID and Pin ID are in the valid range */
                      40     ;       if ((u8PortIdCopy <= PORT3) && (u8PinIdCopy <= PIN7))
                      41                             ; SOURCE LINE # 11
0000 EF               42             MOV     A,R7
0001 D3               43             SETB    C
0002 9403             44             SUBB    A,#03H
0004 4003             45             JC      $ + 5H
0006 020000   F       46             LJMP    ?C0017
0009 ED               47             MOV     A,R5
000A 9407             48             SUBB    A,#07H
000C 4003             49             JC      $ + 5H
000E 020000   F       50             LJMP    ?C0017
                      51     ;       {
                      52                             ; SOURCE LINE # 12
                      53     ;               if ( u8PinDirCopy == OUTPUT )
                      54                             ; SOURCE LINE # 13
0011 EB               55             MOV     A,R3
0012 6401             56             XRL     A,#01H
A51 MACRO ASSEMBLER  DIO_PRG                                                              12/03/2023 11:06:47 PAGE     2

0014 7049             57             JNZ     ?C0002
                      58     ;               {
                      59                             ; SOURCE LINE # 14
                      60     ;                       /* Check on the Required PORT Number */
                      61     ;                       switch (u8PortIdCopy)
                      62                             ; SOURCE LINE # 16
0016 EF               63             MOV     A,R7
0017 14               64             DEC     A
0018 601B             65             JZ      ?C0005
001A 14               66             DEC     A
001B 6026             67             JZ      ?C0006
001D 14               68             DEC     A
001E 6031             69             JZ      ?C0007
0020 2403             70             ADD     A,#03H
0022 6003             71             JZ      $ + 5H
0024 020000   F       72             LJMP    ?C0017
                      73     ;                       {
                      74                             ; SOURCE LINE # 17
                      75     ;                               case PORT0: SET_BIT(PORT0_Register,u8PinIdCopy); break;
                      76                             ; SOURCE LINE # 18
0027                  77     ?C0004:
0027 A805             78             MOV     R0,AR5
0029 7401             79             MOV     A,#01H
002B 08               80             INC     R0
002C 8002             81             SJMP    ?C0049
002E                  82     ?C0048:
002E C3               83             CLR     C
002F 33               84             RLC     A
0030                  85     ?C0049:
0030 D8FC             86             DJNZ    R0,?C0048
0032 4280             87             ORL     PORT0_Register,A
0034 22               88             RET     
                      89     ;                               case PORT1: SET_BIT(PORT1_Register,u8PinIdCopy); break;
                      90                             ; SOURCE LINE # 19
0035                  91     ?C0005:
0035 A805             92             MOV     R0,AR5
0037 7401             93             MOV     A,#01H
0039 08               94             INC     R0
003A 8002             95             SJMP    ?C0051
003C                  96     ?C0050:
003C C3               97             CLR     C
003D 33               98             RLC     A
003E                  99     ?C0051:
003E D8FC            100             DJNZ    R0,?C0050
0040 4290            101             ORL     PORT1_Register,A
0042 22              102             RET     
                     103     ;                               case PORT2: SET_BIT(PORT2_Register,u8PinIdCopy); break;
                     104                             ; SOURCE LINE # 20
0043                 105     ?C0006:
0043 A805            106             MOV     R0,AR5
0045 7401            107             MOV     A,#01H
0047 08              108             INC     R0
0048 8002            109             SJMP    ?C0053
004A                 110     ?C0052:
004A C3              111             CLR     C
004B 33              112             RLC     A
004C                 113     ?C0053:
004C D8FC            114             DJNZ    R0,?C0052
004E 42A0            115             ORL     PORT2_Register,A
0050 22              116             RET     
                     117     ;                               case PORT3: SET_BIT(PORT3_Register,u8PinIdCopy); break;
                     118                             ; SOURCE LINE # 21
0051                 119     ?C0007:
0051 A805            120             MOV     R0,AR5
0053 7401            121             MOV     A,#01H
0055 08              122             INC     R0
A51 MACRO ASSEMBLER  DIO_PRG                                                              12/03/2023 11:06:47 PAGE     3

0056 8002            123             SJMP    ?C0055
0058                 124     ?C0054:
0058 C3              125             CLR     C
0059 33              126             RLC     A
005A                 127     ?C0055:
005A D8FC            128             DJNZ    R0,?C0054
005C 42B0            129             ORL     PORT3_Register,A
005E 22              130             RET     
                     131     ;                       }
                     132                             ; SOURCE LINE # 22
                     133     ;               }
                     134                             ; SOURCE LINE # 23
005F                 135     ?C0002:
                     136     ; 
                     137     ;               else if ( u8PinDirCopy == INPUT )
                     138                             ; SOURCE LINE # 25
005F EB              139             MOV     A,R3
0060 704B            140             JNZ     ?C0017
                     141     ;               {
                     142                             ; SOURCE LINE # 26
                     143     ;                       /* Check on the Required PORT Number */
                     144     ;                       switch (u8PortIdCopy)
                     145                             ; SOURCE LINE # 28
0062 EF              146             MOV     A,R7
0063 14              147             DEC     A
0064 6019            148             JZ      ?C0012
0066 14              149             DEC     A
0067 6025            150             JZ      ?C0013
0069 14              151             DEC     A
006A 6031            152             JZ      ?C0014
006C 2403            153             ADD     A,#03H
006E 703D            154             JNZ     ?C0017
                     155     ;                       {
                     156                             ; SOURCE LINE # 29
                     157     ;                               case PORT0: CLR_BIT(PORT0_Register,u8PinIdCopy); break;
                     158                             ; SOURCE LINE # 30
0070                 159     ?C0011:
0070 A805            160             MOV     R0,AR5
0072 7401            161             MOV     A,#01H
0074 08              162             INC     R0
0075 8002            163             SJMP    ?C0057
0077                 164     ?C0056:
0077 C3              165             CLR     C
0078 33              166             RLC     A
0079                 167     ?C0057:
0079 D8FC            168             DJNZ    R0,?C0056
007B F4              169             CPL     A
007C 5280            170             ANL     PORT0_Register,A
007E 22              171             RET     
                     172     ;                               case PORT1: CLR_BIT(PORT1_Register,u8PinIdCopy); break;
                     173                             ; SOURCE LINE # 31
007F                 174     ?C0012:
007F A805            175             MOV     R0,AR5
0081 7401            176             MOV     A,#01H
0083 08              177             INC     R0
0084 8002            178             SJMP    ?C0059
0086                 179     ?C0058:
0086 C3              180             CLR     C
0087 33              181             RLC     A
0088                 182     ?C0059:
0088 D8FC            183             DJNZ    R0,?C0058
008A F4              184             CPL     A
008B 5290            185             ANL     PORT1_Register,A
008D 22              186             RET     
                     187     ;                               case PORT2: CLR_BIT(PORT2_Register,u8PinIdCopy); break;
                     188                             ; SOURCE LINE # 32
A51 MACRO ASSEMBLER  DIO_PRG                                                              12/03/2023 11:06:47 PAGE     4

008E                 189     ?C0013:
008E A805            190             MOV     R0,AR5
0090 7401            191             MOV     A,#01H
0092 08              192             INC     R0
0093 8002            193             SJMP    ?C0061
0095                 194     ?C0060:
0095 C3              195             CLR     C
0096 33              196             RLC     A
0097                 197     ?C0061:
0097 D8FC            198             DJNZ    R0,?C0060
0099 F4              199             CPL     A
009A 52A0            200             ANL     PORT2_Register,A
009C 22              201             RET     
                     202     ;                               case PORT3: CLR_BIT(PORT3_Register,u8PinIdCopy); break;
                     203                             ; SOURCE LINE # 33
009D                 204     ?C0014:
009D AF05            205             MOV     R7,AR5
009F A807            206             MOV     R0,AR7
00A1 7401            207             MOV     A,#01H
00A3 08              208             INC     R0
00A4 8002            209             SJMP    ?C0063
00A6                 210     ?C0062:
00A6 C3              211             CLR     C
00A7 33              212             RLC     A
00A8                 213     ?C0063:
00A8 D8FC            214             DJNZ    R0,?C0062
00AA F4              215             CPL     A
00AB 52B0            216             ANL     PORT3_Register,A
                     217     ;                       }
                     218                             ; SOURCE LINE # 34
                     219     ;               }
                     220                             ; SOURCE LINE # 35
                     221     ; 
                     222     ;               else
                     223     ;               {
                     224                             ; SOURCE LINE # 38
                     225     ;                       /* Do nothing, Wrong Direction Required */
                     226     ;               }
                     227                             ; SOURCE LINE # 40
                     228     ;       }
                     229                             ; SOURCE LINE # 41
                     230     ; 
                     231     ;       else
                     232     ;       {
                     233                             ; SOURCE LINE # 44
                     234     ;               /* Do nothing, Error in the Pin ID or PORT ID */
                     235     ;       }
                     236                             ; SOURCE LINE # 46
                     237     ; }
                     238                             ; SOURCE LINE # 47
00AD                 239     ?C0017:
00AD 22              240             RET     
                     241     ; END OF _DIO_SetPinDirection
                     242     
                     243     ; 
                     244     ; void DIO_SetPortDirection (u8 u8PortIdCopy, u8 u8PortDirCopy)
                     245     
----                 246             RSEG  ?PR?_DIO_SetPortDirection?DIO_PRG
0000                 247     _DIO_SetPortDirection:
                     248                             ; SOURCE LINE # 49
                     249     ;---- Variable 'u8PortDirCopy?144' assigned to Register 'R5' ----
                     250     ;---- Variable 'u8PortIdCopy?143' assigned to Register 'R7' ----
                     251     ; {
                     252                             ; SOURCE LINE # 50
                     253     ;       /* Make sure that the Port ID and Pin ID are in the valid range */
                     254     ;               if ( u8PortDirCopy == OUTPUT )
A51 MACRO ASSEMBLER  DIO_PRG                                                              12/03/2023 11:06:47 PAGE     5

                     255                             ; SOURCE LINE # 52
0000 BD011E          256             CJNE    R5,#01H,?C0018
                     257     ;               {
                     258                             ; SOURCE LINE # 53
                     259     ;                       /* Check on the Required PORT Number */
                     260     ;                       switch (u8PortIdCopy)
                     261                             ; SOURCE LINE # 55
0003 EF              262             MOV     A,R7
0004 14              263             DEC     A
0005 600E            264             JZ      ?C0021
0007 14              265             DEC     A
0008 600F            266             JZ      ?C0022
000A 14              267             DEC     A
000B 6010            268             JZ      ?C0023
000D 2403            269             ADD     A,#03H
000F 7030            270             JNZ     ?C0032
                     271     ;                       {
                     272                             ; SOURCE LINE # 56
                     273     ;                               case PORT0: PORT0_Register = 0xff ; break;
                     274                             ; SOURCE LINE # 57
0011                 275     ?C0020:
0011 7580FF          276             MOV     PORT0_Register,#0FFH
0014 22              277             RET     
                     278     ;                               case PORT1: PORT1_Register = 0xff ; break;
                     279                             ; SOURCE LINE # 58
0015                 280     ?C0021:
0015 7590FF          281             MOV     PORT1_Register,#0FFH
0018 22              282             RET     
                     283     ;                               case PORT2: PORT2_Register = 0xff ; break;
                     284                             ; SOURCE LINE # 59
0019                 285     ?C0022:
0019 75A0FF          286             MOV     PORT2_Register,#0FFH
001C 22              287             RET     
                     288     ;                               case PORT3: PORT3_Register = 0xff ; break;
                     289                             ; SOURCE LINE # 60
001D                 290     ?C0023:
001D 75B0FF          291             MOV     PORT3_Register,#0FFH
0020 22              292             RET     
                     293     ;                       }
                     294                             ; SOURCE LINE # 61
                     295     ;               }
                     296                             ; SOURCE LINE # 62
0021                 297     ?C0018:
                     298     ; 
                     299     ;               else if ( u8PortDirCopy == INPUT )
                     300                             ; SOURCE LINE # 64
0021 ED              301             MOV     A,R5
0022 701D            302             JNZ     ?C0032
                     303     ;               {
                     304                             ; SOURCE LINE # 65
                     305     ;                       /* Check on the Required PORT Number */
                     306     ;                       switch (u8PortIdCopy)
                     307                             ; SOURCE LINE # 67
0024 EF              308             MOV     A,R7
0025 14              309             DEC     A
0026 600E            310             JZ      ?C0028
0028 14              311             DEC     A
0029 600F            312             JZ      ?C0029
002B 14              313             DEC     A
002C 6010            314             JZ      ?C0030
002E 2403            315             ADD     A,#03H
0030 700F            316             JNZ     ?C0032
                     317     ;                       {
                     318                             ; SOURCE LINE # 68
                     319     ;                               case PORT0: PORT0_Register = 0x00 ; break;
                     320                             ; SOURCE LINE # 69
A51 MACRO ASSEMBLER  DIO_PRG                                                              12/03/2023 11:06:47 PAGE     6

0032                 321     ?C0027:
0032 E4              322             CLR     A
0033 F580            323             MOV     PORT0_Register,A
0035 22              324             RET     
                     325     ;                               case PORT1: PORT1_Register = 0x00 ; break;
                     326                             ; SOURCE LINE # 70
0036                 327     ?C0028:
0036 E4              328             CLR     A
0037 F590            329             MOV     PORT1_Register,A
0039 22              330             RET     
                     331     ;                               case PORT2: PORT2_Register = 0x00 ; break;
                     332                             ; SOURCE LINE # 71
003A                 333     ?C0029:
003A E4              334             CLR     A
003B F5A0            335             MOV     PORT2_Register,A
003D 22              336             RET     
                     337     ;                               case PORT3: PORT3_Register = 0x00 ; break;
                     338                             ; SOURCE LINE # 72
003E                 339     ?C0030:
003E E4              340             CLR     A
003F F5B0            341             MOV     PORT3_Register,A
                     342     ;                       }
                     343                             ; SOURCE LINE # 73
                     344     ;               }
                     345                             ; SOURCE LINE # 74
                     346     ; 
                     347     ;       else
                     348     ;       {
                     349                             ; SOURCE LINE # 77
                     350     ;               /* Do nothing, Error in  PORT ID */
                     351     ;       }
                     352                             ; SOURCE LINE # 79
                     353     ; }
                     354                             ; SOURCE LINE # 80
0041                 355     ?C0032:
0041 22              356             RET     
                     357     ; END OF _DIO_SetPortDirection
                     358     
                     359     ; 
                     360     ; u8 DIO_GetPinValue(u8 u8PortIdCopy, u8 u8PinIdCopy)
                     361     
----                 362             RSEG  ?PR?_DIO_GetPinValue?DIO_PRG
0000                 363     _DIO_GetPinValue:
                     364             USING   0
                     365                             ; SOURCE LINE # 82
                     366     ;---- Variable 'u8ResultLocal?247' assigned to Register 'R6' ----
                     367     ;---- Variable 'u8PinIdCopy?246' assigned to Register 'R5' ----
                     368     ;---- Variable 'u8PortIdCopy?245' assigned to Register 'R7' ----
                     369     ; {
                     370                             ; SOURCE LINE # 83
                     371     ;       /* Define Local Variable to get the BIT Value */
                     372     ;       u8 u8ResultLocal;
                     373     ;       /* Make sure that the Port ID and Pin ID are in the valid range */
                     374     ;       if ((u8PortIdCopy <= PORT3) && (u8PinIdCopy <= PIN7))
                     375                             ; SOURCE LINE # 87
0000 EF              376             MOV     A,R7
0001 D3              377             SETB    C
0002 9403            378             SUBB    A,#03H
0004 504C            379             JNC     ?C0033
0006 ED              380             MOV     A,R5
0007 9407            381             SUBB    A,#07H
0009 5047            382             JNC     ?C0033
                     383     ;       {
                     384                             ; SOURCE LINE # 88
                     385     ;               /* Check on the Required PORT Number */
                     386     ;               switch (u8PortIdCopy)
A51 MACRO ASSEMBLER  DIO_PRG                                                              12/03/2023 11:06:47 PAGE     7

                     387                             ; SOURCE LINE # 90
000B EF              388             MOV     A,R7
000C 14              389             DEC     A
000D 6017            390             JZ      ?C0036
000F 14              391             DEC     A
0010 6021            392             JZ      ?C0037
0012 14              393             DEC     A
0013 602B            394             JZ      ?C0038
0015 2403            395             ADD     A,#03H
0017 703B            396             JNZ     ?C0039
                     397     ;               {
                     398                             ; SOURCE LINE # 91
                     399     ;                       case PORT0: u8ResultLocal= GET_BIT(PORT0_Register,u8PinIdCopy); bre
                             ak;
                     400                             ; SOURCE LINE # 92
0019                 401     ?C0035:
0019 A805            402             MOV     R0,AR5
001B E580            403             MOV     A,PORT0_Register
001D 08              404             INC     R0
001E 8002            405             SJMP    ?C0065
0020                 406     ?C0064:
0020 C3              407             CLR     C
0021 13              408             RRC     A
0022                 409     ?C0065:
0022 D8FC            410             DJNZ    R0,?C0064
0024 8027            411             SJMP    ?C0074
                     412     ;                       case PORT1: u8ResultLocal= GET_BIT(PORT1_Register,u8PinIdCopy); bre
                             ak;
                     413                             ; SOURCE LINE # 93
0026                 414     ?C0036:
0026 A805            415             MOV     R0,AR5
0028 E590            416             MOV     A,PORT1_Register
002A 08              417             INC     R0
002B 8002            418             SJMP    ?C0067
002D                 419     ?C0066:
002D C3              420             CLR     C
002E 13              421             RRC     A
002F                 422     ?C0067:
002F D8FC            423             DJNZ    R0,?C0066
0031                 424     ?C0072:
0031 801A            425             SJMP    ?C0074
                     426     ;                       case PORT2: u8ResultLocal= GET_BIT(PORT2_Register,u8PinIdCopy); bre
                             ak;
                     427                             ; SOURCE LINE # 94
0033                 428     ?C0037:
0033 A805            429             MOV     R0,AR5
0035 E5A0            430             MOV     A,PORT2_Register
0037 08              431             INC     R0
0038 8002            432             SJMP    ?C0069
003A                 433     ?C0068:
003A C3              434             CLR     C
003B 13              435             RRC     A
003C                 436     ?C0069:
003C D8FC            437             DJNZ    R0,?C0068
003E                 438     ?C0073:
003E 800D            439             SJMP    ?C0074
                     440     ;                       case PORT3: u8ResultLocal= GET_BIT(PORT3_Register,u8PinIdCopy); bre
                             ak;
                     441                             ; SOURCE LINE # 95
0040                 442     ?C0038:
0040 AF05            443             MOV     R7,AR5
0042 A807            444             MOV     R0,AR7
0044 E5B0            445             MOV     A,PORT3_Register
0046 08              446             INC     R0
0047 8002            447             SJMP    ?C0071
0049                 448     ?C0070:
A51 MACRO ASSEMBLER  DIO_PRG                                                              12/03/2023 11:06:47 PAGE     8

0049 C3              449             CLR     C
004A 13              450             RRC     A
004B                 451     ?C0071:
004B D8FC            452             DJNZ    R0,?C0070
004D                 453     ?C0074:
004D 5401            454             ANL     A,#01H
004F FE              455             MOV     R6,A
0050 8002            456             SJMP    ?C0039
                     457     ;               }
                     458                             ; SOURCE LINE # 96
                     459     ;       }
                     460                             ; SOURCE LINE # 97
0052                 461     ?C0033:
                     462     ;       else
                     463     ;       {
                     464                             ; SOURCE LINE # 99
                     465     ;               /* return 0xff in case of error in the Pin ID or PORT ID */
                     466     ;               u8ResultLocal = 0xFF;
                     467                             ; SOURCE LINE # 101
0052 7EFF            468             MOV     R6,#0FFH
                     469     ;       }
                     470                             ; SOURCE LINE # 102
0054                 471     ?C0039:
                     472     ;       return u8ResultLocal;
                     473                             ; SOURCE LINE # 103
0054 AF06            474             MOV     R7,AR6
                     475     ; }
                     476                             ; SOURCE LINE # 104
0056 22              477             RET     
                     478     ; END OF _DIO_GetPinValue
                     479     
                     480     ; void DIO_SetPortValue(u8 u8PortIdCopy,  u8 A_u8PortVal)
                     481     
----                 482             RSEG  ?PR?_DIO_SetPortValue?DIO_PRG
0000                 483     _DIO_SetPortValue:
                     484                             ; SOURCE LINE # 105
                     485     ;---- Variable 'A_u8PortVal?349' assigned to Register 'R5' ----
                     486     ;---- Variable 'u8PortIdCopy?348' assigned to Register 'R7' ----
                     487     ; {
                     488                             ; SOURCE LINE # 106
                     489     ;       if(u8PortIdCopy <= PORT3)
                     490                             ; SOURCE LINE # 107
0000 EF              491             MOV     A,R7
0001 D3              492             SETB    C
0002 9403            493             SUBB    A,#03H
0004 5019            494             JNC     ?C0047
                     495     ;       {
                     496                             ; SOURCE LINE # 108
                     497     ;               switch(u8PortIdCopy)
                     498                             ; SOURCE LINE # 109
0006 EF              499             MOV     A,R7
0007 14              500             DEC     A
0008 600D            501             JZ      ?C0044
000A 14              502             DEC     A
000B 600D            503             JZ      ?C0045
000D 14              504             DEC     A
000E 600D            505             JZ      ?C0046
0010 2403            506             ADD     A,#03H
0012 700B            507             JNZ     ?C0047
                     508     ;               {
                     509                             ; SOURCE LINE # 110
                     510     ;                       case PORT0:
                     511                             ; SOURCE LINE # 111
0014                 512     ?C0043:
                     513     ;                               PORT0_Register= A_u8PortVal; break;
                     514                             ; SOURCE LINE # 112
A51 MACRO ASSEMBLER  DIO_PRG                                                              12/03/2023 11:06:47 PAGE     9

0014 8D80            515             MOV     PORT0_Register,R5
0016 22              516             RET     
                     517     ;                       case PORT1:
                     518                             ; SOURCE LINE # 113
0017                 519     ?C0044:
                     520     ;                               PORT1_Register= A_u8PortVal; break;
                     521                             ; SOURCE LINE # 114
0017 8D90            522             MOV     PORT1_Register,R5
0019 22              523             RET     
                     524     ;                       case PORT2:
                     525                             ; SOURCE LINE # 115
001A                 526     ?C0045:
                     527     ;                               PORT2_Register= A_u8PortVal; break;
                     528                             ; SOURCE LINE # 116
001A 8DA0            529             MOV     PORT2_Register,R5
001C 22              530             RET     
                     531     ;                       case PORT3:
                     532                             ; SOURCE LINE # 117
001D                 533     ?C0046:
                     534     ;                               PORT3_Register= A_u8PortVal; break;
                     535                             ; SOURCE LINE # 118
001D 8DB0            536             MOV     PORT3_Register,R5
                     537     ;               }
                     538                             ; SOURCE LINE # 119
                     539     ;       }
                     540                             ; SOURCE LINE # 120
                     541     ; }
                     542                             ; SOURCE LINE # 121
001F                 543     ?C0047:
001F 22              544             RET     
                     545     ; END OF _DIO_SetPortValue
                     546     
                     547             END
A51 MACRO ASSEMBLER  DIO_PRG                                                              12/03/2023 11:06:47 PAGE    10

SYMBOL TABLE LISTING
------ ----- -------


N A M E                            T Y P E  V A L U E   ATTRIBUTES

?C0002. . . . . . . . . . . . . .  C ADDR   005FH   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0004. . . . . . . . . . . . . .  C ADDR   0027H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0005. . . . . . . . . . . . . .  C ADDR   0035H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0006. . . . . . . . . . . . . .  C ADDR   0043H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0007. . . . . . . . . . . . . .  C ADDR   0051H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0011. . . . . . . . . . . . . .  C ADDR   0070H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0012. . . . . . . . . . . . . .  C ADDR   007FH   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0013. . . . . . . . . . . . . .  C ADDR   008EH   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0014. . . . . . . . . . . . . .  C ADDR   009DH   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0017. . . . . . . . . . . . . .  C ADDR   00ADH   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0018. . . . . . . . . . . . . .  C ADDR   0021H   R   SEG=?PR?_DIO_SETPORTDIRECTION?DIO_PRG
?C0020. . . . . . . . . . . . . .  C ADDR   0011H   R   SEG=?PR?_DIO_SETPORTDIRECTION?DIO_PRG
?C0021. . . . . . . . . . . . . .  C ADDR   0015H   R   SEG=?PR?_DIO_SETPORTDIRECTION?DIO_PRG
?C0022. . . . . . . . . . . . . .  C ADDR   0019H   R   SEG=?PR?_DIO_SETPORTDIRECTION?DIO_PRG
?C0023. . . . . . . . . . . . . .  C ADDR   001DH   R   SEG=?PR?_DIO_SETPORTDIRECTION?DIO_PRG
?C0027. . . . . . . . . . . . . .  C ADDR   0032H   R   SEG=?PR?_DIO_SETPORTDIRECTION?DIO_PRG
?C0028. . . . . . . . . . . . . .  C ADDR   0036H   R   SEG=?PR?_DIO_SETPORTDIRECTION?DIO_PRG
?C0029. . . . . . . . . . . . . .  C ADDR   003AH   R   SEG=?PR?_DIO_SETPORTDIRECTION?DIO_PRG
?C0030. . . . . . . . . . . . . .  C ADDR   003EH   R   SEG=?PR?_DIO_SETPORTDIRECTION?DIO_PRG
?C0032. . . . . . . . . . . . . .  C ADDR   0041H   R   SEG=?PR?_DIO_SETPORTDIRECTION?DIO_PRG
?C0033. . . . . . . . . . . . . .  C ADDR   0052H   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0035. . . . . . . . . . . . . .  C ADDR   0019H   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0036. . . . . . . . . . . . . .  C ADDR   0026H   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0037. . . . . . . . . . . . . .  C ADDR   0033H   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0038. . . . . . . . . . . . . .  C ADDR   0040H   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0039. . . . . . . . . . . . . .  C ADDR   0054H   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0043. . . . . . . . . . . . . .  C ADDR   0014H   R   SEG=?PR?_DIO_SETPORTVALUE?DIO_PRG
?C0044. . . . . . . . . . . . . .  C ADDR   0017H   R   SEG=?PR?_DIO_SETPORTVALUE?DIO_PRG
?C0045. . . . . . . . . . . . . .  C ADDR   001AH   R   SEG=?PR?_DIO_SETPORTVALUE?DIO_PRG
?C0046. . . . . . . . . . . . . .  C ADDR   001DH   R   SEG=?PR?_DIO_SETPORTVALUE?DIO_PRG
?C0047. . . . . . . . . . . . . .  C ADDR   001FH   R   SEG=?PR?_DIO_SETPORTVALUE?DIO_PRG
?C0048. . . . . . . . . . . . . .  C ADDR   002EH   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0049. . . . . . . . . . . . . .  C ADDR   0030H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0050. . . . . . . . . . . . . .  C ADDR   003CH   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0051. . . . . . . . . . . . . .  C ADDR   003EH   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0052. . . . . . . . . . . . . .  C ADDR   004AH   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0053. . . . . . . . . . . . . .  C ADDR   004CH   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0054. . . . . . . . . . . . . .  C ADDR   0058H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0055. . . . . . . . . . . . . .  C ADDR   005AH   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0056. . . . . . . . . . . . . .  C ADDR   0077H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0057. . . . . . . . . . . . . .  C ADDR   0079H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0058. . . . . . . . . . . . . .  C ADDR   0086H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0059. . . . . . . . . . . . . .  C ADDR   0088H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0060. . . . . . . . . . . . . .  C ADDR   0095H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0061. . . . . . . . . . . . . .  C ADDR   0097H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0062. . . . . . . . . . . . . .  C ADDR   00A6H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0063. . . . . . . . . . . . . .  C ADDR   00A8H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
?C0064. . . . . . . . . . . . . .  C ADDR   0020H   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0065. . . . . . . . . . . . . .  C ADDR   0022H   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0066. . . . . . . . . . . . . .  C ADDR   002DH   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0067. . . . . . . . . . . . . .  C ADDR   002FH   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0068. . . . . . . . . . . . . .  C ADDR   003AH   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0069. . . . . . . . . . . . . .  C ADDR   003CH   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0070. . . . . . . . . . . . . .  C ADDR   0049H   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0071. . . . . . . . . . . . . .  C ADDR   004BH   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0072. . . . . . . . . . . . . .  C ADDR   0031H   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0073. . . . . . . . . . . . . .  C ADDR   003EH   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?C0074. . . . . . . . . . . . . .  C ADDR   004DH   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
?PR?_DIO_GETPINVALUE?DIO_PRG. . .  C SEG    0057H       REL=UNIT
?PR?_DIO_SETPINDIRECTION?DIO_PRG.  C SEG    00AEH       REL=UNIT
A51 MACRO ASSEMBLER  DIO_PRG                                                              12/03/2023 11:06:47 PAGE    11

?PR?_DIO_SETPORTDIRECTION?DIO_PRG  C SEG    0042H       REL=UNIT
?PR?_DIO_SETPORTVALUE?DIO_PRG . .  C SEG    0020H       REL=UNIT
AR5 . . . . . . . . . . . . . . .  D ADDR   0005H   A   
AR6 . . . . . . . . . . . . . . .  D ADDR   0006H   A   
AR7 . . . . . . . . . . . . . . .  D ADDR   0007H   A   
DIO_PRG . . . . . . . . . . . . .  N NUMB   -----       
PORT0_REGISTER. . . . . . . . . .  D ADDR   0080H   A   
PORT1_REGISTER. . . . . . . . . .  D ADDR   0090H   A   
PORT2_REGISTER. . . . . . . . . .  D ADDR   00A0H   A   
PORT3_REGISTER. . . . . . . . . .  D ADDR   00B0H   A   
_DIO_GETPINVALUE. . . . . . . . .  C ADDR   0000H   R   SEG=?PR?_DIO_GETPINVALUE?DIO_PRG
_DIO_SETPINDIRECTION. . . . . . .  C ADDR   0000H   R   SEG=?PR?_DIO_SETPINDIRECTION?DIO_PRG
_DIO_SETPORTDIRECTION . . . . . .  C ADDR   0000H   R   SEG=?PR?_DIO_SETPORTDIRECTION?DIO_PRG
_DIO_SETPORTVALUE . . . . . . . .  C ADDR   0000H   R   SEG=?PR?_DIO_SETPORTVALUE?DIO_PRG


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
