/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 152 168 320 184)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "SW[3..0]" (rect 5 0 59 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 72 184 152 208))
)
(pin
	(input)
	(rect 120 272 288 288)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "KEY[0]" (rect 5 0 48 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 656 168 832 184)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "HEX0[6..0]" (rect 90 0 158 19)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 832 184 904 208))
)
(pin
	(output)
	(rect 656 248 832 264)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "LEDG[3..0]" (rect 90 0 159 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 832 264 904 288))
)
(symbol
	(rect 384 144 592 224)
	(text "Bin7SegDecoder" (rect 5 0 115 15)(font "Arial" ))
	(text "inst" (rect 8 64 31 79)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "binInput[3..0]" (rect 0 0 82 15)(font "Arial" ))
		(text "binInput[3..0]" (rect 21 27 103 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "enable" (rect 0 0 44 15)(font "Arial" ))
		(text "enable" (rect 21 43 65 58)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 208 32)
		(output)
		(text "decOut_n[6..0]" (rect 0 0 93 15)(font "Arial" ))
		(text "decOut_n[6..0]" (rect 109 27 202 42)(font "Arial" ))
		(line (pt 208 32)(pt 192 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 192 64))
	)
)
(connector
	(pt 592 176)
	(pt 656 176)
	(bus)
)
(connector
	(pt 656 256)
	(pt 360 256)
	(bus)
)
(connector
	(pt 360 256)
	(pt 360 176)
	(bus)
)
(connector
	(pt 384 176)
	(pt 360 176)
	(bus)
)
(connector
	(pt 360 176)
	(pt 320 176)
	(bus)
)
(connector
	(pt 384 192)
	(pt 376 192)
)
(connector
	(pt 376 192)
	(pt 376 280)
)
(connector
	(pt 376 280)
	(pt 288 280)
)
(junction (pt 360 176))
