##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for LIN_1_IntClk
		4.6::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.2::Critical Path Report for (LIN_1_IntClk:R vs. LIN_1_IntClk:R)
		5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. LIN_1_IntClk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 1.50 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 1.50 MHz    | 
Clock: Clock_1                               | Frequency: 52.68 MHz  | Target: 0.10 MHz    | 
Clock: Clock_2                               | Frequency: 53.07 MHz  | Target: 0.10 MHz    | 
Clock: Clock_3                               | Frequency: 41.55 MHz  | Target: 48.00 MHz   | 
Clock: Clock_4                               | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_4(routed)                       | N/A                   | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 66.92 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 48.00 MHz   | 
Clock: LIN_1_IntClk                          | Frequency: 39.81 MHz  | Target: 0.31 MHz    | 
Clock: UART_1_IntClock                       | Frequency: 36.05 MHz  | Target: 0.31 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          1e+007           9981017     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          1e+007           9981156     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3          Clock_3          20833.3          -3236       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_3          20833.3          11422       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        LIN_1_IntClk     20833.3          5890        N/A              N/A         N/A              N/A         N/A              N/A         
LIN_1_IntClk     LIN_1_IntClk     3.25e+006        3224882     N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  3.25e+006        3222257     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
L_TXD_1(0)_PAD  22349         LIN_1_IntClk:R     
Pin_1(0)_PAD    24016         Clock_2:R          
Pin_2(0)_PAD    26116         Clock_2:R          
Pin_3(0)_PAD    23376         Clock_1:R          
Pin_4(0)_PAD    24007         Clock_1:R          
Tx_1(0)_PAD     32389         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 52.68 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981017p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7463
-------------------------------------   ---- 
End-of-path arrival time (ps)           7463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   3850   3850  9981017  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   3613   7463  9981017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 53.07 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981156p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   3850   3850  9981156  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   3474   7324  9981156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 41.55 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -3236p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12549
-------------------------------------   ----- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb    datapathcell7   4260   4260  -3236  RISE       1
\QuadDec_1:Cnt8:CounterUDB:reload\/main_1               macrocell65     2630   6890  -3236  RISE       1
\QuadDec_1:Cnt8:CounterUDB:reload\/q                    macrocell65     3350  10240  -3236  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell7   2309  12549  -3236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 66.92 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:StsReg\/status_1
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 5890p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -1570
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13373
-------------------------------------   ----- 
End-of-path arrival time (ps)           13373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out              synccell       1480   1480   5890  RISE       1
\LIN_1:bLIN:edge_detect\/main_1  macrocell35    6229   7709   5890  RISE       1
\LIN_1:bLIN:edge_detect\/q       macrocell35    3350  11059   5890  RISE       1
\LIN_1:bLIN:StsReg\/status_1     statusicell3   2313  13373   5890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for LIN_1_IntClk
******************************************
Clock: LIN_1_IntClk
Frequency: 39.81 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:LINDp:u0\/f1_load
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3224882p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1850
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23268
-------------------------------------   ----- 
End-of-path arrival time (ps)           23268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3224882  RISE       1
\LIN_1:bLIN:f1_load\/main_0             macrocell37     7777  13057  3224882  RISE       1
\LIN_1:bLIN:f1_load\/q                  macrocell37     3350  16407  3224882  RISE       1
\LIN_1:bLIN:LINDp:u0\/f1_load           datapathcell4   6861  23268  3224882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 36.05 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3222257p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16223
-------------------------------------   ----- 
End-of-path arrival time (ps)           16223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell96     1250   1250  3222257  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell92     8718   9968  3222257  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell92     3350  13318  3222257  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2905  16223  3222257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -3236p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12549
-------------------------------------   ----- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb    datapathcell7   4260   4260  -3236  RISE       1
\QuadDec_1:Cnt8:CounterUDB:reload\/main_1               macrocell65     2630   6890  -3236  RISE       1
\QuadDec_1:Cnt8:CounterUDB:reload\/q                    macrocell65     3350  10240  -3236  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell7   2309  12549  -3236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (LIN_1_IntClk:R vs. LIN_1_IntClk:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:LINDp:u0\/f1_load
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3224882p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1850
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23268
-------------------------------------   ----- 
End-of-path arrival time (ps)           23268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3224882  RISE       1
\LIN_1:bLIN:f1_load\/main_0             macrocell37     7777  13057  3224882  RISE       1
\LIN_1:bLIN:f1_load\/q                  macrocell37     3350  16407  3224882  RISE       1
\LIN_1:bLIN:LINDp:u0\/f1_load           datapathcell4   6861  23268  3224882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3222257p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16223
-------------------------------------   ----- 
End-of-path arrival time (ps)           16223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell96     1250   1250  3222257  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell92     8718   9968  3222257  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell92     3350  13318  3222257  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2905  16223  3222257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981156p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   3850   3850  9981156  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   3474   7324  9981156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981017p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7463
-------------------------------------   ---- 
End-of-path arrival time (ps)           7463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   3850   3850  9981017  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   3613   7463  9981017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rori_A(0)_SYNC/out
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 11422p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rori_A(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
rori_A(0)_SYNC/out                            synccell      1480   1480  11422  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/main_0  macrocell82   4421   5901  11422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell82         0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. LIN_1_IntClk:R)
**************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:StsReg\/status_1
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 5890p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -1570
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13373
-------------------------------------   ----- 
End-of-path arrival time (ps)           13373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out              synccell       1480   1480   5890  RISE       1
\LIN_1:bLIN:edge_detect\/main_1  macrocell35    6229   7709   5890  RISE       1
\LIN_1:bLIN:edge_detect\/q       macrocell35    3350  11059   5890  RISE       1
\LIN_1:bLIN:StsReg\/status_1     statusicell3   2313  13373   5890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -3236p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12549
-------------------------------------   ----- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb    datapathcell7   4260   4260  -3236  RISE       1
\QuadDec_1:Cnt8:CounterUDB:reload\/main_1               macrocell65     2630   6890  -3236  RISE       1
\QuadDec_1:Cnt8:CounterUDB:reload\/q                    macrocell65     3350  10240  -3236  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell7   2309  12549  -3236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -1248p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10561
-------------------------------------   ----- 
End-of-path arrival time (ps)           10561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    2580   2580  -1248  RISE       1
\QuadDec_1:Cnt8:CounterUDB:count_enable\/main_0                 macrocell61     2336   4916  -1248  RISE       1
\QuadDec_1:Cnt8:CounterUDB:count_enable\/q                      macrocell61     3350   8266  -1248  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1          datapathcell7   2296  10561  -1248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1251\/main_7
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 3221p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14102
-------------------------------------   ----- 
End-of-path arrival time (ps)           14102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q             macrocell73   1250   1250  -1635  RISE       1
\QuadDec_1:Net_1251_split\/main_1  macrocell72   6597   7847   3221  RISE       1
\QuadDec_1:Net_1251_split\/q       macrocell72   3350  11197   3221  RISE       1
\QuadDec_1:Net_1251\/main_7        macrocell71   2904  14102   3221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 4034p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15229
-------------------------------------   ----- 
End-of-path arrival time (ps)           15229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb        datapathcell7   3850   3850  -2503  RISE       1
\QuadDec_1:Cnt8:CounterUDB:status_3\/main_0                 macrocell68     5099   8949   4034  RISE       1
\QuadDec_1:Cnt8:CounterUDB:status_3\/q                      macrocell68     3350  12299   4034  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell6    2930  15229   4034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock    statusicell6        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4649p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                                  macrocell71     1250   1250   4649  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell7   3415   4665   4649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 5667p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13596
-------------------------------------   ----- 
End-of-path arrival time (ps)           13596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb       datapathcell7   5030   5030   5667  RISE       1
\QuadDec_1:Cnt8:CounterUDB:status_0\/main_0                 macrocell66     2305   7335   5667  RISE       1
\QuadDec_1:Cnt8:CounterUDB:status_0\/q                      macrocell66     3350  10685   5667  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell6    2912  13596   5667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock    statusicell6        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:StsReg\/status_1
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 5890p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -1570
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13373
-------------------------------------   ----- 
End-of-path arrival time (ps)           13373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out              synccell       1480   1480   5890  RISE       1
\LIN_1:bLIN:edge_detect\/main_1  macrocell35    6229   7709   5890  RISE       1
\LIN_1:bLIN:edge_detect\/q       macrocell35    3350  11059   5890  RISE       1
\LIN_1:bLIN:StsReg\/status_1     statusicell3   2313  13373   5890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 5918p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13345
-------------------------------------   ----- 
End-of-path arrival time (ps)           13345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb        datapathcell7   4260   4260  -3236  RISE       1
\QuadDec_1:Cnt8:CounterUDB:status_2\/main_0                 macrocell67     3411   7671   5918  RISE       1
\QuadDec_1:Cnt8:CounterUDB:status_2\/q                      macrocell67     3350  11021   5918  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell6    2325  13345   5918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock    statusicell6        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_283\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 7020p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12243
-------------------------------------   ----- 
End-of-path arrival time (ps)           12243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_283\/clock_0                                macrocell74         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_283\/q                 macrocell74    1250   1250   7020  RISE       1
\QuadDec_1:Net_530\/main_0            macrocell75    3971   5221   7020  RISE       1
\QuadDec_1:Net_530\/q                 macrocell75    3350   8571   7020  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_0  statusicell7   3672  12243   7020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell7        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec_1:Cnt8:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 7443p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9880
-------------------------------------   ---- 
End-of-path arrival time (ps)           9880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell7   3850   3850  -2503  RISE       1
\QuadDec_1:Cnt8:CounterUDB:underflow_reg_i\/main_0    macrocell69     6030   9880   7443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:underflow_reg_i\/clock_0        macrocell69         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:inact_state_0\/main_5
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 8156p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out                synccell      1480   1480   5890  RISE       1
\LIN_1:bLIN:inact_state_0\/main_5  macrocell39   7687   9167   8156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:inact_state_1\/main_6
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 8156p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out                synccell      1480   1480   5890  RISE       1
\LIN_1:bLIN:inact_state_1\/main_6  macrocell40   7687   9167   8156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:inact_state_2\/main_5
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 8156p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out                synccell      1480   1480   5890  RISE       1
\LIN_1:bLIN:inact_state_2\/main_5  macrocell41   7687   9167   8156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:Net_630\/main_1
Capture Clock  : \LIN_1:Net_630\/clock_0
Path slack     : 8553p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8770
-------------------------------------   ---- 
End-of-path arrival time (ps)           8770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out     synccell      1480   1480   5890  RISE       1
\LIN_1:Net_630\/main_1  macrocell10   7290   8770   8553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:state_1\/main_6
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 8553p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8770
-------------------------------------   ---- 
End-of-path arrival time (ps)           8770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   5890  RISE       1
\LIN_1:bLIN:state_1\/main_6  macrocell45   7290   8770   8553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:state_0\/main_6
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 8568p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   5890  RISE       1
\LIN_1:bLIN:state_0\/main_6  macrocell44   7275   8755   8568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:state_2\/main_6
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 8593p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8730
-------------------------------------   ---- 
End-of-path arrival time (ps)           8730
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   5890  RISE       1
\LIN_1:bLIN:state_2\/main_6  macrocell46   7250   8730   8593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:rxd_reg\/main_0
Capture Clock  : \LIN_1:bLIN:rxd_reg\/clock_0
Path slack     : 9050p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8274
-------------------------------------   ---- 
End-of-path arrival time (ps)           8274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   5890  RISE       1
\LIN_1:bLIN:rxd_reg\/main_0  macrocell43   6794   8274   9050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_reg\/clock_0                               macrocell43         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 9460p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9804
-------------------------------------   ---- 
End-of-path arrival time (ps)           9804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                macrocell71    1250   1250   4649  RISE       1
\QuadDec_1:Net_611\/main_1            macrocell76    2904   4154   9460  RISE       1
\QuadDec_1:Net_611\/q                 macrocell76    3350   7504   9460  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_1  statusicell7   2299   9804   9460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell7        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec_1:Cnt8:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9653p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7671
-------------------------------------   ---- 
End-of-path arrival time (ps)           7671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell7   4260   4260  -3236  RISE       1
\QuadDec_1:Cnt8:CounterUDB:overflow_reg_i\/main_0     macrocell63     3411   7671   9653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:overflow_reg_i\/clock_0         macrocell63         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9392
-------------------------------------   ---- 
End-of-path arrival time (ps)           9392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb        datapathcell7   3850   3850  -2503  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell6    5542   9392   9871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock    statusicell6        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:index_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_4
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 9904p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7419
-------------------------------------   ---- 
End-of-path arrival time (ps)           7419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_filt\/clock_0                    macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:index_filt\/q  macrocell81   1250   1250   9904  RISE       1
\QuadDec_1:Net_1203\/main_4        macrocell70   6169   7419   9904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_3
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 9967p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7356
-------------------------------------   ---- 
End-of-path arrival time (ps)           7356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell89   1250   1250   5877  RISE       1
\QuadDec_1:Net_1203\/main_3         macrocell70   6106   7356   9967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_2
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 9982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7342
-------------------------------------   ---- 
End-of-path arrival time (ps)           7342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell85   1250   1250   5894  RISE       1
\QuadDec_1:Net_1203\/main_2         macrocell70   6092   7342   9982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1260\/main_2
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 9984p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7340
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell89   1250   1250   5877  RISE       1
\QuadDec_1:Net_1260\/main_2         macrocell73   6090   7340   9984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \QuadDec_1:Cnt8:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:prevCompare\/clock_0
Path slack     : 9989p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell7   5030   5030   5667  RISE       1
\QuadDec_1:Cnt8:CounterUDB:prevCompare\/main_0         macrocell64     2305   7335   9989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:prevCompare\/clock_0            macrocell64         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1260\/main_1
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 9992p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell85   1250   1250   5894  RISE       1
\QuadDec_1:Net_1260\/main_1         macrocell73   6081   7331   9992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 9999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q             macrocell73   1250   1250  -1635  RISE       1
\QuadDec_1:bQuadDec:error\/main_0  macrocell77   6074   7324   9999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 9999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q               macrocell73   1250   1250  -1635  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_0  macrocell91   6074   7324   9999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1251\/main_1
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 10403p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6921
-------------------------------------   ---- 
End-of-path arrival time (ps)           6921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q       macrocell73   1250   1250  -1635  RISE       1
\QuadDec_1:Net_1251\/main_1  macrocell71   5671   6921  10403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 10403p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6921
-------------------------------------   ---- 
End-of-path arrival time (ps)           6921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q               macrocell73   1250   1250  -1635  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_0  macrocell90   5671   6921  10403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec_1:Net_283\/main_0
Capture Clock  : \QuadDec_1:Net_283\/clock_0
Path slack     : 10433p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6890
-------------------------------------   ---- 
End-of-path arrival time (ps)           6890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell7   4260   4260  -3236  RISE       1
\QuadDec_1:Net_283\/main_0                            macrocell74     2630   6890  10433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_283\/clock_0                                macrocell74         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:index_filt\/q
Path End       : \QuadDec_1:Net_1260\/main_3
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 10465p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6858
-------------------------------------   ---- 
End-of-path arrival time (ps)           6858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_filt\/clock_0                    macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:index_filt\/q  macrocell81   1250   1250   9904  RISE       1
\QuadDec_1:Net_1260\/main_3        macrocell73   5608   6858  10465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1203\/main_7
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 10918p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell90   1250   1250   6096  RISE       1
\QuadDec_1:Net_1203\/main_7     macrocell70   5155   6405  10918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1203\/main_5
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 11003p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell77   1250   1250   5807  RISE       1
\QuadDec_1:Net_1203\/main_5   macrocell70   5070   6320  11003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 11045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell89   1250   1250   5877  RISE       1
\QuadDec_1:bQuadDec:error\/main_2   macrocell77   5029   6279  11045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 11045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell89   1250   1250   5877  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_2  macrocell91   5029   6279  11045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 11061p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell85   1250   1250   5894  RISE       1
\QuadDec_1:bQuadDec:error\/main_1   macrocell77   5012   6262  11061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 11061p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell85   1250   1250   5894  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_1  macrocell91   5012   6262  11061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_3
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 11061p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell89   1250   1250   5877  RISE       1
\QuadDec_1:Net_1251\/main_3         macrocell71   5012   6262  11061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 11061p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell89   1250   1250   5877  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_2  macrocell90   5012   6262  11061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_2
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 11081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell85   1250   1250   5894  RISE       1
\QuadDec_1:Net_1251\/main_2         macrocell71   4992   6242  11081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 11081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell85   1250   1250   5894  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_1  macrocell90   4992   6242  11081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec_1:Net_283\/main_1
Capture Clock  : \QuadDec_1:Net_283\/clock_0
Path slack     : 11166p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell7   3850   3850  -2503  RISE       1
\QuadDec_1:Net_283\/main_1                            macrocell74     2307   6157  11166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_283\/clock_0                                macrocell74         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rori_A(0)_SYNC/out
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 11422p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rori_A(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
rori_A(0)_SYNC/out                            synccell      1480   1480  11422  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/main_0  macrocell82   4421   5901  11422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell82         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 11455p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7808
-------------------------------------   ---- 
End-of-path arrival time (ps)           7808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q          macrocell77    1250   1250   5807  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_3  statusicell7   6558   7808  11455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell7        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1260\/main_6
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 11478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell90   1250   1250   6096  RISE       1
\QuadDec_1:Net_1260\/main_6     macrocell73   4595   5845  11478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:index_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:index_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:index_delayed_1\/clock_0
Path slack     : 11648p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_delayed_0\/clock_0               macrocell78         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:index_delayed_0\/q       macrocell78   1250   1250  11648  RISE       1
\QuadDec_1:bQuadDec:index_delayed_1\/main_0  macrocell79   4425   5675  11648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_delayed_1\/clock_0               macrocell79         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:index_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:index_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:index_filt\/clock_0
Path slack     : 11648p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_delayed_0\/clock_0               macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:index_delayed_0\/q  macrocell78   1250   1250  11648  RISE       1
\QuadDec_1:bQuadDec:index_filt\/main_0  macrocell81   4425   5675  11648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_filt\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 11801p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7462
-------------------------------------   ---- 
End-of-path arrival time (ps)           7462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q                macrocell73    1250   1250  -1635  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_2  statusicell7   6212   7462  11801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell7        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1203\/main_0
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 12031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q       macrocell73   1250   1250  -1635  RISE       1
\QuadDec_1:Net_1203\/main_0  macrocell70   4042   5292  12031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1260\/main_0
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 12034p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q       macrocell73   1250   1250  -1635  RISE       1
\QuadDec_1:Net_1260\/main_0  macrocell73   4040   5290  12034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1260\/main_4
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 12084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell77   1250   1250   5807  RISE       1
\QuadDec_1:Net_1260\/main_4   macrocell73   3989   5239  12084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1260\/main_5
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 12264p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell91   1250   1250   5989  RISE       1
\QuadDec_1:Net_1260\/main_5     macrocell73   3810   5060  12264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1203\/main_6
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 12509p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell91   1250   1250   5989  RISE       1
\QuadDec_1:Net_1203\/main_6     macrocell70   3564   4814  12509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rori_B(0)_SYNC/out
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 12908p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rori_B(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
rori_B(0)_SYNC/out                            synccell      1480   1480  12908  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/main_0  macrocell86   2935   4415  12908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell86         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 12941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7892
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q                                   macrocell73    1250   1250  -1635  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell6   6642   7892  12941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\/clock    statusicell6        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rori_i(0)_SYNC/out
Path End       : \QuadDec_1:bQuadDec:index_delayed_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:index_delayed_0\/clock_0
Path slack     : 12944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rori_i(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
rori_i(0)_SYNC/out                           synccell      1480   1480  12944  RISE       1
\QuadDec_1:bQuadDec:index_delayed_0\/main_0  macrocell78   2899   4379  12944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_delayed_0\/clock_0               macrocell78         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 12956p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q       macrocell77   1250   1250   5807  RISE       1
\QuadDec_1:bQuadDec:error\/main_3  macrocell77   3117   4367  12956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 12956p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell77   1250   1250   5807  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_3  macrocell91   3117   4367  12956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1251\/main_4
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 12986p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell77   1250   1250   5807  RISE       1
\QuadDec_1:Net_1251\/main_4   macrocell71   3087   4337  12986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 12986p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell77   1250   1250   5807  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_3  macrocell90   3087   4337  12986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 13166p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q     macrocell91   1250   1250   5989  RISE       1
\QuadDec_1:bQuadDec:error\/main_4  macrocell77   2908   4158  13166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 13166p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell91   1250   1250   5989  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_4  macrocell91   2908   4158  13166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1251\/main_5
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 13168p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell91   1250   1250   5989  RISE       1
\QuadDec_1:Net_1251\/main_5     macrocell71   2905   4155  13168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 13168p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell91   1250   1250   5989  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_4  macrocell90   2905   4155  13168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1251\/main_6
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 13278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell90   1250   1250   6096  RISE       1
\QuadDec_1:Net_1251\/main_6     macrocell71   2795   4045  13278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 13278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell90   1250   1250   6096  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_5  macrocell90   2795   4045  13278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 13304p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q     macrocell90   1250   1250   6096  RISE       1
\QuadDec_1:bQuadDec:error\/main_5  macrocell77   2770   4020  13304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 13304p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell90   1250   1250   6096  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_5  macrocell91   2770   4020  13304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Net_1251\/main_0
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 13450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q       macrocell71   1250   1250   4649  RISE       1
\QuadDec_1:Net_1251\/main_0  macrocell71   2624   3874  13450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:index_filt\/q
Path End       : \QuadDec_1:bQuadDec:index_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:index_filt\/clock_0
Path slack     : 13755p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_filt\/clock_0                    macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:index_filt\/q       macrocell81   1250   1250   9904  RISE       1
\QuadDec_1:bQuadDec:index_filt\/main_3  macrocell81   2318   3568  13755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_filt\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:index_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:index_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:index_filt\/clock_0
Path slack     : 13762p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_delayed_2\/clock_0               macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:index_delayed_2\/q  macrocell80   1250   1250  13762  RISE       1
\QuadDec_1:bQuadDec:index_filt\/main_2  macrocell81   2312   3562  13762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_filt\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 13762p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_2\/q  macrocell88   1250   1250  13762  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_2  macrocell89   2312   3562  13762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell89         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt8:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_1:Cnt8:CounterUDB:count_stored_i\/clock_0
Path slack     : 13767p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell70         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q                             macrocell70   1250   1250    111  RISE       1
\QuadDec_1:Cnt8:CounterUDB:count_stored_i\/main_0  macrocell62   2307   3557  13767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt8:CounterUDB:count_stored_i\/clock_0         macrocell62         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Net_1203\/main_1
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 13767p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell70         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q       macrocell70   1250   1250    111  RISE       1
\QuadDec_1:Net_1203\/main_1  macrocell70   2307   3557  13767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 13767p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_2\/q  macrocell84   1250   1250  13767  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_2  macrocell85   2307   3557  13767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:index_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:index_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:index_delayed_2\/clock_0
Path slack     : 13774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_delayed_1\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:index_delayed_1\/q       macrocell79   1250   1250  13774  RISE       1
\QuadDec_1:bQuadDec:index_delayed_2\/main_0  macrocell80   2299   3549  13774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_delayed_2\/clock_0               macrocell80         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:index_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:index_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:index_filt\/clock_0
Path slack     : 13774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_delayed_1\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:index_delayed_1\/q  macrocell79   1250   1250  13774  RISE       1
\QuadDec_1:bQuadDec:index_filt\/main_1  macrocell81   2299   3549  13774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:index_filt\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 13774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q       macrocell87   1250   1250  13774  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0  macrocell88   2299   3549  13774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 13774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell87         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q  macrocell87   1250   1250  13774  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_1  macrocell89   2299   3549  13774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell89         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 13776p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q       macrocell86   1250   1250  13776  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0  macrocell87   2297   3547  13776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell87         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 13776p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell86         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q  macrocell86   1250   1250  13776  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_0  macrocell89   2297   3547  13776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell89         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 13779p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q       macrocell89   1250   1250   5877  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_3  macrocell89   2295   3545  13779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell89         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 13783p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q       macrocell83   1250   1250  13783  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0  macrocell84   2290   3540  13783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell84         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 13783p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q  macrocell83   1250   1250  13783  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_1  macrocell85   2290   3540  13783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 13786p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q       macrocell82   1250   1250  13786  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0  macrocell83   2287   3537  13786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell83         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 13786p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q  macrocell82   1250   1250  13786  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_0  macrocell85   2287   3537  13786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 13790p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q       macrocell85   1250   1250   5894  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_3  macrocell85   2284   3534  13790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3222257p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16223
-------------------------------------   ----- 
End-of-path arrival time (ps)           16223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell96     1250   1250  3222257  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell92     8718   9968  3222257  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell92     3350  13318  3222257  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2905  16223  3222257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:LINDp:u0\/f1_load
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3224882p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1850
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23268
-------------------------------------   ----- 
End-of-path arrival time (ps)           23268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3224882  RISE       1
\LIN_1:bLIN:f1_load\/main_0             macrocell37     7777  13057  3224882  RISE       1
\LIN_1:bLIN:f1_load\/q                  macrocell37     3350  16407  3224882  RISE       1
\LIN_1:bLIN:LINDp:u0\/f1_load           datapathcell4   6861  23268  3224882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3227815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15895
-------------------------------------   ----- 
End-of-path arrival time (ps)           15895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell9   5680   5680  3227815  RISE       1
\UART_1:BUART:tx_bitclk_enable_pre\/main_0      macrocell94     3201   8881  3227815  RISE       1
\UART_1:BUART:tx_bitclk_enable_pre\/q           macrocell94     3350  12231  3227815  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell8   3664  15895  3227815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3228838p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -5210
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3244790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15952
-------------------------------------   ----- 
End-of-path arrival time (ps)           15952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
MODIN3_0/q                                    macrocell1      1250   1250  3228838  RISE       1
\LIN_1:UART:BUART:rx_postpoll\/main_2         macrocell17     8414   9664  3228838  RISE       1
\LIN_1:UART:BUART:rx_postpoll\/q              macrocell17     3350  13014  3228838  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2939  15952  3228838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:StsReg\/status_0
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 3229763p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18667
-------------------------------------   ----- 
End-of-path arrival time (ps)           18667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/ce0_comb   datapathcell4   5060   5060  3229763  RISE       1
\LIN_1:bLIN:break_pulse\/main_3  macrocell34     7348  12408  3229763  RISE       1
\LIN_1:bLIN:break_pulse\/q       macrocell34     3350  15758  3229763  RISE       1
\LIN_1:bLIN:StsReg\/status_0     statusicell3    2909  18667  3229763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \LIN_1:UART:BUART:sTX:TxSts\/clock
Path slack     : 3230092p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18338
-------------------------------------   ----- 
End-of-path arrival time (ps)           18338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3230092  RISE       1
\LIN_1:UART:BUART:tx_status_0\/main_2                 macrocell30     4096   9376  3230092  RISE       1
\LIN_1:UART:BUART:tx_status_0\/q                      macrocell30     3350  12726  3230092  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/status_0                 statusicell2    5613  18338  3230092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/cs_addr_1
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3230667p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q           macrocell45     1250   1250  3226993  RISE       1
\LIN_1:bLIN:LINDp:u0\/cs_addr_1  datapathcell4   6553   7803  3230667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/cs_addr_2
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3233045p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q           macrocell46     1250   1250  3228601  RISE       1
\LIN_1:bLIN:LINDp:u0\/cs_addr_2  datapathcell4   4175   5425  3233045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/cs_addr_0
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3233227p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q           macrocell44     1250   1250  3227981  RISE       1
\LIN_1:bLIN:LINDp:u0\/cs_addr_0  datapathcell4   3993   5243  3233227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_2
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3233272p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_2  count7cell      2110   2110  3233272  RISE       1
\LIN_1:UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell26     2666   4776  3233272  RISE       1
\LIN_1:UART:BUART:tx_bitclk_enable_pre\/q           macrocell26     3350   8126  3233272  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2313  10438  3233272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 3233362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -1570
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15068
-------------------------------------   ----- 
End-of-path arrival time (ps)           15068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  3233362  RISE       1
\UART_1:BUART:tx_status_0\/main_2                 macrocell98     4113   9393  3233362  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell98     3350  12743  3233362  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell8    2326  15068  3233362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell8        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_1
Capture Clock  : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock
Path slack     : 3233590p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q                   macrocell40     1250   1250  3233590  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_1  datapathcell3   3630   4880  3233590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_2
Capture Clock  : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock
Path slack     : 3233752p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q                   macrocell41     1250   1250  3233752  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_2  datapathcell3   3468   4718  3233752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LIN_1:UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3233856p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11924
-------------------------------------   ----- 
End-of-path arrival time (ps)           11924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q   macrocell12   1250   1250  3233856  RISE       1
\LIN_1:UART:BUART:rx_counter_load\/main_0  macrocell14   4992   6242  3233856  RISE       1
\LIN_1:UART:BUART:rx_counter_load\/q       macrocell14   3350   9592  3233856  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/load   count7cell    2332  11924  3233856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/load
Capture Clock  : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock
Path slack     : 3234301p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11479
-------------------------------------   ----- 
End-of-path arrival time (ps)           11479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q                  macrocell27   1250   1250  3234301  RISE       1
\LIN_1:UART:BUART:counter_load\/main_1           macrocell11   4560   5810  3234301  RISE       1
\LIN_1:UART:BUART:counter_load\/q                macrocell11   3350   9160  3234301  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/load  count7cell    2318  11479  3234301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3234555p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13875
-------------------------------------   ----- 
End-of-path arrival time (ps)           13875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  3234555  RISE       1
\LIN_1:UART:BUART:rx_status_4\/main_1                 macrocell23     2924   8204  3234555  RISE       1
\LIN_1:UART:BUART:rx_status_4\/q                      macrocell23     3350  11554  3234555  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/status_4                 statusicell1    2320  13875  3234555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_0
Capture Clock  : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock
Path slack     : 3234626p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q                   macrocell39     1250   1250  3234626  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_0  datapathcell3   2594   3844  3234626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_0
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3234995p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0    controlcell1   2580   2580  3234995  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_0  macrocell42    8915  11495  3234995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:state_1\/main_1
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3234995p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3234995  RISE       1
\LIN_1:bLIN:state_1\/main_1     macrocell45    8915  11495  3234995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 3235533p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10957
-------------------------------------   ----- 
End-of-path arrival time (ps)           10957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell9   5680   5680  3227815  RISE       1
\UART_1:BUART:tx_bitclk\/main_0                 macrocell93     5277  10957  3235533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell93         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:break_flag\/main_1
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3235542p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3234995  RISE       1
\LIN_1:bLIN:break_flag\/main_1  macrocell33    8368  10948  3235542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:state_2\/main_1
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3235542p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3234995  RISE       1
\LIN_1:bLIN:state_2\/main_1     macrocell46    8368  10948  3235542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/f0_load
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3235868p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248070

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12202
-------------------------------------   ----- 
End-of-path arrival time (ps)           12202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q         macrocell45     1250   1250  3226993  RISE       1
\LIN_1:bLIN:f0_load\/main_1    macrocell36     5303   6553  3235868  RISE       1
\LIN_1:bLIN:f0_load\/q         macrocell36     3350   9903  3235868  RISE       1
\LIN_1:bLIN:LINDp:u0\/f0_load  datapathcell4   2299  12202  3235868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:state_0\/main_1
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3235949p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10541
-------------------------------------   ----- 
End-of-path arrival time (ps)           10541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3234995  RISE       1
\LIN_1:bLIN:state_0\/main_1     macrocell44    7961  10541  3235949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_2
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_3
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3236306p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_2    controlcell1   2580   2580  3236306  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_3  macrocell42    7604  10184  3236306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3236428p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7282
-------------------------------------   ---- 
End-of-path arrival time (ps)           7282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q                macrocell28     1250   1250  3232752  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   6032   7282  3236428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3236769p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                             macrocell1    1250   1250  3228838  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_7  macrocell22   8471   9721  3236769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:state_2\/main_2
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3236878p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9612
-------------------------------------   ---- 
End-of-path arrival time (ps)           9612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3224882  RISE       1
\LIN_1:bLIN:state_2\/main_2             macrocell46     4332   9612  3236878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_1
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3236880p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3224882  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_1        macrocell42     4330   9610  3236880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:state_1\/main_2
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3236880p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3224882  RISE       1
\LIN_1:bLIN:state_1\/main_2             macrocell45     4330   9610  3236880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236893p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q       macrocell12     1250   1250  3233856  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   5557   6807  3236893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LIN_1:UART:BUART:txn\/main_3
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3236902p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9588
-------------------------------------   ---- 
End-of-path arrival time (ps)           9588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  3236902  RISE       1
\LIN_1:UART:BUART:txn\/main_3                macrocell32     2308   9588  3236902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3236904p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9586
-------------------------------------   ---- 
End-of-path arrival time (ps)           9586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   7280   7280  3236904  RISE       1
\UART_1:BUART:txn\/main_3                macrocell100    2306   9586  3236904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell100        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3236967p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                    macrocell9     1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clk_en  statusicell1   9683  10933  3236967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_bitclk\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3236967p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                    macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clk_en  macrocell25   9683  10933  3236967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237210p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6500
-------------------------------------   ---- 
End-of-path arrival time (ps)           6500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q                macrocell27     1250   1250  3234301  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   5250   6500  3237210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3237272p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9218
-------------------------------------   ---- 
End-of-path arrival time (ps)           9218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3237272  RISE       1
MODIN3_0/main_0                              macrocell1    7108   9218  3237272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3237272p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9218
-------------------------------------   ---- 
End-of-path arrival time (ps)           9218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3237272  RISE       1
MODIN3_1/main_0                              macrocell2    7108   9218  3237272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3237322p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9168
-------------------------------------   ---- 
End-of-path arrival time (ps)           9168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                            macrocell1    1250   1250  3228838  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_7  macrocell18   7918   9168  3237322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3237573p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8917
-------------------------------------   ---- 
End-of-path arrival time (ps)           8917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                            macrocell2    1250   1250  3229049  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_6  macrocell18   7667   8917  3237573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3237583p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8907
-------------------------------------   ---- 
End-of-path arrival time (ps)           8907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                             macrocell2    1250   1250  3229049  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_6  macrocell22   7657   8907  3237583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3237599p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8891
-------------------------------------   ---- 
End-of-path arrival time (ps)           8891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3237599  RISE       1
MODIN3_0/main_1                              macrocell1    6781   8891  3237599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3237599p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8891
-------------------------------------   ---- 
End-of-path arrival time (ps)           8891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3237599  RISE       1
MODIN3_1/main_1                              macrocell2    6781   8891  3237599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:state_0\/main_2
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3237641p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8849
-------------------------------------   ---- 
End-of-path arrival time (ps)           8849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3224882  RISE       1
\LIN_1:bLIN:state_0\/main_2             macrocell44     3569   8849  3237641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q          macrocell13     1250   1250  3237672  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4778   6028  3237672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_address_detected\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_address_detected\/clock_0
Path slack     : 3237874p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                              macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clk_en  macrocell12   8776  10026  3237874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3237874p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                       macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clk_en  macrocell16   8776  10026  3237874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3237874p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clk_en  macrocell18   8776  10026  3237874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3237874p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clk_en  macrocell19   8776  10026  3237874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3237874p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clk_en  macrocell20   8776  10026  3237874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3237874p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                             macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clk_en  macrocell21   8776  10026  3237874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3237874p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                      macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clk_en  macrocell22   8776  10026  3237874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sRX:RxBitCounter\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3237874p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clk_en  count7cell    8776  10026  3237874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237874p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell9      1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clk_en  datapathcell1   8776  10026  3237874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3237934p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  3233362  RISE       1
\UART_1:BUART:tx_state_0\/main_2                  macrocell95     3276   8556  3237934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3237945p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3230092  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_2                  macrocell27     3265   8545  3237945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:break_flag\/main_5
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3237974p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8516
-------------------------------------   ---- 
End-of-path arrival time (ps)           8516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                        model name     delay     AT    slack  edge  Fanout
------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/ce0_comb  datapathcell4   5060   5060  3229763  RISE       1
\LIN_1:bLIN:break_flag\/main_5  macrocell33     3456   8516  3237974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3238090p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8400
-------------------------------------   ---- 
End-of-path arrival time (ps)           8400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name           model name   delay     AT    slack  edge  Fanout
-----------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q  macrocell10   1250   1250  3230772  RISE       1
MODIN3_0/main_2    macrocell1    7150   8400  3238090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3238090p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8400
-------------------------------------   ---- 
End-of-path arrival time (ps)           8400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name           model name   delay     AT    slack  edge  Fanout
-----------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q  macrocell10   1250   1250  3230772  RISE       1
MODIN3_1/main_2    macrocell2    7150   8400  3238090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238534p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell96     1250   1250  3222257  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   3926   5176  3238534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:break_flag\/main_3
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3238672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7818
-------------------------------------   ---- 
End-of-path arrival time (ps)           7818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q          macrocell45   1250   1250  3226993  RISE       1
\LIN_1:bLIN:break_flag\/main_3  macrocell33   6568   7818  3238672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:state_2\/main_4
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3238672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7818
-------------------------------------   ---- 
End-of-path arrival time (ps)           7818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q       macrocell45   1250   1250  3226993  RISE       1
\LIN_1:bLIN:state_2\/main_4  macrocell46   6568   7818  3238672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3238781p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clk_en  macrocell13   7869   9119  3238781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_last\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_last\/clock_0
Path slack     : 3238781p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                  macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:rx_last\/clk_en  macrocell15   7869   9119  3238781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_last\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238781p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell9      1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clk_en  datapathcell2   7869   9119  3238781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sTX:TxSts\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sTX:TxSts\/clock
Path slack     : 3238781p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                    macrocell9     1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clk_en  statusicell2   7869   9119  3238781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3238781p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clk_en  macrocell27   7869   9119  3238781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:txn\/clk_en
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3238781p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q              macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:txn\/clk_en  macrocell32   7869   9119  3238781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock
Path slack     : 3238785p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9115
-------------------------------------   ---- 
End-of-path arrival time (ps)           9115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                                  macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clk_en  count7cell    7865   9115  3238785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3238785p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9115
-------------------------------------   ---- 
End-of-path arrival time (ps)           9115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clk_en  macrocell28   7865   9115  3238785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3238785p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9115
-------------------------------------   ---- 
End-of-path arrival time (ps)           9115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell9    1250   1250  3236967  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clk_en  macrocell29   7865   9115  3238785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:txn\/q
Path End       : Net_182/main_0
Capture Clock  : Net_182/clock_0
Path slack     : 3238874p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:txn\/q  macrocell32   1250   1250  3238874  RISE       1
Net_182/main_0            macrocell3    6366   7616  3238874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_182/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3238931p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7559
-------------------------------------   ---- 
End-of-path arrival time (ps)           7559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell96   1250   1250  3222257  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell95   6309   7559  3238931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3238931p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7559
-------------------------------------   ---- 
End-of-path arrival time (ps)           7559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell96   1250   1250  3222257  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell96   6309   7559  3238931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3238931p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7559
-------------------------------------   ---- 
End-of-path arrival time (ps)           7559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell96   1250   1250  3222257  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell97   6309   7559  3238931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell97         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:inact_state_2\/main_4
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3239140p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce0_comb  datapathcell3   5060   5060  3239140  RISE       1
\LIN_1:bLIN:inact_state_2\/main_4             macrocell41     2290   7350  3239140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb
Path End       : \LIN_1:bLIN:inact_state_0\/main_4
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3239170p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb  datapathcell3   5030   5030  3239170  RISE       1
\LIN_1:bLIN:inact_state_0\/main_4             macrocell39     2290   7320  3239170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb
Path End       : \LIN_1:bLIN:inact_state_1\/main_5
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3239170p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb  datapathcell3   5030   5030  3239170  RISE       1
\LIN_1:bLIN:inact_state_1\/main_5             macrocell40     2290   7320  3239170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3239192p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q       macrocell28   1250   1250  3232752  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_0  macrocell27   6048   7298  3239192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239335p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q                macrocell18     1250   1250  3235747  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3115   4365  3239335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239368p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell95     1250   1250  3225612  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   3092   4342  3239368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3239676p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                     macrocell10   1250   1250  3230772  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_5  macrocell18   5564   6814  3239676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3239676p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                     macrocell10   1250   1250  3230772  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_5  macrocell19   5564   6814  3239676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3239686p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3233856  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_0    macrocell16   5554   6804  3239686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3239686p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3233856  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_0      macrocell20   5554   6804  3239686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239686p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q      macrocell12   1250   1250  3233856  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_0  macrocell21   5554   6804  3239686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3239686p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3233856  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_0     macrocell22   5554   6804  3239686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3239687p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                      macrocell10   1250   1250  3230772  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_5  macrocell22   5553   6803  3239687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:txn\/main_1
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3239775p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q  macrocell28   1250   1250  3232752  RISE       1
\LIN_1:UART:BUART:txn\/main_1    macrocell32   5465   6715  3239775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3239901p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3237672  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_2   macrocell18   5339   6589  3239901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3239901p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3237672  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_2   macrocell19   5339   6589  3239901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3239913p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q   macrocell13   1250   1250  3237672  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_2  macrocell16   5327   6577  3239913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3239913p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3237672  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_2   macrocell20   5327   6577  3239913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3239913p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3237672  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_2  macrocell22   5327   6577  3239913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/f0_comb
Path End       : \LIN_1:bLIN:inact_state_1\/main_4
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3239922p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/f0_comb  datapathcell3   4260   4260  3239922  RISE       1
\LIN_1:bLIN:inact_state_1\/main_4            macrocell40     2308   6568  3239922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:state_0\/main_4
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3239937p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q       macrocell45   1250   1250  3226993  RISE       1
\LIN_1:bLIN:state_0\/main_4  macrocell44   5303   6553  3239937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:state_1\/main_4
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3239938p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q       macrocell45   1250   1250  3226993  RISE       1
\LIN_1:bLIN:state_1\/main_4  macrocell45   5302   6552  3239938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:txn\/main_5
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3239951p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q  macrocell25   1250   1250  3232928  RISE       1
\LIN_1:UART:BUART:txn\/main_5   macrocell32   5289   6539  3239951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3239991p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3234301  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_1  macrocell27   5249   6499  3239991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3239996p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3237599  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/main_1   macrocell13   4384   6494  3239996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_2
Path End       : \LIN_1:UART:BUART:tx_bitclk\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3240213p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_2  count7cell    2110   2110  3233272  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/main_0                 macrocell25   4167   6277  3240213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3240248p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3233856  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_0      macrocell18   4992   6242  3240248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3240248p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3233856  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_0      macrocell19   4992   6242  3240248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3240353p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3237272  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/main_0   macrocell13   4027   6137  3240353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3240358p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell96    1250   1250  3222257  RISE       1
\UART_1:BUART:txn\/main_1    macrocell100   4882   6132  3240358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell100        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_1
Path End       : \LIN_1:UART:BUART:tx_bitclk\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3240384p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_1  count7cell    2110   2110  3233603  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/main_1                 macrocell25   3996   6106  3240384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_0
Path End       : \LIN_1:UART:BUART:tx_bitclk\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3240392p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_0  count7cell    2110   2110  3233616  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/main_2                 macrocell25   3988   6098  3240392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : MODIN3_0/clk_en
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3240417p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           7483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name           model name   delay     AT    slack  edge  Fanout
-----------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q  macrocell9    1250   1250  3236967  RISE       1
MODIN3_0/clk_en    macrocell1    6233   7483  3240417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : MODIN3_1/clk_en
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3240417p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           7483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell9          0      0  RISE       1

Data path
pin name           model name   delay     AT    slack  edge  Fanout
-----------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q  macrocell9    1250   1250  3236967  RISE       1
MODIN3_1/clk_en    macrocell2    6233   7483  3240417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_4
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3240514p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5976
-------------------------------------   ---- 
End-of-path arrival time (ps)           5976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q        macrocell25   1250   1250  3232928  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_4  macrocell27   4726   5976  3240514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_detect\/main_0
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3240649p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0    controlcell1   2580   2580  3234995  RISE       1
\LIN_1:bLIN:inact_detect\/main_0  macrocell38    3261   5841  3240649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_state_0\/main_0
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3240649p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0     controlcell1   2580   2580  3234995  RISE       1
\LIN_1:bLIN:inact_state_0\/main_0  macrocell39    3261   5841  3240649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_state_1\/main_0
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3240649p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0     controlcell1   2580   2580  3234995  RISE       1
\LIN_1:bLIN:inact_state_1\/main_0  macrocell40    3261   5841  3240649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_state_2\/main_0
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3240649p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0     controlcell1   2580   2580  3234995  RISE       1
\LIN_1:bLIN:inact_state_2\/main_0  macrocell41    3261   5841  3240649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:break_flag\/main_2
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3240672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q          macrocell46   1250   1250  3228601  RISE       1
\LIN_1:bLIN:break_flag\/main_2  macrocell33   4568   5818  3240672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:state_2\/main_3
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3240672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q       macrocell46   1250   1250  3228601  RISE       1
\LIN_1:bLIN:state_2\/main_3  macrocell46   4568   5818  3240672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3240680p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3234301  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_1  macrocell28   4560   5810  3240680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3240680p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3234301  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_1  macrocell29   4560   5810  3240680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_last\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_last\/clock_0
Path slack     : 3240776p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                  macrocell10   1250   1250  3230772  RISE       1
\LIN_1:UART:BUART:rx_last\/main_0  macrocell15   4464   5714  3240776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_last\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_3
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3240920p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q        macrocell25   1250   1250  3232928  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_3  macrocell28   4320   5570  3240920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_3
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3240920p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q        macrocell25   1250   1250  3232928  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_3  macrocell29   4320   5570  3240920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:break_flag\/main_4
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3240932p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q          macrocell44   1250   1250  3227981  RISE       1
\LIN_1:bLIN:break_flag\/main_4  macrocell33   4308   5558  3240932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:state_2\/main_5
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3240932p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q       macrocell44   1250   1250  3227981  RISE       1
\LIN_1:bLIN:state_2\/main_5  macrocell46   4308   5558  3240932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_3
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3241038p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q      macrocell40   1250   1250  3233590  RISE       1
\LIN_1:bLIN:inact_detect\/main_3  macrocell38   4202   5452  3241038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_state_0\/main_2
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3241038p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q       macrocell40   1250   1250  3233590  RISE       1
\LIN_1:bLIN:inact_state_0\/main_2  macrocell39   4202   5452  3241038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_state_1\/main_2
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3241038p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q       macrocell40   1250   1250  3233590  RISE       1
\LIN_1:bLIN:inact_state_1\/main_2  macrocell40   4202   5452  3241038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_state_2\/main_2
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3241038p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q       macrocell40   1250   1250  3233590  RISE       1
\LIN_1:bLIN:inact_state_2\/main_2  macrocell41   4202   5452  3241038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:state_0\/main_3
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3241077p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q       macrocell46   1250   1250  3228601  RISE       1
\LIN_1:bLIN:state_0\/main_3  macrocell44   4163   5413  3241077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:state_1\/main_3
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3241080p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q       macrocell46   1250   1250  3228601  RISE       1
\LIN_1:bLIN:state_1\/main_3  macrocell45   4160   5410  3241080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc
Path End       : \LIN_1:UART:BUART:txn\/main_6
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3241101p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc  count7cell    2580   2580  3241101  RISE       1
\LIN_1:UART:BUART:txn\/main_6                  macrocell32   2809   5389  3241101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_4
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3241131p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc  count7cell    2580   2580  3241101  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_4           macrocell28   2779   5359  3241131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_4
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3241131p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc  count7cell    2580   2580  3241101  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_4           macrocell29   2779   5359  3241131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:state_1\/main_5
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3241252p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q       macrocell44   1250   1250  3227981  RISE       1
\LIN_1:bLIN:state_1\/main_5  macrocell45   3988   5238  3241252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:state_0\/main_5
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3241253p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q       macrocell44   1250   1250  3227981  RISE       1
\LIN_1:bLIN:state_0\/main_5  macrocell44   3987   5237  3241253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3241426p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q       macrocell28   1250   1250  3232752  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_0  macrocell28   3814   5064  3241426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3241426p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q       macrocell28   1250   1250  3232752  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_0  macrocell29   3814   5064  3241426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3241450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q       macrocell2    1250   1250  3229049  RISE       1
MODIN3_1/main_3  macrocell2    3790   5040  3241450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241485p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3241485  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/main_2   macrocell13   2895   5005  3241485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_10
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241564p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241564  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_10        macrocell18   2816   4926  3241564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_9
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241564p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241564  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_9         macrocell19   2816   4926  3241564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241577p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241564  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_7       macrocell16   2803   4913  3241577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3241577p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241564  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_7         macrocell20   2803   4913  3241577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_9
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241583p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241583  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_9         macrocell18   2797   4907  3241583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_8
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241583p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241583  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_8         macrocell19   2797   4907  3241583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241586p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241583  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_6       macrocell16   2794   4904  3241586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3241586p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241583  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_6         macrocell20   2794   4904  3241586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_8
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241587p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241587  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_8         macrocell18   2793   4903  3241587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241587p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241587  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_7         macrocell19   2793   4903  3241587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241588p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241587  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_5       macrocell16   2792   4902  3241588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3241588p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241587  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_5         macrocell20   2792   4902  3241588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_1
Path End       : Net_182/main_1
Capture Clock  : Net_182/clock_0
Path slack     : 3241599p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_1  controlcell1   2580   2580  3241599  RISE       1
Net_182/main_1                  macrocell3     2311   4891  3241599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_182/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:txn\/q
Path End       : \LIN_1:UART:BUART:txn\/main_0
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3241740p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:txn\/q       macrocell32   1250   1250  3238874  RISE       1
\LIN_1:UART:BUART:txn\/main_0  macrocell32   3500   4750  3241740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3241758p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell1    1250   1250  3228838  RISE       1
MODIN3_0/main_3  macrocell1    3482   4732  3241758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3241758p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell1    1250   1250  3228838  RISE       1
MODIN3_1/main_4  macrocell2    3482   4732  3241758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:txn\/main_2
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3241813p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q  macrocell27   1250   1250  3234301  RISE       1
\LIN_1:UART:BUART:txn\/main_2    macrocell32   3427   4677  3241813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_2
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242057p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q      macrocell41   1250   1250  3233752  RISE       1
\LIN_1:bLIN:inact_detect\/main_2  macrocell38   3183   4433  3242057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_state_0\/main_1
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3242057p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q       macrocell41   1250   1250  3233752  RISE       1
\LIN_1:bLIN:inact_state_0\/main_1  macrocell39   3183   4433  3242057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_state_1\/main_1
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3242057p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q       macrocell41   1250   1250  3233752  RISE       1
\LIN_1:bLIN:inact_state_1\/main_1  macrocell40   3183   4433  3242057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_state_2\/main_1
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3242057p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q       macrocell41   1250   1250  3233752  RISE       1
\LIN_1:bLIN:inact_state_2\/main_1  macrocell41   3183   4433  3242057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3242063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell100        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell100   1250   1250  3242063  RISE       1
\UART_1:BUART:txn\/main_0  macrocell100   3177   4427  3242063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell100        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3242139p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q       macrocell18   1250   1250  3235747  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_1  macrocell18   3101   4351  3242139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242139p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q       macrocell18   1250   1250  3235747  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_1  macrocell19   3101   4351  3242139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3242153p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell95   1250   1250  3225612  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell95   3087   4337  3242153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3242153p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell95   1250   1250  3225612  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell96   3087   4337  3242153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3242153p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell95   1250   1250  3225612  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell97   3087   4337  3242153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell97         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:txn\/main_4
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3242177p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q  macrocell29   1250   1250  3235154  RISE       1
\LIN_1:UART:BUART:txn\/main_4    macrocell32   3063   4313  3242177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_3
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3242181p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q       macrocell29   1250   1250  3235154  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_3  macrocell27   3059   4309  3242181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242261p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q         macrocell18   1250   1250  3235747  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_1  macrocell16   2979   4229  3242261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242261p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q       macrocell18   1250   1250  3235747  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_1  macrocell20   2979   4229  3242261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242261p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q               macrocell18   1250   1250  3235747  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_1  macrocell21   2979   4229  3242261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3242261p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q        macrocell18   1250   1250  3235747  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_1  macrocell22   2979   4229  3242261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3242283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell95         0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell95    1250   1250  3225612  RISE       1
\UART_1:BUART:txn\/main_2    macrocell100   2957   4207  3242283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell100        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3242296p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q       macrocell29   1250   1250  3235154  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_2  macrocell28   2944   4194  3242296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3242296p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q       macrocell29   1250   1250  3235154  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_2  macrocell29   2944   4194  3242296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3242296p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell97         0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell97    1250   1250  3225892  RISE       1
\UART_1:BUART:txn\/main_4    macrocell100   2944   4194  3242296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell100        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3242297p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell97   1250   1250  3225892  RISE       1
\UART_1:BUART:tx_state_0\/main_3  macrocell95   2943   4193  3242297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3242297p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell97   1250   1250  3225892  RISE       1
\UART_1:BUART:tx_state_1\/main_2  macrocell96   2943   4193  3242297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3242297p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell97   1250   1250  3225892  RISE       1
\UART_1:BUART:tx_state_2\/main_2  macrocell97   2943   4193  3242297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell97         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_last\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242314p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_last\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_last\/q          macrocell15   1250   1250  3242314  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_6  macrocell19   2926   4176  3242314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:state_0\/main_0
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3242350p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q    macrocell33   1250   1250  3242350  RISE       1
\LIN_1:bLIN:state_0\/main_0  macrocell44   2890   4140  3242350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:state_1\/main_0
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3242350p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q    macrocell33   1250   1250  3242350  RISE       1
\LIN_1:bLIN:state_1\/main_0  macrocell45   2890   4140  3242350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:break_flag\/main_0
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3242352p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q       macrocell33   1250   1250  3242350  RISE       1
\LIN_1:bLIN:break_flag\/main_0  macrocell33   2888   4138  3242352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:state_2\/main_0
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3242352p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q    macrocell33   1250   1250  3242350  RISE       1
\LIN_1:bLIN:state_2\/main_0  macrocell46   2888   4138  3242352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:StsReg\/status_2
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 3242360p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q  macrocell41    1250   1250  3233752  RISE       1
\LIN_1:bLIN:StsReg\/status_2  statusicell3   4820   6070  3242360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3242637p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell93   1250   1250  3225963  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell95   2603   3853  3242637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell95         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3242637p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell93   1250   1250  3225963  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell96   2603   3853  3242637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3242637p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell93   1250   1250  3225963  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell97   2603   3853  3242637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell97         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3242637p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell93         0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell93    1250   1250  3225963  RISE       1
\UART_1:BUART:txn\/main_5   macrocell100   2603   3853  3242637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell100        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242638p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q         macrocell19   1250   1250  3236247  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_4  macrocell16   2602   3852  3242638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242638p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q       macrocell19   1250   1250  3236247  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_4  macrocell20   2602   3852  3242638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242638p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q               macrocell19   1250   1250  3236247  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_3  macrocell21   2602   3852  3242638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3242638p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q        macrocell19   1250   1250  3236247  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_4  macrocell22   2602   3852  3242638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3242639p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q       macrocell19   1250   1250  3236247  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_4  macrocell18   2601   3851  3242639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242639p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q       macrocell19   1250   1250  3236247  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_4  macrocell19   2601   3851  3242639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q       macrocell20   1250   1250  3236253  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_3  macrocell18   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q       macrocell20   1250   1250  3236253  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_3  macrocell19   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q         macrocell20   1250   1250  3236253  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_3  macrocell16   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q       macrocell20   1250   1250  3236253  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_3  macrocell20   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q               macrocell20   1250   1250  3236253  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_2  macrocell21   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q        macrocell20   1250   1250  3236253  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_3  macrocell22   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_4
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242652p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q      macrocell39   1250   1250  3234626  RISE       1
\LIN_1:bLIN:inact_detect\/main_4  macrocell38   2588   3838  3242652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_state_0\/main_3
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3242652p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q       macrocell39   1250   1250  3234626  RISE       1
\LIN_1:bLIN:inact_state_0\/main_3  macrocell39   2588   3838  3242652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_state_1\/main_3
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3242652p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q       macrocell39   1250   1250  3234626  RISE       1
\LIN_1:bLIN:inact_state_1\/main_3  macrocell40   2588   3838  3242652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_state_2\/main_3
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3242652p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q       macrocell39   1250   1250  3234626  RISE       1
\LIN_1:bLIN:inact_state_2\/main_3  macrocell41   2588   3838  3242652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_detect\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_1
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242933p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_detect\/q       macrocell38   1250   1250  3242933  RISE       1
\LIN_1:bLIN:inact_detect\/main_1  macrocell38   2307   3557  3242933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:rxd_mux_ctrl\/q
Path End       : \LIN_1:Net_630\/main_0
Capture Clock  : \LIN_1:Net_630\/clock_0
Path slack     : 3242937p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:rxd_mux_ctrl\/q  macrocell42   1250   1250  3242937  RISE       1
\LIN_1:Net_630\/main_0       macrocell10   2303   3553  3242937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell10         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:rxd_mux_ctrl\/q
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_2
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3242937p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:rxd_mux_ctrl\/q       macrocell42   1250   1250  3242937  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_2  macrocell42   2303   3553  3242937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_status_3\/q
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3244279p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_status_3\/q       macrocell22    1250   1250  3244279  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/status_3  statusicell1   2901   4151  3244279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_load_fifo\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3244510p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_load_fifo\/q            macrocell16     1250   1250  3238283  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2310   3560  3244510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981017p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7463
-------------------------------------   ---- 
End-of-path arrival time (ps)           7463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   3850   3850  9981017  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   3613   7463  9981017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_43/main_0
Capture Clock  : Net_43/clock_0
Path slack     : 9981026p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15464
-------------------------------------   ----- 
End-of-path arrival time (ps)           15464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  9981026  RISE       1
Net_43/main_0                             macrocell7    12884  15464  9981026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_43/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9981156p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   3850   3850  9981156  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   3474   7324  9981156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_44/main_0
Capture Clock  : Net_44/clock_0
Path slack     : 9981782p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14708
-------------------------------------   ----- 
End-of-path arrival time (ps)           14708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  9981026  RISE       1
Net_44/main_0                             macrocell8    12128  14708  9981782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_44/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_43/main_1
Capture Clock  : Net_43/clock_0
Path slack     : 9984142p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12348
-------------------------------------   ----- 
End-of-path arrival time (ps)           12348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   5680   5680  9984142  RISE       1
Net_43/main_1                         macrocell7      6668  12348  9984142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_43/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 9984142p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12348
-------------------------------------   ----- 
End-of-path arrival time (ps)           12348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   5680   5680  9984142  RISE       1
\PWM_2:PWMUDB:prevCompare1\/main_0    macrocell55     6668  12348  9984142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 9984142p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12348
-------------------------------------   ----- 
End-of-path arrival time (ps)           12348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   5680   5680  9984142  RISE       1
\PWM_2:PWMUDB:status_0\/main_1        macrocell58     6668  12348  9984142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 9984835p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11655
-------------------------------------   ----- 
End-of-path arrival time (ps)           11655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  9981026  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell57    9075  11655  9984835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9984904p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell50     1250   1250  9984904  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2326   3576  9984904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9984935p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q        macrocell57     1250   1250  9984935  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2295   3545  9984935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:final_kill_reg\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987996p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10434
-------------------------------------   ----- 
End-of-path arrival time (ps)           10434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:final_kill_reg\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:final_kill_reg\/q         macrocell54    1250   1250  9987996  RISE       1
\PWM_2:PWMUDB:status_5\/main_0          macrocell60    2930   4180  9987996  RISE       1
\PWM_2:PWMUDB:status_5\/q               macrocell60    3350   7530  9987996  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_5  statusicell5   2904  10434  9987996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_41/main_0
Capture Clock  : Net_41/clock_0
Path slack     : 9988243p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  9988243  RISE       1
Net_41/main_0                             macrocell5     5667   8247  9988243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 9988243p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  9988243  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell50    5667   8247  9988243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_41/main_1
Capture Clock  : Net_41/clock_0
Path slack     : 9988506p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   5680   5680  9988506  RISE       1
Net_41/main_1                         macrocell5      2304   7984  9988506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_41/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 9988506p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   5680   5680  9988506  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0    macrocell48     2304   7984  9988506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 9988506p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   5680   5680  9988506  RISE       1
\PWM_1:PWMUDB:status_0\/main_1        macrocell51     2304   7984  9988506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_0\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988663p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9767
-------------------------------------   ---- 
End-of-path arrival time (ps)           9767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:status_0\/q               macrocell58    1250   1250  9988663  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell5   8517   9767  9988663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9989227p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell47    1250   1250  9989227  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell53    2302   3552  9989227  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell53    3350   6902  9989227  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_5  statusicell4   2302   9203  9989227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare2\/q
Path End       : \PWM_1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_1\/clock_0
Path slack     : 9990070p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:prevCompare2\/q   macrocell49   1250   1250  9990070  RISE       1
\PWM_1:PWMUDB:status_1\/main_0  macrocell52   5170   6420  9990070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9990132p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   3850   3850  9981156  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell4    4448   8298  9990132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9990411p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8019
-------------------------------------   ---- 
End-of-path arrival time (ps)           8019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   3850   3850  9981017  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell5    4169   8019  9990411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_42/main_0
Capture Clock  : Net_42/clock_0
Path slack     : 9991289p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  9988243  RISE       1
Net_42/main_0                             macrocell6     2621   5201  9991289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_42/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_1\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9992033p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:status_1\/q               macrocell52    1250   1250  9992033  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_1  statusicell4   5147   6397  9992033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 9992928p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:prevCompare1\/q   macrocell55   1250   1250  9992928  RISE       1
\PWM_2:PWMUDB:status_0\/main_0  macrocell58   2312   3562  9992928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare2\/q
Path End       : \PWM_2:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_1\/clock_0
Path slack     : 9992933p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:prevCompare2\/q   macrocell56   1250   1250  9992933  RISE       1
\PWM_2:PWMUDB:status_1\/main_0  macrocell59   2307   3557  9992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_1\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 9992952p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell48   1250   1250  9992952  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell51   2288   3538  9992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9994853p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell51    1250   1250  9994853  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2327   3577  9994853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_1\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9994867p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:status_1\/q               macrocell59    1250   1250  9994867  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_1  statusicell5   2313   3563  9994867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

