Fitter report for audio_spectrum_analyzer
Sun May 25 19:25:28 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Fitter Resource Usage Summary
  9. Input Pins
 10. Output Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. I/O Assignment Warnings
 14. Fitter Resource Utilization by Entity
 15. Delay Chain Summary
 16. Pad To Core Delay Chain Fanout
 17. Control Signals
 18. Global & Other Fast Signals
 19. I/O Rules Summary
 20. I/O Rules Details
 21. I/O Rules Matrix
 22. Fitter Device Options
 23. Operating Settings and Conditions
 24. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Failed - Sun May 25 19:25:28 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; audio_spectrum_analyzer                     ;
; Top-level Entity Name              ; audio_spectrum_analyzer                     ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08SAM153C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 64 / 8,064 ( < 1 % )                        ;
;     Total combinational functions  ; 58 / 8,064 ( < 1 % )                        ;
;     Dedicated logic registers      ; 49 / 8,064 ( < 1 % )                        ;
; Total registers                    ; 49                                          ;
; Total pins                         ; 11 / 112 ( 10 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 387,072 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                              ;
; Total PLLs                         ; 0 / 1 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M08SAM153C8G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 148 ) ; 0.00 % ( 0 / 148 )         ; 0.00 % ( 0 / 148 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 148 ) ; 0.00 % ( 0 / 148 )         ; 0.00 % ( 0 / 148 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 132 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 64 / 8,064 ( < 1 % ) ;
;     -- Combinational with no register       ; 15                   ;
;     -- Register only                        ; 6                    ;
;     -- Combinational with a register        ; 43                   ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 12                   ;
;     -- 3 input functions                    ; 2                    ;
;     -- <=2 input functions                  ; 44                   ;
;     -- Register only                        ; 6                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 20                   ;
;     -- arithmetic mode                      ; 38                   ;
;                                             ;                      ;
; Total registers*                            ; 49 / 8,597 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 49 / 8,064 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 533 ( 0 % )      ;
;                                             ;                      ;
; Total LABs                                  ; Not available        ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 11 / 112 ( 10 % )    ;
;     -- Clock pins                           ; 0 / 4 ( 0 % )        ;
;     -- Dedicated input pins                 ; 0 / 1 ( 0 % )        ;
;                                             ;                      ;
; M9Ks                                        ; 0 / 42 ( 0 % )       ;
; UFM blocks                                  ; 0 / 1 ( 0 % )        ;
; ADC blocks                                  ; 0 / 1 ( 0 % )        ;
; Total block memory bits                     ; 0 / 387,072 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 387,072 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )       ;
; PLLs                                        ; 0 / 1 ( 0 % )        ;
; Global signals                              ; 1                    ;
;     -- Global clocks                        ; 1 / 10 ( 10 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; Remote update blocks                        ; 0 / 1 ( 0 % )        ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )        ;
; Maximum fan-out                             ; 49                   ;
; Highest non-global fan-out                  ; 49                   ;
; Total fan-out                               ; 362                  ;
; Average fan-out                             ; 2.45                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                     ;
+-------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name  ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk   ; Unassigned ; --       ; 49                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; rst_n ; Unassigned ; --       ; 49                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
+-------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; led[0]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[1]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[2]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[3]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[4]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[5]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[6]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[7]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; test_led ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1A       ; 0 / 8 ( 0 % )  ; 3.3V          ; --           ;
; 1B       ; 0 / 10 ( 0 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 10 ( 0 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 28 ( 0 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 12 ( 0 % ) ; 3.3V          ; --           ;
; 6        ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 28 ( 0 % ) ; 2.5V          ; --           ;
; Unknown  ; 19             ; --            ;              ;
+----------+----------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                               ;
+----------+------------+----------+---------------------------------+-------+--------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.  ; I/O Standard ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+-------+--------------+-----------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; A2       ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; A3       ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; A5       ; 243        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; A7       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; A9       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; A11      ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; A13      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; --       ; --           ;
; A14      ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; B1       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; B3       ;            ; --       ; VCCA3                           ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; B4       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ; 8        ; VCCIO8                          ; power ;              ; 2.5V      ; --         ;                 ; --       ; --           ;
; B6       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; B7       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; B8       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ; 8        ; VCCIO8                          ; power ;              ; 2.5V      ; --         ;                 ; --       ; --           ;
; B10      ;            ; 8        ; VCCIO8                          ; power ;              ; 2.5V      ; --         ;                 ; --       ; --           ;
; B11      ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; B12      ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; B13      ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; B14      ; 223        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; B15      ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; C1       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; C8       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; C14      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; C15      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; ANAIN1                          ;       ;              ;           ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; D6       ; 244        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; D7       ; 240        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; D8       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; D9       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; D10      ; 222        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; D11      ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; D12      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; D14      ;            ; --       ; VCCA2                           ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; E1       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; E4       ;            ;          ; REFGND                          ;       ;              ;           ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; E6       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; E7       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; E8       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; E9       ; 230        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; E10      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; E11      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; E12      ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; E14      ; 175        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; E15      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; F2       ;            ; 1A       ; VCCIO1A                         ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; F4       ;            ;          ; ADC_VREF                        ;       ;              ;           ; --         ;                 ; --       ; --           ;
; F5       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; F11      ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; F12      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; F14      ;            ; 6        ; VCCIO6                          ; power ;              ; 2.5V      ; --         ;                 ; --       ; --           ;
; G1       ; 20         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; G5       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; G8       ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; G11      ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; G14      ;            ; 6        ; VCCIO6                          ; power ;              ; 2.5V      ; --         ;                 ; --       ; --           ;
; G15      ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; H2       ;            ; 1B       ; VCCIO1B                         ; power ;              ; 2.5V      ; --         ;                 ; --       ; --           ;
; H3       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 26         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; H5       ; 24         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; H11      ; 150        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; H12      ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; H13      ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; H14      ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; J1       ; 22         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; J2       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; J8       ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; J9       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; J11      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 148        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; K11      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; K14      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; L2       ;            ; 2        ; VCCIO2                          ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; L6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; L7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; L8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; L9       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; L11      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; L12      ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; L14      ;            ; 5        ; VCCIO5                          ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; L15      ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; M4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; M5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; M6       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; M7       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; M8       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; M9       ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; M11      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; M12      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; M14      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; N2       ;            ; --       ; VCCA1                           ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; N8       ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; N14      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; P2       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; P4       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; P5       ;            ; 3        ; VCCIO3                          ; power ;              ; 2.5V      ; --         ;                 ; --       ; --           ;
; P6       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; P7       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; P9       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 3        ; VCCIO3                          ; power ;              ; 2.5V      ; --         ;                 ; --       ; --           ;
; P11      ;            ; 3        ; VCCIO3                          ; power ;              ; 2.5V      ; --         ;                 ; --       ; --           ;
; P12      ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCCA4                           ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; P14      ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; P15      ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; R2       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; R5       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; R7       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; R9       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; R11      ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; --       ; --           ;
; R13      ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; R14      ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+-------+--------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------+
; I/O Assignment Warnings           ;
+----------+------------------------+
; Pin Name ; Reason                 ;
+----------+------------------------+
; led[0]   ; Missing drive strength ;
; led[1]   ; Missing drive strength ;
; led[2]   ; Missing drive strength ;
; led[3]   ; Missing drive strength ;
; led[4]   ; Missing drive strength ;
; led[5]   ; Missing drive strength ;
; led[6]   ; Missing drive strength ;
; led[7]   ; Missing drive strength ;
; test_led ; Missing drive strength ;
+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+----------------------------+-------------+---------------------------+---------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------+-------------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name      ; Entity Name             ; Library Name ;
+----------------------------+-------------+---------------------------+---------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------+-------------------------+--------------+
; |audio_spectrum_analyzer   ; 0 (0)       ; 49 (49)                   ; 0 (0)         ; 0           ; 1          ; 0            ; 0       ; 0         ; 11   ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |audio_spectrum_analyzer ; audio_spectrum_analyzer ; work         ;
+----------------------------+-------------+---------------------------+---------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; led[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; test_led ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; rst_n    ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk                 ;                   ;         ;
; rst_n               ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                               ;
+-------------+------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name        ; Location   ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------+------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; LessThan0~9 ; Unassigned ; 24      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; LessThan1~3 ; Unassigned ; 24      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; clk         ; Unassigned ; 49      ; Clock                     ; yes    ; Global Clock         ; Not Available    ; --                        ;
; rst_n       ; Unassigned ; 49      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
+-------------+------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                              ;
+------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location   ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; Unassigned ; 49      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
+------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 11        ; 0            ; 11        ; 0            ; 0            ; 11        ; 11        ; 0            ; 11        ; 11        ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 11        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 11           ; 0         ; 11           ; 11           ; 0         ; 0         ; 11           ; 0         ; 0         ; 11           ; 11           ; 11           ; 11           ; 9            ; 11           ; 11           ; 9            ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 0         ; 11           ; 11           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; led[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; test_led           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (119006): Selected device 10M08SAM153C8G for design "audio_spectrum_analyzer"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAM153C8GES is compatible
    Info (176445): Device 10M04SAM153C8G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location G1
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location J1
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location H5
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location H4
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location D8
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location E8
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location D6
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location E6
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (332104): Reading SDC File: 'audio_spectrum_analyzer.sdc'
Error (332000): More than 1 positional argument specified: 0.1, _col1
---------------------------------------------------------------------------

Usage: set_clock_uncertainty [-h] [-help] [-long_help] [-add] [-enable_same_physical_edge] [-fall_from <fall_from_clock>] [-fall_to <fall_to_clock>] [-from <from_clock>] [-hold] [-rise_from <rise_from_clock>] [-rise_to <rise_to_clock>] [-setup] [-to <to_clock>] <uncertainty>

        -h: Quick usage
        -help: Short help
        -long_help: Long help with examples and possible return values

        -add: Specifies that this assignment is an addition to the clock uncertainty derived by derive_clock_uncertainty call
        -enable_same_physical_edge: Enable setting uncertainty value for same physical clock edge
        -fall_from <fall_from_clock>: Valid destinations (string patterns are matched using Tcl string matching)
        -fall_to <fall_to_clock>: Valid destinations (string patterns are matched using Tcl string matching)
        -from <from_clock>: Valid destinations (string patterns are matched using Tcl string matching)
        -hold: Only apply the uncertainty value to hold and removal checks
        -rise_from <rise_from_clock>: Valid destinations (string patterns are matched using Tcl string matching)
        -rise_to <rise_to_clock>: Valid destinations (string patterns are matched using Tcl string matching)
        -setup: Only apply the uncertainty value to setup and recovery checks
        -to <to_clock>: Valid destinations (string patterns are matched using Tcl string matching)
        <uncertainty>: Uncertainty

---------------------------------------------------------------------------

    while executing
"set_clock_uncertainty 0.1 [get_clocks {clk}]"
    (file "audio_spectrum_analyzer.sdc" line 5)
Critical Warning (332008): Read_sdc failed due to errors in the SDC file
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (176353): Automatically promoted node clk~input (placed in PIN J5 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) File: D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Error (171000): Can't fit design in device
Warning (169177): 2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at J5 File: D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v Line: 3
    Info (169178): Pin rst_n uses I/O standard 3.3-V LVTTL at J9 File: D:/Quartus_Project/audio_spectrum_analyzer/audio_spectrum_analyzer.v Line: 4
Error: Quartus Prime Fitter was unsuccessful. 2 errors, 8 warnings
    Error: Peak virtual memory: 5418 megabytes
    Error: Processing ended: Sun May 25 19:25:28 2025
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


