# End time: 20:11:46 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Desktop/projet1/Z01.1-Hersheys/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/projet1/Z01.1-Hersheys/vunit_out/test_output/lib.tb_mux8way.all_53d37fb647db4a97e930be8cee067762d0baa1ca/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_mux8way(tb) -L vunit_lib -L lib -g/tb_mux8way/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/projet1/Z01.1-Hersheys/vunit_out/test_output/lib.tb_mux8way.all_53d37fb647db4a97e930be8cee067762d0baa1ca/,tb path : /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/testes/,use_color : true" 
# Start time: 20:11:46 on Mar 17,2022
# ** Warning: Design size of 21678 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_mux8way/mapping/q has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: Falha em teste: 1
#    Time: 500 ps  Iteration: 1  Process: /tb_mux8way/main File: /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/testes/tb_Mux8Way.vhd
# Break in Process main at /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/testes/tb_Mux8Way.vhd line 59
# Stopped at /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/testes/tb_Mux8Way.vhd line 59
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/testes/tb_Mux8Way.vhd 59 return [address 0xf6d498bb] Process main
# 
# 
# Surrounding code from 'see' command
#   54 :     test_runner_setup(runner, runner_cfg);
#   55 : 
#   56 :     -- Teste: 1
#   57 :     inA <= '1'; inB <= '0'; inC <='1'; inD <='0'; inE <= '1'; inF <= '0'; inG <='1'; inH<='0'; inSel<= "000";
#   58 :     wait until clk='1';
# ->59 :     assert(outQ = '1')  report "Falha em teste: 1" severity error;
#   60 : 
#   61 :     -- Teste: 2
#   62 :     inA <= '1'; inB <= '0'; inC <='1'; inD <='0'; inE <= '1'; inF <= '0'; inG <='1'; inH<='0'; inSel<= "001";
#   63 :     wait until clk='1';
# 
