Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.60 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.61 secs
 
--> Reading design: Datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Datapath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Datapath"
Output Format                      : NGC
Target Device                      : xc5vlx20t-2-ff323

---- Source Options
Top Module Name                    : Datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/STD_SAD.vhd" in Library work.
Architecture std_sad of Entity std_sad is up to date.
Compiling vhdl file "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/genericSub.vhd" in Library work.
Architecture behavioral of Entity genericsub is up to date.
Compiling vhdl file "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/genericAdder.vhd" in Library work.
Architecture behavioral of Entity genericadder is up to date.
Compiling vhdl file "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/blck4x4.vhd" in Library work.
Architecture behavioral of Entity blck4x4 is up to date.
Compiling vhdl file "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/SAD4x4_Datapath.vhd" in Library work.
Architecture behavioral of Entity datapath is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Datapath> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <blck4x4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <genericAdder> in library <work> (architecture <behavioral>) with generics.
	widthX = 12

Analyzing hierarchy for entity <genericAdder> in library <work> (architecture <behavioral>) with generics.
	widthX = 13

Analyzing hierarchy for entity <genericSub> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <genericAdder> in library <work> (architecture <behavioral>) with generics.
	WIDTHX = 8

Analyzing hierarchy for entity <genericAdder> in library <work> (architecture <behavioral>) with generics.
	WIDTHX = 9

Analyzing hierarchy for entity <genericAdder> in library <work> (architecture <behavioral>) with generics.
	WIDTHX = 10

Analyzing hierarchy for entity <genericAdder> in library <work> (architecture <behavioral>) with generics.
	WIDTHX = 11


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Datapath> in library <work> (Architecture <behavioral>).
Entity <Datapath> analyzed. Unit <Datapath> generated.

Analyzing Entity <blck4x4> in library <work> (Architecture <behavioral>).
Entity <blck4x4> analyzed. Unit <blck4x4> generated.

Analyzing Entity <genericSub> in library <work> (Architecture <behavioral>).
Entity <genericSub> analyzed. Unit <genericSub> generated.

Analyzing generic Entity <genericAdder.3> in library <work> (Architecture <behavioral>).
	WIDTHX = 8
Entity <genericAdder.3> analyzed. Unit <genericAdder.3> generated.

Analyzing generic Entity <genericAdder.4> in library <work> (Architecture <behavioral>).
	WIDTHX = 9
Entity <genericAdder.4> analyzed. Unit <genericAdder.4> generated.

Analyzing generic Entity <genericAdder.5> in library <work> (Architecture <behavioral>).
	WIDTHX = 10
Entity <genericAdder.5> analyzed. Unit <genericAdder.5> generated.

Analyzing generic Entity <genericAdder.6> in library <work> (Architecture <behavioral>).
	WIDTHX = 11
Entity <genericAdder.6> analyzed. Unit <genericAdder.6> generated.

Analyzing generic Entity <genericAdder.1> in library <work> (Architecture <behavioral>).
	widthX = 12
Entity <genericAdder.1> analyzed. Unit <genericAdder.1> generated.

Analyzing generic Entity <genericAdder.2> in library <work> (Architecture <behavioral>).
	widthX = 13
Entity <genericAdder.2> analyzed. Unit <genericAdder.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <genericAdder_1>.
    Related source file is "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/genericAdder.vhd".
    Found 13-bit adder for signal <c>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <genericAdder_1> synthesized.


Synthesizing Unit <genericAdder_2>.
    Related source file is "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/genericAdder.vhd".
    Found 14-bit adder for signal <c>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <genericAdder_2> synthesized.


Synthesizing Unit <genericSub>.
    Related source file is "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/genericSub.vhd".
WARNING:Xst:646 - Signal <not_sig_C<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit subtractor for signal <not_sig_C>.
    Found 9-bit subtractor for signal <sig_C>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <genericSub> synthesized.


Synthesizing Unit <genericAdder_3>.
    Related source file is "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/genericAdder.vhd".
    Found 9-bit adder for signal <c>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <genericAdder_3> synthesized.


Synthesizing Unit <genericAdder_4>.
    Related source file is "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/genericAdder.vhd".
    Found 10-bit adder for signal <c>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <genericAdder_4> synthesized.


Synthesizing Unit <genericAdder_5>.
    Related source file is "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/genericAdder.vhd".
    Found 11-bit adder for signal <c>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <genericAdder_5> synthesized.


Synthesizing Unit <genericAdder_6>.
    Related source file is "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/genericAdder.vhd".
    Found 12-bit adder for signal <c>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <genericAdder_6> synthesized.


Synthesizing Unit <blck4x4>.
    Related source file is "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/blck4x4.vhd".
    Found 72-bit register for signal <regFirstAdder>.
    Found 12-bit register for signal <regSAD>.
    Found 40-bit register for signal <regSecondAdder>.
    Found 128-bit register for signal <regSubVec>.
    Found 22-bit register for signal <regThirdAdder>.
    Summary:
	inferred 274 D-type flip-flop(s).
Unit <blck4x4> synthesized.


Synthesizing Unit <Datapath>.
    Related source file is "C:/Users/Brunno/Desktop/TZSearch_Github/TZSearch/TZSearch_F/SAD4x4_Datapath.vhd".
    Found 32-bit register for signal <matsA<0><0>>.
    Found 32-bit register for signal <matsA<0><1>>.
    Found 32-bit register for signal <matsA<0><2>>.
    Found 32-bit register for signal <matsA<0><3>>.
    Found 32-bit register for signal <matsA<1><0>>.
    Found 32-bit register for signal <matsA<1><1>>.
    Found 32-bit register for signal <matsA<1><2>>.
    Found 32-bit register for signal <matsA<1><3>>.
    Found 32-bit register for signal <matsA<2><0>>.
    Found 32-bit register for signal <matsA<2><1>>.
    Found 32-bit register for signal <matsA<2><2>>.
    Found 32-bit register for signal <matsA<2><3>>.
    Found 32-bit register for signal <matsA<3><0>>.
    Found 32-bit register for signal <matsA<3><1>>.
    Found 32-bit register for signal <matsA<3><2>>.
    Found 32-bit register for signal <matsA<3><3>>.
    Found 32-bit register for signal <matsB<0><0>>.
    Found 32-bit register for signal <matsB<0><1>>.
    Found 32-bit register for signal <matsB<0><2>>.
    Found 32-bit register for signal <matsB<0><3>>.
    Found 32-bit register for signal <matsB<1><0>>.
    Found 32-bit register for signal <matsB<1><1>>.
    Found 32-bit register for signal <matsB<1><2>>.
    Found 32-bit register for signal <matsB<1><3>>.
    Found 32-bit register for signal <matsB<2><0>>.
    Found 32-bit register for signal <matsB<2><1>>.
    Found 32-bit register for signal <matsB<2><2>>.
    Found 32-bit register for signal <matsB<2><3>>.
    Found 32-bit register for signal <matsB<3><0>>.
    Found 32-bit register for signal <matsB<3><1>>.
    Found 32-bit register for signal <matsB<3><2>>.
    Found 32-bit register for signal <matsB<3><3>>.
    Found 14-bit register for signal <outAfterSum>.
    Found 48-bit register for signal <regByPass44>.
    Found 48-bit register for signal <regByPass441>.
    Found 48-bit register for signal <regByPass442>.
    Found 26-bit register for signal <regByPass48>.
    Found 26-bit register for signal <regByPass481>.
    Found 8-bit register for signal <regNrAccum>.
    Found 26-bit register for signal <regSecAfterBlock>.
    Found 8-bit register for signal <regSubSrc>.
    Found 8-bit subtractor for signal <regSubSrc$sub0000> created at line 122.
    Found 20-bit up accumulator for signal <S_SAD>.
    Summary:
	inferred   1 Accumulator(s).
	inferred 1276 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Datapath> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 192
 10-bit adder                                          : 16
 11-bit adder                                          : 8
 12-bit adder                                          : 4
 13-bit adder                                          : 2
 14-bit adder                                          : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 32
 9-bit subtractor                                      : 128
# Accumulators                                         : 1
 20-bit up loadable accumulator                        : 1
# Registers                                            : 273
 10-bit register                                       : 16
 11-bit register                                       : 8
 12-bit register                                       : 16
 13-bit register                                       : 6
 14-bit register                                       : 1
 8-bit register                                        : 194
 9-bit register                                        : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 192
 10-bit adder                                          : 16
 11-bit adder                                          : 8
 12-bit adder                                          : 4
 13-bit adder                                          : 2
 14-bit adder                                          : 1
 8-bit subtractor                                      : 65
 9-bit adder                                           : 32
 9-bit subtractor                                      : 64
# Accumulators                                         : 1
 20-bit up loadable accumulator                        : 1
# Registers                                            : 2372
 Flip-Flops                                            : 2372

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Datapath> ...

Optimizing unit <genericSub> ...

Optimizing unit <blck4x4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Datapath, actual ratio is 34.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2392
 Flip-Flops                                            : 2392

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Datapath.ngr
Top Level Output File Name         : Datapath
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 1131

Cell Usage :
# BELS                             : 5346
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 1585
#      LUT3                        : 525
#      LUT4                        : 15
#      LUT5                        : 2
#      LUT6                        : 6
#      MUXCY                       : 1540
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 1669
# FlipFlops/Latches                : 2392
#      FDC                         : 2392
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1130
#      IBUF                        : 1035
#      OBUF                        : 95
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx20tff323-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2392  out of  12480    19%  
 Number of Slice LUTs:                 2134  out of  12480    17%  
    Number used as Logic:              2134  out of  12480    17%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3425
   Number with an unused Flip Flop:    1033  out of   3425    30%  
   Number with an unused LUT:          1291  out of   3425    37%  
   Number of fully used LUT-FF pairs:  1101  out of   3425    32%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                        1131
 Number of bonded IOBs:                1131  out of    172   657% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2392  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------+------------------------+-------+
Control Signal                               | Buffer(FF name)        | Load  |
---------------------------------------------+------------------------+-------+
START_inv(gen0[3].blckX/start_inv311_INV_0:O)| NONE(S_SAD_0)          | 2392  |
---------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.400ns (Maximum Frequency: 416.675MHz)
   Minimum input arrival time before clock: 2.544ns
   Maximum output required time after clock: 2.922ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.400ns (frequency: 416.675MHz)
  Total number of paths / destination ports: 35731 / 1360
-------------------------------------------------------------------------
Delay:               2.400ns (Levels of Logic = 10)
  Source:            matsA<3><3>_3_0 (FF)
  Destination:       gen0[3].blckX/regSubVec_15_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: matsA<3><3>_3_0 to gen0[3].blckX/regSubVec_15_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.396   0.491  matsA<3><3>_3_0 (matsA<3><3>_3_0)
     LUT2:I0->O            1   0.086   0.000  gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_lut<0> (gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_lut<0>)
     MUXCY:S->O            1   0.305   0.000  gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<0> (gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<1> (gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<2> (gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<3> (gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<4> (gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<5> (gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<6> (gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_cy<6>)
     XORCY:CI->O           1   0.300   0.600  gen0[3].blckX/gen0[3].gen01[3].subX/Msub_sig_C_xor<7> (gen0[3].blckX/gen0[3].gen01[3].subX/sig_C<7>)
     LUT3:I0->O            1   0.086   0.000  gen0[3].blckX/gen0[3].gen01[3].subX/c<7>1 (gen0[3].blckX/subVec<15><7>)
     FDC:D                    -0.022          gen0[3].blckX/regSubVec_15_7
    ----------------------------------------
    Total                      2.400ns (1.309ns logic, 1.090ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1265 / 1060
-------------------------------------------------------------------------
Offset:              2.544ns (Levels of Logic = 22)
  Source:            isValidSAD (PAD)
  Destination:       S_SAD_19 (FF)
  Destination Clock: CLK rising

  Data Path: isValidSAD to S_SAD_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.694   0.750  isValidSAD_IBUF (isValidSAD_IBUF)
     LUT4:I0->O            1   0.086   0.000  Maccum_S_SAD_lut<0> (Maccum_S_SAD_lut<0>)
     MUXCY:S->O            1   0.305   0.000  Maccum_S_SAD_cy<0> (Maccum_S_SAD_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<1> (Maccum_S_SAD_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<2> (Maccum_S_SAD_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<3> (Maccum_S_SAD_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<4> (Maccum_S_SAD_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<5> (Maccum_S_SAD_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<6> (Maccum_S_SAD_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<7> (Maccum_S_SAD_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<8> (Maccum_S_SAD_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<9> (Maccum_S_SAD_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<10> (Maccum_S_SAD_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<11> (Maccum_S_SAD_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<12> (Maccum_S_SAD_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<13> (Maccum_S_SAD_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<14> (Maccum_S_SAD_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<15> (Maccum_S_SAD_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<16> (Maccum_S_SAD_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_S_SAD_cy<17> (Maccum_S_SAD_cy<17>)
     MUXCY:CI->O           0   0.023   0.000  Maccum_S_SAD_cy<18> (Maccum_S_SAD_cy<18>)
     XORCY:CI->O           1   0.300   0.000  Maccum_S_SAD_xor<19> (Result<19>)
     FDC:D                    -0.022          S_SAD_19
    ----------------------------------------
    Total                      2.544ns (1.794ns logic, 0.750ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 95 / 95
-------------------------------------------------------------------------
Offset:              2.922ns (Levels of Logic = 1)
  Source:            regSubSrc_7 (FF)
  Destination:       subResult (PAD)
  Source Clock:      CLK rising

  Data Path: regSubSrc_7 to subResult
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.396   0.382  regSubSrc_7 (regSubSrc_7)
     OBUF:I->O                 2.144          subResult_OBUF (subResult)
    ----------------------------------------
    Total                      2.922ns (2.540ns logic, 0.382ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================


Total REAL time to Xst completion: 52.00 secs
Total CPU time to Xst completion: 51.84 secs
 
--> 

Total memory usage is 361616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

