#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 17 20:34:14 2020
# Process ID: 15708
# Current directory: C:/Users/lsfan/Documents/GitHub/Xilinx-FPGA------/examples/VU13P_device
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23864 C:\Users\lsfan\Documents\GitHub\Xilinx-FPGA------\examples\VU13P_device\VU13P_device.xpr
# Log file: C:/Users/lsfan/Documents/GitHub/Xilinx-FPGA------/examples/VU13P_device/vivado.log
# Journal file: C:/Users/lsfan/Documents/GitHub/Xilinx-FPGA------/examples/VU13P_device\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lsfan/Documents/GitHub/Xilinx-FPGA------/examples/VU13P_device/VU13P_device.xpr
INFO: [Project 1-313] Project file moved from 'E:/LtrProjects/VivadoProjects/VU13P_device' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/lsfan/Documents/GitHub/Xilinx-FPGA------/examples/VU13P_device/VU13P_device.srcs/sources_1', nor could it be found using path 'E:/LtrProjects/VivadoProjects/VU13P_device/VU13P_device.srcs/sources_1'.
open_io_design -name io_1
Design is defaulting to project part: xcvu13p-flga2577-3-e
INFO: [Device 21-403] Loading part xcvu13p-flga2577-3-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2130.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_io_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2885.742 ; gain = 1774.906
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 22:12:27 2020...
