-- generated by newgenasym Thu Feb 02 06:35:17 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity stm32f030k6 is
    port (    
	BOOT0:     INOUT  STD_LOGIC;    
	NRST:      INOUT  STD_LOGIC;    
	PA0:       INOUT  STD_LOGIC;    
	PA1:       INOUT  STD_LOGIC;    
	PA10_USART1_RX: INOUT  STD_LOGIC;    
	PA11_USART1_CTS: INOUT  STD_LOGIC;    
	PA12_USART1_RTS: INOUT  STD_LOGIC;    
	PA13_SWDIO: INOUT  STD_LOGIC;    
	PA14_SWCLK: INOUT  STD_LOGIC;    
	PA15_SPI1_NSS: INOUT  STD_LOGIC;    
	PA2_USART1_TX: INOUT  STD_LOGIC;    
	PA3_USART1_RX: INOUT  STD_LOGIC;    
	PA4_SPI1_NSS: INOUT  STD_LOGIC;    
	PA5_SPI1_SCK: INOUT  STD_LOGIC;    
	PA6_SPI1_MISO: INOUT  STD_LOGIC;    
	PA7_SPI1_MOSI: INOUT  STD_LOGIC;    
	PA8_USART1_CK: INOUT  STD_LOGIC;    
	PA9_USART1_TX: INOUT  STD_LOGIC;    
	PB0_TIM3_CH3: INOUT  STD_LOGIC;    
	PB1_TIM3_CH4: INOUT  STD_LOGIC;    
	PB3_SPI1_SCK: INOUT  STD_LOGIC;    
	PB4_SPI1_MISO: INOUT  STD_LOGIC;    
	PB5_SPI1_MOSI: INOUT  STD_LOGIC;    
	PB6_I2C1_SCL: INOUT  STD_LOGIC;    
	PB7_I2C1_SDA: INOUT  STD_LOGIC;    
	PF0_OSCIN: INOUT  STD_LOGIC;    
	PF1_OSCOUT: INOUT  STD_LOGIC);
end stm32f030k6;
