Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar  1 15:23:00 2025
| Host         : DESKTOP-MCR5VBE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file key_filter_timing_summary_routed.rpt -pb key_filter_timing_summary_routed.pb -rpx key_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : key_filter
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   43          inf        0.000                      0                   43           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            key_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 3.693ns (60.988%)  route 2.363ns (39.012%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE                         0.000     0.000 r  key_flag_reg/C
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  key_flag_reg/Q
                         net (fo=1, routed)           2.363     2.742    key_flag_OBUF
    N20                  OBUF (Prop_obuf_I_O)         3.314     6.056 r  key_flag_OBUF_inst/O
                         net (fo=0)                   0.000     6.056    key_flag
    N20                                                               r  key_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in
                            (input port)
  Destination:            cnt_20ms_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.908ns  (logic 1.561ns (39.933%)  route 2.347ns (60.067%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  key_in (IN)
                         net (fo=0)                   0.000     0.000    key_in
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  key_in_IBUF_inst/O
                         net (fo=20, routed)          2.347     3.789    key_in_IBUF
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.119     3.908 r  cnt_20ms[19]_i_1/O
                         net (fo=1, routed)           0.000     3.908    p_0_in[19]
    SLICE_X0Y77          FDCE                                         r  cnt_20ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in
                            (input port)
  Destination:            cnt_20ms_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.894ns  (logic 1.547ns (39.717%)  route 2.347ns (60.283%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  key_in (IN)
                         net (fo=0)                   0.000     0.000    key_in
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  key_in_IBUF_inst/O
                         net (fo=20, routed)          2.347     3.789    key_in_IBUF
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.105     3.894 r  cnt_20ms[18]_i_1/O
                         net (fo=1, routed)           0.000     3.894    p_0_in[18]
    SLICE_X0Y77          FDCE                                         r  cnt_20ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in
                            (input port)
  Destination:            cnt_20ms_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.798ns  (logic 1.561ns (41.089%)  route 2.237ns (58.911%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  key_in (IN)
                         net (fo=0)                   0.000     0.000    key_in
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  key_in_IBUF_inst/O
                         net (fo=20, routed)          2.237     3.679    key_in_IBUF
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.119     3.798 r  cnt_20ms[9]_i_1/O
                         net (fo=1, routed)           0.000     3.798    p_0_in[9]
    SLICE_X0Y76          FDCE                                         r  cnt_20ms_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in
                            (input port)
  Destination:            cnt_20ms_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.790ns  (logic 1.561ns (41.174%)  route 2.229ns (58.826%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  key_in (IN)
                         net (fo=0)                   0.000     0.000    key_in
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  key_in_IBUF_inst/O
                         net (fo=20, routed)          2.229     3.671    key_in_IBUF
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.119     3.790 r  cnt_20ms[1]_i_1/O
                         net (fo=1, routed)           0.000     3.790    p_0_in[1]
    SLICE_X0Y76          FDCE                                         r  cnt_20ms_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in
                            (input port)
  Destination:            cnt_20ms_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.784ns  (logic 1.547ns (40.872%)  route 2.237ns (59.128%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  key_in (IN)
                         net (fo=0)                   0.000     0.000    key_in
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  key_in_IBUF_inst/O
                         net (fo=20, routed)          2.237     3.679    key_in_IBUF
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.105     3.784 r  cnt_20ms[14]_i_1/O
                         net (fo=1, routed)           0.000     3.784    p_0_in[14]
    SLICE_X0Y76          FDCE                                         r  cnt_20ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in
                            (input port)
  Destination:            cnt_20ms_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.776ns  (logic 1.547ns (40.956%)  route 2.229ns (59.044%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  key_in (IN)
                         net (fo=0)                   0.000     0.000    key_in
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  key_in_IBUF_inst/O
                         net (fo=20, routed)          2.229     3.671    key_in_IBUF
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.105     3.776 r  cnt_20ms[15]_i_1/O
                         net (fo=1, routed)           0.000     3.776    p_0_in[15]
    SLICE_X0Y76          FDCE                                         r  cnt_20ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in
                            (input port)
  Destination:            cnt_20ms_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 1.569ns (42.952%)  route 2.083ns (57.048%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  key_in (IN)
                         net (fo=0)                   0.000     0.000    key_in
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  key_in_IBUF_inst/O
                         net (fo=20, routed)          2.083     3.525    key_in_IBUF
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.127     3.652 r  cnt_20ms[17]_i_1/O
                         net (fo=1, routed)           0.000     3.652    p_0_in[17]
    SLICE_X0Y76          FDCE                                         r  cnt_20ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in
                            (input port)
  Destination:            cnt_20ms_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.636ns  (logic 1.561ns (42.919%)  route 2.075ns (57.081%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  key_in (IN)
                         net (fo=0)                   0.000     0.000    key_in
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  key_in_IBUF_inst/O
                         net (fo=20, routed)          2.075     3.517    key_in_IBUF
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.119     3.636 r  cnt_20ms[11]_i_1/O
                         net (fo=1, routed)           0.000     3.636    p_0_in[11]
    SLICE_X0Y75          FDCE                                         r  cnt_20ms_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in
                            (input port)
  Destination:            cnt_20ms_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.630ns  (logic 1.547ns (42.606%)  route 2.083ns (57.394%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  key_in (IN)
                         net (fo=0)                   0.000     0.000    key_in
    R16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  key_in_IBUF_inst/O
                         net (fo=20, routed)          2.083     3.525    key_in_IBUF
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.105     3.630 r  cnt_20ms[16]_i_1/O
                         net (fo=1, routed)           0.000     3.630    p_0_in[16]
    SLICE_X0Y76          FDCE                                         r  cnt_20ms_reg[16]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_20ms_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_20ms_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.183ns (46.422%)  route 0.211ns (53.578%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  cnt_20ms_reg[0]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_20ms_reg[0]/Q
                         net (fo=22, routed)          0.211     0.352    cnt_20ms_reg_n_0_[0]
    SLICE_X0Y74          LUT4 (Prop_lut4_I2_O)        0.042     0.394 r  cnt_20ms[6]_i_1/O
                         net (fo=1, routed)           0.000     0.394    p_0_in[6]
    SLICE_X0Y74          FDCE                                         r  cnt_20ms_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_20ms_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_20ms_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.110%)  route 0.209ns (52.890%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  cnt_20ms_reg[0]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_20ms_reg[0]/Q
                         net (fo=22, routed)          0.209     0.350    cnt_20ms_reg_n_0_[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.045     0.395 r  cnt_20ms[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    p_0_in[2]
    SLICE_X0Y73          FDCE                                         r  cnt_20ms_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_20ms_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_20ms_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.827%)  route 0.211ns (53.173%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  cnt_20ms_reg[0]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_20ms_reg[0]/Q
                         net (fo=22, routed)          0.211     0.352    cnt_20ms_reg_n_0_[0]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.045     0.397 r  cnt_20ms[0]_i_1/O
                         net (fo=1, routed)           0.000     0.397    p_0_in[0]
    SLICE_X0Y74          FDCE                                         r  cnt_20ms_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_20ms_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_20ms_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.189ns (47.509%)  route 0.209ns (52.491%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  cnt_20ms_reg[0]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_20ms_reg[0]/Q
                         net (fo=22, routed)          0.209     0.350    cnt_20ms_reg_n_0_[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.048     0.398 r  cnt_20ms[3]_i_1/O
                         net (fo=1, routed)           0.000     0.398    p_0_in[3]
    SLICE_X0Y73          FDCE                                         r  cnt_20ms_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_20ms_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_20ms_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.587%)  route 0.213ns (53.413%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  cnt_20ms_reg[0]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_20ms_reg[0]/Q
                         net (fo=22, routed)          0.213     0.354    cnt_20ms_reg_n_0_[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.045     0.399 r  cnt_20ms[4]_i_1/O
                         net (fo=1, routed)           0.000     0.399    p_0_in[4]
    SLICE_X0Y73          FDCE                                         r  cnt_20ms_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_20ms_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_20ms_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.190ns (47.116%)  route 0.213ns (52.884%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  cnt_20ms_reg[0]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_20ms_reg[0]/Q
                         net (fo=22, routed)          0.213     0.354    cnt_20ms_reg_n_0_[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.049     0.403 r  cnt_20ms[5]_i_1/O
                         net (fo=1, routed)           0.000     0.403    p_0_in[5]
    SLICE_X0Y73          FDCE                                         r  cnt_20ms_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_20ms_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_20ms_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.208%)  route 0.244ns (56.792%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  cnt_20ms_reg[0]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_20ms_reg[0]/Q
                         net (fo=22, routed)          0.244     0.385    cnt_20ms_reg_n_0_[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.045     0.430 r  cnt_20ms[14]_i_1/O
                         net (fo=1, routed)           0.000     0.430    p_0_in[14]
    SLICE_X0Y76          FDCE                                         r  cnt_20ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_20ms_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_20ms_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.158%)  route 0.245ns (56.842%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  cnt_20ms_reg[0]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_20ms_reg[0]/Q
                         net (fo=22, routed)          0.245     0.386    cnt_20ms_reg_n_0_[0]
    SLICE_X0Y74          LUT4 (Prop_lut4_I2_O)        0.045     0.431 r  cnt_20ms[7]_i_1/O
                         net (fo=1, routed)           0.000     0.431    p_0_in[7]
    SLICE_X0Y74          FDCE                                         r  cnt_20ms_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_20ms_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_20ms_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.158%)  route 0.245ns (56.842%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  cnt_20ms_reg[0]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_20ms_reg[0]/Q
                         net (fo=22, routed)          0.245     0.386    cnt_20ms_reg_n_0_[0]
    SLICE_X0Y74          LUT4 (Prop_lut4_I2_O)        0.045     0.431 r  cnt_20ms[8]_i_1/O
                         net (fo=1, routed)           0.000     0.431    p_0_in[8]
    SLICE_X0Y74          FDCE                                         r  cnt_20ms_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_20ms_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_20ms_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.189ns (43.601%)  route 0.244ns (56.399%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE                         0.000     0.000 r  cnt_20ms_reg[0]/C
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_20ms_reg[0]/Q
                         net (fo=22, routed)          0.244     0.385    cnt_20ms_reg_n_0_[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.048     0.433 r  cnt_20ms[9]_i_1/O
                         net (fo=1, routed)           0.000     0.433    p_0_in[9]
    SLICE_X0Y76          FDCE                                         r  cnt_20ms_reg[9]/D
  -------------------------------------------------------------------    -------------------





