Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat May 14 00:14:47 2022
| Host         : hoogly running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file bch_to_display_control_sets_placed.rpt
| Design       : bch_to_display
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG | tenth[3]_i_1_n_0       | btnC_IBUF                 |                2 |              4 |
|  clk_IBUF_BUFG | minutes[3]_i_1_n_0     | btnC_IBUF                 |                1 |              4 |
|  clk_IBUF_BUFG | seconds1[3]_i_1_n_0    | btnC_IBUF                 |                2 |              4 |
|  clk_IBUF_BUFG |                        |                           |                4 |              7 |
|  clk_IBUF_BUFG |                        | anode_counter[16]_i_1_n_0 |                4 |             16 |
|  clk_IBUF_BUFG | sws[15]_i_1_n_0        |                           |                3 |             16 |
|  clk_IBUF_BUFG | clk_counter[0]_i_1_n_0 | btnC_IBUF                 |                6 |             24 |
+----------------+------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 7      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


