// Seed: 1656907055
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  input id_1;
  logic id_5;
endmodule
`timescale 1ps / 1ps
module module_1 (
    output id_0
    , id_6,
    output id_1,
    input  id_2,
    input  id_3
);
  assign id_5 = 1'b0;
endmodule
`timescale 1 ps / 1ps
