Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/FPGA/Internship Jobs/Codes/ETSE_GDSP/Matrix_for_RBM/TB_MEMARRAY_V4_isim_beh.exe" -prj "C:/FPGA/Internship Jobs/Codes/ETSE_GDSP/Matrix_for_RBM/TB_MEMARRAY_V4_beh.prj" "work.TB_MEMARRAY_V4" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/FPGA/Internship Jobs/Codes/ETSE_GDSP/Matrix_for_RBM/ipcore_dir/DSP_INPUT_C.vhd" into library work
Parsing VHDL file "C:/FPGA/Internship Jobs/Codes/ETSE_GDSP/Matrix_for_RBM/ipcore_dir/BRAM18x1k_synth.vhd" into library work
Parsing VHDL file "C:/FPGA/Internship Jobs/Codes/ETSE_GDSP/Matrix_for_RBM/ipcore_dir/BRAM18x1k.vhd" into library work
Parsing VHDL file "C:/FPGA/Internship Jobs/Codes/ETSE_GDSP/Matrix_for_RBM/CONTROL_UNIT.vhd" into library work
Parsing VHDL file "C:/FPGA/Internship Jobs/Codes/ETSE_GDSP/Matrix_for_RBM/BRAM_WRAPPER_V2.vhd" into library work
Parsing VHDL file "C:/FPGA/Internship Jobs/Codes/ETSE_GDSP/Matrix_for_RBM/STANDARD_RAM.vhd" into library work
Parsing VHDL file "C:/FPGA/Internship Jobs/Codes/ETSE_GDSP/Matrix_for_RBM/MEMARRAY_V3.vhd" into library work
Parsing VHDL file "C:/FPGA/Internship Jobs/Codes/ETSE_GDSP/Matrix_for_RBM/TB_MEMARRAY_V4.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling architecture behavioral of entity CONTROL_UNIT [\CONTROL_UNIT(10,18,3,3)\]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_2_output_stage [\BLK_MEM_GEN_V7_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_2_output_stage [\BLK_MEM_GEN_V7_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_2_softecc_output_reg_stage [\BLK_MEM_GEN_V7_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_2_mem_module [\BLK_MEM_GEN_V7_2_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_2 [\BLK_MEM_GEN_V7_2("blk_mem_gen_v...]
Compiling architecture bram18x1k_a of entity BRAM18x1k [bram18x1k_default]
Compiling architecture behavioral of entity BRAM_WRAPPER_V2 [\BRAM_WRAPPER_V2(0,3,10,18)\]
Compiling architecture behavioral of entity BRAM_WRAPPER_V2 [\BRAM_WRAPPER_V2(1,3,10,18)\]
Compiling architecture behavioral of entity BRAM_WRAPPER_V2 [\BRAM_WRAPPER_V2(2,3,10,18)\]
Compiling package std_logic_signed
Compiling package bip_utils_pkg_v2_0
Compiling package bip_usecase_utils_pkg_v2_0
Compiling package xbip_pipe_v2_0_xst_comp
Compiling package bip_dsp48_macro_pkg_v2_1
Compiling package xbip_pipe_v2_0_comp
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(0,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(0,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(0,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(0,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(0,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(0,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_dsp48_macro_v2_1 [\xbip_dsp48_macro_v2_1(0,0,"virt...]
Compiling architecture dsp_input_c_a of entity DSP_INPUT_C [dsp_input_c_default]
Compiling architecture behavioral of entity MEMARRAY_V3 [\MEMARRAY_V3(3,3,10,18,48)\]
Compiling architecture behavioral of entity STANDARD_RAM [\STANDARD_RAM(3,10,18)\]
Compiling architecture behavior of entity tb_memarray_v4
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 78 VHDL Units
Built simulation executable C:/FPGA/Internship Jobs/Codes/ETSE_GDSP/Matrix_for_RBM/TB_MEMARRAY_V4_isim_beh.exe
Fuse Memory Usage: 47276 KB
Fuse CPU Usage: 2418 ms
