=====
SETUP
-16.966
38.428
21.462
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
24.896
CPU/u0/n1373_s18
26.290
26.916
CPU/u0/n1373_s15
27.895
28.717
CPU/u0/n1349_s37
30.016
30.642
CPU/u0/n1349_s18
31.463
32.495
CPU/u0/n1349_s6
33.316
34.348
CPU/u0/n1489_s8
35.807
36.906
CPU/u0/n1489_s7
37.396
38.428
CPU/u0/F_2_s1
38.428
=====
SETUP
-15.448
36.910
21.462
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
24.896
CPU/u0/n1373_s18
26.290
26.916
CPU/u0/n1373_s15
27.895
28.717
CPU/u0/n1349_s37
30.016
30.642
CPU/u0/n1349_s18
31.463
32.495
CPU/u0/n1349_s6
33.316
34.342
CPU/u0/n1349_s2
34.763
35.388
CPU/u0/n1830_s0
35.811
36.910
CPU/u0/IncDecZ_s1
36.910
=====
SETUP
-15.448
36.910
21.462
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
24.896
CPU/u0/n1373_s18
26.290
26.916
CPU/u0/n1373_s15
27.895
28.717
CPU/u0/n1349_s37
30.016
30.642
CPU/u0/n1349_s18
31.463
32.495
CPU/u0/n1349_s6
33.316
34.342
CPU/u0/n1349_s2
34.763
35.388
CPU/u0/n1349_s1
35.811
36.910
CPU/u0/F_6_s1
36.910
=====
SETUP
-14.433
36.252
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
25.288
CPU/u0/n1349_s20
26.577
27.399
CPU/u0/n1376_s5
28.383
29.185
CPU/u0/n1376_s2
29.604
30.426
CPU/u0/RegDIH_4_s2
31.258
32.357
CPU/u0/RegDIH_4_s0
33.646
34.468
CPU/u0/Regs/RegsH_RegsH_0_1_s1
36.252
=====
SETUP
-14.428
36.246
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
25.288
CPU/u0/n1349_s20
26.577
27.399
CPU/u0/n1376_s5
28.383
29.185
CPU/u0/n1376_s2
29.604
30.426
CPU/u0/RegDIH_4_s2
31.258
32.357
CPU/u0/RegDIH_4_s0
33.646
34.468
CPU/u0/Regs/RegsH_RegsH_0_1_s
36.246
=====
SETUP
-14.130
35.948
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
25.288
CPU/u0/n1349_s20
26.577
27.399
CPU/u0/n1376_s5
28.383
29.185
CPU/u0/n1376_s2
29.604
30.426
CPU/u0/RegDIH_4_s2
31.258
32.357
CPU/u0/RegDIH_4_s0
33.646
34.468
CPU/u0/Regs/RegsH_RegsH_0_1_s0
35.948
=====
SETUP
-13.897
35.716
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
25.402
CPU/u0/n1349_s21
26.856
27.888
CPU/u0/n1374_s5
27.899
28.925
CPU/u0/n1374_s2
29.346
30.378
CPU/u0/RegDIH_6_s2
31.864
32.490
CPU/u0/RegDIH_6_s0
33.295
33.921
CPU/u0/Regs/RegsH_RegsH_0_1_s0
35.716
=====
SETUP
-13.744
35.206
21.462
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
24.896
CPU/u0/n1373_s18
26.290
26.916
CPU/u0/n1373_s15
27.895
28.717
CPU/u0/n1373_s7
29.527
30.152
CPU/u0/n1373_s2
30.573
31.395
CPU/u0/n1476_s4
34.174
35.206
CPU/u0/SP_7_s1
35.206
=====
SETUP
-13.737
35.555
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
25.402
CPU/u0/n1349_s21
26.856
27.888
CPU/u0/n1374_s5
27.899
28.925
CPU/u0/n1374_s2
29.346
30.378
CPU/u0/RegDIH_6_s2
31.864
32.490
CPU/u0/RegDIH_6_s0
33.295
33.921
CPU/u0/Regs/RegsH_RegsH_0_1_s
35.555
=====
SETUP
-13.382
35.201
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
25.402
CPU/u0/n1349_s21
26.856
27.888
CPU/u0/n1374_s5
27.899
28.925
CPU/u0/n1374_s2
29.346
30.378
CPU/u0/RegDIL_6_s2
32.188
33.287
CPU/u0/RegDIL_6_s0
33.292
34.391
CPU/u0/Regs/RegsL_RegsL_0_1_s1
35.201
=====
SETUP
-13.382
35.201
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
25.402
CPU/u0/n1349_s21
26.856
27.888
CPU/u0/n1374_s5
27.899
28.925
CPU/u0/n1374_s2
29.346
30.378
CPU/u0/RegDIL_6_s2
32.188
33.287
CPU/u0/RegDIL_6_s0
33.292
34.391
CPU/u0/Regs/RegsL_RegsL_0_1_s0
35.201
=====
SETUP
-13.382
35.201
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
25.402
CPU/u0/n1349_s21
26.856
27.888
CPU/u0/n1374_s5
27.899
28.925
CPU/u0/n1374_s2
29.346
30.378
CPU/u0/RegDIL_6_s2
32.188
33.287
CPU/u0/RegDIL_6_s0
33.292
34.391
CPU/u0/Regs/RegsL_RegsL_0_1_s
35.201
=====
SETUP
-13.327
34.789
21.462
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
24.896
CPU/u0/n1373_s18
26.290
26.916
CPU/u0/n1373_s15
27.895
28.717
CPU/u0/n1373_s7
29.527
30.152
CPU/u0/n1373_s2
30.573
31.395
CPU/u0/n1468_s4
33.690
34.789
CPU/u0/SP_15_s1
34.789
=====
SETUP
-13.270
35.088
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
25.345
CPU/u0/n1375_s6
26.150
27.182
CPU/u0/n1375_s5
27.198
28.230
CPU/u0/n1375_s2
28.236
29.058
CPU/u0/RegDIH_5_s2
30.374
31.406
CPU/u0/RegDIH_5_s0
32.211
33.310
CPU/u0/Regs/RegsH_RegsH_0_1_s
35.088
=====
SETUP
-13.202
35.021
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
25.288
CPU/u0/n1349_s20
26.577
27.399
CPU/u0/n1376_s5
28.383
29.185
CPU/u0/n1376_s2
29.604
30.426
CPU/u0/RegDIL_4_s2
32.077
32.899
CPU/u0/RegDIL_4_s0
32.904
33.726
CPU/u0/Regs/RegsL_RegsL_0_1_s1
35.021
=====
SETUP
-13.088
34.906
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
25.402
CPU/u0/n1349_s21
26.856
27.888
CPU/u0/n1374_s5
27.899
28.925
CPU/u0/n1374_s2
29.346
30.378
CPU/u0/RegDIH_6_s2
31.864
32.490
CPU/u0/RegDIH_6_s0
33.295
33.921
CPU/u0/Regs/RegsH_RegsH_0_1_s1
34.906
=====
SETUP
-13.048
34.867
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
25.288
CPU/u0/n1349_s20
26.577
27.399
CPU/u0/n1376_s5
28.383
29.185
CPU/u0/n1376_s2
29.604
30.426
CPU/u0/RegDIL_4_s2
32.077
32.899
CPU/u0/RegDIL_4_s0
32.904
33.726
CPU/u0/Regs/RegsL_RegsL_0_1_s
34.867
=====
SETUP
-12.839
34.658
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
24.896
CPU/u0/n1373_s18
26.290
26.916
CPU/u0/n1373_s15
27.895
28.717
CPU/u0/n1373_s7
29.527
30.152
CPU/u0/RegDIH_7_s1
30.573
31.395
CPU/u0/RegDIL_7_s0
32.205
33.027
CPU/u0/Regs/RegsL_RegsL_0_1_s0
34.658
=====
SETUP
-12.641
34.460
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
25.345
CPU/u0/n1375_s6
26.150
27.182
CPU/u0/n1375_s5
27.198
28.230
CPU/u0/n1375_s2
28.236
29.058
CPU/u0/RegDIH_5_s2
30.374
31.406
CPU/u0/RegDIH_5_s0
32.211
33.310
CPU/u0/Regs/RegsH_RegsH_0_1_s0
34.460
=====
SETUP
-12.502
33.964
21.462
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
24.896
CPU/u0/n1373_s18
26.290
26.916
CPU/u0/n1373_s15
27.895
28.717
CPU/u0/n1373_s7
29.527
30.152
CPU/u0/n1373_s2
30.573
31.395
CPU/u0/n1373_s0
32.865
33.964
CPU/u0/DO_7_s1
33.964
=====
SETUP
-12.326
34.145
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
25.345
CPU/u0/n1375_s6
26.150
27.182
CPU/u0/n1375_s5
27.198
28.230
CPU/u0/n1375_s2
28.236
29.058
CPU/u0/RegDIL_5_s2
31.177
32.276
CPU/u0/RegDIL_5_s0
32.281
33.313
CPU/u0/Regs/RegsL_RegsL_0_1_s1
34.145
=====
SETUP
-12.326
34.145
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
25.345
CPU/u0/n1375_s6
26.150
27.182
CPU/u0/n1375_s5
27.198
28.230
CPU/u0/n1375_s2
28.236
29.058
CPU/u0/RegDIL_5_s2
31.177
32.276
CPU/u0/RegDIL_5_s0
32.281
33.313
CPU/u0/Regs/RegsL_RegsL_0_1_s0
34.145
=====
SETUP
-12.323
34.141
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
25.345
CPU/u0/n1375_s6
26.150
27.182
CPU/u0/n1375_s5
27.198
28.230
CPU/u0/n1375_s2
28.236
29.058
CPU/u0/RegDIH_5_s2
30.374
31.406
CPU/u0/RegDIH_5_s0
32.211
33.310
CPU/u0/Regs/RegsH_RegsH_0_1_s1
34.141
=====
SETUP
-12.264
34.082
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
24.896
CPU/u0/n1373_s18
26.290
26.916
CPU/u0/n1373_s15
27.895
28.717
CPU/u0/n1373_s7
29.527
30.152
CPU/u0/RegDIH_7_s1
30.573
31.375
CPU/u0/RegDIH_7_s0
31.796
32.618
CPU/u0/Regs/RegsH_RegsH_0_1_s0
34.082
=====
SETUP
-12.264
34.082
21.819
CPU/u0/IStatus_0_s14
1.862
5.322
CPU/u0/mcode/Set_BusB_To_Z_0_s10
8.078
8.900
CPU/u0/mcode/Set_BusB_To_Z_0_s3
9.396
10.022
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.842
11.941
CPU/u0/n2206_s26
13.779
14.878
CPU/u0/n2206_s21
14.878
15.027
CPU/u0/alu/n23_s3
16.821
17.920
CPU/u0/alu/n23_s1
18.730
19.356
CPU/u0/alu/n23_s0
20.177
21.238
CPU/u0/alu/Q_v_0_s
21.657
22.207
CPU/u0/alu/Q_v_1_s
22.207
22.264
CPU/u0/alu/Q_v_2_s
22.264
22.321
CPU/u0/alu/Q_v_3_s
22.321
22.378
CPU/u0/alu/Q_v_4_s
24.725
24.782
CPU/u0/alu/Q_v_5_s
24.782
24.839
CPU/u0/alu/Q_v_6_s
24.839
24.896
CPU/u0/n1373_s18
26.290
26.916
CPU/u0/n1373_s15
27.895
28.717
CPU/u0/n1373_s7
29.527
30.152
CPU/u0/RegDIH_7_s1
30.573
31.375
CPU/u0/RegDIH_7_s0
31.796
32.618
CPU/u0/Regs/RegsH_RegsH_0_1_s
34.082
=====
HOLD
0.708
2.401
1.693
VideoGenerator/ViewPortY_0_s0
1.693
2.027
VideoGenerator/n152_s2
2.029
2.401
VideoGenerator/ViewPortY_0_s0
2.401
=====
HOLD
0.708
2.051
1.343
CPU/u0/R_6_s1
1.343
1.676
CPU/u0/n1104_s0
1.679
2.051
CPU/u0/R_6_s1
2.051
=====
HOLD
0.708
2.459
1.752
HighClkPrescale_s0
1.752
2.085
n618_s2
2.087
2.459
HighClkPrescale_s0
2.459
=====
HOLD
0.708
2.401
1.693
LedPrescaler_0_s0
1.693
2.027
n591_s2
2.029
2.401
LedPrescaler_0_s0
2.401
=====
HOLD
0.709
2.052
1.343
CPU/u0/R_2_s1
1.343
1.676
CPU/u0/n1108_s0
1.680
2.052
CPU/u0/R_2_s1
2.052
=====
HOLD
0.709
2.052
1.343
CPU/u0/R_4_s1
1.343
1.676
CPU/u0/n1106_s0
1.680
2.052
CPU/u0/R_4_s1
2.052
=====
HOLD
0.710
2.404
1.693
VideoGenerator/Ycounter_0_s0
1.693
2.027
VideoGenerator/n143_s2
2.032
2.404
VideoGenerator/Ycounter_0_s0
2.404
=====
HOLD
0.710
2.053
1.343
CPU/u0/R_1_s1
1.343
1.676
CPU/u0/n1109_s0
1.681
2.053
CPU/u0/R_1_s1
2.053
=====
HOLD
0.711
2.054
1.343
CPU/u0/TState_1_s1
1.343
1.676
CPU/u0/n2449_s2
1.682
2.054
CPU/u0/TState_1_s1
2.054
=====
HOLD
0.712
2.055
1.343
CPU/u0/TState_0_s1
1.343
1.676
CPU/u0/n2450_s2
1.683
2.055
CPU/u0/TState_0_s1
2.055
=====
HOLD
0.722
2.576
1.853
VideoGenerator/ViewPortY_6_s0
1.693
2.027
VZVRAM/dpb_inst_0
2.576
=====
HOLD
0.729
2.422
1.693
VideoGenerator/ViewPortY_2_s0
1.693
2.027
VideoGenerator/n150_s
2.028
2.422
VideoGenerator/ViewPortY_2_s0
2.422
=====
HOLD
0.730
2.423
1.693
VideoGenerator/ViewPortX_2_s0
1.693
2.027
VideoGenerator/n213_s
2.029
2.423
VideoGenerator/ViewPortX_2_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/ViewPortX_6_s0
1.693
2.027
VideoGenerator/n209_s
2.029
2.423
VideoGenerator/ViewPortX_6_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/ViewPortY_6_s0
1.693
2.027
VideoGenerator/n146_s
2.029
2.423
VideoGenerator/ViewPortY_6_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/Xcounter_2_s0
1.693
2.027
VideoGenerator/n126_s
2.029
2.423
VideoGenerator/Xcounter_2_s0
2.423
=====
HOLD
0.731
2.424
1.693
VideoGenerator/Ycounter_6_s0
1.693
2.027
VideoGenerator/n137_s
2.030
2.424
VideoGenerator/Ycounter_6_s0
2.424
=====
HOLD
0.731
2.424
1.693
VideoGenerator/Xcounter_6_s0
1.693
2.027
VideoGenerator/n122_s
2.030
2.424
VideoGenerator/Xcounter_6_s0
2.424
=====
HOLD
0.732
2.426
1.693
VideoGenerator/Ycounter_2_s0
1.693
2.027
VideoGenerator/n141_s
2.032
2.426
VideoGenerator/Ycounter_2_s0
2.426
=====
HOLD
0.732
2.426
1.693
VideoGenerator/Xcounter_8_s0
1.693
2.027
VideoGenerator/n120_s
2.032
2.426
VideoGenerator/Xcounter_8_s0
2.426
=====
HOLD
0.733
2.427
1.693
VideoGenerator/Ycounter_8_s0
1.693
2.027
VideoGenerator/n135_s
2.033
2.427
VideoGenerator/Ycounter_8_s0
2.427
=====
HOLD
0.753
2.601
1.847
VideoGenerator/Ycounter_0_s0
1.693
2.027
CHRGENROM/prom_inst_0
2.601
=====
HOLD
0.755
2.602
1.847
VideoGenerator/Ycounter_2_s0
1.693
2.027
CHRGENROM/prom_inst_0
2.602
=====
HOLD
0.824
2.182
1.358
CPU/u0/TState_2_s1
1.343
1.676
CPU/u0/CPU_A_14_s448
2.182
=====
HOLD
0.827
2.185
1.358
CPU/WR_n_s0
1.343
1.676
VZVRAM/dpb_inst_0
2.185
