// Seed: 137426150
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_3,
      id_12,
      id_9,
      id_7
  );
  output reg id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output uwire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = -1;
  logic id_14;
  ;
  assign id_14 = id_12;
  always @(negedge -1) id_11 = -1;
endmodule
