EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# SN74HC125N
#
DEF SN74HC125N U 0 40 Y Y 1 L N
F0 "U" -211 859 50 H V L BNN
F1 "SN74HC125N" -149 -1161 50 H V L BNN
F2 "DIP254P762X508-14" 0 0 50 H I L BNN
F3 "DIP-14 Texas Instruments" 0 0 50 H I L BNN
F4 "None" 0 0 50 H I L BNN
F5 "SN74HC125N" 0 0 50 H I L BNN
F6 "Unavailable" 0 0 50 H I L BNN
F7 "Texas Instruments" 0 0 50 H I L BNN
F8 "Quadruple Bus Buffer Gates With 3-State Outputs 14-PDIP -40 to 85" 0 0 50 H I L BNN
DRAW
P 2 0 0 16 -500 700 -500 -900 N
P 2 0 0 16 -500 -900 500 -900 N
P 2 0 0 16 500 -900 500 700 N
P 2 0 0 16 500 700 -500 700 N
X VCC 14 -700 500 200 R 40 40 0 0 W 
X 1~OE 1 -700 300 200 R 40 40 0 0 I 
X 2~OE 4 -700 200 200 R 40 40 0 0 I 
X 3~OE 10 -700 100 200 R 40 40 0 0 I 
X 4~OE 13 -700 0 200 R 40 40 0 0 I 
X 1A 2 -700 -200 200 R 40 40 0 0 I 
X 2A 5 -700 -300 200 R 40 40 0 0 I 
X 3A 9 -700 -400 200 R 40 40 0 0 I 
X 4A 12 -700 -500 200 R 40 40 0 0 I 
X GND 7 -700 -700 200 R 40 40 0 0 P 
X 1Y 3 700 500 200 L 40 40 0 0 O 
X 2Y 6 700 400 200 L 40 40 0 0 O 
X 3Y 8 700 300 200 L 40 40 0 0 O 
X 4Y 11 700 200 200 L 40 40 0 0 O 
ENDDRAW
ENDDEF
#
# End Library