Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: uart_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_test"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : uart_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch14_01_font_rom.v" into library work
Parsing module <font_rom>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch12_04_xilinx_dual_port_ram_sync.v" into library work
Parsing module <xilinx_dual_port_ram_sync>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_01_uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch04_11_mod_m_counter.v" into library work
Parsing module <mod_m_counter>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch14_04_text_screen_gen.v" into library work
Parsing module <text_screen_gen>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch13_01_vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_04_uart.v" into library work
Parsing module <uart>.
Analyzing Verilog file "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_05_uart_test.v" into library work
Parsing module <uart_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_test>.

Elaborating module <uart>.

Elaborating module <mod_m_counter(M=163,N=8)>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch04_11_mod_m_counter.v" Line 26: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <uart_rx(DBIT=8,SB_TICK=16)>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_01_uart_rx.v" Line 69: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_01_uart_rx.v" Line 79: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_01_uart_rx.v" Line 82: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_01_uart_rx.v" Line 91: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_04_uart.v" Line 50: Assignment to tx_fifo_not_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_05_uart_test.v" Line 25: Assignment to tx_full ignored, since the identifier is never used

Elaborating module <vga_sync>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch13_01_vga_sync.v" Line 68: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch13_01_vga_sync.v" Line 78: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <text_screen_gen>.

Elaborating module <font_rom>.

Elaborating module <xilinx_dual_port_ram_sync(ADDR_WIDTH=12,DATA_WIDTH=7)>.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch14_04_text_screen_gen.v" Line 75: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch14_04_text_screen_gen.v" Line 80: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_05_uart_test.v" Line 48: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_05_uart_test.v" Line 22: Input port rd_uart is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_05_uart_test.v" Line 29: Input port reset is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_test>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_05_uart_test.v".
WARNING:Xst:2898 - Port 'w_data', unconnected in block instance 'uart_unit', is tied to GND.
WARNING:Xst:2898 - Port 'rd_uart', unconnected in block instance 'uart_unit', is tied to GND.
WARNING:Xst:2898 - Port 'wr_uart', unconnected in block instance 'uart_unit', is tied to GND.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'vsync_unit', is tied to GND.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_05_uart_test.v" line 22: Output port <tx_full> of the instance <uart_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_05_uart_test.v" line 22: Output port <rx_empty> of the instance <uart_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_05_uart_test.v" line 22: Output port <tx> of the instance <uart_unit> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <master_clk>.
    Found 3-bit register for signal <rgb>.
    Found 1-bit adder for signal <master_clk_PWR_1_o_add_5_OUT<0>> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <uart_test> synthesized.

Synthesizing Unit <uart>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_04_uart.v".
        DBIT = 8
        SB_TICK = 16
        DVSR = 163
        DVSR_BIT = 8
        FIFO_W = 2
WARNING:Xst:647 - Input <w_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_uart> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_uart> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_04_uart.v" line 28: Output port <q> of the instance <baud_gen_unit> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tx_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rx_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <mod_m_counter>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch04_11_mod_m_counter.v".
        N = 8
        M = 163
    Found 8-bit register for signal <r_reg>.
    Found 9-bit adder for signal <n0013[8:0]> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mod_m_counter> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch08_01_uart_rx.v".
        DBIT = 8
        SB_TICK = 16
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_4_o_add_16_OUT> created at line 79.
    Found 4-bit adder for signal <s_reg[3]_GND_4_o_add_29_OUT> created at line 91.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 53.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch13_01_vga_sync.v".
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit adder for signal <h_count_reg[9]_GND_5_o_add_4_OUT> created at line 68.
    Found 10-bit adder for signal <v_count_reg[9]_GND_5_o_add_7_OUT> created at line 78.
    Found 10-bit comparator lessequal for signal <n0015> created at line 84
    Found 10-bit comparator lessequal for signal <n0017> created at line 85
    Found 10-bit comparator lessequal for signal <n0020> created at line 87
    Found 10-bit comparator lessequal for signal <n0022> created at line 88
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_5_o_LessThan_15_o> created at line 91
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_5_o_LessThan_16_o> created at line 91
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <text_screen_gen>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch14_04_text_screen_gen.v".
INFO:Xst:3210 - "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch14_04_text_screen_gen.v" line 46: Output port <dout_a> of the instance <video_ram> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <cur_y_reg>.
    Found 10-bit register for signal <pix_x1_reg>.
    Found 10-bit register for signal <pix_x2_reg>.
    Found 10-bit register for signal <pix_y1_reg>.
    Found 5-bit register for signal <pix_y2_reg<8:4>>.
    Found 7-bit register for signal <cur_x_reg>.
    Found 8-bit adder for signal <n0082[7:0]> created at line 77.
    Found 6-bit adder for signal <n0084[5:0]> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <font_bit> created at line 73.
    Found 5-bit comparator greater for signal <cur_y_reg[4]_PWR_6_o_LessThan_28_o> created at line 82
    Found 5-bit comparator equal for signal <pix_y2_reg[8]_cur_y_reg[4]_equal_35_o> created at line 91
    Found 7-bit comparator equal for signal <pix_x2_reg[9]_cur_x_reg[6]_equal_36_o> created at line 92
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <text_screen_gen> synthesized.

Synthesizing Unit <font_rom>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch14_01_font_rom.v".
    Found 11-bit register for signal <addr_reg>.
    Found 2048x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.

Synthesizing Unit <xilinx_dual_port_ram_sync>.
    Related source file is "C:\Users\Stache\Documents\Xilinx Projects\learning\chapter14\exercises\uart_terminal\list_ch12_04_xilinx_dual_port_ram_sync.v".
        ADDR_WIDTH = 12
        DATA_WIDTH = 7
    Found 12-bit register for signal <addr_b_reg>.
    Found 12-bit register for signal <addr_a_reg>.
    Found 4096x7-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   2 RAM(s).
	inferred  24 D-type flip-flop(s).
Unit <xilinx_dual_port_ram_sync> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 2048x8-bit single-port Read Only RAM                  : 1
 4096x7-bit dual-port RAM                              : 2
# Adders/Subtractors                                   : 8
 1-bit adder                                           : 1
 10-bit adder                                          : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 4
 10-bit register                                       : 5
 11-bit register                                       : 1
 12-bit register                                       : 2
 3-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 9
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <pix_y1_reg_0> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_y1_reg_1> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_y1_reg_2> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_y1_reg_3> of sequential type is unconnected in block <text_gen_unit>.
WARNING:Xst:2677 - Node <pix_y1_reg_9> of sequential type is unconnected in block <text_gen_unit>.

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr_reg>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

Synthesizing (advanced) Unit <text_screen_gen>.
The following registers are absorbed into counter <cur_y_reg>: 1 register on signal <cur_y_reg>.
The following registers are absorbed into counter <cur_x_reg>: 1 register on signal <cur_x_reg>.
Unit <text_screen_gen> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_test>.
The following registers are absorbed into counter <master_clk>: 1 register on signal <master_clk>.
Unit <uart_test> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <vga_sync> synthesized (advanced).

Synthesizing (advanced) Unit <xilinx_dual_port_ram_sync>.
INFO:Xst:3227 - The RAM <Mram_ram>, combined with <Mram_ram1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_a_reg> <addr_b_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 7-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    |     doA            | connected to signal <dout_a>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 7-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <addr_b>        |          |
    |     doB            | connected to signal <dout_b>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <xilinx_dual_port_ram_sync> synthesized (advanced).
WARNING:Xst:2677 - Node <pix_y1_reg_0> of sequential type is unconnected in block <text_screen_gen>.
WARNING:Xst:2677 - Node <pix_y1_reg_1> of sequential type is unconnected in block <text_screen_gen>.
WARNING:Xst:2677 - Node <pix_y1_reg_2> of sequential type is unconnected in block <text_screen_gen>.
WARNING:Xst:2677 - Node <pix_y1_reg_3> of sequential type is unconnected in block <text_screen_gen>.
WARNING:Xst:2677 - Node <pix_y1_reg_9> of sequential type is unconnected in block <text_screen_gen>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 2048x8-bit single-port distributed Read Only RAM      : 1
 4096x7-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 6
 1-bit up counter                                      : 1
 10-bit up counter                                     : 2
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 67
 Flip-Flops                                            : 67
# Comparators                                          : 9
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_unit/uart_rx_unit/FSM_0> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Optimizing unit <uart_test> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <uart_rx> ...

Optimizing unit <vga_sync> ...

Optimizing unit <text_screen_gen> ...

Optimizing unit <font_rom> ...
WARNING:Xst:1710 - FF/Latch <rgb_reg_0> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_reg_2> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_test, actual ratio is 5.
FlipFlop uart_unit/baud_gen_unit/r_reg_1 has been replicated 1 time(s)
FlipFlop uart_unit/uart_rx_unit/state_reg_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <uart_test> :
	Found 2-bit shift register for signal <text_gen_unit/pix_y2_reg_8>.
	Found 2-bit shift register for signal <text_gen_unit/pix_y2_reg_7>.
	Found 2-bit shift register for signal <text_gen_unit/pix_y2_reg_6>.
	Found 2-bit shift register for signal <text_gen_unit/pix_y2_reg_5>.
	Found 2-bit shift register for signal <text_gen_unit/pix_y2_reg_4>.
	Found 2-bit shift register for signal <text_gen_unit/pix_x2_reg_9>.
	Found 2-bit shift register for signal <text_gen_unit/pix_x2_reg_8>.
	Found 2-bit shift register for signal <text_gen_unit/pix_x2_reg_7>.
	Found 2-bit shift register for signal <text_gen_unit/pix_x2_reg_6>.
	Found 2-bit shift register for signal <text_gen_unit/pix_x2_reg_5>.
	Found 2-bit shift register for signal <text_gen_unit/pix_x2_reg_4>.
	Found 2-bit shift register for signal <text_gen_unit/pix_x2_reg_3>.
	Found 2-bit shift register for signal <text_gen_unit/pix_x2_reg_2>.
	Found 2-bit shift register for signal <text_gen_unit/pix_x2_reg_1>.
	Found 2-bit shift register for signal <text_gen_unit/pix_x2_reg_0>.
Unit <uart_test> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75
# Shift Registers                                      : 15
 2-bit shift register                                  : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 632
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 9
#      LUT3                        : 28
#      LUT4                        : 15
#      LUT5                        : 39
#      LUT6                        : 309
#      MUXCY                       : 18
#      MUXF7                       : 118
#      MUXF8                       : 53
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 90
#      FD                          : 35
#      FDC                         : 27
#      FDE                         : 16
#      FDR                         : 3
#      FDRE                        : 9
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Shift Registers                  : 15
#      SRLC16E                     : 15
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 2
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              89  out of  18224     0%  
 Number of Slice LUTs:                  436  out of   9112     4%  
    Number used as Logic:               421  out of   9112     4%  
    Number used as Memory:               15  out of   2176     0%  
       Number used as SRL:               15

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    448
   Number with an unused Flip Flop:     359  out of    448    80%  
   Number with an unused LUT:            12  out of    448     2%  
   Number of fully used LUT-FF pairs:    77  out of    448    17%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
master_clk                         | BUFG                   | 105   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.097ns (Maximum Frequency: 244.072MHz)
   Minimum input arrival time before clock: 4.263ns
   Maximum output required time after clock: 3.820ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            master_clk (FF)
  Destination:       master_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: master_clk to master_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  master_clk (master_clk)
     INV:I->O              1   0.206   0.579  Mcount_master_clk_xor<0>11_INV_0 (Result)
     FD:D                      0.102          master_clk
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'master_clk'
  Clock period: 4.097ns (frequency: 244.072MHz)
  Total number of paths / destination ports: 1645 / 186
-------------------------------------------------------------------------
Delay:               4.097ns (Levels of Logic = 3)
  Source:            uart_unit/uart_rx_unit/s_reg_0 (FF)
  Destination:       text_gen_unit/cur_x_reg_5 (FF)
  Source Clock:      master_clk rising
  Destination Clock: master_clk rising

  Data Path: uart_unit/uart_rx_unit/s_reg_0 to text_gen_unit/cur_x_reg_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.447   1.300  uart_unit/uart_rx_unit/s_reg_0 (uart_unit/uart_rx_unit/s_reg_0)
     LUT6:I3->O            3   0.205   0.651  uart_unit/baud_gen_unit/max_tick<7>_SW1 (N27)
     LUT6:I5->O           15   0.205   0.982  uart_unit/uart_rx_unit/Mmux_rx_done_tick11 (rx_done)
     LUT6:I5->O            1   0.205   0.000  text_gen_unit/cur_x_reg_6_rstpot1 (text_gen_unit/cur_x_reg_6_rstpot1)
     FD:D                      0.102          text_gen_unit/cur_x_reg_6
    ----------------------------------------
    Total                      4.097ns (1.164ns logic, 2.933ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'master_clk'
  Total number of paths / destination ports: 35 / 33
-------------------------------------------------------------------------
Offset:              4.263ns (Levels of Logic = 4)
  Source:            rx (PAD)
  Destination:       uart_unit/uart_rx_unit/b_reg_7 (FF)
  Destination Clock: master_clk rising

  Data Path: rx to uart_unit/uart_rx_unit/b_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  rx_IBUF (rx_IBUF)
     LUT6:I0->O            1   0.203   0.580  uart_unit/uart_rx_unit/Mmux_s_next411_SW6_G (N114)
     LUT3:I2->O            1   0.205   0.580  uart_unit/uart_rx_unit/Mmux_s_next411_SW61 (N93)
     LUT6:I5->O            1   0.205   0.000  uart_unit/uart_rx_unit/b_reg_7_rstpot (uart_unit/uart_rx_unit/b_reg_7_rstpot)
     FDC:D                     0.102          uart_unit/uart_rx_unit/b_reg_7
    ----------------------------------------
    Total                      4.263ns (1.937ns logic, 2.326ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'master_clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 1)
  Source:            uart_unit/uart_rx_unit/b_reg_6 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      master_clk rising

  Data Path: uart_unit/uart_rx_unit/b_reg_6 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  uart_unit/uart_rx_unit/b_reg_6 (uart_unit/uart_rx_unit/b_reg_6)
     OBUF:I->O                 2.571          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      3.820ns (3.018ns logic, 0.802ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            rgb_reg_1 (FF)
  Destination:       rgb<1> (PAD)
  Source Clock:      clk rising

  Data Path: rgb_reg_1 to rgb<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  rgb_reg_1 (rgb_reg_1)
     OBUF:I->O                 2.571          rgb_1_OBUF (rgb<1>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.913|         |         |         |
master_clk     |    9.176|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock master_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
master_clk     |    4.097|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.92 secs
 
--> 

Total memory usage is 233384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    7 (   0 filtered)

