<counter_set count="6" name="ARMv8_Cortex_A35_cnt"/>
<category counter_set="ARMv8_Cortex_A35_cnt" name="Cortex-A35" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Cortex_A35_ccnt" event="0x11" title="Cycles" name="CPU Cycles" description="The counter increments on every cycle." display="hertz" units="Hz" average_selection="yes" average_cores="yes"/>
    <event event="0x0" title="Instructions (Executed)" name="Increment PMSWINC Register" description="The counter increments on writes to the PMSWINC register." units="instructions"/>
    <event event="0x1" title="L1 Instruction Cache" name="Refill" description="The counter counts each access counted by &apos;L1 Instruction Cache: Access&apos; that causes a demand refill of any of the Level 1 caches outside the Level 1 caches of this PE. A refill includes any access that causes data to be fetched from outside the cache, even if the data is ultimately not allocated into the cache. For example, data might be fetched into a buffer but then discarded, rather than being allocated into a cache. These buffers are treated as part of the cache. If the cache is shared, only events attributable to this PE are counted. If the cache is not shared, all events are counted."/>
    <event event="0x2" title="L1 Instruction TLB" name="Refill" description="The counter counts attributable instruction memory accesses that cause a TLB refill of at least the Level 1 instruction TLB. This includes each Instruction memory access that causes an access to a level of memory system due to a translation table walk or an access to another level of TLB caching."/>
    <event event="0x3" title="L1 Data Cache" name="Refill" description="The counter counts each access counted by &apos;L1 Data Cache: Access&apos; that causes a demand refill of at least the Level 1 data or unified cache from outside the Level 1 cache. Each access to a cache line that causes a new linefill is counted, including those from instructions that generate multiple accesses, such as load or store multiples, and PUSH and POP instructions. In particular, the counter counts accesses to the Level 1 cache that cause a refill that is satisfied by another Level 1 data or unified cache, or a Level 2 cache, or memory. A refill includes any access that causes data to be fetched from outside the cache, even if the data is ultimately not allocated into the cache. For example, data might be fetched into a buffer but then discarded, rather than being allocated into a cache. These buffers are treated as part of the cache."/>
    <event event="0x4" title="L1 Data Cache" name="Access" description="The counter counts each memory read operation or memory write operation that causes a cache access to at least the Level 1 data or unified cache. If the cache is shared, only events attributable to this PE are counted. If the cache is not shared, all events are counted. Each access to a cache line is counted including the multiple accesses of instructions, such as LDM or STM . Each access to other Level 1 data or unified memory structures, for example refill buffers, write buffers, and write-back buffers, is also counted."/>
    <event event="0x5" title="L1 Data TLB" name="Refill" description="The counter counts each attributable memory read operation or attributable memory write operation that causes a TLB refill of at least the Level 1 data or unified TLB. It counts each read or write that causes a refill, in the form of a translation table walk or an access to another level of TLB caching."/>
    <event event="0x6" title="Instructions (Executed)" name="Load" description="The counter increments for every executed memory-reading instruction." units="instructions"/>
    <event event="0x7" title="Instructions (Executed)" name="Store" description="The counter increments for every executed memory-writing instruction. DC ZVA is counted as a store. The counter does not increment for a Store-Exclusive instruction that fails." units="instructions"/>
    <event event="0x8" title="Instructions (Executed)" name="All" description="The counter increments for every architecturally executed instruction." units="instructions"/>
    <event event="0x9" title="Exceptions" name="Taken" description="The counter increments for each exception taken." units="exceptions"/>
    <event event="0xa" title="Instructions (Executed)" name="Exception Returns" description="The counter increments for each executed exception return instruction." units="instructions"/>
    <event event="0xb" title="Instructions (Executed)" name="Write to CONTEXTIDR" description="The counter increments for every write to the CONTEXTIDR." units="instructions"/>
    <event event="0xc" title="Instructions (Executed)" name="Write to PC" description="The counter increments for every software change of the PC. This includes all: Branch instructions, memory reading instructions that explicitly write to the PC, Data processing instructions that explicitly write to the PC, and Exception return instructions." units="instructions"/>
    <event event="0xd" title="Instructions (Executed)" name="Branch (Immediate)" description="The counter counts all immediate branch instructions that are architecturally executed." units="instructions"/>
    <event event="0xe" title="Instructions (Executed)" name="Branch (Return)" description="The counter counts all procedure return instructions that are architecturally executed." units="instructions"/>
    <event event="0xf" title="Instructions (Executed)" name="Unaligned Load/Store" description="The counter counts each memory-reading instruction or memory-writing instruction access that would generate an Alignment fault when Alignment fault checking is enabled." units="instructions"/>
    <event event="0x10" title="Branch Predictor" name="Mispredictions" description="The counter counts each correction to the predicted program flow that occurs because of a misprediction from, or no prediction from, the branch prediction resources and that relates to instructions that the branch prediction resources are capable of predicting."/>
    <event event="0x12" title="Branch Predictor" name="Possible Predictions" description="The counter counts every branch or other change in the program flow that the branch prediction resources are capable of predicting."/>
    <event event="0x13" title="Memory" name="Access" description="The counter counts memory read operations and memory write operations that the PE made. The counter increments whether the access results in an access to a Level 1 data or unified cache, a Level 2 data or unified cache, or neither of these."/>
    <event event="0x14" title="L1 Instruction Cache" name="Access" description="The counter counts attributable instruction memory accesses that access at least the Level 1 instruction or unified cache. Each access to other Level 1 instruction memory structures, such as refill buffers, is also counted."/>
    <event event="0x15" title="L1 Data Cache" name="Write-back" description="The counter counts every write-back of data from the Level 1 data or unified cache. The counter counts each write-back that causes data to be written from the Level 1 cache to outside of the Level 1 cache."/>
    <event event="0x16" title="L2 Data Cache" name="Access" description="The counter counts each memory read operation or memory write operation that causes a cache access to at least the Level 2 data or unified cache. If the cache is shared, only events attributable to this PE are counted. If the cache is not shared, all events are counted."/>
    <event event="0x17" title="L2 Data Cache" name="Refill" description="The counter counts each access counted by &apos;L2 Data Cache: Access&apos; that causes a refill of any of the Level 1 or Level 2 caches from outside the Level 1 and Level 2 caches of the PE. A refill includes any access that causes data to be fetched from outside the cache, even if the data is ultimately not allocated into the cache. For example, data might be fetched into a buffer but then discarded, rather than being allocated into a cache. These buffers are treated as part of the cache."/>
    <event event="0x18" title="L2 Data Cache" name="Write-back" description="The counter counts every write-back of data from the Level 2 data or unified cache that occurs as a result of an operation by this PE. It counts each write-back that causes data to be written from the Level 2 cache to outside the Level 1 and Level 2 caches."/>
    <event event="0x19" title="Bus" name="Access" description="The counter counts memory read operations and memory write operations that access outside of the boundary of the PE and its closely-coupled caches. Where this boundary lies with respect to any implemented caches is IMPLEMENTATION DEFINED."/>
    <event event="0x1a" title="Errors" name="Memory" description="The counter counts every occurrence of a memory error signaled by a memory closely coupled to this PE. The definition of local memories is IMPLEMENTATION DEFINED but includes caches, tightly-coupled memories, and TLB arrays."/>
    <event event="0x1b" title="Instructions (Speculated)" name="All" description="The counter counts instructions that are speculatively executed by the PE. This includes instructions that are subsequently not architecturally executed." units="instructions"/>
    <event event="0x1d" title="Cycles" name="Bus Cycles" description="The counter increments on every cycle of the interface at the boundary of the PE and its closely-coupled caches. Where this boundary lies with respect to any implemented caches is IMPLEMENTATION DEFINED."/>
    <event event="0x60" title="Bus" name="Access (due to read)" description="As &apos;Bus: Access&apos;, but counts only memory-read operations that access outside the boundary of the PE and its closely-coupled caches."/>
    <event event="0x61" title="Bus" name="Access (due to write)" description="As &apos;Bus: Access&apos;, but counts only memory-write operations that access outside the boundary of the PE and its closely-coupled caches."/>
    <event event="0x73" title="Instructions (Speculated)" name="Data Processing (Integer)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only integer data-processing instructions." units="instructions"/>
    <event event="0x74" title="Instructions (Speculated)" name="Data Processing (Advanced SIMD)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only Advanced SIMD data-processing instructions." units="instructions"/>
    <event event="0x75" title="Instructions (Speculated)" name="Data Processing (Floating-point)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only floating-point data-processing instructions." units="instructions"/>
    <event event="0x77" title="Instructions (Speculated)" name="Crypto" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only Cryptographic instructions, except PMULL and VMULL." units="instructions"/>
    <event event="0x7a" title="Instructions (Speculated)" name="Branch (indirect)" description="The counter counts indirect branch instructions speculatively executed. This includes software change of the PC other than exception-generating instructions and immediate branch instructions." units="instructions"/>
    <event event="0x86" title="Exceptions" name="IRQ" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are IRQ or Virtual IRQ exceptions." units="exceptions"/>
    <event event="0x87" title="Exceptions" name="FIQ" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are FIQ or Virtual FIQ exceptions." units="exceptions"/>
    <event event="0xc0" title="Memory" name="External Request" description="External memory request."/>
    <event event="0xc1" title="External Request (non-cacheable)" name="Memory" description="Non-cacheable external memory request."/>
    <event event="0xc2" title="Data Cache" name="Refill (due to prefetch)" description="Linefill because of prefetch."/>
    <event event="0xc4" title="L1 Data Cache" name="Enter Read Allocate Mode" description="Entering read allocate mode."/>
    <event event="0xc5" title="L1 Data Cache" name="Read Allocate Mode" description="Read allocate mode."/>
    <event event="0xc6" title="Errors" name="Pre-decode" description="Pre-decode error."/>
    <event event="0xc7" title="Stalls" name="Backend (Interlock, Store, STB full)" description="No operation issued due to the backend, store, STB full." units="cycles"/>
    <event event="0xc8" title="Snoop Control Unit" name="Data Snoop" description="SCU Snooped data from another core for this core."/>
    <event event="0xc9" title="Instructions (Executed)" name="Branch (Conditional)" description="Conditional branch that is executed." units="instructions"/>
    <event event="0xca" title="Instructions (Executed)" name="Branch (Indirect, Mispredicted)" description="Indirect branch that is mis-predicted." units="instructions"/>
    <event event="0xcb" title="Instructions (Executed)" name="Branch (Indirect, Mispredicted Address)" description="Indirect branch that is mis-predicted because of address mis-compare." units="instructions"/>
    <event event="0xd0" title="Errors" name="L1I Cache Memory" description="L1 Instruction Cache (data or tag) memory error."/>
    <event event="0xd1" title="Errors" name="L1D Cache Memory" description="L1 Data Cache (data, tag, or dirty) memory error, correctable or non-correctable."/>
    <event event="0xd2" title="Errors" name="TLB Memory" description="TLB memory error."/>
    <event event="0xe0" title="Stalls" name="Frontend (Other)" description="Counts every cycle that the DPU IQ is empty and that is not because of a recent micro-TLB miss, an instruction cache miss or a pre-decode error." units="cycles"/>
    <event event="0xe1" title="Stalls" name="Frontend (Cache miss)" description="No operation issued due to the frontend, cache miss." units="cycles"/>
    <event event="0xe2" title="Stalls" name="Frontend (TLB miss)" description="No operation issued due to the frontend, TLB miss." units="cycles"/>
    <event event="0xe3" title="Stalls" name="Frontend (Pre-decode error)" description="No operation issued due to the frontend, pre-decode error." units="cycles"/>
    <event event="0xe4" title="Stalls" name="Backend (Other interlock)" description="Counts every cycle there is an interlock that is not because of an Advanced SIMD or floating-point instruction, and not because of a load/store instruction waiting for data to calculate the address in the AGU.
Stall cycles because of a stall in Wr, typically awaiting load data, are excluded." units="cycles"/>
    <event event="0xe5" title="Stalls" name="Backend (Interlock, AGU)" description="No operation issued due to the backend, interlock, AGU." units="cycles"/>
    <event event="0xe6" title="Stalls" name="Backend (Interlock, FPU)" description="No operation issued due to the backend, interlock, FPU." units="cycles"/>
    <event event="0xe7" title="Stalls" name="Backend (Interlock, Load)" description="No operation issued due to the backend, load." units="cycles"/>
    <event event="0xe8" title="Stalls" name="Backend (Interlock, Store)" description="No operation issued due to the backend, store." units="cycles"/>
</category>
