# do lab1a.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:57 on May 27,2019
# vlog -work work lab1a.vo 
# -- Compiling module lab1a
# -- Compiling module hard_block
# 
# Top level modules:
# 	lab1a
# End time: 20:10:58 on May 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:10:58 on May 27,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module lab1a_vlg_vec_tst
# 
# Top level modules:
# 	lab1a_vlg_vec_tst
# End time: 20:10:58 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lab1a_vlg_vec_tst 
# Start time: 20:10:59 on May 27,2019
# Loading work.lab1a_vlg_vec_tst
# Loading work.lab1a
# Loading work.hard_block
# after#24
# ** Note: $finish    : Waveform.vwf.vt(50)
#    Time: 1200 ns  Iteration: 0  Instance: /lab1a_vlg_vec_tst
# End time: 20:11:01 on May 27,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
