/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 10.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("procesador_vlg_vec_tst|clk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|clr")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|portb[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|portb[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|portb[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|portb[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|portb[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|portb[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|portb[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|portb[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[3]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[5]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[6]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|rom|Equal1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|rom|Equal0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[3]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|portb[0]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|portb[1]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|portb[2]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|portb[3]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|portb[4]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|portb[5]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|portb[6]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|portb[7]~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|clk~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|clk~inputclkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[0]~17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[1]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|clr~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|clr~inputclkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[1]~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[2]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|rom|O~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|rom|O[0]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|rom|O[4]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~16")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[2]~21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[3]~23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[4]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[4]~25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[5]~27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[6]~29")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[7]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[7]~31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[8]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[8]~33")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[9]~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[9]~35")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[10]~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[10]~37")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[11]~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[11]~39")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[12]~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[12]~41")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[13]~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[13]~43")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[14]~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|rom|Equal1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|rom|Equal1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|rom|Equal4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|rom|Equal4~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[14]~45")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[15]~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|rom|Equal1~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|rom|O~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|Add1~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[0]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dec_int|Mux19~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|rom|Equal2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[0]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[0]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|decodificador|O[16]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dec_int|Mux9~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dec_int|Mux24~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dec_int|Mux9~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[1]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[1]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[1]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|puertoB|q_aux[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|decodificador|O[17]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[2]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[2]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[2]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[2]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[2]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[3]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[3]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[3]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[3]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[3]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[3]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add1~1_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add1~3_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add1~5_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add1~7_cout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add1~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[4]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[4]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[4]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[5]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add1~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add1~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[5]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[5]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[5]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[6]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add1~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add1~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[6]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[6]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[6]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[7]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add1~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add1~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|A_L_U|Add0~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[7]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|dato_I_aux[7]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[7]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|puertoB|q_aux[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|puertoB|q_aux[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|puertoB|q_aux[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|puertoB|q_aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|puertoB|q_aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|puertoB|q_aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|puertoB|q_aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|puertoB|q_aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("procesador_vlg_vec_tst|i1|pc|q_aux[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("procesador_vlg_vec_tst|clk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|clr")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|portb[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|portb[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|portb[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|portb[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|portb[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3.5;
		LEVEL 1 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|portb[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|portb[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|portb[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[3]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[5]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[6]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|rom|Equal1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|rom|Equal0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 3.5;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 9.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[3]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1.5;
		LEVEL 0 FOR 8.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|portb[0]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|portb[1]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|portb[2]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|portb[3]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3.5;
		LEVEL 1 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|portb[4]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|portb[5]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|portb[6]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|portb[7]~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|clk~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|clk~inputclkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 0.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[0]~17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[1]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|clr~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|clr~inputclkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[1]~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2.5;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[2]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|rom|O~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|rom|O[0]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 8.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|rom|O[4]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 3.0;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2.5;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4.5;
		LEVEL 1 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 4.5;
		LEVEL 0 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4.5;
		LEVEL 1 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~16")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 4.5;
		LEVEL 0 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[2]~21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[3]~23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[4]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[4]~25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[5]~27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[6]~29")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[7]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[7]~31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[8]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[8]~33")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[9]~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[9]~35")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[10]~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[10]~37")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[11]~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[11]~39")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[12]~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[12]~41")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[13]~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[13]~43")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[14]~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|rom|Equal1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|rom|Equal1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|rom|Equal4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 9.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|rom|Equal4~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 9.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4.5;
		LEVEL 1 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[14]~45")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[15]~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|rom|Equal1~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|rom|O~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 3.0;
		LEVEL 0 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2.5;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|Add1~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 4.5;
		LEVEL 0 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[0]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dec_int|Mux19~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|rom|Equal2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[0]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1.5;
		LEVEL 0 FOR 8.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[0]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1.5;
		LEVEL 0 FOR 8.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|decodificador|O[16]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 9.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dec_int|Mux9~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1.5;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dec_int|Mux24~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dec_int|Mux9~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 2.0;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 5.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[1]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1.5;
		LEVEL 0 FOR 8.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[1]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 9.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 0.5;
		LEVEL 0 FOR 9.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[1]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|puertoB|q_aux[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 8.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|decodificador|O[17]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[2]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2.5;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1.5;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[2]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[2]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 8.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[2]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 8.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[2]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[3]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1.5;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[3]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[3]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[3]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[3]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[3]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add1~1_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add1~3_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add1~5_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add1~7_cout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add1~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[4]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1.5;
		LEVEL 0 FOR 8.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[4]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[4]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[5]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add1~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2.5;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add1~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[5]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1.5;
		LEVEL 0 FOR 8.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[5]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[5]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[6]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add1~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add1~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[6]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1.5;
		LEVEL 0 FOR 8.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[6]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[6]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[7]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add1~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 2.5;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add1~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|A_L_U|Add0~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[7]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1.5;
		LEVEL 0 FOR 8.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|dato_I_aux[7]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[7]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 7.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|puertoB|q_aux[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|puertoB|q_aux[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|puertoB|q_aux[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|puertoB|q_aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|puertoB|q_aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3.5;
		LEVEL 1 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|puertoB|q_aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|puertoB|q_aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|puertoB|q_aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 9.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 9.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3.5;
		LEVEL 1 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 2.0;
		LEVEL 0 FOR 6.5;
	}
}

TRANSITION_LIST("procesador_vlg_vec_tst|i1|pc|q_aux[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 0.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 1.0;
		LEVEL 1 FOR 5.5;
	}
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|clk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|clr";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|portb[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|portb[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|portb[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|portb[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|portb[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|portb[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|portb[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|portb[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[3]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[5]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[6]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|rom|Equal1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|rom|Equal0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[3]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|portb[0]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|portb[1]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|portb[2]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|portb[3]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|portb[4]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|portb[5]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|portb[6]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|portb[7]~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|clk~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|clk~inputclkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[0]~17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[1]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|clr~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|clr~inputclkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[1]~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[2]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|rom|O~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|rom|O[0]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|rom|O[4]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~16";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[2]~21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[3]~23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[4]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[4]~25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[5]~27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[6]~29";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[7]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[7]~31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[8]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[8]~33";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[9]~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[9]~35";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[10]~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[10]~37";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[11]~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[11]~39";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[12]~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[12]~41";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[13]~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[13]~43";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[14]~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|rom|Equal1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|rom|Equal1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|rom|Equal4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|rom|Equal4~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[14]~45";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[15]~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|rom|Equal1~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|rom|O~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|Add1~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[0]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dec_int|Mux19~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|rom|Equal2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[0]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[0]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|decodificador|O[16]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dec_int|Mux9~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dec_int|Mux24~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dec_int|Mux9~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[1]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[1]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[1]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|puertoB|q_aux[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|decodificador|O[17]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[2]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[2]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[2]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[2]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[2]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[3]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[3]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[3]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[3]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[3]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[3]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add1~1_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add1~3_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add1~5_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add1~7_cout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add1~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[4]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[4]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[4]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[5]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add1~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add1~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[5]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[5]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[5]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[6]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add1~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add1~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[6]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[6]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[6]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_destino|O[7]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add1~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add1~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|A_L_U|Add0~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[7]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|dato_I_aux[7]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|mux_fuente|O[7]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg17|q_aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|puertoB|q_aux[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|puertoB|q_aux[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|puertoB|q_aux[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|puertoB|q_aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|puertoB|q_aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|puertoB|q_aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|puertoB|q_aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|puertoB|q_aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|archivo_r|reg16|q_aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "procesador_vlg_vec_tst|i1|pc|q_aux[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}
;
