vendor_name = ModelSim
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/and_1_16.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/or16.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/mux_2_1.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/memory.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/multiplexor_1s.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/leftshift.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/inverter_16bit.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/subtractor.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/full_sub.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/adder.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/full_adder.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/nand16.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/signextender.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/wrapper7.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/wrapper10.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/dflip.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/register16.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/alu.vhd
source_file = 1, /home/ritesh/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/ritesh/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/ritesh/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/ritesh/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/ritesh/Desktop/github/IITB_RISC/db/iitb_risc.cbx.xml
design_name = iitb_risc
instance = comp, \memRd~I\, memRd, iitb_risc, 1
instance = comp, \memWr~I\, memWr, iitb_risc, 1
instance = comp, \regWr~I\, regWr, iitb_risc, 1
instance = comp, \irWr~I\, irWr, iitb_risc, 1
instance = comp, \pcWr~I\, pcWr, iitb_risc, 1
instance = comp, \pcWrCnd~I\, pcWrCnd, iitb_risc, 1
instance = comp, \prEn~I\, prEn, iitb_risc, 1
instance = comp, \pcSrc~I\, pcSrc, iitb_risc, 1
instance = comp, \rfB~I\, rfB, iitb_risc, 1
instance = comp, \IorD~I\, IorD, iitb_risc, 1
instance = comp, \rfA~I\, rfA, iitb_risc, 1
instance = comp, \dCon~I\, dCon, iitb_risc, 1
instance = comp, \aluOp[0]~I\, aluOp[0], iitb_risc, 1
instance = comp, \aluOp[1]~I\, aluOp[1], iitb_risc, 1
instance = comp, \aluSrcA[0]~I\, aluSrcA[0], iitb_risc, 1
instance = comp, \aluSrcA[1]~I\, aluSrcA[1], iitb_risc, 1
instance = comp, \mReg[0]~I\, mReg[0], iitb_risc, 1
instance = comp, \mReg[1]~I\, mReg[1], iitb_risc, 1
instance = comp, \rDst[0]~I\, rDst[0], iitb_risc, 1
instance = comp, \rDst[1]~I\, rDst[1], iitb_risc, 1
instance = comp, \aluSrcB[0]~I\, aluSrcB[0], iitb_risc, 1
instance = comp, \aluSrcB[1]~I\, aluSrcB[1], iitb_risc, 1
instance = comp, \aluSrcB[2]~I\, aluSrcB[2], iitb_risc, 1
instance = comp, \output[0]~I\, output[0], iitb_risc, 1
instance = comp, \output[1]~I\, output[1], iitb_risc, 1
instance = comp, \output[2]~I\, output[2], iitb_risc, 1
instance = comp, \output[3]~I\, output[3], iitb_risc, 1
instance = comp, \output[4]~I\, output[4], iitb_risc, 1
instance = comp, \output[5]~I\, output[5], iitb_risc, 1
instance = comp, \output[6]~I\, output[6], iitb_risc, 1
instance = comp, \output[7]~I\, output[7], iitb_risc, 1
instance = comp, \output[8]~I\, output[8], iitb_risc, 1
instance = comp, \output[9]~I\, output[9], iitb_risc, 1
instance = comp, \output[10]~I\, output[10], iitb_risc, 1
instance = comp, \output[11]~I\, output[11], iitb_risc, 1
instance = comp, \output[12]~I\, output[12], iitb_risc, 1
instance = comp, \output[13]~I\, output[13], iitb_risc, 1
instance = comp, \output[14]~I\, output[14], iitb_risc, 1
instance = comp, \output[15]~I\, output[15], iitb_risc, 1
