{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/eth_0/clk_0_1:true|/eth_1/cmac_gt_rxusrclk2:true|/eth_1/init_clk_divider_init_clk:true|/eth_0/cmac_gt_rxusrclk2:true|/pcie/bridge_input_clock_IBUF_OUT:true|/eth_1/clk_0_1:true|/pcie/bridge_input_clock_IBUF_DS_ODIV2:true|/pcie/xdma_0_axi_aclk:true|/eth_0/cmac_gt_ref_clk_out:true|/eth_1/cmac_reset_mgr_0_stream_resetn:true|/eth_0/cmac_reset_mgr_0_stream_resetn:true|/data_fetch/frame_counters_external_resetn:true|/pcie/proc_sys_reset_0_peripheral_aresetn:true|/eth_1/init_reset:true|/eth_0/init_clk_reset_peripheral_reset:true|/pcie/pcie_bridge_axi_aresetn:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 9 -x 2560 -y 400 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 9 -x 2560 -y 380 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 9 -x 2560 -y 110 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 9 -x 2560 -y 130 -defaultsOSRD -right
preplace portBus led_orange_l -pg 1 -lvl 9 -x 2560 -y 320 -defaultsOSRD
preplace portBus led_green_l -pg 1 -lvl 9 -x 2560 -y 300 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 3 -x 680 -y 320 -swap {44 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 0 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 90R -pinDir pcie_mgt left -pinY pcie_mgt 0L -pinDir pcie_refclk left -pinY pcie_refclk 20L -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir S01_AXI left -pinY S01_AXI 150L -pinDir led_pcie_link_up right -pinY led_pcie_link_up 110R -pinDir axi_aclk right -pinY axi_aclk 130R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 150R
preplace inst eth_1 -pg 1 -lvl 8 -x 2420 -y 110 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 52 49 50 51} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir axis_tx left -pinY axis_tx 0L -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir M_AXI left -pinY M_AXI 60L -pinDir sys_resetn left -pinY sys_resetn 140L -pinDir stream_clk left -pinY stream_clk 80L -pinDir aligned left -pinY aligned 100L -pinDir sys_clk left -pinY sys_clk 120L
preplace inst smartconnect -pg 1 -lvl 5 -x 1280 -y 230 -swap {78 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 118 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 38 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 58 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 180L -pinDir M00_AXI left -pinY M00_AXI 0L -pinDir M01_AXI right -pinY M01_AXI 230R -pinDir M02_AXI left -pinY M02_AXI 20L -pinDir M03_AXI right -pinY M03_AXI 210R -pinDir M04_AXI right -pinY M04_AXI 0R -pinDir aclk left -pinY aclk 210L -pinDir aresetn left -pinY aresetn 230L
preplace inst data_fetch -pg 1 -lvl 4 -x 970 -y 90 -swap {60 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 80 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 0 81 82 83 85 84 86 87 88} -defaultsOSRD -pinDir S_AXI_FC right -pinY S_AXI_FC 140R -pinDir AXIS_MD_OUT right -pinY AXIS_MD_OUT 20R -pinDir M_AXI left -pinY M_AXI 230L -pinDir S_AXI_DF right -pinY S_AXI_DF 160R -pinDir AXIS_FD_OUT right -pinY AXIS_FD_OUT 0R -pinDir clk left -pinY clk 270L -pinDir resetn left -pinY resetn 250L -pinDir fifo_overflow right -pinY fifo_overflow 180R -pinDir resetn_out right -pinY resetn_out 200R -pinBusDir FRAME_SIZE right -pinBusY FRAME_SIZE 220R
preplace inst mindy -pg 1 -lvl 6 -x 1680 -y 90 -swap {36 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 0 33 34 35 32 37 38 39 44 42 41 40 43} -defaultsOSRD -pinDir S_AXI_RS left -pinY S_AXI_RS 140L -pinDir ETH0_TX right -pinY ETH0_TX 0R -pinDir ETH1_TX right -pinY ETH1_TX 20R -pinDir AXIS_FD_IN left -pinY AXIS_FD_IN 0L -pinDir AXIS_MD_IN left -pinY AXIS_MD_IN 20L -pinDir clk left -pinY clk 200L -pinDir eth0_clk right -pinY eth0_clk 60R -pinDir eth1_clk right -pinY eth1_clk 40R -pinDir resetn left -pinY resetn 160L -pinBusDir FRAME_SIZE left -pinBusY FRAME_SIZE 180L
preplace inst abm_manager -pg 1 -lvl 7 -x 2060 -y 170 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 107 105 106} -defaultsOSRD -pinDir S_AXI_ABM left -pinY S_AXI_ABM 150L -pinDir S_AXI_RAM1 right -pinY S_AXI_RAM1 0R -pinDir S_AXI right -pinY S_AXI 230R -pinDir clk left -pinY clk 210L -pinDir resetn left -pinY resetn 170L -pinDir abm_ready left -pinY abm_ready 190L
preplace inst data_mover -pg 1 -lvl 2 -x 360 -y 470 -defaultsOSRD -pinDir DST_AXI right -pinY DST_AXI 0R -pinDir SRC_AXI right -pinY SRC_AXI 90R -pinDir clk right -pinY clk 110R -pinDir resetn right -pinY resetn 130R -pinBusDir dest_address left -pinBusY dest_address 0L -pinDir start right -pinY start 150R
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 110 -y 470 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst axi_revision -pg 1 -lvl 6 -x 1680 -y 640 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXI_ACLK left -pinY AXI_ACLK 20L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 40L
preplace inst eth_0 -pg 1 -lvl 8 -x 2420 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 52 49 51 50} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir axis_tx left -pinY axis_tx 0L -pinDir M_AXI left -pinY M_AXI 20L -pinDir sys_resetn left -pinY sys_resetn 100L -pinDir stream_clk left -pinY stream_clk 40L -pinDir aligned left -pinY aligned 80L -pinDir sys_clk left -pinY sys_clk 60L
preplace inst status_manager -pg 1 -lvl 6 -x 1680 -y 440 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 21 23 22 20 26 25} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 40L -pinDir qsfp0_status_async right -pinY qsfp0_status_async 20R -pinDir qsfp1_status_async right -pinY qsfp1_status_async 0R -pinDir fc_overflow left -pinY fc_overflow 20L -pinBusDir led_orang_l right -pinBusY led_orang_l 60R -pinBusDir led_green_l right -pinBusY led_green_l 40R
preplace netloc abm_manager_abm_ready 1 2 5 NJ 620 NJ 620 NJ 620 1460J 360 NJ
preplace netloc eth0_clk_1 1 6 2 1860 30 2260
preplace netloc eth_0_aligned 1 6 2 N 460 N
preplace netloc eth_1_aligned 1 6 2 1880 50 2280
preplace netloc eth_1_stream_clk 1 6 2 1840 10 2300
preplace netloc frame_counters_external_resetn 1 4 3 1120J 150 1480 340 N
preplace netloc frame_counters_fifo_overflow 1 4 2 1100J 130 1520J
preplace netloc mindy_FRAME_SIZE 1 4 2 1140J 170 1500
preplace netloc source_200Mhz_clk 1 2 6 520J 520 820 440 1140 520 1500 380 1900 70 2200
preplace netloc source_200Mhz_resetn 1 2 6 540J 540 840 460 1100 540 1420 580 NJ 580 2280
preplace netloc status_mgr_0_led_green_l 1 6 3 NJ 480 2240 300 NJ
preplace netloc status_mgr_0_led_orang_l 1 6 3 NJ 500 2300 320 NJ
preplace netloc xlconstant_0_dout 1 1 1 NJ 470
preplace netloc S_AXI_RAM1_1 1 7 1 N 170
preplace netloc data_fetch_AXIS_FD_OUT 1 4 2 NJ 90 N
preplace netloc data_fetch_AXIS_MD_OUT 1 4 2 NJ 110 N
preplace netloc data_fetch_M_AXI 1 3 1 N 320
preplace netloc data_mover_DST_AXI 1 2 1 N 470
preplace netloc data_mover_SRC_AXI 1 2 5 NJ 560 NJ 560 NJ 560 NJ 560 1920
preplace netloc eth_0_M_AXI 1 7 1 N 400
preplace netloc eth_0_qsfp_gt 1 8 1 NJ 380
preplace netloc eth_1_qsfp_gt 1 8 1 NJ 110
preplace netloc gt_ref_clk_0_2 1 8 1 NJ 130
preplace netloc mindy_ETH0_TX 1 6 2 N 90 2220
preplace netloc mindy_ETH1_TX 1 6 2 N 110 N
preplace netloc pcie_refclk_1 1 0 3 NJ 340 NJ 340 NJ
preplace netloc qsfp0_clk_1 1 8 1 NJ 400
preplace netloc smartconnect_M00_AXI 1 4 1 N 230
preplace netloc smartconnect_M01_AXI 1 5 1 1440 460n
preplace netloc smartconnect_M02_AXI 1 4 1 N 250
preplace netloc smartconnect_M03_AXI 1 5 1 NJ 440
preplace netloc smartconnect_M04_AXI 1 5 1 N 230
preplace netloc xdma_0_M_AXI_B 1 3 2 NJ 410 N
preplace netloc xdma_0_pcie_mgt 1 0 3 NJ 320 NJ 320 NJ
levelinfo -pg 1 0 110 360 680 970 1280 1680 2060 2420 2560
pagesize -pg 1 -db -bbox -sgen -130 0 2740 740
",
   "No Loops_ScaleFactor":"0.455594",
   "No Loops_TopLeft":"-123,-369",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace inst packet_gen -pg 1 -lvl 1 -x 190 -y 100 -defaultsOSRD
preplace netloc clk_1 1 0 1 N 60
preplace netloc resetn_1 1 0 1 N 80
levelinfo -pg 1 -10 190 380
pagesize -pg 1 -db -bbox -sgen -110 0 380 200
"
}
{
   "da_axi4_cnt":"4"
}
