
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
   0:	a0 93 05 20 9d 3e 00 00 61 b7 00 00 71 3e 00 00     ... .>..a...q>..
  10:	71 3e 00 00 71 3e 00 00 71 3e 00 00 71 3e 00 00     q>..q>..q>..q>..
	...
  2c:	e1 3b 00 00 71 3e 00 00 00 00 00 00 89 3b 00 00     .;..q>.......;..
  3c:	71 3e 00 00                                         q>..

00000040 <_irq_vector_table>:
  40:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
  50:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
  60:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
  70:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
  80:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
  90:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
  a0:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
  b0:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
  c0:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
  d0:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
  e0:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
  f0:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
 100:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
 110:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
 120:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
 130:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
 140:	61 3c 00 00 61 3c 00 00 61 3c 00 00 61 3c 00 00     a<..a<..a<..a<..
 150:	61 3c 00 00                                         a<..

Disassembly of section text:

00000154 <__aeabi_uldivmod>:
     154:	b953      	cbnz	r3, 16c <__aeabi_uldivmod+0x18>
     156:	b94a      	cbnz	r2, 16c <__aeabi_uldivmod+0x18>
     158:	2900      	cmp	r1, #0
     15a:	bf08      	it	eq
     15c:	2800      	cmpeq	r0, #0
     15e:	bf1c      	itt	ne
     160:	f04f 31ff 	movne.w	r1, #4294967295
     164:	f04f 30ff 	movne.w	r0, #4294967295
     168:	f000 b80c 	b.w	184 <__aeabi_idiv0>
     16c:	f1ad 0c08 	sub.w	ip, sp, #8
     170:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     174:	f000 f808 	bl	188 <__udivmoddi4>
     178:	f8dd e004 	ldr.w	lr, [sp, #4]
     17c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     180:	b004      	add	sp, #16
     182:	4770      	bx	lr

00000184 <__aeabi_idiv0>:
     184:	4770      	bx	lr
     186:	bf00      	nop

00000188 <__udivmoddi4>:
     188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     18c:	4607      	mov	r7, r0
     18e:	468c      	mov	ip, r1
     190:	4608      	mov	r0, r1
     192:	9e09      	ldr	r6, [sp, #36]	; 0x24
     194:	4615      	mov	r5, r2
     196:	463c      	mov	r4, r7
     198:	4619      	mov	r1, r3
     19a:	2b00      	cmp	r3, #0
     19c:	f040 80c5 	bne.w	32a <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x6e>
     1a0:	4282      	cmp	r2, r0
     1a2:	fab2 f782 	clz	r7, r2
     1a6:	d946      	bls.n	236 <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x36>
     1a8:	b14f      	cbz	r7, 1be <__udivmoddi4+0x36>
     1aa:	f1c7 0e20 	rsb	lr, r7, #32
     1ae:	fa00 f307 	lsl.w	r3, r0, r7
     1b2:	40bd      	lsls	r5, r7
     1b4:	fa24 fe0e 	lsr.w	lr, r4, lr
     1b8:	40bc      	lsls	r4, r7
     1ba:	ea4e 0c03 	orr.w	ip, lr, r3
     1be:	ea4f 4815 	mov.w	r8, r5, lsr #16
     1c2:	fa1f fe85 	uxth.w	lr, r5
     1c6:	0c22      	lsrs	r2, r4, #16
     1c8:	fbbc f9f8 	udiv	r9, ip, r8
     1cc:	fb08 c319 	mls	r3, r8, r9, ip
     1d0:	fb09 fa0e 	mul.w	sl, r9, lr
     1d4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     1d8:	459a      	cmp	sl, r3
     1da:	d928      	bls.n	22e <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x2e>
     1dc:	18eb      	adds	r3, r5, r3
     1de:	f109 30ff 	add.w	r0, r9, #4294967295
     1e2:	d204      	bcs.n	1ee <CONFIG_SRAM_SIZE+0x2e>
     1e4:	459a      	cmp	sl, r3
     1e6:	d902      	bls.n	1ee <CONFIG_SRAM_SIZE+0x2e>
     1e8:	f1a9 0002 	sub.w	r0, r9, #2
     1ec:	442b      	add	r3, r5
     1ee:	eba3 030a 	sub.w	r3, r3, sl
     1f2:	b2a4      	uxth	r4, r4
     1f4:	fbb3 f2f8 	udiv	r2, r3, r8
     1f8:	fb08 3312 	mls	r3, r8, r2, r3
     1fc:	fb02 fe0e 	mul.w	lr, r2, lr
     200:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     204:	45a6      	cmp	lr, r4
     206:	d914      	bls.n	232 <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x32>
     208:	192c      	adds	r4, r5, r4
     20a:	f102 33ff 	add.w	r3, r2, #4294967295
     20e:	d203      	bcs.n	218 <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x18>
     210:	45a6      	cmp	lr, r4
     212:	d901      	bls.n	218 <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x18>
     214:	1e93      	subs	r3, r2, #2
     216:	442c      	add	r4, r5
     218:	eba4 040e 	sub.w	r4, r4, lr
     21c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     220:	b11e      	cbz	r6, 22a <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x2a>
     222:	40fc      	lsrs	r4, r7
     224:	2300      	movs	r3, #0
     226:	6034      	str	r4, [r6, #0]
     228:	6073      	str	r3, [r6, #4]
     22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     22e:	4648      	mov	r0, r9
     230:	e7dd      	b.n	1ee <CONFIG_SRAM_SIZE+0x2e>
     232:	4613      	mov	r3, r2
     234:	e7f0      	b.n	218 <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x18>
     236:	b902      	cbnz	r2, 23a <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x3a>
     238:	deff      	udf	#255	; 0xff
     23a:	bb87      	cbnz	r7, 29e <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1e>
     23c:	1a83      	subs	r3, r0, r2
     23e:	2101      	movs	r1, #1
     240:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     244:	b2aa      	uxth	r2, r5
     246:	0c20      	lsrs	r0, r4, #16
     248:	fbb3 fcfe 	udiv	ip, r3, lr
     24c:	fb0e 331c 	mls	r3, lr, ip, r3
     250:	fb0c f802 	mul.w	r8, ip, r2
     254:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     258:	4598      	cmp	r8, r3
     25a:	d962      	bls.n	322 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x66>
     25c:	18eb      	adds	r3, r5, r3
     25e:	f10c 30ff 	add.w	r0, ip, #4294967295
     262:	d204      	bcs.n	26e <__data_size+0x2a>
     264:	4598      	cmp	r8, r3
     266:	d902      	bls.n	26e <__data_size+0x2a>
     268:	f1ac 0002 	sub.w	r0, ip, #2
     26c:	442b      	add	r3, r5
     26e:	eba3 0308 	sub.w	r3, r3, r8
     272:	b2a4      	uxth	r4, r4
     274:	fbb3 fcfe 	udiv	ip, r3, lr
     278:	fb0e 331c 	mls	r3, lr, ip, r3
     27c:	fb0c f202 	mul.w	r2, ip, r2
     280:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     284:	42a2      	cmp	r2, r4
     286:	d94e      	bls.n	326 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x6a>
     288:	192c      	adds	r4, r5, r4
     28a:	f10c 33ff 	add.w	r3, ip, #4294967295
     28e:	d204      	bcs.n	29a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1a>
     290:	42a2      	cmp	r2, r4
     292:	d902      	bls.n	29a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1a>
     294:	f1ac 0302 	sub.w	r3, ip, #2
     298:	442c      	add	r4, r5
     29a:	1aa4      	subs	r4, r4, r2
     29c:	e7be      	b.n	21c <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x1c>
     29e:	f1c7 0c20 	rsb	ip, r7, #32
     2a2:	40bd      	lsls	r5, r7
     2a4:	fa00 f307 	lsl.w	r3, r0, r7
     2a8:	fa20 f80c 	lsr.w	r8, r0, ip
     2ac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     2b0:	fa24 fc0c 	lsr.w	ip, r4, ip
     2b4:	40bc      	lsls	r4, r7
     2b6:	ea4c 0203 	orr.w	r2, ip, r3
     2ba:	b2ab      	uxth	r3, r5
     2bc:	fbb8 fcfe 	udiv	ip, r8, lr
     2c0:	0c11      	lsrs	r1, r2, #16
     2c2:	fb0e 801c 	mls	r0, lr, ip, r8
     2c6:	fb0c f903 	mul.w	r9, ip, r3
     2ca:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     2ce:	4581      	cmp	r9, r0
     2d0:	d923      	bls.n	31a <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x5e>
     2d2:	1828      	adds	r0, r5, r0
     2d4:	f10c 31ff 	add.w	r1, ip, #4294967295
     2d8:	d204      	bcs.n	2e4 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x28>
     2da:	4581      	cmp	r9, r0
     2dc:	d902      	bls.n	2e4 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x28>
     2de:	f1ac 0102 	sub.w	r1, ip, #2
     2e2:	4428      	add	r0, r5
     2e4:	eba0 0009 	sub.w	r0, r0, r9
     2e8:	b292      	uxth	r2, r2
     2ea:	fbb0 fcfe 	udiv	ip, r0, lr
     2ee:	fb0e 001c 	mls	r0, lr, ip, r0
     2f2:	fb0c f803 	mul.w	r8, ip, r3
     2f6:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     2fa:	4598      	cmp	r8, r3
     2fc:	d90f      	bls.n	31e <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x62>
     2fe:	18eb      	adds	r3, r5, r3
     300:	f10c 32ff 	add.w	r2, ip, #4294967295
     304:	d204      	bcs.n	310 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x54>
     306:	4598      	cmp	r8, r3
     308:	d902      	bls.n	310 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x54>
     30a:	f1ac 0202 	sub.w	r2, ip, #2
     30e:	442b      	add	r3, r5
     310:	eba3 0308 	sub.w	r3, r3, r8
     314:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     318:	e792      	b.n	240 <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x40>
     31a:	4661      	mov	r1, ip
     31c:	e7e2      	b.n	2e4 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x28>
     31e:	4662      	mov	r2, ip
     320:	e7f6      	b.n	310 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x54>
     322:	4660      	mov	r0, ip
     324:	e7a3      	b.n	26e <__data_size+0x2a>
     326:	4663      	mov	r3, ip
     328:	e7b7      	b.n	29a <CONFIG_PM_PARTITION_SIZE_PROVISION+0x1a>
     32a:	4283      	cmp	r3, r0
     32c:	d905      	bls.n	33a <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x7e>
     32e:	b10e      	cbz	r6, 334 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x78>
     330:	e9c6 7000 	strd	r7, r0, [r6]
     334:	2100      	movs	r1, #0
     336:	4608      	mov	r0, r1
     338:	e777      	b.n	22a <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x2a>
     33a:	fab3 f183 	clz	r1, r3
     33e:	b981      	cbnz	r1, 362 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0xa6>
     340:	4283      	cmp	r3, r0
     342:	d301      	bcc.n	348 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x8c>
     344:	42ba      	cmp	r2, r7
     346:	d80a      	bhi.n	35e <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0xa2>
     348:	1abc      	subs	r4, r7, r2
     34a:	eb60 0303 	sbc.w	r3, r0, r3
     34e:	2001      	movs	r0, #1
     350:	469c      	mov	ip, r3
     352:	2e00      	cmp	r6, #0
     354:	d067      	beq.n	426 <CONFIG_FLASH_SIZE+0x26>
     356:	e9c6 4c00 	strd	r4, ip, [r6]
     35a:	2100      	movs	r1, #0
     35c:	e765      	b.n	22a <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x2a>
     35e:	4608      	mov	r0, r1
     360:	e7f7      	b.n	352 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x96>
     362:	f1c1 0c20 	rsb	ip, r1, #32
     366:	408b      	lsls	r3, r1
     368:	fa02 f501 	lsl.w	r5, r2, r1
     36c:	fa22 f40c 	lsr.w	r4, r2, ip
     370:	fa20 fb0c 	lsr.w	fp, r0, ip
     374:	fa27 f20c 	lsr.w	r2, r7, ip
     378:	408f      	lsls	r7, r1
     37a:	431c      	orrs	r4, r3
     37c:	fa00 f301 	lsl.w	r3, r0, r1
     380:	ea4f 4914 	mov.w	r9, r4, lsr #16
     384:	4313      	orrs	r3, r2
     386:	fa1f fe84 	uxth.w	lr, r4
     38a:	0c1a      	lsrs	r2, r3, #16
     38c:	fbbb f8f9 	udiv	r8, fp, r9
     390:	fb09 bb18 	mls	fp, r9, r8, fp
     394:	fb08 fa0e 	mul.w	sl, r8, lr
     398:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     39c:	4592      	cmp	sl, r2
     39e:	d93e      	bls.n	41e <CONFIG_FLASH_SIZE+0x1e>
     3a0:	18a2      	adds	r2, r4, r2
     3a2:	f108 30ff 	add.w	r0, r8, #4294967295
     3a6:	d204      	bcs.n	3b2 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0xf6>
     3a8:	4592      	cmp	sl, r2
     3aa:	d902      	bls.n	3b2 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0xf6>
     3ac:	f1a8 0002 	sub.w	r0, r8, #2
     3b0:	4422      	add	r2, r4
     3b2:	eba2 020a 	sub.w	r2, r2, sl
     3b6:	b29b      	uxth	r3, r3
     3b8:	fbb2 f8f9 	udiv	r8, r2, r9
     3bc:	fb09 2218 	mls	r2, r9, r8, r2
     3c0:	fb08 fe0e 	mul.w	lr, r8, lr
     3c4:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     3c8:	4596      	cmp	lr, r2
     3ca:	d92a      	bls.n	422 <CONFIG_FLASH_SIZE+0x22>
     3cc:	18a2      	adds	r2, r4, r2
     3ce:	f108 33ff 	add.w	r3, r8, #4294967295
     3d2:	d204      	bcs.n	3de <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x122>
     3d4:	4596      	cmp	lr, r2
     3d6:	d902      	bls.n	3de <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x122>
     3d8:	f1a8 0302 	sub.w	r3, r8, #2
     3dc:	4422      	add	r2, r4
     3de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     3e2:	eba2 020e 	sub.w	r2, r2, lr
     3e6:	fba0 9305 	umull	r9, r3, r0, r5
     3ea:	429a      	cmp	r2, r3
     3ec:	46ce      	mov	lr, r9
     3ee:	4698      	mov	r8, r3
     3f0:	d302      	bcc.n	3f8 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x13c>
     3f2:	d106      	bne.n	402 <CONFIG_FLASH_SIZE+0x2>
     3f4:	454f      	cmp	r7, r9
     3f6:	d204      	bcs.n	402 <CONFIG_FLASH_SIZE+0x2>
     3f8:	3801      	subs	r0, #1
     3fa:	ebb9 0e05 	subs.w	lr, r9, r5
     3fe:	eb63 0804 	sbc.w	r8, r3, r4
     402:	b186      	cbz	r6, 426 <CONFIG_FLASH_SIZE+0x26>
     404:	ebb7 030e 	subs.w	r3, r7, lr
     408:	eb62 0708 	sbc.w	r7, r2, r8
     40c:	fa07 fc0c 	lsl.w	ip, r7, ip
     410:	40cb      	lsrs	r3, r1
     412:	40cf      	lsrs	r7, r1
     414:	ea4c 0303 	orr.w	r3, ip, r3
     418:	e9c6 3700 	strd	r3, r7, [r6]
     41c:	e79d      	b.n	35a <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x9e>
     41e:	4640      	mov	r0, r8
     420:	e7c7      	b.n	3b2 <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0xf6>
     422:	4643      	mov	r3, r8
     424:	e7db      	b.n	3de <CONFIG_USB_NRFX_ATTACHED_EVENT_DELAY+0x122>
     426:	4631      	mov	r1, r6
     428:	e6ff      	b.n	22a <CONFIG_BOOT_MAX_LINE_INPUT_LEN+0x2a>
	...

0000042c <main>:
    return (bool)pin_active;
}
#endif

void main(void)
{
     42c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
}

NRF_STATIC_INLINE void nrf_wdt_reload_request_set(NRF_WDT_Type *        p_reg,
                                                  nrf_wdt_rr_register_t rr_register)
{
    p_reg->RR[rr_register] = NRF_WDT_RR_VALUE;
     42e:	4b3d      	ldr	r3, [pc, #244]	; (524 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3c>)
     430:	4a3d      	ldr	r2, [pc, #244]	; (528 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x40>)
     432:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600
     436:	f8c2 3604 	str.w	r3, [r2, #1540]	; 0x604
     43a:	f8c2 3608 	str.w	r3, [r2, #1544]	; 0x608
     43e:	f8c2 360c 	str.w	r3, [r2, #1548]	; 0x60c
     442:	f8c2 3610 	str.w	r3, [r2, #1552]	; 0x610
     446:	f8c2 3614 	str.w	r3, [r2, #1556]	; 0x614
     44a:	f8c2 3618 	str.w	r3, [r2, #1560]	; 0x618
     44e:	f8c2 361c 	str.w	r3, [r2, #1564]	; 0x61c
     452:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
     456:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600
     45a:	f8c2 3604 	str.w	r3, [r2, #1540]	; 0x604
     45e:	f8c2 3608 	str.w	r3, [r2, #1544]	; 0x608
     462:	f8c2 360c 	str.w	r3, [r2, #1548]	; 0x60c
     466:	f8c2 3610 	str.w	r3, [r2, #1552]	; 0x610
     46a:	f8c2 3614 	str.w	r3, [r2, #1556]	; 0x614
     46e:	f8c2 3618 	str.w	r3, [r2, #1560]	; 0x618
     472:	f8c2 361c 	str.w	r3, [r2, #1564]	; 0x61c
#ifdef CONFIG_MCUBOOT_INDICATION_LED
    /* LED init */
    led_init();
#endif

    os_heap_init();
     476:	f000 f87b 	bl	570 <os_heap_init>
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     47a:	4c2c      	ldr	r4, [pc, #176]	; (52c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x44>)
     47c:	4620      	mov	r0, r4
     47e:	f00d fbdb 	bl	dc38 <z_device_is_ready>
    if (!device_is_ready(button0.port)) {
     482:	b300      	cbz	r0, 4c6 <FIH_LABEL_FIH_CALL_START_605>
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;
	__unused const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	struct gpio_driver_data *data =
     484:	6925      	ldr	r5, [r4, #16]
	const struct gpio_driver_api *api =
     486:	68a6      	ldr	r6, [r4, #8]

	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
     488:	682b      	ldr	r3, [r5, #0]
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
	}

	return api->pin_configure(port, pin, flags);
     48a:	210d      	movs	r1, #13
		data->invert |= (gpio_port_pins_t)BIT(pin);
     48c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     490:	602b      	str	r3, [r5, #0]
	return api->pin_configure(port, pin, flags);
     492:	4620      	mov	r0, r4
     494:	6833      	ldr	r3, [r6, #0]
     496:	4a26      	ldr	r2, [pc, #152]	; (530 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x48>)
     498:	4798      	blx	r3
					   gpio_port_value_t *value)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	return api->port_get_raw(port, value);
     49a:	4620      	mov	r0, r4
     49c:	6873      	ldr	r3, [r6, #4]
     49e:	a901      	add	r1, sp, #4
     4a0:	4798      	blx	r3
	const struct gpio_driver_data *const data =
			(const struct gpio_driver_data *)port->data;
	int ret;

	ret = gpio_port_get_raw(port, value);
	if (ret == 0) {
     4a2:	b920      	cbnz	r0, 4ae <main+0x82>
		*value ^= data->invert;
     4a4:	682a      	ldr	r2, [r5, #0]
     4a6:	9b01      	ldr	r3, [sp, #4]
     4a8:	4053      	eors	r3, r2
    (void)rc;

    mcuboot_status_change(MCUBOOT_STATUS_STARTUP);

#ifdef CONFIG_MCUBOOT_SERIAL
    if (detect_pin() &&
     4aa:	049a      	lsls	r2, r3, #18
     4ac:	d50b      	bpl.n	4c6 <FIH_LABEL_FIH_CALL_START_605>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE uint32_t nrf_reset_resetreas_get(NRF_RESET_Type const * p_reg)
{
    return p_reg->RESETREAS;
     4ae:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
     4b2:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    return !(rr == 0 || (rr & NRFX_RESET_REASON_RESETPIN_MASK));
     4b6:	b10b      	cbz	r3, 4bc <main+0x90>
     4b8:	07db      	lsls	r3, r3, #31
     4ba:	d504      	bpl.n	4c6 <FIH_LABEL_FIH_CALL_START_605>
#endif

        mcuboot_status_change(MCUBOOT_STATUS_SERIAL_DFU_ENTERED);

        BOOT_LOG_INF("Enter the serial recovery mode");
        rc = boot_console_init();
     4bc:	f002 fe0e 	bl	30dc <boot_console_init>
        __ASSERT(rc == 0, "Error initializing boot console.\n");
        boot_serial_start(&boot_funcs);
     4c0:	481c      	ldr	r0, [pc, #112]	; (534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>)
     4c2:	f003 f939 	bl	3738 <boot_serial_start>

000004c6 <FIH_LABEL_FIH_CALL_START_605>:
    rc = boot_console_init();
    int timeout_in_ms = CONFIG_BOOT_SERIAL_WAIT_FOR_DFU_TIMEOUT;
    uint32_t start = k_uptime_get_32();
#endif

    FIH_CALL(boot_go, fih_rc, &rsp);
     4c6:	a801      	add	r0, sp, #4
     4c8:	f000 febc 	bl	1244 <boot_go>

000004cc <FIH_LABEL_FIH_CALL_END_618>:
        timeout_in_ms = 1;
    }
    boot_serial_check_start(&boot_funcs,timeout_in_ms);
#endif

    if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     4cc:	4b1a      	ldr	r3, [pc, #104]	; (538 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x50>)
     4ce:	681b      	ldr	r3, [r3, #0]
     4d0:	4283      	cmp	r3, r0
     4d2:	d000      	beq.n	4d6 <FIH_LABEL_FIH_CALL_END_618+0xa>
        BOOT_LOG_ERR("Unable to find bootable image");

        mcuboot_status_change(MCUBOOT_STATUS_NO_BOOTABLE_IMAGE_FOUND);

        FIH_PANIC;
     4d4:	e7fe      	b.n	4d4 <FIH_LABEL_FIH_CALL_END_618+0x8>
/* There is only one instance of MCUBoot */
#define PROTECT_SIZE (PM_MCUBOOT_PRIMARY_ADDRESS - PM_MCUBOOT_ADDRESS)
#define PROTECT_ADDR PM_MCUBOOT_ADDRESS
#endif

    rc = fprotect_area(PROTECT_ADDR, PROTECT_SIZE);
     4d6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
     4da:	2000      	movs	r0, #0
     4dc:	f005 fe4c 	bl	6178 <fprotect_area>

    if (rc != 0) {
     4e0:	b100      	cbz	r0, 4e4 <FIH_LABEL_FIH_CALL_END_618+0x18>
        BOOT_LOG_ERR("Protect mcuboot flash failed, cancel startup.");
        while (1)
     4e2:	e7fe      	b.n	4e2 <FIH_LABEL_FIH_CALL_END_618+0x16>
            ;
    }

#endif /* USE_PARTITION_MANAGER && CONFIG_FPROTECT */
#if defined(CONFIG_SOC_NRF5340_CPUAPP) && defined(PM_CPUNET_B0N_ADDRESS)
    pcd_lock_ram();
     4e4:	f005 fed2 	bl	628c <pcd_lock_ram>
    rc = flash_device_base(rsp->br_flash_dev_id, &flash_base);
     4e8:	4669      	mov	r1, sp
     4ea:	f89d 0008 	ldrb.w	r0, [sp, #8]
     4ee:	f009 fdf5 	bl	a0dc <flash_device_base>
    vt = (struct arm_vector_table *)(flash_base +
     4f2:	9b00      	ldr	r3, [sp, #0]
     4f4:	9c03      	ldr	r4, [sp, #12]
     4f6:	441c      	add	r4, r3
                                     rsp->br_hdr->ih_hdr_size);
     4f8:	9b01      	ldr	r3, [sp, #4]
     4fa:	891d      	ldrh	r5, [r3, #8]
    usb_disable();
     4fc:	f001 fe10 	bl	2120 <usb_disable>
                                     rsp->br_image_off +
     500:	1966      	adds	r6, r4, r5
    nrf_cleanup_peripheral();
     502:	f000 feaf 	bl	1264 <nrf_cleanup_peripheral>
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
     506:	f04f 0220 	mov.w	r2, #32
     50a:	f3ef 8311 	mrs	r3, BASEPRI
     50e:	f382 8812 	msr	BASEPRI_MAX, r2
     512:	f3bf 8f6f 	isb	sy
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
     516:	5963      	ldr	r3, [r4, r5]
     518:	f383 8808 	msr	MSP, r3
    ((void (*)(void))vt->reset)();
     51c:	6873      	ldr	r3, [r6, #4]
     51e:	4798      	blx	r3
    do_boot(&rsp);

    mcuboot_status_change(MCUBOOT_STATUS_BOOT_FAILED);

    BOOT_LOG_ERR("Never should get here");
    while (1)
     520:	e7fe      	b.n	520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>
     522:	bf00      	nop
     524:	6e524635 	.word	0x6e524635
     528:	50018000 	.word	0x50018000
     52c:	0000e338 	.word	0x0000e338
     530:	00010011 	.word	0x00010011
     534:	0000e668 	.word	0x0000e668
     538:	20002718 	.word	0x20002718

0000053c <flash_area_id_from_direct_image>:
}

#if defined(CONFIG_MCUBOOT_SERIAL_DIRECT_IMAGE_UPLOAD)
int flash_area_id_from_direct_image(int image_id)
{
    switch (image_id) {
     53c:	2803      	cmp	r0, #3
     53e:	bf9a      	itte	ls
     540:	4b02      	ldrls	r3, [pc, #8]	; (54c <flash_area_id_from_direct_image+0x10>)
     542:	5618      	ldrsbls	r0, [r3, r0]
{
     544:	f06f 0015 	mvnhi.w	r0, #21
    case 4:
        return FLASH_AREA_ID(image_3);
#endif
    }
    return -EINVAL;
}
     548:	4770      	bx	lr
     54a:	bf00      	nop
     54c:	0000ebb2 	.word	0x0000ebb2

00000550 <flash_area_sector_from_off>:
#endif

int flash_area_sector_from_off(off_t off, struct flash_sector *sector)
{
     550:	b51f      	push	{r0, r1, r2, r3, r4, lr}
     552:	460c      	mov	r4, r1
		union { uintptr_t x; struct flash_pages_info * val; } parm2 = { .val = info };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_FLASH_GET_PAGE_INFO_BY_OFFS);
	}
#endif
	compiler_barrier();
	return z_impl_flash_get_page_info_by_offs(dev, offset, info);
     554:	4601      	mov	r1, r0
     556:	aa01      	add	r2, sp, #4
     558:	4804      	ldr	r0, [pc, #16]	; (56c <flash_area_sector_from_off+0x1c>)
     55a:	f00b fc2e 	bl	bdba <z_impl_flash_get_page_info_by_offs>
    int rc;
    struct flash_pages_info page;

    rc = flash_get_page_info_by_offs(flash_dev, off, &page);
    if (rc) {
     55e:	b918      	cbnz	r0, 568 <flash_area_sector_from_off+0x18>
        return rc;
    }

    sector->fs_off = page.start_offset;
     560:	9b01      	ldr	r3, [sp, #4]
     562:	6023      	str	r3, [r4, #0]
    sector->fs_size = page.size;
     564:	9b02      	ldr	r3, [sp, #8]
     566:	6063      	str	r3, [r4, #4]

    return rc;
}
     568:	b004      	add	sp, #16
     56a:	bd10      	pop	{r4, pc}
     56c:	0000e380 	.word	0x0000e380

00000570 <os_heap_init>:
/*
 * Initialize mbedtls to be able to use the local heap.
 */
void os_heap_init(void)
{
    mbedtls_memory_buffer_alloc_init(mempool, sizeof(mempool));
     570:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
     574:	4801      	ldr	r0, [pc, #4]	; (57c <os_heap_init+0xc>)
     576:	f006 b901 	b.w	677c <mbedtls_memory_buffer_alloc_init>
     57a:	bf00      	nop
     57c:	2001457e 	.word	0x2001457e

00000580 <bs_peruser_system_specific>:
#endif
#endif /*MCUBOOT_MGMT_CUSTOM_IMG_LIST*/

int bs_peruser_system_specific(const struct nmgr_hdr *hdr, const char *buffer,
                               int len, zcbor_state_t *cs)
{
     580:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
     582:	461c      	mov	r4, r3
    int mgmt_rc = MGMT_ERR_ENOTSUP;

    if (hdr->nh_group == ZEPHYR_MGMT_GRP_BASE) {
     584:	8883      	ldrh	r3, [r0, #4]
     586:	4e20      	ldr	r6, [pc, #128]	; (608 <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x2c>)
     588:	2b3f      	cmp	r3, #63	; 0x3f
     58a:	d12f      	bne.n	5ec <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x10>
        if (hdr->nh_op == NMGR_OP_WRITE) {
     58c:	7803      	ldrb	r3, [r0, #0]
     58e:	2b02      	cmp	r3, #2
     590:	d12c      	bne.n	5ec <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x10>
#ifdef CONFIG_BOOT_MGMT_CUSTOM_STORAGE_ERASE
            if (hdr->nh_id == ZEPHYR_MGMT_GRP_BASIC_CMD_ERASE_STORAGE) {
     592:	79c5      	ldrb	r5, [r0, #7]
     594:	bb55      	cbnz	r5, 5ec <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0x10>
    rc = flash_area_open(FLASH_AREA_ID(storage), &fa);
     596:	2009      	movs	r0, #9
     598:	a901      	add	r1, sp, #4
     59a:	f002 fbc9 	bl	2d30 <flash_area_open>
    if (rc < 0) {
     59e:	2800      	cmp	r0, #0
     5a0:	db22      	blt.n	5e8 <CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN+0xc>
        rc = flash_area_erase(fa, 0, FLASH_AREA_SIZE(storage));
     5a2:	4629      	mov	r1, r5
     5a4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
     5a8:	9801      	ldr	r0, [sp, #4]
     5aa:	f00a fdc7 	bl	b13c <flash_area_erase>
     5ae:	4605      	mov	r5, r0
        flash_area_close(fa);
     5b0:	9801      	ldr	r0, [sp, #4]
     5b2:	f00a fd98 	bl	b0e6 <flash_area_close>
    if (rc == 0) {
     5b6:	3d00      	subs	r5, #0
     5b8:	bf18      	it	ne
     5ba:	2501      	movne	r5, #1
    zcbor_map_start_encode(cs, 10);
     5bc:	210a      	movs	r1, #10
     5be:	4620      	mov	r0, r4
     5c0:	f00b f81c 	bl	b5fc <zcbor_map_start_encode>
{
	return zcbor_bstr_encode(state, &(struct zcbor_string){.value = ptr, .len = len});
}
static inline bool zcbor_tstr_encode_ptr(zcbor_state_t *state, uint8_t *ptr, size_t len)
{
	return zcbor_tstr_encode(state, &(struct zcbor_string){.value = ptr, .len = len});
     5c4:	2302      	movs	r3, #2
     5c6:	a902      	add	r1, sp, #8
     5c8:	4620      	mov	r0, r4
     5ca:	9602      	str	r6, [sp, #8]
     5cc:	9303      	str	r3, [sp, #12]
     5ce:	f00b f803 	bl	b5d8 <zcbor_tstr_encode>
    zcbor_uint32_put(cs, rc);
     5d2:	4629      	mov	r1, r5
    }

    if (mgmt_rc == MGMT_ERR_ENOTSUP) {
        zcbor_map_start_encode(cs, 10);
        zcbor_tstr_put_lit(cs, "rc");
        zcbor_uint32_put(cs, mgmt_rc);
     5d4:	4620      	mov	r0, r4
     5d6:	f00a fffb 	bl	b5d0 <zcbor_uint32_put>
        zcbor_map_end_encode(cs, 10);
     5da:	210a      	movs	r1, #10
     5dc:	4620      	mov	r0, r4
     5de:	f00b f82b 	bl	b638 <zcbor_map_end_encode>
    }

    return MGMT_ERR_OK;
}
     5e2:	2000      	movs	r0, #0
     5e4:	b004      	add	sp, #16
     5e6:	bd70      	pop	{r4, r5, r6, pc}
        rc = MGMT_ERR_EUNKNOWN;
     5e8:	2501      	movs	r5, #1
     5ea:	e7e7      	b.n	5bc <bs_peruser_system_specific+0x3c>
        zcbor_map_start_encode(cs, 10);
     5ec:	210a      	movs	r1, #10
     5ee:	4620      	mov	r0, r4
     5f0:	f00b f804 	bl	b5fc <zcbor_map_start_encode>
     5f4:	2302      	movs	r3, #2
     5f6:	a902      	add	r1, sp, #8
     5f8:	4620      	mov	r0, r4
     5fa:	9602      	str	r6, [sp, #8]
     5fc:	9303      	str	r3, [sp, #12]
     5fe:	f00a ffeb 	bl	b5d8 <zcbor_tstr_encode>
        zcbor_uint32_put(cs, mgmt_rc);
     602:	2108      	movs	r1, #8
     604:	e7e6      	b.n	5d4 <bs_peruser_system_specific+0x54>
     606:	bf00      	nop
     608:	0000ebb6 	.word	0x0000ebb6

0000060c <bootutil_img_validate>:
fih_int
bootutil_img_validate(struct enc_key_data *enc_state, int image_index,
                      struct image_header *hdr, const struct flash_area *fap,
                      uint8_t *tmp_buf, uint32_t tmp_buf_sz, uint8_t *seed,
                      int seed_len, uint8_t *out_hash)
{
     60c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t off;
    uint16_t len;
    uint16_t type;
    int sha256_valid = 0;
#ifdef EXPECTED_SIG_TLV
    fih_int valid_signature = FIH_FAILURE;
     610:	f8df a1ec 	ldr.w	sl, [pc, #492]	; 800 <CONFIG_BOOT_MAX_IMG_SECTORS>
{
     614:	b0f9      	sub	sp, #484	; 0x1e4
#if defined(MCUBOOT_USE_MBED_TLS)
typedef mbedtls_sha256_context bootutil_sha256_context;

static inline void bootutil_sha256_init(bootutil_sha256_context *ctx)
{
    mbedtls_sha256_init(ctx);
     616:	a838      	add	r0, sp, #224	; 0xe0
     618:	e9dd 4884 	ldrd	r4, r8, [sp, #528]	; 0x210
     61c:	4617      	mov	r7, r2
     61e:	461d      	mov	r5, r3
    fih_int valid_signature = FIH_FAILURE;
     620:	f8da 6000 	ldr.w	r6, [sl]
     624:	f00d f84d 	bl	d6c2 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
     628:	2100      	movs	r1, #0
     62a:	a838      	add	r0, sp, #224	; 0xe0
     62c:	f006 f9ac 	bl	6988 <mbedtls_sha256_starts>
    if (seed && (seed_len > 0)) {
     630:	b13c      	cbz	r4, 642 <bootutil_img_validate+0x36>
     632:	f1b8 0f00 	cmp.w	r8, #0
     636:	dd04      	ble.n	642 <bootutil_img_validate+0x36>

static inline int bootutil_sha256_update(bootutil_sha256_context *ctx,
                                         const void *data,
                                         uint32_t data_len)
{
    return mbedtls_sha256_update_ret(ctx, data, data_len);
     638:	4642      	mov	r2, r8
     63a:	4621      	mov	r1, r4
     63c:	a838      	add	r0, sp, #224	; 0xe0
     63e:	f00d f844 	bl	d6ca <mbedtls_sha256_update>
    for (off = 0; off < size; off += blk_sz) {
     642:	f04f 0900 	mov.w	r9, #0
    size += hdr->ih_protect_tlv_size;
     646:	897b      	ldrh	r3, [r7, #10]
    size = hdr_size = hdr->ih_hdr_size;
     648:	f8b7 8008 	ldrh.w	r8, [r7, #8]
     64c:	4498      	add	r8, r3
    size += hdr->ih_protect_tlv_size;
     64e:	68fb      	ldr	r3, [r7, #12]
     650:	4498      	add	r8, r3
    for (off = 0; off < size; off += blk_sz) {
     652:	45c8      	cmp	r8, r9
     654:	d84b      	bhi.n	6ee <FIH_LABEL_FIH_CALL_END_311+0x10>
}

static inline int bootutil_sha256_finish(bootutil_sha256_context *ctx,
                                          uint8_t *output)
{
    return mbedtls_sha256_finish_ret(ctx, output);
     656:	a90d      	add	r1, sp, #52	; 0x34
     658:	a838      	add	r0, sp, #224	; 0xe0
     65a:	f00d f873 	bl	d744 <mbedtls_sha256_finish>
            tmp_buf_sz, hash, seed, seed_len);
    if (rc) {
        goto out;
    }

    if (out_hash) {
     65e:	9b86      	ldr	r3, [sp, #536]	; 0x218
     660:	b123      	cbz	r3, 66c <bootutil_img_validate+0x60>
        memcpy(out_hash, hash, 32);
     662:	2220      	movs	r2, #32
     664:	4618      	mov	r0, r3
     666:	a90d      	add	r1, sp, #52	; 0x34
     668:	f00b f8db 	bl	b822 <memcpy>
    }

    rc = bootutil_tlv_iter_begin(&it, hdr, fap, IMAGE_TLV_ANY, false);
     66c:	2300      	movs	r3, #0
     66e:	462a      	mov	r2, r5
     670:	9300      	str	r3, [sp, #0]
     672:	4639      	mov	r1, r7
     674:	f64f 73ff 	movw	r3, #65535	; 0xffff
     678:	a807      	add	r0, sp, #28
     67a:	f009 fd4c 	bl	a116 <bootutil_tlv_iter_begin>
    if (rc) {
     67e:	4604      	mov	r4, r0
     680:	2800      	cmp	r0, #0
     682:	f040 80b6 	bne.w	7f2 <FIH_LABEL_FIH_CALL_END_645+0x20>
    int sha256_valid = 0;
     686:	4680      	mov	r8, r0
    int key_id = -1;
     688:	f04f 37ff 	mov.w	r7, #4294967295
             * can be multiple signatures, each preceded by a key.
             */
#endif /* !MCUBOOT_HW_KEY */
        } else if (type == EXPECTED_SIG_TLV) {
            /* Ignore this signature if it is out of bounds. */
            if (key_id < 0 || key_id >= bootutil_key_cnt) {
     68c:	f8df 9174 	ldr.w	r9, [pc, #372]	; 804 <CONFIG_BOOT_MAX_IMG_SECTORS+0x4>
        rc = bootutil_tlv_iter_next(&it, &off, &len, &type);
     690:	f10d 0316 	add.w	r3, sp, #22
     694:	aa05      	add	r2, sp, #20
     696:	a906      	add	r1, sp, #24
     698:	a807      	add	r0, sp, #28
     69a:	f009 fd88 	bl	a1ae <bootutil_tlv_iter_next>
        if (rc < 0) {
     69e:	1e04      	subs	r4, r0, #0
     6a0:	f2c0 80a7 	blt.w	7f2 <FIH_LABEL_FIH_CALL_END_645+0x20>
        } else if (rc > 0) {
     6a4:	f040 8098 	bne.w	7d8 <FIH_LABEL_FIH_CALL_END_645+0x6>
        if (type == IMAGE_TLV_SHA256) {
     6a8:	f8bd b016 	ldrh.w	fp, [sp, #22]
     6ac:	f1bb 0f10 	cmp.w	fp, #16
     6b0:	d134      	bne.n	71c <FIH_LABEL_FIH_CALL_END_311+0x3e>
            if (len != sizeof(hash)) {
     6b2:	f8bd 8014 	ldrh.w	r8, [sp, #20]
     6b6:	f1b8 0f20 	cmp.w	r8, #32
     6ba:	f040 8098 	bne.w	7ee <FIH_LABEL_FIH_CALL_END_645+0x1c>
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, sizeof(hash));
     6be:	4643      	mov	r3, r8
     6c0:	4628      	mov	r0, r5
     6c2:	9906      	ldr	r1, [sp, #24]
     6c4:	aa38      	add	r2, sp, #224	; 0xe0
     6c6:	f00a fd0f 	bl	b0e8 <flash_area_read>
            if (rc) {
     6ca:	4604      	mov	r4, r0
     6cc:	2800      	cmp	r0, #0
     6ce:	f040 8090 	bne.w	7f2 <FIH_LABEL_FIH_CALL_END_645+0x20>

000006d2 <FIH_LABEL_FIH_CALL_START_292>:
            FIH_CALL(boot_fih_memequal, fih_rc, hash, buf, sizeof(hash));
     6d2:	4642      	mov	r2, r8
     6d4:	a938      	add	r1, sp, #224	; 0xe0
     6d6:	a80d      	add	r0, sp, #52	; 0x34
     6d8:	f009 fdb4 	bl	a244 <boot_fih_memequal>
     6dc:	4604      	mov	r4, r0

000006de <FIH_LABEL_FIH_CALL_END_311>:
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     6de:	4b4a      	ldr	r3, [pc, #296]	; (808 <CONFIG_BOOT_MAX_IMG_SECTORS+0x8>)
     6e0:	681b      	ldr	r3, [r3, #0]
     6e2:	4283      	cmp	r3, r0
     6e4:	f040 8085 	bne.w	7f2 <FIH_LABEL_FIH_CALL_END_645+0x20>
            sha256_valid = 1;
     6e8:	f04f 0801 	mov.w	r8, #1
     6ec:	e7d0      	b.n	690 <bootutil_img_validate+0x84>
        blk_sz = size - off;
     6ee:	f8dd b20c 	ldr.w	fp, [sp, #524]	; 0x20c
     6f2:	eba8 0309 	sub.w	r3, r8, r9
        if (blk_sz > tmp_buf_sz) {
     6f6:	459b      	cmp	fp, r3
     6f8:	bf28      	it	cs
     6fa:	469b      	movcs	fp, r3
        rc = flash_area_read(fap, off, tmp_buf, blk_sz);
     6fc:	4649      	mov	r1, r9
     6fe:	465b      	mov	r3, fp
     700:	4628      	mov	r0, r5
     702:	9a82      	ldr	r2, [sp, #520]	; 0x208
     704:	f00a fcf0 	bl	b0e8 <flash_area_read>
        if (rc) {
     708:	4604      	mov	r4, r0
     70a:	2800      	cmp	r0, #0
     70c:	d171      	bne.n	7f2 <FIH_LABEL_FIH_CALL_END_645+0x20>
    return mbedtls_sha256_update_ret(ctx, data, data_len);
     70e:	465a      	mov	r2, fp
     710:	9982      	ldr	r1, [sp, #520]	; 0x208
     712:	a838      	add	r0, sp, #224	; 0xe0
     714:	f00c ffd9 	bl	d6ca <mbedtls_sha256_update>
    for (off = 0; off < size; off += blk_sz) {
     718:	44d9      	add	r9, fp
     71a:	e79a      	b.n	652 <bootutil_img_validate+0x46>
        } else if (type == IMAGE_TLV_KEYHASH) {
     71c:	f1bb 0f01 	cmp.w	fp, #1
     720:	d136      	bne.n	790 <FIH_LABEL_FIH_CALL_END_311+0xb2>
            if (len > 32) {
     722:	f8bd 3014 	ldrh.w	r3, [sp, #20]
     726:	2b20      	cmp	r3, #32
     728:	d861      	bhi.n	7ee <FIH_LABEL_FIH_CALL_END_645+0x1c>
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, len);
     72a:	4628      	mov	r0, r5
     72c:	9906      	ldr	r1, [sp, #24]
     72e:	aa38      	add	r2, sp, #224	; 0xe0
     730:	f00a fcda 	bl	b0e8 <flash_area_read>
            if (rc) {
     734:	4604      	mov	r4, r0
     736:	2800      	cmp	r0, #0
     738:	d15b      	bne.n	7f2 <FIH_LABEL_FIH_CALL_END_645+0x20>
            key_id = bootutil_find_key(buf, len);
     73a:	f89d b014 	ldrb.w	fp, [sp, #20]
    if (keyhash_len > 32) {
     73e:	f1bb 0f20 	cmp.w	fp, #32
     742:	d903      	bls.n	74c <FIH_LABEL_FIH_CALL_END_311+0x6e>
        return -1;
     744:	f04f 34ff 	mov.w	r4, #4294967295
            key_id = bootutil_find_key(buf, len);
     748:	4627      	mov	r7, r4
     74a:	e7a1      	b.n	690 <bootutil_img_validate+0x84>
    for (i = 0; i < bootutil_key_cnt; i++) {
     74c:	f8d9 3000 	ldr.w	r3, [r9]
     750:	4f2e      	ldr	r7, [pc, #184]	; (80c <CONFIG_BOOT_MAX_IMG_SECTORS+0xc>)
     752:	9303      	str	r3, [sp, #12]
     754:	9b03      	ldr	r3, [sp, #12]
     756:	429c      	cmp	r4, r3
     758:	daf4      	bge.n	744 <FIH_LABEL_FIH_CALL_END_311+0x66>
    mbedtls_sha256_init(ctx);
     75a:	a81d      	add	r0, sp, #116	; 0x74
     75c:	f00c ffb1 	bl	d6c2 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
     760:	2100      	movs	r1, #0
     762:	a81d      	add	r0, sp, #116	; 0x74
     764:	f006 f910 	bl	6988 <mbedtls_sha256_starts>
        bootutil_sha256_update(&sha256_ctx, key->key, *key->len);
     768:	687a      	ldr	r2, [r7, #4]
    return mbedtls_sha256_update_ret(ctx, data, data_len);
     76a:	a81d      	add	r0, sp, #116	; 0x74
     76c:	6812      	ldr	r2, [r2, #0]
     76e:	f857 1b08 	ldr.w	r1, [r7], #8
     772:	f00c ffaa 	bl	d6ca <mbedtls_sha256_update>
    return mbedtls_sha256_finish_ret(ctx, output);
     776:	a915      	add	r1, sp, #84	; 0x54
     778:	a81d      	add	r0, sp, #116	; 0x74
     77a:	f00c ffe3 	bl	d744 <mbedtls_sha256_finish>
        if (!memcmp(hash, keyhash, keyhash_len)) {
     77e:	465a      	mov	r2, fp
     780:	a938      	add	r1, sp, #224	; 0xe0
     782:	a815      	add	r0, sp, #84	; 0x54
     784:	f00b f824 	bl	b7d0 <memcmp>
     788:	2800      	cmp	r0, #0
     78a:	d0dd      	beq.n	748 <FIH_LABEL_FIH_CALL_END_311+0x6a>
    for (i = 0; i < bootutil_key_cnt; i++) {
     78c:	3401      	adds	r4, #1
     78e:	e7e1      	b.n	754 <FIH_LABEL_FIH_CALL_END_311+0x76>
        } else if (type == EXPECTED_SIG_TLV) {
     790:	f1bb 0f20 	cmp.w	fp, #32
     794:	f47f af7c 	bne.w	690 <bootutil_img_validate+0x84>
            if (key_id < 0 || key_id >= bootutil_key_cnt) {
     798:	1c7b      	adds	r3, r7, #1
     79a:	f43f af79 	beq.w	690 <bootutil_img_validate+0x84>
     79e:	f8d9 3000 	ldr.w	r3, [r9]
     7a2:	42bb      	cmp	r3, r7
     7a4:	dd15      	ble.n	7d2 <FIH_LABEL_FIH_CALL_END_645>
                key_id = -1;
                continue;
            }
            if (!EXPECTED_SIG_LEN(len) || len > sizeof(buf)) {
     7a6:	f8bd 3014 	ldrh.w	r3, [sp, #20]
     7aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
     7ae:	d11e      	bne.n	7ee <FIH_LABEL_FIH_CALL_END_645+0x1c>
                rc = -1;
                goto out;
            }
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, len);
     7b0:	4628      	mov	r0, r5
     7b2:	9906      	ldr	r1, [sp, #24]
     7b4:	aa38      	add	r2, sp, #224	; 0xe0
     7b6:	f00a fc97 	bl	b0e8 <flash_area_read>
            if (rc) {
     7ba:	4604      	mov	r4, r0
     7bc:	b9c8      	cbnz	r0, 7f2 <FIH_LABEL_FIH_CALL_END_645+0x20>

000007be <FIH_LABEL_FIH_CALL_START_623>:
                goto out;
            }
            FIH_CALL(bootutil_verify_sig, valid_signature, hash, sizeof(hash),
     7be:	b2ff      	uxtb	r7, r7
     7c0:	4659      	mov	r1, fp
     7c2:	f8bd 3014 	ldrh.w	r3, [sp, #20]
     7c6:	9700      	str	r7, [sp, #0]
     7c8:	aa38      	add	r2, sp, #224	; 0xe0
     7ca:	a80d      	add	r0, sp, #52	; 0x34
     7cc:	f000 f820 	bl	810 <bootutil_verify_sig>
     7d0:	4606      	mov	r6, r0

000007d2 <FIH_LABEL_FIH_CALL_END_645>:
                key_id = -1;
     7d2:	f04f 37ff 	mov.w	r7, #4294967295
     7d6:	e75b      	b.n	690 <bootutil_img_validate+0x84>
#endif /* MCUBOOT_HW_ROLLBACK_PROT */
        }
    }

    rc = !sha256_valid;
    if (rc) {
     7d8:	f1b8 0f00 	cmp.w	r8, #0
     7dc:	d00d      	beq.n	7fa <FIH_LABEL_FIH_CALL_END_645+0x28>
        goto out;
    }
#ifdef EXPECTED_SIG_TLV
    fih_rc = fih_int_encode_zero_equality(fih_not_eq(valid_signature,
     7de:	4b0a      	ldr	r3, [pc, #40]	; (808 <CONFIG_BOOT_MAX_IMG_SECTORS+0x8>)
 * value that is not FIH_SUCCESS
 */
__attribute__((always_inline)) inline
fih_int fih_int_encode_zero_equality(int x)
{
    if (x) {
     7e0:	681b      	ldr	r3, [r3, #0]
     7e2:	42b3      	cmp	r3, r6
     7e4:	d001      	beq.n	7ea <FIH_LABEL_FIH_CALL_END_645+0x18>
        return FIH_FAILURE;
     7e6:	f8da 6000 	ldr.w	r6, [sl]
                rc = -1;
     7ea:	4634      	mov	r4, r6
     7ec:	e001      	b.n	7f2 <FIH_LABEL_FIH_CALL_END_645+0x20>
     7ee:	f04f 34ff 	mov.w	r4, #4294967295
    if (rc) {
        fih_rc = fih_int_encode(rc);
    }

    FIH_RET(fih_rc);
}
     7f2:	4620      	mov	r0, r4
     7f4:	b079      	add	sp, #484	; 0x1e4
     7f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     7fa:	2401      	movs	r4, #1
    FIH_RET(fih_rc);
     7fc:	e7f9      	b.n	7f2 <FIH_LABEL_FIH_CALL_END_645+0x20>
     7fe:	bf00      	nop
     800:	20002000 	.word	0x20002000
     804:	0000e670 	.word	0x0000e670
     808:	20002718 	.word	0x20002718
     80c:	0000e674 	.word	0x0000e674

00000810 <bootutil_verify_sig>:
}

fih_int
bootutil_verify_sig(uint8_t *hash, uint32_t hlen, uint8_t *sig, size_t slen,
  uint8_t key_id)
{
     810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     814:	4698      	mov	r8, r3
     816:	f5ad 7d4b 	sub.w	sp, sp, #812	; 0x32c
    mbedtls_rsa_context ctx;
    int rc;
    fih_int fih_rc = FIH_FAILURE;
     81a:	4b6b      	ldr	r3, [pc, #428]	; (9c8 <FIH_LABEL_FIH_CALL_END_675+0x4>)
{
     81c:	4607      	mov	r7, r0
    uint8_t *cp;
    uint8_t *end;

#if MBEDTLS_VERSION_NUMBER >= 0x03000000
    mbedtls_rsa_init(&ctx);
     81e:	a827      	add	r0, sp, #156	; 0x9c
{
     820:	f89d 6350 	ldrb.w	r6, [sp, #848]	; 0x350
     824:	468a      	mov	sl, r1
     826:	4691      	mov	r9, r2
    fih_int fih_rc = FIH_FAILURE;
     828:	681d      	ldr	r5, [r3, #0]
    mbedtls_rsa_init(&ctx);
     82a:	f00c ff07 	bl	d63c <mbedtls_rsa_init>
#else
    mbedtls_rsa_init(&ctx, 0, 0);
#endif

    cp = (uint8_t *)bootutil_keys[key_id].key;
     82e:	4b67      	ldr	r3, [pc, #412]	; (9cc <FIH_LABEL_FIH_CALL_END_675+0x8>)
    if ((rc = mbedtls_asn1_get_tag(p, end, &len,
     830:	aa8a      	add	r2, sp, #552	; 0x228
    cp = (uint8_t *)bootutil_keys[key_id].key;
     832:	f853 4036 	ldr.w	r4, [r3, r6, lsl #3]
    end = cp + *bootutil_keys[key_id].len;
     836:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
     83a:	685b      	ldr	r3, [r3, #4]
    cp = (uint8_t *)bootutil_keys[key_id].key;
     83c:	9402      	str	r4, [sp, #8]
    end = cp + *bootutil_keys[key_id].len;
     83e:	6819      	ldr	r1, [r3, #0]
    if ((rc = mbedtls_asn1_get_tag(p, end, &len,
     840:	a802      	add	r0, sp, #8
    end = cp + *bootutil_keys[key_id].len;
     842:	440c      	add	r4, r1
    if ((rc = mbedtls_asn1_get_tag(p, end, &len,
     844:	2330      	movs	r3, #48	; 0x30
     846:	4621      	mov	r1, r4
     848:	f00b fc82 	bl	c150 <mbedtls_asn1_get_tag>
     84c:	bb68      	cbnz	r0, 8aa <bootutil_verify_sig+0x9a>
    if (*p + len != end) {
     84e:	9b02      	ldr	r3, [sp, #8]
     850:	9a8a      	ldr	r2, [sp, #552]	; 0x228
     852:	4413      	add	r3, r2
     854:	429c      	cmp	r4, r3
     856:	d128      	bne.n	8aa <bootutil_verify_sig+0x9a>
    if ((rc = mbedtls_asn1_get_mpi(p, end, &ctx->MBEDTLS_CONTEXT_MEMBER(N))) != 0 ||
     858:	4621      	mov	r1, r4
     85a:	aa29      	add	r2, sp, #164	; 0xa4
     85c:	a802      	add	r0, sp, #8
     85e:	f00b fc8b 	bl	c178 <mbedtls_asn1_get_mpi>
     862:	bb10      	cbnz	r0, 8aa <bootutil_verify_sig+0x9a>
        (rc = mbedtls_asn1_get_mpi(p, end, &ctx->MBEDTLS_CONTEXT_MEMBER(E))) != 0) {
     864:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
     868:	465a      	mov	r2, fp
     86a:	4621      	mov	r1, r4
     86c:	a802      	add	r0, sp, #8
     86e:	f00b fc83 	bl	c178 <mbedtls_asn1_get_mpi>
    if ((rc = mbedtls_asn1_get_mpi(p, end, &ctx->MBEDTLS_CONTEXT_MEMBER(N))) != 0 ||
     872:	4606      	mov	r6, r0
     874:	b9c8      	cbnz	r0, 8aa <bootutil_verify_sig+0x9a>
    ctx->MBEDTLS_CONTEXT_MEMBER(len) = mbedtls_mpi_size(&ctx->MBEDTLS_CONTEXT_MEMBER(N));
     876:	a829      	add	r0, sp, #164	; 0xa4
     878:	f00b ffa0 	bl	c7bc <mbedtls_mpi_size>
    if (*p != end) {
     87c:	9b02      	ldr	r3, [sp, #8]
    ctx->MBEDTLS_CONTEXT_MEMBER(len) = mbedtls_mpi_size(&ctx->MBEDTLS_CONTEXT_MEMBER(N));
     87e:	9028      	str	r0, [sp, #160]	; 0xa0
    if (*p != end) {
     880:	429c      	cmp	r4, r3
     882:	d112      	bne.n	8aa <bootutil_verify_sig+0x9a>
    rc = mbedtls_rsa_import(ctx, &ctx->MBEDTLS_CONTEXT_MEMBER(N), NULL,
     884:	4633      	mov	r3, r6
     886:	4632      	mov	r2, r6
     888:	e9cd 6b00 	strd	r6, fp, [sp]
     88c:	a929      	add	r1, sp, #164	; 0xa4
     88e:	a827      	add	r0, sp, #156	; 0x9c
     890:	f00c fe90 	bl	d5b4 <mbedtls_rsa_import>
    if (rc != 0) {
     894:	b948      	cbnz	r0, 8aa <bootutil_verify_sig+0x9a>
    rc = mbedtls_rsa_check_pubkey(ctx);
     896:	a827      	add	r0, sp, #156	; 0x9c
     898:	f006 f814 	bl	68c4 <mbedtls_rsa_check_pubkey>
    if (rc != 0) {
     89c:	b928      	cbnz	r0, 8aa <bootutil_verify_sig+0x9a>
    ctx->MBEDTLS_CONTEXT_MEMBER(len) = mbedtls_mpi_size(&ctx->MBEDTLS_CONTEXT_MEMBER(N));
     89e:	a829      	add	r0, sp, #164	; 0xa4
     8a0:	f00b ff8c 	bl	c7bc <mbedtls_mpi_size>

    rc = bootutil_parse_rsakey(&ctx, &cp, end);
    if (rc || slen != ctx.MBEDTLS_CONTEXT_MEMBER(len)) {
     8a4:	4580      	cmp	r8, r0
    ctx->MBEDTLS_CONTEXT_MEMBER(len) = mbedtls_mpi_size(&ctx->MBEDTLS_CONTEXT_MEMBER(N));
     8a6:	9028      	str	r0, [sp, #160]	; 0xa0
    if (rc || slen != ctx.MBEDTLS_CONTEXT_MEMBER(len)) {
     8a8:	d00a      	beq.n	8c0 <FIH_LABEL_FIH_CALL_START_229>
        mbedtls_rsa_free(&ctx);
     8aa:	a827      	add	r0, sp, #156	; 0x9c
     8ac:	f00c fed0 	bl	d650 <mbedtls_rsa_free>
        goto out;
    }
    FIH_CALL(bootutil_cmp_rsasig, fih_rc, &ctx, hash, hlen, sig);

out:
    mbedtls_rsa_free(&ctx);
     8b0:	a827      	add	r0, sp, #156	; 0x9c
     8b2:	f00c fecd 	bl	d650 <mbedtls_rsa_free>

    FIH_RET(fih_rc);
}
     8b6:	4628      	mov	r0, r5
     8b8:	f50d 7d4b 	add.w	sp, sp, #812	; 0x32c
     8bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000008c0 <FIH_LABEL_FIH_CALL_START_229>:
    if (ctx->MBEDTLS_CONTEXT_MEMBER(len) != PSS_EMLEN ||
     8c0:	f5b8 7f80 	cmp.w	r8, #256	; 0x100
     8c4:	d002      	beq.n	8cc <FIH_LABEL_FIH_CALL_END_290+0x2>
     8c6:	f04f 35ff 	mov.w	r5, #4294967295

000008ca <FIH_LABEL_FIH_CALL_END_290>:
    FIH_CALL(bootutil_cmp_rsasig, fih_rc, &ctx, hash, hlen, sig);
     8ca:	e7f1      	b.n	8b0 <bootutil_verify_sig+0xa0>
    if (hlen != PSS_HLEN) {
     8cc:	f1ba 0f20 	cmp.w	sl, #32
     8d0:	d1f9      	bne.n	8c6 <FIH_LABEL_FIH_CALL_START_229+0x6>
    if (mbedtls_rsa_public(ctx, sig, em)) {
     8d2:	4649      	mov	r1, r9
     8d4:	aa8a      	add	r2, sp, #552	; 0x228
     8d6:	a827      	add	r0, sp, #156	; 0x9c
     8d8:	f006 f818 	bl	690c <mbedtls_rsa_public>
     8dc:	4604      	mov	r4, r0
     8de:	2800      	cmp	r0, #0
     8e0:	d1f1      	bne.n	8c6 <FIH_LABEL_FIH_CALL_START_229+0x6>
    if (em[PSS_EMLEN - 1] != 0xbc) {
     8e2:	f89d 3327 	ldrb.w	r3, [sp, #807]	; 0x327
     8e6:	2bbc      	cmp	r3, #188	; 0xbc
     8e8:	d1ed      	bne.n	8c6 <FIH_LABEL_FIH_CALL_START_229+0x6>
    uint8_t counter[4] = { 0, 0, 0, 0 };
     8ea:	f50d 78a4 	add.w	r8, sp, #328	; 0x148
    int count = PSS_MASK_LEN;
     8ee:	26df      	movs	r6, #223	; 0xdf
     8f0:	4645      	mov	r5, r8
    uint8_t counter[4] = { 0, 0, 0, 0 };
     8f2:	9003      	str	r0, [sp, #12]
    mbedtls_sha256_init(ctx);
     8f4:	a80c      	add	r0, sp, #48	; 0x30
     8f6:	f00c fee4 	bl	d6c2 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
     8fa:	2100      	movs	r1, #0
     8fc:	a80c      	add	r0, sp, #48	; 0x30
     8fe:	f006 f843 	bl	6988 <mbedtls_sha256_starts>
    return mbedtls_sha256_update_ret(ctx, data, data_len);
     902:	2220      	movs	r2, #32
     904:	f20d 3107 	addw	r1, sp, #775	; 0x307
     908:	a80c      	add	r0, sp, #48	; 0x30
     90a:	f00c fede 	bl	d6ca <mbedtls_sha256_update>
     90e:	2204      	movs	r2, #4
     910:	a903      	add	r1, sp, #12
     912:	a80c      	add	r0, sp, #48	; 0x30
     914:	f00c fed9 	bl	d6ca <mbedtls_sha256_update>
    return mbedtls_sha256_finish_ret(ctx, output);
     918:	a904      	add	r1, sp, #16
     91a:	a80c      	add	r0, sp, #48	; 0x30
     91c:	f00c ff12 	bl	d744 <mbedtls_sha256_finish>
        if (bytes > count)
     920:	2e1f      	cmp	r6, #31
     922:	bfd4      	ite	le
     924:	46b1      	movle	r9, r6
     926:	f04f 0920 	movgt.w	r9, #32
        counter[3]++;
     92a:	f89d 300f 	ldrb.w	r3, [sp, #15]
        memcpy(mask, htmp, bytes);
     92e:	4640      	mov	r0, r8
        counter[3]++;
     930:	3301      	adds	r3, #1
        memcpy(mask, htmp, bytes);
     932:	464a      	mov	r2, r9
     934:	a904      	add	r1, sp, #16
        count -= bytes;
     936:	eba6 0609 	sub.w	r6, r6, r9
        counter[3]++;
     93a:	f88d 300f 	strb.w	r3, [sp, #15]
        memcpy(mask, htmp, bytes);
     93e:	f00a ff70 	bl	b822 <memcpy>
    while (count > 0) {
     942:	2e00      	cmp	r6, #0
        mask += bytes;
     944:	44c8      	add	r8, r9
    while (count > 0) {
     946:	dcd5      	bgt.n	8f4 <FIH_LABEL_FIH_CALL_END_290+0x2a>
    for (i = 0; i < PSS_MASK_LEN; i++) {
     948:	4628      	mov	r0, r5
     94a:	462a      	mov	r2, r5
     94c:	23df      	movs	r3, #223	; 0xdf
     94e:	ae8a      	add	r6, sp, #552	; 0x228
        db_mask[i] ^= em[i];
     950:	7811      	ldrb	r1, [r2, #0]
     952:	f816 cb01 	ldrb.w	ip, [r6], #1
    for (i = 0; i < PSS_MASK_LEN; i++) {
     956:	3b01      	subs	r3, #1
        db_mask[i] ^= em[i];
     958:	ea81 010c 	eor.w	r1, r1, ip
     95c:	f802 1b01 	strb.w	r1, [r2], #1
    for (i = 0; i < PSS_MASK_LEN; i++) {
     960:	d1f6      	bne.n	950 <FIH_LABEL_FIH_CALL_END_290+0x86>
    db_mask[0] &= 0x7F;
     962:	782b      	ldrb	r3, [r5, #0]
     964:	f003 037f 	and.w	r3, r3, #127	; 0x7f
     968:	702b      	strb	r3, [r5, #0]
        if (db_mask[i] != 0) {
     96a:	f810 6b01 	ldrb.w	r6, [r0], #1
     96e:	2e00      	cmp	r6, #0
     970:	d1a9      	bne.n	8c6 <FIH_LABEL_FIH_CALL_START_229+0x6>
    for (i = 0; i < PSS_MASK_ZERO_COUNT; i++) {
     972:	3401      	adds	r4, #1
     974:	2cbe      	cmp	r4, #190	; 0xbe
     976:	d1f8      	bne.n	96a <FIH_LABEL_FIH_CALL_END_290+0xa0>
    if (db_mask[PSS_MASK_ONE_POS] != 1) {
     978:	f895 30be 	ldrb.w	r3, [r5, #190]	; 0xbe
     97c:	2b01      	cmp	r3, #1
     97e:	d1a2      	bne.n	8c6 <FIH_LABEL_FIH_CALL_START_229+0x6>
    mbedtls_sha256_init(ctx);
     980:	a80c      	add	r0, sp, #48	; 0x30
     982:	f00c fe9e 	bl	d6c2 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
     986:	4631      	mov	r1, r6
     988:	a80c      	add	r0, sp, #48	; 0x30
     98a:	f005 fffd 	bl	6988 <mbedtls_sha256_starts>
    return mbedtls_sha256_update_ret(ctx, data, data_len);
     98e:	2208      	movs	r2, #8
     990:	490f      	ldr	r1, [pc, #60]	; (9d0 <FIH_LABEL_FIH_CALL_END_675+0xc>)
     992:	a80c      	add	r0, sp, #48	; 0x30
     994:	f00c fe99 	bl	d6ca <mbedtls_sha256_update>
     998:	4639      	mov	r1, r7
     99a:	2220      	movs	r2, #32
     99c:	a80c      	add	r0, sp, #48	; 0x30
     99e:	f00c fe94 	bl	d6ca <mbedtls_sha256_update>
     9a2:	2220      	movs	r2, #32
     9a4:	f20d 2107 	addw	r1, sp, #519	; 0x207
     9a8:	a80c      	add	r0, sp, #48	; 0x30
     9aa:	f00c fe8e 	bl	d6ca <mbedtls_sha256_update>
    return mbedtls_sha256_finish_ret(ctx, output);
     9ae:	a904      	add	r1, sp, #16
     9b0:	a80c      	add	r0, sp, #48	; 0x30
     9b2:	f00c fec7 	bl	d744 <mbedtls_sha256_finish>

000009b6 <FIH_LABEL_FIH_CALL_START_654>:
    FIH_CALL(boot_fih_memequal, fih_rc, h2, &em[PSS_HASH_OFFSET], PSS_HLEN);
     9b6:	2220      	movs	r2, #32
     9b8:	f20d 3107 	addw	r1, sp, #775	; 0x307
     9bc:	a804      	add	r0, sp, #16
     9be:	f009 fc41 	bl	a244 <boot_fih_memequal>
     9c2:	4605      	mov	r5, r0

000009c4 <FIH_LABEL_FIH_CALL_END_675>:
    if (rc) {
     9c4:	e781      	b.n	8ca <FIH_LABEL_FIH_CALL_END_290>
     9c6:	bf00      	nop
     9c8:	20002000 	.word	0x20002000
     9cc:	0000e674 	.word	0x0000e674
     9d0:	0000ebb9 	.word	0x0000ebb9

000009d4 <boot_validate_slot.isra.0>:
 *         FIH_SUCCESS                      if image was successfully validated
 *         1 (or its fih_int encoded form)  if no bootloable image was found
 *         FIH_FAILURE                      on any errors
 */
static fih_int
boot_validate_slot(struct boot_loader_state *state, int slot,
     9d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                   struct boot_status *bs)
{
    const struct flash_area *fap;
    struct image_header *hdr;
    int area_id;
    fih_int fih_rc = FIH_FAILURE;
     9d8:	4b5b      	ldr	r3, [pc, #364]	; (b48 <FIH_LABEL_FIH_CALL_END_608+0xe2>)
boot_validate_slot(struct boot_loader_state *state, int slot,
     9da:	b089      	sub	sp, #36	; 0x24
     9dc:	4604      	mov	r4, r0
    int rc;

    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     9de:	f890 00b8 	ldrb.w	r0, [r0, #184]	; 0xb8
boot_validate_slot(struct boot_loader_state *state, int slot,
     9e2:	460e      	mov	r6, r1
    fih_int fih_rc = FIH_FAILURE;
     9e4:	681d      	ldr	r5, [r3, #0]
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     9e6:	f009 fb7f 	bl	a0e8 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
     9ea:	a906      	add	r1, sp, #24
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     9ec:	4680      	mov	r8, r0
    rc = flash_area_open(area_id, &fap);
     9ee:	b2c0      	uxtb	r0, r0
     9f0:	f002 f99e 	bl	2d30 <flash_area_open>
    if (rc != 0) {
     9f4:	2800      	cmp	r0, #0
     9f6:	d158      	bne.n	aaa <FIH_LABEL_FIH_CALL_END_608+0x44>
     ((swap_type) == BOOT_SWAP_TYPE_PERM))

static inline struct image_header*
boot_img_hdr(struct boot_loader_state *state, size_t slot)
{
    return &BOOT_IMG(state, slot).hdr;
     9f8:	f894 70b8 	ldrb.w	r7, [r4, #184]	; 0xb8
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     9fc:	4631      	mov	r1, r6
     9fe:	4638      	mov	r0, r7
     a00:	f009 fb72 	bl	a0e8 <flash_area_id_from_multi_image_slot>
     a04:	f04f 092c 	mov.w	r9, #44	; 0x2c
    rc = flash_area_open(area_id, &fap);
     a08:	a907      	add	r1, sp, #28
     a0a:	b2c0      	uxtb	r0, r0
     a0c:	fb09 f906 	mul.w	r9, r9, r6
     a10:	f002 f98e 	bl	2d30 <flash_area_open>
    if (rc != 0) {
     a14:	2800      	cmp	r0, #0
     a16:	d04c      	beq.n	ab2 <FIH_LABEL_FIH_CALL_END_608+0x4c>
        FIH_RET(fih_rc);
    }

    hdr = boot_img_hdr(state, slot);
    if (boot_check_header_erased(state, slot) == 0 ||
        (hdr->ih_flags & IMAGE_F_NON_BOOTABLE)) {
     a18:	f04f 0b58 	mov.w	fp, #88	; 0x58
     a1c:	222c      	movs	r2, #44	; 0x2c
     a1e:	fb0b f307 	mul.w	r3, fp, r7
     a22:	fb02 3306 	mla	r3, r2, r6, r3
     a26:	4423      	add	r3, r4
     a28:	691b      	ldr	r3, [r3, #16]
    if (boot_check_header_erased(state, slot) == 0 ||
     a2a:	f013 0a10 	ands.w	sl, r3, #16
     a2e:	d151      	bne.n	ad4 <FIH_LABEL_FIH_CALL_END_608+0x6e>

00000a30 <FIH_LABEL_FIH_CALL_START_504>:
            fih_rc = fih_int_encode(1);
            goto out;
        }
    }
#endif
    BOOT_HOOK_CALL_FIH(boot_image_check_hook, fih_int_encode(BOOT_HOOK_REGULAR),
     a30:	4631      	mov	r1, r6
     a32:	f894 00b8 	ldrb.w	r0, [r4, #184]	; 0xb8
     a36:	f005 fc47 	bl	62c8 <boot_image_check_hook>
     a3a:	4605      	mov	r5, r0

00000a3c <FIH_LABEL_FIH_CALL_END_520>:
                       fih_rc, BOOT_CURR_IMG(state), slot);
    if (fih_eq(fih_rc, fih_int_encode(BOOT_HOOK_REGULAR)))
     a3c:	2801      	cmp	r0, #1
     a3e:	d112      	bne.n	a66 <FIH_LABEL_FIH_CALL_END_608>

00000a40 <FIH_LABEL_FIH_CALL_START_542>:
    FIH_CALL(bootutil_img_validate, fih_rc, BOOT_CURR_ENC(state), image_index,
     a40:	f44f 7380 	mov.w	r3, #256	; 0x100
     a44:	fb07 920b 	mla	r2, r7, fp, r9
     a48:	9301      	str	r3, [sp, #4]
     a4a:	4b40      	ldr	r3, [pc, #256]	; (b4c <FIH_LABEL_FIH_CALL_END_608+0xe6>)
     a4c:	4650      	mov	r0, sl
     a4e:	9300      	str	r3, [sp, #0]
     a50:	e9cd aa03 	strd	sl, sl, [sp, #12]
     a54:	9b06      	ldr	r3, [sp, #24]
     a56:	f894 10b8 	ldrb.w	r1, [r4, #184]	; 0xb8
     a5a:	f8cd a008 	str.w	sl, [sp, #8]
     a5e:	4422      	add	r2, r4
     a60:	f7ff fdd4 	bl	60c <bootutil_img_validate>
     a64:	4605      	mov	r5, r0

00000a66 <FIH_LABEL_FIH_CALL_END_608>:
    if (hdr->ih_magic != IMAGE_MAGIC) {
     a66:	2358      	movs	r3, #88	; 0x58
     a68:	435f      	muls	r7, r3
     a6a:	232c      	movs	r3, #44	; 0x2c
     a6c:	fb03 7706 	mla	r7, r3, r6, r7
     a70:	4b37      	ldr	r3, [pc, #220]	; (b50 <FIH_LABEL_FIH_CALL_END_608+0xea>)
     a72:	59e1      	ldr	r1, [r4, r7]
    {
        FIH_CALL(boot_image_check, fih_rc, state, hdr, fap, bs);
    }
    if (!boot_is_header_valid(hdr, fap) || fih_not_eq(fih_rc, FIH_SUCCESS)) {
     a74:	9806      	ldr	r0, [sp, #24]
    if (hdr->ih_magic != IMAGE_MAGIC) {
     a76:	4299      	cmp	r1, r3
     a78:	eb04 0207 	add.w	r2, r4, r7
     a7c:	d10c      	bne.n	a98 <FIH_LABEL_FIH_CALL_END_608+0x32>
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
     a7e:	68d3      	ldr	r3, [r2, #12]
     a80:	8912      	ldrh	r2, [r2, #8]
    if (a > UINT32_MAX - b) {
     a82:	43d1      	mvns	r1, r2
     a84:	428b      	cmp	r3, r1
     a86:	d807      	bhi.n	a98 <FIH_LABEL_FIH_CALL_END_608+0x32>
        *dest = a + b;
     a88:	4413      	add	r3, r2
    if (size >= flash_area_get_size(fap)) {
     a8a:	6882      	ldr	r2, [r0, #8]
     a8c:	4293      	cmp	r3, r2
     a8e:	d203      	bcs.n	a98 <FIH_LABEL_FIH_CALL_END_608+0x32>
    if (!boot_is_header_valid(hdr, fap) || fih_not_eq(fih_rc, FIH_SUCCESS)) {
     a90:	4b30      	ldr	r3, [pc, #192]	; (b54 <FIH_LABEL_FIH_CALL_END_608+0xee>)
     a92:	681b      	ldr	r3, [r3, #0]
     a94:	42ab      	cmp	r3, r5
     a96:	d024      	beq.n	ae2 <FIH_LABEL_FIH_CALL_END_608+0x7c>
        if ((slot != BOOT_PRIMARY_SLOT) || ARE_SLOTS_EQUIVALENT()) {
     a98:	b1e6      	cbz	r6, ad4 <FIH_LABEL_FIH_CALL_END_608+0x6e>
            flash_area_erase(fap, 0, flash_area_get_size(fap));
     a9a:	2100      	movs	r1, #0
     a9c:	6882      	ldr	r2, [r0, #8]
     a9e:	f00a fb4d 	bl	b13c <flash_area_erase>
        }
#if !defined(__BOOTSIM__)
        BOOT_LOG_ERR("Image in the %s slot is not valid!",
                     (slot == BOOT_PRIMARY_SLOT) ? "primary" : "secondary");
#endif
        fih_rc = fih_int_encode(1);
     aa2:	4635      	mov	r5, r6
        }
    }
#endif

out:
    flash_area_close(fap);
     aa4:	9806      	ldr	r0, [sp, #24]
     aa6:	f00a fb1e 	bl	b0e6 <flash_area_close>

    FIH_RET(fih_rc);
}
     aaa:	4628      	mov	r0, r5
     aac:	b009      	add	sp, #36	; 0x24
     aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    erased_val = flash_area_erased_val(fap);
     ab2:	9807      	ldr	r0, [sp, #28]
     ab4:	f00a fb5d 	bl	b172 <flash_area_erased_val>
     ab8:	4605      	mov	r5, r0
    flash_area_close(fap);
     aba:	9807      	ldr	r0, [sp, #28]
     abc:	f00a fb13 	bl	b0e6 <flash_area_close>
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
     ac0:	2358      	movs	r3, #88	; 0x58
     ac2:	f894 20b8 	ldrb.w	r2, [r4, #184]	; 0xb8
     ac6:	fb02 9303 	mla	r3, r2, r3, r9
     aca:	4423      	add	r3, r4
boot_data_is_set_to(uint8_t val, void *data, size_t len)
     acc:	1e5a      	subs	r2, r3, #1
     ace:	3303      	adds	r3, #3
    for (i = 0; i < len; i++) {
     ad0:	4293      	cmp	r3, r2
     ad2:	d101      	bne.n	ad8 <FIH_LABEL_FIH_CALL_END_608+0x72>
            goto out;
     ad4:	2501      	movs	r5, #1
     ad6:	e7e5      	b.n	aa4 <FIH_LABEL_FIH_CALL_END_608+0x3e>
        if (val != p[i]) {
     ad8:	f812 1f01 	ldrb.w	r1, [r2, #1]!
     adc:	42a9      	cmp	r1, r5
     ade:	d0f7      	beq.n	ad0 <FIH_LABEL_FIH_CALL_END_608+0x6a>
     ae0:	e79a      	b.n	a18 <boot_validate_slot.isra.0+0x44>
    if (area_id == FLASH_AREA_IMAGE_SECONDARY(BOOT_CURR_IMG(state))) {
     ae2:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     ae6:	b363      	cbz	r3, b42 <FIH_LABEL_FIH_CALL_END_608+0xdc>
     ae8:	2b01      	cmp	r3, #1
     aea:	bf0c      	ite	eq
     aec:	2208      	moveq	r2, #8
     aee:	22ff      	movne	r2, #255	; 0xff
     af0:	4590      	cmp	r8, r2
     af2:	d1d7      	bne.n	aa4 <FIH_LABEL_FIH_CALL_END_608+0x3e>
        const struct flash_area *pri_fa = BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT);
     af4:	2158      	movs	r1, #88	; 0x58
     af6:	434b      	muls	r3, r1
        uint32_t reset_addr = secondary_hdr->ih_hdr_size + sizeof(reset_value);
     af8:	212c      	movs	r1, #44	; 0x2c
        const struct flash_area *pri_fa = BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT);
     afa:	18e2      	adds	r2, r4, r3
        uint32_t reset_addr = secondary_hdr->ih_hdr_size + sizeof(reset_value);
     afc:	fb01 3306 	mla	r3, r1, r6, r3
     b00:	4423      	add	r3, r4
     b02:	8919      	ldrh	r1, [r3, #8]
        const struct flash_area *pri_fa = BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT);
     b04:	6a17      	ldr	r7, [r2, #32]
        rc = flash_area_read(fap, reset_addr, &reset_value, sizeof(reset_value));
     b06:	2304      	movs	r3, #4
        uint32_t reset_value = 0;
     b08:	2200      	movs	r2, #0
        rc = flash_area_read(fap, reset_addr, &reset_value, sizeof(reset_value));
     b0a:	4419      	add	r1, r3
        uint32_t reset_value = 0;
     b0c:	9207      	str	r2, [sp, #28]
        rc = flash_area_read(fap, reset_addr, &reset_value, sizeof(reset_value));
     b0e:	aa07      	add	r2, sp, #28
     b10:	f00a faea 	bl	b0e8 <flash_area_read>
        if (rc != 0) {
     b14:	2800      	cmp	r0, #0
     b16:	d1dd      	bne.n	ad4 <FIH_LABEL_FIH_CALL_END_608+0x6e>
        if (BOOT_CURR_IMG(state) == 1) {
     b18:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
        if (reset_value < min_addr || reset_value> (max_addr)) {
     b1c:	9907      	ldr	r1, [sp, #28]
        if (BOOT_CURR_IMG(state) == 1) {
     b1e:	2b01      	cmp	r3, #1
            min_addr = PM_CPUNET_APP_ADDRESS;
     b20:	bf0b      	itete	eq
     b22:	4a0d      	ldreq	r2, [pc, #52]	; (b58 <FIH_LABEL_FIH_CALL_END_608+0xf2>)
            max_addr = pri_fa->fa_off + pri_fa->fa_size;
     b24:	e9d7 2301 	ldrdne	r2, r3, [r7, #4]
            max_addr = PM_CPUNET_APP_ADDRESS + PM_CPUNET_APP_SIZE;
     b28:	f04f 7382 	moveq.w	r3, #17039360	; 0x1040000
            max_addr = pri_fa->fa_off + pri_fa->fa_size;
     b2c:	189b      	addne	r3, r3, r2
        if (reset_value < min_addr || reset_value> (max_addr)) {
     b2e:	4291      	cmp	r1, r2
     b30:	d301      	bcc.n	b36 <FIH_LABEL_FIH_CALL_END_608+0xd0>
     b32:	4299      	cmp	r1, r3
     b34:	d9b6      	bls.n	aa4 <FIH_LABEL_FIH_CALL_END_608+0x3e>
            flash_area_erase(fap, 0, fap->fa_size);
     b36:	9806      	ldr	r0, [sp, #24]
     b38:	2100      	movs	r1, #0
     b3a:	6882      	ldr	r2, [r0, #8]
     b3c:	f00a fafe 	bl	b13c <flash_area_erase>
            goto out;
     b40:	e7c8      	b.n	ad4 <FIH_LABEL_FIH_CALL_END_608+0x6e>
    if (area_id == FLASH_AREA_IMAGE_SECONDARY(BOOT_CURR_IMG(state))) {
     b42:	2202      	movs	r2, #2
     b44:	e7d4      	b.n	af0 <FIH_LABEL_FIH_CALL_END_608+0x8a>
     b46:	bf00      	nop
     b48:	20002000 	.word	0x20002000
     b4c:	20015d7e 	.word	0x20015d7e
     b50:	96f3b83d 	.word	0x96f3b83d
     b54:	20002718 	.word	0x20002718
     b58:	01008800 	.word	0x01008800

00000b5c <boot_copy_region>:
int
boot_copy_region(struct boot_loader_state *state,
                 const struct flash_area *fap_src,
                 const struct flash_area *fap_dst,
                 uint32_t off_src, uint32_t off_dst, uint32_t sz)
{
     b5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     b60:	4688      	mov	r8, r1
     b62:	4691      	mov	r9, r2
     b64:	469a      	mov	sl, r3

#if !defined(MCUBOOT_ENC_IMAGES)
    (void)state;
#endif

    bytes_copied = 0;
     b66:	2600      	movs	r6, #0
            chunk_sz = sizeof buf;
        } else {
            chunk_sz = sz - bytes_copied;
        }

        rc = flash_area_read(fap_src, off_src + bytes_copied, buf, chunk_sz);
     b68:	f8df b08c 	ldr.w	fp, [pc, #140]	; bf8 <boot_copy_region+0x9c>
     b6c:	4d23      	ldr	r5, [pc, #140]	; (bfc <boot_copy_region+0xa0>)
     b6e:	4c24      	ldr	r4, [pc, #144]	; (c00 <boot_copy_region+0xa4>)
    while (bytes_copied < sz) {
     b70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
     b72:	429e      	cmp	r6, r3
     b74:	d301      	bcc.n	b7a <boot_copy_region+0x1e>
        bytes_copied += chunk_sz;

        MCUBOOT_WATCHDOG_FEED();
    }

    return 0;
     b76:	2000      	movs	r0, #0
     b78:	e00f      	b.n	b9a <boot_copy_region+0x3e>
        if (sz - bytes_copied > sizeof buf) {
     b7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
        rc = flash_area_read(fap_src, off_src + bytes_copied, buf, chunk_sz);
     b7c:	4640      	mov	r0, r8
        if (sz - bytes_copied > sizeof buf) {
     b7e:	1b9f      	subs	r7, r3, r6
     b80:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
     b84:	bf28      	it	cs
     b86:	f44f 6780 	movcs.w	r7, #1024	; 0x400
        rc = flash_area_read(fap_src, off_src + bytes_copied, buf, chunk_sz);
     b8a:	4a1b      	ldr	r2, [pc, #108]	; (bf8 <boot_copy_region+0x9c>)
     b8c:	463b      	mov	r3, r7
     b8e:	eb06 010a 	add.w	r1, r6, sl
     b92:	f00a faa9 	bl	b0e8 <flash_area_read>
        if (rc != 0) {
     b96:	b110      	cbz	r0, b9e <boot_copy_region+0x42>
            return BOOT_EFLASH;
     b98:	2001      	movs	r0, #1
}
     b9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        rc = flash_area_write(fap_dst, off_dst + bytes_copied, buf, chunk_sz);
     b9e:	990a      	ldr	r1, [sp, #40]	; 0x28
     ba0:	463b      	mov	r3, r7
     ba2:	465a      	mov	r2, fp
     ba4:	4648      	mov	r0, r9
     ba6:	1871      	adds	r1, r6, r1
     ba8:	f00a fab3 	bl	b112 <flash_area_write>
        if (rc != 0) {
     bac:	2800      	cmp	r0, #0
     bae:	d1f3      	bne.n	b98 <boot_copy_region+0x3c>
     bb0:	4b14      	ldr	r3, [pc, #80]	; (c04 <boot_copy_region+0xa8>)
     bb2:	f8c5 4600 	str.w	r4, [r5, #1536]	; 0x600
        bytes_copied += chunk_sz;
     bb6:	443e      	add	r6, r7
     bb8:	f8c5 4604 	str.w	r4, [r5, #1540]	; 0x604
     bbc:	f8c5 4608 	str.w	r4, [r5, #1544]	; 0x608
     bc0:	f8c5 460c 	str.w	r4, [r5, #1548]	; 0x60c
     bc4:	f8c5 4610 	str.w	r4, [r5, #1552]	; 0x610
     bc8:	f8c5 4614 	str.w	r4, [r5, #1556]	; 0x614
     bcc:	f8c5 4618 	str.w	r4, [r5, #1560]	; 0x618
     bd0:	f8c5 461c 	str.w	r4, [r5, #1564]	; 0x61c
     bd4:	f8c3 4600 	str.w	r4, [r3, #1536]	; 0x600
     bd8:	f8c3 4604 	str.w	r4, [r3, #1540]	; 0x604
     bdc:	f8c3 4608 	str.w	r4, [r3, #1544]	; 0x608
     be0:	f8c3 460c 	str.w	r4, [r3, #1548]	; 0x60c
     be4:	f8c3 4610 	str.w	r4, [r3, #1552]	; 0x610
     be8:	f8c3 4614 	str.w	r4, [r3, #1556]	; 0x614
     bec:	f8c3 4618 	str.w	r4, [r3, #1560]	; 0x618
     bf0:	f8c3 461c 	str.w	r4, [r3, #1564]	; 0x61c
        MCUBOOT_WATCHDOG_FEED();
     bf4:	e7bc      	b.n	b70 <boot_copy_region+0x14>
     bf6:	bf00      	nop
     bf8:	200027d8 	.word	0x200027d8
     bfc:	50018000 	.word	0x50018000
     c00:	6e524635 	.word	0x6e524635
     c04:	50019000 	.word	0x50019000

00000c08 <context_boot_go>:
#endif
}

fih_int
context_boot_go(struct boot_loader_state *state, struct boot_rsp *rsp)
{
     c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    /* Iterate over all the images. By the end of the loop the swap type has
     * to be determined for each image and all aborted swaps have to be
     * completed.
     */
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
     c0c:	2700      	movs	r7, #0
{
     c0e:	4604      	mov	r4, r0
     c10:	4689      	mov	r9, r1
    int rc = -1;
     c12:	f04f 35ff 	mov.w	r5, #4294967295
    fih_int fih_rc = FIH_FAILURE;
     c16:	4b88      	ldr	r3, [pc, #544]	; (e38 <FIH_LABEL_FIH_CALL_END_2365+0x58>)
{
     c18:	b095      	sub	sp, #84	; 0x54
    fih_int fih_rc = FIH_FAILURE;
     c1a:	f8d3 8000 	ldr.w	r8, [r3]
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
     c1e:	f880 70b8 	strb.w	r7, [r0, #184]	; 0xb8
     c22:	f894 60b8 	ldrb.w	r6, [r4, #184]	; 0xb8
     c26:	2e01      	cmp	r6, #1
     c28:	d916      	bls.n	c58 <context_boot_go+0x50>
            has_upgrade = true;
        }
    }

#if (BOOT_IMAGE_NUMBER > 1)
    if (has_upgrade) {
     c2a:	2f00      	cmp	r7, #0
     c2c:	f000 8172 	beq.w	f14 <FIH_LABEL_FIH_CALL_END_2365+0x134>
    BOOT_CURR_IMG(state) = 0;
     c30:	2300      	movs	r3, #0
    return &BOOT_IMG(state, slot).hdr;
     c32:	2658      	movs	r6, #88	; 0x58
     c34:	272c      	movs	r7, #44	; 0x2c
     c36:	f884 30b8 	strb.w	r3, [r4, #184]	; 0xb8
    while (BOOT_CURR_IMG(state) < BOOT_IMAGE_NUMBER) {
     c3a:	f894 00b8 	ldrb.w	r0, [r4, #184]	; 0xb8
     c3e:	2801      	cmp	r0, #1
     c40:	f200 8167 	bhi.w	f12 <FIH_LABEL_FIH_CALL_END_2365+0x132>
        if (state->img_mask[BOOT_CURR_IMG(state)]) {
     c44:	1823      	adds	r3, r4, r0
     c46:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
     c4a:	2a00      	cmp	r2, #0
     c4c:	f000 80d8 	beq.w	e00 <FIH_LABEL_FIH_CALL_END_2365+0x20>
            BOOT_CURR_IMG(state)++;
     c50:	3001      	adds	r0, #1
     c52:	f884 00b8 	strb.w	r0, [r4, #184]	; 0xb8
            continue;
     c56:	e7f0      	b.n	c3a <context_boot_go+0x32>
        if (state->img_mask[BOOT_CURR_IMG(state)]) {
     c58:	19a3      	adds	r3, r4, r6
     c5a:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
     c5e:	2900      	cmp	r1, #0
     c60:	d14f      	bne.n	d02 <context_boot_go+0xfa>
        BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors =
     c62:	2558      	movs	r5, #88	; 0x58
     c64:	fb05 4306 	mla	r3, r5, r6, r4
            primary_slot_sectors[image_index];
     c68:	4a74      	ldr	r2, [pc, #464]	; (e3c <FIH_LABEL_FIH_CALL_END_2365+0x5c>)
            fa_id = flash_area_id_from_multi_image_slot(image_index, slot);
     c6a:	4630      	mov	r0, r6
            primary_slot_sectors[image_index];
     c6c:	eb02 3286 	add.w	r2, r2, r6, lsl #14
        BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors =
     c70:	625a      	str	r2, [r3, #36]	; 0x24
            secondary_slot_sectors[image_index];
     c72:	4a73      	ldr	r2, [pc, #460]	; (e40 <FIH_LABEL_FIH_CALL_END_2365+0x60>)
     c74:	eb02 3286 	add.w	r2, r2, r6, lsl #14
        BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors =
     c78:	651a      	str	r2, [r3, #80]	; 0x50
            fa_id = flash_area_id_from_multi_image_slot(image_index, slot);
     c7a:	f009 fa35 	bl	a0e8 <flash_area_id_from_multi_image_slot>
            rc = flash_area_open(fa_id, &BOOT_IMG_AREA(state, slot));
     c7e:	f894 10b8 	ldrb.w	r1, [r4, #184]	; 0xb8
     c82:	b2c0      	uxtb	r0, r0
     c84:	fb05 4101 	mla	r1, r5, r1, r4
     c88:	3120      	adds	r1, #32
     c8a:	f002 f851 	bl	2d30 <flash_area_open>
            fa_id = flash_area_id_from_multi_image_slot(image_index, slot);
     c8e:	2101      	movs	r1, #1
     c90:	4630      	mov	r0, r6
     c92:	f009 fa29 	bl	a0e8 <flash_area_id_from_multi_image_slot>
            rc = flash_area_open(fa_id, &BOOT_IMG_AREA(state, slot));
     c96:	f894 10b8 	ldrb.w	r1, [r4, #184]	; 0xb8
     c9a:	b2c0      	uxtb	r0, r0
     c9c:	fb05 4101 	mla	r1, r5, r1, r4
     ca0:	314c      	adds	r1, #76	; 0x4c
     ca2:	f002 f845 	bl	2d30 <flash_area_open>
     ca6:	4605      	mov	r5, r0
    rc = boot_read_sectors(state);
     ca8:	4620      	mov	r0, r4
     caa:	f009 fb0e 	bl	a2ca <boot_read_sectors>
    if (rc != 0) {
     cae:	bb00      	cbnz	r0, cf2 <context_boot_go+0xea>
    rc = boot_read_image_headers(state, false, NULL);
     cb0:	2200      	movs	r2, #0
     cb2:	4620      	mov	r0, r4
     cb4:	4611      	mov	r1, r2
     cb6:	f009 fb33 	bl	a320 <boot_read_image_headers>
    if (rc != 0) {
     cba:	4606      	mov	r6, r0
     cbc:	b990      	cbnz	r0, ce4 <context_boot_go+0xdc>
    if (boot_slots_compatible(state)) {
     cbe:	4620      	mov	r0, r4
     cc0:	f009 fb8f 	bl	a3e2 <boot_slots_compatible>
     cc4:	b170      	cbz	r0, ce4 <context_boot_go+0xdc>
        boot_status_reset(bs);
     cc6:	a80a      	add	r0, sp, #40	; 0x28
     cc8:	f009 fb59 	bl	a37e <boot_status_reset>
        if (!boot_status_is_reset(bs)) {
     ccc:	f009 fb60 	bl	a390 <boot_status_is_reset>
     cd0:	9002      	str	r0, [sp, #8]
     cd2:	bb68      	cbnz	r0, d30 <context_boot_go+0x128>
    if (BOOT_CURR_IMG(state) == 0) {
     cd4:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     cd8:	b9cb      	cbnz	r3, d0e <context_boot_go+0x106>
            rc = boot_read_image_headers(state, false, bs);
     cda:	2100      	movs	r1, #0
     cdc:	4620      	mov	r0, r4
     cde:	aa0a      	add	r2, sp, #40	; 0x28
     ce0:	f009 fb1e 	bl	a320 <boot_read_image_headers>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     ce4:	2201      	movs	r2, #1
     ce6:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     cea:	4423      	add	r3, r4
     cec:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
     cf0:	e007      	b.n	d02 <context_boot_go+0xfa>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     cf2:	2201      	movs	r2, #1
     cf4:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
        if (rc == BOOT_EFLASH)
     cf8:	4290      	cmp	r0, r2
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     cfa:	4423      	add	r3, r4
     cfc:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
        if (rc == BOOT_EFLASH)
     d00:	d1d6      	bne.n	cb0 <context_boot_go+0xa8>
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
     d02:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     d06:	3301      	adds	r3, #1
     d08:	f884 30b8 	strb.w	r3, [r4, #184]	; 0xb8
     d0c:	e789      	b.n	c22 <context_boot_go+0x1a>
        if (state->swap_type[i] == BOOT_SWAP_TYPE_REVERT) {
     d0e:	f894 20b0 	ldrb.w	r2, [r4, #176]	; 0xb0
     d12:	2a04      	cmp	r2, #4
            state->swap_type[i] = BOOT_SWAP_TYPE_NONE;
     d14:	bf04      	itt	eq
     d16:	2201      	moveq	r2, #1
     d18:	f884 20b0 	strbeq.w	r2, [r4, #176]	; 0xb0
    for (uint8_t i = 0; i < BOOT_CURR_IMG(state); i++) {
     d1c:	2b01      	cmp	r3, #1
     d1e:	d0dc      	beq.n	cda <context_boot_go+0xd2>
        if (state->swap_type[i] == BOOT_SWAP_TYPE_REVERT) {
     d20:	f894 30b1 	ldrb.w	r3, [r4, #177]	; 0xb1
     d24:	2b04      	cmp	r3, #4
     d26:	d1d8      	bne.n	cda <context_boot_go+0xd2>
            state->swap_type[i] = BOOT_SWAP_TYPE_NONE;
     d28:	2301      	movs	r3, #1
     d2a:	f884 30b1 	strb.w	r3, [r4, #177]	; 0xb1
    for (uint8_t i = 0; i < BOOT_CURR_IMG(state); i++) {
     d2e:	e7d4      	b.n	cda <context_boot_go+0xd2>
            if (bs->swap_type == BOOT_SWAP_TYPE_NONE) {
     d30:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
     d34:	2b01      	cmp	r3, #1
     d36:	d14f      	bne.n	dd8 <FIH_LABEL_FIH_CALL_START_2346>
    const struct flash_area *secondary_fa =
     d38:	2358      	movs	r3, #88	; 0x58
        BOOT_IMG_AREA(state, BOOT_SECONDARY_SLOT);
     d3a:	f894 00b8 	ldrb.w	r0, [r4, #184]	; 0xb8
    if (hdr->ih_magic == IMAGE_MAGIC) {
     d3e:	4941      	ldr	r1, [pc, #260]	; (e44 <FIH_LABEL_FIH_CALL_END_2365+0x64>)
    const struct flash_area *secondary_fa =
     d40:	fb03 4300 	mla	r3, r3, r0, r4
    struct image_header *hdr = (struct image_header *)secondary_fa->fa_off;
     d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
     d46:	685b      	ldr	r3, [r3, #4]
    if (hdr->ih_magic == IMAGE_MAGIC) {
     d48:	681a      	ldr	r2, [r3, #0]
     d4a:	9303      	str	r3, [sp, #12]
     d4c:	428a      	cmp	r2, r1
        vtable_addr = (uint32_t)hdr + hdr->ih_hdr_size;
     d4e:	bf09      	itett	eq
     d50:	891a      	ldrheq	r2, [r3, #8]
    uint32_t *vtable = 0;
     d52:	46b2      	movne	sl, r6
        vtable_addr = (uint32_t)hdr + hdr->ih_hdr_size;
     d54:	eb02 0a03 	addeq.w	sl, r2, r3
        reset_addr = vtable[1];
     d58:	f8da 6004 	ldreq.w	r6, [sl, #4]
    swap_type = boot_swap_type_multi(BOOT_CURR_IMG(state));
     d5c:	f005 fb5a 	bl	6414 <boot_swap_type_multi>
    if (BOOT_IS_UPGRADE(swap_type)) {
     d60:	1e81      	subs	r1, r0, #2
     d62:	2902      	cmp	r1, #2
    swap_type = boot_swap_type_multi(BOOT_CURR_IMG(state));
     d64:	4683      	mov	fp, r0
    if (BOOT_IS_UPGRADE(swap_type)) {
     d66:	d80c      	bhi.n	d82 <FIH_LABEL_FIH_CALL_END_2139+0x12>

00000d68 <FIH_LABEL_FIH_CALL_START_2115>:
        FIH_CALL(boot_validate_slot, fih_rc, state, BOOT_SECONDARY_SLOT, bs);
     d68:	2101      	movs	r1, #1
     d6a:	4620      	mov	r0, r4
     d6c:	f7ff fe32 	bl	9d4 <boot_validate_slot.isra.0>

00000d70 <FIH_LABEL_FIH_CALL_END_2139>:
        if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     d70:	4935      	ldr	r1, [pc, #212]	; (e48 <FIH_LABEL_FIH_CALL_END_2365+0x68>)
     d72:	9b03      	ldr	r3, [sp, #12]
     d74:	6809      	ldr	r1, [r1, #0]
     d76:	4288      	cmp	r0, r1
     d78:	d022      	beq.n	dc0 <FIH_LABEL_FIH_CALL_END_2139+0x50>
            if (fih_eq(fih_rc, fih_int_encode(1))) {
     d7a:	2801      	cmp	r0, #1
     d7c:	d129      	bne.n	dd2 <FIH_LABEL_FIH_CALL_END_2139+0x62>
                swap_type = BOOT_SWAP_TYPE_NONE;
     d7e:	f04f 0b01 	mov.w	fp, #1
                BOOT_SWAP_TYPE(state) = boot_validated_swap_type(state, bs);
     d82:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     d86:	4423      	add	r3, r4
     d88:	f883 b0b0 	strb.w	fp, [r3, #176]	; 0xb0
    if (BOOT_CURR_IMG(state) == 0) {
     d8c:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     d90:	b16b      	cbz	r3, dae <FIH_LABEL_FIH_CALL_END_2139+0x3e>
        if ((BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_NONE) ||
     d92:	18e2      	adds	r2, r4, r3
     d94:	f892 20b0 	ldrb.w	r2, [r2, #176]	; 0xb0
     d98:	2a01      	cmp	r2, #1
     d9a:	d0b2      	beq.n	d02 <context_boot_go+0xfa>
     d9c:	2a04      	cmp	r2, #4
     d9e:	d02d      	beq.n	dfc <FIH_LABEL_FIH_CALL_END_2365+0x1c>
        if (state->swap_type[i] == BOOT_SWAP_TYPE_REVERT) {
     da0:	f894 20b0 	ldrb.w	r2, [r4, #176]	; 0xb0
     da4:	2a04      	cmp	r2, #4
     da6:	d102      	bne.n	dae <FIH_LABEL_FIH_CALL_END_2139+0x3e>
            state->swap_type[i] = BOOT_SWAP_TYPE_NONE;
     da8:	2201      	movs	r2, #1
     daa:	f884 20b0 	strb.w	r2, [r4, #176]	; 0xb0
        if (BOOT_IS_UPGRADE(BOOT_SWAP_TYPE(state))) {
     dae:	4423      	add	r3, r4
     db0:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
            has_upgrade = true;
     db4:	9a02      	ldr	r2, [sp, #8]
        if (BOOT_IS_UPGRADE(BOOT_SWAP_TYPE(state))) {
     db6:	3b02      	subs	r3, #2
            has_upgrade = true;
     db8:	2b02      	cmp	r3, #2
     dba:	bf98      	it	ls
     dbc:	4617      	movls	r7, r2
     dbe:	e7a0      	b.n	d02 <context_boot_go+0xfa>
        if (upgrade_valid && reset_addr > PM_CPUNET_B0N_ADDRESS) {
     dc0:	f1b6 7f80 	cmp.w	r6, #16777216	; 0x1000000
     dc4:	d9dd      	bls.n	d82 <FIH_LABEL_FIH_CALL_END_2139+0x12>
            int rc = pcd_network_core_update(vtable, fw_size);
     dc6:	4650      	mov	r0, sl
     dc8:	68d9      	ldr	r1, [r3, #12]
     dca:	f005 fa29 	bl	6220 <pcd_network_core_update>
            if (rc != 0) {
     dce:	2800      	cmp	r0, #0
     dd0:	d0d5      	beq.n	d7e <FIH_LABEL_FIH_CALL_END_2139+0xe>
                swap_type = BOOT_SWAP_TYPE_FAIL;
     dd2:	f04f 0b05 	mov.w	fp, #5
     dd6:	e7d4      	b.n	d82 <FIH_LABEL_FIH_CALL_END_2139+0x12>

00000dd8 <FIH_LABEL_FIH_CALL_START_2346>:
                FIH_CALL(boot_validate_slot, fih_rc,
     dd8:	2101      	movs	r1, #1
     dda:	4620      	mov	r0, r4
     ddc:	f7ff fdfa 	bl	9d4 <boot_validate_slot.isra.0>

00000de0 <FIH_LABEL_FIH_CALL_END_2365>:
                if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     de0:	4b19      	ldr	r3, [pc, #100]	; (e48 <FIH_LABEL_FIH_CALL_END_2365+0x68>)
     de2:	681b      	ldr	r3, [r3, #0]
     de4:	4298      	cmp	r0, r3
                    BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_FAIL;
     de6:	bf18      	it	ne
     de8:	2205      	movne	r2, #5
     dea:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
                    BOOT_SWAP_TYPE(state) = bs->swap_type;
     dee:	bf08      	it	eq
     df0:	f89d 202f 	ldrbeq.w	r2, [sp, #47]	; 0x2f
                    BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_FAIL;
     df4:	4423      	add	r3, r4
                    BOOT_SWAP_TYPE(state) = bs->swap_type;
     df6:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
     dfa:	e7c7      	b.n	d8c <FIH_LABEL_FIH_CALL_END_2139+0x1c>
            has_upgrade = true;
     dfc:	9f02      	ldr	r7, [sp, #8]
     dfe:	e780      	b.n	d02 <context_boot_go+0xfa>
        if (BOOT_SWAP_TYPE(state) != BOOT_SWAP_TYPE_NONE &&
     e00:	f893 50b0 	ldrb.w	r5, [r3, #176]	; 0xb0
     e04:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
     e08:	3d01      	subs	r5, #1
     e0a:	bf18      	it	ne
     e0c:	2501      	movne	r5, #1
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     e0e:	4629      	mov	r1, r5
     e10:	f009 f96a 	bl	a0e8 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
     e14:	a905      	add	r1, sp, #20
     e16:	b2c0      	uxtb	r0, r0
     e18:	f001 ff8a 	bl	2d30 <flash_area_open>
    if (rc != 0) {
     e1c:	b1b0      	cbz	r0, e4c <FIH_LABEL_FIH_CALL_END_2365+0x6c>
        rc = BOOT_EFLASH;
     e1e:	2501      	movs	r5, #1
    flash_area_close(fap);
     e20:	9805      	ldr	r0, [sp, #20]
     e22:	f00a f960 	bl	b0e6 <flash_area_close>
        if (rc == 0) {
     e26:	2d00      	cmp	r5, #0
     e28:	d16d      	bne.n	f06 <FIH_LABEL_FIH_CALL_END_2365+0x126>
            BOOT_CURR_IMG(state)++;
     e2a:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     e2e:	3301      	adds	r3, #1
     e30:	f884 30b8 	strb.w	r3, [r4, #184]	; 0xb8
     e34:	e701      	b.n	c3a <context_boot_go+0x32>
     e36:	bf00      	nop
     e38:	20002000 	.word	0x20002000
     e3c:	20002bd8 	.word	0x20002bd8
     e40:	2000abd8 	.word	0x2000abd8
     e44:	96f3b83d 	.word	0x96f3b83d
     e48:	20002718 	.word	0x20002718
    rc = bootutil_tlv_iter_begin(&it, boot_img_hdr(state, slot), fap,
     e4c:	2301      	movs	r3, #1
     e4e:	437d      	muls	r5, r7
     e50:	f894 10b8 	ldrb.w	r1, [r4, #184]	; 0xb8
     e54:	9300      	str	r3, [sp, #0]
     e56:	fb01 5106 	mla	r1, r1, r6, r5
     e5a:	2340      	movs	r3, #64	; 0x40
     e5c:	9a05      	ldr	r2, [sp, #20]
     e5e:	4421      	add	r1, r4
     e60:	a80e      	add	r0, sp, #56	; 0x38
     e62:	f009 f958 	bl	a116 <bootutil_tlv_iter_begin>
    if (rc != 0) {
     e66:	4605      	mov	r5, r0
     e68:	2800      	cmp	r0, #0
     e6a:	d1d9      	bne.n	e20 <FIH_LABEL_FIH_CALL_END_2365+0x40>
        rc = bootutil_tlv_iter_next(&it, &off, &len, NULL);
     e6c:	2300      	movs	r3, #0
     e6e:	f10d 0212 	add.w	r2, sp, #18
     e72:	a906      	add	r1, sp, #24
     e74:	a80e      	add	r0, sp, #56	; 0x38
     e76:	f009 f99a 	bl	a1ae <bootutil_tlv_iter_next>
        if (rc < 0) {
     e7a:	2800      	cmp	r0, #0
     e7c:	db4a      	blt.n	f14 <FIH_LABEL_FIH_CALL_END_2365+0x134>
        rc = flash_area_read(fap, off, &dep, len);
     e7e:	9805      	ldr	r0, [sp, #20]
        } else if (rc > 0) {
     e80:	d1ce      	bne.n	e20 <FIH_LABEL_FIH_CALL_END_2365+0x40>
        if (len != sizeof(dep)) {
     e82:	f8bd 3012 	ldrh.w	r3, [sp, #18]
     e86:	2b0c      	cmp	r3, #12
     e88:	d139      	bne.n	efe <FIH_LABEL_FIH_CALL_END_2365+0x11e>
        rc = flash_area_read(fap, off, &dep, len);
     e8a:	9906      	ldr	r1, [sp, #24]
     e8c:	aa07      	add	r2, sp, #28
     e8e:	f00a f92b 	bl	b0e8 <flash_area_read>
        if (rc != 0) {
     e92:	2800      	cmp	r0, #0
     e94:	d1c3      	bne.n	e1e <FIH_LABEL_FIH_CALL_END_2365+0x3e>
        if (dep.image_id >= BOOT_IMAGE_NUMBER) {
     e96:	f89d 201c 	ldrb.w	r2, [sp, #28]
     e9a:	2a01      	cmp	r2, #1
     e9c:	d831      	bhi.n	f02 <FIH_LABEL_FIH_CALL_END_2365+0x122>
    swap_type = state->swap_type[dep->image_id];
     e9e:	18a3      	adds	r3, r4, r2
                                          : BOOT_PRIMARY_SLOT;
     ea0:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
     ea4:	3b02      	subs	r3, #2
     ea6:	2b02      	cmp	r3, #2
     ea8:	bf8c      	ite	hi
     eaa:	2100      	movhi	r1, #0
     eac:	2101      	movls	r1, #1
    if (ver1->iv_major > ver2->iv_major) {
     eae:	fb06 f302 	mul.w	r3, r6, r2
     eb2:	fb07 3301 	mla	r3, r7, r1, r3
     eb6:	4423      	add	r3, r4
     eb8:	7d19      	ldrb	r1, [r3, #20]
     eba:	f89d 2020 	ldrb.w	r2, [sp, #32]
     ebe:	4291      	cmp	r1, r2
     ec0:	d8d4      	bhi.n	e6c <FIH_LABEL_FIH_CALL_END_2365+0x8c>
    if (ver1->iv_major < ver2->iv_major) {
     ec2:	d30a      	bcc.n	eda <FIH_LABEL_FIH_CALL_END_2365+0xfa>
    if (ver1->iv_minor > ver2->iv_minor) {
     ec4:	7d59      	ldrb	r1, [r3, #21]
     ec6:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
     eca:	4291      	cmp	r1, r2
     ecc:	d8ce      	bhi.n	e6c <FIH_LABEL_FIH_CALL_END_2365+0x8c>
    if (ver1->iv_minor < ver2->iv_minor) {
     ece:	d304      	bcc.n	eda <FIH_LABEL_FIH_CALL_END_2365+0xfa>
    if (ver1->iv_revision < ver2->iv_revision) {
     ed0:	8ada      	ldrh	r2, [r3, #22]
     ed2:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
     ed6:	429a      	cmp	r2, r3
     ed8:	d2c8      	bcs.n	e6c <FIH_LABEL_FIH_CALL_END_2365+0x8c>
        switch (BOOT_SWAP_TYPE(state)) {
     eda:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     ede:	4423      	add	r3, r4
     ee0:	f893 20b0 	ldrb.w	r2, [r3, #176]	; 0xb0
     ee4:	2a01      	cmp	r2, #1
     ee6:	d008      	beq.n	efa <FIH_LABEL_FIH_CALL_END_2365+0x11a>
     ee8:	3a02      	subs	r2, #2
     eea:	2a01      	cmp	r2, #1
     eec:	d802      	bhi.n	ef4 <FIH_LABEL_FIH_CALL_END_2365+0x114>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     eee:	2201      	movs	r2, #1
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_REVERT;
     ef0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
        switch (BOOT_SWAP_TYPE(state)) {
     ef4:	f04f 35ff 	mov.w	r5, #4294967295
     ef8:	e792      	b.n	e20 <FIH_LABEL_FIH_CALL_END_2365+0x40>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_REVERT;
     efa:	2204      	movs	r2, #4
     efc:	e7f8      	b.n	ef0 <FIH_LABEL_FIH_CALL_END_2365+0x110>
            rc = BOOT_EBADIMAGE;
     efe:	2503      	movs	r5, #3
     f00:	e78e      	b.n	e20 <FIH_LABEL_FIH_CALL_END_2365+0x40>
            rc = BOOT_EBADARGS;
     f02:	2507      	movs	r5, #7
     f04:	e78c      	b.n	e20 <FIH_LABEL_FIH_CALL_END_2365+0x40>
	} else if (rc == BOOT_EBADIMAGE) {
     f06:	2d03      	cmp	r5, #3
                BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
     f08:	bf04      	itt	eq
     f0a:	f240 1301 	movweq	r3, #257	; 0x101
     f0e:	f8a4 30b0 	strheq.w	r3, [r4, #176]	; 0xb0
             * It was impossible to upgrade because the expected dependency version
             * was not available. Here we already changed the swap_type so that
             * instead of asserting the bootloader, we continue and no upgrade is
             * performed.
             */
            rc = 0;
     f12:	2500      	movs	r5, #0

    /* Iterate over all the images. At this point there are no aborted swaps
     * and the swap types are determined for each image. By the end of the loop
     * all required update operations will have been finished.
     */
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
     f14:	2300      	movs	r3, #0
            break;

        case BOOT_SWAP_TYPE_TEST:          /* fallthrough */
        case BOOT_SWAP_TYPE_PERM:          /* fallthrough */
        case BOOT_SWAP_TYPE_REVERT:
            rc = BOOT_HOOK_CALL(boot_perform_update_hook, BOOT_HOOK_REGULAR,
     f16:	2758      	movs	r7, #88	; 0x58
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
     f18:	f884 30b8 	strb.w	r3, [r4, #184]	; 0xb8
     f1c:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     f20:	2b01      	cmp	r3, #1
     f22:	d93c      	bls.n	f9e <FIH_LABEL_FIH_CALL_END_2365+0x1be>

    /* Iterate over all the images. At this point all required update operations
     * have finished. By the end of the loop each image in the primary slot will
     * have been re-validated.
     */
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
     f24:	2300      	movs	r3, #0
	 */
	if (BOOT_CURR_IMG(state) == 0)
#endif
	{
            FIH_CALL(boot_validate_slot, fih_rc, state, BOOT_PRIMARY_SLOT, NULL);
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     f26:	4ebb      	ldr	r6, [pc, #748]	; (1214 <FIH_LABEL_FIH_CALL_END_4004+0x28>)
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
     f28:	f884 30b8 	strb.w	r3, [r4, #184]	; 0xb8
     f2c:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     f30:	2b01      	cmp	r3, #1
     f32:	f240 8146 	bls.w	11c2 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x1c2>
    /*
     * Since the boot_status struct stores plaintext encryption keys, reset
     * them here to avoid the possibility of jumping into an image that could
     * easily recover them.
     */
    memset(&bs, 0, sizeof(struct boot_status));
     f36:	2210      	movs	r2, #16
     f38:	2100      	movs	r1, #0
     f3a:	a80a      	add	r0, sp, #40	; 0x28
     f3c:	f00a fc7c 	bl	b838 <memset>
    BOOT_CURR_IMG(state) = 0;
     f40:	2300      	movs	r3, #0
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
     f42:	f884 30b8 	strb.w	r3, [r4, #184]	; 0xb8
     f46:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     f4a:	2b01      	cmp	r3, #1
     f4c:	f240 8159 	bls.w	1202 <FIH_LABEL_FIH_CALL_END_4004+0x16>
    rsp->br_flash_dev_id = flash_area_get_device_id(BOOT_IMG_AREA(state, active_slot));
     f50:	2658      	movs	r6, #88	; 0x58
     f52:	fb06 4303 	mla	r3, r6, r3, r4
     f56:	6a18      	ldr	r0, [r3, #32]
     f58:	f009 f8db 	bl	a112 <flash_area_get_device_id>
     f5c:	f889 0004 	strb.w	r0, [r9, #4]
 * Offset of the slot from the beginning of the flash device.
 */
static inline uint32_t
boot_img_slot_off(struct boot_loader_state *state, size_t slot)
{
    return flash_area_get_off(BOOT_IMG(state, slot).area);
     f60:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     f64:	fb06 4203 	mla	r2, r6, r3, r4
    return &BOOT_IMG(state, slot).hdr;
     f68:	fb03 4606 	mla	r6, r3, r6, r4
 */
int flash_area_sector_from_off(off_t off, struct flash_sector *sector);

static inline uint32_t flash_area_get_off(const struct flash_area *fa)
{
	return (uint32_t)fa->fa_off;
     f6c:	6a12      	ldr	r2, [r2, #32]

    fill_rsp(state, rsp);

    fih_rc = FIH_SUCCESS;
     f6e:	4ba9      	ldr	r3, [pc, #676]	; (1214 <FIH_LABEL_FIH_CALL_END_4004+0x28>)
    rsp->br_image_off = boot_img_slot_off(state, active_slot);
     f70:	6852      	ldr	r2, [r2, #4]
    fih_rc = FIH_SUCCESS;
     f72:	f8d3 8000 	ldr.w	r8, [r3]
    rsp->br_image_off = boot_img_slot_off(state, active_slot);
     f76:	f8c9 2008 	str.w	r2, [r9, #8]
    rsp->br_hdr = boot_img_hdr(state, active_slot);
     f7a:	f8c9 6000 	str.w	r6, [r9]
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
     f7e:	2300      	movs	r3, #0
            flash_area_close(BOOT_IMG_AREA(state, BOOT_NUM_SLOTS - 1 - slot));
     f80:	2658      	movs	r6, #88	; 0x58
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
     f82:	f884 30b8 	strb.w	r3, [r4, #184]	; 0xb8
     f86:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
     f8a:	2b01      	cmp	r3, #1
     f8c:	f240 8144 	bls.w	1218 <FIH_LABEL_FIH_CALL_END_4004+0x2c>
    if (rc) {
        fih_rc = fih_int_encode(rc);
    }

    FIH_RET(fih_rc);
}
     f90:	2d00      	cmp	r5, #0
     f92:	bf14      	ite	ne
     f94:	4628      	movne	r0, r5
     f96:	4640      	moveq	r0, r8
     f98:	b015      	add	sp, #84	; 0x54
     f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (state->img_mask[BOOT_CURR_IMG(state)]) {
     f9e:	4423      	add	r3, r4
     fa0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
     fa4:	2b00      	cmp	r3, #0
     fa6:	f040 8106 	bne.w	11b6 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x1b6>
        boot_status_reset(&bs);
     faa:	a80a      	add	r0, sp, #40	; 0x28
     fac:	f009 f9e7 	bl	a37e <boot_status_reset>
        bs.swap_type = BOOT_SWAP_TYPE(state);
     fb0:	f894 00b8 	ldrb.w	r0, [r4, #184]	; 0xb8
     fb4:	1822      	adds	r2, r4, r0
     fb6:	f892 30b0 	ldrb.w	r3, [r2, #176]	; 0xb0
        switch (BOOT_SWAP_TYPE(state)) {
     fba:	2b04      	cmp	r3, #4
        bs.swap_type = BOOT_SWAP_TYPE(state);
     fbc:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
        switch (BOOT_SWAP_TYPE(state)) {
     fc0:	d807      	bhi.n	fd2 <FIH_LABEL_FIH_CALL_END_2365+0x1f2>
     fc2:	2b01      	cmp	r3, #1
     fc4:	d807      	bhi.n	fd6 <FIH_LABEL_FIH_CALL_END_2365+0x1f6>
     fc6:	f000 80af 	beq.w	1128 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x128>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
     fca:	23ff      	movs	r3, #255	; 0xff
     fcc:	f882 30b0 	strb.w	r3, [r2, #176]	; 0xb0
     fd0:	e0aa      	b.n	1128 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x128>
        switch (BOOT_SWAP_TYPE(state)) {
     fd2:	2b05      	cmp	r3, #5
     fd4:	e7f7      	b.n	fc6 <FIH_LABEL_FIH_CALL_END_2365+0x1e6>
            rc = BOOT_HOOK_CALL(boot_perform_update_hook, BOOT_HOOK_REGULAR,
     fd6:	fb07 4300 	mla	r3, r7, r0, r4
     fda:	4619      	mov	r1, r3
     fdc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
     fde:	312c      	adds	r1, #44	; 0x2c
     fe0:	f00a ffe4 	bl	bfac <boot_perform_update_hook>
            if (rc == BOOT_HOOK_REGULAR)
     fe4:	2801      	cmp	r0, #1
            rc = BOOT_HOOK_CALL(boot_perform_update_hook, BOOT_HOOK_REGULAR,
     fe6:	4605      	mov	r5, r0
            if (rc == BOOT_HOOK_REGULAR)
     fe8:	f040 809e 	bne.w	1128 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x128>
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
     fec:	4601      	mov	r1, r0
     fee:	f894 00b8 	ldrb.w	r0, [r4, #184]	; 0xb8
     ff2:	f009 f879 	bl	a0e8 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
     ff6:	a907      	add	r1, sp, #28
     ff8:	b2c0      	uxtb	r0, r0
     ffa:	f001 fe99 	bl	2d30 <flash_area_open>
    if (rc != 0) {
     ffe:	2800      	cmp	r0, #0
    1000:	f000 809a 	beq.w	1138 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x138>
    uint32_t src_size = 0;
    1004:	2500      	movs	r5, #0
    flash_area_close(fap);
    1006:	9807      	ldr	r0, [sp, #28]
    1008:	f00a f86d 	bl	b0e6 <flash_area_close>
    image_index = BOOT_CURR_IMG(state);
    100c:	f894 60b8 	ldrb.w	r6, [r4, #184]	; 0xb8
    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    1010:	2e00      	cmp	r6, #0
    1012:	f000 80c9 	beq.w	11a8 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x1a8>
    1016:	2e01      	cmp	r6, #1
    1018:	bf0c      	ite	eq
    101a:	2001      	moveq	r0, #1
    101c:	20ff      	movne	r0, #255	; 0xff
    101e:	a907      	add	r1, sp, #28
    1020:	f001 fe86 	bl	2d30 <flash_area_open>
    rc = flash_area_open(FLASH_AREA_IMAGE_SECONDARY(image_index),
    1024:	2e00      	cmp	r6, #0
    1026:	f000 80c1 	beq.w	11ac <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x1ac>
    102a:	2e01      	cmp	r6, #1
    102c:	bf0c      	ite	eq
    102e:	2008      	moveq	r0, #8
    1030:	20ff      	movne	r0, #255	; 0xff
    for (sect = 0, size = 0; sect < sect_count; sect++) {
    1032:	2600      	movs	r6, #0
    1034:	46b2      	mov	sl, r6
    rc = flash_area_open(FLASH_AREA_IMAGE_SECONDARY(image_index),
    1036:	a90e      	add	r1, sp, #56	; 0x38
    1038:	f001 fe7a 	bl	2d30 <flash_area_open>
    return BOOT_IMG(state, slot).num_sectors;
    103c:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    1040:	fb07 4303 	mla	r3, r7, r3, r4
    1044:	f8d3 b028 	ldr.w	fp, [r3, #40]	; 0x28
    for (sect = 0, size = 0; sect < sect_count; sect++) {
    1048:	45d3      	cmp	fp, sl
    104a:	d017      	beq.n	107c <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x7c>

static inline size_t
boot_img_sector_size(const struct boot_loader_state *state,
                     size_t slot, size_t sector)
{
    return flash_sector_get_size(&BOOT_IMG(state, slot).sectors[sector]);
    104c:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    return flash_area_erase(fap, off, sz);
    1050:	4631      	mov	r1, r6
    1052:	fb07 4303 	mla	r3, r7, r3, r4
	return fs->fs_off;
}

static inline uint32_t flash_sector_get_size(const struct flash_sector *fs)
{
	return fs->fs_size;
    1056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1058:	9807      	ldr	r0, [sp, #28]
    105a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    105e:	685a      	ldr	r2, [r3, #4]
    1060:	9202      	str	r2, [sp, #8]
    1062:	f00a f86b 	bl	b13c <flash_area_erase>
        if ((size + this_size) >= src_size) {
    1066:	9a02      	ldr	r2, [sp, #8]
    1068:	4416      	add	r6, r2
    106a:	42ae      	cmp	r6, r5
    106c:	f0c0 80a0 	bcc.w	11b0 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x1b0>
            size += BOOT_WRITE_SZ(state) - (size % BOOT_WRITE_SZ(state));
    1070:	f8d4 60b4 	ldr.w	r6, [r4, #180]	; 0xb4
    1074:	fbb5 f5f6 	udiv	r5, r5, r6
    1078:	fb06 6605 	mla	r6, r6, r5, r6
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    107c:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
    1080:	f009 f8e2 	bl	a248 <boot_trailer_sz>
    return BOOT_IMG(state, slot).num_sectors;
    1084:	f894 20b8 	ldrb.w	r2, [r4, #184]	; 0xb8
    return flash_sector_get_size(&BOOT_IMG(state, slot).sectors[sector]);
    1088:	fb07 4202 	mla	r2, r7, r2, r4
    108c:	6a53      	ldr	r3, [r2, #36]	; 0x24
    sector = boot_img_num_sectors(state, BOOT_PRIMARY_SLOT) - 1;
    108e:	6a92      	ldr	r2, [r2, #40]	; 0x28
	return fs->fs_off;
    1090:	6819      	ldr	r1, [r3, #0]
    1092:	3a01      	subs	r2, #1
    1094:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    sz = 0;
    1098:	2200      	movs	r2, #0
        sz += boot_img_sector_size(state, BOOT_PRIMARY_SLOT, sector);
    109a:	685d      	ldr	r5, [r3, #4]
    109c:	469c      	mov	ip, r3
    109e:	442a      	add	r2, r5
    } while (sz < trailer_sz);
    10a0:	4290      	cmp	r0, r2
    10a2:	f1a3 0308 	sub.w	r3, r3, #8
    10a6:	d8f8      	bhi.n	109a <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x9a>

static inline uint32_t
boot_img_sector_off(const struct boot_loader_state *state, size_t slot,
                    size_t sector)
{
    return flash_sector_get_off(&BOOT_IMG(state, slot).sectors[sector]) -
    10a8:	f8dc 3000 	ldr.w	r3, [ip]
    return flash_area_erase(fap, off, sz);
    10ac:	9807      	ldr	r0, [sp, #28]
    10ae:	1a59      	subs	r1, r3, r1
    10b0:	f00a f844 	bl	b13c <flash_area_erase>
    rc = boot_copy_region(state, fap_secondary_slot, fap_primary_slot, 0, 0, size);
    10b4:	2300      	movs	r3, #0
    10b6:	4620      	mov	r0, r4
    10b8:	9a07      	ldr	r2, [sp, #28]
    10ba:	990e      	ldr	r1, [sp, #56]	; 0x38
    10bc:	9601      	str	r6, [sp, #4]
    10be:	9300      	str	r3, [sp, #0]
    10c0:	f7ff fd4c 	bl	b5c <boot_copy_region>
    if (rc != 0) {
    10c4:	4605      	mov	r5, r0
    10c6:	bb78      	cbnz	r0, 1128 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x128>
    rc = boot_write_magic(fap_primary_slot);
    10c8:	9807      	ldr	r0, [sp, #28]
    10ca:	f005 f92f 	bl	632c <boot_write_magic>
    if (rc != 0) {
    10ce:	4605      	mov	r5, r0
    10d0:	bb50      	cbnz	r0, 1128 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x128>
    rc = BOOT_HOOK_CALL(boot_copy_region_post_hook, 0, BOOT_CURR_IMG(state),
    10d2:	f894 00b8 	ldrb.w	r0, [r4, #184]	; 0xb8
    10d6:	4632      	mov	r2, r6
    10d8:	fb07 4300 	mla	r3, r7, r0, r4
    10dc:	6a19      	ldr	r1, [r3, #32]
    10de:	f00a ff73 	bl	bfc8 <boot_copy_region_post_hook>
    if (rc != 0) {
    10e2:	4605      	mov	r5, r0
    10e4:	bb00      	cbnz	r0, 1128 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x128>
    10e6:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    return flash_area_erase(fap, off, sz);
    10ea:	4601      	mov	r1, r0
    10ec:	fb07 4303 	mla	r3, r7, r3, r4
	return fs->fs_size;
    10f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    10f2:	980e      	ldr	r0, [sp, #56]	; 0x38
    10f4:	685a      	ldr	r2, [r3, #4]
    10f6:	f00a f821 	bl	b13c <flash_area_erase>
    return BOOT_IMG(state, slot).num_sectors;
    10fa:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    return flash_sector_get_off(&BOOT_IMG(state, slot).sectors[sector]) -
    10fe:	fb07 4303 	mla	r3, r7, r3, r4
    last_sector = boot_img_num_sectors(state, BOOT_SECONDARY_SLOT) - 1;
    1102:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
    1106:	3b01      	subs	r3, #1
    1108:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
    110c:	eb02 00c3 	add.w	r0, r2, r3, lsl #3
    1110:	6813      	ldr	r3, [r2, #0]
    return flash_area_erase(fap, off, sz);
    1112:	6842      	ldr	r2, [r0, #4]
    1114:	1ac9      	subs	r1, r1, r3
    1116:	980e      	ldr	r0, [sp, #56]	; 0x38
    1118:	f00a f810 	bl	b13c <flash_area_erase>
    flash_area_close(fap_primary_slot);
    111c:	9807      	ldr	r0, [sp, #28]
    111e:	f009 ffe2 	bl	b0e6 <flash_area_close>
    flash_area_close(fap_secondary_slot);
    1122:	980e      	ldr	r0, [sp, #56]	; 0x38
    1124:	f009 ffdf 	bl	b0e6 <flash_area_close>
        if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
    1128:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    112c:	4423      	add	r3, r4
    112e:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
    1132:	2bff      	cmp	r3, #255	; 0xff
    1134:	d13f      	bne.n	11b6 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x1b6>
            FIH_PANIC;
    1136:	e7fe      	b.n	1136 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x136>
    return &BOOT_IMG(state, slot).hdr;
    1138:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    if (flash_area_read(fap, off, &info, sizeof(info))) {
    113c:	9807      	ldr	r0, [sp, #28]
    off = BOOT_TLV_OFF(boot_img_hdr(state, slot));
    113e:	fb07 4303 	mla	r3, r7, r3, r4
    1142:	8e9d      	ldrh	r5, [r3, #52]	; 0x34
    1144:	6b9e      	ldr	r6, [r3, #56]	; 0x38
    if (flash_area_read(fap, off, &info, sizeof(info))) {
    1146:	aa0e      	add	r2, sp, #56	; 0x38
    off = BOOT_TLV_OFF(boot_img_hdr(state, slot));
    1148:	442e      	add	r6, r5
    if (flash_area_read(fap, off, &info, sizeof(info))) {
    114a:	2304      	movs	r3, #4
    114c:	4631      	mov	r1, r6
    114e:	f009 ffcb 	bl	b0e8 <flash_area_read>
    1152:	2800      	cmp	r0, #0
    1154:	f47f af56 	bne.w	1004 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x4>
    1158:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    115c:	f8bd 2038 	ldrh.w	r2, [sp, #56]	; 0x38
    protect_tlv_size = boot_img_hdr(state, slot)->ih_protect_tlv_size;
    1160:	fb07 4303 	mla	r3, r7, r3, r4
    1164:	8edd      	ldrh	r5, [r3, #54]	; 0x36
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    1166:	f646 1308 	movw	r3, #26888	; 0x6908
    116a:	429a      	cmp	r2, r3
    116c:	d119      	bne.n	11a2 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x1a2>
        if (protect_tlv_size != info.it_tlv_tot) {
    116e:	f8bd 303a 	ldrh.w	r3, [sp, #58]	; 0x3a
    1172:	429d      	cmp	r5, r3
    1174:	f47f af46 	bne.w	1004 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x4>
        if (flash_area_read(fap, off + info.it_tlv_tot, &info, sizeof(info))) {
    1178:	2304      	movs	r3, #4
    117a:	9807      	ldr	r0, [sp, #28]
    117c:	aa0e      	add	r2, sp, #56	; 0x38
    117e:	19a9      	adds	r1, r5, r6
    1180:	f009 ffb2 	bl	b0e8 <flash_area_read>
    1184:	2800      	cmp	r0, #0
    1186:	f47f af3d 	bne.w	1004 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x4>
    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    118a:	f646 1307 	movw	r3, #26887	; 0x6907
    118e:	f8bd 2038 	ldrh.w	r2, [sp, #56]	; 0x38
    1192:	429a      	cmp	r2, r3
    1194:	f47f af36 	bne.w	1004 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x4>
    *size = off + protect_tlv_size + info.it_tlv_tot;
    1198:	f8bd 303a 	ldrh.w	r3, [sp, #58]	; 0x3a
    119c:	441d      	add	r5, r3
    119e:	4435      	add	r5, r6
    rc = 0;
    11a0:	e731      	b.n	1006 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x6>
    } else if (protect_tlv_size != 0) {
    11a2:	2d00      	cmp	r5, #0
    11a4:	d0f1      	beq.n	118a <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x18a>
    11a6:	e72d      	b.n	1004 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x4>
    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    11a8:	2004      	movs	r0, #4
    11aa:	e738      	b.n	101e <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x1e>
    rc = flash_area_open(FLASH_AREA_IMAGE_SECONDARY(image_index),
    11ac:	2002      	movs	r0, #2
    11ae:	e740      	b.n	1032 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x32>
    for (sect = 0, size = 0; sect < sect_count; sect++) {
    11b0:	f10a 0a01 	add.w	sl, sl, #1
    11b4:	e748      	b.n	1048 <CONFIG_NORDIC_QSPI_NOR_FLASH_LAYOUT_PAGE_SIZE+0x48>
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
    11b6:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    11ba:	3301      	adds	r3, #1
    11bc:	f884 30b8 	strb.w	r3, [r4, #184]	; 0xb8
    11c0:	e6ac      	b.n	f1c <FIH_LABEL_FIH_CALL_END_2365+0x13c>
        if (state->img_mask[BOOT_CURR_IMG(state)]) {
    11c2:	4423      	add	r3, r4
    11c4:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
    11c8:	b9a9      	cbnz	r1, 11f6 <FIH_LABEL_FIH_CALL_END_4004+0xa>
        if (BOOT_SWAP_TYPE(state) != BOOT_SWAP_TYPE_NONE) {
    11ca:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
    11ce:	2b01      	cmp	r3, #1
    11d0:	d007      	beq.n	11e2 <FIH_LABEL_FIH_CALL_START_3988>
            rc = boot_read_image_headers(state, false, &bs);
    11d2:	4620      	mov	r0, r4
    11d4:	aa0a      	add	r2, sp, #40	; 0x28
    11d6:	f009 f8a3 	bl	a320 <boot_read_image_headers>
            if (rc != 0) {
    11da:	4605      	mov	r5, r0
    11dc:	2800      	cmp	r0, #0
    11de:	f47f aece 	bne.w	f7e <FIH_LABEL_FIH_CALL_END_2365+0x19e>

000011e2 <FIH_LABEL_FIH_CALL_START_3988>:
            FIH_CALL(boot_validate_slot, fih_rc, state, BOOT_PRIMARY_SLOT, NULL);
    11e2:	2100      	movs	r1, #0
    11e4:	4620      	mov	r0, r4
    11e6:	f7ff fbf5 	bl	9d4 <boot_validate_slot.isra.0>
    11ea:	4680      	mov	r8, r0

000011ec <FIH_LABEL_FIH_CALL_END_4004>:
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    11ec:	6833      	ldr	r3, [r6, #0]
    11ee:	4283      	cmp	r3, r0
    11f0:	f47f aec5 	bne.w	f7e <FIH_LABEL_FIH_CALL_END_2365+0x19e>
        rc = boot_add_shared_data(state, BOOT_PRIMARY_SLOT);
    11f4:	2500      	movs	r5, #0
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
    11f6:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    11fa:	3301      	adds	r3, #1
    11fc:	f884 30b8 	strb.w	r3, [r4, #184]	; 0xb8
    1200:	e694      	b.n	f2c <FIH_LABEL_FIH_CALL_END_2365+0x14c>
        if (!state->img_mask[BOOT_CURR_IMG(state)]) {
    1202:	18e2      	adds	r2, r4, r3
    1204:	f892 20b9 	ldrb.w	r2, [r2, #185]	; 0xb9
    1208:	2a00      	cmp	r2, #0
    120a:	f43f aea1 	beq.w	f50 <FIH_LABEL_FIH_CALL_END_2365+0x170>
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
    120e:	3301      	adds	r3, #1
    1210:	e697      	b.n	f42 <FIH_LABEL_FIH_CALL_END_2365+0x162>
    1212:	bf00      	nop
    1214:	20002718 	.word	0x20002718
        if (state->img_mask[BOOT_CURR_IMG(state)]) {
    1218:	18e2      	adds	r2, r4, r3
    121a:	f892 20b9 	ldrb.w	r2, [r2, #185]	; 0xb9
    121e:	b95a      	cbnz	r2, 1238 <FIH_LABEL_FIH_CALL_END_4004+0x4c>
            flash_area_close(BOOT_IMG_AREA(state, BOOT_NUM_SLOTS - 1 - slot));
    1220:	fb06 4303 	mla	r3, r6, r3, r4
    1224:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
    1226:	f009 ff5e 	bl	b0e6 <flash_area_close>
    122a:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    122e:	fb06 4303 	mla	r3, r6, r3, r4
    1232:	6a18      	ldr	r0, [r3, #32]
    1234:	f009 ff57 	bl	b0e6 <flash_area_close>
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
    1238:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    123c:	3301      	adds	r3, #1
    123e:	f884 30b8 	strb.w	r3, [r4, #184]	; 0xb8
    1242:	e6a0      	b.n	f86 <FIH_LABEL_FIH_CALL_END_2365+0x1a6>

00001244 <boot_go>:
 *
 * @return                      FIH_SUCCESS on success; nonzero on failure.
 */
fih_int
boot_go(struct boot_rsp *rsp)
{
    1244:	b538      	push	{r3, r4, r5, lr}
void boot_state_clear(struct boot_loader_state *state)
{
    if (state != NULL) {
        memset(state, 0, sizeof(struct boot_loader_state));
    } else {
        memset(&boot_data, 0, sizeof(struct boot_loader_state));
    1246:	4d06      	ldr	r5, [pc, #24]	; (1260 <FIH_LABEL_FIH_CALL_END_4679+0x4>)
{
    1248:	4604      	mov	r4, r0
        memset(&boot_data, 0, sizeof(struct boot_loader_state));
    124a:	22bc      	movs	r2, #188	; 0xbc
    124c:	2100      	movs	r1, #0
    124e:	4628      	mov	r0, r5
    1250:	f00a faf2 	bl	b838 <memset>

00001254 <FIH_LABEL_FIH_CALL_START_4664>:
    FIH_CALL(context_boot_go, fih_rc, &boot_data, rsp);
    1254:	4621      	mov	r1, r4
    1256:	4628      	mov	r0, r5
    1258:	f7ff fcd6 	bl	c08 <context_boot_go>

0000125c <FIH_LABEL_FIH_CALL_END_4679>:
}
    125c:	bd38      	pop	{r3, r4, r5, pc}
    125e:	bf00      	nop
    1260:	2000271c 	.word	0x2000271c

00001264 <nrf_cleanup_peripheral>:
{
    nrf_clock_int_disable(NRF_CLOCK, 0xFFFFFFFF);
}

void nrf_cleanup_peripheral(void)
{
    1264:	b538      	push	{r3, r4, r5, lr}
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    1266:	2201      	movs	r2, #1
    p_reg->EVTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    1268:	f04f 34ff 	mov.w	r4, #4294967295
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
}

NRF_STATIC_INLINE void nrf_uarte_disable(NRF_UARTE_Type * p_reg)
{
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    126c:	2500      	movs	r5, #0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    126e:	4b1a      	ldr	r3, [pc, #104]	; (12d8 <nrf_cleanup_peripheral+0x74>)
#if defined(NRF_UARTE0)
    nrf_uarte_disable(NRF_UARTE0);
    nrf_uarte_int_disable(NRF_UARTE0, 0xFFFFFFFF);
#if defined(NRF_DPPIC)
    /* Clear all SUBSCRIBE configurations. */
    memset((uint8_t *)NRF_UARTE0 + NRF_UARTE_SUBSCRIBE_CONF_OFFS, 0, NRF_UARTE_SUBSCRIBE_CONF_SIZE);
    1270:	4629      	mov	r1, r5
    1272:	605a      	str	r2, [r3, #4]
    p_reg->EVTENCLR = mask;
    1274:	f8c3 4348 	str.w	r4, [r3, #840]	; 0x348
    p_reg->INTENCLR = mask;
    1278:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    127c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    1280:	605a      	str	r2, [r3, #4]
    p_reg->EVTENCLR = mask;
    1282:	f8c3 4348 	str.w	r4, [r3, #840]	; 0x348
    p_reg->INTENCLR = mask;
    1286:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    128a:	f5a3 4350 	sub.w	r3, r3, #53248	; 0xd000
    128e:	f8c3 5500 	str.w	r5, [r3, #1280]	; 0x500
    1292:	2280      	movs	r2, #128	; 0x80
    p_reg->INTENCLR = mask;
    1294:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    1298:	4810      	ldr	r0, [pc, #64]	; (12dc <nrf_cleanup_peripheral+0x78>)
    129a:	f00a facd 	bl	b838 <memset>
    /* Clear all PUBLISH configurations. */
    memset((uint8_t *)NRF_UARTE0 + NRF_UARTE_PUBLISH_CONF_OFFS, 0, NRF_UARTE_PUBLISH_CONF_SIZE);
    129e:	2280      	movs	r2, #128	; 0x80
    12a0:	4629      	mov	r1, r5
    12a2:	480f      	ldr	r0, [pc, #60]	; (12e0 <nrf_cleanup_peripheral+0x7c>)
    12a4:	f00a fac8 	bl	b838 <memset>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    12a8:	4b0e      	ldr	r3, [pc, #56]	; (12e4 <nrf_cleanup_peripheral+0x80>)
#if defined(NRF_UARTE1)
    nrf_uarte_disable(NRF_UARTE1);
    nrf_uarte_int_disable(NRF_UARTE1, 0xFFFFFFFF);
#if defined(NRF_DPPIC)
    /* Clear all SUBSCRIBE configurations. */
    memset((uint8_t *)NRF_UARTE1 + NRF_UARTE_SUBSCRIBE_CONF_OFFS, 0, NRF_UARTE_SUBSCRIBE_CONF_SIZE);
    12aa:	2280      	movs	r2, #128	; 0x80
    12ac:	f8c3 5500 	str.w	r5, [r3, #1280]	; 0x500
    12b0:	4629      	mov	r1, r5
    p_reg->INTENCLR = mask;
    12b2:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    12b6:	480c      	ldr	r0, [pc, #48]	; (12e8 <nrf_cleanup_peripheral+0x84>)
    12b8:	f00a fabe 	bl	b838 <memset>
    /* Clear all PUBLISH configurations. */
    memset((uint8_t *)NRF_UARTE1 + NRF_UARTE_PUBLISH_CONF_OFFS, 0, NRF_UARTE_PUBLISH_CONF_SIZE);
    12bc:	2280      	movs	r2, #128	; 0x80
    12be:	4629      	mov	r1, r5
    12c0:	480a      	ldr	r0, [pc, #40]	; (12ec <nrf_cleanup_peripheral+0x88>)
    12c2:	f00a fab9 	bl	b838 <memset>
    return ((p_reg->CHEN & (DPPIC_CHEN_CH0_Enabled << (DPPIC_CHEN_CH0_Pos + channel))) != 0);
}

NRF_STATIC_INLINE void nrf_dppi_channels_disable_all(NRF_DPPIC_Type * p_reg)
{
    p_reg->CHENCLR = 0xFFFFFFFFuL;
    12c6:	4b0a      	ldr	r3, [pc, #40]	; (12f0 <nrf_cleanup_peripheral+0x8c>)
    12c8:	f8c3 4508 	str.w	r4, [r3, #1288]	; 0x508
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_clock_int_disable(NRF_CLOCK_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    12cc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    12d0:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
#endif
#if defined(NRF_DPPIC)
    nrf_dppi_channels_disable_all(NRF_DPPIC);
#endif
    nrf_cleanup_clock();
}
    12d4:	bd38      	pop	{r3, r4, r5, pc}
    12d6:	bf00      	nop
    12d8:	50014000 	.word	0x50014000
    12dc:	50008080 	.word	0x50008080
    12e0:	50008180 	.word	0x50008180
    12e4:	50009000 	.word	0x50009000
    12e8:	50009080 	.word	0x50009080
    12ec:	50009180 	.word	0x50009180
    12f0:	50017000 	.word	0x50017000

000012f4 <base64_encode>:
/*
 * Encode a buffer into base64 format
 */
int base64_encode(uint8_t *dst, size_t dlen, size_t *olen, const uint8_t *src,
		  size_t slen)
{
    12f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    12f8:	4605      	mov	r5, r0
    12fa:	9807      	ldr	r0, [sp, #28]
	size_t i, n;
	int C1, C2, C3;
	uint8_t *p;

	if (slen == 0) {
    12fc:	b910      	cbnz	r0, 1304 <base64_encode+0x10>
		*olen = 0;
    12fe:	6010      	str	r0, [r2, #0]

	*olen = p - dst;
	*p = 0U;

	return 0;
}
    1300:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	n = slen / 3 + (slen % 3 != 0);
    1304:	2403      	movs	r4, #3
    1306:	fbb0 f4f4 	udiv	r4, r0, r4
    130a:	eb04 0744 	add.w	r7, r4, r4, lsl #1
    130e:	42b8      	cmp	r0, r7
    1310:	bf18      	it	ne
    1312:	3401      	addne	r4, #1
	if (n > (BASE64_SIZE_T_MAX - 1) / 4) {
    1314:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
    1318:	d305      	bcc.n	1326 <base64_encode+0x32>
		*olen = BASE64_SIZE_T_MAX;
    131a:	f04f 33ff 	mov.w	r3, #4294967295
    131e:	6013      	str	r3, [r2, #0]
		return -ENOMEM;
    1320:	f06f 000b 	mvn.w	r0, #11
    1324:	e7ec      	b.n	1300 <base64_encode+0xc>
	n *= 4;
    1326:	00a4      	lsls	r4, r4, #2
	if ((dlen < n + 1) || (!dst)) {
    1328:	3401      	adds	r4, #1
    132a:	428c      	cmp	r4, r1
    132c:	d800      	bhi.n	1330 <base64_encode+0x3c>
    132e:	b90d      	cbnz	r5, 1334 <base64_encode+0x40>
		*olen = n + 1;
    1330:	6014      	str	r4, [r2, #0]
    1332:	e7f5      	b.n	1320 <base64_encode+0x2c>
	for (i = 0, p = dst; i < n; i += 3) {
    1334:	462e      	mov	r6, r5
    1336:	2400      	movs	r4, #0
		*p++ = base64_enc_map[(C1 >> 2) & 0x3F];
    1338:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 13f0 <base64_encode+0xfc>
	for (i = 0, p = dst; i < n; i += 3) {
    133c:	42bc      	cmp	r4, r7
    133e:	4631      	mov	r1, r6
    1340:	469c      	mov	ip, r3
    1342:	f106 0604 	add.w	r6, r6, #4
    1346:	f103 0303 	add.w	r3, r3, #3
    134a:	d329      	bcc.n	13a0 <base64_encode+0xac>
	if (i < slen) {
    134c:	4284      	cmp	r4, r0
    134e:	d222      	bcs.n	1396 <base64_encode+0xa2>
		C2 = ((i + 1) < slen) ? *src++ : 0;
    1350:	3401      	adds	r4, #1
    1352:	4284      	cmp	r4, r0
    1354:	bf28      	it	cs
    1356:	2300      	movcs	r3, #0
		C1 = *src++;
    1358:	f89c 6000 	ldrb.w	r6, [ip]
		*p++ = base64_enc_map[(C1 >> 2) & 0x3F];
    135c:	4f24      	ldr	r7, [pc, #144]	; (13f0 <base64_encode+0xfc>)
		C2 = ((i + 1) < slen) ? *src++ : 0;
    135e:	bf38      	it	cc
    1360:	f89c 3001 	ldrbcc.w	r3, [ip, #1]
		*p++ = base64_enc_map[(C1 >> 2) & 0x3F];
    1364:	ea4f 0ca6 	mov.w	ip, r6, asr #2
    1368:	f817 c00c 	ldrb.w	ip, [r7, ip]
		if ((i + 1) < slen) {
    136c:	4284      	cmp	r4, r0
		*p++ = base64_enc_map[(C1 >> 2) & 0x3F];
    136e:	f881 c000 	strb.w	ip, [r1]
		*p++ = base64_enc_map[(((C1 & 3) << 4) + (C2 >> 4)) & 0x3F];
    1372:	eb07 1c13 	add.w	ip, r7, r3, lsr #4
			*p++ = '=';
    1376:	bf2f      	iteee	cs
    1378:	233d      	movcs	r3, #61	; 0x3d
			*p++ = base64_enc_map[((C2 & 15) << 2) & 0x3F];
    137a:	009b      	lslcc	r3, r3, #2
    137c:	f003 033c 	andcc.w	r3, r3, #60	; 0x3c
    1380:	5cfb      	ldrbcc	r3, [r7, r3]
		*p++ = base64_enc_map[(((C1 & 3) << 4) + (C2 >> 4)) & 0x3F];
    1382:	0136      	lsls	r6, r6, #4
    1384:	708b      	strb	r3, [r1, #2]
		*p++ = '=';
    1386:	233d      	movs	r3, #61	; 0x3d
		*p++ = base64_enc_map[(((C1 & 3) << 4) + (C2 >> 4)) & 0x3F];
    1388:	f006 0630 	and.w	r6, r6, #48	; 0x30
    138c:	f81c 6006 	ldrb.w	r6, [ip, r6]
		*p++ = '=';
    1390:	70cb      	strb	r3, [r1, #3]
		*p++ = base64_enc_map[(((C1 & 3) << 4) + (C2 >> 4)) & 0x3F];
    1392:	704e      	strb	r6, [r1, #1]
		*p++ = '=';
    1394:	3104      	adds	r1, #4
	*p = 0U;
    1396:	2000      	movs	r0, #0
	*olen = p - dst;
    1398:	1b4d      	subs	r5, r1, r5
    139a:	6015      	str	r5, [r2, #0]
	*p = 0U;
    139c:	7008      	strb	r0, [r1, #0]
	return 0;
    139e:	e7af      	b.n	1300 <base64_encode+0xc>
		C1 = *src++;
    13a0:	f813 cc03 	ldrb.w	ip, [r3, #-3]
		C2 = *src++;
    13a4:	f813 1c02 	ldrb.w	r1, [r3, #-2]
		*p++ = base64_enc_map[(C1 >> 2) & 0x3F];
    13a8:	ea4f 09ac 	mov.w	r9, ip, asr #2
    13ac:	f81e 9009 	ldrb.w	r9, [lr, r9]
		*p++ = base64_enc_map[(((C1 &  3) << 4) + (C2 >> 4)) & 0x3F];
    13b0:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
		C3 = *src++;
    13b4:	f813 8c01 	ldrb.w	r8, [r3, #-1]
		*p++ = base64_enc_map[(((C1 &  3) << 4) + (C2 >> 4)) & 0x3F];
    13b8:	f00c 0c30 	and.w	ip, ip, #48	; 0x30
		*p++ = base64_enc_map[(C1 >> 2) & 0x3F];
    13bc:	f806 9c04 	strb.w	r9, [r6, #-4]
		*p++ = base64_enc_map[(((C1 &  3) << 4) + (C2 >> 4)) & 0x3F];
    13c0:	eb0e 1911 	add.w	r9, lr, r1, lsr #4
    13c4:	f819 c00c 	ldrb.w	ip, [r9, ip]
		*p++ = base64_enc_map[(((C2 & 15) << 2) + (C3 >> 6)) & 0x3F];
    13c8:	0089      	lsls	r1, r1, #2
		*p++ = base64_enc_map[(((C1 &  3) << 4) + (C2 >> 4)) & 0x3F];
    13ca:	f806 cc03 	strb.w	ip, [r6, #-3]
		*p++ = base64_enc_map[(((C2 & 15) << 2) + (C3 >> 6)) & 0x3F];
    13ce:	f001 013c 	and.w	r1, r1, #60	; 0x3c
    13d2:	eb0e 1c98 	add.w	ip, lr, r8, lsr #6
    13d6:	f81c 1001 	ldrb.w	r1, [ip, r1]
		*p++ = base64_enc_map[C3 & 0x3F];
    13da:	f008 083f 	and.w	r8, r8, #63	; 0x3f
		*p++ = base64_enc_map[(((C2 & 15) << 2) + (C3 >> 6)) & 0x3F];
    13de:	f806 1c02 	strb.w	r1, [r6, #-2]
		*p++ = base64_enc_map[C3 & 0x3F];
    13e2:	f81e 1008 	ldrb.w	r1, [lr, r8]
	for (i = 0, p = dst; i < n; i += 3) {
    13e6:	3403      	adds	r4, #3
		*p++ = base64_enc_map[C3 & 0x3F];
    13e8:	f806 1c01 	strb.w	r1, [r6, #-1]
	for (i = 0, p = dst; i < n; i += 3) {
    13ec:	e7a6      	b.n	133c <base64_encode+0x48>
    13ee:	bf00      	nop
    13f0:	0000ed4f 	.word	0x0000ed4f

000013f4 <base64_decode>:
/*
 * Decode a base64-formatted buffer
 */
int base64_decode(uint8_t *dst, size_t dlen, size_t *olen, const uint8_t *src,
		  size_t slen)
{
    13f4:	468c      	mov	ip, r1
	size_t i, n;
	uint32_t j, x;
	uint8_t *p;

	/* First pass: check for validity and get output length */
	for (i = n = j = 0U; i < slen; i++) {
    13f6:	2100      	movs	r1, #0
{
    13f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    13fc:	4607      	mov	r7, r0
	for (i = n = j = 0U; i < slen; i++) {
    13fe:	460d      	mov	r5, r1
    1400:	4608      	mov	r0, r1
{
    1402:	9e07      	ldr	r6, [sp, #28]

		if (src[i] == '=' && ++j > 2) {
			return -EINVAL;
		}

		if (src[i] > 127 || base64_dec_map[src[i]] == 127U) {
    1404:	f8df 8118 	ldr.w	r8, [pc, #280]	; 1520 <base64_decode+0x12c>
	for (i = n = j = 0U; i < slen; i++) {
    1408:	42b5      	cmp	r5, r6
    140a:	d30a      	bcc.n	1422 <base64_decode+0x2e>
    140c:	462e      	mov	r6, r5
    140e:	e004      	b.n	141a <base64_decode+0x26>
			++i;
    1410:	3501      	adds	r5, #1
		while (i < slen && src[i] == ' ') {
    1412:	42ae      	cmp	r6, r5
			++x;
    1414:	f10e 0e01 	add.w	lr, lr, #1
		while (i < slen && src[i] == ' ') {
    1418:	d105      	bne.n	1426 <base64_decode+0x32>
		}

		n++;
	}

	if (n == 0) {
    141a:	bb90      	cbnz	r0, 1482 <base64_decode+0x8e>
		*olen = 0;
    141c:	6010      	str	r0, [r2, #0]
	}

	*olen = p - dst;

	return 0;
}
    141e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		x = 0U;
    1422:	f04f 0e00 	mov.w	lr, #0
		while (i < slen && src[i] == ' ') {
    1426:	5d5c      	ldrb	r4, [r3, r5]
    1428:	2c20      	cmp	r4, #32
    142a:	d0f1      	beq.n	1410 <base64_decode+0x1c>
		if (i == slen) {
    142c:	42ae      	cmp	r6, r5
    142e:	d0f4      	beq.n	141a <base64_decode+0x26>
		if ((slen - i) >= 2 && src[i] == '\r' && src[i + 1] == '\n') {
    1430:	eba6 0905 	sub.w	r9, r6, r5
    1434:	f1b9 0f01 	cmp.w	r9, #1
    1438:	d013      	beq.n	1462 <base64_decode+0x6e>
    143a:	2c0d      	cmp	r4, #13
    143c:	d111      	bne.n	1462 <base64_decode+0x6e>
    143e:	eb03 0905 	add.w	r9, r3, r5
    1442:	f899 9001 	ldrb.w	r9, [r9, #1]
    1446:	f1b9 0f0a 	cmp.w	r9, #10
		if (src[i] == '\n') {
    144a:	d018      	beq.n	147e <base64_decode+0x8a>
		if (x != 0U) {
    144c:	f1be 0f00 	cmp.w	lr, #0
    1450:	d104      	bne.n	145c <base64_decode+0x68>
		if (src[i] == '=' && ++j > 2) {
    1452:	2c3d      	cmp	r4, #61	; 0x3d
    1454:	d107      	bne.n	1466 <base64_decode+0x72>
    1456:	3101      	adds	r1, #1
    1458:	2902      	cmp	r1, #2
    145a:	d907      	bls.n	146c <base64_decode+0x78>
			return -EINVAL;
    145c:	f06f 0015 	mvn.w	r0, #21
    1460:	e7dd      	b.n	141e <base64_decode+0x2a>
		if (src[i] == '\n') {
    1462:	2c0a      	cmp	r4, #10
    1464:	e7f1      	b.n	144a <base64_decode+0x56>
		if (src[i] > 127 || base64_dec_map[src[i]] == 127U) {
    1466:	f014 0f80 	tst.w	r4, #128	; 0x80
    146a:	d1f7      	bne.n	145c <base64_decode+0x68>
    146c:	f818 4004 	ldrb.w	r4, [r8, r4]
    1470:	2c7f      	cmp	r4, #127	; 0x7f
    1472:	d0f3      	beq.n	145c <base64_decode+0x68>
		if (base64_dec_map[src[i]] < 64 && j != 0U) {
    1474:	2c3f      	cmp	r4, #63	; 0x3f
    1476:	d801      	bhi.n	147c <base64_decode+0x88>
    1478:	2900      	cmp	r1, #0
    147a:	d1ef      	bne.n	145c <base64_decode+0x68>
		n++;
    147c:	3001      	adds	r0, #1
	for (i = n = j = 0U; i < slen; i++) {
    147e:	3501      	adds	r5, #1
    1480:	e7c2      	b.n	1408 <base64_decode+0x14>
	n = (6 * (n >> 3)) + ((6 * (n & 0x7) + 7) >> 3);
    1482:	f04f 0e06 	mov.w	lr, #6
    1486:	f000 0507 	and.w	r5, r0, #7
    148a:	08c4      	lsrs	r4, r0, #3
    148c:	fb0e f505 	mul.w	r5, lr, r5
    1490:	fb0e f404 	mul.w	r4, lr, r4
    1494:	3507      	adds	r5, #7
	n -= j;
    1496:	1a64      	subs	r4, r4, r1
    1498:	eb04 04d5 	add.w	r4, r4, r5, lsr #3
	if (dst == NULL || dlen < n) {
    149c:	b18f      	cbz	r7, 14c2 <base64_decode+0xce>
    149e:	4564      	cmp	r4, ip
    14a0:	d80f      	bhi.n	14c2 <base64_decode+0xce>
	for (j = 3U, n = x = 0U, p = dst; i > 0; i--, src++) {
    14a2:	2400      	movs	r4, #0
    14a4:	469c      	mov	ip, r3
    14a6:	441e      	add	r6, r3
    14a8:	2003      	movs	r0, #3
	if (dst == NULL || dlen < n) {
    14aa:	463b      	mov	r3, r7
	for (j = 3U, n = x = 0U, p = dst; i > 0; i--, src++) {
    14ac:	4621      	mov	r1, r4
		j -= (base64_dec_map[*src] == 64U);
    14ae:	f8df e070 	ldr.w	lr, [pc, #112]	; 1520 <base64_decode+0x12c>
		if (*src == '\r' || *src == '\n' || *src == ' ') {
    14b2:	f8df 8070 	ldr.w	r8, [pc, #112]	; 1524 <base64_decode+0x130>
	for (j = 3U, n = x = 0U, p = dst; i > 0; i--, src++) {
    14b6:	4566      	cmp	r6, ip
    14b8:	d107      	bne.n	14ca <base64_decode+0xd6>
	*olen = p - dst;
    14ba:	1bdb      	subs	r3, r3, r7
	return 0;
    14bc:	2000      	movs	r0, #0
	*olen = p - dst;
    14be:	6013      	str	r3, [r2, #0]
	return 0;
    14c0:	e7ad      	b.n	141e <base64_decode+0x2a>
		return -ENOMEM;
    14c2:	f06f 000b 	mvn.w	r0, #11
		*olen = n;
    14c6:	6014      	str	r4, [r2, #0]
		return -ENOMEM;
    14c8:	e7a9      	b.n	141e <base64_decode+0x2a>
		if (*src == '\r' || *src == '\n' || *src == ' ') {
    14ca:	f81c 9b01 	ldrb.w	r9, [ip], #1
    14ce:	f1a9 050a 	sub.w	r5, r9, #10
    14d2:	b2ed      	uxtb	r5, r5
    14d4:	2d16      	cmp	r5, #22
    14d6:	d803      	bhi.n	14e0 <base64_decode+0xec>
    14d8:	fa28 f505 	lsr.w	r5, r8, r5
    14dc:	07ed      	lsls	r5, r5, #31
    14de:	d4ea      	bmi.n	14b6 <base64_decode+0xc2>
		j -= (base64_dec_map[*src] == 64U);
    14e0:	f81e 5009 	ldrb.w	r5, [lr, r9]
		if (++n == 4) {
    14e4:	3101      	adds	r1, #1
		j -= (base64_dec_map[*src] == 64U);
    14e6:	2d40      	cmp	r5, #64	; 0x40
    14e8:	bf08      	it	eq
    14ea:	3801      	subeq	r0, #1
		x  = (x << 6) | (base64_dec_map[*src] & 0x3F);
    14ec:	f005 053f 	and.w	r5, r5, #63	; 0x3f
		if (++n == 4) {
    14f0:	2904      	cmp	r1, #4
		x  = (x << 6) | (base64_dec_map[*src] & 0x3F);
    14f2:	ea45 1484 	orr.w	r4, r5, r4, lsl #6
		if (++n == 4) {
    14f6:	d1de      	bne.n	14b6 <base64_decode+0xc2>
			if (j > 0) {
    14f8:	b178      	cbz	r0, 151a <base64_decode+0x126>
				*p++ = (unsigned char)(x >> 16);
    14fa:	0c21      	lsrs	r1, r4, #16
			if (j > 1) {
    14fc:	2801      	cmp	r0, #1
				*p++ = (unsigned char)(x >> 16);
    14fe:	7019      	strb	r1, [r3, #0]
			if (j > 1) {
    1500:	d102      	bne.n	1508 <base64_decode+0x114>
				*p++ = (unsigned char)(x >> 16);
    1502:	3301      	adds	r3, #1
			n = 0;
    1504:	2100      	movs	r1, #0
    1506:	e7d6      	b.n	14b6 <base64_decode+0xc2>
			if (j > 2) {
    1508:	2802      	cmp	r0, #2
				*p++ = (unsigned char)(x >> 8);
    150a:	ea4f 2114 	mov.w	r1, r4, lsr #8
    150e:	7059      	strb	r1, [r3, #1]
				*p++ = (unsigned char)(x);
    1510:	bf16      	itet	ne
    1512:	709c      	strbne	r4, [r3, #2]
				*p++ = (unsigned char)(x >> 8);
    1514:	3302      	addeq	r3, #2
				*p++ = (unsigned char)(x);
    1516:	3303      	addne	r3, #3
    1518:	e7f4      	b.n	1504 <base64_decode+0x110>
			n = 0;
    151a:	4601      	mov	r1, r0
	for (j = 3U, n = x = 0U, p = dst; i > 0; i--, src++) {
    151c:	e7cb      	b.n	14b6 <base64_decode+0xc2>
    151e:	bf00      	nop
    1520:	0000eccf 	.word	0x0000eccf
    1524:	00400009 	.word	0x00400009

00001528 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1528:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    152c:	f8b0 9018 	ldrh.w	r9, [r0, #24]
{
    1530:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1532:	f019 0808 	ands.w	r8, r9, #8
{
    1536:	4693      	mov	fp, r2
	if (processing) {
    1538:	d00d      	beq.n	1556 <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
    153a:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    153c:	bf0c      	ite	eq
    153e:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    1542:	f049 0920 	orrne.w	r9, r9, #32
    1546:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    154a:	f38b 8811 	msr	BASEPRI, fp
    154e:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    1552:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1556:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    155a:	2902      	cmp	r1, #2
    155c:	d107      	bne.n	156e <process_event+0x46>
			evt = process_recheck(mgr);
    155e:	4620      	mov	r0, r4
    1560:	f008 ffcf 	bl	a502 <process_recheck>
		if (evt == EVT_NOP) {
    1564:	2800      	cmp	r0, #0
    1566:	d0f0      	beq.n	154a <process_event+0x22>
		if (evt == EVT_COMPLETE) {
    1568:	2801      	cmp	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    156a:	8b23      	ldrh	r3, [r4, #24]
		if (evt == EVT_COMPLETE) {
    156c:	d14e      	bne.n	160c <process_event+0xe4>
			res = mgr->last_res;
    156e:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1570:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
    1572:	2f00      	cmp	r7, #0
    1574:	da15      	bge.n	15a2 <process_event+0x7a>
		*clients = mgr->clients;
    1576:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1578:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
    157c:	e9c4 8800 	strd	r8, r8, [r4]
    1580:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    1584:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
    1586:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1588:	8b21      	ldrh	r1, [r4, #24]
    158a:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    158e:	45ca      	cmp	sl, r9
    1590:	d002      	beq.n	1598 <process_event+0x70>
		if (do_monitors
    1592:	68a3      	ldr	r3, [r4, #8]
    1594:	2b00      	cmp	r3, #0
    1596:	d15a      	bne.n	164e <process_event+0x126>
		    || !sys_slist_is_empty(&clients)
    1598:	b90d      	cbnz	r5, 159e <process_event+0x76>
		    || (transit != NULL)) {
    159a:	2e00      	cmp	r6, #0
    159c:	d071      	beq.n	1682 <process_event+0x15a>
    159e:	2300      	movs	r3, #0
    15a0:	e056      	b.n	1650 <process_event+0x128>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    15a2:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    15a6:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    15a8:	2a01      	cmp	r2, #1
    15aa:	d81e      	bhi.n	15ea <process_event+0xc2>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    15ac:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
    15b0:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
    15b2:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    15b4:	b289      	uxth	r1, r1
    15b6:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    15ba:	d10a      	bne.n	15d2 <process_event+0xaa>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    15bc:	b13d      	cbz	r5, 15ce <process_event+0xa6>
    15be:	462a      	mov	r2, r5
    15c0:	8b63      	ldrh	r3, [r4, #26]

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
    15c2:	6812      	ldr	r2, [r2, #0]
				mgr->refs += 1U;
    15c4:	3301      	adds	r3, #1
    15c6:	b29b      	uxth	r3, r3
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    15c8:	2a00      	cmp	r2, #0
    15ca:	d1fa      	bne.n	15c2 <process_event+0x9a>
    15cc:	8363      	strh	r3, [r4, #26]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    15ce:	f041 0102 	orr.w	r1, r1, #2
		if (process_recheck(mgr) != EVT_NOP) {
    15d2:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
    15d4:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    15d6:	f008 ff94 	bl	a502 <process_recheck>
    15da:	4606      	mov	r6, r0
    15dc:	2800      	cmp	r0, #0
    15de:	d0d3      	beq.n	1588 <process_event+0x60>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    15e0:	8b23      	ldrh	r3, [r4, #24]
    15e2:	f043 0320 	orr.w	r3, r3, #32
    15e6:	8323      	strh	r3, [r4, #24]
    15e8:	e7cd      	b.n	1586 <process_event+0x5e>
	} else if (state == ONOFF_STATE_TO_OFF) {
    15ea:	2b04      	cmp	r3, #4
    15ec:	d10c      	bne.n	1608 <process_event+0xe0>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    15ee:	f021 0107 	bic.w	r1, r1, #7
    15f2:	b289      	uxth	r1, r1
		if (process_recheck(mgr) != EVT_NOP) {
    15f4:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
    15f6:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    15f8:	f008 ff83 	bl	a502 <process_recheck>
    15fc:	4605      	mov	r5, r0
    15fe:	2800      	cmp	r0, #0
    1600:	d0c1      	beq.n	1586 <process_event+0x5e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1602:	f041 0120 	orr.w	r1, r1, #32
    1606:	8321      	strh	r1, [r4, #24]
    1608:	2500      	movs	r5, #0
    160a:	e7bc      	b.n	1586 <process_event+0x5e>
		} else if (evt == EVT_START) {
    160c:	2803      	cmp	r0, #3
    160e:	d109      	bne.n	1624 <process_event+0xfc>
			transit = mgr->transitions->start;
    1610:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1612:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
    1616:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1618:	f043 0306 	orr.w	r3, r3, #6
}
    161c:	2500      	movs	r5, #0
	mgr->flags = (state & ONOFF_STATE_MASK)
    161e:	8323      	strh	r3, [r4, #24]
		res = 0;
    1620:	462f      	mov	r7, r5
    1622:	e7b1      	b.n	1588 <process_event+0x60>
		} else if (evt == EVT_STOP) {
    1624:	2804      	cmp	r0, #4
    1626:	d106      	bne.n	1636 <process_event+0x10e>
			transit = mgr->transitions->stop;
    1628:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    162a:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
    162e:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1630:	f043 0304 	orr.w	r3, r3, #4
    1634:	e7f2      	b.n	161c <process_event+0xf4>
		} else if (evt == EVT_RESET) {
    1636:	2805      	cmp	r0, #5
    1638:	d106      	bne.n	1648 <process_event+0x120>
			transit = mgr->transitions->reset;
    163a:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    163c:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
    1640:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1642:	f043 0305 	orr.w	r3, r3, #5
    1646:	e7e9      	b.n	161c <process_event+0xf4>
    1648:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    164a:	462e      	mov	r6, r5
    164c:	e7e8      	b.n	1620 <process_event+0xf8>
				   && !sys_slist_is_empty(&mgr->monitors);
    164e:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    1650:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    1654:	8321      	strh	r1, [r4, #24]
    1656:	f38b 8811 	msr	BASEPRI, fp
    165a:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    165e:	b9fb      	cbnz	r3, 16a0 <process_event+0x178>
	while (!sys_slist_is_empty(list)) {
    1660:	bb85      	cbnz	r5, 16c4 <process_event+0x19c>
			if (transit != NULL) {
    1662:	b116      	cbz	r6, 166a <process_event+0x142>
				transit(mgr, transition_complete);
    1664:	4620      	mov	r0, r4
    1666:	491f      	ldr	r1, [pc, #124]	; (16e4 <process_event+0x1bc>)
    1668:	47b0      	blx	r6
	__asm__ volatile(
    166a:	f04f 0320 	mov.w	r3, #32
    166e:	f3ef 8b11 	mrs	fp, BASEPRI
    1672:	f383 8812 	msr	BASEPRI_MAX, r3
    1676:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    167a:	8b23      	ldrh	r3, [r4, #24]
    167c:	f023 0308 	bic.w	r3, r3, #8
    1680:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    1682:	8b23      	ldrh	r3, [r4, #24]
    1684:	06da      	lsls	r2, r3, #27
    1686:	d525      	bpl.n	16d4 <process_event+0x1ac>
			evt = EVT_COMPLETE;
    1688:	2101      	movs	r1, #1
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    168a:	f023 0310 	bic.w	r3, r3, #16
    168e:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
    1690:	f8b4 9018 	ldrh.w	r9, [r4, #24]
    1694:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    1698:	2900      	cmp	r1, #0
    169a:	f47f af5e 	bne.w	155a <process_event+0x32>
out:
    169e:	e754      	b.n	154a <process_event+0x22>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    16a0:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    16a2:	2900      	cmp	r1, #0
    16a4:	d0dc      	beq.n	1660 <process_event+0x138>
	return node->next;
    16a6:	f8d1 9000 	ldr.w	r9, [r1]
		mon->callback(mgr, mon, state, res);
    16aa:	463b      	mov	r3, r7
    16ac:	4652      	mov	r2, sl
    16ae:	4620      	mov	r0, r4
    16b0:	f8d1 b004 	ldr.w	fp, [r1, #4]
    16b4:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    16b6:	f1b9 0f00 	cmp.w	r9, #0
    16ba:	d0d1      	beq.n	1660 <process_event+0x138>
    16bc:	4649      	mov	r1, r9
    16be:	f8d9 9000 	ldr.w	r9, [r9]
    16c2:	e7f2      	b.n	16aa <process_event+0x182>
    16c4:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    16c6:	463b      	mov	r3, r7
    16c8:	4652      	mov	r2, sl
    16ca:	4620      	mov	r0, r4
    16cc:	682d      	ldr	r5, [r5, #0]
    16ce:	f008 ff34 	bl	a53a <notify_one>
    16d2:	e7c5      	b.n	1660 <process_event+0x138>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    16d4:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    16d8:	bf1e      	ittt	ne
    16da:	f023 0320 	bicne.w	r3, r3, #32
			evt = EVT_RECHECK;
    16de:	2102      	movne	r1, #2
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    16e0:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
    16e2:	e7d5      	b.n	1690 <process_event+0x168>
    16e4:	0000a567 	.word	0x0000a567

000016e8 <z_cbvprintf_impl>:
 *
 * @return printed byte count if CONFIG_CBPRINTF_LIBC_SUBSTS is set
 */
int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fmt,
		     va_list ap, uint32_t flags)
{
    16e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    16ec:	468a      	mov	sl, r1
	size_t count = 0;
    16ee:	f04f 0900 	mov.w	r9, #0
{
    16f2:	b08f      	sub	sp, #60	; 0x3c
    16f4:	461d      	mov	r5, r3

	const bool tagged_ap = (flags & Z_CBVPRINTF_PROCESS_FLAG_TAGGED_ARGS)
			       == Z_CBVPRINTF_PROCESS_FLAG_TAGGED_ARGS;

	/* we pre-increment in the loop  afterwards */
	fmt--;
    16f6:	1e53      	subs	r3, r2, #1
{
    16f8:	9001      	str	r0, [sp, #4]
	fmt--;
    16fa:	9302      	str	r3, [sp, #8]

start:
	while (*++fmt != '%') {
    16fc:	9b02      	ldr	r3, [sp, #8]
    16fe:	7858      	ldrb	r0, [r3, #1]
    1700:	1c5c      	adds	r4, r3, #1
    1702:	2825      	cmp	r0, #37	; 0x25
    1704:	d121      	bne.n	174a <z_cbvprintf_impl+0x62>
	min_width = -1;
	precision = -1;
	prefix = "";
	padding_mode = 0;
	length_mod = 0;
	special = 0;
    1706:	f04f 0c00 	mov.w	ip, #0
	precision = -1;
    170a:	f04f 37ff 	mov.w	r7, #4294967295

	for (fmt++ ; ; fmt++) {
    170e:	4618      	mov	r0, r3
	length_mod = 0;
    1710:	4661      	mov	r1, ip
	min_width = -1;
    1712:	463c      	mov	r4, r7
				precision = 10 * precision + *fmt - '0';
			} else {
				if (min_width < 0) {
					min_width = 0;
				}
				min_width = 10 * min_width + *fmt - '0';
    1714:	260a      	movs	r6, #10
	for (fmt++ ; ; fmt++) {
    1716:	3002      	adds	r0, #2
	padding_mode = 0;
    1718:	f8cd c00c 	str.w	ip, [sp, #12]
		switch (*fmt) {
    171c:	7802      	ldrb	r2, [r0, #0]
    171e:	9002      	str	r0, [sp, #8]
    1720:	2a39      	cmp	r2, #57	; 0x39
    1722:	f100 0001 	add.w	r0, r0, #1
    1726:	d859      	bhi.n	17dc <z_cbvprintf_impl+0xf4>
    1728:	2a1f      	cmp	r2, #31
    172a:	d818      	bhi.n	175e <z_cbvprintf_impl+0x76>
    172c:	2a00      	cmp	r2, #0
    172e:	f000 81f7 	beq.w	1b20 <CONFIG_USB_DEVICE_VID+0x20b>
			precision = 0;
			break;
		}

		default:
			OUTC('%');
    1732:	4651      	mov	r1, sl
    1734:	9b01      	ldr	r3, [sp, #4]
    1736:	2025      	movs	r0, #37	; 0x25
    1738:	4798      	blx	r3
			OUTC(*fmt);
    173a:	9b02      	ldr	r3, [sp, #8]
    173c:	4651      	mov	r1, sl
    173e:	7818      	ldrb	r0, [r3, #0]
    1740:	9b01      	ldr	r3, [sp, #4]
    1742:	4798      	blx	r3
    1744:	f109 0902 	add.w	r9, r9, #2
			goto start;
    1748:	e7d8      	b.n	16fc <z_cbvprintf_impl+0x14>
		if (*fmt == '\0') {
    174a:	2800      	cmp	r0, #0
    174c:	f000 81e8 	beq.w	1b20 <CONFIG_USB_DEVICE_VID+0x20b>
		OUTC(*fmt);
    1750:	4651      	mov	r1, sl
    1752:	9b01      	ldr	r3, [sp, #4]
    1754:	4798      	blx	r3
    1756:	f109 0901 	add.w	r9, r9, #1
	while (*++fmt != '%') {
    175a:	9402      	str	r4, [sp, #8]
    175c:	e7ce      	b.n	16fc <z_cbvprintf_impl+0x14>
		switch (*fmt) {
    175e:	f1a2 0320 	sub.w	r3, r2, #32
    1762:	2b19      	cmp	r3, #25
    1764:	d8e5      	bhi.n	1732 <z_cbvprintf_impl+0x4a>
    1766:	f20f 0e08 	addw	lr, pc, #8
    176a:	f85e f023 	ldr.w	pc, [lr, r3, lsl #2]
    176e:	bf00      	nop
    1770:	000017d9 	.word	0x000017d9
    1774:	00001733 	.word	0x00001733
    1778:	00001733 	.word	0x00001733
    177c:	000017d9 	.word	0x000017d9
    1780:	00001733 	.word	0x00001733
    1784:	0000185d 	.word	0x0000185d
    1788:	00001733 	.word	0x00001733
    178c:	00001733 	.word	0x00001733
    1790:	00001733 	.word	0x00001733
    1794:	00001733 	.word	0x00001733
    1798:	0000189f 	.word	0x0000189f
    179c:	000017d9 	.word	0x000017d9
    17a0:	00001733 	.word	0x00001733
    17a4:	000018b3 	.word	0x000018b3
    17a8:	0000186b 	.word	0x0000186b
    17ac:	00001733 	.word	0x00001733
    17b0:	00001877 	.word	0x00001877
    17b4:	00001893 	.word	0x00001893
    17b8:	00001893 	.word	0x00001893
    17bc:	00001893 	.word	0x00001893
    17c0:	00001893 	.word	0x00001893
    17c4:	00001893 	.word	0x00001893
    17c8:	00001893 	.word	0x00001893
    17cc:	00001893 	.word	0x00001893
    17d0:	00001893 	.word	0x00001893
    17d4:	00001893 	.word	0x00001893
    17d8:	4694      	mov	ip, r2
    17da:	e79f      	b.n	171c <z_cbvprintf_impl+0x34>
    17dc:	2a58      	cmp	r2, #88	; 0x58
    17de:	f000 811b 	beq.w	1a18 <CONFIG_USB_DEVICE_VID+0x103>
    17e2:	f1a2 0363 	sub.w	r3, r2, #99	; 0x63
    17e6:	fa5f fe83 	uxtb.w	lr, r3
    17ea:	f1be 0f17 	cmp.w	lr, #23
    17ee:	d8a0      	bhi.n	1732 <z_cbvprintf_impl+0x4a>
    17f0:	2b17      	cmp	r3, #23
    17f2:	d89e      	bhi.n	1732 <z_cbvprintf_impl+0x4a>
    17f4:	f20f 0e04 	addw	lr, pc, #4
    17f8:	f85e f023 	ldr.w	pc, [lr, r3, lsl #2]
    17fc:	00001a7b 	.word	0x00001a7b
    1800:	000018d9 	.word	0x000018d9
    1804:	00001733 	.word	0x00001733
    1808:	00001733 	.word	0x00001733
    180c:	00001733 	.word	0x00001733
    1810:	000018b9 	.word	0x000018b9
    1814:	000018d9 	.word	0x000018d9
    1818:	00001733 	.word	0x00001733
    181c:	00001733 	.word	0x00001733
    1820:	000018b9 	.word	0x000018b9
    1824:	00001733 	.word	0x00001733
    1828:	00001733 	.word	0x00001733
    182c:	00001733 	.word	0x00001733
    1830:	000019c3 	.word	0x000019c3
    1834:	00001733 	.word	0x00001733
    1838:	00001733 	.word	0x00001733
    183c:	00001a5b 	.word	0x00001a5b
    1840:	00001733 	.word	0x00001733
    1844:	000018d9 	.word	0x000018d9
    1848:	00001733 	.word	0x00001733
    184c:	00001733 	.word	0x00001733
    1850:	000019c3 	.word	0x000019c3
    1854:	00001733 	.word	0x00001733
    1858:	000018b9 	.word	0x000018b9
			OUTC('%');
    185c:	4651      	mov	r1, sl
    185e:	2025      	movs	r0, #37	; 0x25
    1860:	9b01      	ldr	r3, [sp, #4]
    1862:	4798      	blx	r3
    1864:	f109 0901 	add.w	r9, r9, #1
			goto start;
    1868:	e748      	b.n	16fc <z_cbvprintf_impl+0x14>
			padding_mode &= (char)~PAD_ZERO;
    186a:	9b03      	ldr	r3, [sp, #12]
			precision = 0;
    186c:	2700      	movs	r7, #0
			padding_mode &= (char)~PAD_ZERO;
    186e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    1872:	9303      	str	r3, [sp, #12]
			continue;
    1874:	e752      	b.n	171c <z_cbvprintf_impl+0x34>
			if (min_width < 0 && precision < 0 && !padding_mode) {
    1876:	2c00      	cmp	r4, #0
    1878:	da0b      	bge.n	1892 <z_cbvprintf_impl+0x1aa>
    187a:	2f00      	cmp	r7, #0
    187c:	da0b      	bge.n	1896 <z_cbvprintf_impl+0x1ae>
    187e:	9b03      	ldr	r3, [sp, #12]
    1880:	2b00      	cmp	r3, #0
    1882:	f000 8149 	beq.w	1b18 <CONFIG_USB_DEVICE_VID+0x203>
				min_width = 10 * min_width + *fmt - '0';
    1886:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
    188a:	fb06 2404 	mla	r4, r6, r4, r2
    188e:	3c30      	subs	r4, #48	; 0x30
    1890:	e744      	b.n	171c <z_cbvprintf_impl+0x34>
			if (precision >= 0) {
    1892:	2f00      	cmp	r7, #0
    1894:	dbf7      	blt.n	1886 <z_cbvprintf_impl+0x19e>
				precision = 10 * precision + *fmt - '0';
    1896:	fb06 2707 	mla	r7, r6, r7, r2
    189a:	3f30      	subs	r7, #48	; 0x30
    189c:	e73e      	b.n	171c <z_cbvprintf_impl+0x34>
			if (precision >= 0) {
    189e:	2f00      	cmp	r7, #0
    18a0:	f855 3b04 	ldr.w	r3, [r5], #4
    18a4:	db01      	blt.n	18aa <z_cbvprintf_impl+0x1c2>
				precision = va_arg(ap, int);
    18a6:	461f      	mov	r7, r3
    18a8:	e738      	b.n	171c <z_cbvprintf_impl+0x34>
				if (min_width < 0) {
    18aa:	1e1c      	subs	r4, r3, #0
    18ac:	f6bf af36 	bge.w	171c <z_cbvprintf_impl+0x34>
					min_width = -min_width;
    18b0:	4264      	negs	r4, r4
		switch (*fmt) {
    18b2:	2302      	movs	r3, #2
				padding_mode = PAD_ZERO;
    18b4:	9303      	str	r3, [sp, #12]
    18b6:	e731      	b.n	171c <z_cbvprintf_impl+0x34>
			if (*fmt == 'h' && length_mod == 'h') {
    18b8:	2a68      	cmp	r2, #104	; 0x68
    18ba:	d103      	bne.n	18c4 <z_cbvprintf_impl+0x1dc>
    18bc:	2968      	cmp	r1, #104	; 0x68
    18be:	d106      	bne.n	18ce <z_cbvprintf_impl+0x1e6>
				length_mod = 'H';
    18c0:	2148      	movs	r1, #72	; 0x48
    18c2:	e72b      	b.n	171c <z_cbvprintf_impl+0x34>
			} else if (*fmt == 'l' && length_mod == 'l') {
    18c4:	2a6c      	cmp	r2, #108	; 0x6c
    18c6:	d102      	bne.n	18ce <z_cbvprintf_impl+0x1e6>
    18c8:	296c      	cmp	r1, #108	; 0x6c
    18ca:	f000 8127 	beq.w	1b1c <CONFIG_USB_DEVICE_VID+0x207>
			} else if (length_mod == '\0') {
    18ce:	2900      	cmp	r1, #0
    18d0:	f47f af2f 	bne.w	1732 <z_cbvprintf_impl+0x4a>
    18d4:	4611      	mov	r1, r2
		switch (*fmt) {
    18d6:	e721      	b.n	171c <z_cbvprintf_impl+0x34>
			if (length_mod == 'z') {
    18d8:	297a      	cmp	r1, #122	; 0x7a
    18da:	d107      	bne.n	18ec <z_cbvprintf_impl+0x204>
			} else if (*fmt == 'u') {
    18dc:	2a75      	cmp	r2, #117	; 0x75
				precision = va_arg(ap, int);
    18de:	f105 0604 	add.w	r6, r5, #4
				d = va_arg(ap, unsigned int);
    18e2:	682d      	ldr	r5, [r5, #0]
			} else if (*fmt == 'u') {
    18e4:	d162      	bne.n	19ac <CONFIG_USB_DEVICE_VID+0x97>
				d = va_arg(ap, unsigned int);
    18e6:	f04f 0800 	mov.w	r8, #0
    18ea:	e00d      	b.n	1908 <z_cbvprintf_impl+0x220>
			} else if (length_mod == 'l') {
    18ec:	296c      	cmp	r1, #108	; 0x6c
    18ee:	d0f5      	beq.n	18dc <z_cbvprintf_impl+0x1f4>
			} else if (length_mod == 'L') {
    18f0:	294c      	cmp	r1, #76	; 0x4c
    18f2:	d1f3      	bne.n	18dc <z_cbvprintf_impl+0x1f4>
					unsigned long long llu =
    18f4:	1deb      	adds	r3, r5, #7
    18f6:	f023 0307 	bic.w	r3, r3, #7
    18fa:	461e      	mov	r6, r3
				if (*fmt == 'u') {
    18fc:	2a75      	cmp	r2, #117	; 0x75
					unsigned long long llu =
    18fe:	e8f6 0102 	ldrd	r0, r1, [r6], #8
				if (*fmt == 'u') {
    1902:	d107      	bne.n	1914 <z_cbvprintf_impl+0x22c>
					unsigned long long llu =
    1904:	e9d3 5800 	ldrd	r5, r8, [r3]
			} else if (special == ' ') {
    1908:	f1bc 0f20 	cmp.w	ip, #32
    190c:	d151      	bne.n	19b2 <CONFIG_USB_DEVICE_VID+0x9d>
				prefix = " ";
    190e:	4b86      	ldr	r3, [pc, #536]	; (1b28 <CONFIG_USB_DEVICE_VID+0x213>)
				min_width--;
    1910:	3c01      	subs	r4, #1
    1912:	e009      	b.n	1928 <CONFIG_USB_DEVICE_VID+0x13>
					d = (int_value_type) lld;
    1914:	4605      	mov	r5, r0
    1916:	4688      	mov	r8, r1
			if (*fmt != 'u' && (int_value_type)d < 0) {
    1918:	f1b8 0f00 	cmp.w	r8, #0
    191c:	daf4      	bge.n	1908 <z_cbvprintf_impl+0x220>
				d = -d;
    191e:	426d      	negs	r5, r5
				prefix = "-";
    1920:	4b82      	ldr	r3, [pc, #520]	; (1b2c <CONFIG_USB_DEVICE_VID+0x217>)
				d = -d;
    1922:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
				min_width--;
    1926:	3c01      	subs	r4, #1
	int i = 0;
    1928:	f04f 0b00 	mov.w	fp, #0
	prefix = "";
    192c:	9300      	str	r3, [sp, #0]
	int i = 0;
    192e:	ab0d      	add	r3, sp, #52	; 0x34
    1930:	9305      	str	r3, [sp, #20]
		unsigned int c = num % base;
    1932:	4628      	mov	r0, r5
    1934:	4641      	mov	r1, r8
    1936:	220a      	movs	r2, #10
    1938:	2300      	movs	r3, #0
    193a:	f8cd b010 	str.w	fp, [sp, #16]
    193e:	f7fe fc09 	bl	154 <__aeabi_uldivmod>
		buftop[--i] = c + '0';
    1942:	9b05      	ldr	r3, [sp, #20]
    1944:	3230      	adds	r2, #48	; 0x30
    1946:	f803 2901 	strb.w	r2, [r3], #-1
    194a:	e9cd 3505 	strd	r3, r5, [sp, #20]
		num /= base;
    194e:	4628      	mov	r0, r5
    1950:	2300      	movs	r3, #0
    1952:	4641      	mov	r1, r8
    1954:	220a      	movs	r2, #10
    1956:	f8cd 801c 	str.w	r8, [sp, #28]
    195a:	f7fe fbfb 	bl	154 <__aeabi_uldivmod>
	} while (num);
    195e:	9b06      	ldr	r3, [sp, #24]
		num /= base;
    1960:	4605      	mov	r5, r0
	} while (num);
    1962:	2b0a      	cmp	r3, #10
    1964:	9b07      	ldr	r3, [sp, #28]
		num /= base;
    1966:	4688      	mov	r8, r1
	} while (num);
    1968:	f173 0300 	sbcs.w	r3, r3, #0
		buftop[--i] = c + '0';
    196c:	f10b 3bff 	add.w	fp, fp, #4294967295
	} while (num);
    1970:	d2df      	bcs.n	1932 <CONFIG_USB_DEVICE_VID+0x1d>
	return -i;
    1972:	9b04      	ldr	r3, [sp, #16]
			data = buf + sizeof(buf) - data_len;
    1974:	9a04      	ldr	r2, [sp, #16]
	return -i;
    1976:	f1c3 0b01 	rsb	fp, r3, #1
			data = buf + sizeof(buf) - data_len;
    197a:	ab0e      	add	r3, sp, #56	; 0x38
    197c:	189d      	adds	r5, r3, r2
		}

		if (precision < 0 && (padding_mode & PAD_ZERO)) {
    197e:	2f00      	cmp	r7, #0
			data = buf + sizeof(buf) - data_len;
    1980:	f1a5 0504 	sub.w	r5, r5, #4
		if (precision < 0 && (padding_mode & PAD_ZERO)) {
    1984:	da04      	bge.n	1990 <CONFIG_USB_DEVICE_VID+0x7b>
    1986:	9b03      	ldr	r3, [sp, #12]
    1988:	f013 0f01 	tst.w	r3, #1
    198c:	bf18      	it	ne
    198e:	4627      	movne	r7, r4
		precision -= data_len;
		if (precision > 0) {
			min_width -= precision;
		}

		if (!(padding_mode & PAD_TAIL)) {
    1990:	9b03      	ldr	r3, [sp, #12]
		precision -= data_len;
    1992:	eba7 080b 	sub.w	r8, r7, fp
		if (precision > 0) {
    1996:	f1b8 0f00 	cmp.w	r8, #0
		min_width -= data_len;
    199a:	bfd4      	ite	le
    199c:	eba4 040b 	suble.w	r4, r4, fp
			min_width -= precision;
    19a0:	1be4      	subgt	r4, r4, r7
		if (!(padding_mode & PAD_TAIL)) {
    19a2:	079b      	lsls	r3, r3, #30
    19a4:	f100 8081 	bmi.w	1aaa <CONFIG_USB_DEVICE_VID+0x195>
    19a8:	4627      	mov	r7, r4
    19aa:	e077      	b.n	1a9c <CONFIG_USB_DEVICE_VID+0x187>
				d = va_arg(ap, int);
    19ac:	ea4f 78e5 	mov.w	r8, r5, asr #31
    19b0:	e7b2      	b.n	1918 <CONFIG_USB_DEVICE_VID+0x3>
			} else if (special == '+') {
    19b2:	f1bc 0f2b 	cmp.w	ip, #43	; 0x2b
				prefix = "+";
    19b6:	bf0a      	itet	eq
    19b8:	4b5d      	ldreq	r3, [pc, #372]	; (1b30 <CONFIG_USB_DEVICE_VID+0x21b>)
	prefix = "";
    19ba:	4b5e      	ldrne	r3, [pc, #376]	; (1b34 <CONFIG_USB_DEVICE_VID+0x21f>)
				min_width--;
    19bc:	f104 34ff 	addeq.w	r4, r4, #4294967295
    19c0:	e7b2      	b.n	1928 <CONFIG_USB_DEVICE_VID+0x13>
			if (*fmt == 'p') {
    19c2:	2a70      	cmp	r2, #112	; 0x70
    19c4:	d128      	bne.n	1a18 <CONFIG_USB_DEVICE_VID+0x103>
				x = (uintptr_t)va_arg(ap, void *);
    19c6:	462e      	mov	r6, r5
    19c8:	f856 1b04 	ldr.w	r1, [r6], #4
    19cc:	2300      	movs	r3, #0
				if (x == (uint_value_type)0) {
    19ce:	2900      	cmp	r1, #0
    19d0:	d05c      	beq.n	1a8c <CONFIG_USB_DEVICE_VID+0x177>
				prefix = (*fmt & 0x20) ? "0x" : "0X";
    19d2:	4859      	ldr	r0, [pc, #356]	; (1b38 <CONFIG_USB_DEVICE_VID+0x223>)
    19d4:	9000      	str	r0, [sp, #0]
				min_width -= 2;
    19d6:	3c02      	subs	r4, #2
	int i = 0;
    19d8:	2500      	movs	r5, #0
			data_len = convert_value(x, 16, ALPHA(*fmt),
    19da:	f002 0260 	and.w	r2, r2, #96	; 0x60
    19de:	f1a2 0839 	sub.w	r8, r2, #57	; 0x39
	int i = 0;
    19e2:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
		unsigned int c = num % base;
    19e6:	f001 020f 	and.w	r2, r1, #15
		if (c >= 10) {
    19ea:	2a09      	cmp	r2, #9
			c += alpha;
    19ec:	bf88      	it	hi
    19ee:	4442      	addhi	r2, r8
		buftop[--i] = c + '0';
    19f0:	3230      	adds	r2, #48	; 0x30
    19f2:	f80e 2901 	strb.w	r2, [lr], #-1
	} while (num);
    19f6:	2910      	cmp	r1, #16
		num /= base;
    19f8:	ea4f 1211 	mov.w	r2, r1, lsr #4
    19fc:	ea42 7203 	orr.w	r2, r2, r3, lsl #28
    1a00:	ea4f 1013 	mov.w	r0, r3, lsr #4
	} while (num);
    1a04:	f173 0300 	sbcs.w	r3, r3, #0
		buftop[--i] = c + '0';
    1a08:	f105 3cff 	add.w	ip, r5, #4294967295
	} while (num);
    1a0c:	d221      	bcs.n	1a52 <CONFIG_USB_DEVICE_VID+0x13d>
			data = buf + sizeof(buf) - data_len;
    1a0e:	ab0e      	add	r3, sp, #56	; 0x38
	return -i;
    1a10:	f1c5 0b01 	rsb	fp, r5, #1
			data = buf + sizeof(buf) - data_len;
    1a14:	441d      	add	r5, r3
    1a16:	e7b2      	b.n	197e <CONFIG_USB_DEVICE_VID+0x69>
			} else if (length_mod == 'l') {
    1a18:	296c      	cmp	r1, #108	; 0x6c
    1a1a:	d104      	bne.n	1a26 <CONFIG_USB_DEVICE_VID+0x111>
				x = va_arg(ap, unsigned int);
    1a1c:	462e      	mov	r6, r5
    1a1e:	2300      	movs	r3, #0
    1a20:	f856 1b04 	ldr.w	r1, [r6], #4
    1a24:	e008      	b.n	1a38 <CONFIG_USB_DEVICE_VID+0x123>
			} else if (length_mod == 'L') {
    1a26:	294c      	cmp	r1, #76	; 0x4c
    1a28:	d1f8      	bne.n	1a1c <CONFIG_USB_DEVICE_VID+0x107>
				unsigned long long llx =
    1a2a:	3507      	adds	r5, #7
    1a2c:	f025 0507 	bic.w	r5, r5, #7
    1a30:	462e      	mov	r6, r5
    1a32:	686b      	ldr	r3, [r5, #4]
    1a34:	f856 1b08 	ldr.w	r1, [r6], #8
			if (special == '#') {
    1a38:	f1bc 0f23 	cmp.w	ip, #35	; 0x23
    1a3c:	d106      	bne.n	1a4c <CONFIG_USB_DEVICE_VID+0x137>
				prefix = (*fmt & 0x20) ? "0x" : "0X";
    1a3e:	4d3f      	ldr	r5, [pc, #252]	; (1b3c <CONFIG_USB_DEVICE_VID+0x227>)
    1a40:	f012 0f20 	tst.w	r2, #32
    1a44:	483c      	ldr	r0, [pc, #240]	; (1b38 <CONFIG_USB_DEVICE_VID+0x223>)
    1a46:	bf08      	it	eq
    1a48:	4628      	moveq	r0, r5
    1a4a:	e7c3      	b.n	19d4 <CONFIG_USB_DEVICE_VID+0xbf>
	prefix = "";
    1a4c:	4839      	ldr	r0, [pc, #228]	; (1b34 <CONFIG_USB_DEVICE_VID+0x21f>)
    1a4e:	9000      	str	r0, [sp, #0]
    1a50:	e7c2      	b.n	19d8 <CONFIG_USB_DEVICE_VID+0xc3>
		buftop[--i] = c + '0';
    1a52:	4665      	mov	r5, ip
		num /= base;
    1a54:	4611      	mov	r1, r2
    1a56:	4603      	mov	r3, r0
    1a58:	e7c5      	b.n	19e6 <CONFIG_USB_DEVICE_VID+0xd1>
			data = va_arg(ap, char *);
    1a5a:	462e      	mov	r6, r5
    1a5c:	f856 5b04 	ldr.w	r5, [r6], #4
			data_len = strlen(data);
    1a60:	4628      	mov	r0, r5
    1a62:	f009 feae 	bl	b7c2 <strlen>
			if (precision >= 0 && data_len > precision) {
    1a66:	2f00      	cmp	r7, #0
			data_len = strlen(data);
    1a68:	4683      	mov	fp, r0
			if (precision >= 0 && data_len > precision) {
    1a6a:	db02      	blt.n	1a72 <CONFIG_USB_DEVICE_VID+0x15d>
    1a6c:	42b8      	cmp	r0, r7
    1a6e:	bfa8      	it	ge
    1a70:	46bb      	movge	fp, r7
    1a72:	4b30      	ldr	r3, [pc, #192]	; (1b34 <CONFIG_USB_DEVICE_VID+0x21f>)
    1a74:	2700      	movs	r7, #0
    1a76:	9300      	str	r3, [sp, #0]
    1a78:	e78a      	b.n	1990 <CONFIG_USB_DEVICE_VID+0x7b>
			c = va_arg(ap, int);
    1a7a:	462e      	mov	r6, r5
			buf[0] = c;
    1a7c:	f856 3b04 	ldr.w	r3, [r6], #4
			data_len = 1;
    1a80:	f04f 0b01 	mov.w	fp, #1
			buf[0] = c;
    1a84:	f88d 3020 	strb.w	r3, [sp, #32]
			data = buf;
    1a88:	ad08      	add	r5, sp, #32
    1a8a:	e7f2      	b.n	1a72 <CONFIG_USB_DEVICE_VID+0x15d>
					data_len = 5;
    1a8c:	f04f 0b05 	mov.w	fp, #5
					data = "(nil)";
    1a90:	4d2b      	ldr	r5, [pc, #172]	; (1b40 <CONFIG_USB_DEVICE_VID+0x22b>)
    1a92:	e7ee      	b.n	1a72 <CONFIG_USB_DEVICE_VID+0x15d>
			while (--min_width >= 0) {
				OUTC(' ');
    1a94:	4651      	mov	r1, sl
    1a96:	2020      	movs	r0, #32
    1a98:	9b01      	ldr	r3, [sp, #4]
    1a9a:	4798      	blx	r3
			while (--min_width >= 0) {
    1a9c:	3f01      	subs	r7, #1
    1a9e:	d5f9      	bpl.n	1a94 <CONFIG_USB_DEVICE_VID+0x17f>
    1aa0:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
    1aa4:	3c01      	subs	r4, #1
    1aa6:	4499      	add	r9, r3
    1aa8:	1ae4      	subs	r4, r4, r3
    1aaa:	9b00      	ldr	r3, [sp, #0]
    1aac:	eba9 0903 	sub.w	r9, r9, r3
    1ab0:	e004      	b.n	1abc <CONFIG_USB_DEVICE_VID+0x1a7>
    1ab2:	9300      	str	r3, [sp, #0]
			}
		}
		while (*prefix) {
			OUTC(*prefix++);
    1ab4:	4651      	mov	r1, sl
    1ab6:	9b01      	ldr	r3, [sp, #4]
    1ab8:	4798      	blx	r3
    1aba:	9b00      	ldr	r3, [sp, #0]
    1abc:	eb09 0703 	add.w	r7, r9, r3
		while (*prefix) {
    1ac0:	f813 0b01 	ldrb.w	r0, [r3], #1
    1ac4:	2800      	cmp	r0, #0
    1ac6:	d1f4      	bne.n	1ab2 <CONFIG_USB_DEVICE_VID+0x19d>
		precision -= data_len;
    1ac8:	46c1      	mov	r9, r8
		}
		while (--precision >= 0) {
    1aca:	f1b9 0901 	subs.w	r9, r9, #1
    1ace:	d513      	bpl.n	1af8 <CONFIG_USB_DEVICE_VID+0x1e3>
    1ad0:	46d9      	mov	r9, fp
    1ad2:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
			OUTC('0');
		}
		while (--data_len >= 0) {
    1ad6:	f1b9 0901 	subs.w	r9, r9, #1
    1ada:	d512      	bpl.n	1b02 <CONFIG_USB_DEVICE_VID+0x1ed>
    1adc:	f1bb 0f00 	cmp.w	fp, #0
    1ae0:	bfa8      	it	ge
    1ae2:	44d8      	addge	r8, fp
    1ae4:	4625      	mov	r5, r4
			OUTC(*data++);
		}
		while (--min_width >= 0) {
    1ae6:	3d01      	subs	r5, #1
    1ae8:	d511      	bpl.n	1b0e <CONFIG_USB_DEVICE_VID+0x1f9>
    1aea:	2c00      	cmp	r4, #0
    1aec:	bfa8      	it	ge
    1aee:	44a0      	addge	r8, r4
    1af0:	4635      	mov	r5, r6
    1af2:	eb08 0907 	add.w	r9, r8, r7
    1af6:	e601      	b.n	16fc <z_cbvprintf_impl+0x14>
			OUTC('0');
    1af8:	4651      	mov	r1, sl
    1afa:	9b01      	ldr	r3, [sp, #4]
    1afc:	2030      	movs	r0, #48	; 0x30
    1afe:	4798      	blx	r3
    1b00:	e7e3      	b.n	1aca <CONFIG_USB_DEVICE_VID+0x1b5>
			OUTC(*data++);
    1b02:	4651      	mov	r1, sl
    1b04:	f815 0b01 	ldrb.w	r0, [r5], #1
    1b08:	9b01      	ldr	r3, [sp, #4]
    1b0a:	4798      	blx	r3
    1b0c:	e7e3      	b.n	1ad6 <CONFIG_USB_DEVICE_VID+0x1c1>
			OUTC(' ');
    1b0e:	4651      	mov	r1, sl
    1b10:	9b01      	ldr	r3, [sp, #4]
    1b12:	2020      	movs	r0, #32
    1b14:	4798      	blx	r3
    1b16:	e7e6      	b.n	1ae6 <CONFIG_USB_DEVICE_VID+0x1d1>
				padding_mode = PAD_ZERO;
    1b18:	2301      	movs	r3, #1
    1b1a:	e6cb      	b.n	18b4 <z_cbvprintf_impl+0x1cc>
				length_mod = 'L';
    1b1c:	214c      	movs	r1, #76	; 0x4c
    1b1e:	e5fd      	b.n	171c <z_cbvprintf_impl+0x34>
		}

		goto start;
	}
}
    1b20:	4648      	mov	r0, r9
    1b22:	b00f      	add	sp, #60	; 0x3c
    1b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1b28:	0000ed91 	.word	0x0000ed91
    1b2c:	0000ed8f 	.word	0x0000ed8f
    1b30:	0000ed93 	.word	0x0000ed93
    1b34:	0000ee19 	.word	0x0000ee19
    1b38:	0000ed98 	.word	0x0000ed98
    1b3c:	0000ed95 	.word	0x0000ed95
    1b40:	0000ed9b 	.word	0x0000ed9b

00001b44 <nrf_gpio_pin_control_select.constprop.0>:

#if NRF_GPIO_HAS_SEL
NRF_STATIC_INLINE void nrf_gpio_pin_control_select(uint32_t pin_number, nrf_gpio_pin_sel_t ctrl)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_MCUSEL_Msk;
    1b44:	4b05      	ldr	r3, [pc, #20]	; (1b5c <nrf_gpio_pin_control_select.constprop.0+0x18>)
    1b46:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1b4a:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    1b4e:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
    reg->PIN_CNF[pin_number] = cnf | (ctrl << GPIO_PIN_CNF_MCUSEL_Pos);
    1b52:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
    1b56:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
}
    1b5a:	4770      	bx	lr
    1b5c:	50842500 	.word	0x50842500

00001b60 <nordicsemi_nrf53_init>:

}
#endif /* CONFIG_PM_S2RAM */

static int nordicsemi_nrf53_init(const struct device *arg)
{
    1b60:	b510      	push	{r4, lr}
    1b62:	f04f 0320 	mov.w	r3, #32
    1b66:	f3ef 8411 	mrs	r4, BASEPRI
    1b6a:	f383 8812 	msr	BASEPRI_MAX, r3
    1b6e:	f3bf 8f6f 	isb	sy

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_cache_enable(NRF_CACHE_Type * p_reg)
{
    p_reg->ENABLE = CACHE_ENABLE_ENABLE_Enabled;
    1b72:	2201      	movs	r2, #1
    1b74:	4b0c      	ldr	r3, [pc, #48]	; (1ba8 <nordicsemi_nrf53_init+0x48>)
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
    1b76:	490d      	ldr	r1, [pc, #52]	; (1bac <nordicsemi_nrf53_init+0x4c>)
    1b78:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    1b7c:	2302      	movs	r3, #2
#if !defined(CONFIG_BUILD_WITH_TFM)
	/* This can only be done from secure code.
	 * This is handled by the TF-M platform so we skip it when TF-M is
	 * enabled.
	 */
	nrf_gpio_pin_control_select(PIN_XL1, NRF_GPIO_PIN_SEL_PERIPHERAL);
    1b7e:	2000      	movs	r0, #0
    1b80:	f8c1 36d0 	str.w	r3, [r1, #1744]	; 0x6d0
    1b84:	f7ff ffde 	bl	1b44 <nrf_gpio_pin_control_select.constprop.0>
	nrf_gpio_pin_control_select(PIN_XL2, NRF_GPIO_PIN_SEL_PERIPHERAL);
    1b88:	4610      	mov	r0, r2
    1b8a:	f7ff ffdb 	bl	1b44 <nrf_gpio_pin_control_select.constprop.0>
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
    1b8e:	f8c1 2704 	str.w	r2, [r1, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
    1b92:	f8c1 2904 	str.w	r2, [r1, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
    1b96:	f8c1 2b00 	str.w	r2, [r1, #2816]	; 0xb00
	__asm__ volatile(
    1b9a:	f384 8811 	msr	BASEPRI, r4
    1b9e:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1ba2:	2000      	movs	r0, #0
    1ba4:	bd10      	pop	{r4, pc}
    1ba6:	bf00      	nop
    1ba8:	50001000 	.word	0x50001000
    1bac:	50004000 	.word	0x50004000

00001bb0 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    1bb0:	b148      	cbz	r0, 1bc6 <arch_busy_wait+0x16>

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    1bb2:	4b05      	ldr	r3, [pc, #20]	; (1bc8 <arch_busy_wait+0x18>)
    1bb4:	681a      	ldr	r2, [r3, #0]
    1bb6:	4b05      	ldr	r3, [pc, #20]	; (1bcc <arch_busy_wait+0x1c>)
    1bb8:	fbb2 f2f3 	udiv	r2, r2, r3
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    1bbc:	4b04      	ldr	r3, [pc, #16]	; (1bd0 <arch_busy_wait+0x20>)
    delay_cycles(cycles);
    1bbe:	4350      	muls	r0, r2
    1bc0:	f043 0301 	orr.w	r3, r3, #1
    1bc4:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    1bc6:	4770      	bx	lr
    1bc8:	2000215c 	.word	0x2000215c
    1bcc:	000f4240 	.word	0x000f4240
    1bd0:	0000e660 	.word	0x0000e660

00001bd4 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    1bd4:	f004 bff6 	b.w	6bc4 <SystemInit>

00001bd8 <class_handler>:
		if_descr = cfg_data->interface_descriptor;
		/*
		 * Wind forward until it is within the range
		 * of the current descriptor.
		 */
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    1bd8:	4b0c      	ldr	r3, [pc, #48]	; (1c0c <class_handler+0x34>)
{
    1bda:	b4f0      	push	{r4, r5, r6, r7}
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    1bdc:	6a5f      	ldr	r7, [r3, #36]	; 0x24
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    1bde:	4e0c      	ldr	r6, [pc, #48]	; (1c10 <class_handler+0x38>)
    1be0:	4b0c      	ldr	r3, [pc, #48]	; (1c14 <class_handler+0x3c>)
    1be2:	42b3      	cmp	r3, r6
    1be4:	d303      	bcc.n	1bee <class_handler+0x16>
			return iface->class_handler(pSetup, len, data);
		}
	}

	return -ENOTSUP;
}
    1be6:	f06f 0085 	mvn.w	r0, #133	; 0x85
    1bea:	bcf0      	pop	{r4, r5, r6, r7}
    1bec:	4770      	bx	lr
		if_descr = cfg_data->interface_descriptor;
    1bee:	685d      	ldr	r5, [r3, #4]
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    1bf0:	42bd      	cmp	r5, r7
    1bf2:	d309      	bcc.n	1c08 <class_handler+0x30>
		if (iface->class_handler &&
    1bf4:	691c      	ldr	r4, [r3, #16]
    1bf6:	b13c      	cbz	r4, 1c08 <class_handler+0x30>
		    if_descr->bInterfaceNumber == (pSetup->wIndex & 0xFF)) {
    1bf8:	f895 c002 	ldrb.w	ip, [r5, #2]
    1bfc:	7905      	ldrb	r5, [r0, #4]
		if (iface->class_handler &&
    1bfe:	45ac      	cmp	ip, r5
    1c00:	d102      	bne.n	1c08 <class_handler+0x30>
			return iface->class_handler(pSetup, len, data);
    1c02:	4623      	mov	r3, r4
}
    1c04:	bcf0      	pop	{r4, r5, r6, r7}
			return iface->class_handler(pSetup, len, data);
    1c06:	4718      	bx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    1c08:	3324      	adds	r3, #36	; 0x24
    1c0a:	e7ea      	b.n	1be2 <class_handler+0xa>
    1c0c:	20012bd8 	.word	0x20012bd8
    1c10:	20002438 	.word	0x20002438
    1c14:	20002414 	.word	0x20002414

00001c18 <custom_handler>:

static int custom_handler(struct usb_setup_packet *pSetup,
			  int32_t *len, uint8_t **data)
{
    1c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1c1c:	4605      	mov	r5, r0
    1c1e:	460e      	mov	r6, r1
    1c20:	4617      	mov	r7, r2
	struct usb_interface_cfg_data *iface;

	LOG_DBG("bRequest 0x%02x, wIndex 0x%04x",
		pSetup->bRequest, pSetup->wIndex);

	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    1c22:	4c12      	ldr	r4, [pc, #72]	; (1c6c <custom_handler+0x54>)
    1c24:	f8df 8048 	ldr.w	r8, [pc, #72]	; 1c70 <custom_handler+0x58>
		if_descr = cfg_data->interface_descriptor;
		/*
		 * Wind forward until it is within the range
		 * of the current descriptor.
		 */
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    1c28:	f8df 9048 	ldr.w	r9, [pc, #72]	; 1c74 <custom_handler+0x5c>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    1c2c:	4544      	cmp	r4, r8
    1c2e:	d303      	bcc.n	1c38 <custom_handler+0x20>
			}
		}
	}

	return -ENOTSUP;
}
    1c30:	f06f 0085 	mvn.w	r0, #133	; 0x85
    1c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if_descr = cfg_data->interface_descriptor;
    1c38:	6862      	ldr	r2, [r4, #4]
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    1c3a:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
    1c3e:	429a      	cmp	r2, r3
    1c40:	d312      	bcc.n	1c68 <custom_handler+0x50>
		if (iface->custom_handler == NULL) {
    1c42:	69a3      	ldr	r3, [r4, #24]
    1c44:	b183      	cbz	r3, 1c68 <custom_handler+0x50>
		if (if_descr->bInterfaceNumber == (pSetup->wIndex & 0xFF)) {
    1c46:	7890      	ldrb	r0, [r2, #2]
    1c48:	7929      	ldrb	r1, [r5, #4]
    1c4a:	4288      	cmp	r0, r1
    1c4c:	d105      	bne.n	1c5a <custom_handler+0x42>
			return iface->custom_handler(pSetup, len, data);
    1c4e:	463a      	mov	r2, r7
    1c50:	4631      	mov	r1, r6
    1c52:	4628      	mov	r0, r5
}
    1c54:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			return iface->custom_handler(pSetup, len, data);
    1c58:	4718      	bx	r3
			if (if_descr->bInterfaceClass == USB_BCC_AUDIO) {
    1c5a:	7952      	ldrb	r2, [r2, #5]
    1c5c:	2a01      	cmp	r2, #1
    1c5e:	d103      	bne.n	1c68 <custom_handler+0x50>
				(void)iface->custom_handler(pSetup, len, data);
    1c60:	463a      	mov	r2, r7
    1c62:	4631      	mov	r1, r6
    1c64:	4628      	mov	r0, r5
    1c66:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    1c68:	3424      	adds	r4, #36	; 0x24
    1c6a:	e7df      	b.n	1c2c <custom_handler+0x14>
    1c6c:	20002414 	.word	0x20002414
    1c70:	20002438 	.word	0x20002438
    1c74:	20012bd8 	.word	0x20012bd8

00001c78 <vendor_handler>:

static int vendor_handler(struct usb_setup_packet *pSetup,
			  int32_t *len, uint8_t **data)
{
    1c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1c7c:	4605      	mov	r5, r0
    1c7e:	460e      	mov	r6, r1
    1c80:	4617      	mov	r7, r2
		if (!usb_handle_os_desc_feature(pSetup, len, data)) {
			return 0;
		}
	}

	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    1c82:	4c0a      	ldr	r4, [pc, #40]	; (1cac <vendor_handler+0x34>)
    1c84:	f8df 8028 	ldr.w	r8, [pc, #40]	; 1cb0 <vendor_handler+0x38>
    1c88:	4544      	cmp	r4, r8
    1c8a:	d302      	bcc.n	1c92 <vendor_handler+0x1a>
				return 0;
			}
		}
	}

	return -ENOTSUP;
    1c8c:	f06f 0085 	mvn.w	r0, #133	; 0x85
    1c90:	e009      	b.n	1ca6 <vendor_handler+0x2e>
		if (iface->vendor_handler) {
    1c92:	6963      	ldr	r3, [r4, #20]
    1c94:	b90b      	cbnz	r3, 1c9a <vendor_handler+0x22>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    1c96:	3424      	adds	r4, #36	; 0x24
    1c98:	e7f6      	b.n	1c88 <vendor_handler+0x10>
			if (!iface->vendor_handler(pSetup, len, data)) {
    1c9a:	463a      	mov	r2, r7
    1c9c:	4631      	mov	r1, r6
    1c9e:	4628      	mov	r0, r5
    1ca0:	4798      	blx	r3
    1ca2:	2800      	cmp	r0, #0
    1ca4:	d1f7      	bne.n	1c96 <vendor_handler+0x1e>
}
    1ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1caa:	bf00      	nop
    1cac:	20002414 	.word	0x20002414
    1cb0:	20002438 	.word	0x20002438

00001cb4 <set_endpoint>:
{
    1cb4:	b507      	push	{r0, r1, r2, lr}
	ep_cfg.ep_addr = ep_desc->bEndpointAddress;
    1cb6:	7883      	ldrb	r3, [r0, #2]
    1cb8:	f88d 3000 	strb.w	r3, [sp]
	ep_cfg.ep_mps = sys_le16_to_cpu(ep_desc->wMaxPacketSize);
    1cbc:	7903      	ldrb	r3, [r0, #4]
    1cbe:	7942      	ldrb	r2, [r0, #5]
    1cc0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    1cc4:	f8ad 3002 	strh.w	r3, [sp, #2]
	ep_cfg.ep_type = ep_desc->bmAttributes & USB_EP_TRANSFER_TYPE_MASK;
    1cc8:	78c3      	ldrb	r3, [r0, #3]
	ret = usb_dc_ep_configure(&ep_cfg);
    1cca:	4668      	mov	r0, sp
	ep_cfg.ep_type = ep_desc->bmAttributes & USB_EP_TRANSFER_TYPE_MASK;
    1ccc:	f003 0303 	and.w	r3, r3, #3
    1cd0:	f88d 3004 	strb.w	r3, [sp, #4]
	ret = usb_dc_ep_configure(&ep_cfg);
    1cd4:	f002 ff1e 	bl	4b14 <usb_dc_ep_configure>
	if (ret == -EALREADY) {
    1cd8:	f110 0f78 	cmn.w	r0, #120	; 0x78
    1cdc:	d004      	beq.n	1ce8 <set_endpoint+0x34>
	} else if (ret) {
    1cde:	b118      	cbz	r0, 1ce8 <set_endpoint+0x34>
		return false;
    1ce0:	2000      	movs	r0, #0
}
    1ce2:	b003      	add	sp, #12
    1ce4:	f85d fb04 	ldr.w	pc, [sp], #4
	ret = usb_dc_ep_enable(ep_cfg.ep_addr);
    1ce8:	f89d 0000 	ldrb.w	r0, [sp]
    1cec:	f002 ff98 	bl	4c20 <usb_dc_ep_enable>
	if (ret == -EALREADY) {
    1cf0:	f110 0f78 	cmn.w	r0, #120	; 0x78
    1cf4:	d001      	beq.n	1cfa <set_endpoint+0x46>
	} else if (ret) {
    1cf6:	2800      	cmp	r0, #0
    1cf8:	d1f2      	bne.n	1ce0 <set_endpoint+0x2c>
	usb_dev.configured = true;
    1cfa:	2001      	movs	r0, #1
    1cfc:	4b01      	ldr	r3, [pc, #4]	; (1d04 <set_endpoint+0x50>)
    1cfe:	f883 00b9 	strb.w	r0, [r3, #185]	; 0xb9
	return true;
    1d02:	e7ee      	b.n	1ce2 <set_endpoint+0x2e>
    1d04:	20012bd8 	.word	0x20012bd8

00001d08 <usb_reset_alt_setting>:
	memset(usb_dev.alt_setting, 0, ARRAY_SIZE(usb_dev.alt_setting));
    1d08:	2208      	movs	r2, #8
    1d0a:	2100      	movs	r1, #0
    1d0c:	4801      	ldr	r0, [pc, #4]	; (1d14 <usb_reset_alt_setting+0xc>)
    1d0e:	f009 bd93 	b.w	b838 <memset>
    1d12:	bf00      	nop
    1d14:	20012c93 	.word	0x20012c93

00001d18 <is_ep_valid.part.0>:
static bool is_ep_valid(uint8_t ep)
    1d18:	b570      	push	{r4, r5, r6, lr}
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    1d1a:	4b0b      	ldr	r3, [pc, #44]	; (1d48 <is_ep_valid.part.0+0x30>)
    1d1c:	4c0b      	ldr	r4, [pc, #44]	; (1d4c <is_ep_valid.part.0+0x34>)
    1d1e:	42a3      	cmp	r3, r4
    1d20:	d301      	bcc.n	1d26 <is_ep_valid.part.0+0xe>
	return false;
    1d22:	2000      	movs	r0, #0
}
    1d24:	bd70      	pop	{r4, r5, r6, pc}
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    1d26:	2200      	movs	r2, #0
		ep_data = cfg_data->endpoint;
    1d28:	6a19      	ldr	r1, [r3, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    1d2a:	7f1e      	ldrb	r6, [r3, #28]
			if (ep_data[n].ep_addr == ep) {
    1d2c:	3904      	subs	r1, #4
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    1d2e:	b2d5      	uxtb	r5, r2
    1d30:	42ae      	cmp	r6, r5
    1d32:	d801      	bhi.n	1d38 <is_ep_valid.part.0+0x20>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    1d34:	3324      	adds	r3, #36	; 0x24
    1d36:	e7f2      	b.n	1d1e <is_ep_valid.part.0+0x6>
			if (ep_data[n].ep_addr == ep) {
    1d38:	3201      	adds	r2, #1
    1d3a:	f811 5032 	ldrb.w	r5, [r1, r2, lsl #3]
    1d3e:	4285      	cmp	r5, r0
    1d40:	d1f5      	bne.n	1d2e <is_ep_valid.part.0+0x16>
				return true;
    1d42:	2001      	movs	r0, #1
    1d44:	e7ee      	b.n	1d24 <is_ep_valid.part.0+0xc>
    1d46:	bf00      	nop
    1d48:	20002414 	.word	0x20002414
    1d4c:	20002438 	.word	0x20002438

00001d50 <usb_handle_request.constprop.0>:
	handler = usb_dev.req_handlers[type];
    1d50:	4809      	ldr	r0, [pc, #36]	; (1d78 <usb_handle_request.constprop.0+0x28>)
static bool usb_handle_request(struct usb_setup_packet *setup,
    1d52:	b508      	push	{r3, lr}
	uint32_t type = setup->RequestType.type;
    1d54:	7803      	ldrb	r3, [r0, #0]
    1d56:	f3c3 1341 	ubfx	r3, r3, #5, #2
	handler = usb_dev.req_handlers[type];
    1d5a:	330a      	adds	r3, #10
    1d5c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
	if (handler == NULL) {
    1d60:	b13b      	cbz	r3, 1d72 <usb_handle_request.constprop.0+0x22>
	if ((*handler)(setup, len, data) < 0) {
    1d62:	f100 0208 	add.w	r2, r0, #8
    1d66:	f100 0110 	add.w	r1, r0, #16
    1d6a:	4798      	blx	r3
    1d6c:	43c0      	mvns	r0, r0
    1d6e:	0fc0      	lsrs	r0, r0, #31
}
    1d70:	bd08      	pop	{r3, pc}
		return false;
    1d72:	4618      	mov	r0, r3
    1d74:	e7fc      	b.n	1d70 <usb_handle_request.constprop.0+0x20>
    1d76:	bf00      	nop
    1d78:	20012bd8 	.word	0x20012bd8

00001d7c <forward_status_cb>:
	if (status == USB_DC_DISCONNECTED) {
    1d7c:	2804      	cmp	r0, #4
{
    1d7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1d82:	4604      	mov	r4, r0
    1d84:	460e      	mov	r6, r1
    1d86:	f8df 8084 	ldr.w	r8, [pc, #132]	; 1e0c <forward_status_cb+0x90>
	if (status == USB_DC_DISCONNECTED) {
    1d8a:	d10e      	bne.n	1daa <forward_status_cb+0x2e>
		usb_reset_alt_setting();
    1d8c:	f7ff ffbc 	bl	1d08 <usb_reset_alt_setting>
		if (usb_dev.configured) {
    1d90:	f8df 907c 	ldr.w	r9, [pc, #124]	; 1e10 <forward_status_cb+0x94>
    1d94:	f899 30b9 	ldrb.w	r3, [r9, #185]	; 0xb9
    1d98:	b15b      	cbz	r3, 1db2 <forward_status_cb+0x36>
			usb_cancel_transfers();
    1d9a:	f000 fd97 	bl	28cc <usb_cancel_transfers>
			if (status == USB_DC_DISCONNECTED || status == USB_DC_RESET) {
    1d9e:	2c04      	cmp	r4, #4
    1da0:	d001      	beq.n	1da6 <forward_status_cb+0x2a>
    1da2:	2c01      	cmp	r4, #1
    1da4:	d105      	bne.n	1db2 <forward_status_cb+0x36>
    1da6:	4d1b      	ldr	r5, [pc, #108]	; (1e14 <forward_status_cb+0x98>)
    1da8:	e016      	b.n	1dd8 <forward_status_cb+0x5c>
	if (status == USB_DC_DISCONNECTED || status == USB_DC_SUSPEND || status == USB_DC_RESET) {
    1daa:	2805      	cmp	r0, #5
    1dac:	d0f0      	beq.n	1d90 <forward_status_cb+0x14>
    1dae:	2801      	cmp	r0, #1
    1db0:	d0ee      	beq.n	1d90 <forward_status_cb+0x14>
    1db2:	4d18      	ldr	r5, [pc, #96]	; (1e14 <forward_status_cb+0x98>)
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    1db4:	4545      	cmp	r5, r8
    1db6:	d31f      	bcc.n	1df8 <forward_status_cb+0x7c>
	if (usb_dev.user_status_callback) {
    1db8:	4b15      	ldr	r3, [pc, #84]	; (1e10 <forward_status_cb+0x94>)
    1dba:	6a1b      	ldr	r3, [r3, #32]
    1dbc:	b323      	cbz	r3, 1e08 <forward_status_cb+0x8c>
		usb_dev.user_status_callback(status, param);
    1dbe:	4631      	mov	r1, r6
    1dc0:	4620      	mov	r0, r4
}
    1dc2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		usb_dev.user_status_callback(status, param);
    1dc6:	4718      	bx	r3
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    1dc8:	2700      	movs	r7, #0
		ep_data = cfg_data->endpoint;
    1dca:	f8d5 a020 	ldr.w	sl, [r5, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    1dce:	7f2a      	ldrb	r2, [r5, #28]
    1dd0:	b2fb      	uxtb	r3, r7
    1dd2:	429a      	cmp	r2, r3
    1dd4:	d803      	bhi.n	1dde <forward_status_cb+0x62>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    1dd6:	3524      	adds	r5, #36	; 0x24
    1dd8:	4545      	cmp	r5, r8
    1dda:	d3f5      	bcc.n	1dc8 <forward_status_cb+0x4c>
    1ddc:	e008      	b.n	1df0 <forward_status_cb+0x74>
	return usb_dc_ep_disable(ep_data->ep_addr);
    1dde:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
    1de2:	7918      	ldrb	r0, [r3, #4]
    1de4:	f002 ff46 	bl	4c74 <usb_dc_ep_disable>
			if (ret < 0) {
    1de8:	2800      	cmp	r0, #0
    1dea:	f107 0701 	add.w	r7, r7, #1
    1dee:	daee      	bge.n	1dce <forward_status_cb+0x52>
				usb_dev.configured = false;
    1df0:	2300      	movs	r3, #0
    1df2:	f889 30b9 	strb.w	r3, [r9, #185]	; 0xb9
    1df6:	e7dc      	b.n	1db2 <forward_status_cb+0x36>
		if (cfg_data->cb_usb_status) {
    1df8:	68eb      	ldr	r3, [r5, #12]
    1dfa:	b11b      	cbz	r3, 1e04 <forward_status_cb+0x88>
			cfg_data->cb_usb_status(cfg_data, status, param);
    1dfc:	4632      	mov	r2, r6
    1dfe:	4621      	mov	r1, r4
    1e00:	4628      	mov	r0, r5
    1e02:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    1e04:	3524      	adds	r5, #36	; 0x24
    1e06:	e7d5      	b.n	1db4 <forward_status_cb+0x38>
}
    1e08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1e0c:	20002438 	.word	0x20002438
    1e10:	20012bd8 	.word	0x20012bd8
    1e14:	20002414 	.word	0x20002414

00001e18 <usb_halt_endpoint_req.isra.0>:
static bool usb_halt_endpoint_req(struct usb_setup_packet *setup, bool halt)
    1e18:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t ep = setup->wIndex;
    1e1a:	b2c4      	uxtb	r4, r0
	if (USB_EP_GET_IDX(ep) == 0) {
    1e1c:	0663      	lsls	r3, r4, #25
static bool usb_halt_endpoint_req(struct usb_setup_packet *setup, bool halt)
    1e1e:	460d      	mov	r5, r1
	uint8_t ep = setup->wIndex;
    1e20:	f88d 4007 	strb.w	r4, [sp, #7]
	if (USB_EP_GET_IDX(ep) == 0) {
    1e24:	d007      	beq.n	1e36 <usb_halt_endpoint_req.isra.0+0x1e>
    1e26:	4620      	mov	r0, r4
    1e28:	f7ff ff76 	bl	1d18 <is_ep_valid.part.0>
	if (!is_ep_valid(ep)) {
    1e2c:	b188      	cbz	r0, 1e52 <usb_halt_endpoint_req.isra.0+0x3a>
	return (usb_dev.configuration != 0);
    1e2e:	4b0f      	ldr	r3, [pc, #60]	; (1e6c <usb_halt_endpoint_req.isra.0+0x54>)
	if ((USB_EP_GET_IDX(ep) == 0) || is_device_configured()) {
    1e30:	f893 00ba 	ldrb.w	r0, [r3, #186]	; 0xba
    1e34:	b168      	cbz	r0, 1e52 <usb_halt_endpoint_req.isra.0+0x3a>
			usb_dc_ep_set_stall(ep);
    1e36:	4620      	mov	r0, r4
    1e38:	4e0c      	ldr	r6, [pc, #48]	; (1e6c <usb_halt_endpoint_req.isra.0+0x54>)
		if (halt) {
    1e3a:	b165      	cbz	r5, 1e56 <usb_halt_endpoint_req.isra.0+0x3e>
			usb_dc_ep_set_stall(ep);
    1e3c:	f002 fe8c 	bl	4b58 <usb_dc_ep_set_stall>
			if (usb_dev.status_callback) {
    1e40:	69f3      	ldr	r3, [r6, #28]
    1e42:	b90b      	cbnz	r3, 1e48 <usb_halt_endpoint_req.isra.0+0x30>
		return true;
    1e44:	2001      	movs	r0, #1
    1e46:	e004      	b.n	1e52 <usb_halt_endpoint_req.isra.0+0x3a>
				usb_dev.status_callback(USB_DC_SET_HALT, &ep);
    1e48:	2008      	movs	r0, #8
    1e4a:	f10d 0107 	add.w	r1, sp, #7
    1e4e:	4798      	blx	r3
		return true;
    1e50:	4628      	mov	r0, r5
}
    1e52:	b002      	add	sp, #8
    1e54:	bd70      	pop	{r4, r5, r6, pc}
			usb_dc_ep_clear_stall(ep);
    1e56:	f002 fea7 	bl	4ba8 <usb_dc_ep_clear_stall>
			if (usb_dev.status_callback) {
    1e5a:	69f3      	ldr	r3, [r6, #28]
    1e5c:	2b00      	cmp	r3, #0
    1e5e:	d0f1      	beq.n	1e44 <usb_halt_endpoint_req.isra.0+0x2c>
				usb_dev.status_callback(USB_DC_CLEAR_HALT, &ep);
    1e60:	2009      	movs	r0, #9
    1e62:	f10d 0107 	add.w	r1, sp, #7
    1e66:	4798      	blx	r3
    1e68:	e7ec      	b.n	1e44 <usb_halt_endpoint_req.isra.0+0x2c>
    1e6a:	bf00      	nop
    1e6c:	20012bd8 	.word	0x20012bd8

00001e70 <usb_handle_standard_request>:
{
    1e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (usb_dev.custom_req_handler &&
    1e74:	4e96      	ldr	r6, [pc, #600]	; (20d0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xd0>)
{
    1e76:	4605      	mov	r5, r0
	if (usb_dev.custom_req_handler &&
    1e78:	69b3      	ldr	r3, [r6, #24]
{
    1e7a:	460f      	mov	r7, r1
    1e7c:	4690      	mov	r8, r2
	if (usb_dev.custom_req_handler &&
    1e7e:	b95b      	cbnz	r3, 1e98 <usb_handle_standard_request+0x28>
	switch (setup->RequestType.recipient) {
    1e80:	7828      	ldrb	r0, [r5, #0]
    1e82:	f000 031f 	and.w	r3, r0, #31
    1e86:	2b01      	cmp	r3, #1
    1e88:	d07a      	beq.n	1f80 <usb_handle_standard_request+0x110>
    1e8a:	2b02      	cmp	r3, #2
    1e8c:	f000 80e3 	beq.w	2056 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x56>
    1e90:	b13b      	cbz	r3, 1ea2 <usb_handle_standard_request+0x32>
		switch (setup->bRequest) {
    1e92:	f06f 0015 	mvn.w	r0, #21
    1e96:	e08d      	b.n	1fb4 <usb_handle_standard_request+0x144>
	    !usb_dev.custom_req_handler(setup, len, data_buf)) {
    1e98:	4798      	blx	r3
	if (usb_dev.custom_req_handler &&
    1e9a:	2800      	cmp	r0, #0
    1e9c:	d1f0      	bne.n	1e80 <usb_handle_standard_request+0x10>
	int rc = 0;
    1e9e:	2000      	movs	r0, #0
    1ea0:	e088      	b.n	1fb4 <usb_handle_standard_request+0x144>
	if (usb_reqtype_is_to_host(setup)) {
    1ea2:	f995 2000 	ldrsb.w	r2, [r5]
		switch (setup->bRequest) {
    1ea6:	7868      	ldrb	r0, [r5, #1]
	if (usb_reqtype_is_to_host(setup)) {
    1ea8:	2a00      	cmp	r2, #0
    1eaa:	da2b      	bge.n	1f04 <usb_handle_standard_request+0x94>
		switch (setup->bRequest) {
    1eac:	2806      	cmp	r0, #6
	uint8_t *data = *data_buf;
    1eae:	f8d8 2000 	ldr.w	r2, [r8]
		switch (setup->bRequest) {
    1eb2:	d009      	beq.n	1ec8 <usb_handle_standard_request+0x58>
    1eb4:	2808      	cmp	r0, #8
    1eb6:	d01f      	beq.n	1ef8 <usb_handle_standard_request+0x88>
    1eb8:	2800      	cmp	r0, #0
    1eba:	d1ea      	bne.n	1e92 <usb_handle_standard_request+0x22>
		data[0] |= USB_GET_STATUS_SELF_POWERED;
    1ebc:	2301      	movs	r3, #1
	data[1] = 0U;
    1ebe:	7050      	strb	r0, [r2, #1]
		data[0] |= USB_GET_STATUS_SELF_POWERED;
    1ec0:	7013      	strb	r3, [r2, #0]
		*len = 2;
    1ec2:	2302      	movs	r3, #2
    1ec4:	603b      	str	r3, [r7, #0]
		return true;
    1ec6:	e075      	b.n	1fb4 <usb_handle_standard_request+0x144>
			return usb_get_descriptor(setup, len, data_buf);
    1ec8:	8869      	ldrh	r1, [r5, #2]
	type = USB_GET_DESCRIPTOR_TYPE(setup->wValue);
    1eca:	0a0a      	lsrs	r2, r1, #8
	if ((type == USB_DESC_INTERFACE) || (type == USB_DESC_ENDPOINT) ||
    1ecc:	1f10      	subs	r0, r2, #4
    1ece:	2801      	cmp	r0, #1
    1ed0:	d9df      	bls.n	1e92 <usb_handle_standard_request+0x22>
    1ed2:	2a07      	cmp	r2, #7
    1ed4:	d8dd      	bhi.n	1e92 <usb_handle_standard_request+0x22>
	cur_index = 0U;
    1ed6:	4618      	mov	r0, r3
	index = USB_GET_DESCRIPTOR_INDEX(setup->wValue);
    1ed8:	b2cc      	uxtb	r4, r1
	p = (uint8_t *)usb_dev.descriptors;
    1eda:	6a71      	ldr	r1, [r6, #36]	; 0x24
	while (p[DESC_bLength] != 0U) {
    1edc:	780b      	ldrb	r3, [r1, #0]
    1ede:	2b00      	cmp	r3, #0
    1ee0:	d0d7      	beq.n	1e92 <usb_handle_standard_request+0x22>
		if (p[DESC_bDescriptorType] == type) {
    1ee2:	784d      	ldrb	r5, [r1, #1]
    1ee4:	4295      	cmp	r5, r2
    1ee6:	d103      	bne.n	1ef0 <usb_handle_standard_request+0x80>
			if (cur_index == index) {
    1ee8:	4284      	cmp	r4, r0
    1eea:	f000 80e9 	beq.w	20c0 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xc0>
			cur_index++;
    1eee:	3001      	adds	r0, #1
		p += p[DESC_bLength];
    1ef0:	4419      	add	r1, r3
    1ef2:	e7f3      	b.n	1edc <usb_handle_standard_request+0x6c>
			*len = p[DESC_bLength];
    1ef4:	780b      	ldrb	r3, [r1, #0]
    1ef6:	e0e9      	b.n	20cc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xcc>
			data[0] = usb_dev.configuration;
    1ef8:	f896 10ba 	ldrb.w	r1, [r6, #186]	; 0xba
    1efc:	7011      	strb	r1, [r2, #0]
			*len = 1;
    1efe:	2201      	movs	r2, #1
    1f00:	603a      	str	r2, [r7, #0]
			return true;
    1f02:	e7cc      	b.n	1e9e <usb_handle_standard_request+0x2e>
		switch (setup->bRequest) {
    1f04:	2805      	cmp	r0, #5
    1f06:	d018      	beq.n	1f3a <usb_handle_standard_request+0xca>
    1f08:	2809      	cmp	r0, #9
    1f0a:	d1c2      	bne.n	1e92 <usb_handle_standard_request+0x22>
	if (setup->wValue == 0U) {
    1f0c:	886c      	ldrh	r4, [r5, #2]
    1f0e:	b144      	cbz	r4, 1f22 <usb_handle_standard_request+0xb2>
	uint8_t cur_config = 0xFF;
    1f10:	f04f 08ff 	mov.w	r8, #255	; 0xff
	bool found = false;
    1f14:	4618      	mov	r0, r3
	uint8_t cur_alt_setting = 0xFF;
    1f16:	46c1      	mov	r9, r8
	uint8_t *p = (uint8_t *)usb_dev.descriptors;
    1f18:	6a77      	ldr	r7, [r6, #36]	; 0x24
	while (p[DESC_bLength] != 0U) {
    1f1a:	783c      	ldrb	r4, [r7, #0]
    1f1c:	b99c      	cbnz	r4, 1f46 <usb_handle_standard_request+0xd6>
	if (found) {
    1f1e:	2800      	cmp	r0, #0
    1f20:	d0b7      	beq.n	1e92 <usb_handle_standard_request+0x22>
		usb_reset_alt_setting();
    1f22:	f7ff fef1 	bl	1d08 <usb_reset_alt_setting>
		usb_dev.configuration = setup->wValue;
    1f26:	886b      	ldrh	r3, [r5, #2]
    1f28:	f886 30ba 	strb.w	r3, [r6, #186]	; 0xba
		if (usb_dev.status_callback) {
    1f2c:	69f3      	ldr	r3, [r6, #28]
    1f2e:	2b00      	cmp	r3, #0
    1f30:	d0b5      	beq.n	1e9e <usb_handle_standard_request+0x2e>
			usb_dev.status_callback(USB_DC_CONFIGURED,
    1f32:	2003      	movs	r0, #3
    1f34:	4967      	ldr	r1, [pc, #412]	; (20d4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xd4>)
    1f36:	4798      	blx	r3
    1f38:	e7b1      	b.n	1e9e <usb_handle_standard_request+0x2e>
			return !usb_dc_set_address(setup->wValue);
    1f3a:	78a8      	ldrb	r0, [r5, #2]
    1f3c:	f002 fdd8 	bl	4af0 <usb_dc_set_address>
		if (usb_handle_std_device_req(setup, len, data_buf) == false) {
    1f40:	2800      	cmp	r0, #0
    1f42:	d0ac      	beq.n	1e9e <usb_handle_standard_request+0x2e>
    1f44:	e7a5      	b.n	1e92 <usb_handle_standard_request+0x22>
		switch (p[DESC_bDescriptorType]) {
    1f46:	787b      	ldrb	r3, [r7, #1]
    1f48:	2b04      	cmp	r3, #4
    1f4a:	d00c      	beq.n	1f66 <usb_handle_standard_request+0xf6>
    1f4c:	2b05      	cmp	r3, #5
    1f4e:	d00d      	beq.n	1f6c <usb_handle_standard_request+0xfc>
    1f50:	2b02      	cmp	r3, #2
    1f52:	d105      	bne.n	1f60 <usb_handle_standard_request+0xf0>
			cur_config = p[CONF_DESC_bConfigurationValue];
    1f54:	f897 8005 	ldrb.w	r8, [r7, #5]
			if (cur_config == setup->wValue) {
    1f58:	886a      	ldrh	r2, [r5, #2]
				found = true;
    1f5a:	4542      	cmp	r2, r8
    1f5c:	bf08      	it	eq
    1f5e:	2001      	moveq	r0, #1
		p += p[DESC_bLength];
    1f60:	783b      	ldrb	r3, [r7, #0]
    1f62:	441f      	add	r7, r3
    1f64:	e7d9      	b.n	1f1a <usb_handle_standard_request+0xaa>
			cur_alt_setting =
    1f66:	f897 9003 	ldrb.w	r9, [r7, #3]
			break;
    1f6a:	e7f9      	b.n	1f60 <usb_handle_standard_request+0xf0>
			if ((cur_config != setup->wValue) ||
    1f6c:	886b      	ldrh	r3, [r5, #2]
    1f6e:	4543      	cmp	r3, r8
    1f70:	d1f6      	bne.n	1f60 <usb_handle_standard_request+0xf0>
    1f72:	f1b9 0f00 	cmp.w	r9, #0
    1f76:	d1f3      	bne.n	1f60 <usb_handle_standard_request+0xf0>
			found = set_endpoint((struct usb_ep_descriptor *)p);
    1f78:	4638      	mov	r0, r7
    1f7a:	f7ff fe9b 	bl	1cb4 <set_endpoint>
			break;
    1f7e:	e7ef      	b.n	1f60 <usb_handle_standard_request+0xf0>
	if (!is_device_configured() ||
    1f80:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    1f84:	2b00      	cmp	r3, #0
    1f86:	d084      	beq.n	1e92 <usb_handle_standard_request+0x22>
	const uint8_t *p = (uint8_t *)usb_dev.descriptors;
    1f88:	6a74      	ldr	r4, [r6, #36]	; 0x24
	   (!is_interface_valid((uint8_t)setup->wIndex))) {
    1f8a:	f8b5 c004 	ldrh.w	ip, [r5, #4]
	const uint8_t *p = (uint8_t *)usb_dev.descriptors;
    1f8e:	4623      	mov	r3, r4
	   (!is_interface_valid((uint8_t)setup->wIndex))) {
    1f90:	7928      	ldrb	r0, [r5, #4]
	while (p[DESC_bLength] != 0U) {
    1f92:	781a      	ldrb	r2, [r3, #0]
    1f94:	2a00      	cmp	r2, #0
    1f96:	f43f af7c 	beq.w	1e92 <usb_handle_standard_request+0x22>
		if (p[DESC_bDescriptorType] == USB_DESC_CONFIGURATION) {
    1f9a:	7859      	ldrb	r1, [r3, #1]
    1f9c:	2902      	cmp	r1, #2
    1f9e:	d104      	bne.n	1faa <usb_handle_standard_request+0x13a>
			if (interface < cfg_descr->bNumInterfaces) {
    1fa0:	f893 e004 	ldrb.w	lr, [r3, #4]
    1fa4:	4586      	cmp	lr, r0
    1fa6:	f200 8097 	bhi.w	20d8 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xd8>
		p += p[DESC_bLength];
    1faa:	4413      	add	r3, r2
    1fac:	e7f1      	b.n	1f92 <usb_handle_standard_request+0x122>
			data[0] = 0U;
    1fae:	7010      	strb	r0, [r2, #0]
			data[1] = 0U;
    1fb0:	7050      	strb	r0, [r2, #1]
			*len = 2;
    1fb2:	6039      	str	r1, [r7, #0]
}
    1fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		p += p[DESC_bLength];
    1fb8:	440c      	add	r4, r1
    1fba:	e09b      	b.n	20f4 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xf4>
		if (setup->bRequest == USB_SREQ_SET_INTERFACE) {
    1fbc:	280b      	cmp	r0, #11
    1fbe:	f47f af68 	bne.w	1e92 <usb_handle_standard_request+0x22>
	bool ret = false;
    1fc2:	2700      	movs	r7, #0
	uint8_t cur_iface = 0xFF;
    1fc4:	f04f 0aff 	mov.w	sl, #255	; 0xff
	const uint8_t *if_desc = NULL;
    1fc8:	46b9      	mov	r9, r7
	uint8_t cur_alt_setting = 0xFF;
    1fca:	46d0      	mov	r8, sl
    1fcc:	e006      	b.n	1fdc <usb_handle_standard_request+0x16c>
		switch (p[DESC_bDescriptorType]) {
    1fce:	7863      	ldrb	r3, [r4, #1]
    1fd0:	2b04      	cmp	r3, #4
    1fd2:	d00f      	beq.n	1ff4 <usb_handle_standard_request+0x184>
    1fd4:	2b05      	cmp	r3, #5
    1fd6:	d022      	beq.n	201e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1e>
		p += p[DESC_bLength];
    1fd8:	7823      	ldrb	r3, [r4, #0]
    1fda:	441c      	add	r4, r3
	while (p[DESC_bLength] != 0U) {
    1fdc:	7823      	ldrb	r3, [r4, #0]
    1fde:	2b00      	cmp	r3, #0
    1fe0:	d1f5      	bne.n	1fce <usb_handle_standard_request+0x15e>
	if (usb_dev.status_callback) {
    1fe2:	69f3      	ldr	r3, [r6, #28]
    1fe4:	b113      	cbz	r3, 1fec <usb_handle_standard_request+0x17c>
		usb_dev.status_callback(USB_DC_INTERFACE, if_desc);
    1fe6:	4649      	mov	r1, r9
    1fe8:	2007      	movs	r0, #7
    1fea:	4798      	blx	r3
		if (usb_handle_std_interface_req(setup, len, data_buf) == false) {
    1fec:	2f00      	cmp	r7, #0
    1fee:	f47f af56 	bne.w	1e9e <usb_handle_standard_request+0x2e>
    1ff2:	e74e      	b.n	1e92 <usb_handle_standard_request+0x22>
			cur_iface = p[INTF_DESC_bInterfaceNumber];
    1ff4:	f894 a002 	ldrb.w	sl, [r4, #2]
			if (cur_iface == setup->wIndex &&
    1ff8:	88aa      	ldrh	r2, [r5, #4]
    1ffa:	4653      	mov	r3, sl
    1ffc:	4592      	cmp	sl, r2
			cur_alt_setting = p[INTF_DESC_bAlternateSetting];
    1ffe:	f894 8003 	ldrb.w	r8, [r4, #3]
			if (cur_iface == setup->wIndex &&
    2002:	d1e9      	bne.n	1fd8 <usb_handle_standard_request+0x168>
			    cur_alt_setting == setup->wValue) {
    2004:	8869      	ldrh	r1, [r5, #2]
			if (cur_iface == setup->wIndex &&
    2006:	fa1f f288 	uxth.w	r2, r8
    200a:	4588      	cmp	r8, r1
    200c:	d1e4      	bne.n	1fd8 <usb_handle_standard_request+0x168>
	if (iface < ARRAY_SIZE(usb_dev.alt_setting)) {
    200e:	2b07      	cmp	r3, #7
    2010:	d81e      	bhi.n	2050 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x50>
		return true;
    2012:	46a1      	mov	r9, r4
		usb_dev.alt_setting[iface] = alt_setting;
    2014:	4433      	add	r3, r6
				ret = usb_set_alt_setting(setup->wIndex,
    2016:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
	return true;
    201a:	2701      	movs	r7, #1
    201c:	e7dc      	b.n	1fd8 <usb_handle_standard_request+0x168>
			if (cur_iface == setup->wIndex) {
    201e:	88ab      	ldrh	r3, [r5, #4]
    2020:	4553      	cmp	r3, sl
    2022:	d1d9      	bne.n	1fd8 <usb_handle_standard_request+0x168>
	if (cur_alt_setting != alt_setting) {
    2024:	78ab      	ldrb	r3, [r5, #2]
    2026:	4543      	cmp	r3, r8
    2028:	d00d      	beq.n	2046 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x46>
		ret = reset_endpoint(ep_desc);
    202a:	78a7      	ldrb	r7, [r4, #2]
	usb_cancel_transfer(ep_cfg.ep_addr);
    202c:	4638      	mov	r0, r7
    202e:	f000 fc2f 	bl	2890 <usb_cancel_transfer>
	ret = usb_dc_ep_disable(ep_cfg.ep_addr);
    2032:	4638      	mov	r0, r7
    2034:	f002 fe1e 	bl	4c74 <usb_dc_ep_disable>
	if (ret == -EALREADY) {
    2038:	f110 0f78 	cmn.w	r0, #120	; 0x78
    203c:	d0ed      	beq.n	201a <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x1a>
	} else if (ret) {
    203e:	fab0 f780 	clz	r7, r0
    2042:	097f      	lsrs	r7, r7, #5
    2044:	e7c8      	b.n	1fd8 <usb_handle_standard_request+0x168>
		ret = set_endpoint(ep_desc);
    2046:	4620      	mov	r0, r4
    2048:	f7ff fe34 	bl	1cb4 <set_endpoint>
    204c:	4607      	mov	r7, r0
    204e:	e7c3      	b.n	1fd8 <usb_handle_standard_request+0x168>
    2050:	46a1      	mov	r9, r4
	return false;
    2052:	2700      	movs	r7, #0
    2054:	e7c0      	b.n	1fd8 <usb_handle_standard_request+0x168>
	if (usb_reqtype_is_to_host(setup)) {
    2056:	f995 2000 	ldrsb.w	r2, [r5]
		switch (setup->bRequest) {
    205a:	786b      	ldrb	r3, [r5, #1]
	if (usb_reqtype_is_to_host(setup)) {
    205c:	2a00      	cmp	r2, #0
    205e:	da19      	bge.n	2094 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x94>
		if (setup->bRequest == USB_SREQ_GET_STATUS) {
    2060:	2b00      	cmp	r3, #0
    2062:	f47f af16 	bne.w	1e92 <usb_handle_standard_request+0x22>
	uint8_t ep = setup->wIndex;
    2066:	792c      	ldrb	r4, [r5, #4]
	if (USB_EP_GET_IDX(ep) == 0) {
    2068:	0663      	lsls	r3, r4, #25
    206a:	d00a      	beq.n	2082 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x82>
    206c:	4620      	mov	r0, r4
    206e:	f7ff fe53 	bl	1d18 <is_ep_valid.part.0>
	if (!is_ep_valid(ep)) {
    2072:	2800      	cmp	r0, #0
    2074:	f43f af0d 	beq.w	1e92 <usb_handle_standard_request+0x22>
	if ((USB_EP_GET_IDX(ep) == 0) || is_device_configured()) {
    2078:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    207c:	2b00      	cmp	r3, #0
    207e:	f43f af08 	beq.w	1e92 <usb_handle_standard_request+0x22>
    2082:	f8d8 5000 	ldr.w	r5, [r8]
		usb_dc_ep_is_stalled(ep, &data[0]);
    2086:	4620      	mov	r0, r4
    2088:	4629      	mov	r1, r5
    208a:	f002 fdad 	bl	4be8 <usb_dc_ep_is_stalled>
		data[1] = 0U;
    208e:	2000      	movs	r0, #0
    2090:	7068      	strb	r0, [r5, #1]
    2092:	e716      	b.n	1ec2 <usb_handle_standard_request+0x52>
		switch (setup->bRequest) {
    2094:	2b01      	cmp	r3, #1
    2096:	d008      	beq.n	20aa <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xaa>
    2098:	2b03      	cmp	r3, #3
    209a:	f47f aefa 	bne.w	1e92 <usb_handle_standard_request+0x22>
			if (setup->wValue == USB_SFS_ENDPOINT_HALT) {
    209e:	886b      	ldrh	r3, [r5, #2]
    20a0:	2b00      	cmp	r3, #0
    20a2:	f47f aef6 	bne.w	1e92 <usb_handle_standard_request+0x22>
				return usb_halt_endpoint_req(setup, true);
    20a6:	2101      	movs	r1, #1
    20a8:	e003      	b.n	20b2 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xb2>
			if (setup->wValue == USB_SFS_ENDPOINT_HALT) {
    20aa:	8869      	ldrh	r1, [r5, #2]
    20ac:	2900      	cmp	r1, #0
    20ae:	f47f aef0 	bne.w	1e92 <usb_handle_standard_request+0x22>
				return usb_halt_endpoint_req(setup, true);
    20b2:	88a8      	ldrh	r0, [r5, #4]
    20b4:	f7ff feb0 	bl	1e18 <usb_halt_endpoint_req.isra.0>
		if (usb_handle_std_endpoint_req(setup, len, data_buf) == false) {
    20b8:	2800      	cmp	r0, #0
    20ba:	f47f aef0 	bne.w	1e9e <usb_handle_standard_request+0x2e>
    20be:	e6e8      	b.n	1e92 <usb_handle_standard_request+0x22>
		if (type == USB_DESC_CONFIGURATION) {
    20c0:	2a02      	cmp	r2, #2
		*data = p;
    20c2:	f8c8 1000 	str.w	r1, [r8]
		if (type == USB_DESC_CONFIGURATION) {
    20c6:	f47f af15 	bne.w	1ef4 <usb_handle_standard_request+0x84>
			*len = (p[CONF_DESC_wTotalLength]) |
    20ca:	884b      	ldrh	r3, [r1, #2]
				*len = 1;
    20cc:	603b      	str	r3, [r7, #0]
    20ce:	e6e6      	b.n	1e9e <usb_handle_standard_request+0x2e>
    20d0:	20012bd8 	.word	0x20012bd8
    20d4:	20012c92 	.word	0x20012c92
	if (usb_reqtype_is_to_host(setup)) {
    20d8:	f995 3000 	ldrsb.w	r3, [r5]
		switch (setup->bRequest) {
    20dc:	7868      	ldrb	r0, [r5, #1]
	if (usb_reqtype_is_to_host(setup)) {
    20de:	2b00      	cmp	r3, #0
    20e0:	f6bf af6c 	bge.w	1fbc <usb_handle_standard_request+0x14c>
    20e4:	f8d8 2000 	ldr.w	r2, [r8]
		switch (setup->bRequest) {
    20e8:	2800      	cmp	r0, #0
    20ea:	f43f af60 	beq.w	1fae <usb_handle_standard_request+0x13e>
    20ee:	280a      	cmp	r0, #10
    20f0:	f47f aecf 	bne.w	1e92 <usb_handle_standard_request+0x22>
	while (p[DESC_bLength] != 0U) {
    20f4:	7821      	ldrb	r1, [r4, #0]
    20f6:	2900      	cmp	r1, #0
    20f8:	f43f aecb 	beq.w	1e92 <usb_handle_standard_request+0x22>
		if (p[DESC_bDescriptorType] == USB_DESC_INTERFACE) {
    20fc:	7863      	ldrb	r3, [r4, #1]
    20fe:	2b04      	cmp	r3, #4
    2100:	f47f af5a 	bne.w	1fb8 <usb_handle_standard_request+0x148>
			cur_iface = p[INTF_DESC_bInterfaceNumber];
    2104:	78a3      	ldrb	r3, [r4, #2]
			if (cur_iface == setup->wIndex) {
    2106:	459c      	cmp	ip, r3
    2108:	f47f af56 	bne.w	1fb8 <usb_handle_standard_request+0x148>
	if (iface < ARRAY_SIZE(usb_dev.alt_setting)) {
    210c:	2b07      	cmp	r3, #7
	return 0;
    210e:	bf8e      	itee	hi
    2110:	2300      	movhi	r3, #0
		return usb_dev.alt_setting[iface];
    2112:	199b      	addls	r3, r3, r6
    2114:	f893 30bb 	ldrbls.w	r3, [r3, #187]	; 0xbb
				data[0] = usb_get_alt_setting(cur_iface);
    2118:	7013      	strb	r3, [r2, #0]
				*len = 1;
    211a:	2301      	movs	r3, #1
    211c:	e7d6      	b.n	20cc <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xcc>
    211e:	bf00      	nop

00002120 <usb_disable>:
{
    2120:	b510      	push	{r4, lr}
	if (usb_dev.enabled != true) {
    2122:	4c06      	ldr	r4, [pc, #24]	; (213c <usb_disable+0x1c>)
    2124:	f894 00b8 	ldrb.w	r0, [r4, #184]	; 0xb8
    2128:	b130      	cbz	r0, 2138 <usb_disable+0x18>
	ret = usb_dc_detach();
    212a:	f002 fc95 	bl	4a58 <usb_dc_detach>
	if (ret < 0) {
    212e:	2800      	cmp	r0, #0
	usb_dev.enabled = false;
    2130:	bfa4      	itt	ge
    2132:	2000      	movge	r0, #0
    2134:	f884 00b8 	strbge.w	r0, [r4, #184]	; 0xb8
}
    2138:	bd10      	pop	{r4, pc}
    213a:	bf00      	nop
    213c:	20012bd8 	.word	0x20012bd8

00002140 <usb_data_to_host>:
{
    2140:	b513      	push	{r0, r1, r4, lr}
	if (usb_dev.zlp_flag == false) {
    2142:	4c13      	ldr	r4, [pc, #76]	; (2190 <usb_data_to_host+0x50>)
    2144:	7d23      	ldrb	r3, [r4, #20]
    2146:	b9cb      	cbnz	r3, 217c <usb_data_to_host+0x3c>
		uint32_t chunk = usb_dev.data_buf_residue;
    2148:	68e2      	ldr	r2, [r4, #12]
		usb_write(USB_CONTROL_EP_IN, usb_dev.data_buf,
    214a:	ab01      	add	r3, sp, #4
    214c:	2080      	movs	r0, #128	; 0x80
    214e:	68a1      	ldr	r1, [r4, #8]
		uint32_t chunk = usb_dev.data_buf_residue;
    2150:	9201      	str	r2, [sp, #4]
		usb_write(USB_CONTROL_EP_IN, usb_dev.data_buf,
    2152:	f008 fe5c 	bl	ae0e <usb_write>
		usb_dev.data_buf += chunk;
    2156:	9a01      	ldr	r2, [sp, #4]
    2158:	68a3      	ldr	r3, [r4, #8]
    215a:	4413      	add	r3, r2
    215c:	60a3      	str	r3, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
    215e:	68e3      	ldr	r3, [r4, #12]
    2160:	1a9b      	subs	r3, r3, r2
    2162:	60e3      	str	r3, [r4, #12]
		if (!usb_dev.data_buf_residue && chunk &&
    2164:	b943      	cbnz	r3, 2178 <usb_data_to_host+0x38>
    2166:	b13a      	cbz	r2, 2178 <usb_data_to_host+0x38>
		    usb_dev.setup.wLength > usb_dev.data_buf_len) {
    2168:	6923      	ldr	r3, [r4, #16]
    216a:	88e2      	ldrh	r2, [r4, #6]
		if (!usb_dev.data_buf_residue && chunk &&
    216c:	429a      	cmp	r2, r3
    216e:	dd03      	ble.n	2178 <usb_data_to_host+0x38>
			if (!(usb_dev.data_buf_len % USB_MAX_CTRL_MPS)) {
    2170:	069b      	lsls	r3, r3, #26
    2172:	d101      	bne.n	2178 <usb_data_to_host+0x38>
				usb_dev.zlp_flag = true;
    2174:	2301      	movs	r3, #1
    2176:	7523      	strb	r3, [r4, #20]
}
    2178:	b002      	add	sp, #8
    217a:	bd10      	pop	{r4, pc}
		usb_dev.zlp_flag = false;
    217c:	2300      	movs	r3, #0
		usb_dc_ep_write(USB_CONTROL_EP_IN, NULL, 0, NULL);
    217e:	2080      	movs	r0, #128	; 0x80
    2180:	461a      	mov	r2, r3
    2182:	4619      	mov	r1, r3
		usb_dev.zlp_flag = false;
    2184:	7523      	strb	r3, [r4, #20]
}
    2186:	b002      	add	sp, #8
    2188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		usb_dc_ep_write(USB_CONTROL_EP_IN, NULL, 0, NULL);
    218c:	f002 bd98 	b.w	4cc0 <usb_dc_ep_write>
    2190:	20012bd8 	.word	0x20012bd8

00002194 <usb_handle_control_transfer>:
	uint32_t chunk = 0U;
    2194:	2300      	movs	r3, #0
{
    2196:	b530      	push	{r4, r5, lr}
    2198:	b085      	sub	sp, #20
    219a:	4602      	mov	r2, r0
    219c:	460d      	mov	r5, r1
	uint32_t chunk = 0U;
    219e:	9301      	str	r3, [sp, #4]
	if (ep == USB_CONTROL_EP_OUT && ep_status == USB_DC_EP_SETUP) {
    21a0:	2800      	cmp	r0, #0
    21a2:	d15f      	bne.n	2264 <usb_handle_control_transfer+0xd0>
    21a4:	2900      	cmp	r1, #0
    21a6:	d13c      	bne.n	2222 <usb_handle_control_transfer+0x8e>
		if (usb_dc_ep_read(ep, (uint8_t *)&setup_raw,
    21a8:	2208      	movs	r2, #8
    21aa:	460b      	mov	r3, r1
    21ac:	eb0d 0102 	add.w	r1, sp, r2
    21b0:	f009 fb8c 	bl	b8cc <usb_dc_ep_read>
    21b4:	2800      	cmp	r0, #0
    21b6:	da04      	bge.n	21c2 <usb_handle_control_transfer+0x2e>
			usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
    21b8:	2080      	movs	r0, #128	; 0x80
				usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
    21ba:	f002 fccd 	bl	4b58 <usb_dc_ep_set_stall>
}
    21be:	b005      	add	sp, #20
    21c0:	bd30      	pop	{r4, r5, pc}
		setup->bmRequestType = setup_raw.bmRequestType;
    21c2:	4c2d      	ldr	r4, [pc, #180]	; (2278 <usb_handle_control_transfer+0xe4>)
		setup->bRequest = setup_raw.bRequest;
    21c4:	f89d 3009 	ldrb.w	r3, [sp, #9]
		setup->bmRequestType = setup_raw.bmRequestType;
    21c8:	f89d 2008 	ldrb.w	r2, [sp, #8]
		setup->bRequest = setup_raw.bRequest;
    21cc:	7063      	strb	r3, [r4, #1]
		setup->wValue = sys_le16_to_cpu(setup_raw.wValue);
    21ce:	f8bd 300a 	ldrh.w	r3, [sp, #10]
		setup->bmRequestType = setup_raw.bmRequestType;
    21d2:	7022      	strb	r2, [r4, #0]
		setup->wValue = sys_le16_to_cpu(setup_raw.wValue);
    21d4:	8063      	strh	r3, [r4, #2]
		setup->wIndex = sys_le16_to_cpu(setup_raw.wIndex);
    21d6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
		usb_dev.data_buf = usb_dev.req_data;
    21da:	f104 0138 	add.w	r1, r4, #56	; 0x38
		setup->wIndex = sys_le16_to_cpu(setup_raw.wIndex);
    21de:	80a3      	strh	r3, [r4, #4]
		setup->wLength = sys_le16_to_cpu(setup_raw.wLength);
    21e0:	f8bd 300e 	ldrh.w	r3, [sp, #14]
		if (usb_reqtype_is_to_device(setup)) {
    21e4:	0612      	lsls	r2, r2, #24
		usb_dev.data_buf_residue = 0;
    21e6:	e9c4 5503 	strd	r5, r5, [r4, #12]
		setup->wLength = sys_le16_to_cpu(setup_raw.wLength);
    21ea:	80e3      	strh	r3, [r4, #6]
		usb_dev.data_buf = usb_dev.req_data;
    21ec:	60a1      	str	r1, [r4, #8]
		usb_dev.zlp_flag = false;
    21ee:	7525      	strb	r5, [r4, #20]
		if (usb_reqtype_is_to_device(setup)) {
    21f0:	d40a      	bmi.n	2208 <usb_handle_control_transfer+0x74>
			if (setup->wLength > CONFIG_USB_REQUEST_BUFFER_SIZE) {
    21f2:	2b80      	cmp	r3, #128	; 0x80
    21f4:	d904      	bls.n	2200 <usb_handle_control_transfer+0x6c>
				usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
    21f6:	2080      	movs	r0, #128	; 0x80
    21f8:	f002 fcae 	bl	4b58 <usb_dc_ep_set_stall>
				usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
    21fc:	2000      	movs	r0, #0
    21fe:	e7dc      	b.n	21ba <usb_handle_control_transfer+0x26>
			if (setup->wLength) {
    2200:	b113      	cbz	r3, 2208 <usb_handle_control_transfer+0x74>
				usb_dev.data_buf_residue = setup->wLength;
    2202:	e9c4 3303 	strd	r3, r3, [r4, #12]
				return;
    2206:	e7da      	b.n	21be <usb_handle_control_transfer+0x2a>
		if (!usb_handle_request(setup,
    2208:	f7ff fda2 	bl	1d50 <usb_handle_request.constprop.0>
    220c:	2800      	cmp	r0, #0
    220e:	d0d3      	beq.n	21b8 <usb_handle_control_transfer+0x24>
		usb_dev.data_buf_residue = MIN(usb_dev.data_buf_len,
    2210:	88e2      	ldrh	r2, [r4, #6]
    2212:	6923      	ldr	r3, [r4, #16]
    2214:	429a      	cmp	r2, r3
    2216:	bfd4      	ite	le
    2218:	60e2      	strle	r2, [r4, #12]
    221a:	60e3      	strgt	r3, [r4, #12]
			usb_data_to_host();
    221c:	f7ff ff90 	bl	2140 <usb_data_to_host>
    2220:	e7cd      	b.n	21be <usb_handle_control_transfer+0x2a>
		if (usb_dev.data_buf_residue <= 0) {
    2222:	4c15      	ldr	r4, [pc, #84]	; (2278 <usb_handle_control_transfer+0xe4>)
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    2224:	ab01      	add	r3, sp, #4
    2226:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
		if (usb_dev.data_buf_residue <= 0) {
    222a:	2d00      	cmp	r5, #0
    222c:	dc04      	bgt.n	2238 <usb_handle_control_transfer+0xa4>
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    222e:	f009 fb4d 	bl	b8cc <usb_dc_ep_read>
    2232:	2800      	cmp	r0, #0
    2234:	dac3      	bge.n	21be <usb_handle_control_transfer+0x2a>
    2236:	e7bf      	b.n	21b8 <usb_handle_control_transfer+0x24>
		if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    2238:	462a      	mov	r2, r5
    223a:	f009 fb47 	bl	b8cc <usb_dc_ep_read>
    223e:	2800      	cmp	r0, #0
    2240:	dbd9      	blt.n	21f6 <usb_handle_control_transfer+0x62>
		usb_dev.data_buf += chunk;
    2242:	9901      	ldr	r1, [sp, #4]
    2244:	68a2      	ldr	r2, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
    2246:	68e3      	ldr	r3, [r4, #12]
		usb_dev.data_buf += chunk;
    2248:	440a      	add	r2, r1
		usb_dev.data_buf_residue -= chunk;
    224a:	1a5b      	subs	r3, r3, r1
		usb_dev.data_buf += chunk;
    224c:	60a2      	str	r2, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
    224e:	60e3      	str	r3, [r4, #12]
		if (usb_dev.data_buf_residue == 0) {
    2250:	2b00      	cmp	r3, #0
    2252:	d1b4      	bne.n	21be <usb_handle_control_transfer+0x2a>
			usb_dev.data_buf = usb_dev.req_data;
    2254:	f104 0338 	add.w	r3, r4, #56	; 0x38
    2258:	60a3      	str	r3, [r4, #8]
			if (!usb_handle_request(setup,
    225a:	f7ff fd79 	bl	1d50 <usb_handle_request.constprop.0>
    225e:	2800      	cmp	r0, #0
    2260:	d1dc      	bne.n	221c <usb_handle_control_transfer+0x88>
    2262:	e7a9      	b.n	21b8 <usb_handle_control_transfer+0x24>
	} else if (ep == USB_CONTROL_EP_IN) {
    2264:	2880      	cmp	r0, #128	; 0x80
    2266:	d1aa      	bne.n	21be <usb_handle_control_transfer+0x2a>
		if (usb_dev.data_buf_residue != 0 || usb_dev.zlp_flag == true) {
    2268:	4b03      	ldr	r3, [pc, #12]	; (2278 <usb_handle_control_transfer+0xe4>)
    226a:	68da      	ldr	r2, [r3, #12]
    226c:	2a00      	cmp	r2, #0
    226e:	d1d5      	bne.n	221c <usb_handle_control_transfer+0x88>
    2270:	7d1b      	ldrb	r3, [r3, #20]
    2272:	2b00      	cmp	r3, #0
    2274:	d1d2      	bne.n	221c <usb_handle_control_transfer+0x88>
    2276:	e7a2      	b.n	21be <usb_handle_control_transfer+0x2a>
    2278:	20012bd8 	.word	0x20012bd8

0000227c <usb_set_config>:
	usb_dev.descriptors = usb_descriptors;
    227c:	4b05      	ldr	r3, [pc, #20]	; (2294 <usb_set_config+0x18>)
	usb_dev.req_handlers[type] = handler;
    227e:	4a06      	ldr	r2, [pc, #24]	; (2298 <usb_set_config+0x1c>)
	usb_dev.descriptors = usb_descriptors;
    2280:	6258      	str	r0, [r3, #36]	; 0x24
	usb_dev.req_handlers[type] = handler;
    2282:	629a      	str	r2, [r3, #40]	; 0x28
    2284:	4a05      	ldr	r2, [pc, #20]	; (229c <usb_set_config+0x20>)

	/* register class request handlers for each interface*/
	usb_register_custom_req_handler(custom_handler);

	return 0;
}
    2286:	2000      	movs	r0, #0
	usb_dev.req_handlers[type] = handler;
    2288:	62da      	str	r2, [r3, #44]	; 0x2c
    228a:	4a05      	ldr	r2, [pc, #20]	; (22a0 <usb_set_config+0x24>)
    228c:	631a      	str	r2, [r3, #48]	; 0x30
	usb_dev.custom_req_handler = handler;
    228e:	4a05      	ldr	r2, [pc, #20]	; (22a4 <usb_set_config+0x28>)
    2290:	619a      	str	r2, [r3, #24]
}
    2292:	4770      	bx	lr
    2294:	20012bd8 	.word	0x20012bd8
    2298:	00001e71 	.word	0x00001e71
    229c:	00001bd9 	.word	0x00001bd9
    22a0:	00001c79 	.word	0x00001c79
    22a4:	00001c19 	.word	0x00001c19

000022a8 <usb_device_init>:
 */
static int usb_device_init(const struct device *dev)
{
	uint8_t *device_descriptor;

	if (usb_dev.enabled == true) {
    22a8:	4b08      	ldr	r3, [pc, #32]	; (22cc <usb_device_init+0x24>)
{
    22aa:	b510      	push	{r4, lr}
	if (usb_dev.enabled == true) {
    22ac:	f893 40b8 	ldrb.w	r4, [r3, #184]	; 0xb8
    22b0:	b934      	cbnz	r4, 22c0 <usb_device_init+0x18>
		return -EALREADY;
	}

	/* register device descriptor */
	device_descriptor = usb_get_device_descriptor();
    22b2:	f000 f9a3 	bl	25fc <usb_get_device_descriptor>
	if (!device_descriptor) {
    22b6:	b130      	cbz	r0, 22c6 <usb_device_init+0x1e>
		LOG_ERR("Failed to configure USB device stack");
		return -1;
	}

	usb_set_config(device_descriptor);
    22b8:	f7ff ffe0 	bl	227c <usb_set_config>

	if (IS_ENABLED(CONFIG_USB_DEVICE_INITIALIZE_AT_BOOT)) {
		return usb_enable(NULL);
	}

	return 0;
    22bc:	4620      	mov	r0, r4
}
    22be:	bd10      	pop	{r4, pc}
		return -EALREADY;
    22c0:	f06f 0077 	mvn.w	r0, #119	; 0x77
    22c4:	e7fb      	b.n	22be <usb_device_init+0x16>
		return -1;
    22c6:	f04f 30ff 	mov.w	r0, #4294967295
    22ca:	e7f8      	b.n	22be <usb_device_init+0x16>
    22cc:	20012bd8 	.word	0x20012bd8

000022d0 <usb_enable>:
{
    22d0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    22d4:	4604      	mov	r4, r0
	if (usb_dev.enabled == true) {
    22d6:	4d35      	ldr	r5, [pc, #212]	; (23ac <usb_enable+0xdc>)
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
    22d8:	f04f 32ff 	mov.w	r2, #4294967295
    22dc:	f04f 33ff 	mov.w	r3, #4294967295
    22e0:	4833      	ldr	r0, [pc, #204]	; (23b0 <usb_enable+0xe0>)
    22e2:	f006 fe4f 	bl	8f84 <z_impl_k_mutex_lock>
    22e6:	f895 60b8 	ldrb.w	r6, [r5, #184]	; 0xb8
    22ea:	2e00      	cmp	r6, #0
    22ec:	d15b      	bne.n	23a6 <usb_enable+0xd6>
	usb_dev.status_callback = cb;
    22ee:	4831      	ldr	r0, [pc, #196]	; (23b4 <usb_enable+0xe4>)
	usb_dev.user_status_callback = status_cb;
    22f0:	622c      	str	r4, [r5, #32]
	usb_dev.status_callback = cb;
    22f2:	61e8      	str	r0, [r5, #28]
	usb_dc_set_status_callback(forward_status_cb);
    22f4:	f002 fdfa 	bl	4eec <usb_dc_set_status_callback>
	ret = usb_dc_attach();
    22f8:	f002 fb6e 	bl	49d8 <usb_dc_attach>
	if (ret < 0) {
    22fc:	1e04      	subs	r4, r0, #0
    22fe:	db36      	blt.n	236e <usb_enable+0x9e>
	ret = usb_transfer_init();
    2300:	f000 fb0c 	bl	291c <usb_transfer_init>
	if (ret < 0) {
    2304:	1e04      	subs	r4, r0, #0
    2306:	db32      	blt.n	236e <usb_enable+0x9e>
	ep0_cfg.ep_mps = USB_MAX_CTRL_MPS;
    2308:	2340      	movs	r3, #64	; 0x40
	ret = usb_dc_ep_configure(&ep0_cfg);
    230a:	4668      	mov	r0, sp
	ep0_cfg.ep_mps = USB_MAX_CTRL_MPS;
    230c:	f8ad 3002 	strh.w	r3, [sp, #2]
	ep0_cfg.ep_type = USB_DC_EP_CONTROL;
    2310:	f88d 6004 	strb.w	r6, [sp, #4]
	ep0_cfg.ep_addr = USB_CONTROL_EP_OUT;
    2314:	f88d 6000 	strb.w	r6, [sp]
	ret = usb_dc_ep_configure(&ep0_cfg);
    2318:	f002 fbfc 	bl	4b14 <usb_dc_ep_configure>
	if (ret < 0) {
    231c:	1e04      	subs	r4, r0, #0
    231e:	db26      	blt.n	236e <usb_enable+0x9e>
	ep0_cfg.ep_addr = USB_CONTROL_EP_IN;
    2320:	2780      	movs	r7, #128	; 0x80
	ret = usb_dc_ep_configure(&ep0_cfg);
    2322:	4668      	mov	r0, sp
	ep0_cfg.ep_addr = USB_CONTROL_EP_IN;
    2324:	f88d 7000 	strb.w	r7, [sp]
	ret = usb_dc_ep_configure(&ep0_cfg);
    2328:	f002 fbf4 	bl	4b14 <usb_dc_ep_configure>
	if (ret < 0) {
    232c:	1e04      	subs	r4, r0, #0
    232e:	db1e      	blt.n	236e <usb_enable+0x9e>
	ret = usb_dc_ep_set_callback(USB_CONTROL_EP_OUT,
    2330:	4630      	mov	r0, r6
    2332:	4921      	ldr	r1, [pc, #132]	; (23b8 <usb_enable+0xe8>)
    2334:	f002 fdc6 	bl	4ec4 <usb_dc_ep_set_callback>
	if (ret < 0) {
    2338:	1e04      	subs	r4, r0, #0
    233a:	db18      	blt.n	236e <usb_enable+0x9e>
	ret = usb_dc_ep_set_callback(USB_CONTROL_EP_IN,
    233c:	4638      	mov	r0, r7
    233e:	491e      	ldr	r1, [pc, #120]	; (23b8 <usb_enable+0xe8>)
    2340:	f002 fdc0 	bl	4ec4 <usb_dc_ep_set_callback>
	if (ret < 0) {
    2344:	1e04      	subs	r4, r0, #0
    2346:	db12      	blt.n	236e <usb_enable+0x9e>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2348:	4c1c      	ldr	r4, [pc, #112]	; (23bc <usb_enable+0xec>)
    234a:	f8df 8074 	ldr.w	r8, [pc, #116]	; 23c0 <usb_enable+0xf0>
    234e:	4544      	cmp	r4, r8
    2350:	d314      	bcc.n	237c <usb_enable+0xac>
	ret = usb_dc_ep_enable(USB_CONTROL_EP_OUT);
    2352:	2000      	movs	r0, #0
    2354:	f002 fc64 	bl	4c20 <usb_dc_ep_enable>
	if (ret < 0) {
    2358:	1e04      	subs	r4, r0, #0
    235a:	db08      	blt.n	236e <usb_enable+0x9e>
	ret = usb_dc_ep_enable(USB_CONTROL_EP_IN);
    235c:	2080      	movs	r0, #128	; 0x80
    235e:	f002 fc5f 	bl	4c20 <usb_dc_ep_enable>
	if (ret < 0) {
    2362:	1e04      	subs	r4, r0, #0
    2364:	db03      	blt.n	236e <usb_enable+0x9e>
	usb_dev.enabled = true;
    2366:	2301      	movs	r3, #1
	ret = 0;
    2368:	2400      	movs	r4, #0
	usb_dev.enabled = true;
    236a:	f885 30b8 	strb.w	r3, [r5, #184]	; 0xb8
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    236e:	4810      	ldr	r0, [pc, #64]	; (23b0 <usb_enable+0xe0>)
    2370:	f006 fe80 	bl	9074 <z_impl_k_mutex_unlock>
}
    2374:	4620      	mov	r0, r4
    2376:	b002      	add	sp, #8
    2378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    237c:	2600      	movs	r6, #0
		ep_data = cfg_data->endpoint;
    237e:	6a27      	ldr	r7, [r4, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    2380:	7f22      	ldrb	r2, [r4, #28]
    2382:	b2f3      	uxtb	r3, r6
    2384:	429a      	cmp	r2, r3
    2386:	d801      	bhi.n	238c <usb_enable+0xbc>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2388:	3424      	adds	r4, #36	; 0x24
    238a:	e7e0      	b.n	234e <usb_enable+0x7e>
			if (usb_dc_ep_set_callback(ep_data[n].ep_addr,
    238c:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
    2390:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
    2394:	7910      	ldrb	r0, [r2, #4]
    2396:	f002 fd95 	bl	4ec4 <usb_dc_ep_set_callback>
    239a:	3601      	adds	r6, #1
    239c:	2800      	cmp	r0, #0
    239e:	d0ef      	beq.n	2380 <usb_enable+0xb0>
    23a0:	f04f 34ff 	mov.w	r4, #4294967295
    23a4:	e7e3      	b.n	236e <usb_enable+0x9e>
		ret = -EALREADY;
    23a6:	f06f 0477 	mvn.w	r4, #119	; 0x77
    23aa:	e7e0      	b.n	236e <usb_enable+0x9e>
    23ac:	20012bd8 	.word	0x20012bd8
    23b0:	2000230c 	.word	0x2000230c
    23b4:	00001d7d 	.word	0x00001d7d
    23b8:	00002195 	.word	0x00002195
    23bc:	20002414 	.word	0x20002414
    23c0:	20002438 	.word	0x20002438

000023c4 <usb_update_sn_string_descriptor>:
 * case the device ID returned by the HWINFO driver is bigger, the lower
 * part is used for the USB Serial Number, as that part is usually having
 * more entropy.
 */
__weak uint8_t *usb_update_sn_string_descriptor(void)
{
    23c4:	b530      	push	{r4, r5, lr}
	 * unless the user requested a longer serial number.
	 */
	const int usblen = sizeof(CONFIG_USB_DEVICE_SN) / 2;
	uint8_t hwid[MAX(16, sizeof(CONFIG_USB_DEVICE_SN) / 2)];
	static uint8_t sn[sizeof(CONFIG_USB_DEVICE_SN) + 1];
	const char hex[] = "0123456789ABCDEF";
    23c6:	4b1f      	ldr	r3, [pc, #124]	; (2444 <usb_update_sn_string_descriptor+0x80>)
{
    23c8:	b08b      	sub	sp, #44	; 0x2c
	const char hex[] = "0123456789ABCDEF";
    23ca:	aa05      	add	r2, sp, #20
    23cc:	f103 0510 	add.w	r5, r3, #16
    23d0:	4614      	mov	r4, r2
    23d2:	6818      	ldr	r0, [r3, #0]
    23d4:	6859      	ldr	r1, [r3, #4]
    23d6:	3308      	adds	r3, #8
    23d8:	c403      	stmia	r4!, {r0, r1}
    23da:	42ab      	cmp	r3, r5
    23dc:	4622      	mov	r2, r4
    23de:	d1f7      	bne.n	23d0 <usb_update_sn_string_descriptor+0xc>
    23e0:	781b      	ldrb	r3, [r3, #0]
	int hwlen, skip;

	memset(hwid, 0, sizeof(hwid));
    23e2:	2210      	movs	r2, #16
	const char hex[] = "0123456789ABCDEF";
    23e4:	7023      	strb	r3, [r4, #0]
	memset(hwid, 0, sizeof(hwid));
    23e6:	2100      	movs	r1, #0
    23e8:	a801      	add	r0, sp, #4
    23ea:	f009 fa25 	bl	b838 <memset>
	memset(sn, 0, sizeof(sn));
    23ee:	2212      	movs	r2, #18
    23f0:	2100      	movs	r1, #0
    23f2:	4815      	ldr	r0, [pc, #84]	; (2448 <usb_update_sn_string_descriptor+0x84>)
    23f4:	f009 fa20 	bl	b838 <memset>
		union { uintptr_t x; size_t val; } parm1 = { .val = length };
		return (ssize_t) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_HWINFO_GET_DEVICE_ID);
	}
#endif
	compiler_barrier();
	return z_impl_hwinfo_get_device_id(buffer, length);
    23f8:	2110      	movs	r1, #16
    23fa:	a801      	add	r0, sp, #4
    23fc:	f009 fb61 	bl	bac2 <z_impl_hwinfo_get_device_id>

	hwlen = hwinfo_get_device_id(hwid, sizeof(hwid));
	if (hwlen > 0) {
    2400:	2800      	cmp	r0, #0
    2402:	dd1b      	ble.n	243c <usb_update_sn_string_descriptor+0x78>
		skip = MAX(0, hwlen - usblen);
    2404:	2808      	cmp	r0, #8
    2406:	bfb8      	it	lt
    2408:	2008      	movlt	r0, #8
		LOG_HEXDUMP_DBG(&hwid[skip], usblen, "Serial Number");
		for (int i = 0; i < usblen; i++) {
    240a:	2100      	movs	r1, #0
    240c:	3808      	subs	r0, #8
    240e:	ab01      	add	r3, sp, #4
    2410:	4a0d      	ldr	r2, [pc, #52]	; (2448 <usb_update_sn_string_descriptor+0x84>)
    2412:	4418      	add	r0, r3
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    2414:	f810 3b01 	ldrb.w	r3, [r0], #1
    2418:	ac0a      	add	r4, sp, #40	; 0x28
    241a:	eb04 1413 	add.w	r4, r4, r3, lsr #4
    241e:	f814 4c14 	ldrb.w	r4, [r4, #-20]
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    2422:	f003 030f 	and.w	r3, r3, #15
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    2426:	7014      	strb	r4, [r2, #0]
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    2428:	ac0a      	add	r4, sp, #40	; 0x28
    242a:	4423      	add	r3, r4
    242c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
		for (int i = 0; i < usblen; i++) {
    2430:	3101      	adds	r1, #1
    2432:	2908      	cmp	r1, #8
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    2434:	7053      	strb	r3, [r2, #1]
		for (int i = 0; i < usblen; i++) {
    2436:	f102 0202 	add.w	r2, r2, #2
    243a:	d1eb      	bne.n	2414 <usb_update_sn_string_descriptor+0x50>
		}
	}

	return sn;
}
    243c:	4802      	ldr	r0, [pc, #8]	; (2448 <usb_update_sn_string_descriptor+0x84>)
    243e:	b00b      	add	sp, #44	; 0x2c
    2440:	bd30      	pop	{r4, r5, pc}
    2442:	bf00      	nop
    2444:	0000eda1 	.word	0x0000eda1
    2448:	20015e7e 	.word	0x20015e7e

0000244c <usb_fix_descriptor>:
 * Restrictions:
 * - just one device configuration (there is only one)
 * - string descriptor must be present
 */
static int usb_fix_descriptor(struct usb_desc_header *head)
{
    244c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2450:	4604      	mov	r4, r0
    2452:	b085      	sub	sp, #20
	struct usb_cfg_descriptor *cfg_descr = NULL;
	struct usb_if_descriptor *if_descr = NULL;
	struct usb_cfg_data *cfg_data = NULL;
	struct usb_ep_descriptor *ep_descr = NULL;
	uint8_t numof_ifaces = 0U;
	uint8_t str_descr_idx = 0U;
    2454:	2500      	movs	r5, #0
	uint32_t requested_ep = BIT(16) | BIT(0);
    2456:	f04f 1b01 	mov.w	fp, #65537	; 0x10001
	uint8_t numof_ifaces = 0U;
    245a:	46a9      	mov	r9, r5
	struct usb_cfg_data *cfg_data = NULL;
    245c:	462e      	mov	r6, r5
	struct usb_cfg_descriptor *cfg_descr = NULL;
    245e:	46aa      	mov	sl, r5

	while (head->bLength != 0U) {
    2460:	7820      	ldrb	r0, [r4, #0]
    2462:	b920      	cbnz	r0, 246e <usb_fix_descriptor+0x22>

		/* Move to next descriptor */
		head = (struct usb_desc_header *)((uint8_t *)head + head->bLength);
	}

	if ((head + 1) != __usb_descriptor_end) {
    2464:	4b61      	ldr	r3, [pc, #388]	; (25ec <usb_fix_descriptor+0x1a0>)
    2466:	3402      	adds	r4, #2
    2468:	429c      	cmp	r4, r3
    246a:	d01f      	beq.n	24ac <usb_fix_descriptor+0x60>
    246c:	e7f2      	b.n	2454 <usb_fix_descriptor+0x8>
		switch (head->bDescriptorType) {
    246e:	7863      	ldrb	r3, [r4, #1]
    2470:	2b05      	cmp	r3, #5
    2472:	d805      	bhi.n	2480 <usb_fix_descriptor+0x34>
    2474:	e8df f003 	tbb	[pc, r3]
    2478:	78030478 	.word	0x78030478
    247c:	2007      	.short	0x2007
    247e:	46a2      	mov	sl, r4
		head = (struct usb_desc_header *)((uint8_t *)head + head->bLength);
    2480:	7823      	ldrb	r3, [r4, #0]
    2482:	441c      	add	r4, r3
    2484:	e7ec      	b.n	2460 <usb_fix_descriptor+0x14>
			if (if_descr->bAlternateSetting) {
    2486:	78e3      	ldrb	r3, [r4, #3]
    2488:	2b00      	cmp	r3, #0
    248a:	d1f9      	bne.n	2480 <usb_fix_descriptor+0x34>
			if (if_descr->bInterfaceNumber == 0U) {
    248c:	78a3      	ldrb	r3, [r4, #2]
    248e:	b183      	cbz	r3, 24b2 <usb_fix_descriptor+0x66>
			numof_ifaces++;
    2490:	f109 0901 	add.w	r9, r9, #1
    2494:	fa5f f989 	uxtb.w	r9, r9
			break;
    2498:	e7f2      	b.n	2480 <usb_fix_descriptor+0x34>
		if (cfg_data->interface_descriptor == iface) {
    249a:	6872      	ldr	r2, [r6, #4]
    249c:	4294      	cmp	r4, r2
    249e:	f000 809d 	beq.w	25dc <usb_fix_descriptor+0x190>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    24a2:	3624      	adds	r6, #36	; 0x24
    24a4:	429e      	cmp	r6, r3
    24a6:	d3f8      	bcc.n	249a <usb_fix_descriptor+0x4e>
					return -1;
    24a8:	f04f 30ff 	mov.w	r0, #4294967295
		LOG_DBG("try to fix next descriptor at %p", head + 1);
		return usb_fix_descriptor(head + 1);
	}

	return 0;
}
    24ac:	b005      	add	sp, #20
    24ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    24b2:	4e4f      	ldr	r6, [pc, #316]	; (25f0 <usb_fix_descriptor+0x1a4>)
    24b4:	4b4f      	ldr	r3, [pc, #316]	; (25f4 <usb_fix_descriptor+0x1a8>)
    24b6:	e7f5      	b.n	24a4 <usb_fix_descriptor+0x58>
			if (!cfg_data) {
    24b8:	2e00      	cmp	r6, #0
    24ba:	d0f5      	beq.n	24a8 <usb_fix_descriptor+0x5c>
	for (unsigned int i = 0; i < cfg_data->num_endpoints; i++) {
    24bc:	2300      	movs	r3, #0
    24be:	2101      	movs	r1, #1
    24c0:	7f32      	ldrb	r2, [r6, #28]
    24c2:	4293      	cmp	r3, r2
    24c4:	d2f0      	bcs.n	24a8 <usb_fix_descriptor+0x5c>
		if (ep_descr->bEndpointAddress != ep_data[i].ep_addr) {
    24c6:	6a32      	ldr	r2, [r6, #32]
    24c8:	78a7      	ldrb	r7, [r4, #2]
    24ca:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    24ce:	7910      	ldrb	r0, [r2, #4]
    24d0:	4287      	cmp	r7, r0
    24d2:	d001      	beq.n	24d8 <usb_fix_descriptor+0x8c>
	for (unsigned int i = 0; i < cfg_data->num_endpoints; i++) {
    24d4:	3301      	adds	r3, #1
    24d6:	e7f3      	b.n	24c0 <usb_fix_descriptor+0x74>
    24d8:	2701      	movs	r7, #1
			ep_cfg.ep_type = (ep_descr->bmAttributes &
    24da:	78e0      	ldrb	r0, [r4, #3]
			ep_cfg.ep_mps = ep_descr->wMaxPacketSize;
    24dc:	f894 c005 	ldrb.w	ip, [r4, #5]
			ep_cfg.ep_type = (ep_descr->bmAttributes &
    24e0:	f000 0003 	and.w	r0, r0, #3
    24e4:	f88d 000c 	strb.w	r0, [sp, #12]
			ep_cfg.ep_mps = ep_descr->wMaxPacketSize;
    24e8:	7920      	ldrb	r0, [r4, #4]
    24ea:	fa5f f887 	uxtb.w	r8, r7
    24ee:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    24f2:	f8ad 000a 	strh.w	r0, [sp, #10]
			if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
    24f6:	f994 0002 	ldrsb.w	r0, [r4, #2]
    24fa:	2800      	cmp	r0, #0
    24fc:	da28      	bge.n	2550 <usb_fix_descriptor+0x104>
				if ((*requested_ep & (1U << (idx + 16U)))) {
    24fe:	f107 0010 	add.w	r0, r7, #16
    2502:	fa01 f000 	lsl.w	r0, r1, r0
    2506:	ea10 0f0b 	tst.w	r0, fp
    250a:	d129      	bne.n	2560 <usb_fix_descriptor+0x114>
				ep_cfg.ep_addr = (USB_EP_DIR_IN | idx);
    250c:	f068 007f 	orn	r0, r8, #127	; 0x7f
    2510:	f88d 0008 	strb.w	r0, [sp, #8]
			if (!usb_dc_ep_check_cap(&ep_cfg)) {
    2514:	a802      	add	r0, sp, #8
    2516:	e9cd 3200 	strd	r3, r2, [sp]
    251a:	f009 f9bf 	bl	b89c <usb_dc_ep_check_cap>
    251e:	e9dd 3200 	ldrd	r3, r2, [sp]
    2522:	2101      	movs	r1, #1
    2524:	b9e0      	cbnz	r0, 2560 <usb_fix_descriptor+0x114>
				ep_descr->bEndpointAddress = ep_cfg.ep_addr;
    2526:	f89d 3008 	ldrb.w	r3, [sp, #8]
				if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
    252a:	f013 0f80 	tst.w	r3, #128	; 0x80
				ep_descr->bEndpointAddress = ep_cfg.ep_addr;
    252e:	70a3      	strb	r3, [r4, #2]
				ep_data[i].ep_addr = ep_cfg.ep_addr;
    2530:	7113      	strb	r3, [r2, #4]
				if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
    2532:	460b      	mov	r3, r1
					*requested_ep |= (1U << (idx + 16U));
    2534:	bf1d      	ittte	ne
    2536:	f108 0810 	addne.w	r8, r8, #16
    253a:	fa5f f888 	uxtbne.w	r8, r8
    253e:	fa01 f808 	lslne.w	r8, r1, r8
					*requested_ep |= (1U << idx);
    2542:	40bb      	lsleq	r3, r7
					*requested_ep |= (1U << (idx + 16U));
    2544:	bf14      	ite	ne
    2546:	ea4b 0b08 	orrne.w	fp, fp, r8
					*requested_ep |= (1U << idx);
    254a:	ea4b 0b03 	orreq.w	fp, fp, r3
				return 0;
    254e:	e797      	b.n	2480 <usb_fix_descriptor+0x34>
				if ((*requested_ep & (1U << (idx)))) {
    2550:	fa01 f007 	lsl.w	r0, r1, r7
    2554:	ea10 0f0b 	tst.w	r0, fp
    2558:	d102      	bne.n	2560 <usb_fix_descriptor+0x114>
				ep_cfg.ep_addr = idx;
    255a:	f88d 8008 	strb.w	r8, [sp, #8]
    255e:	e7d9      	b.n	2514 <usb_fix_descriptor+0xc8>
		for (uint8_t idx = 1; idx < 16U; idx++) {
    2560:	3701      	adds	r7, #1
    2562:	2f10      	cmp	r7, #16
    2564:	d1b9      	bne.n	24da <usb_fix_descriptor+0x8e>
    2566:	e7b5      	b.n	24d4 <usb_fix_descriptor+0x88>
			if (str_descr_idx == USB_DESC_SERIAL_NUMBER_IDX) {
    2568:	2d03      	cmp	r5, #3
    256a:	d11d      	bne.n	25a8 <usb_fix_descriptor+0x15c>
	uint8_t *runtime_sn =  usb_update_sn_string_descriptor();
    256c:	f7ff ff2a 	bl	23c4 <usb_update_sn_string_descriptor>
	if (!runtime_sn) {
    2570:	4607      	mov	r7, r0
    2572:	b168      	cbz	r0, 2590 <usb_fix_descriptor+0x144>
	runtime_sn_len = strlen(runtime_sn);
    2574:	f009 f925 	bl	b7c2 <strlen>
	if (!runtime_sn_len) {
    2578:	4680      	mov	r8, r0
    257a:	b148      	cbz	r0, 2590 <usb_fix_descriptor+0x144>
	default_sn_len = strlen(CONFIG_USB_DEVICE_SN);
    257c:	481e      	ldr	r0, [pc, #120]	; (25f8 <usb_fix_descriptor+0x1ac>)
    257e:	f009 f920 	bl	b7c2 <strlen>
	if (runtime_sn_len != default_sn_len) {
    2582:	4580      	cmp	r8, r0
    2584:	d104      	bne.n	2590 <usb_fix_descriptor+0x144>
	memcpy(sn->bString, runtime_sn, runtime_sn_len);
    2586:	4642      	mov	r2, r8
    2588:	4639      	mov	r1, r7
    258a:	1ca0      	adds	r0, r4, #2
    258c:	f009 f949 	bl	b822 <memcpy>
	for (int i = idx_max; i >= 0; i -= 2) {
    2590:	f06f 0102 	mvn.w	r1, #2
	int idx_max = USB_BSTRING_UTF16LE_IDX_MAX(str_descr->bLength);
    2594:	7823      	ldrb	r3, [r4, #0]
	for (int i = idx_max; i >= 0; i -= 2) {
    2596:	1b09      	subs	r1, r1, r4
    2598:	18e2      	adds	r2, r4, r3
    259a:	eb04 0353 	add.w	r3, r4, r3, lsr #1
    259e:	42d1      	cmn	r1, r2
    25a0:	d513      	bpl.n	25ca <usb_fix_descriptor+0x17e>
			str_descr_idx += 1U;
    25a2:	3501      	adds	r5, #1
    25a4:	b2ed      	uxtb	r5, r5
			break;
    25a6:	e76b      	b.n	2480 <usb_fix_descriptor+0x34>
			if (str_descr_idx) {
    25a8:	2d00      	cmp	r5, #0
    25aa:	d1f1      	bne.n	2590 <usb_fix_descriptor+0x144>
				if (!cfg_descr) {
    25ac:	f1ba 0f00 	cmp.w	sl, #0
    25b0:	f43f af7a 	beq.w	24a8 <usb_fix_descriptor+0x5c>
				sys_put_le16((uint8_t *)head - (uint8_t *)cfg_descr,
    25b4:	eba4 030a 	sub.w	r3, r4, sl
 *  @param val 16-bit integer in host endianness.
 *  @param dst Destination memory address to store the result.
 */
static inline void sys_put_le16(uint16_t val, uint8_t dst[2])
{
	dst[0] = val;
    25b8:	f88a 3002 	strb.w	r3, [sl, #2]
	dst[1] = val >> 8;
    25bc:	f3c3 2307 	ubfx	r3, r3, #8, #8
    25c0:	f88a 3003 	strb.w	r3, [sl, #3]
				cfg_descr->bNumInterfaces = numof_ifaces;
    25c4:	f88a 9004 	strb.w	r9, [sl, #4]
    25c8:	e7eb      	b.n	25a2 <usb_fix_descriptor+0x156>
		buf[i] = 0U;
    25ca:	f04f 0000 	mov.w	r0, #0
    25ce:	f802 0c01 	strb.w	r0, [r2, #-1]
		buf[i - 1] = buf[ascii_idx_max--];
    25d2:	f813 0901 	ldrb.w	r0, [r3], #-1
    25d6:	f802 0d02 	strb.w	r0, [r2, #-2]!
	for (int i = idx_max; i >= 0; i -= 2) {
    25da:	e7e0      	b.n	259e <usb_fix_descriptor+0x152>
				if (cfg_data->interface_config) {
    25dc:	68b3      	ldr	r3, [r6, #8]
    25de:	2b00      	cmp	r3, #0
    25e0:	f43f af56 	beq.w	2490 <usb_fix_descriptor+0x44>
					cfg_data->interface_config(head,
    25e4:	4649      	mov	r1, r9
    25e6:	4620      	mov	r0, r4
    25e8:	4798      	blx	r3
    25ea:	e751      	b.n	2490 <usb_fix_descriptor+0x44>
    25ec:	20002411 	.word	0x20002411
    25f0:	20002414 	.word	0x20002414
    25f4:	20002438 	.word	0x20002438
    25f8:	0000eda1 	.word	0x0000eda1

000025fc <usb_get_device_descriptor>:


uint8_t *usb_get_device_descriptor(void)
{
    25fc:	b508      	push	{r3, lr}
	LOG_DBG("__usb_descriptor_start %p", __usb_descriptor_start);
	LOG_DBG("__usb_descriptor_end %p", __usb_descriptor_end);

	if (usb_fix_descriptor(__usb_descriptor_start)) {
    25fe:	4804      	ldr	r0, [pc, #16]	; (2610 <usb_get_device_descriptor+0x14>)
    2600:	f7ff ff24 	bl	244c <usb_fix_descriptor>
		LOG_ERR("Failed to fixup USB descriptor");
		return NULL;
    2604:	2800      	cmp	r0, #0
	}

	return (uint8_t *) __usb_descriptor_start;
}
    2606:	4802      	ldr	r0, [pc, #8]	; (2610 <usb_get_device_descriptor+0x14>)
    2608:	bf18      	it	ne
    260a:	2000      	movne	r0, #0
    260c:	bd08      	pop	{r3, pc}
    260e:	bf00      	nop
    2610:	20002330 	.word	0x20002330

00002614 <usb_ep_get_transfer>:
static struct usb_transfer_data ut_data[CONFIG_USB_MAX_NUM_TRANSFERS];

/* Transfer management */
static struct usb_transfer_data *usb_ep_get_transfer(uint8_t ep)
{
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2614:	4b09      	ldr	r3, [pc, #36]	; (263c <usb_ep_get_transfer+0x28>)
    2616:	2100      	movs	r1, #0
    2618:	461a      	mov	r2, r3
{
    261a:	b510      	push	{r4, lr}
		if (ut_data[i].ep == ep && ut_data[i].status != 0) {
    261c:	781c      	ldrb	r4, [r3, #0]
    261e:	4284      	cmp	r4, r0
    2620:	d104      	bne.n	262c <usb_ep_get_transfer+0x18>
    2622:	685c      	ldr	r4, [r3, #4]
    2624:	b114      	cbz	r4, 262c <usb_ep_get_transfer+0x18>
			return &ut_data[i];
    2626:	eb02 1081 	add.w	r0, r2, r1, lsl #6
		}
	}

	return NULL;
}
    262a:	bd10      	pop	{r4, pc}
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
    262c:	3101      	adds	r1, #1
    262e:	2904      	cmp	r1, #4
    2630:	f103 0340 	add.w	r3, r3, #64	; 0x40
    2634:	d1f2      	bne.n	261c <usb_ep_get_transfer+0x8>
	return NULL;
    2636:	2000      	movs	r0, #0
    2638:	e7f7      	b.n	262a <usb_ep_get_transfer+0x16>
    263a:	bf00      	nop
    263c:	20012c9c 	.word	0x20012c9c

00002640 <usb_transfer_work>:

	return false;
}

static void usb_transfer_work(struct k_work *item)
{
    2640:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	uint8_t ep;

	trans = CONTAINER_OF(item, struct usb_transfer_data, work);
	ep = trans->ep;

	if (trans->status != -EBUSY) {
    2644:	f850 3c28 	ldr.w	r3, [r0, #-40]
{
    2648:	4604      	mov	r4, r0
	if (trans->status != -EBUSY) {
    264a:	3310      	adds	r3, #16
	ep = trans->ep;
    264c:	f810 6c2c 	ldrb.w	r6, [r0, #-44]
	if (trans->status != -EBUSY) {
    2650:	d110      	bne.n	2674 <usb_transfer_work+0x34>
		/* transfer cancelled or already completed */
		LOG_DBG("Transfer cancelled or completed, ep 0x%02x", ep);
		goto done;
	}

	if (trans->flags & USB_TRANS_WRITE) {
    2652:	6903      	ldr	r3, [r0, #16]
		if (!trans->bsize) {
    2654:	f850 2c20 	ldr.w	r2, [r0, #-32]
	if (trans->flags & USB_TRANS_WRITE) {
    2658:	0799      	lsls	r1, r3, #30
    265a:	d53c      	bpl.n	26d6 <usb_transfer_work+0x96>
		if (!trans->bsize) {
    265c:	bb02      	cbnz	r2, 26a0 <usb_transfer_work+0x60>
			if (!(trans->flags & USB_TRANS_NO_ZLP)) {
    265e:	f013 0304 	ands.w	r3, r3, #4
    2662:	d104      	bne.n	266e <usb_transfer_work+0x2e>
				LOG_DBG("Transfer ZLP");
				usb_write(ep, NULL, 0, NULL);
    2664:	461a      	mov	r2, r3
    2666:	4619      	mov	r1, r3
    2668:	4630      	mov	r0, r6
    266a:	f008 fbd0 	bl	ae0e <usb_write>
			}
			trans->status = 0;
    266e:	2300      	movs	r3, #0

		ret = usb_write(ep, trans->buffer, trans->bsize, &bytes);
		if (ret) {
			LOG_ERR("Transfer error %d, ep 0x%02x", ret, ep);
			/* transfer error */
			trans->status = -EINVAL;
    2670:	f844 3c28 	str.w	r3, [r4, #-40]
		/* we expect mote data, clear NAK */
		usb_dc_ep_read_continue(ep);
	}

done:
	if (trans->status != -EBUSY && trans->cb) { /* Transfer complete */
    2674:	f854 3c28 	ldr.w	r3, [r4, #-40]
    2678:	3310      	adds	r3, #16
    267a:	d00e      	beq.n	269a <usb_transfer_work+0x5a>
    267c:	f854 5c18 	ldr.w	r5, [r4, #-24]
    2680:	b15d      	cbz	r5, 269a <usb_transfer_work+0x5a>
		usb_transfer_callback cb = trans->cb;
		int tsize = trans->tsize;
    2682:	f854 7c1c 	ldr.w	r7, [r4, #-28]
		void *priv = trans->priv;
    2686:	f854 8c14 	ldr.w	r8, [r4, #-20]

		if (k_is_in_isr()) {
    268a:	f00b fb4e 	bl	dd2a <k_is_in_isr>
    268e:	2800      	cmp	r0, #0
    2690:	d04c      	beq.n	272c <usb_transfer_work+0xec>
			/* reschedule completion in thread context */
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2692:	4621      	mov	r1, r4
    2694:	482d      	ldr	r0, [pc, #180]	; (274c <usb_transfer_work+0x10c>)
    2696:	f00b fc20 	bl	deda <k_work_submit_to_queue>
		/* Transfer completion callback */
		if (trans->status != -ECANCELED) {
			cb(ep, tsize, priv);
		}
	}
}
    269a:	b002      	add	sp, #8
    269c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ret = usb_write(ep, trans->buffer, trans->bsize, &bytes);
    26a0:	f850 1c24 	ldr.w	r1, [r0, #-36]
    26a4:	ab01      	add	r3, sp, #4
    26a6:	4630      	mov	r0, r6
    26a8:	f008 fbb1 	bl	ae0e <usb_write>
		if (ret) {
    26ac:	b110      	cbz	r0, 26b4 <usb_transfer_work+0x74>
			trans->status = -EINVAL;
    26ae:	f06f 0315 	mvn.w	r3, #21
    26b2:	e7dd      	b.n	2670 <usb_transfer_work+0x30>
		trans->buffer += bytes;
    26b4:	9a01      	ldr	r2, [sp, #4]
    26b6:	f854 3c24 	ldr.w	r3, [r4, #-36]
    26ba:	4413      	add	r3, r2
    26bc:	f844 3c24 	str.w	r3, [r4, #-36]
		trans->bsize -= bytes;
    26c0:	f854 3c20 	ldr.w	r3, [r4, #-32]
    26c4:	1a9b      	subs	r3, r3, r2
    26c6:	f844 3c20 	str.w	r3, [r4, #-32]
		trans->tsize += bytes;
    26ca:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    26ce:	4413      	add	r3, r2
    26d0:	f844 3c1c 	str.w	r3, [r4, #-28]
    26d4:	e7ce      	b.n	2674 <usb_transfer_work+0x34>
		ret = usb_dc_ep_read_wait(ep, trans->buffer, trans->bsize,
    26d6:	f850 1c24 	ldr.w	r1, [r0, #-36]
    26da:	ab01      	add	r3, sp, #4
    26dc:	4630      	mov	r0, r6
    26de:	f002 fb67 	bl	4db0 <usb_dc_ep_read_wait>
		if (ret) {
    26e2:	2800      	cmp	r0, #0
    26e4:	d1e3      	bne.n	26ae <usb_transfer_work+0x6e>
		trans->buffer += bytes;
    26e6:	9d01      	ldr	r5, [sp, #4]
    26e8:	f854 3c24 	ldr.w	r3, [r4, #-36]
    26ec:	442b      	add	r3, r5
    26ee:	f844 3c24 	str.w	r3, [r4, #-36]
		trans->bsize -= bytes;
    26f2:	f854 3c20 	ldr.w	r3, [r4, #-32]
    26f6:	1b5b      	subs	r3, r3, r5
    26f8:	f844 3c20 	str.w	r3, [r4, #-32]
		trans->tsize += bytes;
    26fc:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    2700:	442b      	add	r3, r5
    2702:	f844 3c1c 	str.w	r3, [r4, #-28]
		if (!bytes || (bytes % usb_dc_ep_mps(ep)) || !trans->bsize) {
    2706:	2d00      	cmp	r5, #0
    2708:	d0b1      	beq.n	266e <usb_transfer_work+0x2e>
    270a:	4630      	mov	r0, r6
    270c:	f002 fbf4 	bl	4ef8 <usb_dc_ep_mps>
    2710:	fbb5 f3f0 	udiv	r3, r5, r0
    2714:	fb03 5510 	mls	r5, r3, r0, r5
    2718:	2d00      	cmp	r5, #0
    271a:	d1a8      	bne.n	266e <usb_transfer_work+0x2e>
    271c:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2720:	2b00      	cmp	r3, #0
    2722:	d0a4      	beq.n	266e <usb_transfer_work+0x2e>
		usb_dc_ep_read_continue(ep);
    2724:	4630      	mov	r0, r6
    2726:	f002 fb8b 	bl	4e40 <usb_dc_ep_read_continue>
    272a:	e7a3      	b.n	2674 <usb_transfer_work+0x34>
		trans->cb = NULL;
    272c:	f844 0c18 	str.w	r0, [r4, #-24]
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    2730:	f1a4 0010 	sub.w	r0, r4, #16
    2734:	f006 fd0e 	bl	9154 <z_impl_k_sem_give>
		if (trans->status != -ECANCELED) {
    2738:	f854 3c28 	ldr.w	r3, [r4, #-40]
    273c:	338c      	adds	r3, #140	; 0x8c
    273e:	d0ac      	beq.n	269a <usb_transfer_work+0x5a>
			cb(ep, tsize, priv);
    2740:	4642      	mov	r2, r8
    2742:	4639      	mov	r1, r7
    2744:	4630      	mov	r0, r6
    2746:	47a8      	blx	r5
    2748:	e7a7      	b.n	269a <usb_transfer_work+0x5a>
    274a:	bf00      	nop
    274c:	20002438 	.word	0x20002438

00002750 <usb_transfer_ep_callback>:

void usb_transfer_ep_callback(uint8_t ep, enum usb_dc_ep_cb_status_code status)
{
	struct usb_transfer_data *trans = usb_ep_get_transfer(ep);

	if (status != USB_DC_EP_DATA_IN && status != USB_DC_EP_DATA_OUT) {
    2750:	1e4b      	subs	r3, r1, #1
    2752:	2b01      	cmp	r3, #1
{
    2754:	b573      	push	{r0, r1, r4, r5, r6, lr}
    2756:	4606      	mov	r6, r0
    2758:	460d      	mov	r5, r1
	if (status != USB_DC_EP_DATA_IN && status != USB_DC_EP_DATA_OUT) {
    275a:	d80f      	bhi.n	277c <usb_transfer_ep_callback+0x2c>
	struct usb_transfer_data *trans = usb_ep_get_transfer(ep);
    275c:	f7ff ff5a 	bl	2614 <usb_ep_get_transfer>
		return;
	}

	if (!trans) {
    2760:	4604      	mov	r4, r0
    2762:	b968      	cbnz	r0, 2780 <usb_transfer_ep_callback+0x30>
		if (status == USB_DC_EP_DATA_OUT) {
    2764:	2d01      	cmp	r5, #1
    2766:	d109      	bne.n	277c <usb_transfer_ep_callback+0x2c>
			 * so drain it).
			 */
			do {
				uint8_t data;

				usb_dc_ep_read_wait(ep, &data, 1, &bytes);
    2768:	ab01      	add	r3, sp, #4
    276a:	2201      	movs	r2, #1
    276c:	4630      	mov	r0, r6
    276e:	f10d 0103 	add.w	r1, sp, #3
    2772:	f002 fb1d 	bl	4db0 <usb_dc_ep_read_wait>
			} while (bytes);
    2776:	9b01      	ldr	r3, [sp, #4]
    2778:	2b00      	cmp	r3, #0
    277a:	d1f5      	bne.n	2768 <usb_transfer_ep_callback+0x18>
		/* Read (out) needs to be done from ep_callback */
		usb_transfer_work(&trans->work);
	} else {
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
	}
}
    277c:	b002      	add	sp, #8
    277e:	bd70      	pop	{r4, r5, r6, pc}
	if (!k_is_in_isr() || (status == USB_DC_EP_DATA_OUT)) {
    2780:	f00b fad3 	bl	dd2a <k_is_in_isr>
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2784:	f104 012c 	add.w	r1, r4, #44	; 0x2c
	if (!k_is_in_isr() || (status == USB_DC_EP_DATA_OUT)) {
    2788:	b108      	cbz	r0, 278e <usb_transfer_ep_callback+0x3e>
    278a:	2d01      	cmp	r5, #1
    278c:	d105      	bne.n	279a <usb_transfer_ep_callback+0x4a>
		usb_transfer_work(&trans->work);
    278e:	4608      	mov	r0, r1
}
    2790:	b002      	add	sp, #8
    2792:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		usb_transfer_work(&trans->work);
    2796:	f7ff bf53 	b.w	2640 <usb_transfer_work>
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    279a:	4803      	ldr	r0, [pc, #12]	; (27a8 <usb_transfer_ep_callback+0x58>)
}
    279c:	b002      	add	sp, #8
    279e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    27a2:	f00b bb9a 	b.w	deda <k_work_submit_to_queue>
    27a6:	bf00      	nop
    27a8:	20002438 	.word	0x20002438

000027ac <usb_transfer>:

int usb_transfer(uint8_t ep, uint8_t *data, size_t dlen, unsigned int flags,
		 usb_transfer_callback cb, void *cb_data)
{
    27ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    27b0:	4606      	mov	r6, r0
    27b2:	4615      	mov	r5, r2
    27b4:	4698      	mov	r8, r3
    27b6:	9101      	str	r1, [sp, #4]
	struct usb_transfer_data *trans = NULL;
	int i, key, ret = 0;

	/* Parallel transfer to same endpoint is not supported. */
	if (usb_transfer_is_busy(ep)) {
    27b8:	f008 fb6f 	bl	ae9a <usb_transfer_is_busy>
    27bc:	4604      	mov	r4, r0
    27be:	2800      	cmp	r0, #0
    27c0:	d15c      	bne.n	287c <CONFIG_MAIN_STACK_SIZE+0x7c>
	__asm__ volatile(
    27c2:	f04f 0320 	mov.w	r3, #32
    27c6:	f3ef 8a11 	mrs	sl, BASEPRI
    27ca:	f383 8812 	msr	BASEPRI_MAX, r3
    27ce:	f3bf 8f6f 	isb	sy
	LOG_DBG("Transfer start, ep 0x%02x, data %p, dlen %zd",
		ep, data, dlen);

	key = irq_lock();

	for (i = 0; i < ARRAY_SIZE(ut_data); i++) {
    27d2:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 2884 <CONFIG_MAIN_STACK_SIZE+0x84>
		if (!k_sem_take(&ut_data[i].sem, K_NO_WAIT)) {
    27d6:	01a7      	lsls	r7, r4, #6
	return z_impl_k_sem_take(sem, timeout);
    27d8:	2200      	movs	r2, #0
    27da:	2300      	movs	r3, #0
    27dc:	4658      	mov	r0, fp
    27de:	f006 fcd9 	bl	9194 <z_impl_k_sem_take>
    27e2:	b968      	cbnz	r0, 2800 <CONFIG_MAIN_STACK_SIZE>
		LOG_ERR("No transfer slot available");
		ret = -ENOMEM;
		goto done;
	}

	if (trans->status == -EBUSY) {
    27e4:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 2888 <CONFIG_MAIN_STACK_SIZE+0x88>
    27e8:	eb09 0407 	add.w	r4, r9, r7
    27ec:	6863      	ldr	r3, [r4, #4]
    27ee:	f113 0f10 	cmn.w	r3, #16
    27f2:	d114      	bne.n	281e <CONFIG_MAIN_STACK_SIZE+0x1e>
    27f4:	9301      	str	r3, [sp, #4]
	z_impl_k_sem_give(sem);
    27f6:	4658      	mov	r0, fp
    27f8:	f006 fcac 	bl	9154 <z_impl_k_sem_give>
		/* A transfer is already ongoing and not completed */
		LOG_ERR("A transfer is already ongoing, ep 0x%02x", ep);
		k_sem_give(&trans->sem);
		ret = -EBUSY;
		goto done;
    27fc:	9b01      	ldr	r3, [sp, #4]
    27fe:	e006      	b.n	280e <CONFIG_MAIN_STACK_SIZE+0xe>
	for (i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2800:	3401      	adds	r4, #1
    2802:	2c04      	cmp	r4, #4
    2804:	f10b 0b40 	add.w	fp, fp, #64	; 0x40
    2808:	d1e5      	bne.n	27d6 <usb_transfer+0x2a>
		ret = -ENOMEM;
    280a:	f06f 030b 	mvn.w	r3, #11
	__asm__ volatile(
    280e:	f38a 8811 	msr	BASEPRI, sl
    2812:	f3bf 8f6f 	isb	sy
	}

done:
	irq_unlock(key);
	return ret;
}
    2816:	4618      	mov	r0, r3
    2818:	b003      	add	sp, #12
    281a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	trans->buffer = data;
    281e:	9b01      	ldr	r3, [sp, #4]
	trans->tsize = 0;
    2820:	6120      	str	r0, [r4, #16]
	trans->bsize = dlen;
    2822:	e9c4 3502 	strd	r3, r5, [r4, #8]
	trans->cb = cb;
    2826:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	if (usb_dc_ep_mps(ep) && (dlen % usb_dc_ep_mps(ep))) {
    2828:	4630      	mov	r0, r6
	trans->cb = cb;
    282a:	6163      	str	r3, [r4, #20]
	trans->priv = cb_data;
    282c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
	trans->flags = flags;
    282e:	f8c4 803c 	str.w	r8, [r4, #60]	; 0x3c
	trans->priv = cb_data;
    2832:	61a3      	str	r3, [r4, #24]
	trans->status = -EBUSY;
    2834:	f06f 030f 	mvn.w	r3, #15
    2838:	6063      	str	r3, [r4, #4]
	trans->ep = ep;
    283a:	f809 6007 	strb.w	r6, [r9, r7]
	if (usb_dc_ep_mps(ep) && (dlen % usb_dc_ep_mps(ep))) {
    283e:	f002 fb5b 	bl	4ef8 <usb_dc_ep_mps>
    2842:	b158      	cbz	r0, 285c <CONFIG_MAIN_STACK_SIZE+0x5c>
    2844:	4630      	mov	r0, r6
    2846:	f002 fb57 	bl	4ef8 <usb_dc_ep_mps>
    284a:	fbb5 f2f0 	udiv	r2, r5, r0
    284e:	fb02 5510 	mls	r5, r2, r0, r5
    2852:	b11d      	cbz	r5, 285c <CONFIG_MAIN_STACK_SIZE+0x5c>
		trans->flags |= USB_TRANS_NO_ZLP;
    2854:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    2856:	f043 0304 	orr.w	r3, r3, #4
    285a:	63e3      	str	r3, [r4, #60]	; 0x3c
	if (flags & USB_TRANS_WRITE) {
    285c:	f018 0f02 	tst.w	r8, #2
    2860:	d007      	beq.n	2872 <CONFIG_MAIN_STACK_SIZE+0x72>
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2862:	372c      	adds	r7, #44	; 0x2c
    2864:	4809      	ldr	r0, [pc, #36]	; (288c <CONFIG_MAIN_STACK_SIZE+0x8c>)
    2866:	eb09 0107 	add.w	r1, r9, r7
    286a:	f00b fb36 	bl	deda <k_work_submit_to_queue>
	int i, key, ret = 0;
    286e:	2300      	movs	r3, #0
    2870:	e7cd      	b.n	280e <CONFIG_MAIN_STACK_SIZE+0xe>
		ret = usb_dc_ep_read_continue(ep);
    2872:	4630      	mov	r0, r6
    2874:	f002 fae4 	bl	4e40 <usb_dc_ep_read_continue>
    2878:	4603      	mov	r3, r0
    287a:	e7c8      	b.n	280e <CONFIG_MAIN_STACK_SIZE+0xe>
		return -EBUSY;
    287c:	f06f 030f 	mvn.w	r3, #15
    2880:	e7c9      	b.n	2816 <CONFIG_MAIN_STACK_SIZE+0x16>
    2882:	bf00      	nop
    2884:	20012cb8 	.word	0x20012cb8
    2888:	20012c9c 	.word	0x20012c9c
    288c:	20002438 	.word	0x20002438

00002890 <usb_cancel_transfer>:

void usb_cancel_transfer(uint8_t ep)
{
    2890:	b510      	push	{r4, lr}
	__asm__ volatile(
    2892:	f04f 0320 	mov.w	r3, #32
    2896:	f3ef 8411 	mrs	r4, BASEPRI
    289a:	f383 8812 	msr	BASEPRI_MAX, r3
    289e:	f3bf 8f6f 	isb	sy
	struct usb_transfer_data *trans;
	unsigned int key;

	key = irq_lock();

	trans = usb_ep_get_transfer(ep);
    28a2:	f7ff feb7 	bl	2614 <usb_ep_get_transfer>
	if (!trans) {
    28a6:	b150      	cbz	r0, 28be <usb_cancel_transfer+0x2e>
		goto done;
	}

	if (trans->status != -EBUSY) {
    28a8:	6843      	ldr	r3, [r0, #4]
    28aa:	3310      	adds	r3, #16
    28ac:	d107      	bne.n	28be <usb_cancel_transfer+0x2e>
		goto done;
	}

	trans->status = -ECANCELED;
    28ae:	f06f 038b 	mvn.w	r3, #139	; 0x8b
	k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    28b2:	f100 012c 	add.w	r1, r0, #44	; 0x2c
	trans->status = -ECANCELED;
    28b6:	6043      	str	r3, [r0, #4]
	k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    28b8:	4803      	ldr	r0, [pc, #12]	; (28c8 <usb_cancel_transfer+0x38>)
    28ba:	f00b fb0e 	bl	deda <k_work_submit_to_queue>
	__asm__ volatile(
    28be:	f384 8811 	msr	BASEPRI, r4
    28c2:	f3bf 8f6f 	isb	sy

done:
	irq_unlock(key);
}
    28c6:	bd10      	pop	{r4, pc}
    28c8:	20002438 	.word	0x20002438

000028cc <usb_cancel_transfers>:

void usb_cancel_transfers(void)
{
    28cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    28d0:	2504      	movs	r5, #4
		unsigned int key;

		key = irq_lock();

		if (trans->status == -EBUSY) {
			trans->status = -ECANCELED;
    28d2:	f06f 078b 	mvn.w	r7, #139	; 0x8b
    28d6:	4c0f      	ldr	r4, [pc, #60]	; (2914 <usb_cancel_transfers+0x48>)
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    28d8:	f8df 803c 	ldr.w	r8, [pc, #60]	; 2918 <usb_cancel_transfers+0x4c>
	__asm__ volatile(
    28dc:	f04f 0320 	mov.w	r3, #32
    28e0:	f3ef 8611 	mrs	r6, BASEPRI
    28e4:	f383 8812 	msr	BASEPRI_MAX, r3
    28e8:	f3bf 8f6f 	isb	sy
		if (trans->status == -EBUSY) {
    28ec:	6863      	ldr	r3, [r4, #4]
    28ee:	3310      	adds	r3, #16
    28f0:	d105      	bne.n	28fe <usb_cancel_transfers+0x32>
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    28f2:	4640      	mov	r0, r8
    28f4:	f104 012c 	add.w	r1, r4, #44	; 0x2c
			trans->status = -ECANCELED;
    28f8:	6067      	str	r7, [r4, #4]
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    28fa:	f00b faee 	bl	deda <k_work_submit_to_queue>
	__asm__ volatile(
    28fe:	f386 8811 	msr	BASEPRI, r6
    2902:	f3bf 8f6f 	isb	sy
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2906:	3d01      	subs	r5, #1
    2908:	f104 0440 	add.w	r4, r4, #64	; 0x40
    290c:	d1e6      	bne.n	28dc <usb_cancel_transfers+0x10>
			LOG_DBG("Cancel transfer for ep: 0x%02x", trans->ep);
		}

		irq_unlock(key);
	}
}
    290e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2912:	bf00      	nop
    2914:	20012c9c 	.word	0x20012c9c
    2918:	20002438 	.word	0x20002438

0000291c <usb_transfer_init>:
	return pdata.tsize;
}

/* Init transfer slots */
int usb_transfer_init(void)
{
    291c:	b570      	push	{r4, r5, r6, lr}
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
    291e:	2500      	movs	r5, #0
    2920:	4c09      	ldr	r4, [pc, #36]	; (2948 <usb_transfer_init+0x2c>)
		k_work_init(&ut_data[i].work, usb_transfer_work);
    2922:	4e0a      	ldr	r6, [pc, #40]	; (294c <usb_transfer_init+0x30>)
    2924:	4631      	mov	r1, r6
    2926:	4620      	mov	r0, r4
    2928:	f00b faba 	bl	dea0 <k_work_init>
	return z_impl_k_sem_init(sem, initial_count, limit);
    292c:	2201      	movs	r2, #1
    292e:	f1a4 0010 	sub.w	r0, r4, #16
    2932:	4611      	mov	r1, r2
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2934:	3501      	adds	r5, #1
    2936:	f00b fa95 	bl	de64 <z_impl_k_sem_init>
    293a:	2d04      	cmp	r5, #4
    293c:	f104 0440 	add.w	r4, r4, #64	; 0x40
    2940:	d1f0      	bne.n	2924 <usb_transfer_init+0x8>
		k_sem_init(&ut_data[i].sem, 1, 1);
	}

	return 0;
}
    2942:	2000      	movs	r0, #0
    2944:	bd70      	pop	{r4, r5, r6, pc}
    2946:	bf00      	nop
    2948:	20012cc8 	.word	0x20012cc8
    294c:	00002641 	.word	0x00002641

00002950 <cdc_acm_class_handle_req>:
 *
 * @return  0 on success, negative errno code on fail.
 */
int cdc_acm_class_handle_req(struct usb_setup_packet *setup,
			     int32_t *len, uint8_t **data)
{
    2950:	b570      	push	{r4, r5, r6, lr}
    2952:	4604      	mov	r4, r0
    2954:	460e      	mov	r6, r1
	struct cdc_acm_dev_data_t *dev_data;
	struct usb_dev_data *common;
	uint32_t rate;
	uint32_t new_rate;

	common = usb_get_dev_data_by_iface(&cdc_acm_data_devlist,
    2956:	7901      	ldrb	r1, [r0, #4]
    2958:	4812      	ldr	r0, [pc, #72]	; (29a4 <cdc_acm_class_handle_req+0x54>)
{
    295a:	4615      	mov	r5, r2
	common = usb_get_dev_data_by_iface(&cdc_acm_data_devlist,
    295c:	f008 fa7a 	bl	ae54 <usb_get_dev_data_by_iface>
					   (uint8_t)setup->wIndex);
	if (common == NULL) {
    2960:	b1e8      	cbz	r0, 299e <cdc_acm_class_handle_req+0x4e>
		return -ENODEV;
	}

	dev_data = CONTAINER_OF(common, struct cdc_acm_dev_data_t, common);

	if (usb_reqtype_is_to_device(setup)) {
    2962:	f994 2000 	ldrsb.w	r2, [r4]
		switch (setup->bRequest) {
    2966:	7863      	ldrb	r3, [r4, #1]
	if (usb_reqtype_is_to_device(setup)) {
    2968:	2a00      	cmp	r2, #0
    296a:	db11      	blt.n	2990 <cdc_acm_class_handle_req+0x40>
		switch (setup->bRequest) {
    296c:	2b20      	cmp	r3, #32
    296e:	d004      	beq.n	297a <cdc_acm_class_handle_req+0x2a>
    2970:	2b22      	cmp	r3, #34	; 0x22
    2972:	d009      	beq.n	2988 <cdc_acm_class_handle_req+0x38>
		}
	}

	LOG_DBG("CDC ACM bmRequestType 0x%02x bRequest 0x%02x unsupported",
		setup->bmRequestType, setup->bRequest);
	return -ENOTSUP;
    2974:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2978:	e005      	b.n	2986 <cdc_acm_class_handle_req+0x36>
			memcpy(&dev_data->line_coding, *data,
    297a:	2207      	movs	r2, #7
    297c:	6829      	ldr	r1, [r5, #0]
    297e:	3810      	subs	r0, #16
    2980:	f008 ff4f 	bl	b822 <memcpy>
			return 0;
    2984:	2000      	movs	r0, #0
}
    2986:	bd70      	pop	{r4, r5, r6, pc}
			dev_data->line_state = (uint8_t)setup->wValue;
    2988:	8863      	ldrh	r3, [r4, #2]
    298a:	f800 3c09 	strb.w	r3, [r0, #-9]
			return 0;
    298e:	e7f9      	b.n	2984 <cdc_acm_class_handle_req+0x34>
		if (setup->bRequest == GET_LINE_CODING) {
    2990:	2b21      	cmp	r3, #33	; 0x21
    2992:	d1ef      	bne.n	2974 <cdc_acm_class_handle_req+0x24>
			*len = sizeof(dev_data->line_coding);
    2994:	2307      	movs	r3, #7
			*data = (uint8_t *)(&dev_data->line_coding);
    2996:	3810      	subs	r0, #16
    2998:	6028      	str	r0, [r5, #0]
			*len = sizeof(dev_data->line_coding);
    299a:	6033      	str	r3, [r6, #0]
    299c:	e7f2      	b.n	2984 <cdc_acm_class_handle_req+0x34>
		return -ENODEV;
    299e:	f06f 0012 	mvn.w	r0, #18
    29a2:	e7f0      	b.n	2986 <cdc_acm_class_handle_req+0x36>
    29a4:	20012d9c 	.word	0x20012d9c

000029a8 <cdc_acm_int_in>:
 *
 * @param ep        Endpoint address.
 * @param ep_status Endpoint status code.
 */
static void cdc_acm_int_in(uint8_t ep, enum usb_dc_ep_cb_status_code ep_status)
{
    29a8:	4601      	mov	r1, r0
    29aa:	b508      	push	{r3, lr}
	struct cdc_acm_dev_data_t *dev_data;
	struct usb_dev_data *common;

	ARG_UNUSED(ep_status);

	common = usb_get_dev_data_by_ep(&cdc_acm_data_devlist, ep);
    29ac:	4803      	ldr	r0, [pc, #12]	; (29bc <cdc_acm_int_in+0x14>)
    29ae:	f008 fa5e 	bl	ae6e <usb_get_dev_data_by_ep>
	if (common == NULL) {
    29b2:	b110      	cbz	r0, 29ba <cdc_acm_int_in+0x12>
		return;
	}

	dev_data = CONTAINER_OF(common, struct cdc_acm_dev_data_t, common);

	dev_data->notification_sent = 1U;
    29b4:	2301      	movs	r3, #1
    29b6:	f800 3c07 	strb.w	r3, [r0, #-7]
	LOG_DBG("CDC_IntIN EP[%x]\r", ep);
}
    29ba:	bd08      	pop	{r3, pc}
    29bc:	20012d9c 	.word	0x20012d9c

000029c0 <cdc_acm_irq_rx_enable>:
 */
static void cdc_acm_irq_rx_enable(const struct device *dev)
{
	struct cdc_acm_dev_data_t * const dev_data = dev->data;

	dev_data->rx_irq_ena = true;
    29c0:	2301      	movs	r3, #1
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    29c2:	6901      	ldr	r1, [r0, #16]
	dev_data->rx_irq_ena = true;
    29c4:	f881 302b 	strb.w	r3, [r1, #43]	; 0x2b

	if (dev_data->cb && dev_data->rx_ready) {
    29c8:	680b      	ldr	r3, [r1, #0]
    29ca:	b133      	cbz	r3, 29da <cdc_acm_irq_rx_enable+0x1a>
    29cc:	f891 3029 	ldrb.w	r3, [r1, #41]	; 0x29
    29d0:	b11b      	cbz	r3, 29da <cdc_acm_irq_rx_enable+0x1a>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    29d2:	4802      	ldr	r0, [pc, #8]	; (29dc <cdc_acm_irq_rx_enable+0x1c>)
    29d4:	3108      	adds	r1, #8
    29d6:	f00b ba80 	b.w	deda <k_work_submit_to_queue>
	}
}
    29da:	4770      	bx	lr
    29dc:	20002438 	.word	0x20002438

000029e0 <cdc_acm_irq_tx_enable>:
	dev_data->tx_irq_ena = true;
    29e0:	2301      	movs	r3, #1
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    29e2:	6901      	ldr	r1, [r0, #16]
	dev_data->tx_irq_ena = true;
    29e4:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
	if (dev_data->cb && dev_data->tx_ready) {
    29e8:	680b      	ldr	r3, [r1, #0]
    29ea:	b133      	cbz	r3, 29fa <cdc_acm_irq_tx_enable+0x1a>
    29ec:	f891 3028 	ldrb.w	r3, [r1, #40]	; 0x28
    29f0:	b11b      	cbz	r3, 29fa <cdc_acm_irq_tx_enable+0x1a>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    29f2:	4802      	ldr	r0, [pc, #8]	; (29fc <cdc_acm_irq_tx_enable+0x1c>)
    29f4:	3108      	adds	r1, #8
    29f6:	f00b ba70 	b.w	deda <k_work_submit_to_queue>
}
    29fa:	4770      	bx	lr
    29fc:	20002438 	.word	0x20002438

00002a00 <cdc_acm_write_cb>:
	dev_data->tx_ready = true;
    2a00:	2301      	movs	r3, #1
{
    2a02:	b510      	push	{r4, lr}
	dev_data->tx_ready = true;
    2a04:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
	if (dev_data->cb && dev_data->tx_irq_ena) {
    2a08:	6813      	ldr	r3, [r2, #0]
{
    2a0a:	4614      	mov	r4, r2
	if (dev_data->cb && dev_data->tx_irq_ena) {
    2a0c:	b13b      	cbz	r3, 2a1e <cdc_acm_write_cb+0x1e>
    2a0e:	f892 302a 	ldrb.w	r3, [r2, #42]	; 0x2a
    2a12:	b123      	cbz	r3, 2a1e <cdc_acm_write_cb+0x1e>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    2a14:	4808      	ldr	r0, [pc, #32]	; (2a38 <cdc_acm_write_cb+0x38>)
    2a16:	f102 0108 	add.w	r1, r2, #8
    2a1a:	f00b fa5e 	bl	deda <k_work_submit_to_queue>
	if (ring_buf_is_empty(dev_data->tx_ringbuf)) {
    2a1e:	6f23      	ldr	r3, [r4, #112]	; 0x70
    2a20:	689a      	ldr	r2, [r3, #8]
    2a22:	691b      	ldr	r3, [r3, #16]
    2a24:	429a      	cmp	r2, r3
    2a26:	d006      	beq.n	2a36 <cdc_acm_write_cb+0x36>
	k_work_submit_to_queue(&USB_WORK_Q, &dev_data->tx_work);
    2a28:	f104 0118 	add.w	r1, r4, #24
    2a2c:	4802      	ldr	r0, [pc, #8]	; (2a38 <cdc_acm_write_cb+0x38>)
}
    2a2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	k_work_submit_to_queue(&USB_WORK_Q, &dev_data->tx_work);
    2a32:	f00b ba52 	b.w	deda <k_work_submit_to_queue>
}
    2a36:	bd10      	pop	{r4, pc}
    2a38:	20002438 	.word	0x20002438

00002a3c <cdc_acm_reset_port>:
	dev_data->tx_ready = false;
    2a3c:	2100      	movs	r1, #0
{
    2a3e:	4603      	mov	r3, r0
	dev_data->line_coding = (struct cdc_acm_line_coding)
    2a40:	4a0b      	ldr	r2, [pc, #44]	; (2a70 <cdc_acm_reset_port+0x34>)
	dev_data->tx_ready = false;
    2a42:	8501      	strh	r1, [r0, #40]	; 0x28
	dev_data->line_coding = (struct cdc_acm_line_coding)
    2a44:	6810      	ldr	r0, [r2, #0]
	dev_data->serial_state = 0;
    2a46:	f883 107c 	strb.w	r1, [r3, #124]	; 0x7c
	dev_data->line_coding = (struct cdc_acm_line_coding)
    2a4a:	6758      	str	r0, [r3, #116]	; 0x74
    2a4c:	8890      	ldrh	r0, [r2, #4]
    2a4e:	7992      	ldrb	r2, [r2, #6]
    2a50:	f8a3 0078 	strh.w	r0, [r3, #120]	; 0x78
    2a54:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
	dev_data->line_state = 0;
    2a58:	f883 107b 	strb.w	r1, [r3, #123]	; 0x7b
	memset(&dev_data->rx_buf, 0, CDC_ACM_BUFFER_SIZE);
    2a5c:	2240      	movs	r2, #64	; 0x40
	dev_data->configured = false;
    2a5e:	f8a3 107e 	strh.w	r1, [r3, #126]	; 0x7e
	dev_data->rx_paused = false;
    2a62:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
	memset(&dev_data->rx_buf, 0, CDC_ACM_BUFFER_SIZE);
    2a66:	f103 002c 	add.w	r0, r3, #44	; 0x2c
    2a6a:	f008 bee5 	b.w	b838 <memset>
    2a6e:	bf00      	nop
    2a70:	0000e650 	.word	0x0000e650

00002a74 <cdc_acm_fifo_fill>:
{
    2a74:	b538      	push	{r3, r4, r5, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    2a76:	6905      	ldr	r5, [r0, #16]
	if (!dev_data->configured || dev_data->suspended) {
    2a78:	f895 007e 	ldrb.w	r0, [r5, #126]	; 0x7e
    2a7c:	b170      	cbz	r0, 2a9c <cdc_acm_fifo_fill+0x28>
    2a7e:	f895 307f 	ldrb.w	r3, [r5, #127]	; 0x7f
    2a82:	b963      	cbnz	r3, 2a9e <cdc_acm_fifo_fill+0x2a>
	dev_data->tx_ready = false;
    2a84:	f885 3028 	strb.w	r3, [r5, #40]	; 0x28
	wrote = ring_buf_put(dev_data->tx_ringbuf, tx_data, len);
    2a88:	6f28      	ldr	r0, [r5, #112]	; 0x70
    2a8a:	f008 f93f 	bl	ad0c <ring_buf_put>
    2a8e:	4604      	mov	r4, r0
	k_work_submit_to_queue(&USB_WORK_Q, &dev_data->tx_work);
    2a90:	f105 0118 	add.w	r1, r5, #24
    2a94:	4803      	ldr	r0, [pc, #12]	; (2aa4 <cdc_acm_fifo_fill+0x30>)
    2a96:	f00b fa20 	bl	deda <k_work_submit_to_queue>
	return wrote;
    2a9a:	4620      	mov	r0, r4
}
    2a9c:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
    2a9e:	2000      	movs	r0, #0
    2aa0:	e7fc      	b.n	2a9c <cdc_acm_fifo_fill+0x28>
    2aa2:	bf00      	nop
    2aa4:	20002438 	.word	0x20002438

00002aa8 <cdc_acm_poll_out>:
 * is not ready, no data is transferred to the buffer, that is, c is dropped.
 * If the USB subsystem is ready and the buffer is full, the first character
 * from the tx_ringbuf is removed to make room for the new character.
 */
static void cdc_acm_poll_out(const struct device *dev, unsigned char c)
{
    2aa8:	b513      	push	{r0, r1, r4, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    2aaa:	6904      	ldr	r4, [r0, #16]
{
    2aac:	f88d 1007 	strb.w	r1, [sp, #7]

	if (!dev_data->configured || dev_data->suspended) {
    2ab0:	f894 307e 	ldrb.w	r3, [r4, #126]	; 0x7e
    2ab4:	b18b      	cbz	r3, 2ada <cdc_acm_poll_out+0x32>
    2ab6:	f894 307f 	ldrb.w	r3, [r4, #127]	; 0x7f
    2aba:	b973      	cbnz	r3, 2ada <cdc_acm_poll_out+0x32>
		return;
	}

	dev_data->tx_ready = false;

	if (!ring_buf_put(dev_data->tx_ringbuf, &c, 1)) {
    2abc:	f10d 0107 	add.w	r1, sp, #7
    2ac0:	2201      	movs	r2, #1
    2ac2:	6f20      	ldr	r0, [r4, #112]	; 0x70
	dev_data->tx_ready = false;
    2ac4:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	if (!ring_buf_put(dev_data->tx_ringbuf, &c, 1)) {
    2ac8:	f008 f920 	bl	ad0c <ring_buf_put>
    2acc:	4601      	mov	r1, r0
    2ace:	b130      	cbz	r0, 2ade <cdc_acm_poll_out+0x36>
			LOG_ERR("Failed to drain buffer");
			return;
		}
	}

	k_work_submit_to_queue(&USB_WORK_Q, &dev_data->tx_work);
    2ad0:	480a      	ldr	r0, [pc, #40]	; (2afc <cdc_acm_poll_out+0x54>)
    2ad2:	f104 0118 	add.w	r1, r4, #24
    2ad6:	f00b fa00 	bl	deda <k_work_submit_to_queue>
}
    2ada:	b002      	add	sp, #8
    2adc:	bd10      	pop	{r4, pc}
		if (!ring_buf_get(dev_data->tx_ringbuf, NULL, 1) ||
    2ade:	2201      	movs	r2, #1
    2ae0:	6f20      	ldr	r0, [r4, #112]	; 0x70
    2ae2:	f008 f965 	bl	adb0 <ring_buf_get>
    2ae6:	2800      	cmp	r0, #0
    2ae8:	d0f7      	beq.n	2ada <cdc_acm_poll_out+0x32>
		    !ring_buf_put(dev_data->tx_ringbuf, &c, 1)) {
    2aea:	2201      	movs	r2, #1
    2aec:	6f20      	ldr	r0, [r4, #112]	; 0x70
    2aee:	f10d 0107 	add.w	r1, sp, #7
    2af2:	f008 f90b 	bl	ad0c <ring_buf_put>
		if (!ring_buf_get(dev_data->tx_ringbuf, NULL, 1) ||
    2af6:	2800      	cmp	r0, #0
    2af8:	d1ea      	bne.n	2ad0 <cdc_acm_poll_out+0x28>
    2afa:	e7ee      	b.n	2ada <cdc_acm_poll_out+0x32>
    2afc:	20002438 	.word	0x20002438

00002b00 <tx_work_handler>:
	struct usb_cfg_data *cfg = (void *)dev->config;
    2b00:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
{
    2b02:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t ep = cfg->endpoint[ACM_IN_EP_IDX].ep_addr;
    2b04:	685b      	ldr	r3, [r3, #4]
{
    2b06:	4605      	mov	r5, r0
	uint8_t ep = cfg->endpoint[ACM_IN_EP_IDX].ep_addr;
    2b08:	6a1b      	ldr	r3, [r3, #32]
{
    2b0a:	b085      	sub	sp, #20
	uint8_t ep = cfg->endpoint[ACM_IN_EP_IDX].ep_addr;
    2b0c:	7d1f      	ldrb	r7, [r3, #20]
	if (usb_transfer_is_busy(ep)) {
    2b0e:	4638      	mov	r0, r7
    2b10:	f008 f9c3 	bl	ae9a <usb_transfer_is_busy>
    2b14:	4606      	mov	r6, r0
    2b16:	b9d8      	cbnz	r0, 2b50 <tx_work_handler+0x50>
	len = ring_buf_get_claim(dev_data->tx_ringbuf, &data,
    2b18:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2b1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
    2b1e:	a903      	add	r1, sp, #12
    2b20:	f008 f913 	bl	ad4a <ring_buf_get_claim>
	if (!len) {
    2b24:	4604      	mov	r4, r0
    2b26:	b198      	cbz	r0, 2b50 <tx_work_handler+0x50>
	if (!(len % CONFIG_CDC_ACM_BULK_EP_MPS)) {
    2b28:	0683      	lsls	r3, r0, #26
	struct cdc_acm_dev_data_t *dev_data =
    2b2a:	f1a5 0318 	sub.w	r3, r5, #24
	usb_transfer(ep, data, len, USB_TRANS_WRITE,
    2b2e:	9301      	str	r3, [sp, #4]
    2b30:	4b08      	ldr	r3, [pc, #32]	; (2b54 <tx_work_handler+0x54>)
		len -= 1;
    2b32:	bf08      	it	eq
    2b34:	f100 34ff 	addeq.w	r4, r0, #4294967295
	usb_transfer(ep, data, len, USB_TRANS_WRITE,
    2b38:	9903      	ldr	r1, [sp, #12]
    2b3a:	9300      	str	r3, [sp, #0]
    2b3c:	4622      	mov	r2, r4
    2b3e:	2302      	movs	r3, #2
    2b40:	4638      	mov	r0, r7
	dev_data->tx_ready = false;
    2b42:	742e      	strb	r6, [r5, #16]
	usb_transfer(ep, data, len, USB_TRANS_WRITE,
    2b44:	f7ff fe32 	bl	27ac <usb_transfer>
	ring_buf_get_finish(dev_data->tx_ringbuf, len);
    2b48:	4621      	mov	r1, r4
    2b4a:	6da8      	ldr	r0, [r5, #88]	; 0x58
    2b4c:	f008 f91c 	bl	ad88 <ring_buf_get_finish>
}
    2b50:	b005      	add	sp, #20
    2b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b54:	00002a01 	.word	0x00002a01

00002b58 <cdc_acm_init>:
	parent->next = child;
    2b58:	2300      	movs	r3, #0
{
    2b5a:	b510      	push	{r4, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    2b5c:	6904      	ldr	r4, [r0, #16]
    2b5e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    2b62:	4b0c      	ldr	r3, [pc, #48]	; (2b94 <cdc_acm_init+0x3c>)
	dev_data->common.dev = dev;
    2b64:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    2b68:	6859      	ldr	r1, [r3, #4]
	sys_slist_append(&cdc_acm_data_devlist, &dev_data->common.node);
    2b6a:	f104 0288 	add.w	r2, r4, #136	; 0x88
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    2b6e:	b969      	cbnz	r1, 2b8c <cdc_acm_init+0x34>
	list->head = node;
    2b70:	e9c3 2200 	strd	r2, r2, [r3]
	k_work_init(&dev_data->cb_work, cdc_acm_irq_callback_work_handler);
    2b74:	f104 0008 	add.w	r0, r4, #8
    2b78:	4907      	ldr	r1, [pc, #28]	; (2b98 <cdc_acm_init+0x40>)
    2b7a:	f00b f991 	bl	dea0 <k_work_init>
	k_work_init(&dev_data->tx_work, tx_work_handler);
    2b7e:	f104 0018 	add.w	r0, r4, #24
    2b82:	4906      	ldr	r1, [pc, #24]	; (2b9c <cdc_acm_init+0x44>)
    2b84:	f00b f98c 	bl	dea0 <k_work_init>
}
    2b88:	2000      	movs	r0, #0
    2b8a:	bd10      	pop	{r4, pc}
	parent->next = child;
    2b8c:	600a      	str	r2, [r1, #0]
	list->tail = node;
    2b8e:	605a      	str	r2, [r3, #4]
}
    2b90:	e7f0      	b.n	2b74 <cdc_acm_init+0x1c>
    2b92:	bf00      	nop
    2b94:	20012d9c 	.word	0x20012d9c
    2b98:	0000aec5 	.word	0x0000aec5
    2b9c:	00002b01 	.word	0x00002b01

00002ba0 <cdc_acm_send_notification.isra.0>:
	notification.bmRequestType = 0xA1;
    2ba0:	23a1      	movs	r3, #161	; 0xa1
static int cdc_acm_send_notification(const struct device *dev,
    2ba2:	b530      	push	{r4, r5, lr}
    2ba4:	b085      	sub	sp, #20
	notification.bmRequestType = 0xA1;
    2ba6:	f88d 3004 	strb.w	r3, [sp, #4]
	notification.bNotificationType = 0x20;
    2baa:	2320      	movs	r3, #32
    2bac:	f88d 3005 	strb.w	r3, [sp, #5]
	notification.wValue = 0U;
    2bb0:	2300      	movs	r3, #0
	struct usb_cfg_data * const cfg = (void *)dev->config;
    2bb2:	6842      	ldr	r2, [r0, #4]
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    2bb4:	6905      	ldr	r5, [r0, #16]
	notification.wLength = sys_cpu_to_le16(sizeof(serial_state));
    2bb6:	2002      	movs	r0, #2
	dev_data->notification_sent = 0U;
    2bb8:	f885 307d 	strb.w	r3, [r5, #125]	; 0x7d
	notification.wLength = sys_cpu_to_le16(sizeof(serial_state));
    2bbc:	f8ad 000a 	strh.w	r0, [sp, #10]
	usb_write(cfg->endpoint[ACM_INT_EP_IDX].ep_addr,
    2bc0:	6a10      	ldr	r0, [r2, #32]
	notification.data = sys_cpu_to_le16(serial_state);
    2bc2:	f8ad 100c 	strh.w	r1, [sp, #12]
	notification.wIndex = 0U;
    2bc6:	f8ad 3008 	strh.w	r3, [sp, #8]
	usb_write(cfg->endpoint[ACM_INT_EP_IDX].ep_addr,
    2bca:	220a      	movs	r2, #10
    2bcc:	7900      	ldrb	r0, [r0, #4]
    2bce:	a901      	add	r1, sp, #4
	notification.wValue = 0U;
    2bd0:	f8ad 3006 	strh.w	r3, [sp, #6]
	usb_write(cfg->endpoint[ACM_INT_EP_IDX].ep_addr,
    2bd4:	f008 f91b 	bl	ae0e <usb_write>
	while (!((volatile uint8_t)dev_data->notification_sent)) {
    2bd8:	4c05      	ldr	r4, [pc, #20]	; (2bf0 <cdc_acm_send_notification.isra.0+0x50>)
    2bda:	f895 307d 	ldrb.w	r3, [r5, #125]	; 0x7d
    2bde:	b923      	cbnz	r3, 2bea <cdc_acm_send_notification.isra.0+0x4a>
	z_impl_k_busy_wait(usec_to_wait);
    2be0:	2001      	movs	r0, #1
    2be2:	f00b fa9a 	bl	e11a <z_impl_k_busy_wait>
		if (++cnt > CDC_CONTROL_SERIAL_STATE_TIMEOUT_US) {
    2be6:	3c01      	subs	r4, #1
    2be8:	d1f7      	bne.n	2bda <cdc_acm_send_notification.isra.0+0x3a>
}
    2bea:	b005      	add	sp, #20
    2bec:	bd30      	pop	{r4, r5, pc}
    2bee:	bf00      	nop
    2bf0:	000186a1 	.word	0x000186a1

00002bf4 <cdc_acm_read_cb>:
{
    2bf4:	b573      	push	{r0, r1, r4, r5, r6, lr}
    2bf6:	4614      	mov	r4, r2
	wrote = ring_buf_put(dev_data->rx_ringbuf, dev_data->rx_buf, size);
    2bf8:	f102 062c 	add.w	r6, r2, #44	; 0x2c
	if (size <= 0) {
    2bfc:	1e0a      	subs	r2, r1, #0
{
    2bfe:	4605      	mov	r5, r0
	if (size <= 0) {
    2c00:	dd1d      	ble.n	2c3e <cdc_acm_read_cb+0x4a>
	wrote = ring_buf_put(dev_data->rx_ringbuf, dev_data->rx_buf, size);
    2c02:	4631      	mov	r1, r6
    2c04:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    2c06:	f008 f881 	bl	ad0c <ring_buf_put>
	dev_data->rx_ready = true;
    2c0a:	2301      	movs	r3, #1
    2c0c:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
	if (dev_data->cb && dev_data->rx_irq_ena) {
    2c10:	6823      	ldr	r3, [r4, #0]
    2c12:	b13b      	cbz	r3, 2c24 <cdc_acm_read_cb+0x30>
    2c14:	f894 302b 	ldrb.w	r3, [r4, #43]	; 0x2b
    2c18:	b123      	cbz	r3, 2c24 <cdc_acm_read_cb+0x30>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    2c1a:	480e      	ldr	r0, [pc, #56]	; (2c54 <cdc_acm_read_cb+0x60>)
    2c1c:	f104 0108 	add.w	r1, r4, #8
    2c20:	f00b f95b 	bl	deda <k_work_submit_to_queue>
	if (ring_buf_space_get(dev_data->rx_ringbuf) < sizeof(dev_data->rx_buf)) {
    2c24:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 *
 * @return Ring buffer free space (in bytes).
 */
static inline uint32_t ring_buf_space_get(struct ring_buf *buf)
{
	return buf->size - (buf->put_head - buf->get_tail);
    2c26:	684b      	ldr	r3, [r1, #4]
    2c28:	694a      	ldr	r2, [r1, #20]
    2c2a:	1a9a      	subs	r2, r3, r2
    2c2c:	69cb      	ldr	r3, [r1, #28]
    2c2e:	1a9b      	subs	r3, r3, r2
    2c30:	2b3f      	cmp	r3, #63	; 0x3f
    2c32:	d804      	bhi.n	2c3e <cdc_acm_read_cb+0x4a>
		dev_data->rx_paused = true;
    2c34:	2301      	movs	r3, #1
    2c36:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
    2c3a:	b002      	add	sp, #8
    2c3c:	bd70      	pop	{r4, r5, r6, pc}
	usb_transfer(ep, dev_data->rx_buf, sizeof(dev_data->rx_buf),
    2c3e:	4b06      	ldr	r3, [pc, #24]	; (2c58 <cdc_acm_read_cb+0x64>)
    2c40:	2240      	movs	r2, #64	; 0x40
    2c42:	9300      	str	r3, [sp, #0]
    2c44:	4631      	mov	r1, r6
    2c46:	2301      	movs	r3, #1
    2c48:	4628      	mov	r0, r5
    2c4a:	9401      	str	r4, [sp, #4]
    2c4c:	f7ff fdae 	bl	27ac <usb_transfer>
    2c50:	e7f3      	b.n	2c3a <cdc_acm_read_cb+0x46>
    2c52:	bf00      	nop
    2c54:	20002438 	.word	0x20002438
    2c58:	00002bf5 	.word	0x00002bf5

00002c5c <cdc_acm_dev_status_cb>:
{
    2c5c:	b538      	push	{r3, r4, r5, lr}
    2c5e:	460d      	mov	r5, r1
	common = usb_get_dev_data_by_cfg(&cdc_acm_data_devlist, cfg);
    2c60:	4601      	mov	r1, r0
    2c62:	4824      	ldr	r0, [pc, #144]	; (2cf4 <cdc_acm_dev_status_cb+0x98>)
    2c64:	f008 f8eb 	bl	ae3e <usb_get_dev_data_by_cfg>
	if (common == NULL) {
    2c68:	4604      	mov	r4, r0
    2c6a:	b380      	cbz	r0, 2cce <cdc_acm_dev_status_cb+0x72>
	dev_data = CONTAINER_OF(common, struct cdc_acm_dev_data_t, common);
    2c6c:	4602      	mov	r2, r0
	struct usb_cfg_data *cfg = (void *)dev->config;
    2c6e:	f852 3984 	ldr.w	r3, [r2], #-132
	switch (status) {
    2c72:	1e69      	subs	r1, r5, #1
	struct usb_cfg_data *cfg = (void *)dev->config;
    2c74:	685b      	ldr	r3, [r3, #4]
	switch (status) {
    2c76:	2905      	cmp	r1, #5
    2c78:	d829      	bhi.n	2cce <cdc_acm_dev_status_cb+0x72>
    2c7a:	e8df f001 	tbb	[pc, r1]
    2c7e:	2820      	.short	0x2820
    2c80:	29252003 	.word	0x29252003
		if (!dev_data->configured) {
    2c84:	f814 1c06 	ldrb.w	r1, [r4, #-6]
    2c88:	b931      	cbnz	r1, 2c98 <cdc_acm_dev_status_cb+0x3c>
			cdc_acm_read_cb(cfg->endpoint[ACM_OUT_EP_IDX].ep_addr, 0,
    2c8a:	6a1b      	ldr	r3, [r3, #32]
    2c8c:	7b18      	ldrb	r0, [r3, #12]
    2c8e:	f7ff ffb1 	bl	2bf4 <cdc_acm_read_cb>
			dev_data->configured = true;
    2c92:	2301      	movs	r3, #1
    2c94:	f804 3c06 	strb.w	r3, [r4, #-6]
		if (!dev_data->tx_ready) {
    2c98:	f814 3c5c 	ldrb.w	r3, [r4, #-92]
    2c9c:	b9bb      	cbnz	r3, 2cce <cdc_acm_dev_status_cb+0x72>
			dev_data->tx_ready = true;
    2c9e:	2301      	movs	r3, #1
    2ca0:	f804 3c5c 	strb.w	r3, [r4, #-92]
			if (dev_data->cb != NULL && dev_data->tx_irq_ena) {
    2ca4:	f854 3c84 	ldr.w	r3, [r4, #-132]
    2ca8:	b18b      	cbz	r3, 2cce <cdc_acm_dev_status_cb+0x72>
    2caa:	f814 3c5a 	ldrb.w	r3, [r4, #-90]
    2cae:	b173      	cbz	r3, 2cce <cdc_acm_dev_status_cb+0x72>
				k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    2cb0:	f1a4 017c 	sub.w	r1, r4, #124	; 0x7c
    2cb4:	4810      	ldr	r0, [pc, #64]	; (2cf8 <cdc_acm_dev_status_cb+0x9c>)
}
    2cb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
    2cba:	f00b b90e 	b.w	deda <k_work_submit_to_queue>
		cdc_acm_reset_port(dev_data);
    2cbe:	4610      	mov	r0, r2
}
    2cc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		cdc_acm_reset_port(dev_data);
    2cc4:	f7ff beba 	b.w	2a3c <cdc_acm_reset_port>
		dev_data->suspended = true;
    2cc8:	2301      	movs	r3, #1
    2cca:	f804 3c05 	strb.w	r3, [r4, #-5]
}
    2cce:	bd38      	pop	{r3, r4, r5, pc}
		if (dev_data->suspended) {
    2cd0:	f814 1c05 	ldrb.w	r1, [r4, #-5]
    2cd4:	2900      	cmp	r1, #0
    2cd6:	d0fa      	beq.n	2cce <cdc_acm_dev_status_cb+0x72>
			dev_data->suspended = false;
    2cd8:	2100      	movs	r1, #0
			if (dev_data->configured) {
    2cda:	f814 0c06 	ldrb.w	r0, [r4, #-6]
			dev_data->suspended = false;
    2cde:	f804 1c05 	strb.w	r1, [r4, #-5]
			if (dev_data->configured) {
    2ce2:	2800      	cmp	r0, #0
    2ce4:	d0f3      	beq.n	2cce <cdc_acm_dev_status_cb+0x72>
				cdc_acm_read_cb(cfg->endpoint[ACM_OUT_EP_IDX].ep_addr,
    2ce6:	6a1b      	ldr	r3, [r3, #32]
    2ce8:	7b18      	ldrb	r0, [r3, #12]
}
    2cea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				cdc_acm_read_cb(cfg->endpoint[ACM_OUT_EP_IDX].ep_addr,
    2cee:	f7ff bf81 	b.w	2bf4 <cdc_acm_read_cb>
    2cf2:	bf00      	nop
    2cf4:	20012d9c 	.word	0x20012d9c
    2cf8:	20002438 	.word	0x20002438

00002cfc <z_usb_work_q_init>:
K_KERNEL_STACK_DEFINE(z_usb_work_q_stack, CONFIG_USB_WORKQUEUE_STACK_SIZE);

struct k_work_q z_usb_work_q;

static int z_usb_work_q_init(const struct device *dev)
{
    2cfc:	b537      	push	{r0, r1, r2, r4, r5, lr}
	ARG_UNUSED(dev);

	k_work_queue_start(&z_usb_work_q,
    2cfe:	2400      	movs	r4, #0
    2d00:	4d08      	ldr	r5, [pc, #32]	; (2d24 <z_usb_work_q_init+0x28>)
    2d02:	f04f 33ff 	mov.w	r3, #4294967295
    2d06:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2d0a:	4628      	mov	r0, r5
    2d0c:	4906      	ldr	r1, [pc, #24]	; (2d28 <z_usb_work_q_init+0x2c>)
    2d0e:	9400      	str	r4, [sp, #0]
    2d10:	f006 fb48 	bl	93a4 <k_work_queue_start>
	return z_impl_k_thread_name_set(thread, str);
    2d14:	4905      	ldr	r1, [pc, #20]	; (2d2c <z_usb_work_q_init+0x30>)
    2d16:	4628      	mov	r0, r5
    2d18:	f00b f80d 	bl	dd36 <z_impl_k_thread_name_set>
			   K_KERNEL_STACK_SIZEOF(z_usb_work_q_stack),
			   CONFIG_USB_WORKQUEUE_PRIORITY, NULL);
	k_thread_name_set(&z_usb_work_q.thread, "usbworkq");

	return 0;
}
    2d1c:	4620      	mov	r0, r4
    2d1e:	b003      	add	sp, #12
    2d20:	bd30      	pop	{r4, r5, pc}
    2d22:	bf00      	nop
    2d24:	20002438 	.word	0x20002438
    2d28:	200563a0 	.word	0x200563a0
    2d2c:	0000edbc 	.word	0x0000edbc

00002d30 <flash_area_open>:

int flash_area_open(uint8_t id, const struct flash_area **fap)
{
	const struct flash_area *area;

	if (flash_map == NULL) {
    2d30:	4b11      	ldr	r3, [pc, #68]	; (2d78 <flash_area_open+0x48>)
{
    2d32:	b570      	push	{r4, r5, r6, lr}
	if (flash_map == NULL) {
    2d34:	681b      	ldr	r3, [r3, #0]
{
    2d36:	460c      	mov	r4, r1
	if (flash_map == NULL) {
    2d38:	b18b      	cbz	r3, 2d5e <flash_area_open+0x2e>
extern const struct flash_area *flash_map;
extern const int flash_map_entries;

static inline struct flash_area const *get_flash_area_from_id(int idx)
{
	for (int i = 0; i < flash_map_entries; i++) {
    2d3a:	4a10      	ldr	r2, [pc, #64]	; (2d7c <flash_area_open+0x4c>)
    2d3c:	6811      	ldr	r1, [r2, #0]
    2d3e:	2200      	movs	r2, #0
    2d40:	428a      	cmp	r2, r1
    2d42:	db02      	blt.n	2d4a <flash_area_open+0x1a>
		return -EACCES;
	}

	area = get_flash_area_from_id(id);
	if (area == NULL) {
		return -ENOENT;
    2d44:	f06f 0001 	mvn.w	r0, #1
	}

	*fap = area;

	return 0;
}
    2d48:	bd70      	pop	{r4, r5, r6, pc}
		if (flash_map[i].fa_id == idx) {
    2d4a:	461d      	mov	r5, r3
    2d4c:	f813 6b10 	ldrb.w	r6, [r3], #16
    2d50:	4286      	cmp	r6, r0
    2d52:	d007      	beq.n	2d64 <flash_area_open+0x34>
	for (int i = 0; i < flash_map_entries; i++) {
    2d54:	3201      	adds	r2, #1
    2d56:	e7f3      	b.n	2d40 <flash_area_open+0x10>
	return 0;
    2d58:	2000      	movs	r0, #0
	*fap = area;
    2d5a:	6025      	str	r5, [r4, #0]
	return 0;
    2d5c:	e7f4      	b.n	2d48 <flash_area_open+0x18>
		return -EACCES;
    2d5e:	f06f 000c 	mvn.w	r0, #12
    2d62:	e7f1      	b.n	2d48 <flash_area_open+0x18>
	if (!area->fa_dev || !device_is_ready(area->fa_dev)) {
    2d64:	68e8      	ldr	r0, [r5, #12]
    2d66:	b118      	cbz	r0, 2d70 <flash_area_open+0x40>
    2d68:	f00a ff66 	bl	dc38 <z_device_is_ready>
    2d6c:	2800      	cmp	r0, #0
    2d6e:	d1f3      	bne.n	2d58 <flash_area_open+0x28>
		return -ENODEV;
    2d70:	f06f 0012 	mvn.w	r0, #18
    2d74:	e7e8      	b.n	2d48 <flash_area_open+0x18>
    2d76:	bf00      	nop
    2d78:	200020e8 	.word	0x200020e8
    2d7c:	0000e784 	.word	0x0000e784

00002d80 <flash_area_get_sectors>:

	return true;
}

int flash_area_get_sectors(int idx, uint32_t *cnt, struct flash_sector *ret)
{
    2d80:	b570      	push	{r4, r5, r6, lr}
    2d82:	b088      	sub	sp, #32
    2d84:	4605      	mov	r5, r0
    2d86:	460c      	mov	r4, r1
	int rc = flash_area_open(idx, &fa);
    2d88:	b2c0      	uxtb	r0, r0
    2d8a:	4669      	mov	r1, sp
{
    2d8c:	4616      	mov	r6, r2
	int rc = flash_area_open(idx, &fa);
    2d8e:	f7ff ffcf 	bl	2d30 <flash_area_open>
	if (rc < 0 || fa == NULL) {
    2d92:	2800      	cmp	r0, #0
    2d94:	db1b      	blt.n	2dce <flash_area_get_sectors+0x4e>
    2d96:	9800      	ldr	r0, [sp, #0]
    2d98:	b1c8      	cbz	r0, 2dce <flash_area_get_sectors+0x4e>
	cb_data->area_off = fa->fa_off;
    2d9a:	6843      	ldr	r3, [r0, #4]
	cb_data->ret_len = *cnt;
    2d9c:	6822      	ldr	r2, [r4, #0]
	cb_data->area_off = fa->fa_off;
    2d9e:	9302      	str	r3, [sp, #8]
	cb_data->area_len = fa->fa_size;
    2da0:	6883      	ldr	r3, [r0, #8]
	cb_data->area_idx = idx;
    2da2:	9501      	str	r5, [sp, #4]
	cb_data->ret = ret;
    2da4:	e9cd 3603 	strd	r3, r6, [sp, #12]
	cb_data->ret_idx = 0U;
    2da8:	2300      	movs	r3, #0
	flash_dev = fa->fa_dev;
    2daa:	68c5      	ldr	r5, [r0, #12]
	cb_data->status = 0;
    2dac:	e9cd 2306 	strd	r2, r3, [sp, #24]
	cb_data->ret_idx = 0U;
    2db0:	9305      	str	r3, [sp, #20]
	flash_area_close(fa);
    2db2:	f008 f998 	bl	b0e6 <flash_area_close>
	if (flash_dev == NULL) {
    2db6:	b16d      	cbz	r5, 2dd4 <flash_area_get_sectors+0x54>
	flash_page_foreach(flash_dev, cb, cb_data);
    2db8:	4628      	mov	r0, r5
    2dba:	4908      	ldr	r1, [pc, #32]	; (2ddc <flash_area_get_sectors+0x5c>)
    2dbc:	aa01      	add	r2, sp, #4
    2dbe:	f009 f800 	bl	bdc2 <flash_page_foreach>
	if (cb_data->status == 0) {
    2dc2:	9807      	ldr	r0, [sp, #28]
    2dc4:	b908      	cbnz	r0, 2dca <flash_area_get_sectors+0x4a>
		*cnt = cb_data->ret_idx;
    2dc6:	9b05      	ldr	r3, [sp, #20]
    2dc8:	6023      	str	r3, [r4, #0]
	struct layout_data data;

	return flash_area_layout(idx, cnt, ret, get_sectors_cb, &data);
}
    2dca:	b008      	add	sp, #32
    2dcc:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    2dce:	f06f 0015 	mvn.w	r0, #21
    2dd2:	e7fa      	b.n	2dca <flash_area_get_sectors+0x4a>
		return -ENODEV;
    2dd4:	f06f 0012 	mvn.w	r0, #18
	return flash_area_layout(idx, cnt, ret, get_sectors_cb, &data);
    2dd8:	e7f7      	b.n	2dca <flash_area_get_sectors+0x4a>
    2dda:	bf00      	nop
    2ddc:	0000b181 	.word	0x0000b181

00002de0 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    2de0:	4801      	ldr	r0, [pc, #4]	; (2de8 <nrf_cc3xx_platform_abort_init+0x8>)
    2de2:	f007 b847 	b.w	9e74 <nrf_cc3xx_platform_set_abort>
    2de6:	bf00      	nop
    2de8:	0000e788 	.word	0x0000e788

00002dec <mutex_free_platform>:
}


/** @brief Static function to free a mutex
 */
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2dec:	b510      	push	{r4, lr}
    /* Ensure that the mutex is valid (not NULL) */
    if (mutex == NULL) {
    2dee:	4604      	mov	r4, r0
    2df0:	b918      	cbnz	r0, 2dfa <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    2df2:	4b0d      	ldr	r3, [pc, #52]	; (2e28 <mutex_free_platform+0x3c>)
    2df4:	480d      	ldr	r0, [pc, #52]	; (2e2c <mutex_free_platform+0x40>)
    2df6:	685b      	ldr	r3, [r3, #4]
    2df8:	4798      	blx	r3
            "mutex_init called with NULL parameter");
    }

    /* Check if we are freeing a mutex that is atomic */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    2dfa:	6861      	ldr	r1, [r4, #4]
    2dfc:	2908      	cmp	r1, #8
    2dfe:	d00d      	beq.n	2e1c <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if we are freeing a mutex that isn't initialized */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    2e00:	f031 0304 	bics.w	r3, r1, #4
    2e04:	d00a      	beq.n	2e1c <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if the mutex was allocated or being statically defined */
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    2e06:	f011 0102 	ands.w	r1, r1, #2
    2e0a:	d008      	beq.n	2e1e <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    2e0c:	4621      	mov	r1, r4
    2e0e:	4808      	ldr	r0, [pc, #32]	; (2e30 <mutex_free_platform+0x44>)
    2e10:	f00a ff62 	bl	dcd8 <k_mem_slab_free>
        mutex->mutex = NULL;
    2e14:	2300      	movs	r3, #0
    2e16:	6023      	str	r3, [r4, #0]
    else {
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    }

    /* Reset the mutex to invalid state */
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    2e18:	2300      	movs	r3, #0
    2e1a:	6063      	str	r3, [r4, #4]
}
    2e1c:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    2e1e:	2214      	movs	r2, #20
    2e20:	6820      	ldr	r0, [r4, #0]
    2e22:	f008 fd09 	bl	b838 <memset>
    2e26:	e7f7      	b.n	2e18 <mutex_free_platform+0x2c>
    2e28:	200021e4 	.word	0x200021e4
    2e2c:	0000edc5 	.word	0x0000edc5
    2e30:	20012da4 	.word	0x20012da4

00002e34 <mutex_lock_platform>:


/** @brief Static function to lock a mutex
 */
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2e34:	b508      	push	{r3, lr}
    int ret;
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    2e36:	b340      	cbz	r0, 2e8a <mutex_lock_platform+0x56>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags) {
    2e38:	6843      	ldr	r3, [r0, #4]
    2e3a:	2b04      	cmp	r3, #4
    2e3c:	d00b      	beq.n	2e56 <mutex_lock_platform+0x22>
    2e3e:	2b08      	cmp	r3, #8
    2e40:	d016      	beq.n	2e70 <mutex_lock_platform+0x3c>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    2e42:	b303      	cbz	r3, 2e86 <mutex_lock_platform+0x52>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    2e44:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    2e46:	f04f 32ff 	mov.w	r2, #4294967295
    2e4a:	f04f 33ff 	mov.w	r3, #4294967295
    2e4e:	f006 f899 	bl	8f84 <z_impl_k_mutex_lock>

        ret = k_mutex_lock(p_mutex, K_FOREVER);
        if (ret == 0) {
    2e52:	b158      	cbz	r0, 2e6c <mutex_lock_platform+0x38>
    2e54:	e015      	b.n	2e82 <mutex_lock_platform+0x4e>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2e56:	2201      	movs	r2, #1
    2e58:	6803      	ldr	r3, [r0, #0]
    2e5a:	e8d3 1fef 	ldaex	r1, [r3]
    2e5e:	2900      	cmp	r1, #0
    2e60:	d103      	bne.n	2e6a <mutex_lock_platform+0x36>
    2e62:	e8c3 2fe0 	stlex	r0, r2, [r3]
    2e66:	2800      	cmp	r0, #0
    2e68:	d1f7      	bne.n	2e5a <mutex_lock_platform+0x26>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    2e6a:	d10a      	bne.n	2e82 <mutex_lock_platform+0x4e>
    2e6c:	2000      	movs	r0, #0
            return NRF_CC3XX_PLATFORM_SUCCESS;
        } else {
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
        }
    }
}
    2e6e:	bd08      	pop	{r3, pc}
        return nrf_mutex_lock(NRF_MUTEX, *((uint8_t *)mutex->mutex)) ?
    2e70:	6803      	ldr	r3, [r0, #0]

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrf_mutex_lock(NRF_MUTEX_Type * p_reg, uint8_t mutex)
{
    return (p_reg->MUTEX[mutex] == MUTEX_MUTEX_MUTEX_Unlocked);
    2e72:	4a07      	ldr	r2, [pc, #28]	; (2e90 <mutex_lock_platform+0x5c>)
    2e74:	781b      	ldrb	r3, [r3, #0]
    2e76:	f503 7380 	add.w	r3, r3, #256	; 0x100
    2e7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                       NRF_CC3XX_PLATFORM_SUCCESS :
    2e7e:	2b00      	cmp	r3, #0
    2e80:	d0f4      	beq.n	2e6c <mutex_lock_platform+0x38>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    2e82:	4804      	ldr	r0, [pc, #16]	; (2e94 <mutex_lock_platform+0x60>)
    2e84:	e7f3      	b.n	2e6e <mutex_lock_platform+0x3a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    2e86:	4804      	ldr	r0, [pc, #16]	; (2e98 <mutex_lock_platform+0x64>)
    2e88:	e7f1      	b.n	2e6e <mutex_lock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    2e8a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    2e8e:	e7ee      	b.n	2e6e <mutex_lock_platform+0x3a>
    2e90:	50030000 	.word	0x50030000
    2e94:	ffff8fe9 	.word	0xffff8fe9
    2e98:	ffff8fea 	.word	0xffff8fea

00002e9c <mutex_unlock_platform>:

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2e9c:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    2e9e:	b308      	cbz	r0, 2ee4 <mutex_unlock_platform+0x48>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    2ea0:	6843      	ldr	r3, [r0, #4]
    2ea2:	2b04      	cmp	r3, #4
    2ea4:	d007      	beq.n	2eb6 <mutex_unlock_platform+0x1a>
    2ea6:	2b08      	cmp	r3, #8
    2ea8:	d013      	beq.n	2ed2 <mutex_unlock_platform+0x36>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    2eaa:	b1f3      	cbz	r3, 2eea <mutex_unlock_platform+0x4e>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    2eac:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    2eae:	f006 f8e1 	bl	9074 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    2eb2:	2000      	movs	r0, #0
    2eb4:	e00c      	b.n	2ed0 <mutex_unlock_platform+0x34>
    2eb6:	2200      	movs	r2, #0
    2eb8:	6803      	ldr	r3, [r0, #0]
    2eba:	e8d3 1fef 	ldaex	r1, [r3]
    2ebe:	2901      	cmp	r1, #1
    2ec0:	d103      	bne.n	2eca <mutex_unlock_platform+0x2e>
    2ec2:	e8c3 2fe0 	stlex	r0, r2, [r3]
    2ec6:	2800      	cmp	r0, #0
    2ec8:	d1f7      	bne.n	2eba <mutex_unlock_platform+0x1e>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    2eca:	4809      	ldr	r0, [pc, #36]	; (2ef0 <mutex_unlock_platform+0x54>)
    2ecc:	bf08      	it	eq
    2ece:	4610      	moveq	r0, r2
    }
}
    2ed0:	bd08      	pop	{r3, pc}
        nrf_mutex_unlock(NRF_MUTEX, *((uint8_t *)mutex->mutex));
    2ed2:	6803      	ldr	r3, [r0, #0]
}

NRF_STATIC_INLINE void nrf_mutex_unlock(NRF_MUTEX_Type * p_reg, uint8_t mutex)
{
    p_reg->MUTEX[mutex] = MUTEX_MUTEX_MUTEX_Unlocked;
    2ed4:	2000      	movs	r0, #0
    2ed6:	781b      	ldrb	r3, [r3, #0]
    2ed8:	4a06      	ldr	r2, [pc, #24]	; (2ef4 <mutex_unlock_platform+0x58>)
    2eda:	f503 7380 	add.w	r3, r3, #256	; 0x100
    2ede:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
        return NRF_CC3XX_PLATFORM_SUCCESS;
    2ee2:	e7f5      	b.n	2ed0 <mutex_unlock_platform+0x34>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    2ee4:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    2ee8:	e7f2      	b.n	2ed0 <mutex_unlock_platform+0x34>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    2eea:	4803      	ldr	r0, [pc, #12]	; (2ef8 <mutex_unlock_platform+0x5c>)
    2eec:	e7f0      	b.n	2ed0 <mutex_unlock_platform+0x34>
    2eee:	bf00      	nop
    2ef0:	ffff8fe9 	.word	0xffff8fe9
    2ef4:	50030000 	.word	0x50030000
    2ef8:	ffff8fea 	.word	0xffff8fea

00002efc <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2efc:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    2efe:	4604      	mov	r4, r0
    2f00:	b918      	cbnz	r0, 2f0a <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    2f02:	4b16      	ldr	r3, [pc, #88]	; (2f5c <mutex_init_platform+0x60>)
    2f04:	4816      	ldr	r0, [pc, #88]	; (2f60 <mutex_init_platform+0x64>)
    2f06:	685b      	ldr	r3, [r3, #4]
    2f08:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    2f0a:	6863      	ldr	r3, [r4, #4]
    2f0c:	2b04      	cmp	r3, #4
    2f0e:	d023      	beq.n	2f58 <mutex_init_platform+0x5c>
    2f10:	2b08      	cmp	r3, #8
    2f12:	d021      	beq.n	2f58 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    2f14:	b9cb      	cbnz	r3, 2f4a <mutex_init_platform+0x4e>
    2f16:	6823      	ldr	r3, [r4, #0]
    2f18:	b9bb      	cbnz	r3, 2f4a <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    2f1a:	f04f 32ff 	mov.w	r2, #4294967295
    2f1e:	f04f 33ff 	mov.w	r3, #4294967295
    2f22:	4621      	mov	r1, r4
    2f24:	480f      	ldr	r0, [pc, #60]	; (2f64 <mutex_init_platform+0x68>)
    2f26:	f005 ff47 	bl	8db8 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    2f2a:	b908      	cbnz	r0, 2f30 <mutex_init_platform+0x34>
    2f2c:	6823      	ldr	r3, [r4, #0]
    2f2e:	b91b      	cbnz	r3, 2f38 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    2f30:	4b0a      	ldr	r3, [pc, #40]	; (2f5c <mutex_init_platform+0x60>)
    2f32:	480d      	ldr	r0, [pc, #52]	; (2f68 <mutex_init_platform+0x6c>)
    2f34:	685b      	ldr	r3, [r3, #4]
    2f36:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    2f38:	2214      	movs	r2, #20
    2f3a:	2100      	movs	r1, #0
    2f3c:	6820      	ldr	r0, [r4, #0]
    2f3e:	f008 fc7b 	bl	b838 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    2f42:	6863      	ldr	r3, [r4, #4]
    2f44:	f043 0302 	orr.w	r3, r3, #2
    2f48:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    2f4a:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    2f4c:	f00a ff0c 	bl	dd68 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    2f50:	6863      	ldr	r3, [r4, #4]
    2f52:	f043 0301 	orr.w	r3, r3, #1
    2f56:	6063      	str	r3, [r4, #4]
}
    2f58:	bd10      	pop	{r4, pc}
    2f5a:	bf00      	nop
    2f5c:	200021e4 	.word	0x200021e4
    2f60:	0000edc5 	.word	0x0000edc5
    2f64:	20012da4 	.word	0x20012da4
    2f68:	0000edeb 	.word	0x0000edeb

00002f6c <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    2f6c:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    2f6e:	4906      	ldr	r1, [pc, #24]	; (2f88 <nrf_cc3xx_platform_mutex_init+0x1c>)
    2f70:	2340      	movs	r3, #64	; 0x40
    2f72:	2214      	movs	r2, #20
    2f74:	4805      	ldr	r0, [pc, #20]	; (2f8c <nrf_cc3xx_platform_mutex_init+0x20>)
    2f76:	f00a fe94 	bl	dca2 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    2f7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    2f7e:	4904      	ldr	r1, [pc, #16]	; (2f90 <nrf_cc3xx_platform_mutex_init+0x24>)
    2f80:	4804      	ldr	r0, [pc, #16]	; (2f94 <nrf_cc3xx_platform_mutex_init+0x28>)
    2f82:	f006 bfd9 	b.w	9f38 <nrf_cc3xx_platform_set_mutexes>
    2f86:	bf00      	nop
    2f88:	20012dc0 	.word	0x20012dc0
    2f8c:	20012da4 	.word	0x20012da4
    2f90:	0000e7a0 	.word	0x0000e7a0
    2f94:	0000e790 	.word	0x0000e790

00002f98 <boot_uart_fifo_callback>:
	return boot_uart_fifo_init();
}

static void
boot_uart_fifo_callback(const struct device *dev, void *user_data)
{
    2f98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	static struct line_input *cmd;
	uint8_t byte;
	int rx;

	uart_irq_update(uart_dev);
    2f9a:	4e23      	ldr	r6, [pc, #140]	; (3028 <boot_uart_fifo_callback+0x90>)
    2f9c:	6830      	ldr	r0, [r6, #0]
{
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	if (api->irq_update == NULL) {
    2f9e:	6883      	ldr	r3, [r0, #8]
    2fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    2fa2:	b103      	cbz	r3, 2fa6 <boot_uart_fifo_callback+0xe>
		return -ENOSYS;
	}
	return api->irq_update(dev);
    2fa4:	4798      	blx	r3

	if (!uart_irq_rx_ready(uart_dev)) {
    2fa6:	6830      	ldr	r0, [r6, #0]
	if (api->irq_rx_ready == NULL) {
    2fa8:	6883      	ldr	r3, [r0, #8]
    2faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    2fac:	2b00      	cmp	r3, #0
    2fae:	d132      	bne.n	3016 <boot_uart_fifo_callback+0x7e>
		rx = uart_fifo_read(uart_dev, &byte, 1);
		if (rx != 1) {
			break;
		}

		if (!cmd) {
    2fb0:	4c1e      	ldr	r4, [pc, #120]	; (302c <boot_uart_fifo_callback+0x94>)
	return list->head;
    2fb2:	4d1f      	ldr	r5, [pc, #124]	; (3030 <boot_uart_fifo_callback+0x98>)
		rx = uart_fifo_read(uart_dev, &byte, 1);
    2fb4:	6830      	ldr	r0, [r6, #0]
	if (api->fifo_read == NULL) {
    2fb6:	6883      	ldr	r3, [r0, #8]
    2fb8:	699b      	ldr	r3, [r3, #24]
    2fba:	2b00      	cmp	r3, #0
    2fbc:	d02e      	beq.n	301c <boot_uart_fifo_callback+0x84>
	return api->fifo_read(dev, rx_data, size);
    2fbe:	2201      	movs	r2, #1
    2fc0:	f10d 0107 	add.w	r1, sp, #7
    2fc4:	4798      	blx	r3
		if (rx != 1) {
    2fc6:	2801      	cmp	r0, #1
    2fc8:	d128      	bne.n	301c <boot_uart_fifo_callback+0x84>
		if (!cmd) {
    2fca:	6823      	ldr	r3, [r4, #0]
    2fcc:	b943      	cbnz	r3, 2fe0 <boot_uart_fifo_callback+0x48>
    2fce:	682b      	ldr	r3, [r5, #0]
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    2fd0:	b323      	cbz	r3, 301c <boot_uart_fifo_callback+0x84>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    2fd2:	6869      	ldr	r1, [r5, #4]
	return node->next;
    2fd4:	681a      	ldr	r2, [r3, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    2fd6:	428b      	cmp	r3, r1
	list->head = node;
    2fd8:	602a      	str	r2, [r5, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    2fda:	d100      	bne.n	2fde <boot_uart_fifo_callback+0x46>
	list->tail = node;
    2fdc:	606a      	str	r2, [r5, #4]
			if (!node) {
				BOOT_LOG_ERR("Not enough memory to store"
					     " incoming data!");
				return;
			}
			cmd = CONTAINER_OF(node, struct line_input, node);
    2fde:	6023      	str	r3, [r4, #0]
		}

		if (cur < CONFIG_BOOT_MAX_LINE_INPUT_LEN) {
    2fe0:	4a14      	ldr	r2, [pc, #80]	; (3034 <boot_uart_fifo_callback+0x9c>)
			cmd->line[cur++] = byte;
    2fe2:	f89d 0007 	ldrb.w	r0, [sp, #7]
		if (cur < CONFIG_BOOT_MAX_LINE_INPUT_LEN) {
    2fe6:	8811      	ldrh	r1, [r2, #0]
    2fe8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    2fec:	d204      	bcs.n	2ff8 <boot_uart_fifo_callback+0x60>
			cmd->line[cur++] = byte;
    2fee:	6823      	ldr	r3, [r4, #0]
    2ff0:	1c4f      	adds	r7, r1, #1
    2ff2:	440b      	add	r3, r1
    2ff4:	8017      	strh	r7, [r2, #0]
    2ff6:	7218      	strb	r0, [r3, #8]
		}

		if (byte ==  '\n') {
    2ff8:	280a      	cmp	r0, #10
    2ffa:	d1db      	bne.n	2fb4 <boot_uart_fifo_callback+0x1c>
	parent->next = child;
    2ffc:	2000      	movs	r0, #0
			cmd->len = cur;
    2ffe:	6823      	ldr	r3, [r4, #0]
    3000:	8811      	ldrh	r1, [r2, #0]
    3002:	6018      	str	r0, [r3, #0]
    3004:	6059      	str	r1, [r3, #4]
	return list->tail;
    3006:	490c      	ldr	r1, [pc, #48]	; (3038 <boot_uart_fifo_callback+0xa0>)
    3008:	684d      	ldr	r5, [r1, #4]
Z_GENLIST_APPEND(slist, snode)
    300a:	b94d      	cbnz	r5, 3020 <boot_uart_fifo_callback+0x88>
	list->head = node;
    300c:	e9c1 3300 	strd	r3, r3, [r1]
			sys_slist_append(&lines_queue, &cmd->node);
			cur = 0;
    3010:	8010      	strh	r0, [r2, #0]
			cmd = NULL;
    3012:	6020      	str	r0, [r4, #0]
    3014:	e7cd      	b.n	2fb2 <boot_uart_fifo_callback+0x1a>
	return api->irq_rx_ready(dev);
    3016:	4798      	blx	r3
	if (!uart_irq_rx_ready(uart_dev)) {
    3018:	2800      	cmp	r0, #0
    301a:	d1c9      	bne.n	2fb0 <boot_uart_fifo_callback+0x18>
		}
	}
}
    301c:	b003      	add	sp, #12
    301e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	parent->next = child;
    3020:	602b      	str	r3, [r5, #0]
	list->tail = node;
    3022:	604b      	str	r3, [r1, #4]
}
    3024:	e7f4      	b.n	3010 <boot_uart_fifo_callback+0x78>
    3026:	bf00      	nop
    3028:	200136e8 	.word	0x200136e8
    302c:	200132c8 	.word	0x200132c8
    3030:	200132c0 	.word	0x200132c0
    3034:	2001457c 	.word	0x2001457c
    3038:	200136e0 	.word	0x200136e0

0000303c <console_out>:
	uart_poll_out(uart_dev, c);
    303c:	4b04      	ldr	r3, [pc, #16]	; (3050 <console_out+0x14>)
{
    303e:	b510      	push	{r4, lr}
    3040:	4604      	mov	r4, r0
	uart_poll_out(uart_dev, c);
    3042:	6818      	ldr	r0, [r3, #0]
	api->poll_out(dev, out_char);
    3044:	6883      	ldr	r3, [r0, #8]
    3046:	b2e1      	uxtb	r1, r4
    3048:	685b      	ldr	r3, [r3, #4]
    304a:	4798      	blx	r3
}
    304c:	4620      	mov	r0, r4
    304e:	bd10      	pop	{r4, pc}
    3050:	200136e8 	.word	0x200136e8

00003054 <console_read>:
{
    3054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3056:	4606      	mov	r6, r0
    3058:	460f      	mov	r7, r1
    305a:	4615      	mov	r5, r2
	__asm__ volatile(
    305c:	f04f 0320 	mov.w	r3, #32
    3060:	f3ef 8c11 	mrs	ip, BASEPRI
    3064:	f383 8812 	msr	BASEPRI_MAX, r3
    3068:	f3bf 8f6f 	isb	sy
	sys_snode_t *node;
	int key;

	key = irq_lock();
	/* Recycle cmd buffer returned previous time */
	if (cmd != NULL) {
    306c:	4918      	ldr	r1, [pc, #96]	; (30d0 <console_read+0x7c>)
    306e:	680b      	ldr	r3, [r1, #0]
    3070:	b143      	cbz	r3, 3084 <console_read+0x30>
	return list->tail;
    3072:	4a18      	ldr	r2, [pc, #96]	; (30d4 <console_read+0x80>)
    3074:	6850      	ldr	r0, [r2, #4]
		if (sys_slist_peek_tail(&avail_queue) != &cmd->node) {
    3076:	4298      	cmp	r0, r3
    3078:	d004      	beq.n	3084 <console_read+0x30>
	parent->next = child;
    307a:	2400      	movs	r4, #0
    307c:	601c      	str	r4, [r3, #0]
Z_GENLIST_APPEND(slist, snode)
    307e:	b990      	cbnz	r0, 30a6 <console_read+0x52>
	list->head = node;
    3080:	e9c2 3300 	strd	r3, r3, [r2]
	return list->head;
    3084:	4b14      	ldr	r3, [pc, #80]	; (30d8 <console_read+0x84>)
    3086:	6818      	ldr	r0, [r3, #0]
Z_GENLIST_GET(slist, snode)
    3088:	b128      	cbz	r0, 3096 <console_read+0x42>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    308a:	685c      	ldr	r4, [r3, #4]
	return node->next;
    308c:	6802      	ldr	r2, [r0, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    308e:	42a0      	cmp	r0, r4
	list->head = node;
    3090:	601a      	str	r2, [r3, #0]
	list->tail = node;
    3092:	bf08      	it	eq
    3094:	605a      	streq	r2, [r3, #4]
	__asm__ volatile(
    3096:	f38c 8811 	msr	BASEPRI, ip
    309a:	f3bf 8f6f 	isb	sy

	node = sys_slist_get(&lines_queue);
	irq_unlock(key);

	if (node == NULL) {
		cmd = NULL;
    309e:	6008      	str	r0, [r1, #0]
	if (node == NULL) {
    30a0:	b920      	cbnz	r0, 30ac <console_read+0x58>
		*newline = 0;
    30a2:	6028      	str	r0, [r5, #0]
}
    30a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    30a6:	6003      	str	r3, [r0, #0]
	list->tail = node;
    30a8:	6053      	str	r3, [r2, #4]
}
    30aa:	e7eb      	b.n	3084 <console_read+0x30>
		return 0;
	}

	cmd = CONTAINER_OF(node, struct line_input, node);
	*line = cmd->line;
	return cmd->len;
    30ac:	6844      	ldr	r4, [r0, #4]
	*line = cmd->line;
    30ae:	f100 0108 	add.w	r1, r0, #8
	if (len > str_size - 1) {
    30b2:	42a7      	cmp	r7, r4
		len = str_size - 1;
    30b4:	bfd8      	it	le
    30b6:	f107 34ff 	addle.w	r4, r7, #4294967295
	memcpy(str, line, len);
    30ba:	4622      	mov	r2, r4
    30bc:	4630      	mov	r0, r6
    30be:	f008 fbb0 	bl	b822 <memcpy>
	str[len] = '\0';
    30c2:	2300      	movs	r3, #0
    30c4:	5533      	strb	r3, [r6, r4]
	*newline = 1;
    30c6:	2301      	movs	r3, #1
    30c8:	602b      	str	r3, [r5, #0]
	return len + 1;
    30ca:	18e0      	adds	r0, r4, r3
    30cc:	e7ea      	b.n	30a4 <console_read+0x50>
    30ce:	bf00      	nop
    30d0:	200132cc 	.word	0x200132cc
    30d4:	200132c0 	.word	0x200132c0
    30d8:	200136e0 	.word	0x200136e0

000030dc <boot_console_init>:
{
    30dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
	list->head = NULL;
    30de:	2400      	movs	r4, #0
    30e0:	4b1f      	ldr	r3, [pc, #124]	; (3160 <boot_console_init+0x84>)
	list->head = node;
    30e2:	4a20      	ldr	r2, [pc, #128]	; (3164 <boot_console_init+0x88>)
	list->tail = NULL;
    30e4:	e9c3 4400 	strd	r4, r4, [r3]
	list->head = node;
    30e8:	4b1f      	ldr	r3, [pc, #124]	; (3168 <boot_console_init+0x8c>)
boot_uart_fifo_init(void)
{
#ifdef CONFIG_BOOT_SERIAL_UART
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
#elif CONFIG_BOOT_SERIAL_CDC_ACM
	uart_dev = DEVICE_DT_GET_ONE(zephyr_cdc_acm_uart);
    30ea:	4d20      	ldr	r5, [pc, #128]	; (316c <boot_console_init+0x90>)
    30ec:	4820      	ldr	r0, [pc, #128]	; (3170 <boot_console_init+0x94>)
	parent->next = child;
    30ee:	f503 7102 	add.w	r1, r3, #520	; 0x208
	list->head = node;
    30f2:	6013      	str	r3, [r2, #0]
	parent->next = child;
    30f4:	f8c3 4208 	str.w	r4, [r3, #520]	; 0x208
    30f8:	6019      	str	r1, [r3, #0]
	list->tail = node;
    30fa:	6051      	str	r1, [r2, #4]
    30fc:	6028      	str	r0, [r5, #0]
    30fe:	f00a fd9b 	bl	dc38 <z_device_is_ready>
#endif

	if (!device_is_ready(uart_dev)) {
    3102:	b920      	cbnz	r0, 310e <boot_console_init+0x32>
		return (-1);
    3104:	f04f 34ff 	mov.w	r4, #4294967295
}
    3108:	4620      	mov	r0, r4
    310a:	b003      	add	sp, #12
    310c:	bd30      	pop	{r4, r5, pc}
	}

#if CONFIG_BOOT_SERIAL_CDC_ACM
	int rc = usb_enable(NULL);
    310e:	4620      	mov	r0, r4
    3110:	f7ff f8de 	bl	22d0 <usb_enable>
	if (rc) {
    3114:	4604      	mov	r4, r0
    3116:	2800      	cmp	r0, #0
    3118:	d1f4      	bne.n	3104 <boot_console_init+0x28>
		return (-1);
	}
#endif

	uart_irq_callback_set(uart_dev, boot_uart_fifo_callback);
    311a:	6828      	ldr	r0, [r5, #0]
static inline void uart_irq_callback_user_data_set(const struct device *dev,
						   uart_irq_callback_user_data_t cb,
						   void *user_data)
{
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	const struct uart_driver_api *api =
    311c:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	if ((api != NULL) && (api->irq_callback_set != NULL)) {
    311e:	b123      	cbz	r3, 312a <boot_console_init+0x4e>
    3120:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3122:	b113      	cbz	r3, 312a <boot_console_init+0x4e>
		api->irq_callback_set(dev, cb, user_data);
    3124:	4622      	mov	r2, r4
    3126:	4913      	ldr	r1, [pc, #76]	; (3174 <boot_console_init+0x98>)
    3128:	4798      	blx	r3

	/* Drain the fifo */
	if (uart_irq_rx_ready(uart_dev)) {
    312a:	6828      	ldr	r0, [r5, #0]
	if (api->irq_rx_ready == NULL) {
    312c:	6883      	ldr	r3, [r0, #8]
    312e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3130:	b10b      	cbz	r3, 3136 <boot_console_init+0x5a>
	return api->irq_rx_ready(dev);
    3132:	4798      	blx	r3
    3134:	b148      	cbz	r0, 314a <boot_console_init+0x6e>
		uint8_t c;

		while (uart_fifo_read(uart_dev, &c, 1)) {
    3136:	6828      	ldr	r0, [r5, #0]
	if (api->fifo_read == NULL) {
    3138:	6883      	ldr	r3, [r0, #8]
    313a:	699b      	ldr	r3, [r3, #24]
    313c:	b903      	cbnz	r3, 3140 <boot_console_init+0x64>
    313e:	e7fe      	b.n	313e <boot_console_init+0x62>
	return api->fifo_read(dev, rx_data, size);
    3140:	2201      	movs	r2, #1
    3142:	f10d 0107 	add.w	r1, sp, #7
    3146:	4798      	blx	r3
    3148:	e7f4      	b.n	3134 <boot_console_init+0x58>
			;
		}
	}

	cur = 0;
    314a:	2200      	movs	r2, #0
    314c:	4b0a      	ldr	r3, [pc, #40]	; (3178 <boot_console_init+0x9c>)

	uart_irq_rx_enable(uart_dev);
    314e:	6828      	ldr	r0, [r5, #0]
	cur = 0;
    3150:	801a      	strh	r2, [r3, #0]
	if (api->irq_rx_enable != NULL) {
    3152:	6883      	ldr	r3, [r0, #8]
    3154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3156:	2b00      	cmp	r3, #0
    3158:	d0d6      	beq.n	3108 <boot_console_init+0x2c>
		api->irq_rx_enable(dev);
    315a:	4798      	blx	r3
	return boot_uart_fifo_init();
    315c:	e7d4      	b.n	3108 <boot_console_init+0x2c>
    315e:	bf00      	nop
    3160:	200136e0 	.word	0x200136e0
    3164:	200132c0 	.word	0x200132c0
    3168:	200132d0 	.word	0x200132d0
    316c:	200136e8 	.word	0x200136e8
    3170:	0000e350 	.word	0x0000e350
    3174:	00002f99 	.word	0x00002f99
    3178:	2001457c 	.word	0x2001457c

0000317c <boot_serial_output>:
{
    char *data;
    int len;
    uint16_t crc;
    uint16_t totlen;
    char pkt_start[2] = { SHELL_NLIP_PKT_START1, SHELL_NLIP_PKT_START2 };
    317c:	f640 1306 	movw	r3, #2310	; 0x906

    data = bs_obuf;
    len = (uint32_t)cbor_state->payload_mut - (uint32_t)bs_obuf;

    bs_hdr->nh_op++;
    bs_hdr->nh_flags = 0;
    3180:	2000      	movs	r0, #0
{
    3182:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    bs_hdr->nh_op++;
    3186:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 3274 <boot_serial_output+0xf8>
{
    318a:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
    bs_hdr->nh_op++;
    318e:	f8d9 1000 	ldr.w	r1, [r9]
    char pkt_start[2] = { SHELL_NLIP_PKT_START1, SHELL_NLIP_PKT_START2 };
    3192:	f8ad 300c 	strh.w	r3, [sp, #12]
    len = (uint32_t)cbor_state->payload_mut - (uint32_t)bs_obuf;
    3196:	4b38      	ldr	r3, [pc, #224]	; (3278 <boot_serial_output+0xfc>)
    3198:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 327c <boot_serial_output+0x100>
    319c:	681e      	ldr	r6, [r3, #0]
    bs_hdr->nh_op++;
    319e:	780b      	ldrb	r3, [r1, #0]
    len = (uint32_t)cbor_state->payload_mut - (uint32_t)bs_obuf;
    31a0:	eba6 0608 	sub.w	r6, r6, r8
    bs_hdr->nh_op++;
    31a4:	3301      	adds	r3, #1
    31a6:	700b      	strb	r3, [r1, #0]
    bs_hdr->nh_len = htons(len);
    31a8:	ba73      	rev16	r3, r6
    31aa:	804b      	strh	r3, [r1, #2]
    bs_hdr->nh_group = htons(bs_hdr->nh_group);
    31ac:	888b      	ldrh	r3, [r1, #4]

#ifdef __ZEPHYR__
    crc =  crc16_itu_t(CRC16_INITIAL_CRC, (uint8_t *)bs_hdr, sizeof(*bs_hdr));
    31ae:	2208      	movs	r2, #8
    bs_hdr->nh_group = htons(bs_hdr->nh_group);
    31b0:	ba5b      	rev16	r3, r3
    31b2:	808b      	strh	r3, [r1, #4]
    bs_hdr->nh_flags = 0;
    31b4:	7048      	strb	r0, [r1, #1]
    crc =  crc16_itu_t(CRC16_INITIAL_CRC, (uint8_t *)bs_hdr, sizeof(*bs_hdr));
    31b6:	f007 f958 	bl	a46a <crc16_itu_t>
    crc =  crc16_itu_t(crc, data, len);
    31ba:	4632      	mov	r2, r6
    31bc:	4641      	mov	r1, r8
    crc =  crc16_itu_t(CRC16_INITIAL_CRC, (uint8_t *)bs_hdr, sizeof(*bs_hdr));
    31be:	f8ad 0010 	strh.w	r0, [sp, #16]
    crc =  crc16_itu_t(crc, data, len);
    31c2:	f007 f952 	bl	a46a <crc16_itu_t>

    totlen = len + sizeof(*bs_hdr) + sizeof(crc);
    totlen = htons(totlen);

    memcpy(buf, &totlen, sizeof(totlen));
    totlen = sizeof(totlen);
    31c6:	2702      	movs	r7, #2
    boot_uf->write(pkt_start, sizeof(pkt_start));
    31c8:	4d2d      	ldr	r5, [pc, #180]	; (3280 <boot_serial_output+0x104>)
    crc = htons(crc);
    31ca:	ba40      	rev16	r0, r0
    boot_uf->write(pkt_start, sizeof(pkt_start));
    31cc:	682b      	ldr	r3, [r5, #0]
    31ce:	b2b4      	uxth	r4, r6
    crc = htons(crc);
    31d0:	f8ad 0010 	strh.w	r0, [sp, #16]
    boot_uf->write(pkt_start, sizeof(pkt_start));
    31d4:	2102      	movs	r1, #2
    31d6:	a803      	add	r0, sp, #12
    31d8:	685b      	ldr	r3, [r3, #4]
    31da:	4798      	blx	r3
    totlen = len + sizeof(*bs_hdr) + sizeof(crc);
    31dc:	f104 030a 	add.w	r3, r4, #10
    totlen = htons(totlen);
    31e0:	ba5b      	rev16	r3, r3
    memcpy(buf, &totlen, sizeof(totlen));
    31e2:	f10d 0112 	add.w	r1, sp, #18
    31e6:	2202      	movs	r2, #2
    31e8:	a806      	add	r0, sp, #24
    totlen = htons(totlen);
    31ea:	f8ad 3012 	strh.w	r3, [sp, #18]
    memcpy(buf, &totlen, sizeof(totlen));
    31ee:	f008 fb18 	bl	b822 <memcpy>
    memcpy(&buf[totlen], bs_hdr, sizeof(*bs_hdr));
    31f2:	f8d9 1000 	ldr.w	r1, [r9]
    31f6:	2208      	movs	r2, #8
    31f8:	f10d 001a 	add.w	r0, sp, #26
    totlen = sizeof(totlen);
    31fc:	f8ad 7012 	strh.w	r7, [sp, #18]
    memcpy(&buf[totlen], bs_hdr, sizeof(*bs_hdr));
    3200:	f008 fb0f 	bl	b822 <memcpy>
    totlen += sizeof(*bs_hdr);
    3204:	f8bd 0012 	ldrh.w	r0, [sp, #18]
    memcpy(&buf[totlen], data, len);
    3208:	ab06      	add	r3, sp, #24
    totlen += sizeof(*bs_hdr);
    320a:	3008      	adds	r0, #8
    320c:	b280      	uxth	r0, r0
    memcpy(&buf[totlen], data, len);
    320e:	4632      	mov	r2, r6
    3210:	4641      	mov	r1, r8
    totlen += sizeof(*bs_hdr);
    3212:	f8ad 0012 	strh.w	r0, [sp, #18]
    memcpy(&buf[totlen], data, len);
    3216:	4418      	add	r0, r3
    3218:	f008 fb03 	bl	b822 <memcpy>
    totlen += len;
    321c:	f8bd 0012 	ldrh.w	r0, [sp, #18]
    memcpy(&buf[totlen], &crc, sizeof(crc));
    3220:	ab06      	add	r3, sp, #24
    totlen += len;
    3222:	4420      	add	r0, r4
    3224:	b280      	uxth	r0, r0
    memcpy(&buf[totlen], &crc, sizeof(crc));
    3226:	463a      	mov	r2, r7
    totlen += len;
    3228:	f8ad 0012 	strh.w	r0, [sp, #18]
    memcpy(&buf[totlen], &crc, sizeof(crc));
    322c:	a904      	add	r1, sp, #16
    322e:	4418      	add	r0, r3
    3230:	f008 faf7 	bl	b822 <memcpy>
    totlen += sizeof(crc);
    3234:	f8bd 3012 	ldrh.w	r3, [sp, #18]
#ifdef __ZEPHYR__
    size_t enc_len;
    base64_encode(encoded_buf, sizeof(encoded_buf), &enc_len, buf, totlen);
    3238:	aa05      	add	r2, sp, #20
    totlen += sizeof(crc);
    323a:	443b      	add	r3, r7
    323c:	b29b      	uxth	r3, r3
    323e:	f8ad 3012 	strh.w	r3, [sp, #18]
    base64_encode(encoded_buf, sizeof(encoded_buf), &enc_len, buf, totlen);
    3242:	9300      	str	r3, [sp, #0]
    3244:	f240 1169 	movw	r1, #361	; 0x169
    3248:	ab06      	add	r3, sp, #24
    324a:	a849      	add	r0, sp, #292	; 0x124
    324c:	f7fe f852 	bl	12f4 <base64_encode>
    totlen = enc_len;
    3250:	9905      	ldr	r1, [sp, #20]
    base64_encode((unsigned char *)encoded_buf, sizeof(encoded_buf), &enc_len, (unsigned char *)buf, totlen);
    totlen = enc_len;
#else
    totlen = base64_encode(buf, totlen, encoded_buf, 1);
#endif
    boot_uf->write(encoded_buf, totlen);
    3252:	682b      	ldr	r3, [r5, #0]
    totlen = enc_len;
    3254:	f8ad 1012 	strh.w	r1, [sp, #18]
    boot_uf->write(encoded_buf, totlen);
    3258:	a849      	add	r0, sp, #292	; 0x124
    325a:	685b      	ldr	r3, [r3, #4]
    325c:	b289      	uxth	r1, r1
    325e:	4798      	blx	r3
    boot_uf->write("\n", 1);
    3260:	682b      	ldr	r3, [r5, #0]
    3262:	2101      	movs	r1, #1
    3264:	685b      	ldr	r3, [r3, #4]
    3266:	4807      	ldr	r0, [pc, #28]	; (3284 <boot_serial_output+0x108>)
    3268:	4798      	blx	r3
    BOOT_LOG_INF("TX");
}
    326a:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
    326e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3272:	bf00      	nop
    3274:	200136f0 	.word	0x200136f0
    3278:	200136f4 	.word	0x200136f4
    327c:	20015e91 	.word	0x20015e91
    3280:	200136ec 	.word	0x200136ec
    3284:	0000ee18 	.word	0x0000ee18

00003288 <boot_serial_in_dec.constprop.0>:

/*
 * Returns 1 if full packet has been received.
 */
static int
boot_serial_in_dec(char *in, int inlen, char *out, int *out_off, int maxout)
    3288:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint16_t crc;
    uint16_t len;

#ifdef __ZEPHYR__
    int err;
    err = base64_decode( &out[*out_off], maxout - *out_off, &rc, in, inlen - 2);
    328a:	680c      	ldr	r4, [r1, #0]
    328c:	4f16      	ldr	r7, [pc, #88]	; (32e8 <boot_serial_in_dec.constprop.0+0x60>)
boot_serial_in_dec(char *in, int inlen, char *out, int *out_off, int maxout)
    328e:	b085      	sub	sp, #20
    err = base64_decode( &out[*out_off], maxout - *out_off, &rc, in, inlen - 2);
    3290:	3802      	subs	r0, #2
boot_serial_in_dec(char *in, int inlen, char *out, int *out_off, int maxout)
    3292:	460d      	mov	r5, r1
    err = base64_decode( &out[*out_off], maxout - *out_off, &rc, in, inlen - 2);
    3294:	f5c4 7100 	rsb	r1, r4, #512	; 0x200
    3298:	9000      	str	r0, [sp, #0]
    329a:	4b14      	ldr	r3, [pc, #80]	; (32ec <boot_serial_in_dec.constprop.0+0x64>)
    329c:	1938      	adds	r0, r7, r4
    329e:	aa03      	add	r2, sp, #12
    32a0:	3101      	adds	r1, #1
    32a2:	f7fe f8a7 	bl	13f4 <base64_decode>
    if (err) {
    32a6:	4604      	mov	r4, r0
    32a8:	b9d8      	cbnz	r0, 32e2 <boot_serial_in_dec.constprop.0+0x5a>
    if (rc < 0) {
        return -1;
    }
#endif

    *out_off += rc;
    32aa:	682b      	ldr	r3, [r5, #0]
    32ac:	9a03      	ldr	r2, [sp, #12]
    32ae:	4413      	add	r3, r2
    if (*out_off <= sizeof(uint16_t)) {
    32b0:	2b02      	cmp	r3, #2
    *out_off += rc;
    32b2:	602b      	str	r3, [r5, #0]
    if (*out_off <= sizeof(uint16_t)) {
    32b4:	d912      	bls.n	32dc <boot_serial_in_dec.constprop.0+0x54>
        return 0;
    }

    len = ntohs(*(uint16_t *)out);
    32b6:	883e      	ldrh	r6, [r7, #0]
    if (len != *out_off - sizeof(uint16_t)) {
    32b8:	3b02      	subs	r3, #2
    32ba:	ba76      	rev16	r6, r6
    32bc:	b2b6      	uxth	r6, r6
    32be:	429e      	cmp	r6, r3
    32c0:	d10c      	bne.n	32dc <boot_serial_in_dec.constprop.0+0x54>
        len = *out_off - sizeof(uint16_t);
    }

    out += sizeof(uint16_t);
#ifdef __ZEPHYR__
    crc = crc16_itu_t(CRC16_INITIAL_CRC, out, len);
    32c2:	4632      	mov	r2, r6
    32c4:	1cb9      	adds	r1, r7, #2
    32c6:	f007 f8d0 	bl	a46a <crc16_itu_t>
#elif __ESPRESSIF__
    crc = ~crc16_be(~CRC16_INITIAL_CRC, (uint8_t *)out, len);
#else
    crc = crc16_ccitt(CRC16_INITIAL_CRC, out, len);
#endif
    if (crc || len <= sizeof(crc)) {
    32ca:	b938      	cbnz	r0, 32dc <boot_serial_in_dec.constprop.0+0x54>
    32cc:	2e02      	cmp	r6, #2
    32ce:	d905      	bls.n	32dc <boot_serial_in_dec.constprop.0+0x54>
        return 0;
    }
    *out_off -= sizeof(crc);
    32d0:	682b      	ldr	r3, [r5, #0]
    32d2:	3b02      	subs	r3, #2
    out[*out_off] = '\0';
    32d4:	441f      	add	r7, r3
    *out_off -= sizeof(crc);
    32d6:	602b      	str	r3, [r5, #0]
    out[*out_off] = '\0';
    32d8:	70bc      	strb	r4, [r7, #2]

    return 1;
    32da:	2401      	movs	r4, #1
}
    32dc:	4620      	mov	r0, r4
    32de:	b005      	add	sp, #20
    32e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return -1;
    32e2:	f04f 34ff 	mov.w	r4, #4294967295
    32e6:	e7f9      	b.n	32dc <boot_serial_in_dec.constprop.0+0x54>
    32e8:	20015f91 	.word	0x20015f91
    32ec:	20016194 	.word	0x20016194

000032f0 <zcbor_tstr_encode_ptr.constprop.0.isra.0>:
static inline bool zcbor_tstr_encode_ptr(zcbor_state_t *state, uint8_t *ptr, size_t len)
    32f0:	b507      	push	{r0, r1, r2, lr}
	return zcbor_tstr_encode(state, &(struct zcbor_string){.value = ptr, .len = len});
    32f2:	e9cd 0100 	strd	r0, r1, [sp]
    32f6:	4669      	mov	r1, sp
    32f8:	4802      	ldr	r0, [pc, #8]	; (3304 <zcbor_tstr_encode_ptr.constprop.0.isra.0+0x14>)
    32fa:	f008 f96d 	bl	b5d8 <zcbor_tstr_encode>
}
    32fe:	b003      	add	sp, #12
    3300:	f85d fb04 	ldr.w	pc, [sp], #4
    3304:	200136f4 	.word	0x200136f4

00003308 <bs_rc_rsp>:
{
    3308:	b538      	push	{r3, r4, r5, lr}
    330a:	4605      	mov	r5, r0
    zcbor_map_start_encode(cbor_state, 10);
    330c:	4c0a      	ldr	r4, [pc, #40]	; (3338 <bs_rc_rsp+0x30>)
    330e:	210a      	movs	r1, #10
    3310:	4620      	mov	r0, r4
    3312:	f008 f973 	bl	b5fc <zcbor_map_start_encode>
    zcbor_tstr_put_lit_cast(cbor_state, "rc");
    3316:	2102      	movs	r1, #2
    3318:	4808      	ldr	r0, [pc, #32]	; (333c <bs_rc_rsp+0x34>)
    331a:	f7ff ffe9 	bl	32f0 <zcbor_tstr_encode_ptr.constprop.0.isra.0>
    zcbor_uint32_put(cbor_state, rc_code);
    331e:	4629      	mov	r1, r5
    3320:	4620      	mov	r0, r4
    3322:	f008 f955 	bl	b5d0 <zcbor_uint32_put>
    zcbor_map_end_encode(cbor_state, 10);
    3326:	4620      	mov	r0, r4
    3328:	210a      	movs	r1, #10
    332a:	f008 f985 	bl	b638 <zcbor_map_end_encode>
}
    332e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    boot_serial_output();
    3332:	f7ff bf23 	b.w	317c <boot_serial_output>
    3336:	bf00      	nop
    3338:	200136f4 	.word	0x200136f4
    333c:	0000ebb6 	.word	0x0000ebb6

00003340 <reset_cbor_state>:
    zcbor_new_encode_state(cbor_state, 2, (uint8_t *)bs_obuf,
    3340:	2300      	movs	r3, #0
{
    3342:	b507      	push	{r0, r1, r2, lr}
        (size_t)bs_obuf + sizeof(bs_obuf), 0);
    3344:	4a05      	ldr	r2, [pc, #20]	; (335c <reset_cbor_state+0x1c>)
    zcbor_new_encode_state(cbor_state, 2, (uint8_t *)bs_obuf,
    3346:	9300      	str	r3, [sp, #0]
    3348:	2102      	movs	r1, #2
    334a:	f502 7380 	add.w	r3, r2, #256	; 0x100
    334e:	4804      	ldr	r0, [pc, #16]	; (3360 <reset_cbor_state+0x20>)
    3350:	f008 f981 	bl	b656 <zcbor_new_encode_state>
}
    3354:	b003      	add	sp, #12
    3356:	f85d fb04 	ldr.w	pc, [sp], #4
    335a:	bf00      	nop
    335c:	20015e91 	.word	0x20015e91
    3360:	200136f4 	.word	0x200136f4

00003364 <boot_serial_input>:
{
    3364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (len < sizeof(*hdr) ||
    3368:	2907      	cmp	r1, #7
{
    336a:	4604      	mov	r4, r0
    336c:	b0a1      	sub	sp, #132	; 0x84
    if (len < sizeof(*hdr) ||
    336e:	f240 80b6 	bls.w	34de <FIH_LABEL_FIH_CALL_END_956+0x16>
    3372:	7803      	ldrb	r3, [r0, #0]
    3374:	f013 07fd 	ands.w	r7, r3, #253	; 0xfd
    3378:	f040 80b1 	bne.w	34de <FIH_LABEL_FIH_CALL_END_956+0x16>
      (ntohs(hdr->nh_len) < len - sizeof(*hdr))) {
    337c:	8843      	ldrh	r3, [r0, #2]
    337e:	f1a1 0508 	sub.w	r5, r1, #8
    3382:	ba5b      	rev16	r3, r3
    3384:	b29b      	uxth	r3, r3
      (hdr->nh_op != NMGR_OP_READ && hdr->nh_op != NMGR_OP_WRITE) ||
    3386:	42ab      	cmp	r3, r5
    3388:	f0c0 80a9 	bcc.w	34de <FIH_LABEL_FIH_CALL_END_956+0x16>
    bs_hdr = hdr;
    338c:	4b8b      	ldr	r3, [pc, #556]	; (35bc <FIH_LABEL_FIH_CALL_END_956+0xf4>)
    buf += sizeof(*hdr);
    338e:	f100 0608 	add.w	r6, r0, #8
    bs_hdr = hdr;
    3392:	6018      	str	r0, [r3, #0]
    hdr->nh_group = ntohs(hdr->nh_group);
    3394:	8883      	ldrh	r3, [r0, #4]
    3396:	ba5b      	rev16	r3, r3
    3398:	8083      	strh	r3, [r0, #4]
    reset_cbor_state();
    339a:	f7ff ffd1 	bl	3340 <reset_cbor_state>
    if (hdr->nh_group == MGMT_GROUP_ID_IMAGE) {
    339e:	88a0      	ldrh	r0, [r4, #4]
    33a0:	2801      	cmp	r0, #1
    33a2:	f040 819e 	bne.w	36e2 <FIH_LABEL_FIH_CALL_END_956+0x21a>
        switch (hdr->nh_id) {
    33a6:	79e4      	ldrb	r4, [r4, #7]
    33a8:	b144      	cbz	r4, 33bc <boot_serial_input+0x58>
    33aa:	2c01      	cmp	r4, #1
    33ac:	f000 809a 	beq.w	34e4 <FIH_LABEL_FIH_CALL_END_956+0x1c>
            bs_rc_rsp(MGMT_ERR_ENOTSUP);
    33b0:	2008      	movs	r0, #8
}
    33b2:	b021      	add	sp, #132	; 0x84
    33b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            bs_rc_rsp(0);
    33b8:	f7ff bfa6 	b.w	3308 <bs_rc_rsp>
    zcbor_map_start_encode(cbor_state, 1);
    33bc:	4601      	mov	r1, r0
    33be:	4880      	ldr	r0, [pc, #512]	; (35c0 <FIH_LABEL_FIH_CALL_END_956+0xf8>)
    33c0:	f008 f91c 	bl	b5fc <zcbor_map_start_encode>
    zcbor_tstr_put_lit_cast(cbor_state, "images");
    33c4:	2106      	movs	r1, #6
    33c6:	487f      	ldr	r0, [pc, #508]	; (35c4 <FIH_LABEL_FIH_CALL_END_956+0xfc>)
    33c8:	f7ff ff92 	bl	32f0 <zcbor_tstr_encode_ptr.constprop.0.isra.0>
    zcbor_list_start_encode(cbor_state, 5);
    33cc:	2105      	movs	r1, #5
    33ce:	487c      	ldr	r0, [pc, #496]	; (35c0 <FIH_LABEL_FIH_CALL_END_956+0xf8>)
    33d0:	f008 f905 	bl	b5de <zcbor_list_start_encode>
            if (hdr.ih_magic == IMAGE_MAGIC)
    33d4:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 35c8 <FIH_LABEL_FIH_CALL_END_956+0x100>
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    33d8:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 35cc <FIH_LABEL_FIH_CALL_END_956+0x104>
        for (slot = 0; slot < 2; slot++) {
    33dc:	2600      	movs	r6, #0
            zcbor_map_start_encode(cbor_state, 20);
    33de:	4f78      	ldr	r7, [pc, #480]	; (35c0 <FIH_LABEL_FIH_CALL_END_956+0xf8>)
    33e0:	e000      	b.n	33e4 <boot_serial_input+0x80>
    33e2:	2601      	movs	r6, #1
            area_id = flash_area_id_from_multi_image_slot(image_index, slot);
    33e4:	4631      	mov	r1, r6
    33e6:	4620      	mov	r0, r4
    33e8:	f006 fe7e 	bl	a0e8 <flash_area_id_from_multi_image_slot>
            if (flash_area_open(area_id, &fap)) {
    33ec:	a907      	add	r1, sp, #28
    33ee:	b2c0      	uxtb	r0, r0
    33f0:	f7ff fc9e 	bl	2d30 <flash_area_open>
    33f4:	4605      	mov	r5, r0
    33f6:	2800      	cmp	r0, #0
    33f8:	d14c      	bne.n	3494 <boot_serial_input+0x130>
            int rc = BOOT_HOOK_CALL(boot_read_image_header_hook,
    33fa:	4631      	mov	r1, r6
    33fc:	4620      	mov	r0, r4
    33fe:	aa08      	add	r2, sp, #32
    3400:	f002 ff4c 	bl	629c <boot_read_image_header_hook>
            if (rc == BOOT_HOOK_REGULAR)
    3404:	2801      	cmp	r0, #1
    3406:	d106      	bne.n	3416 <boot_serial_input+0xb2>
                flash_area_read(fap, 0, &hdr, sizeof(hdr));
    3408:	2320      	movs	r3, #32
    340a:	4629      	mov	r1, r5
    340c:	9807      	ldr	r0, [sp, #28]
    340e:	eb0d 0203 	add.w	r2, sp, r3
    3412:	f007 fe69 	bl	b0e8 <flash_area_read>
            if (hdr.ih_magic == IMAGE_MAGIC)
    3416:	9b08      	ldr	r3, [sp, #32]
    3418:	4543      	cmp	r3, r8
    341a:	d040      	beq.n	349e <FIH_LABEL_FIH_CALL_START_882>
            fih_int fih_rc = FIH_FAILURE;
    341c:	4b6c      	ldr	r3, [pc, #432]	; (35d0 <FIH_LABEL_FIH_CALL_END_956+0x108>)
    341e:	681d      	ldr	r5, [r3, #0]
            flash_area_close(fap);
    3420:	9807      	ldr	r0, [sp, #28]
    3422:	f007 fe60 	bl	b0e6 <flash_area_close>
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    3426:	f8d9 3000 	ldr.w	r3, [r9]
    342a:	42ab      	cmp	r3, r5
    342c:	d132      	bne.n	3494 <boot_serial_input+0x130>
            zcbor_map_start_encode(cbor_state, 20);
    342e:	2114      	movs	r1, #20
    3430:	4638      	mov	r0, r7
    3432:	f008 f8e3 	bl	b5fc <zcbor_map_start_encode>
            zcbor_tstr_put_lit_cast(cbor_state, "image");
    3436:	2105      	movs	r1, #5
    3438:	4866      	ldr	r0, [pc, #408]	; (35d4 <FIH_LABEL_FIH_CALL_END_956+0x10c>)
    343a:	f7ff ff59 	bl	32f0 <zcbor_tstr_encode_ptr.constprop.0.isra.0>
            zcbor_uint32_put(cbor_state, image_index);
    343e:	4621      	mov	r1, r4
    3440:	4638      	mov	r0, r7
    3442:	f008 f8c5 	bl	b5d0 <zcbor_uint32_put>
            zcbor_tstr_put_lit_cast(cbor_state, "slot");
    3446:	2104      	movs	r1, #4
    3448:	4863      	ldr	r0, [pc, #396]	; (35d8 <FIH_LABEL_FIH_CALL_END_956+0x110>)
    344a:	f7ff ff51 	bl	32f0 <zcbor_tstr_encode_ptr.constprop.0.isra.0>
            zcbor_uint32_put(cbor_state, slot);
    344e:	4631      	mov	r1, r6
    3450:	4638      	mov	r0, r7
    3452:	f008 f8bd 	bl	b5d0 <zcbor_uint32_put>
            zcbor_tstr_put_lit_cast(cbor_state, "version");
    3456:	2107      	movs	r1, #7
    3458:	4860      	ldr	r0, [pc, #384]	; (35dc <FIH_LABEL_FIH_CALL_END_956+0x114>)
    345a:	f7ff ff49 	bl	32f0 <zcbor_tstr_encode_ptr.constprop.0.isra.0>
   snprintf(dst, maxlen, "%hu.%hu.%hu.%u", (uint16_t)ver->iv_major,
    345e:	2140      	movs	r1, #64	; 0x40
    3460:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    3462:	4a5f      	ldr	r2, [pc, #380]	; (35e0 <FIH_LABEL_FIH_CALL_END_956+0x118>)
    3464:	9302      	str	r3, [sp, #8]
    3466:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
    346a:	eb0d 0001 	add.w	r0, sp, r1
    346e:	9301      	str	r3, [sp, #4]
    3470:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
    3474:	9300      	str	r3, [sp, #0]
    3476:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
    347a:	f000 ff23 	bl	42c4 <snprintf>
            zcbor_tstr_encode_ptr(cbor_state, tmpbuf, strlen((char *)tmpbuf));
    347e:	a810      	add	r0, sp, #64	; 0x40
    3480:	f008 f99f 	bl	b7c2 <strlen>
    3484:	4601      	mov	r1, r0
    3486:	a810      	add	r0, sp, #64	; 0x40
    3488:	f7ff ff32 	bl	32f0 <zcbor_tstr_encode_ptr.constprop.0.isra.0>
            zcbor_map_end_encode(cbor_state, 20);
    348c:	2114      	movs	r1, #20
    348e:	4638      	mov	r0, r7
    3490:	f008 f8d2 	bl	b638 <zcbor_map_end_encode>
        for (slot = 0; slot < 2; slot++) {
    3494:	2e00      	cmp	r6, #0
    3496:	d0a4      	beq.n	33e2 <boot_serial_input+0x7e>
    IMAGES_ITER(image_index) {
    3498:	b9bc      	cbnz	r4, 34ca <FIH_LABEL_FIH_CALL_END_956+0x2>
    349a:	4634      	mov	r4, r6
    349c:	e79e      	b.n	33dc <boot_serial_input+0x78>

0000349e <FIH_LABEL_FIH_CALL_START_882>:
                BOOT_HOOK_CALL_FIH(boot_image_check_hook,
    349e:	4631      	mov	r1, r6
    34a0:	4620      	mov	r0, r4
    34a2:	f002 ff11 	bl	62c8 <boot_image_check_hook>
    34a6:	4605      	mov	r5, r0

000034a8 <FIH_LABEL_FIH_CALL_END_904>:
                if (fih_eq(fih_rc, BOOT_HOOK_REGULAR))
    34a8:	2801      	cmp	r0, #1
    34aa:	d1b9      	bne.n	3420 <boot_serial_input+0xbc>

000034ac <FIH_LABEL_FIH_CALL_START_926>:
                    FIH_CALL(bootutil_img_validate, fih_rc, NULL, 0, &hdr, fap, tmpbuf, sizeof(tmpbuf),
    34ac:	2340      	movs	r3, #64	; 0x40
    34ae:	2100      	movs	r1, #0
    34b0:	9301      	str	r3, [sp, #4]
    34b2:	446b      	add	r3, sp
    34b4:	9300      	str	r3, [sp, #0]
    34b6:	4608      	mov	r0, r1
    34b8:	e9cd 1103 	strd	r1, r1, [sp, #12]
    34bc:	9b07      	ldr	r3, [sp, #28]
    34be:	9102      	str	r1, [sp, #8]
    34c0:	aa08      	add	r2, sp, #32
    34c2:	f7fd f8a3 	bl	60c <bootutil_img_validate>
    34c6:	4605      	mov	r5, r0

000034c8 <FIH_LABEL_FIH_CALL_END_956>:
    34c8:	e7aa      	b.n	3420 <boot_serial_input+0xbc>
    zcbor_list_end_encode(cbor_state, 5);
    34ca:	2105      	movs	r1, #5
    34cc:	483c      	ldr	r0, [pc, #240]	; (35c0 <FIH_LABEL_FIH_CALL_END_956+0xf8>)
    34ce:	f008 f8a4 	bl	b61a <zcbor_list_end_encode>
    zcbor_map_end_encode(cbor_state, 1);
    34d2:	4621      	mov	r1, r4
    34d4:	483a      	ldr	r0, [pc, #232]	; (35c0 <FIH_LABEL_FIH_CALL_END_956+0xf8>)
    34d6:	f008 f8af 	bl	b638 <zcbor_map_end_encode>
    boot_serial_output();
    34da:	f7ff fe4f 	bl	317c <boot_serial_output>
}
    34de:	b021      	add	sp, #132	; 0x84
    34e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    uint_fast8_t result = cbor_decode_Upload((const uint8_t *)buf, len, &upload, &decoded_len);
    34e4:	4630      	mov	r0, r6
    34e6:	4629      	mov	r1, r5
    34e8:	ab07      	add	r3, sp, #28
    34ea:	aa10      	add	r2, sp, #64	; 0x40
    const struct flash_area *fap = NULL;
    34ec:	9706      	str	r7, [sp, #24]
    uint_fast8_t result = cbor_decode_Upload((const uint8_t *)buf, len, &upload, &decoded_len);
    34ee:	f000 fa15 	bl	391c <cbor_decode_Upload>
    if ((result != ZCBOR_SUCCESS) || (len != decoded_len)) {
    34f2:	4606      	mov	r6, r0
    34f4:	b300      	cbz	r0, 3538 <FIH_LABEL_FIH_CALL_END_956+0x70>
        rc = MGMT_ERR_EINVAL;
    34f6:	2403      	movs	r4, #3
    zcbor_map_start_encode(cbor_state, 10);
    34f8:	210a      	movs	r1, #10
    34fa:	4831      	ldr	r0, [pc, #196]	; (35c0 <FIH_LABEL_FIH_CALL_END_956+0xf8>)
    34fc:	f008 f87e 	bl	b5fc <zcbor_map_start_encode>
    zcbor_tstr_put_lit_cast(cbor_state, "rc");
    3500:	2102      	movs	r1, #2
    3502:	4838      	ldr	r0, [pc, #224]	; (35e4 <FIH_LABEL_FIH_CALL_END_956+0x11c>)
    3504:	f7ff fef4 	bl	32f0 <zcbor_tstr_encode_ptr.constprop.0.isra.0>
    zcbor_uint32_put(cbor_state, rc);
    3508:	4621      	mov	r1, r4
    350a:	482d      	ldr	r0, [pc, #180]	; (35c0 <FIH_LABEL_FIH_CALL_END_956+0xf8>)
    350c:	f008 f860 	bl	b5d0 <zcbor_uint32_put>
    if (rc == 0) {
    3510:	b944      	cbnz	r4, 3524 <FIH_LABEL_FIH_CALL_END_956+0x5c>
        zcbor_tstr_put_lit_cast(cbor_state, "off");
    3512:	2103      	movs	r1, #3
    3514:	4834      	ldr	r0, [pc, #208]	; (35e8 <FIH_LABEL_FIH_CALL_END_956+0x120>)
    3516:	f7ff feeb 	bl	32f0 <zcbor_tstr_encode_ptr.constprop.0.isra.0>
        zcbor_uint32_put(cbor_state, curr_off);
    351a:	4b34      	ldr	r3, [pc, #208]	; (35ec <FIH_LABEL_FIH_CALL_END_956+0x124>)
    351c:	4828      	ldr	r0, [pc, #160]	; (35c0 <FIH_LABEL_FIH_CALL_END_956+0xf8>)
    351e:	6819      	ldr	r1, [r3, #0]
    3520:	f008 f856 	bl	b5d0 <zcbor_uint32_put>
    zcbor_map_end_encode(cbor_state, 10);
    3524:	210a      	movs	r1, #10
    3526:	4826      	ldr	r0, [pc, #152]	; (35c0 <FIH_LABEL_FIH_CALL_END_956+0xf8>)
    3528:	f008 f886 	bl	b638 <zcbor_map_end_encode>
    boot_serial_output();
    352c:	f7ff fe26 	bl	317c <boot_serial_output>
    flash_area_close(fap);
    3530:	9806      	ldr	r0, [sp, #24]
    3532:	f007 fdd8 	bl	b0e6 <flash_area_close>
}
    3536:	e7d2      	b.n	34de <FIH_LABEL_FIH_CALL_END_956+0x16>
    if ((result != ZCBOR_SUCCESS) || (len != decoded_len)) {
    3538:	9b07      	ldr	r3, [sp, #28]
    353a:	429d      	cmp	r5, r3
    353c:	d1db      	bne.n	34f6 <FIH_LABEL_FIH_CALL_END_956+0x2e>
    size_t img_size_tmp = SIZE_MAX;     /* Temp variable for image size */
    353e:	f04f 3aff 	mov.w	sl, #4294967295
    for (int i = 0; i < upload._Upload_members_count; i++) {
    3542:	4632      	mov	r2, r6
    size_t img_chunk_off = SIZE_MAX;    /* Offset of image chunk within image  */
    3544:	46d0      	mov	r8, sl
    size_t img_chunk_len = 0;           /* Length of received image chunk */
    3546:	4635      	mov	r5, r6
    const uint8_t *img_chunk = NULL;    /* Pointer to buffer with received image chunk */
    3548:	46b1      	mov	r9, r6
    354a:	981f      	ldr	r0, [sp, #124]	; 0x7c
    354c:	ab10      	add	r3, sp, #64	; 0x40
    for (int i = 0; i < upload._Upload_members_count; i++) {
    354e:	4282      	cmp	r2, r0
    3550:	d120      	bne.n	3594 <FIH_LABEL_FIH_CALL_END_956+0xcc>
    if (img_chunk_off == SIZE_MAX || img_chunk == NULL) {
    3552:	f1b8 3fff 	cmp.w	r8, #4294967295
    3556:	d0ce      	beq.n	34f6 <FIH_LABEL_FIH_CALL_END_956+0x2e>
    3558:	f1b9 0f00 	cmp.w	r9, #0
    355c:	d0cb      	beq.n	34f6 <FIH_LABEL_FIH_CALL_END_956+0x2e>
    rc = flash_area_open(flash_area_id_from_direct_image(img_num), &fap);
    355e:	4630      	mov	r0, r6
    3560:	f7fc ffec 	bl	53c <flash_area_id_from_direct_image>
    3564:	a906      	add	r1, sp, #24
    3566:	b2c0      	uxtb	r0, r0
    3568:	f7ff fbe2 	bl	2d30 <flash_area_open>
    if (rc) {
    356c:	4604      	mov	r4, r0
    356e:	2800      	cmp	r0, #0
    3570:	d1c1      	bne.n	34f6 <FIH_LABEL_FIH_CALL_END_956+0x2e>
    if (img_chunk_off == 0) {
    3572:	4f1e      	ldr	r7, [pc, #120]	; (35ec <FIH_LABEL_FIH_CALL_END_956+0x124>)
    3574:	f1b8 0f00 	cmp.w	r8, #0
    3578:	f040 808a 	bne.w	3690 <FIH_LABEL_FIH_CALL_END_956+0x1c8>
        const size_t area_size = flash_area_get_size(fap);
    357c:	9806      	ldr	r0, [sp, #24]
        curr_off = 0;
    357e:	603c      	str	r4, [r7, #0]
	return (uint32_t)fa->fa_size;
    3580:	f8d0 8008 	ldr.w	r8, [r0, #8]
        if (flash_area_sector_from_off(boot_status_off(fap), &status_sector)) {
    3584:	f006 fe65 	bl	a252 <boot_status_off>
    3588:	4919      	ldr	r1, [pc, #100]	; (35f0 <FIH_LABEL_FIH_CALL_END_956+0x128>)
    358a:	f7fc ffe1 	bl	550 <flash_area_sector_from_off>
    358e:	b388      	cbz	r0, 35f4 <FIH_LABEL_FIH_CALL_END_956+0x12c>
            rc = MGMT_ERR_EUNKNOWN;
    3590:	2401      	movs	r4, #1
    3592:	e7b1      	b.n	34f8 <FIH_LABEL_FIH_CALL_END_956+0x30>
        switch(member->_Member_choice) {
    3594:	7a19      	ldrb	r1, [r3, #8]
    3596:	2903      	cmp	r1, #3
    3598:	d804      	bhi.n	35a4 <FIH_LABEL_FIH_CALL_END_956+0xdc>
    359a:	e8df f001 	tbb	[pc, r1]
    359e:	0602      	.short	0x0602
    35a0:	0c09      	.short	0x0c09
                img_num = member->_Member_image;
    35a2:	681e      	ldr	r6, [r3, #0]
    for (int i = 0; i < upload._Upload_members_count; i++) {
    35a4:	3201      	adds	r2, #1
    35a6:	330c      	adds	r3, #12
    35a8:	e7d1      	b.n	354e <FIH_LABEL_FIH_CALL_END_956+0x86>
                img_chunk_len = member->_Member_data.len;
    35aa:	e9d3 9500 	ldrd	r9, r5, [r3]
                break;
    35ae:	e7f9      	b.n	35a4 <FIH_LABEL_FIH_CALL_END_956+0xdc>
                img_size_tmp = member->_Member_len;
    35b0:	f8d3 a000 	ldr.w	sl, [r3]
                break;
    35b4:	e7f6      	b.n	35a4 <FIH_LABEL_FIH_CALL_END_956+0xdc>
                img_chunk_off = member->_Member_off;
    35b6:	f8d3 8000 	ldr.w	r8, [r3]
                break;
    35ba:	e7f3      	b.n	35a4 <FIH_LABEL_FIH_CALL_END_956+0xdc>
    35bc:	200136f0 	.word	0x200136f0
    35c0:	200136f4 	.word	0x200136f4
    35c4:	0000ee1a 	.word	0x0000ee1a
    35c8:	96f3b83d 	.word	0x96f3b83d
    35cc:	20002718 	.word	0x20002718
    35d0:	20002000 	.word	0x20002000
    35d4:	0000ee21 	.word	0x0000ee21
    35d8:	0000ee27 	.word	0x0000ee27
    35dc:	0000ee2c 	.word	0x0000ee2c
    35e0:	0000ee34 	.word	0x0000ee34
    35e4:	0000ebb6 	.word	0x0000ebb6
    35e8:	0000ee43 	.word	0x0000ee43
    35ec:	20013724 	.word	0x20013724
    35f0:	20013730 	.word	0x20013730
        if (img_size_tmp > area_size) {
    35f4:	45d0      	cmp	r8, sl
    35f6:	f4ff af7e 	bcc.w	34f6 <FIH_LABEL_FIH_CALL_END_956+0x2e>
        not_yet_erased = 0;
    35fa:	4b4b      	ldr	r3, [pc, #300]	; (3728 <FIH_LABEL_FIH_CALL_END_956+0x260>)
    35fc:	601c      	str	r4, [r3, #0]
        img_size = img_size_tmp;
    35fe:	4b4b      	ldr	r3, [pc, #300]	; (372c <FIH_LABEL_FIH_CALL_END_956+0x264>)
    3600:	f8c3 a000 	str.w	sl, [r3]
                                 curr_off + img_chunk_len - 1);
    3604:	683a      	ldr	r2, [r7, #0]
    not_yet_erased = erase_range(fap, not_yet_erased,
    3606:	f8df 8120 	ldr.w	r8, [pc, #288]	; 3728 <FIH_LABEL_FIH_CALL_END_956+0x260>
                                 curr_off + img_chunk_len - 1);
    360a:	3a01      	subs	r2, #1
    not_yet_erased = erase_range(fap, not_yet_erased,
    360c:	f8d8 1000 	ldr.w	r1, [r8]
    3610:	9806      	ldr	r0, [sp, #24]
    3612:	442a      	add	r2, r5
    3614:	f007 fde4 	bl	b1e0 <erase_range>
    if (not_yet_erased < 0) {
    3618:	2800      	cmp	r0, #0
    not_yet_erased = erase_range(fap, not_yet_erased,
    361a:	f8c8 0000 	str.w	r0, [r8]
    if (not_yet_erased < 0) {
    361e:	f6ff af6a 	blt.w	34f6 <FIH_LABEL_FIH_CALL_END_956+0x2e>
    rem_bytes = img_chunk_len % flash_area_align(fap);
    3622:	9806      	ldr	r0, [sp, #24]
    3624:	f007 fd9e 	bl	b164 <flash_area_align>
    3628:	fbb5 f2f0 	udiv	r2, r5, r0
    362c:	fb02 5210 	mls	r2, r2, r0, r5
    if (curr_off + img_chunk_len + rem_bytes < img_size) {
    3630:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 372c <FIH_LABEL_FIH_CALL_END_956+0x264>
    3634:	6839      	ldr	r1, [r7, #0]
    3636:	f8da 3000 	ldr.w	r3, [sl]
    img_chunk_len -= rem_bytes;
    363a:	fa5f f882 	uxtb.w	r8, r2
    363e:	eba5 0808 	sub.w	r8, r5, r8
    if (curr_off + img_chunk_len + rem_bytes < img_size) {
    3642:	440d      	add	r5, r1
    3644:	429d      	cmp	r5, r3
    3646:	bf38      	it	cc
    3648:	2200      	movcc	r2, #0
    rc = flash_area_write(fap, curr_off, img_chunk, img_chunk_len);
    364a:	9806      	ldr	r0, [sp, #24]
    364c:	b2d5      	uxtb	r5, r2
    364e:	4643      	mov	r3, r8
    3650:	464a      	mov	r2, r9
    3652:	f007 fd5e 	bl	b112 <flash_area_write>
    if (rc == 0 && rem_bytes) {
    3656:	2800      	cmp	r0, #0
    3658:	f47f af4d 	bne.w	34f6 <FIH_LABEL_FIH_CALL_END_956+0x2e>
    365c:	bb15      	cbnz	r5, 36a4 <FIH_LABEL_FIH_CALL_END_956+0x1dc>
        curr_off += img_chunk_len + rem_bytes;
    365e:	683a      	ldr	r2, [r7, #0]
        if (curr_off == img_size) {
    3660:	f8da 3000 	ldr.w	r3, [sl]
        curr_off += img_chunk_len + rem_bytes;
    3664:	4442      	add	r2, r8
    3666:	442a      	add	r2, r5
        if (curr_off == img_size) {
    3668:	429a      	cmp	r2, r3
        curr_off += img_chunk_len + rem_bytes;
    366a:	603a      	str	r2, [r7, #0]
        if (curr_off == img_size) {
    366c:	f47f af44 	bne.w	34f8 <FIH_LABEL_FIH_CALL_END_956+0x30>
	return fs->fs_off;
    3670:	4b2f      	ldr	r3, [pc, #188]	; (3730 <FIH_LABEL_FIH_CALL_END_956+0x268>)
            if (erase_range(fap, start, start) < 0) {
    3672:	9806      	ldr	r0, [sp, #24]
    3674:	681a      	ldr	r2, [r3, #0]
    3676:	4611      	mov	r1, r2
    3678:	f007 fdb2 	bl	b1e0 <erase_range>
    367c:	2800      	cmp	r0, #0
    367e:	db87      	blt.n	3590 <FIH_LABEL_FIH_CALL_END_956+0xc8>
            rc = BOOT_HOOK_CALL(boot_serial_uploaded_hook, 0, img_num, fap,
    3680:	4630      	mov	r0, r6
    3682:	f8da 2000 	ldr.w	r2, [sl]
    3686:	9906      	ldr	r1, [sp, #24]
    3688:	f008 fca4 	bl	bfd4 <boot_serial_uploaded_hook>
    368c:	4604      	mov	r4, r0
            if (rc) {
    368e:	e733      	b.n	34f8 <FIH_LABEL_FIH_CALL_END_956+0x30>
    } else if (img_chunk_off != curr_off) {
    3690:	683b      	ldr	r3, [r7, #0]
    3692:	4543      	cmp	r3, r8
    3694:	f47f af30 	bne.w	34f8 <FIH_LABEL_FIH_CALL_END_956+0x30>
    } else if (curr_off + img_chunk_len > img_size) {
    3698:	4b24      	ldr	r3, [pc, #144]	; (372c <FIH_LABEL_FIH_CALL_END_956+0x264>)
    369a:	44a8      	add	r8, r5
    369c:	681b      	ldr	r3, [r3, #0]
    369e:	4598      	cmp	r8, r3
    36a0:	d9b0      	bls.n	3604 <FIH_LABEL_FIH_CALL_END_956+0x13c>
    36a2:	e728      	b.n	34f6 <FIH_LABEL_FIH_CALL_END_956+0x2e>
        memset(wbs_aligned, flash_area_erased_val(fap), sizeof(wbs_aligned));
    36a4:	9806      	ldr	r0, [sp, #24]
    36a6:	f007 fd64 	bl	b172 <flash_area_erased_val>
    36aa:	2208      	movs	r2, #8
    36ac:	4601      	mov	r1, r0
    36ae:	a808      	add	r0, sp, #32
    36b0:	f008 f8c2 	bl	b838 <memset>
        memcpy(wbs_aligned, img_chunk + img_chunk_len, rem_bytes);
    36b4:	462a      	mov	r2, r5
    36b6:	eb09 0108 	add.w	r1, r9, r8
    36ba:	a808      	add	r0, sp, #32
    36bc:	f008 f8b1 	bl	b822 <memcpy>
        rc = flash_area_write(fap, curr_off + img_chunk_len, wbs_aligned,
    36c0:	f8dd 9018 	ldr.w	r9, [sp, #24]
    36c4:	6839      	ldr	r1, [r7, #0]
    36c6:	4648      	mov	r0, r9
    36c8:	eb08 0b01 	add.w	fp, r8, r1
    36cc:	f007 fd4a 	bl	b164 <flash_area_align>
    36d0:	4659      	mov	r1, fp
    36d2:	4603      	mov	r3, r0
    36d4:	aa08      	add	r2, sp, #32
    36d6:	4648      	mov	r0, r9
    36d8:	f007 fd1b 	bl	b112 <flash_area_write>
    if (rc == 0) {
    36dc:	2800      	cmp	r0, #0
    36de:	d0be      	beq.n	365e <FIH_LABEL_FIH_CALL_END_956+0x196>
    36e0:	e709      	b.n	34f6 <FIH_LABEL_FIH_CALL_END_956+0x2e>
    } else if (hdr->nh_group == MGMT_GROUP_ID_DEFAULT) {
    36e2:	b998      	cbnz	r0, 370c <FIH_LABEL_FIH_CALL_END_956+0x244>
        switch (hdr->nh_id) {
    36e4:	79e3      	ldrb	r3, [r4, #7]
    36e6:	2b01      	cmp	r3, #1
    36e8:	f43f ae63 	beq.w	33b2 <boot_serial_input+0x4e>
    36ec:	2b05      	cmp	r3, #5
    36ee:	d003      	beq.n	36f8 <FIH_LABEL_FIH_CALL_END_956+0x230>
    36f0:	2b00      	cmp	r3, #0
    36f2:	f47f ae5d 	bne.w	33b0 <boot_serial_input+0x4c>
    36f6:	e6f2      	b.n	34de <FIH_LABEL_FIH_CALL_END_956+0x16>
    bs_rc_rsp(0);
    36f8:	f7ff fe06 	bl	3308 <bs_rc_rsp>
	return z_impl_k_sleep(timeout);
    36fc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    3700:	2100      	movs	r1, #0
    3702:	f006 f88b 	bl	981c <z_impl_k_sleep>
    sys_reboot(SYS_REBOOT_COLD);
    3706:	2001      	movs	r0, #1
    3708:	f007 fb72 	bl	adf0 <sys_reboot>
        if (bs_peruser_system_specific(hdr, buf, len, cbor_state) == 0) {
    370c:	462a      	mov	r2, r5
    370e:	4631      	mov	r1, r6
    3710:	4620      	mov	r0, r4
    3712:	4b08      	ldr	r3, [pc, #32]	; (3734 <FIH_LABEL_FIH_CALL_END_956+0x26c>)
    3714:	f7fc ff34 	bl	580 <bs_peruser_system_specific>
    3718:	2800      	cmp	r0, #0
    371a:	f47f aee0 	bne.w	34de <FIH_LABEL_FIH_CALL_END_956+0x16>
}
    371e:	b021      	add	sp, #132	; 0x84
    3720:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            boot_serial_output();
    3724:	f7ff bd2a 	b.w	317c <boot_serial_output>
    3728:	2001372c 	.word	0x2001372c
    372c:	20013728 	.word	0x20013728
    3730:	20013730 	.word	0x20013730
    3734:	200136f4 	.word	0x200136f4

00003738 <boot_serial_start>:
 * serial port.
 */
void
boot_serial_start(const struct boot_uart_funcs *f)
{
    bs_entry = true;
    3738:	2301      	movs	r3, #1
{
    373a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    int dec_off = 0;
    373e:	2500      	movs	r5, #0
{
    3740:	4606      	mov	r6, r0
    bs_entry = true;
    3742:	4f30      	ldr	r7, [pc, #192]	; (3804 <boot_serial_start+0xcc>)
    3744:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 3808 <boot_serial_start+0xd0>
    3748:	703b      	strb	r3, [r7, #0]
    boot_uf = f;
    374a:	4b30      	ldr	r3, [pc, #192]	; (380c <boot_serial_start+0xd4>)
    374c:	4c30      	ldr	r4, [pc, #192]	; (3810 <boot_serial_start+0xd8>)
    int dec_off = 0;
    374e:	9500      	str	r5, [sp, #0]
    boot_uf = f;
    3750:	6018      	str	r0, [r3, #0]
    3752:	4b30      	ldr	r3, [pc, #192]	; (3814 <boot_serial_start+0xdc>)
        rc = f->read(in_buf + off, sizeof(in_buf) - off, &full_line);
    3754:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 3818 <boot_serial_start+0xe0>
    3758:	f5c5 7100 	rsb	r1, r5, #512	; 0x200
    375c:	f8c8 4600 	str.w	r4, [r8, #1536]	; 0x600
    3760:	aa01      	add	r2, sp, #4
    3762:	f8c8 4604 	str.w	r4, [r8, #1540]	; 0x604
    3766:	3101      	adds	r1, #1
    3768:	f8c8 4608 	str.w	r4, [r8, #1544]	; 0x608
    376c:	eb09 0005 	add.w	r0, r9, r5
    3770:	f8c8 460c 	str.w	r4, [r8, #1548]	; 0x60c
    3774:	f8c8 4610 	str.w	r4, [r8, #1552]	; 0x610
    3778:	f8c8 4614 	str.w	r4, [r8, #1556]	; 0x614
    377c:	f8c8 4618 	str.w	r4, [r8, #1560]	; 0x618
    3780:	f8c8 461c 	str.w	r4, [r8, #1564]	; 0x61c
    3784:	f8c3 4600 	str.w	r4, [r3, #1536]	; 0x600
    3788:	f8c3 4604 	str.w	r4, [r3, #1540]	; 0x604
    378c:	f8c3 4608 	str.w	r4, [r3, #1544]	; 0x608
    3790:	f8c3 460c 	str.w	r4, [r3, #1548]	; 0x60c
    3794:	f8c3 4610 	str.w	r4, [r3, #1552]	; 0x610
    3798:	f8c3 4614 	str.w	r4, [r3, #1556]	; 0x614
    379c:	f8c3 4618 	str.w	r4, [r3, #1560]	; 0x618
    37a0:	f8c3 461c 	str.w	r4, [r3, #1564]	; 0x61c
    37a4:	6833      	ldr	r3, [r6, #0]
    37a6:	4798      	blx	r3
        if (rc <= 0 && !full_line) {
    37a8:	2800      	cmp	r0, #0
    37aa:	9b01      	ldr	r3, [sp, #4]
    37ac:	dc00      	bgt.n	37b0 <boot_serial_start+0x78>
    37ae:	b133      	cbz	r3, 37be <boot_serial_start+0x86>
        off += rc;
    37b0:	4405      	add	r5, r0
        if (!full_line) {
    37b2:	b953      	cbnz	r3, 37ca <boot_serial_start+0x92>
            if (off == max_input) {
    37b4:	f240 2301 	movw	r3, #513	; 0x201
    37b8:	429d      	cmp	r5, r3
    37ba:	d100      	bne.n	37be <boot_serial_start+0x86>
        off = 0;
    37bc:	2500      	movs	r5, #0
    while (timeout_in_ms > 0 || bs_entry) {
    37be:	783b      	ldrb	r3, [r7, #0]
    37c0:	2b00      	cmp	r3, #0
    37c2:	d1c6      	bne.n	3752 <boot_serial_start+0x1a>
    boot_serial_read_console(f,0);
}
    37c4:	b003      	add	sp, #12
    37c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (in_buf[0] == SHELL_NLIP_PKT_START1 &&
    37ca:	f899 3000 	ldrb.w	r3, [r9]
    37ce:	2b06      	cmp	r3, #6
    37d0:	d10a      	bne.n	37e8 <boot_serial_start+0xb0>
    37d2:	f899 3001 	ldrb.w	r3, [r9, #1]
    37d6:	2b09      	cmp	r3, #9
    37d8:	d10c      	bne.n	37f4 <boot_serial_start+0xbc>
            dec_off = 0;
    37da:	2300      	movs	r3, #0
    37dc:	9300      	str	r3, [sp, #0]
            rc = boot_serial_in_dec(&in_buf[2], off - 2, dec_buf, &dec_off, max_input);
    37de:	4669      	mov	r1, sp
    37e0:	1ea8      	subs	r0, r5, #2
    37e2:	f7ff fd51 	bl	3288 <boot_serial_in_dec.constprop.0>
    37e6:	e005      	b.n	37f4 <boot_serial_start+0xbc>
        } else if (in_buf[0] == SHELL_NLIP_DATA_START1 &&
    37e8:	2b04      	cmp	r3, #4
    37ea:	d103      	bne.n	37f4 <boot_serial_start+0xbc>
    37ec:	f899 3001 	ldrb.w	r3, [r9, #1]
    37f0:	2b14      	cmp	r3, #20
    37f2:	d0f4      	beq.n	37de <boot_serial_start+0xa6>
        if (rc == 1) {
    37f4:	2801      	cmp	r0, #1
    37f6:	d1e1      	bne.n	37bc <boot_serial_start+0x84>
            boot_serial_input(&dec_buf[2], dec_off - 2);
    37f8:	9900      	ldr	r1, [sp, #0]
    37fa:	4808      	ldr	r0, [pc, #32]	; (381c <boot_serial_start+0xe4>)
    37fc:	3902      	subs	r1, #2
    37fe:	f7ff fdb1 	bl	3364 <boot_serial_input>
    3802:	e7db      	b.n	37bc <boot_serial_start+0x84>
    3804:	20015e90 	.word	0x20015e90
    3808:	50018000 	.word	0x50018000
    380c:	200136ec 	.word	0x200136ec
    3810:	6e524635 	.word	0x6e524635
    3814:	50019000 	.word	0x50019000
    3818:	20016192 	.word	0x20016192
    381c:	20015f93 	.word	0x20015f93

00003820 <decode_repeated_Upload_members>:
	return tmp_result;
}

static bool decode_repeated_Upload_members(
		zcbor_state_t *state, struct Upload_members *result)
{
    3820:	b573      	push	{r0, r1, r4, r5, r6, lr}
    3822:	4604      	mov	r4, r0
    3824:	460e      	mov	r6, r1
	bool tmp_result = (((zcbor_union_start_code(state) && (int_res = (((((zcbor_tstr_expect(state, ((tmp_str.value = (uint8_t *)"image", tmp_str.len = sizeof("image") - 1, &tmp_str)))))
    3826:	f007 ff66 	bl	b6f6 <zcbor_union_start_code>
    382a:	4605      	mov	r5, r0
    382c:	b338      	cbz	r0, 387e <decode_repeated_Upload_members+0x5e>
    382e:	4b36      	ldr	r3, [pc, #216]	; (3908 <decode_repeated_Upload_members+0xe8>)
    3830:	4669      	mov	r1, sp
    3832:	9300      	str	r3, [sp, #0]
    3834:	2305      	movs	r3, #5
    3836:	4620      	mov	r0, r4
    3838:	9301      	str	r3, [sp, #4]
    383a:	f007 fe3c 	bl	b4b6 <zcbor_tstr_expect>
	|| (zcbor_union_elem_code(state) && ((((zcbor_tstr_expect(state, ((tmp_str.value = (uint8_t *)"sha", tmp_str.len = sizeof("sha") - 1, &tmp_str)))))
    383e:	b138      	cbz	r0, 3850 <decode_repeated_Upload_members+0x30>
	&& (zcbor_int32_decode(state, (&(*result)._Member_image)))) && (((*result)._Member_choice = _Member_image) || 1))
    3840:	4631      	mov	r1, r6
    3842:	4620      	mov	r0, r4
    3844:	f007 fe19 	bl	b47a <zcbor_int32_decode>
    3848:	b110      	cbz	r0, 3850 <decode_repeated_Upload_members+0x30>
    384a:	2300      	movs	r3, #0
	&& (zcbor_bstr_decode(state, (&(*result)._Member_sha)))) && (((*result)._Member_choice = _Member_sha) || 1)))), zcbor_union_end_code(state), int_res))));
    384c:	7233      	strb	r3, [r6, #8]
    384e:	e040      	b.n	38d2 <decode_repeated_Upload_members+0xb2>
	|| (zcbor_union_elem_code(state) && ((((zcbor_tstr_expect(state, ((tmp_str.value = (uint8_t *)"data", tmp_str.len = sizeof("data") - 1, &tmp_str)))))
    3850:	4620      	mov	r0, r4
    3852:	f007 ff53 	bl	b6fc <zcbor_union_elem_code>
    3856:	b1a8      	cbz	r0, 3884 <decode_repeated_Upload_members+0x64>
    3858:	4b2c      	ldr	r3, [pc, #176]	; (390c <decode_repeated_Upload_members+0xec>)
    385a:	4669      	mov	r1, sp
    385c:	9300      	str	r3, [sp, #0]
    385e:	2304      	movs	r3, #4
    3860:	4620      	mov	r0, r4
    3862:	9301      	str	r3, [sp, #4]
    3864:	f007 fe27 	bl	b4b6 <zcbor_tstr_expect>
    3868:	b160      	cbz	r0, 3884 <decode_repeated_Upload_members+0x64>
	&& (zcbor_bstr_decode(state, (&(*result)._Member_data)))) && (((*result)._Member_choice = _Member_data) || 1)))
    386a:	4631      	mov	r1, r6
    386c:	4620      	mov	r0, r4
    386e:	f007 fe1f 	bl	b4b0 <zcbor_bstr_decode>
    3872:	b138      	cbz	r0, 3884 <decode_repeated_Upload_members+0x64>
    3874:	2501      	movs	r5, #1
    3876:	7235      	strb	r5, [r6, #8]
	&& (zcbor_bstr_decode(state, (&(*result)._Member_sha)))) && (((*result)._Member_choice = _Member_sha) || 1)))), zcbor_union_end_code(state), int_res))));
    3878:	4620      	mov	r0, r4
    387a:	f007 ff43 	bl	b704 <zcbor_union_end_code>

	if (!tmp_result)
		zcbor_trace();

	return tmp_result;
}
    387e:	4628      	mov	r0, r5
    3880:	b002      	add	sp, #8
    3882:	bd70      	pop	{r4, r5, r6, pc}
	|| (zcbor_union_elem_code(state) && ((((zcbor_tstr_expect(state, ((tmp_str.value = (uint8_t *)"len", tmp_str.len = sizeof("len") - 1, &tmp_str)))))
    3884:	4620      	mov	r0, r4
    3886:	f007 ff39 	bl	b6fc <zcbor_union_elem_code>
    388a:	b178      	cbz	r0, 38ac <decode_repeated_Upload_members+0x8c>
    388c:	4b20      	ldr	r3, [pc, #128]	; (3910 <decode_repeated_Upload_members+0xf0>)
    388e:	4669      	mov	r1, sp
    3890:	9300      	str	r3, [sp, #0]
    3892:	2303      	movs	r3, #3
    3894:	4620      	mov	r0, r4
    3896:	9301      	str	r3, [sp, #4]
    3898:	f007 fe0d 	bl	b4b6 <zcbor_tstr_expect>
    389c:	b130      	cbz	r0, 38ac <decode_repeated_Upload_members+0x8c>
	&& (zcbor_int32_decode(state, (&(*result)._Member_len)))) && (((*result)._Member_choice = _Member_len) || 1)))
    389e:	4631      	mov	r1, r6
    38a0:	4620      	mov	r0, r4
    38a2:	f007 fdea 	bl	b47a <zcbor_int32_decode>
    38a6:	b108      	cbz	r0, 38ac <decode_repeated_Upload_members+0x8c>
    38a8:	2302      	movs	r3, #2
    38aa:	e7cf      	b.n	384c <decode_repeated_Upload_members+0x2c>
	|| (zcbor_union_elem_code(state) && ((((zcbor_tstr_expect(state, ((tmp_str.value = (uint8_t *)"off", tmp_str.len = sizeof("off") - 1, &tmp_str)))))
    38ac:	4620      	mov	r0, r4
    38ae:	f007 ff25 	bl	b6fc <zcbor_union_elem_code>
    38b2:	b180      	cbz	r0, 38d6 <decode_repeated_Upload_members+0xb6>
    38b4:	2503      	movs	r5, #3
    38b6:	4b17      	ldr	r3, [pc, #92]	; (3914 <decode_repeated_Upload_members+0xf4>)
    38b8:	4669      	mov	r1, sp
    38ba:	4620      	mov	r0, r4
    38bc:	9300      	str	r3, [sp, #0]
    38be:	9501      	str	r5, [sp, #4]
    38c0:	f007 fdf9 	bl	b4b6 <zcbor_tstr_expect>
    38c4:	b138      	cbz	r0, 38d6 <decode_repeated_Upload_members+0xb6>
	&& (zcbor_int32_decode(state, (&(*result)._Member_off)))) && (((*result)._Member_choice = _Member_off) || 1)))
    38c6:	4631      	mov	r1, r6
    38c8:	4620      	mov	r0, r4
    38ca:	f007 fdd6 	bl	b47a <zcbor_int32_decode>
    38ce:	b110      	cbz	r0, 38d6 <decode_repeated_Upload_members+0xb6>
    38d0:	7235      	strb	r5, [r6, #8]
	|| (zcbor_union_elem_code(state) && ((((zcbor_tstr_expect(state, ((tmp_str.value = (uint8_t *)"sha", tmp_str.len = sizeof("sha") - 1, &tmp_str)))))
    38d2:	2501      	movs	r5, #1
    38d4:	e7d0      	b.n	3878 <decode_repeated_Upload_members+0x58>
    38d6:	4620      	mov	r0, r4
    38d8:	f007 ff10 	bl	b6fc <zcbor_union_elem_code>
    38dc:	b908      	cbnz	r0, 38e2 <decode_repeated_Upload_members+0xc2>
    38de:	2500      	movs	r5, #0
    38e0:	e7ca      	b.n	3878 <decode_repeated_Upload_members+0x58>
    38e2:	4b0d      	ldr	r3, [pc, #52]	; (3918 <decode_repeated_Upload_members+0xf8>)
    38e4:	4669      	mov	r1, sp
    38e6:	9300      	str	r3, [sp, #0]
    38e8:	2303      	movs	r3, #3
    38ea:	4620      	mov	r0, r4
    38ec:	9301      	str	r3, [sp, #4]
    38ee:	f007 fde2 	bl	b4b6 <zcbor_tstr_expect>
    38f2:	2800      	cmp	r0, #0
    38f4:	d0f3      	beq.n	38de <decode_repeated_Upload_members+0xbe>
	&& (zcbor_bstr_decode(state, (&(*result)._Member_sha)))) && (((*result)._Member_choice = _Member_sha) || 1)))), zcbor_union_end_code(state), int_res))));
    38f6:	4631      	mov	r1, r6
    38f8:	4620      	mov	r0, r4
    38fa:	f007 fdd9 	bl	b4b0 <zcbor_bstr_decode>
    38fe:	2800      	cmp	r0, #0
    3900:	d0ed      	beq.n	38de <decode_repeated_Upload_members+0xbe>
    3902:	2304      	movs	r3, #4
    3904:	e7a2      	b.n	384c <decode_repeated_Upload_members+0x2c>
    3906:	bf00      	nop
    3908:	0000ee21 	.word	0x0000ee21
    390c:	0000ee47 	.word	0x0000ee47
    3910:	0000ee4c 	.word	0x0000ee4c
    3914:	0000ee43 	.word	0x0000ee43
    3918:	0000ee50 	.word	0x0000ee50

0000391c <cbor_decode_Upload>:

int cbor_decode_Upload(
		const uint8_t *payload, size_t payload_len,
		struct Upload *result,
		size_t *payload_len_out)
{
    391c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	zcbor_state_t states[4];

	zcbor_new_state(states, sizeof(states) / sizeof(zcbor_state_t), payload, payload_len, 1);
    3920:	f04f 0901 	mov.w	r9, #1
{
    3924:	b09d      	sub	sp, #116	; 0x74
	zcbor_new_state(states, sizeof(states) / sizeof(zcbor_state_t), payload, payload_len, 1);
    3926:	ad04      	add	r5, sp, #16
{
    3928:	4607      	mov	r7, r0
    392a:	460e      	mov	r6, r1
    392c:	4690      	mov	r8, r2
    392e:	461c      	mov	r4, r3
	zcbor_new_state(states, sizeof(states) / sizeof(zcbor_state_t), payload, payload_len, 1);
    3930:	4602      	mov	r2, r0
    3932:	460b      	mov	r3, r1
    3934:	4628      	mov	r0, r5
    3936:	2104      	movs	r1, #4
    3938:	f8cd 9000 	str.w	r9, [sp]
    393c:	f007 fee6 	bl	b70c <zcbor_new_state>
	bool tmp_result = (((zcbor_map_start_decode(state) && ((zcbor_multi_decode(1, 5, &(*result)._Upload_members_count, (zcbor_decoder_t *)decode_repeated_Upload_members, state, (&(*result)._Upload_members), sizeof(struct Upload_members))) || (zcbor_list_map_end_force_decode(state), false)) && zcbor_map_end_decode(state))));
    3940:	4628      	mov	r0, r5
    3942:	f007 fdbb 	bl	b4bc <zcbor_map_start_decode>
    3946:	b170      	cbz	r0, 3966 <cbor_decode_Upload+0x4a>
    3948:	230c      	movs	r3, #12
    394a:	2105      	movs	r1, #5
    394c:	e9cd 8301 	strd	r8, r3, [sp, #4]
    3950:	4648      	mov	r0, r9
    3952:	4b11      	ldr	r3, [pc, #68]	; (3998 <cbor_decode_Upload+0x7c>)
    3954:	9500      	str	r5, [sp, #0]
    3956:	f108 023c 	add.w	r2, r8, #60	; 0x3c
    395a:	f007 fdd0 	bl	b4fe <zcbor_multi_decode>
    395e:	b950      	cbnz	r0, 3976 <cbor_decode_Upload+0x5a>
    3960:	4628      	mov	r0, r5
    3962:	f007 fdc7 	bl	b4f4 <zcbor_list_map_end_force_decode>
/** Return the current error state, replacing it with SUCCESS. */
static inline int zcbor_pop_error(zcbor_state_t *state)
{
	int err = state->constant_state->error;

	state->constant_state->error = ZCBOR_SUCCESS;
    3966:	2200      	movs	r2, #0
	int err = state->constant_state->error;
    3968:	9b09      	ldr	r3, [sp, #36]	; 0x24
    396a:	68d8      	ldr	r0, [r3, #12]
	state->constant_state->error = ZCBOR_SUCCESS;
    396c:	60da      	str	r2, [r3, #12]
				(size_t)states[0].payload - (size_t)payload);
	}

	if (!ret) {
		int status = zcbor_pop_error(states);
		return (status == ZCBOR_SUCCESS) ? ZCBOR_ERR_UNKNOWN : status;
    396e:	4290      	cmp	r0, r2
    3970:	bf08      	it	eq
    3972:	201f      	moveq	r0, #31
    3974:	e00c      	b.n	3990 <cbor_decode_Upload+0x74>
	bool tmp_result = (((zcbor_map_start_decode(state) && ((zcbor_multi_decode(1, 5, &(*result)._Upload_members_count, (zcbor_decoder_t *)decode_repeated_Upload_members, state, (&(*result)._Upload_members), sizeof(struct Upload_members))) || (zcbor_list_map_end_force_decode(state), false)) && zcbor_map_end_decode(state))));
    3976:	4628      	mov	r0, r5
    3978:	f007 fdba 	bl	b4f0 <zcbor_map_end_decode>
	if (ret && (payload_len_out != NULL)) {
    397c:	2800      	cmp	r0, #0
    397e:	d0f2      	beq.n	3966 <cbor_decode_Upload+0x4a>
    3980:	b12c      	cbz	r4, 398e <cbor_decode_Upload+0x72>
		*payload_len_out = MIN(payload_len,
    3982:	9804      	ldr	r0, [sp, #16]
    3984:	1bc0      	subs	r0, r0, r7
    3986:	42b0      	cmp	r0, r6
    3988:	bf94      	ite	ls
    398a:	6020      	strls	r0, [r4, #0]
    398c:	6026      	strhi	r6, [r4, #0]
	}
	return ZCBOR_SUCCESS;
    398e:	2000      	movs	r0, #0
}
    3990:	b01d      	add	sp, #116	; 0x74
    3992:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3996:	bf00      	nop
    3998:	00003821 	.word	0x00003821

0000399c <get_result_len>:
	return true;
}


static uint_fast32_t get_result_len(const void *const input, uint_fast32_t max_result_len)
{
    399c:	4602      	mov	r2, r0
    399e:	4608      	mov	r0, r1

	for (; len > 0; len--) {
#ifdef CONFIG_BIG_ENDIAN
		if (u8_result[max_result_len - len] != 0) {
#else
		if (u8_result[len - 1] != 0) {
    39a0:	4603      	mov	r3, r0
    39a2:	3801      	subs	r0, #1
    39a4:	5c11      	ldrb	r1, [r2, r0]
    39a6:	b911      	cbnz	r1, 39ae <get_result_len+0x12>
	for (; len > 0; len--) {
    39a8:	2800      	cmp	r0, #0
    39aa:	d1f9      	bne.n	39a0 <get_result_len+0x4>
    39ac:	4770      	bx	lr
			break;
		}
	}

	/* Round up to nearest power of 2. */
	return len <= 2 ? len : (uint8_t)(1 << log2ceil(len));
    39ae:	2b02      	cmp	r3, #2
    39b0:	bf81      	itttt	hi
    39b2:	2001      	movhi	r0, #1
    39b4:	4a04      	ldrhi	r2, [pc, #16]	; (39c8 <get_result_len+0x2c>)
    39b6:	189b      	addhi	r3, r3, r2
    39b8:	f813 1c02 	ldrbhi.w	r1, [r3, #-2]
    39bc:	bf86      	itte	hi
    39be:	4088      	lslhi	r0, r1
    39c0:	b2c0      	uxtbhi	r0, r0
    39c2:	4618      	movls	r0, r3
}
    39c4:	4770      	bx	lr
    39c6:	bf00      	nop
    39c8:	0000ee54 	.word	0x0000ee54

000039cc <value_encode>:
}


static bool value_encode(zcbor_state_t *state, zcbor_major_type_t major_type,
		const void *const input, uint_fast32_t max_result_len)
{
    39cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    39ce:	4604      	mov	r4, r0
    39d0:	460e      	mov	r6, r1
	zcbor_assert(max_result_len != 0, "0-length result not supported.\r\n");

	uint_fast32_t result_len = get_result_len(input, max_result_len);
    39d2:	4610      	mov	r0, r2
    39d4:	4619      	mov	r1, r3
{
    39d6:	4615      	mov	r5, r2
	uint_fast32_t result_len = get_result_len(input, max_result_len);
    39d8:	f7ff ffe0 	bl	399c <get_result_len>
	if ((result_len == 1) && (u8_result[0] <= ZCBOR_VALUE_IN_HEADER)) {
    39dc:	2801      	cmp	r0, #1
    39de:	d104      	bne.n	39ea <value_encode+0x1e>
    39e0:	7828      	ldrb	r0, [r5, #0]
    39e2:	2817      	cmp	r0, #23
    39e4:	bf94      	ite	ls
    39e6:	2000      	movls	r0, #0
    39e8:	2001      	movhi	r0, #1
	if ((state->payload + 1 + encoded_len) > state->payload_end) {
    39ea:	6822      	ldr	r2, [r4, #0]
    39ec:	68e1      	ldr	r1, [r4, #12]
    39ee:	1c43      	adds	r3, r0, #1
    39f0:	4413      	add	r3, r2
    39f2:	4299      	cmp	r1, r3
    39f4:	d204      	bcs.n	3a00 <value_encode+0x34>
{
#ifdef ZCBOR_STOP_ON_ERROR
	if (zcbor_check_error(state))
#endif
	{
		state->constant_state->error = err;
    39f6:	2208      	movs	r2, #8
		ZCBOR_FAIL();
    39f8:	2000      	movs	r0, #0
    39fa:	6963      	ldr	r3, [r4, #20]
    39fc:	60da      	str	r2, [r3, #12]
	const void *const result = get_result(input, max_result_len, result_len);

	return value_encode_len(state, major_type, result, result_len);
}
    39fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!encode_header_byte(state, major_type,
    3a00:	782b      	ldrb	r3, [r5, #0]
	return len == 0 ? value0 : (uint8_t)(24 + log2ceil(len));
    3a02:	b138      	cbz	r0, 3a14 <value_encode+0x48>
	switch(val) {
    3a04:	1e83      	subs	r3, r0, #2
    3a06:	2b06      	cmp	r3, #6
	return len == 0 ? value0 : (uint8_t)(24 + log2ceil(len));
    3a08:	bf8e      	itee	hi
    3a0a:	2300      	movhi	r3, #0
    3a0c:	4f0d      	ldrls	r7, [pc, #52]	; (3a44 <value_encode+0x78>)
    3a0e:	5cfb      	ldrbls	r3, [r7, r3]
    3a10:	3318      	adds	r3, #24
    3a12:	b2db      	uxtb	r3, r3
	ZCBOR_CHECK_PAYLOAD();
    3a14:	428a      	cmp	r2, r1
    3a16:	d2ee      	bcs.n	39f6 <value_encode+0x2a>
	*(state->payload_mut++) = (uint8_t)((major_type << 5) | (additional & 0x1F));
    3a18:	f003 031f 	and.w	r3, r3, #31
    3a1c:	ea43 1346 	orr.w	r3, r3, r6, lsl #5
    3a20:	1c51      	adds	r1, r2, #1
    3a22:	6021      	str	r1, [r4, #0]
    3a24:	7013      	strb	r3, [r2, #0]
	for (; encoded_len > 0; encoded_len--) {
    3a26:	182b      	adds	r3, r5, r0
    3a28:	429d      	cmp	r5, r3
    3a2a:	d104      	bne.n	3a36 <value_encode+0x6a>
	state->elem_count++;
    3a2c:	68a3      	ldr	r3, [r4, #8]
	return true;
    3a2e:	2001      	movs	r0, #1
	state->elem_count++;
    3a30:	3301      	adds	r3, #1
    3a32:	60a3      	str	r3, [r4, #8]
	return true;
    3a34:	e7e3      	b.n	39fe <value_encode+0x32>
		*(state->payload_mut++) = u8_result[encoded_len - 1];
    3a36:	6822      	ldr	r2, [r4, #0]
    3a38:	1c51      	adds	r1, r2, #1
    3a3a:	6021      	str	r1, [r4, #0]
    3a3c:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
    3a40:	7011      	strb	r1, [r2, #0]
	for (; encoded_len > 0; encoded_len--) {
    3a42:	e7f1      	b.n	3a28 <value_encode+0x5c>
    3a44:	0000ee54 	.word	0x0000ee54

00003a48 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    3a48:	4901      	ldr	r1, [pc, #4]	; (3a50 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    3a4a:	2210      	movs	r2, #16
	str	r2, [r1]
    3a4c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    3a4e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    3a50:	e000ed10 	.word	0xe000ed10

00003a54 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    3a54:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    3a56:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    3a58:	f380 8811 	msr	BASEPRI, r0
	isb
    3a5c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    3a60:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    3a64:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    3a66:	b662      	cpsie	i
	isb
    3a68:	f3bf 8f6f 	isb	sy

	bx	lr
    3a6c:	4770      	bx	lr
    3a6e:	bf00      	nop

00003a70 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    3a70:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    3a72:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    3a74:	f381 8811 	msr	BASEPRI, r1

	wfe
    3a78:	bf20      	wfe

	msr	BASEPRI, r0
    3a7a:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    3a7e:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    3a80:	4770      	bx	lr
    3a82:	bf00      	nop

00003a84 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    3a84:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    3a86:	2b00      	cmp	r3, #0
    3a88:	db08      	blt.n	3a9c <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3a8a:	2201      	movs	r2, #1
    3a8c:	f000 001f 	and.w	r0, r0, #31
    3a90:	fa02 f000 	lsl.w	r0, r2, r0
    3a94:	4a02      	ldr	r2, [pc, #8]	; (3aa0 <arch_irq_enable+0x1c>)
    3a96:	095b      	lsrs	r3, r3, #5
    3a98:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    3a9c:	4770      	bx	lr
    3a9e:	bf00      	nop
    3aa0:	e000e100 	.word	0xe000e100

00003aa4 <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    3aa4:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    3aa6:	2b00      	cmp	r3, #0
    3aa8:	db0d      	blt.n	3ac6 <arch_irq_disable+0x22>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3aaa:	2201      	movs	r2, #1
    3aac:	f000 001f 	and.w	r0, r0, #31
    3ab0:	fa02 f000 	lsl.w	r0, r2, r0
    3ab4:	095b      	lsrs	r3, r3, #5
    3ab6:	4a04      	ldr	r2, [pc, #16]	; (3ac8 <arch_irq_disable+0x24>)
    3ab8:	3320      	adds	r3, #32
    3aba:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    3abe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3ac2:	f3bf 8f6f 	isb	sy
}
    3ac6:	4770      	bx	lr
    3ac8:	e000e100 	.word	0xe000e100

00003acc <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    3acc:	4b05      	ldr	r3, [pc, #20]	; (3ae4 <arch_irq_is_enabled+0x18>)
    3ace:	0942      	lsrs	r2, r0, #5
    3ad0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3ad4:	2301      	movs	r3, #1
    3ad6:	f000 001f 	and.w	r0, r0, #31
    3ada:	fa03 f000 	lsl.w	r0, r3, r0
}
    3ade:	4010      	ands	r0, r2
    3ae0:	4770      	bx	lr
    3ae2:	bf00      	nop
    3ae4:	e000e100 	.word	0xe000e100

00003ae8 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    3ae8:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    3aea:	2b00      	cmp	r3, #0
		prio += _IRQ_PRIO_OFFSET;
    3aec:	f101 0101 	add.w	r1, r1, #1
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3af0:	bfac      	ite	ge
    3af2:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3af6:	4b06      	ldrlt	r3, [pc, #24]	; (3b10 <z_arm_irq_priority_set+0x28>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3af8:	ea4f 1141 	mov.w	r1, r1, lsl #5
    3afc:	b2c9      	uxtb	r1, r1
    3afe:	bfab      	itete	ge
    3b00:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3b04:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3b08:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3b0c:	5419      	strblt	r1, [r3, r0]
}
    3b0e:	4770      	bx	lr
    3b10:	e000ed14 	.word	0xe000ed14

00003b14 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    3b14:	bf30      	wfi
    b z_SysNmiOnReset
    3b16:	f7ff bffd 	b.w	3b14 <z_SysNmiOnReset>
    3b1a:	bf00      	nop

00003b1c <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    3b1c:	4a0b      	ldr	r2, [pc, #44]	; (3b4c <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    3b1e:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    3b20:	4b0b      	ldr	r3, [pc, #44]	; (3b50 <z_arm_prep_c+0x34>)
    3b22:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    3b26:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    3b28:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3b2c:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    3b30:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    3b34:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    3b38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    3b3c:	f005 f870 	bl	8c20 <z_bss_zero>
	z_data_copy();
    3b40:	f005 fefe 	bl	9940 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    3b44:	f000 f99e 	bl	3e84 <z_arm_interrupt_init>
	z_cstart();
    3b48:	f005 f8aa 	bl	8ca0 <z_cstart>
    3b4c:	00000000 	.word	0x00000000
    3b50:	e000ed00 	.word	0xe000ed00

00003b54 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    3b54:	4a09      	ldr	r2, [pc, #36]	; (3b7c <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    3b56:	490a      	ldr	r1, [pc, #40]	; (3b80 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    3b58:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    3b5a:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
    3b5c:	6718      	str	r0, [r3, #112]	; 0x70
	_current->arch.swap_return_value = _k_neg_eagain;
    3b5e:	6759      	str	r1, [r3, #116]	; 0x74

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3b60:	4908      	ldr	r1, [pc, #32]	; (3b84 <arch_swap+0x30>)
    3b62:	684b      	ldr	r3, [r1, #4]
    3b64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    3b68:	604b      	str	r3, [r1, #4]
    3b6a:	2300      	movs	r3, #0
    3b6c:	f383 8811 	msr	BASEPRI, r3
    3b70:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    3b74:	6893      	ldr	r3, [r2, #8]
}
    3b76:	6f58      	ldr	r0, [r3, #116]	; 0x74
    3b78:	4770      	bx	lr
    3b7a:	bf00      	nop
    3b7c:	20014378 	.word	0x20014378
    3b80:	0000ead8 	.word	0x0000ead8
    3b84:	e000ed00 	.word	0xe000ed00

00003b88 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    3b88:	4913      	ldr	r1, [pc, #76]	; (3bd8 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    3b8a:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    3b8c:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    3b90:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    3b92:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    3b96:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    3b9a:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    3b9c:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    3ba0:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    3ba4:	4f0d      	ldr	r7, [pc, #52]	; (3bdc <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    3ba6:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    3baa:	694a      	ldr	r2, [r1, #20]

    str r2, [r1, #_kernel_offset_to_current]
    3bac:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    3bae:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    3bb0:	6f10      	ldr	r0, [r2, #112]	; 0x70
    movs r3, #0
    3bb2:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    3bb4:	6713      	str	r3, [r2, #112]	; 0x70
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    3bb6:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    3bba:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    3bbe:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    3bc2:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    3bc6:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    3bca:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    3bcc:	f007 fdcf 	bl	b76e <configure_builtin_stack_guard>
    pop {r2, lr}
    3bd0:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    3bd4:	4770      	bx	lr
    3bd6:	0000      	.short	0x0000
    ldr r1, =_kernel
    3bd8:	20014378 	.word	0x20014378
    ldr v4, =_SCS_ICSR
    3bdc:	e000ed04 	.word	0xe000ed04

00003be0 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    3be0:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    3be4:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    3be6:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    3bea:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    3bee:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    3bf0:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    3bf4:	2902      	cmp	r1, #2
    beq _oops
    3bf6:	d0ff      	beq.n	3bf8 <_oops>

00003bf8 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    3bf8:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    3bfa:	f007 fda9 	bl	b750 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    3bfe:	bd01      	pop	{r0, pc}

00003c00 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    3c00:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    3c04:	9b00      	ldr	r3, [sp, #0]
	iframe->pc &= 0xfffffffe;
    3c06:	490b      	ldr	r1, [pc, #44]	; (3c34 <arch_new_thread+0x34>)
	iframe->a2 = (uint32_t)p1;
    3c08:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    3c0c:	9b01      	ldr	r3, [sp, #4]
	iframe->pc &= 0xfffffffe;
    3c0e:	f021 0101 	bic.w	r1, r1, #1
	iframe->a3 = (uint32_t)p2;
    3c12:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    3c16:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
    3c18:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->a4 = (uint32_t)p3;
    3c1c:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    3c20:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    3c24:	f842 3c04 	str.w	r3, [r2, #-4]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    3c28:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    3c2a:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    3c2c:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    3c2e:	6703      	str	r3, [r0, #112]	; 0x70
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    3c30:	4770      	bx	lr
    3c32:	bf00      	nop
    3c34:	0000a733 	.word	0x0000a733

00003c38 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    3c38:	4b08      	ldr	r3, [pc, #32]	; (3c5c <arch_switch_to_main_thread+0x24>)
    3c3a:	6098      	str	r0, [r3, #8]
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    3c3c:	6e03      	ldr	r3, [r0, #96]	; 0x60
    3c3e:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    3c42:	4610      	mov	r0, r2
    3c44:	f381 8809 	msr	PSP, r1
    3c48:	2100      	movs	r1, #0
    3c4a:	b663      	cpsie	if
    3c4c:	f381 8811 	msr	BASEPRI, r1
    3c50:	f3bf 8f6f 	isb	sy
    3c54:	2200      	movs	r2, #0
    3c56:	2300      	movs	r3, #0
    3c58:	f006 fd6b 	bl	a732 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    3c5c:	20014378 	.word	0x20014378

00003c60 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    3c60:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    3c62:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    3c66:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    3c6a:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    3c6e:	4904      	ldr	r1, [pc, #16]	; (3c80 <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    3c70:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    3c72:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    3c74:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    3c76:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    3c7a:	4902      	ldr	r1, [pc, #8]	; (3c84 <_isr_wrapper+0x24>)
	bx r1
    3c7c:	4708      	bx	r1
    3c7e:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
    3c80:	0000e3e0 	.word	0x0000e3e0
	ldr r1, =z_arm_int_exit
    3c84:	00003c89 	.word	0x00003c89

00003c88 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    3c88:	4b04      	ldr	r3, [pc, #16]	; (3c9c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    3c8a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    3c8c:	6958      	ldr	r0, [r3, #20]
	cmp r0, r1
    3c8e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    3c90:	d003      	beq.n	3c9a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    3c92:	4903      	ldr	r1, [pc, #12]	; (3ca0 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    3c94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    3c98:	600a      	str	r2, [r1, #0]

00003c9a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    3c9a:	4770      	bx	lr
	ldr r3, =_kernel
    3c9c:	20014378 	.word	0x20014378
	ldr r1, =_SCS_ICSR
    3ca0:	e000ed04 	.word	0xe000ed04

00003ca4 <usage_fault.constprop.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    3ca4:	4b09      	ldr	r3, [pc, #36]	; (3ccc <usage_fault.constprop.0+0x28>)
    3ca6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    3ca8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    3caa:	6a98      	ldr	r0, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    3cac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    3cae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    3cb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    3cb2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3cb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		reason = K_ERR_STACK_CHK_FAIL;
    3cb6:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3cba:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    3cbe:	ea6f 4212 	mvn.w	r2, r2, lsr #16

	return reason;
}
    3cc2:	bf18      	it	ne
    3cc4:	2002      	movne	r0, #2
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3cc6:	629a      	str	r2, [r3, #40]	; 0x28
}
    3cc8:	4770      	bx	lr
    3cca:	bf00      	nop
    3ccc:	e000ed00 	.word	0xe000ed00

00003cd0 <bus_fault.constprop.0>:
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    3cd0:	4b0d      	ldr	r3, [pc, #52]	; (3d08 <bus_fault.constprop.0+0x38>)
    3cd2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    3cd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    3cd6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3cd8:	0592      	lsls	r2, r2, #22
    3cda:	d507      	bpl.n	3cec <bus_fault.constprop.0+0x1c>
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    3cdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3cde:	0412      	lsls	r2, r2, #16
    3ce0:	d504      	bpl.n	3cec <bus_fault.constprop.0+0x1c>
			if (from_hard_fault != 0) {
    3ce2:	b118      	cbz	r0, 3cec <bus_fault.constprop.0+0x1c>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    3ce4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3ce6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    3cea:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    3cec:	2000      	movs	r0, #0
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    3cee:	4b06      	ldr	r3, [pc, #24]	; (3d08 <bus_fault.constprop.0+0x38>)
    3cf0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    3cf2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3cf4:	05d2      	lsls	r2, r2, #23
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    3cf6:	bf58      	it	pl
    3cf8:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3cfa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3cfc:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    3d00:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    3d02:	7008      	strb	r0, [r1, #0]
}
    3d04:	4770      	bx	lr
    3d06:	bf00      	nop
    3d08:	e000ed00 	.word	0xe000ed00

00003d0c <mem_manage_fault.constprop.0>:
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    3d0c:	4b12      	ldr	r3, [pc, #72]	; (3d58 <mem_manage_fault.constprop.0+0x4c>)
    3d0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    3d10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    3d12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3d14:	0792      	lsls	r2, r2, #30
    3d16:	d508      	bpl.n	3d2a <mem_manage_fault.constprop.0+0x1e>
		uint32_t temp = SCB->MMFAR;
    3d18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    3d1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3d1c:	0612      	lsls	r2, r2, #24
    3d1e:	d504      	bpl.n	3d2a <mem_manage_fault.constprop.0+0x1e>
			if (from_hard_fault != 0) {
    3d20:	b118      	cbz	r0, 3d2a <mem_manage_fault.constprop.0+0x1e>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    3d22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3d24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    3d28:	629a      	str	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    3d2a:	4b0b      	ldr	r3, [pc, #44]	; (3d58 <mem_manage_fault.constprop.0+0x4c>)
    3d2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    3d2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3d30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3d32:	06d0      	lsls	r0, r2, #27
	*recoverable = memory_fault_recoverable(esf, true);
    3d34:	f04f 0000 	mov.w	r0, #0
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    3d38:	bf58      	it	pl
    3d3a:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    3d3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3d3e:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    3d40:	bf42      	ittt	mi
    3d42:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
    3d44:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
    3d48:	625a      	strmi	r2, [r3, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    3d4a:	4a03      	ldr	r2, [pc, #12]	; (3d58 <mem_manage_fault.constprop.0+0x4c>)
    3d4c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3d4e:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    3d52:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    3d54:	7008      	strb	r0, [r1, #0]
}
    3d56:	4770      	bx	lr
    3d58:	e000ed00 	.word	0xe000ed00

00003d5c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    3d5c:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    3d5e:	4b3d      	ldr	r3, [pc, #244]	; (3e54 <z_arm_fault+0xf8>)
{
    3d60:	460e      	mov	r6, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    3d62:	685b      	ldr	r3, [r3, #4]
    3d64:	2500      	movs	r5, #0
{
    3d66:	b08a      	sub	sp, #40	; 0x28
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    3d68:	f3c3 0308 	ubfx	r3, r3, #0, #9
    3d6c:	f385 8811 	msr	BASEPRI, r5
    3d70:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    3d74:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
    3d78:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
    3d7c:	d111      	bne.n	3da2 <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    3d7e:	f002 010c 	and.w	r1, r2, #12
    3d82:	2908      	cmp	r1, #8
    3d84:	d00d      	beq.n	3da2 <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    3d86:	0712      	lsls	r2, r2, #28
    3d88:	d401      	bmi.n	3d8e <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    3d8a:	4606      	mov	r6, r0
			*nested_exc = true;
    3d8c:	2501      	movs	r5, #1
	*recoverable = false;
    3d8e:	2200      	movs	r2, #0
	switch (fault) {
    3d90:	3b03      	subs	r3, #3
	*recoverable = false;
    3d92:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    3d96:	2b03      	cmp	r3, #3
    3d98:	d855      	bhi.n	3e46 <z_arm_fault+0xea>
    3d9a:	e8df f003 	tbb	[pc, r3]
    3d9e:	4c04      	.short	0x4c04
    3da0:	4950      	.short	0x4950
		return NULL;
    3da2:	462e      	mov	r6, r5
    3da4:	e7f3      	b.n	3d8e <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    3da6:	4b2b      	ldr	r3, [pc, #172]	; (3e54 <z_arm_fault+0xf8>)
    3da8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    3daa:	f014 0402 	ands.w	r4, r4, #2
    3dae:	d14a      	bne.n	3e46 <z_arm_fault+0xea>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    3db0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    3db2:	2a00      	cmp	r2, #0
    3db4:	db15      	blt.n	3de2 <z_arm_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    3db6:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    3db8:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
    3dbc:	d011      	beq.n	3de2 <z_arm_fault+0x86>
	uint16_t fault_insn = *(ret_addr - 1);
    3dbe:	69b2      	ldr	r2, [r6, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    3dc0:	f832 1c02 	ldrh.w	r1, [r2, #-2]
    3dc4:	f64d 7202 	movw	r2, #57090	; 0xdf02
    3dc8:	4291      	cmp	r1, r2
    3dca:	d009      	beq.n	3de0 <z_arm_fault+0x84>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    3dcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3dce:	b2d2      	uxtb	r2, r2
    3dd0:	b1fa      	cbz	r2, 3e12 <z_arm_fault+0xb6>
			reason = mem_manage_fault(esf, 1, recoverable);
    3dd2:	2001      	movs	r0, #1
    3dd4:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    3dd8:	f7ff ff98 	bl	3d0c <mem_manage_fault.constprop.0>
    3ddc:	4604      	mov	r4, r0
		break;
    3dde:	e000      	b.n	3de2 <z_arm_fault+0x86>
			reason = esf->basic.r0;
    3de0:	6834      	ldr	r4, [r6, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    3de2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    3de6:	b993      	cbnz	r3, 3e0e <z_arm_fault+0xb2>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    3de8:	2220      	movs	r2, #32
    3dea:	4631      	mov	r1, r6
    3dec:	a802      	add	r0, sp, #8
    3dee:	f007 fd18 	bl	b822 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    3df2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3df4:	b34d      	cbz	r5, 3e4a <z_arm_fault+0xee>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    3df6:	f3c3 0208 	ubfx	r2, r3, #0, #9
    3dfa:	b922      	cbnz	r2, 3e06 <z_arm_fault+0xaa>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    3dfc:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    3e00:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    3e04:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    3e06:	4620      	mov	r0, r4
    3e08:	a902      	add	r1, sp, #8
    3e0a:	f007 fc9f 	bl	b74c <z_arm_fatal_error>
}
    3e0e:	b00a      	add	sp, #40	; 0x28
    3e10:	bd70      	pop	{r4, r5, r6, pc}
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    3e12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3e14:	f412 4f7f 	tst.w	r2, #65280	; 0xff00
    3e18:	d005      	beq.n	3e26 <z_arm_fault+0xca>
			reason = bus_fault(esf, 1, recoverable);
    3e1a:	2001      	movs	r0, #1
    3e1c:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    3e20:	f7ff ff56 	bl	3cd0 <bus_fault.constprop.0>
    3e24:	e7da      	b.n	3ddc <z_arm_fault+0x80>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    3e26:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    3e28:	0c24      	lsrs	r4, r4, #16
    3e2a:	0424      	lsls	r4, r4, #16
    3e2c:	2c00      	cmp	r4, #0
    3e2e:	d0d8      	beq.n	3de2 <z_arm_fault+0x86>
		reason = usage_fault(esf);
    3e30:	f7ff ff38 	bl	3ca4 <usage_fault.constprop.0>
    3e34:	e7d2      	b.n	3ddc <z_arm_fault+0x80>
		reason = mem_manage_fault(esf, 0, recoverable);
    3e36:	2000      	movs	r0, #0
    3e38:	f10d 0107 	add.w	r1, sp, #7
    3e3c:	e7cc      	b.n	3dd8 <z_arm_fault+0x7c>
		reason = bus_fault(esf, 0, recoverable);
    3e3e:	2000      	movs	r0, #0
    3e40:	f10d 0107 	add.w	r1, sp, #7
    3e44:	e7ec      	b.n	3e20 <z_arm_fault+0xc4>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    3e46:	2400      	movs	r4, #0
    3e48:	e7cb      	b.n	3de2 <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    3e4a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    3e4e:	f023 0301 	bic.w	r3, r3, #1
    3e52:	e7d7      	b.n	3e04 <z_arm_fault+0xa8>
    3e54:	e000ed00 	.word	0xe000ed00

00003e58 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    3e58:	4b04      	ldr	r3, [pc, #16]	; (3e6c <z_arm_fault_init+0x14>)
    3e5a:	695a      	ldr	r2, [r3, #20]
    3e5c:	f042 0210 	orr.w	r2, r2, #16
    3e60:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    3e62:	695a      	ldr	r2, [r3, #20]
    3e64:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    3e68:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    3e6a:	4770      	bx	lr
    3e6c:	e000ed00 	.word	0xe000ed00

00003e70 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    3e70:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    3e74:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    3e78:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    3e7a:	4672      	mov	r2, lr
	bl z_arm_fault
    3e7c:	f7ff ff6e 	bl	3d5c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    3e80:	bd01      	pop	{r0, pc}
    3e82:	bf00      	nop

00003e84 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    3e84:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3e86:	2120      	movs	r1, #32
    3e88:	4803      	ldr	r0, [pc, #12]	; (3e98 <z_arm_interrupt_init+0x14>)
    3e8a:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    3e8c:	3301      	adds	r3, #1
    3e8e:	2b45      	cmp	r3, #69	; 0x45
    3e90:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    3e94:	d1f9      	bne.n	3e8a <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    3e96:	4770      	bx	lr
    3e98:	e000e100 	.word	0xe000e100

00003e9c <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    3e9c:	2000      	movs	r0, #0
    msr CONTROL, r0
    3e9e:	f380 8814 	msr	CONTROL, r0
    isb
    3ea2:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    3ea6:	2000      	movs	r0, #0
    msr MSPLIM, r0
    3ea8:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    3eac:	f380 880b 	msr	PSPLIM, r0
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    3eb0:	f7fd fe90 	bl	1bd4 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    3eb4:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    3eb6:	490e      	ldr	r1, [pc, #56]	; (3ef0 <__start+0x54>)
    str r0, [r1]
    3eb8:	6008      	str	r0, [r1, #0]
    dsb
    3eba:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    3ebe:	480d      	ldr	r0, [pc, #52]	; (3ef4 <__start+0x58>)
    msr msp, r0
    3ec0:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    3ec4:	f000 f83e 	bl	3f44 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    3ec8:	2020      	movs	r0, #32
    msr BASEPRI, r0
    3eca:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    3ece:	480a      	ldr	r0, [pc, #40]	; (3ef8 <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    3ed0:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    3ed4:	1840      	adds	r0, r0, r1
    msr PSP, r0
    3ed6:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    3eda:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    3ede:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    3ee0:	4308      	orrs	r0, r1
    msr CONTROL, r0
    3ee2:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    3ee6:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    3eea:	f7ff fe17 	bl	3b1c <z_arm_prep_c>
    3eee:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
    3ef0:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    3ef4:	200593a0 	.word	0x200593a0
    ldr r0, =z_interrupt_stacks
    3ef8:	200594e0 	.word	0x200594e0

00003efc <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    3efc:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3f00:	4905      	ldr	r1, [pc, #20]	; (3f18 <sys_arch_reboot+0x1c>)
    3f02:	4b06      	ldr	r3, [pc, #24]	; (3f1c <sys_arch_reboot+0x20>)
    3f04:	68ca      	ldr	r2, [r1, #12]
    3f06:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3f0a:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3f0c:	60cb      	str	r3, [r1, #12]
    3f0e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    3f12:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    3f14:	e7fd      	b.n	3f12 <sys_arch_reboot+0x16>
    3f16:	bf00      	nop
    3f18:	e000ed00 	.word	0xe000ed00
    3f1c:	05fa0004 	.word	0x05fa0004

00003f20 <z_arm_clear_arm_mpu_config>:
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);

	for (i = 0; i < num_regions; i++) {
    3f20:	2300      	movs	r3, #0
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
  mpu->RLAR = 0U;
    3f22:	4618      	mov	r0, r3
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    3f24:	4906      	ldr	r1, [pc, #24]	; (3f40 <z_arm_clear_arm_mpu_config+0x20>)
    3f26:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
	int num_regions =
    3f2a:	f3c2 2207 	ubfx	r2, r2, #8, #8
	for (i = 0; i < num_regions; i++) {
    3f2e:	4293      	cmp	r3, r2
    3f30:	d100      	bne.n	3f34 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    3f32:	4770      	bx	lr
  mpu->RNR = rnr;
    3f34:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  mpu->RLAR = 0U;
    3f38:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    3f3c:	3301      	adds	r3, #1
    3f3e:	e7f6      	b.n	3f2e <z_arm_clear_arm_mpu_config+0xe>
    3f40:	e000ed00 	.word	0xe000ed00

00003f44 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    3f44:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    3f46:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    3f48:	2400      	movs	r4, #0
    3f4a:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    3f4e:	f7ff ffe7 	bl	3f20 <z_arm_clear_arm_mpu_config>
    3f52:	4623      	mov	r3, r4
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    3f54:	f04f 30ff 	mov.w	r0, #4294967295
    3f58:	4a0b      	ldr	r2, [pc, #44]	; (3f88 <z_arm_init_arch_hw_at_boot+0x44>)
    3f5a:	f103 0120 	add.w	r1, r3, #32
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    3f5e:	3301      	adds	r3, #1
    3f60:	2b10      	cmp	r3, #16
		NVIC->ICER[i] = 0xFFFFFFFF;
    3f62:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    3f66:	d1f8      	bne.n	3f5a <z_arm_init_arch_hw_at_boot+0x16>
    3f68:	2300      	movs	r3, #0
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    3f6a:	f04f 30ff 	mov.w	r0, #4294967295
    3f6e:	f103 0160 	add.w	r1, r3, #96	; 0x60
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    3f72:	3301      	adds	r3, #1
    3f74:	2b10      	cmp	r3, #16
		NVIC->ICPR[i] = 0xFFFFFFFF;
    3f76:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    3f7a:	d1f8      	bne.n	3f6e <z_arm_init_arch_hw_at_boot+0x2a>
  __ASM volatile ("cpsie i" : : : "memory");
    3f7c:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    3f7e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3f82:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    3f86:	bd10      	pop	{r4, pc}
    3f88:	e000e100 	.word	0xe000e100

00003f8c <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    3f8c:	4b08      	ldr	r3, [pc, #32]	; (3fb0 <z_impl_k_thread_abort+0x24>)
    3f8e:	689b      	ldr	r3, [r3, #8]
    3f90:	4283      	cmp	r3, r0
    3f92:	d10b      	bne.n	3fac <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3f94:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    3f98:	b143      	cbz	r3, 3fac <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3f9a:	4b06      	ldr	r3, [pc, #24]	; (3fb4 <z_impl_k_thread_abort+0x28>)
    3f9c:	685a      	ldr	r2, [r3, #4]
    3f9e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    3fa2:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    3fa4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    3fa6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    3faa:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    3fac:	f005 bc56 	b.w	985c <z_thread_abort>
    3fb0:	20014378 	.word	0x20014378
    3fb4:	e000ed00 	.word	0xe000ed00

00003fb8 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    3fb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    3fba:	4c09      	ldr	r4, [pc, #36]	; (3fe0 <z_arm_configure_static_mpu_regions+0x28>)
    3fbc:	4a09      	ldr	r2, [pc, #36]	; (3fe4 <z_arm_configure_static_mpu_regions+0x2c>)
    3fbe:	4623      	mov	r3, r4
    3fc0:	2101      	movs	r1, #1
    3fc2:	4809      	ldr	r0, [pc, #36]	; (3fe8 <z_arm_configure_static_mpu_regions+0x30>)
    3fc4:	f000 f8f2 	bl	41ac <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    3fc8:	2300      	movs	r3, #0
    3fca:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    3fcc:	4b07      	ldr	r3, [pc, #28]	; (3fec <z_arm_configure_static_mpu_regions+0x34>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    3fce:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    3fd0:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    3fd2:	a801      	add	r0, sp, #4
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    3fd4:	9301      	str	r3, [sp, #4]
    3fd6:	9402      	str	r4, [sp, #8]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    3fd8:	f000 f8f2 	bl	41c0 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    3fdc:	b004      	add	sp, #16
    3fde:	bd10      	pop	{r4, pc}
    3fe0:	20070000 	.word	0x20070000
    3fe4:	20002000 	.word	0x20002000
    3fe8:	0000e7b4 	.word	0x0000e7b4
    3fec:	20002438 	.word	0x20002438

00003ff0 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    3ff0:	b510      	push	{r4, lr}
	mpu_set_region(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    3ff2:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    3ff4:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    3ff6:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    3ffa:	f004 031f 	and.w	r3, r4, #31
    3ffe:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    4000:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    4002:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    4004:	f023 031f 	bic.w	r3, r3, #31
	MPU->RNR = rnr;
    4008:	4905      	ldr	r1, [pc, #20]	; (4020 <CONFIG_FPROTECT_BLOCK_SIZE+0x20>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    400a:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    400e:	f043 0301 	orr.w	r3, r3, #1
	MPU->RNR = rnr;
    4012:	f8c1 0098 	str.w	r0, [r1, #152]	; 0x98
	MPU->RBAR = rbar;
    4016:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
	MPU->RLAR = rlar;
    401a:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    401e:	bd10      	pop	{r4, pc}
    4020:	e000ed00 	.word	0xe000ed00

00004024 <mpu_configure_regions_and_partition.constprop.0>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
    4024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4028:	460f      	mov	r7, r1
    402a:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    402c:	4606      	mov	r6, r0
    402e:	f04f 0800 	mov.w	r8, #0
	MPU->RNR = rnr;
    4032:	4d52      	ldr	r5, [pc, #328]	; (417c <mpu_configure_regions_and_partition.constprop.0+0x158>)
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
    4034:	b085      	sub	sp, #20
	for (i = 0; i < regions_num; i++) {
    4036:	45b8      	cmp	r8, r7
    4038:	da09      	bge.n	404e <mpu_configure_regions_and_partition.constprop.0+0x2a>
		if (regions[i].size == 0U) {
    403a:	f8d6 9004 	ldr.w	r9, [r6, #4]
    403e:	f1b9 0f00 	cmp.w	r9, #0
    4042:	d03a      	beq.n	40ba <mpu_configure_regions_and_partition.constprop.0+0x96>
		&&
    4044:	f1b9 0f1f 	cmp.w	r9, #31
    4048:	d805      	bhi.n	4056 <mpu_configure_regions_and_partition.constprop.0+0x32>

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);

			if (reg_index == -EINVAL) {
				return reg_index;
    404a:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
    404e:	4620      	mov	r0, r4
    4050:	b005      	add	sp, #20
    4052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		&&
    4056:	f019 0f1f 	tst.w	r9, #31
    405a:	d1f6      	bne.n	404a <mpu_configure_regions_and_partition.constprop.0+0x26>
		((part->start &
    405c:	f8d6 a000 	ldr.w	sl, [r6]
		&&
    4060:	f01a 0f1f 	tst.w	sl, #31
    4064:	d1f1      	bne.n	404a <mpu_configure_regions_and_partition.constprop.0+0x26>
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    4066:	4650      	mov	r0, sl
    4068:	f007 fb85 	bl	b776 <arm_cmse_mpu_region_get>
    406c:	4683      	mov	fp, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    406e:	eb09 000a 	add.w	r0, r9, sl
    4072:	3801      	subs	r0, #1
    4074:	f007 fb7f 	bl	b776 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    4078:	4583      	cmp	fp, r0
    407a:	d1e6      	bne.n	404a <mpu_configure_regions_and_partition.constprop.0+0x26>
		if ((u_reg_index == -EINVAL) ||
    407c:	f11b 0f16 	cmn.w	fp, #22
    4080:	d0e3      	beq.n	404a <mpu_configure_regions_and_partition.constprop.0+0x26>
    4082:	455c      	cmp	r4, fp
    4084:	dde1      	ble.n	404a <mpu_configure_regions_and_partition.constprop.0+0x26>
	MPU->RNR = rnr;
    4086:	f8c5 b098 	str.w	fp, [r5, #152]	; 0x98
	return MPU->RBAR;
    408a:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
	MPU->RNR = rnr;
    408e:	f8c5 b098 	str.w	fp, [r5, #152]	; 0x98
	return MPU->RLAR;
    4092:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return mpu_get_rbar() & MPU_RBAR_BASE_Msk;
    4096:	f021 011f 	bic.w	r1, r1, #31
	return (mpu_get_rlar() & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    409a:	f043 0a1f 	orr.w	sl, r3, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    409e:	e9d6 3200 	ldrd	r3, r2, [r6]
    40a2:	441a      	add	r2, r3
		if ((regions[i].start == u_reg_base) &&
    40a4:	4299      	cmp	r1, r3
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    40a6:	f102 39ff 	add.w	r9, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
    40aa:	d11e      	bne.n	40ea <mpu_configure_regions_and_partition.constprop.0+0xc6>
    40ac:	45ca      	cmp	sl, r9
    40ae:	d108      	bne.n	40c2 <mpu_configure_regions_and_partition.constprop.0+0x9e>
			mpu_configure_region(u_reg_index, &regions[i]);
    40b0:	4631      	mov	r1, r6
    40b2:	fa5f f08b 	uxtb.w	r0, fp
    40b6:	f007 fb67 	bl	b788 <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    40ba:	f108 0801 	add.w	r8, r8, #1
    40be:	360c      	adds	r6, #12
    40c0:	e7b9      	b.n	4036 <mpu_configure_regions_and_partition.constprop.0+0x12>
				mpu_configure_region(reg_index, &regions[i]);
    40c2:	4631      	mov	r1, r6
	MPU->RNR = rnr;
    40c4:	f8c5 b098 	str.w	fp, [r5, #152]	; 0x98
	return MPU->RBAR;
    40c8:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
		     | (base & MPU_RBAR_BASE_Msk));
    40cc:	f022 021f 	bic.w	r2, r2, #31
	mpu_set_rbar((mpu_get_rbar() & (~MPU_RBAR_BASE_Msk))
    40d0:	f003 031f 	and.w	r3, r3, #31
		     | (base & MPU_RBAR_BASE_Msk));
    40d4:	431a      	orrs	r2, r3
	MPU->RBAR = rbar;
    40d6:	f8c5 209c 	str.w	r2, [r5, #156]	; 0x9c
				mpu_configure_region(reg_index, &regions[i]);
    40da:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, &regions[i]);
    40dc:	f007 fb54 	bl	b788 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    40e0:	f110 0f16 	cmn.w	r0, #22
    40e4:	d0b1      	beq.n	404a <mpu_configure_regions_and_partition.constprop.0+0x26>
			reg_index++;
    40e6:	1c44      	adds	r4, r0, #1
    40e8:	e7e7      	b.n	40ba <mpu_configure_regions_and_partition.constprop.0+0x96>
				regions[i].start - 1);
    40ea:	3b01      	subs	r3, #1
		} else if (reg_last == u_reg_last) {
    40ec:	45ca      	cmp	sl, r9
				mpu_configure_region(reg_index, &regions[i]);
    40ee:	b2e0      	uxtb	r0, r4
		     | (limit & MPU_RLAR_LIMIT_Msk));
    40f0:	f023 031f 	bic.w	r3, r3, #31
	MPU->RNR = rnr;
    40f4:	f8c5 b098 	str.w	fp, [r5, #152]	; 0x98
		} else if (reg_last == u_reg_last) {
    40f8:	d108      	bne.n	410c <mpu_configure_regions_and_partition.constprop.0+0xe8>
	return MPU->RLAR;
    40fa:	f8d5 20a0 	ldr.w	r2, [r5, #160]	; 0xa0
				mpu_configure_region(reg_index, &regions[i]);
    40fe:	4631      	mov	r1, r6
	mpu_set_rlar((mpu_get_rlar() & (~MPU_RLAR_LIMIT_Msk))
    4100:	f002 021f 	and.w	r2, r2, #31
		     | (limit & MPU_RLAR_LIMIT_Msk));
    4104:	4313      	orrs	r3, r2
	MPU->RLAR = rlar;
    4106:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
			reg_index =
    410a:	e7e7      	b.n	40dc <mpu_configure_regions_and_partition.constprop.0+0xb8>
	return MPU->RLAR;
    410c:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
	mpu_set_rlar((mpu_get_rlar() & (~MPU_RLAR_LIMIT_Msk))
    4110:	f001 011f 	and.w	r1, r1, #31
		     | (limit & MPU_RLAR_LIMIT_Msk));
    4114:	430b      	orrs	r3, r1
	MPU->RLAR = rlar;
    4116:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
				mpu_configure_region(reg_index, &regions[i]);
    411a:	4631      	mov	r1, r6
    411c:	f007 fb34 	bl	b788 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    4120:	f110 0f16 	cmn.w	r0, #22
    4124:	d091      	beq.n	404a <mpu_configure_regions_and_partition.constprop.0+0x26>
	MPU->RNR = rnr;
    4126:	f8c5 b098 	str.w	fp, [r5, #152]	; 0x98
	return MPU->RBAR;
    412a:	f8d5 209c 	ldr.w	r2, [r5, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
    412e:	f89d 3008 	ldrb.w	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i].start +
    4132:	f10a 3aff 	add.w	sl, sl, #4294967295
	attr->rbar = mpu_get_rbar() &
    4136:	f362 0304 	bfi	r3, r2, #0, #5
    413a:	f88d 3008 	strb.w	r3, [sp, #8]
	return MPU->RLAR;
    413e:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
    4142:	f89d 2008 	ldrb.w	r2, [sp, #8]
    4146:	085b      	lsrs	r3, r3, #1
    4148:	f363 1247 	bfi	r2, r3, #5, #3
    414c:	f88d 2008 	strb.w	r2, [sp, #8]
			fill_region.base = regions[i].start +
    4150:	e9d6 3200 	ldrd	r3, r2, [r6]
    4154:	4413      	add	r3, r2
    4156:	9300      	str	r3, [sp, #0]
			REGION_LIMIT_ADDR((regions[i].start +
    4158:	f023 031f 	bic.w	r3, r3, #31
			reg_index++;
    415c:	1c41      	adds	r1, r0, #1
			REGION_LIMIT_ADDR((regions[i].start +
    415e:	4453      	add	r3, sl
    4160:	eba3 0309 	sub.w	r3, r3, r9
    4164:	b2c8      	uxtb	r0, r1
    4166:	f023 031f 	bic.w	r3, r3, #31

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
    416a:	2807      	cmp	r0, #7
			fill_region.attr.r_limit =
    416c:	9303      	str	r3, [sp, #12]
    416e:	f63f af6c 	bhi.w	404a <mpu_configure_regions_and_partition.constprop.0+0x26>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    4172:	4669      	mov	r1, sp
    4174:	f7ff ff3c 	bl	3ff0 <region_init>
    4178:	e7b5      	b.n	40e6 <mpu_configure_regions_and_partition.constprop.0+0xc2>
    417a:	bf00      	nop
    417c:	e000ed00 	.word	0xe000ed00

00004180 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    4180:	2205      	movs	r2, #5
    4182:	4b04      	ldr	r3, [pc, #16]	; (4194 <arm_core_mpu_enable+0x14>)
    4184:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    4188:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    418c:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    4190:	4770      	bx	lr
    4192:	bf00      	nop
    4194:	e000ed00 	.word	0xe000ed00

00004198 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    4198:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    419c:	2200      	movs	r2, #0
    419e:	4b02      	ldr	r3, [pc, #8]	; (41a8 <arm_core_mpu_disable+0x10>)
    41a0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    41a4:	4770      	bx	lr
    41a6:	bf00      	nop
    41a8:	e000ed00 	.word	0xe000ed00

000041ac <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    41ac:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    41ae:	4c03      	ldr	r4, [pc, #12]	; (41bc <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    41b0:	7822      	ldrb	r2, [r4, #0]
    41b2:	f7ff ff37 	bl	4024 <mpu_configure_regions_and_partition.constprop.0>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    41b6:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    41b8:	bd10      	pop	{r4, pc}
    41ba:	bf00      	nop
    41bc:	20016393 	.word	0x20016393

000041c0 <arm_core_mpu_mark_areas_for_dynamic_regions>:
 * @brief mark memory areas for dynamic region configuration
 */
void arm_core_mpu_mark_areas_for_dynamic_regions(
	const struct z_arm_mpu_partition dyn_region_areas[],
	const uint8_t dyn_region_areas_num)
{
    41c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    41c4:	4d29      	ldr	r5, [pc, #164]	; (426c <arm_core_mpu_mark_areas_for_dynamic_regions+0xac>)
    41c6:	468a      	mov	sl, r1

/* This internal function marks and stores the configuration of memory areas
 * where dynamic region programming is allowed. Return zero on success, or
 * -EINVAL on error.
 */
static int mpu_mark_areas_for_dynamic_regions(
    41c8:	4606      	mov	r6, r0
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    41ca:	f04f 0800 	mov.w	r8, #0
    41ce:	46ab      	mov	fp, r5
	MPU->RNR = rnr;
    41d0:	4f27      	ldr	r7, [pc, #156]	; (4270 <arm_core_mpu_mark_areas_for_dynamic_regions+0xb0>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    41d2:	45d0      	cmp	r8, sl
    41d4:	da1b      	bge.n	420e <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
		if (dyn_region_areas[i].size == 0U) {
    41d6:	f8d6 9004 	ldr.w	r9, [r6, #4]
    41da:	f1b9 0f00 	cmp.w	r9, #0
    41de:	d03f      	beq.n	4260 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa0>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    41e0:	6831      	ldr	r1, [r6, #0]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    41e2:	4608      	mov	r0, r1
    41e4:	9101      	str	r1, [sp, #4]
    41e6:	f007 fac6 	bl	b776 <arm_cmse_mpu_region_get>
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    41ea:	9901      	ldr	r1, [sp, #4]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    41ec:	4604      	mov	r4, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    41ee:	eb09 0001 	add.w	r0, r9, r1
    41f2:	3801      	subs	r0, #1
    41f4:	f007 fabf 	bl	b776 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    41f8:	4284      	cmp	r4, r0
    41fa:	f04f 0214 	mov.w	r2, #20
    41fe:	4b1d      	ldr	r3, [pc, #116]	; (4274 <arm_core_mpu_mark_areas_for_dynamic_regions+0xb4>)
    4200:	d008      	beq.n	4214 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
		dyn_reg_info[i].index =
    4202:	f06f 0315 	mvn.w	r3, #21
    4206:	fb02 f808 	mul.w	r8, r2, r8
    420a:	f84b 3008 	str.w	r3, [fp, r8]
						 dyn_region_areas_num) == -EINVAL) {

		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
			dyn_region_areas_num);
	}
}
    420e:	b003      	add	sp, #12
    4210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    4214:	f114 0f16 	cmn.w	r4, #22
		dyn_reg_info[i].index =
    4218:	602c      	str	r4, [r5, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
    421a:	d0f8      	beq.n	420e <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    421c:	7819      	ldrb	r1, [r3, #0]
    421e:	42a1      	cmp	r1, r4
    4220:	ddf5      	ble.n	420e <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
	attr->rbar = mpu_get_rbar() &
    4222:	fb02 b008 	mla	r0, r2, r8, fp
	MPU->RNR = rnr;
    4226:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
    422a:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
	return MPU->RBAR;
    422e:	f8d7 409c 	ldr.w	r4, [r7, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
    4232:	f100 0108 	add.w	r1, r0, #8
    4236:	7b00      	ldrb	r0, [r0, #12]
    4238:	f364 0004 	bfi	r0, r4, #0, #5
    423c:	7108      	strb	r0, [r1, #4]
	return MPU->RLAR;
    423e:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
    4242:	790c      	ldrb	r4, [r1, #4]
    4244:	0840      	lsrs	r0, r0, #1
    4246:	f360 1447 	bfi	r4, r0, #5, #3
    424a:	710c      	strb	r4, [r1, #4]
	return MPU->RBAR;
    424c:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
	region_conf->base = mpu_get_rbar() & MPU_RBAR_BASE_Msk;
    4250:	f021 011f 	bic.w	r1, r1, #31
    4254:	6069      	str	r1, [r5, #4]
	return MPU->RLAR;
    4256:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
	region_conf->attr.r_limit = mpu_get_rlar() & MPU_RLAR_LIMIT_Msk;
    425a:	f021 011f 	bic.w	r1, r1, #31
    425e:	6129      	str	r1, [r5, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    4260:	f108 0801 	add.w	r8, r8, #1
    4264:	3514      	adds	r5, #20
    4266:	360c      	adds	r6, #12
    4268:	e7b3      	b.n	41d2 <arm_core_mpu_mark_areas_for_dynamic_regions+0x12>
    426a:	bf00      	nop
    426c:	20013738 	.word	0x20013738
    4270:	e000ed00 	.word	0xe000ed00
    4274:	20016393 	.word	0x20016393

00004278 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    4278:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    427a:	4d0e      	ldr	r5, [pc, #56]	; (42b4 <z_arm_mpu_init+0x3c>)
    427c:	682c      	ldr	r4, [r5, #0]
    427e:	2c08      	cmp	r4, #8
    4280:	d815      	bhi.n	42ae <z_arm_mpu_init+0x36>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    4282:	2000      	movs	r0, #0
	arm_core_mpu_disable();
    4284:	f7ff ff88 	bl	4198 <arm_core_mpu_disable>
	MPU->MAIR0 = mair0;
    4288:	4b0b      	ldr	r3, [pc, #44]	; (42b8 <z_arm_mpu_init+0x40>)
    428a:	4a0c      	ldr	r2, [pc, #48]	; (42bc <z_arm_mpu_init+0x44>)
    428c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    4290:	4284      	cmp	r4, r0
    4292:	d105      	bne.n	42a0 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    4294:	4b0a      	ldr	r3, [pc, #40]	; (42c0 <z_arm_mpu_init+0x48>)
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    4296:	2000      	movs	r0, #0
	static_regions_num = mpu_config.num_regions;
    4298:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    429a:	f7ff ff71 	bl	4180 <arm_core_mpu_enable>
}
    429e:	bd38      	pop	{r3, r4, r5, pc}
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    42a0:	6869      	ldr	r1, [r5, #4]
    42a2:	eb01 1100 	add.w	r1, r1, r0, lsl #4
    42a6:	f7ff fea3 	bl	3ff0 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    42aa:	3001      	adds	r0, #1
    42ac:	e7f0      	b.n	4290 <z_arm_mpu_init+0x18>
		return -1;
    42ae:	f04f 30ff 	mov.w	r0, #4294967295
    42b2:	e7f4      	b.n	429e <z_arm_mpu_init+0x26>
    42b4:	0000e7c0 	.word	0x0000e7c0
    42b8:	e000ed00 	.word	0xe000ed00
    42bc:	0044ffaa 	.word	0x0044ffaa
    42c0:	20016393 	.word	0x20016393

000042c4 <snprintf>:
	return 0; /* indicate keep going so we get the total count */
}

int snprintf(char *ZRESTRICT str, size_t len,
	     const char *ZRESTRICT format, ...)
{
    42c4:	b40c      	push	{r2, r3}
    42c6:	b510      	push	{r4, lr}
    42c8:	b086      	sub	sp, #24

	struct emitter p;
	int     r;
	char    dummy;

	if (len == 0) {
    42ca:	b909      	cbnz	r1, 42d0 <snprintf+0xc>
		str = &dummy; /* write final NUL to dummy, can't change *s */
    42cc:	f10d 000b 	add.w	r0, sp, #11
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
    42d0:	2400      	movs	r4, #0
	}

	p.ptr = str;
	p.len = (int) len;
    42d2:	e9cd 0104 	strd	r0, r1, [sp, #16]

	va_start(vargs, format);
    42d6:	ab09      	add	r3, sp, #36	; 0x24
    42d8:	9a08      	ldr	r2, [sp, #32]
    42da:	9400      	str	r4, [sp, #0]
    42dc:	a904      	add	r1, sp, #16
    42de:	4805      	ldr	r0, [pc, #20]	; (42f4 <snprintf+0x30>)
    42e0:	9303      	str	r3, [sp, #12]
    42e2:	f7fd fa01 	bl	16e8 <z_cbvprintf_impl>
	r = cbvprintf(sprintf_out, (void *) (&p), format, vargs);
	va_end(vargs);

	*(p.ptr) = 0;
    42e6:	9b04      	ldr	r3, [sp, #16]
    42e8:	701c      	strb	r4, [r3, #0]
	return r;
}
    42ea:	b006      	add	sp, #24
    42ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    42f0:	b002      	add	sp, #8
    42f2:	4770      	bx	lr
    42f4:	0000b84b 	.word	0x0000b84b

000042f8 <usbd_evt_put>:
 * @brief Enqueue USBD event.
 *
 * @param Pointer to the previously allocated and filled event structure.
 */
static inline void usbd_evt_put(struct usbd_event *ev)
{
    42f8:	4601      	mov	r1, r0
	k_fifo_put(&usbd_evt_fifo, ev);
    42fa:	4801      	ldr	r0, [pc, #4]	; (4300 <usbd_evt_put+0x8>)
    42fc:	f009 bda7 	b.w	de4e <k_queue_append>
    4300:	20002320 	.word	0x20002320

00004304 <usbd_work_schedule>:
	k_work_submit_to_queue(&usbd_work_queue, &get_usbd_ctx()->usb_work);
    4304:	4901      	ldr	r1, [pc, #4]	; (430c <usbd_work_schedule+0x8>)
    4306:	4802      	ldr	r0, [pc, #8]	; (4310 <usbd_work_schedule+0xc>)
    4308:	f009 bde7 	b.w	deda <k_work_submit_to_queue>
    430c:	20013d74 	.word	0x20013d74
    4310:	200024d0 	.word	0x200024d0

00004314 <endpoint_ctx>:
	uint8_t ep_num = USB_EP_GET_IDX(ep);
    4314:	f000 037f 	and.w	r3, r0, #127	; 0x7f
		if (unlikely(ep_num == NRF_USBD_EPISO_FIRST)) {
    4318:	2b08      	cmp	r3, #8
	if (NRF_USBD_EPIN_CHECK(ep)) {
    431a:	b242      	sxtb	r2, r0
		if (unlikely(ep_num == NRF_USBD_EPISO_FIRST)) {
    431c:	d004      	beq.n	4328 <endpoint_ctx+0x14>
			if (ep_num >= CFG_EPIN_CNT) {
    431e:	f010 0f78 	tst.w	r0, #120	; 0x78
    4322:	d001      	beq.n	4328 <endpoint_ctx+0x14>
		return NULL;
    4324:	2000      	movs	r0, #0
    4326:	4770      	bx	lr
	if (NRF_USBD_EPIN_CHECK(ep)) {
    4328:	2a00      	cmp	r2, #0
	ep_num = NRF_USBD_EP_NR_GET(ep);
    432a:	f000 030f 	and.w	r3, r0, #15
	if (NRF_USBD_EPIN_CHECK(ep)) {
    432e:	f000 0008 	and.w	r0, r0, #8
    4332:	da05      	bge.n	4340 <endpoint_ctx+0x2c>
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    4334:	b958      	cbnz	r0, 434e <endpoint_ctx+0x3a>
			return &ctx->ep_ctx[ep_num];
    4336:	4808      	ldr	r0, [pc, #32]	; (4358 <endpoint_ctx+0x44>)
    4338:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    433c:	304c      	adds	r0, #76	; 0x4c
    433e:	4770      	bx	lr
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    4340:	b938      	cbnz	r0, 4352 <endpoint_ctx+0x3e>
			return &ctx->ep_ctx[CFG_EPIN_CNT +
    4342:	4805      	ldr	r0, [pc, #20]	; (4358 <endpoint_ctx+0x44>)
    4344:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    4348:	f500 70b6 	add.w	r0, r0, #364	; 0x16c
    434c:	4770      	bx	lr
			return &ctx->ep_ctx[EP_ISOIN_INDEX];
    434e:	4803      	ldr	r0, [pc, #12]	; (435c <endpoint_ctx+0x48>)
    4350:	4770      	bx	lr
			return &ctx->ep_ctx[EP_ISOOUT_INDEX];
    4352:	4803      	ldr	r0, [pc, #12]	; (4360 <endpoint_ctx+0x4c>)
}
    4354:	4770      	bx	lr
    4356:	bf00      	nop
    4358:	20013d4c 	.word	0x20013d4c
    435c:	20013e98 	.word	0x20013e98
    4360:	20013fb8 	.word	0x20013fb8

00004364 <usb_init>:
	}
	return 0;
}

static int usb_init(const struct device *arg)
{
    4364:	b513      	push	{r0, r1, r4, lr}
	 * a problem here.
	 */
	(void)nrfx_power_init(&power_config);
	nrfx_power_usbevt_init(&usbevt_config);

	k_work_queue_start(&usbd_work_queue,
    4366:	2400      	movs	r4, #0
	IRQ_CONNECT(USBREGULATOR_IRQn,
    4368:	2200      	movs	r2, #0
    436a:	2101      	movs	r1, #1
    436c:	2037      	movs	r0, #55	; 0x37
    436e:	f7ff fbbb 	bl	3ae8 <z_arm_irq_priority_set>
	irq_enable(USBREGULATOR_IRQn);
    4372:	2037      	movs	r0, #55	; 0x37
    4374:	f7ff fb86 	bl	3a84 <arch_irq_enable>
	(void)nrfx_power_init(&power_config);
    4378:	480a      	ldr	r0, [pc, #40]	; (43a4 <usb_init+0x40>)
    437a:	f003 f97d 	bl	7678 <nrfx_power_init>
	nrfx_power_usbevt_init(&usbevt_config);
    437e:	480a      	ldr	r0, [pc, #40]	; (43a8 <usb_init+0x44>)
    4380:	f004 fbd4 	bl	8b2c <nrfx_usbreg_init>
	k_work_queue_start(&usbd_work_queue,
    4384:	f04f 33ff 	mov.w	r3, #4294967295
    4388:	f44f 6280 	mov.w	r2, #1024	; 0x400
    438c:	4907      	ldr	r1, [pc, #28]	; (43ac <usb_init+0x48>)
    438e:	4808      	ldr	r0, [pc, #32]	; (43b0 <usb_init+0x4c>)
    4390:	9400      	str	r4, [sp, #0]
    4392:	f005 f807 	bl	93a4 <k_work_queue_start>
			   usbd_work_queue_stack,
			   K_KERNEL_STACK_SIZEOF(usbd_work_queue_stack),
			   CONFIG_SYSTEM_WORKQUEUE_PRIORITY, NULL);

	k_work_init(&ctx->usb_work, usbd_work_handler);
    4396:	4907      	ldr	r1, [pc, #28]	; (43b4 <usb_init+0x50>)
    4398:	4807      	ldr	r0, [pc, #28]	; (43b8 <usb_init+0x54>)
    439a:	f009 fd81 	bl	dea0 <k_work_init>

	return 0;
}
    439e:	4620      	mov	r0, r4
    43a0:	b002      	add	sp, #8
    43a2:	bd10      	pop	{r4, pc}
    43a4:	0000ee6a 	.word	0x0000ee6a
    43a8:	0000e7e8 	.word	0x0000e7e8
    43ac:	200567a0 	.word	0x200567a0
    43b0:	200024d0 	.word	0x200024d0
    43b4:	000046f9 	.word	0x000046f9
    43b8:	20013d74 	.word	0x20013d74

000043bc <usbd_evt_get>:
	return z_impl_k_queue_get(queue, timeout);
    43bc:	2200      	movs	r2, #0
    43be:	2300      	movs	r3, #0
    43c0:	4801      	ldr	r0, [pc, #4]	; (43c8 <usbd_evt_get+0xc>)
    43c2:	f004 be93 	b.w	90ec <z_impl_k_queue_get>
    43c6:	bf00      	nop
    43c8:	20002320 	.word	0x20002320

000043cc <usbd_evt_flush>:
{
    43cc:	b510      	push	{r4, lr}
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    43ce:	4c05      	ldr	r4, [pc, #20]	; (43e4 <usbd_evt_flush+0x18>)
		ev = usbd_evt_get();
    43d0:	f7ff fff4 	bl	43bc <usbd_evt_get>
		if (ev) {
    43d4:	b120      	cbz	r0, 43e0 <usbd_evt_flush+0x14>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    43d6:	1d01      	adds	r1, r0, #4
    43d8:	4620      	mov	r0, r4
    43da:	f009 fc7d 	bl	dcd8 <k_mem_slab_free>
	} while (ev != NULL);
    43de:	e7f7      	b.n	43d0 <usbd_evt_flush+0x4>
}
    43e0:	bd10      	pop	{r4, pc}
    43e2:	bf00      	nop
    43e4:	200022a0 	.word	0x200022a0

000043e8 <usbd_evt_alloc>:
{
    43e8:	b507      	push	{r0, r1, r2, lr}
	if (k_mem_slab_alloc(&fifo_elem_slab,
    43ea:	2300      	movs	r3, #0
    43ec:	2200      	movs	r2, #0
    43ee:	480e      	ldr	r0, [pc, #56]	; (4428 <usbd_evt_alloc+0x40>)
    43f0:	a901      	add	r1, sp, #4
    43f2:	f004 fce1 	bl	8db8 <k_mem_slab_alloc>
    43f6:	b190      	cbz	r0, 441e <usbd_evt_alloc+0x36>
		usbd_evt_flush();
    43f8:	f7ff ffe8 	bl	43cc <usbd_evt_flush>
		if (k_mem_slab_alloc(&fifo_elem_slab, (void **)&block.data, K_NO_WAIT)) {
    43fc:	2200      	movs	r2, #0
    43fe:	2300      	movs	r3, #0
    4400:	4809      	ldr	r0, [pc, #36]	; (4428 <usbd_evt_alloc+0x40>)
    4402:	a901      	add	r1, sp, #4
    4404:	f004 fcd8 	bl	8db8 <k_mem_slab_alloc>
    4408:	b938      	cbnz	r0, 441a <usbd_evt_alloc+0x32>
		ev->evt_type = USBD_EVT_REINIT;
    440a:	2304      	movs	r3, #4
		ev = (struct usbd_event *)block.data;
    440c:	9801      	ldr	r0, [sp, #4]
		ev->block = block;
    440e:	6040      	str	r0, [r0, #4]
		ev->evt_type = USBD_EVT_REINIT;
    4410:	7403      	strb	r3, [r0, #16]
		usbd_evt_put(ev);
    4412:	f7ff ff71 	bl	42f8 <usbd_evt_put>
		usbd_work_schedule();
    4416:	f7ff ff75 	bl	4304 <usbd_work_schedule>
		return NULL;
    441a:	2000      	movs	r0, #0
    441c:	e001      	b.n	4422 <usbd_evt_alloc+0x3a>
	ev = (struct usbd_event *)block.data;
    441e:	9801      	ldr	r0, [sp, #4]
	ev->block = block;
    4420:	6040      	str	r0, [r0, #4]
}
    4422:	b003      	add	sp, #12
    4424:	f85d fb04 	ldr.w	pc, [sp], #4
    4428:	200022a0 	.word	0x200022a0

0000442c <submit_dc_power_event>:
{
    442c:	b510      	push	{r4, lr}
    442e:	4604      	mov	r4, r0
	struct usbd_event *ev = usbd_evt_alloc();
    4430:	f7ff ffda 	bl	43e8 <usbd_evt_alloc>
	if (!ev) {
    4434:	b160      	cbz	r0, 4450 <submit_dc_power_event+0x24>
	ev->evt_type = USBD_EVT_POWER;
    4436:	2200      	movs	r2, #0
	ev->evt.pwr_evt.state = state;
    4438:	7204      	strb	r4, [r0, #8]
	ev->evt_type = USBD_EVT_POWER;
    443a:	7402      	strb	r2, [r0, #16]
	usbd_evt_put(ev);
    443c:	f7ff ff5c 	bl	42f8 <usbd_evt_put>
	if (usbd_ctx.attached) {
    4440:	4b04      	ldr	r3, [pc, #16]	; (4454 <submit_dc_power_event+0x28>)
    4442:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    4446:	b11b      	cbz	r3, 4450 <submit_dc_power_event+0x24>
}
    4448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		usbd_work_schedule();
    444c:	f7ff bf5a 	b.w	4304 <usbd_work_schedule>
}
    4450:	bd10      	pop	{r4, pc}
    4452:	bf00      	nop
    4454:	20013d4c 	.word	0x20013d4c

00004458 <usbd_event_transfer_data>:
		endpoint_ctx(p_event->data.eptransfer.ep);
    4458:	7881      	ldrb	r1, [r0, #2]
{
    445a:	b570      	push	{r4, r5, r6, lr}
    445c:	4606      	mov	r6, r0
		endpoint_ctx(p_event->data.eptransfer.ep);
    445e:	4608      	mov	r0, r1
    4460:	f7ff ff58 	bl	4314 <endpoint_ctx>
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    4464:	060b      	lsls	r3, r1, #24
		endpoint_ctx(p_event->data.eptransfer.ep);
    4466:	4604      	mov	r4, r0
		switch (p_event->data.eptransfer.status) {
    4468:	78f5      	ldrb	r5, [r6, #3]
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    446a:	d512      	bpl.n	4492 <usbd_event_transfer_data+0x3a>
		switch (p_event->data.eptransfer.status) {
    446c:	2d00      	cmp	r5, #0
    446e:	d143      	bne.n	44f8 <usbd_event_transfer_data+0xa0>
			struct usbd_event *ev = usbd_evt_alloc();
    4470:	f7ff ffba 	bl	43e8 <usbd_evt_alloc>
			if (!ev) {
    4474:	4603      	mov	r3, r0
    4476:	2800      	cmp	r0, #0
    4478:	d03e      	beq.n	44f8 <usbd_event_transfer_data+0xa0>
			ev->evt_type = USBD_EVT_EP;
    447a:	2201      	movs	r2, #1
			ep_ctx->write_in_progress = false;
    447c:	77a5      	strb	r5, [r4, #30]
			ev->evt_type = USBD_EVT_EP;
    447e:	7402      	strb	r2, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_WRITE_COMPLETE;
    4480:	2203      	movs	r2, #3
    4482:	7302      	strb	r2, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    4484:	609c      	str	r4, [r3, #8]
			usbd_evt_put(ev);
    4486:	f7ff ff37 	bl	42f8 <usbd_evt_put>
}
    448a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			usbd_work_schedule();
    448e:	f7ff bf39 	b.w	4304 <usbd_work_schedule>
		switch (p_event->data.eptransfer.status) {
    4492:	b14d      	cbz	r5, 44a8 <usbd_event_transfer_data+0x50>
    4494:	2d01      	cmp	r5, #1
    4496:	d12f      	bne.n	44f8 <usbd_event_transfer_data+0xa0>
			struct usbd_event *ev = usbd_evt_alloc();
    4498:	f7ff ffa6 	bl	43e8 <usbd_evt_alloc>
			if (!ev) {
    449c:	4603      	mov	r3, r0
    449e:	b358      	cbz	r0, 44f8 <usbd_event_transfer_data+0xa0>
			ep_ctx->read_pending = true;
    44a0:	7765      	strb	r5, [r4, #29]
			ev->evt_type = USBD_EVT_EP;
    44a2:	7405      	strb	r5, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    44a4:	7305      	strb	r5, [r0, #12]
    44a6:	e7ed      	b.n	4484 <usbd_event_transfer_data+0x2c>
			struct usbd_event *ev = usbd_evt_alloc();
    44a8:	f7ff ff9e 	bl	43e8 <usbd_evt_alloc>
			if (!ev) {
    44ac:	b320      	cbz	r0, 44f8 <usbd_event_transfer_data+0xa0>
				p_event->data.eptransfer.ep);
    44ae:	78b2      	ldrb	r2, [r6, #2]

NRF_STATIC_INLINE uint32_t nrf_usbd_ep_amount_get(NRF_USBD_Type const * p_reg, uint8_t ep)
{
    uint32_t ret;

    if (NRF_USBD_EPIN_CHECK(ep))
    44b0:	4b12      	ldr	r3, [pc, #72]	; (44fc <usbd_event_transfer_data+0xa4>)
    44b2:	f012 0f80 	tst.w	r2, #128	; 0x80
    44b6:	f002 0108 	and.w	r1, r2, #8
    44ba:	d011      	beq.n	44e0 <usbd_event_transfer_data+0x88>
    {
        if (NRF_USBD_EPISO_CHECK(ep))
    44bc:	b141      	cbz	r1, 44d0 <usbd_event_transfer_data+0x78>
        {
            ret = p_reg->ISOIN.AMOUNT;
    44be:	f8d3 36a8 	ldr.w	r3, [r3, #1704]	; 0x6a8
			ep_ctx->buf.len = nrf_usbd_ep_amount_get(NRF_USBD,
    44c2:	60e3      	str	r3, [r4, #12]
			ev->evt_type = USBD_EVT_EP;
    44c4:	2301      	movs	r3, #1
    44c6:	7403      	strb	r3, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
    44c8:	2302      	movs	r3, #2
			ev->evt.ep_evt.ep = ep_ctx;
    44ca:	6084      	str	r4, [r0, #8]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
    44cc:	7303      	strb	r3, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    44ce:	e7da      	b.n	4486 <usbd_event_transfer_data+0x2e>
        }
        else
        {
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
            ret = p_reg->EPIN[epnr].AMOUNT;
    44d0:	2114      	movs	r1, #20
    44d2:	f002 020f 	and.w	r2, r2, #15
    44d6:	fb01 3302 	mla	r3, r1, r2, r3
    44da:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    44de:	e7f0      	b.n	44c2 <usbd_event_transfer_data+0x6a>
        }
    }
    else
    {
        if (NRF_USBD_EPISO_CHECK(ep))
    44e0:	b111      	cbz	r1, 44e8 <usbd_event_transfer_data+0x90>
        {
            ret = p_reg->ISOOUT.AMOUNT;
    44e2:	f8d3 37a8 	ldr.w	r3, [r3, #1960]	; 0x7a8
    44e6:	e7ec      	b.n	44c2 <usbd_event_transfer_data+0x6a>
        }
        else
        {
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
            ret = p_reg->EPOUT[epnr].AMOUNT;
    44e8:	2114      	movs	r1, #20
    44ea:	f002 020f 	and.w	r2, r2, #15
    44ee:	fb01 3302 	mla	r3, r1, r2, r3
    44f2:	f8d3 3708 	ldr.w	r3, [r3, #1800]	; 0x708
    44f6:	e7e4      	b.n	44c2 <usbd_event_transfer_data+0x6a>
}
    44f8:	bd70      	pop	{r4, r5, r6, pc}
    44fa:	bf00      	nop
    44fc:	50036000 	.word	0x50036000

00004500 <usb_dc_power_event_handler>:
	switch (event) {
    4500:	2801      	cmp	r0, #1
{
    4502:	b507      	push	{r0, r1, r2, lr}
	switch (event) {
    4504:	d00f      	beq.n	4526 <usb_dc_power_event_handler+0x26>
    4506:	2802      	cmp	r0, #2
    4508:	d00e      	beq.n	4528 <usb_dc_power_event_handler+0x28>
    450a:	b948      	cbnz	r0, 4520 <usb_dc_power_event_handler+0x20>
	z_impl_k_timer_start(timer, duration, period);
    450c:	2200      	movs	r2, #0
    450e:	2300      	movs	r3, #0
    4510:	4808      	ldr	r0, [pc, #32]	; (4534 <usb_dc_power_event_handler+0x34>)
    4512:	e9cd 2300 	strd	r2, r3, [sp]
    4516:	f645 129a 	movw	r2, #22938	; 0x599a
    451a:	2300      	movs	r3, #0
    451c:	f005 fbbc 	bl	9c98 <z_impl_k_timer_start>
}
    4520:	b003      	add	sp, #12
    4522:	f85d fb04 	ldr.w	pc, [sp], #4
	switch (event) {
    4526:	2000      	movs	r0, #0
}
    4528:	b003      	add	sp, #12
    452a:	f85d eb04 	ldr.w	lr, [sp], #4
	submit_dc_power_event(new_state);
    452e:	f7ff bf7d 	b.w	442c <submit_dc_power_event>
    4532:	bf00      	nop
    4534:	20002268 	.word	0x20002268

00004538 <hfxo_stop.constprop.0.isra.0>:
    4538:	2200      	movs	r2, #0
static int hfxo_stop(struct nrf_usbd_ctx *ctx)
    453a:	b510      	push	{r4, lr}
    453c:	490c      	ldr	r1, [pc, #48]	; (4570 <hfxo_stop.constprop.0.isra.0+0x38>)
    453e:	f101 0320 	add.w	r3, r1, #32
    4542:	e8d3 0fef 	ldaex	r0, [r3]
    4546:	2801      	cmp	r0, #1
    4548:	d103      	bne.n	4552 <hfxo_stop.constprop.0.isra.0+0x1a>
    454a:	e8c3 2fe4 	stlex	r4, r2, [r3]
    454e:	2c00      	cmp	r4, #0
    4550:	d1f7      	bne.n	4542 <hfxo_stop.constprop.0.isra.0+0xa>
	if (atomic_cas(&ctx->clk_requested, 1, 0)) {
    4552:	d10b      	bne.n	456c <hfxo_stop.constprop.0.isra.0+0x34>
		return onoff_cancel_or_release(ctx->hfxo_mgr, &ctx->hfxo_cli);
    4554:	69cc      	ldr	r4, [r1, #28]
 * @retval negative other errors produced by onoff_release().
 */
static inline int onoff_cancel_or_release(struct onoff_manager *mgr,
					  struct onoff_client *cli)
{
	int rv = onoff_cancel(mgr, cli);
    4556:	310c      	adds	r1, #12
    4558:	4620      	mov	r0, r4
    455a:	f006 f8a2 	bl	a6a2 <onoff_cancel>

	if (rv == -EALREADY) {
    455e:	3078      	adds	r0, #120	; 0x78
    4560:	d104      	bne.n	456c <hfxo_stop.constprop.0.isra.0+0x34>
		rv = onoff_release(mgr);
    4562:	4620      	mov	r0, r4
}
    4564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4568:	f006 b876 	b.w	a658 <onoff_release>
    456c:	bd10      	pop	{r4, pc}
    456e:	bf00      	nop
    4570:	20013d4c 	.word	0x20013d4c

00004574 <usbd_event_handler>:
{
    4574:	b5f0      	push	{r4, r5, r6, r7, lr}
    4576:	4606      	mov	r6, r0
    4578:	b089      	sub	sp, #36	; 0x24
	struct usbd_event evt = {0};
    457a:	2214      	movs	r2, #20
    457c:	2100      	movs	r1, #0
    457e:	a803      	add	r0, sp, #12
    4580:	f007 f95a 	bl	b838 <memset>
	switch (p_event->type) {
    4584:	7833      	ldrb	r3, [r6, #0]
    4586:	3b01      	subs	r3, #1
    4588:	2b05      	cmp	r3, #5
    458a:	d821      	bhi.n	45d0 <usbd_event_handler+0x5c>
    458c:	e8df f003 	tbb	[pc, r3]
    4590:	1414037a 	.word	0x1414037a
    4594:	166a      	.short	0x166a
		evt.evt.pwr_evt.state = USBD_SUSPENDED;
    4596:	2303      	movs	r3, #3
		evt.evt_type = USBD_EVT_POWER;
    4598:	2400      	movs	r4, #0
		evt.evt.pwr_evt.state = USBD_RESUMED;
    459a:	f88d 3014 	strb.w	r3, [sp, #20]
		ev = usbd_evt_alloc();
    459e:	f7ff ff23 	bl	43e8 <usbd_evt_alloc>
		if (!ev) {
    45a2:	4603      	mov	r3, r0
    45a4:	b1a0      	cbz	r0, 45d0 <usbd_event_handler+0x5c>
		ev->evt = evt.evt;
    45a6:	f100 0208 	add.w	r2, r0, #8
		ev->evt_type = evt.evt_type;
    45aa:	7404      	strb	r4, [r0, #16]
		ev->evt = evt.evt;
    45ac:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
    45b0:	e882 0003 	stmia.w	r2, {r0, r1}
		usbd_evt_put(ev);
    45b4:	4618      	mov	r0, r3
    45b6:	e01d      	b.n	45f4 <usbd_event_handler+0x80>
		evt.evt.pwr_evt.state = USBD_RESUMED;
    45b8:	2304      	movs	r3, #4
    45ba:	e7ed      	b.n	4598 <usbd_event_handler+0x24>
		ep_ctx = endpoint_ctx(p_event->data.eptransfer.ep);
    45bc:	78b1      	ldrb	r1, [r6, #2]
    45be:	4608      	mov	r0, r1
    45c0:	f7ff fea8 	bl	4314 <endpoint_ctx>
		switch (ep_ctx->cfg.type) {
    45c4:	7a83      	ldrb	r3, [r0, #10]
		ep_ctx = endpoint_ctx(p_event->data.eptransfer.ep);
    45c6:	4604      	mov	r4, r0
		switch (ep_ctx->cfg.type) {
    45c8:	b123      	cbz	r3, 45d4 <usbd_event_handler+0x60>
    45ca:	3b01      	subs	r3, #1
    45cc:	2b02      	cmp	r3, #2
    45ce:	d943      	bls.n	4658 <usbd_event_handler+0xe4>
}
    45d0:	b009      	add	sp, #36	; 0x24
    45d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    45d4:	060b      	lsls	r3, r1, #24
		switch (p_event->data.eptransfer.status) {
    45d6:	78f5      	ldrb	r5, [r6, #3]
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    45d8:	d513      	bpl.n	4602 <usbd_event_handler+0x8e>
		switch (p_event->data.eptransfer.status) {
    45da:	2d00      	cmp	r5, #0
    45dc:	d1f8      	bne.n	45d0 <usbd_event_handler+0x5c>
			struct usbd_event *ev = usbd_evt_alloc();
    45de:	f7ff ff03 	bl	43e8 <usbd_evt_alloc>
			if (!ev) {
    45e2:	4603      	mov	r3, r0
    45e4:	2800      	cmp	r0, #0
    45e6:	d0f3      	beq.n	45d0 <usbd_event_handler+0x5c>
			ev->evt_type = USBD_EVT_EP;
    45e8:	2201      	movs	r2, #1
			ep_ctx->write_in_progress = false;
    45ea:	77a5      	strb	r5, [r4, #30]
			ev->evt_type = USBD_EVT_EP;
    45ec:	7402      	strb	r2, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_WRITE_COMPLETE;
    45ee:	2203      	movs	r2, #3
    45f0:	7302      	strb	r2, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    45f2:	609c      	str	r4, [r3, #8]
		usbd_evt_put(ev);
    45f4:	f7ff fe80 	bl	42f8 <usbd_evt_put>
}
    45f8:	b009      	add	sp, #36	; 0x24
    45fa:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		usbd_work_schedule();
    45fe:	f7ff be81 	b.w	4304 <usbd_work_schedule>
		switch (p_event->data.eptransfer.status) {
    4602:	b155      	cbz	r5, 461a <usbd_event_handler+0xa6>
    4604:	2d01      	cmp	r5, #1
    4606:	d1e3      	bne.n	45d0 <usbd_event_handler+0x5c>
			struct usbd_event *ev = usbd_evt_alloc();
    4608:	f7ff feee 	bl	43e8 <usbd_evt_alloc>
			if (!ev) {
    460c:	4603      	mov	r3, r0
    460e:	2800      	cmp	r0, #0
    4610:	d0de      	beq.n	45d0 <usbd_event_handler+0x5c>
			ep_ctx->read_pending = true;
    4612:	7765      	strb	r5, [r4, #29]
			ev->evt_type = USBD_EVT_EP;
    4614:	7405      	strb	r5, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    4616:	7305      	strb	r5, [r0, #12]
    4618:	e7eb      	b.n	45f2 <usbd_event_handler+0x7e>
			struct usbd_event *ev = usbd_evt_alloc();
    461a:	f7ff fee5 	bl	43e8 <usbd_evt_alloc>
			if (!ev) {
    461e:	4607      	mov	r7, r0
    4620:	2800      	cmp	r0, #0
    4622:	d0d5      	beq.n	45d0 <usbd_event_handler+0x5c>
			ev->evt_type = USBD_EVT_EP;
    4624:	2301      	movs	r3, #1
    4626:	7403      	strb	r3, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
    4628:	2302      	movs	r3, #2
			ev->evt.ep_evt.ep = ep_ctx;
    462a:	6084      	str	r4, [r0, #8]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
    462c:	7303      	strb	r3, [r0, #12]
			err_code = nrfx_usbd_ep_status_get(
    462e:	f104 010c 	add.w	r1, r4, #12
    4632:	78b0      	ldrb	r0, [r6, #2]
    4634:	f009 fad1 	bl	dbda <nrfx_usbd_ep_status_get>
			if (ctx->ctrl_read_len > ep_ctx->buf.len) {
    4638:	4a13      	ldr	r2, [pc, #76]	; (4688 <usbd_event_handler+0x114>)
    463a:	68e1      	ldr	r1, [r4, #12]
    463c:	f8b2 328c 	ldrh.w	r3, [r2, #652]	; 0x28c
    4640:	428b      	cmp	r3, r1
    4642:	d906      	bls.n	4652 <usbd_event_handler+0xde>
				ctx->ctrl_read_len -= ep_ctx->buf.len;
    4644:	1a5b      	subs	r3, r3, r1
    4646:	f8a2 328c 	strh.w	r3, [r2, #652]	; 0x28c
				nrfx_usbd_setup_data_clear();
    464a:	f003 ffcf 	bl	85ec <nrfx_usbd_setup_data_clear>
			usbd_evt_put(ev);
    464e:	4638      	mov	r0, r7
    4650:	e7d0      	b.n	45f4 <usbd_event_handler+0x80>
				ctx->ctrl_read_len = 0U;
    4652:	f8a2 528c 	strh.w	r5, [r2, #652]	; 0x28c
    4656:	e7fa      	b.n	464e <usbd_event_handler+0xda>
			usbd_event_transfer_data(p_event);
    4658:	4630      	mov	r0, r6
}
    465a:	b009      	add	sp, #36	; 0x24
    465c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			usbd_event_transfer_data(p_event);
    4660:	f7ff befa 	b.w	4458 <usbd_event_transfer_data>
		nrfx_usbd_setup_get(&drv_setup);
    4664:	a801      	add	r0, sp, #4
    4666:	f003 ff9b 	bl	85a0 <nrfx_usbd_setup_get>
		if ((drv_setup.bRequest != USB_SREQ_SET_ADDRESS)
    466a:	f89d 3005 	ldrb.w	r3, [sp, #5]
    466e:	2b05      	cmp	r3, #5
    4670:	d104      	bne.n	467c <usbd_event_handler+0x108>
		    || (USB_REQTYPE_GET_TYPE(drv_setup.bmRequestType)
    4672:	f89d 3004 	ldrb.w	r3, [sp, #4]
    4676:	f013 0f60 	tst.w	r3, #96	; 0x60
    467a:	d0a9      	beq.n	45d0 <usbd_event_handler+0x5c>
			evt.evt.ep_evt.ep = ep_ctx;
    467c:	4b03      	ldr	r3, [pc, #12]	; (468c <usbd_event_handler+0x118>)
			evt.evt_type = USBD_EVT_EP;
    467e:	2401      	movs	r4, #1
			evt.evt.ep_evt.ep = ep_ctx;
    4680:	9305      	str	r3, [sp, #20]
	if (put_evt) {
    4682:	e78c      	b.n	459e <usbd_event_handler+0x2a>
	switch (p_event->type) {
    4684:	2402      	movs	r4, #2
    4686:	e78a      	b.n	459e <usbd_event_handler+0x2a>
    4688:	20013d4c 	.word	0x20013d4c
    468c:	20013eb8 	.word	0x20013eb8

00004690 <eps_ctx_init>:
{
    4690:	b538      	push	{r3, r4, r5, lr}
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    4692:	2400      	movs	r4, #0
	return endpoint_ctx(NRF_USBD_EPIN(ep));
    4694:	f064 007f 	orn	r0, r4, #127	; 0x7f
    4698:	b2c0      	uxtb	r0, r0
    469a:	f7ff fe3b 	bl	4314 <endpoint_ctx>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    469e:	3401      	adds	r4, #1
		ep_ctx_reset(ep_ctx);
    46a0:	f007 f8e2 	bl	b868 <ep_ctx_reset>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    46a4:	2c08      	cmp	r4, #8
    46a6:	d1f5      	bne.n	4694 <eps_ctx_init+0x4>
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    46a8:	2400      	movs	r4, #0
    46aa:	4d0f      	ldr	r5, [pc, #60]	; (46e8 <eps_ctx_init+0x58>)
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
    46ac:	b2e0      	uxtb	r0, r4
    46ae:	f7ff fe31 	bl	4314 <endpoint_ctx>
		if (!ep_ctx->buf.block.data) {
    46b2:	6903      	ldr	r3, [r0, #16]
    46b4:	b903      	cbnz	r3, 46b8 <eps_ctx_init+0x28>
			ep_ctx->buf.block.data = ep_out_bufs[i];
    46b6:	6105      	str	r5, [r0, #16]
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    46b8:	3401      	adds	r4, #1
		ep_ctx_reset(ep_ctx);
    46ba:	f007 f8d5 	bl	b868 <ep_ctx_reset>
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    46be:	2c08      	cmp	r4, #8
    46c0:	f105 0540 	add.w	r5, r5, #64	; 0x40
    46c4:	d1f2      	bne.n	46ac <eps_ctx_init+0x1c>
		ep_ctx_reset(ep_ctx);
    46c6:	4c09      	ldr	r4, [pc, #36]	; (46ec <eps_ctx_init+0x5c>)
    46c8:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
    46cc:	f007 f8cc 	bl	b868 <ep_ctx_reset>
		if (!ep_ctx->buf.block.data) {
    46d0:	f8d4 327c 	ldr.w	r3, [r4, #636]	; 0x27c
    46d4:	b913      	cbnz	r3, 46dc <eps_ctx_init+0x4c>
			ep_ctx->buf.block.data = ep_isoout_bufs[0];
    46d6:	4b06      	ldr	r3, [pc, #24]	; (46f0 <eps_ctx_init+0x60>)
    46d8:	f8c4 327c 	str.w	r3, [r4, #636]	; 0x27c
		ep_ctx_reset(ep_ctx);
    46dc:	4805      	ldr	r0, [pc, #20]	; (46f4 <eps_ctx_init+0x64>)
    46de:	f007 f8c3 	bl	b868 <ep_ctx_reset>
}
    46e2:	2000      	movs	r0, #0
    46e4:	bd38      	pop	{r3, r4, r5, pc}
    46e6:	bf00      	nop
    46e8:	20013b4c 	.word	0x20013b4c
    46ec:	20013d4c 	.word	0x20013d4c
    46f0:	2001374c 	.word	0x2001374c
    46f4:	20013fb8 	.word	0x20013fb8

000046f8 <usbd_work_handler>:
{
    46f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    46fc:	4607      	mov	r7, r0
	return get_usbd_ctx()->ready;
    46fe:	4cae      	ldr	r4, [pc, #696]	; (49b8 <usbd_work_handler+0x2c0>)
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    4700:	f8df 82b8 	ldr.w	r8, [pc, #696]	; 49bc <usbd_work_handler+0x2c4>
{
    4704:	b085      	sub	sp, #20
	while ((ev = usbd_evt_get()) != NULL) {
    4706:	f7ff fe59 	bl	43bc <usbd_evt_get>
    470a:	b910      	cbnz	r0, 4712 <usbd_work_handler+0x1a>
}
    470c:	b005      	add	sp, #20
    470e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return get_usbd_ctx()->ready;
    4712:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
		if (!dev_ready() && ev->evt_type != USBD_EVT_POWER) {
    4716:	7c02      	ldrb	r2, [r0, #16]
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    4718:	f100 0904 	add.w	r9, r0, #4
		if (!dev_ready() && ev->evt_type != USBD_EVT_POWER) {
    471c:	b93b      	cbnz	r3, 472e <usbd_work_handler+0x36>
    471e:	2a00      	cmp	r2, #0
    4720:	f000 8086 	beq.w	4830 <usbd_work_handler+0x138>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    4724:	4649      	mov	r1, r9
    4726:	4640      	mov	r0, r8
    4728:	f009 fad6 	bl	dcd8 <k_mem_slab_free>
}
    472c:	e7eb      	b.n	4706 <usbd_work_handler+0xe>
		switch (ev->evt_type) {
    472e:	2a04      	cmp	r2, #4
    4730:	d8f8      	bhi.n	4724 <usbd_work_handler+0x2c>
    4732:	e8df f012 	tbh	[pc, r2, lsl #1]
    4736:	007d      	.short	0x007d
    4738:	00ff0005 	.word	0x00ff0005
    473c:	01300115 	.word	0x01300115
	switch (ep_evt->evt_type) {
    4740:	7b03      	ldrb	r3, [r0, #12]
	struct nrf_usbd_ep_ctx *ep_ctx = ep_evt->ep;
    4742:	6885      	ldr	r5, [r0, #8]
	switch (ep_evt->evt_type) {
    4744:	2b03      	cmp	r3, #3
    4746:	d8ed      	bhi.n	4724 <usbd_work_handler+0x2c>
    4748:	e8df f003 	tbb	[pc, r3]
    474c:	5f5a3d02 	.word	0x5f5a3d02
	usbd_setup = (struct usb_setup_packet *)ep_ctx->buf.data;
    4750:	696e      	ldr	r6, [r5, #20]
	memset(usbd_setup, 0, sizeof(struct usb_setup_packet));
    4752:	2208      	movs	r2, #8
    4754:	2100      	movs	r1, #0
    4756:	4630      	mov	r0, r6
    4758:	f007 f86e 	bl	b838 <memset>
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    475c:	4b98      	ldr	r3, [pc, #608]	; (49c0 <usbd_work_handler+0x2c8>)
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    475e:	4899      	ldr	r0, [pc, #612]	; (49c4 <usbd_work_handler+0x2cc>)
    4760:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
    4764:	7032      	strb	r2, [r6, #0]
    return (uint8_t)(p_reg->BREQUEST);
    4766:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
    476a:	7072      	strb	r2, [r6, #1]
    const uint16_t val = p_reg->WVALUEL;
    476c:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
    return (uint16_t)(val | ((p_reg->WVALUEH) << 8));
    4770:	f8d3 148c 	ldr.w	r1, [r3, #1164]	; 0x48c
    4774:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	usbd_setup->wValue = nrf_usbd_setup_wvalue_get(NRF_USBD);
    4778:	8072      	strh	r2, [r6, #2]
    const uint16_t val = p_reg->WINDEXL;
    477a:	f8d3 2490 	ldr.w	r2, [r3, #1168]	; 0x490
    return (uint16_t)(val | ((p_reg->WINDEXH) << 8));
    477e:	f8d3 1494 	ldr.w	r1, [r3, #1172]	; 0x494
    4782:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	usbd_setup->wIndex = nrf_usbd_setup_windex_get(NRF_USBD);
    4786:	80b2      	strh	r2, [r6, #4]
    const uint16_t val = p_reg->WLENGTHL;
    4788:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
    return (uint16_t)(val | ((p_reg->WLENGTHH) << 8));
    478c:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    4790:	4631      	mov	r1, r6
    4792:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
	ep_ctx->buf.len = sizeof(struct usb_setup_packet);
    4796:	2208      	movs	r2, #8
	usbd_setup->wLength = nrf_usbd_setup_wlength_get(NRF_USBD);
    4798:	80f3      	strh	r3, [r6, #6]
	ep_ctx->buf.len = sizeof(struct usb_setup_packet);
    479a:	60ea      	str	r2, [r5, #12]
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    479c:	f007 f841 	bl	b822 <memcpy>
	ep_ctx->cfg.cb(ep_ctx->cfg.addr, USB_DC_EP_SETUP);
    47a0:	682b      	ldr	r3, [r5, #0]
    47a2:	2100      	movs	r1, #0
    47a4:	7a68      	ldrb	r0, [r5, #9]
    47a6:	4798      	blx	r3
	if (usb_reqtype_is_to_device(usbd_setup) && usbd_setup->wLength) {
    47a8:	f996 3000 	ldrsb.w	r3, [r6]
    47ac:	2b00      	cmp	r3, #0
    47ae:	db06      	blt.n	47be <usbd_work_handler+0xc6>
    47b0:	88f3      	ldrh	r3, [r6, #6]
    47b2:	b123      	cbz	r3, 47be <usbd_work_handler+0xc6>
		ctx->ctrl_read_len = usbd_setup->wLength;
    47b4:	f8a4 328c 	strh.w	r3, [r4, #652]	; 0x28c
		nrfx_usbd_setup_data_clear();
    47b8:	f003 ff18 	bl	85ec <nrfx_usbd_setup_data_clear>
    47bc:	e7b2      	b.n	4724 <usbd_work_handler+0x2c>
		ctx->ctrl_read_len = 0U;
    47be:	2300      	movs	r3, #0
    47c0:	f8a4 328c 	strh.w	r3, [r4, #652]	; 0x28c
    47c4:	e7ae      	b.n	4724 <usbd_work_handler+0x2c>
	if (!ep_ctx->read_pending) {
    47c6:	7f6b      	ldrb	r3, [r5, #29]
    47c8:	2b00      	cmp	r3, #0
    47ca:	d0ab      	beq.n	4724 <usbd_work_handler+0x2c>
	if (!ep_ctx->read_complete) {
    47cc:	7f2b      	ldrb	r3, [r5, #28]
    47ce:	2b00      	cmp	r3, #0
    47d0:	d0a8      	beq.n	4724 <usbd_work_handler+0x2c>
	ep_ctx->read_pending = false;
    47d2:	2600      	movs	r6, #0
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    47d4:	f04f 32ff 	mov.w	r2, #4294967295
	ep_ctx->read_pending = false;
    47d8:	776e      	strb	r6, [r5, #29]
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    47da:	f04f 33ff 	mov.w	r3, #4294967295
    47de:	487a      	ldr	r0, [pc, #488]	; (49c8 <usbd_work_handler+0x2d0>)
	ep_ctx->read_complete = false;
    47e0:	772e      	strb	r6, [r5, #28]
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    47e2:	f007 f857 	bl	b894 <k_mutex_lock.constprop.0.isra.0>
	NRFX_USBD_TRANSFER_OUT(transfer, ep_ctx->buf.data,
    47e6:	696b      	ldr	r3, [r5, #20]
	nrfx_err_t err = nrfx_usbd_ep_transfer(
    47e8:	a901      	add	r1, sp, #4
	NRFX_USBD_TRANSFER_OUT(transfer, ep_ctx->buf.data,
    47ea:	9301      	str	r3, [sp, #4]
    47ec:	686b      	ldr	r3, [r5, #4]
    47ee:	e9cd 3602 	strd	r3, r6, [sp, #8]
	nrfx_err_t err = nrfx_usbd_ep_transfer(
    47f2:	7a68      	ldrb	r0, [r5, #9]
    47f4:	f003 fd0a 	bl	820c <nrfx_usbd_ep_transfer>
	k_mutex_unlock(&ctx->drv_lock);
    47f8:	4873      	ldr	r0, [pc, #460]	; (49c8 <usbd_work_handler+0x2d0>)
    47fa:	f007 f84d 	bl	b898 <k_mutex_unlock.isra.0>
    47fe:	e791      	b.n	4724 <usbd_work_handler+0x2c>
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    4800:	2101      	movs	r1, #1
    4802:	682b      	ldr	r3, [r5, #0]
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    4804:	7a68      	ldrb	r0, [r5, #9]
    4806:	4798      	blx	r3
		break;
    4808:	e78c      	b.n	4724 <usbd_work_handler+0x2c>
		if (ep_ctx->cfg.type == USB_DC_EP_CONTROL &&
    480a:	7aab      	ldrb	r3, [r5, #10]
    480c:	b96b      	cbnz	r3, 482a <usbd_work_handler+0x132>
    480e:	7feb      	ldrb	r3, [r5, #31]
    4810:	b95b      	cbnz	r3, 482a <usbd_work_handler+0x132>
			k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4812:	486d      	ldr	r0, [pc, #436]	; (49c8 <usbd_work_handler+0x2d0>)
    4814:	f04f 32ff 	mov.w	r2, #4294967295
    4818:	f04f 33ff 	mov.w	r3, #4294967295
    481c:	f007 f83a 	bl	b894 <k_mutex_lock.constprop.0.isra.0>
			nrfx_usbd_setup_clear();
    4820:	f003 ff18 	bl	8654 <nrfx_usbd_setup_clear>
			k_mutex_unlock(&ctx->drv_lock);
    4824:	4868      	ldr	r0, [pc, #416]	; (49c8 <usbd_work_handler+0x2d0>)
    4826:	f007 f837 	bl	b898 <k_mutex_unlock.isra.0>
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    482a:	2102      	movs	r1, #2
    482c:	682b      	ldr	r3, [r5, #0]
    482e:	e7e9      	b.n	4804 <usbd_work_handler+0x10c>
	switch (pwr_evt->state) {
    4830:	7a02      	ldrb	r2, [r0, #8]
    4832:	2a04      	cmp	r2, #4
    4834:	f63f af76 	bhi.w	4724 <usbd_work_handler+0x2c>
    4838:	e8df f002 	tbb	[pc, r2]
    483c:	65210357 	.word	0x65210357
    4840:	71          	.byte	0x71
    4841:	00          	.byte	0x00
		if (!nrfx_usbd_is_enabled()) {
    4842:	f003 fc93 	bl	816c <nrfx_usbd_is_enabled>
    4846:	4605      	mov	r5, r0
    4848:	2800      	cmp	r0, #0
    484a:	f47f af6b 	bne.w	4724 <usbd_work_handler+0x2c>
			nrfx_usbd_enable();
    484e:	f003 fc31 	bl	80b4 <nrfx_usbd_enable>
    4852:	2301      	movs	r3, #1
    4854:	495d      	ldr	r1, [pc, #372]	; (49cc <usbd_work_handler+0x2d4>)
    4856:	e8d1 2fef 	ldaex	r2, [r1]
    485a:	2a00      	cmp	r2, #0
    485c:	d103      	bne.n	4866 <usbd_work_handler+0x16e>
    485e:	e8c1 3fe0 	stlex	r0, r3, [r1]
    4862:	2800      	cmp	r0, #0
    4864:	d1f7      	bne.n	4856 <usbd_work_handler+0x15e>
	if (atomic_cas(&ctx->clk_requested, 0, 1)) {
    4866:	f47f af5d 	bne.w	4724 <usbd_work_handler+0x2c>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    486a:	f841 5c10 	str.w	r5, [r1, #-16]
    486e:	f841 5c08 	str.w	r5, [r1, #-8]
		return onoff_request(ctx->hfxo_mgr, &ctx->hfxo_cli);
    4872:	69e0      	ldr	r0, [r4, #28]
    4874:	3914      	subs	r1, #20
    4876:	6163      	str	r3, [r4, #20]
    4878:	f005 fea5 	bl	a5c6 <onoff_request>
    487c:	e752      	b.n	4724 <usbd_work_handler+0x2c>
	switch (pwr_evt->state) {
    487e:	2500      	movs	r5, #0
	return endpoint_ctx(NRF_USBD_EPIN(ep));
    4880:	f065 007f 	orn	r0, r5, #127	; 0x7f
    4884:	b2c0      	uxtb	r0, r0
    4886:	f7ff fd45 	bl	4314 <endpoint_ctx>
		if (ep_ctx->cfg.en) {
    488a:	7a03      	ldrb	r3, [r0, #8]
    488c:	b113      	cbz	r3, 4894 <usbd_work_handler+0x19c>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    488e:	7a40      	ldrb	r0, [r0, #9]
    4890:	f004 f8ca 	bl	8a28 <nrfx_usbd_ep_enable>
	for (i = 0; i < CFG_EPIN_CNT; i++) {
    4894:	3501      	adds	r5, #1
    4896:	2d08      	cmp	r5, #8
    4898:	d1f2      	bne.n	4880 <usbd_work_handler+0x188>
		if (ep_ctx->cfg.en) {
    489a:	f894 3154 	ldrb.w	r3, [r4, #340]	; 0x154
    489e:	b11b      	cbz	r3, 48a8 <usbd_work_handler+0x1b0>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    48a0:	f894 0155 	ldrb.w	r0, [r4, #341]	; 0x155
    48a4:	f004 f8c0 	bl	8a28 <nrfx_usbd_ep_enable>
	switch (pwr_evt->state) {
    48a8:	2500      	movs	r5, #0
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
    48aa:	b2e8      	uxtb	r0, r5
    48ac:	f7ff fd32 	bl	4314 <endpoint_ctx>
		if (ep_ctx->cfg.en) {
    48b0:	7a03      	ldrb	r3, [r0, #8]
    48b2:	b113      	cbz	r3, 48ba <usbd_work_handler+0x1c2>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    48b4:	7a40      	ldrb	r0, [r0, #9]
    48b6:	f004 f8b7 	bl	8a28 <nrfx_usbd_ep_enable>
	for (i = 0; i < CFG_EPOUT_CNT; i++) {
    48ba:	3501      	adds	r5, #1
    48bc:	2d08      	cmp	r5, #8
    48be:	d1f4      	bne.n	48aa <usbd_work_handler+0x1b2>
		if (ep_ctx->cfg.en) {
    48c0:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
    48c4:	b11b      	cbz	r3, 48ce <usbd_work_handler+0x1d6>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    48c6:	f894 0275 	ldrb.w	r0, [r4, #629]	; 0x275
    48ca:	f004 f8ad 	bl	8a28 <nrfx_usbd_ep_enable>
		nrfx_usbd_start(true);
    48ce:	2001      	movs	r0, #1
    48d0:	f003 fc26 	bl	8120 <nrfx_usbd_start>
		ctx->ready = true;
    48d4:	2301      	movs	r3, #1
    48d6:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
		if (ctx->status_cb) {
    48da:	6823      	ldr	r3, [r4, #0]
    48dc:	2b00      	cmp	r3, #0
    48de:	f43f af21 	beq.w	4724 <usbd_work_handler+0x2c>
			ctx->status_cb(USB_DC_CONNECTED, NULL);
    48e2:	2100      	movs	r1, #0
    48e4:	2002      	movs	r0, #2
				ctx->status_cb(USB_DC_SOF, NULL);
    48e6:	4798      	blx	r3
    48e8:	e71c      	b.n	4724 <usbd_work_handler+0x2c>
		ctx->ready = false;
    48ea:	2500      	movs	r5, #0
    48ec:	f884 5025 	strb.w	r5, [r4, #37]	; 0x25
		nrfx_usbd_disable();
    48f0:	f004 f828 	bl	8944 <nrfx_usbd_disable>
		err = hfxo_stop(ctx);
    48f4:	f7ff fe20 	bl	4538 <hfxo_stop.constprop.0.isra.0>
		if (ctx->status_cb) {
    48f8:	6823      	ldr	r3, [r4, #0]
    48fa:	2b00      	cmp	r3, #0
    48fc:	f43f af12 	beq.w	4724 <usbd_work_handler+0x2c>
			ctx->status_cb(USB_DC_DISCONNECTED, NULL);
    4900:	4629      	mov	r1, r5
    4902:	2004      	movs	r0, #4
    4904:	e7ef      	b.n	48e6 <usbd_work_handler+0x1ee>
		if (dev_ready()) {
    4906:	2b00      	cmp	r3, #0
    4908:	f43f af0c 	beq.w	4724 <usbd_work_handler+0x2c>
			nrfx_usbd_suspend();
    490c:	f004 f834 	bl	8978 <nrfx_usbd_suspend>
			if (ctx->status_cb) {
    4910:	6823      	ldr	r3, [r4, #0]
    4912:	2b00      	cmp	r3, #0
    4914:	f43f af06 	beq.w	4724 <usbd_work_handler+0x2c>
				ctx->status_cb(USB_DC_SUSPEND, NULL);
    4918:	2100      	movs	r1, #0
    491a:	2005      	movs	r0, #5
    491c:	e7e3      	b.n	48e6 <usbd_work_handler+0x1ee>
		if (ctx->status_cb && dev_ready()) {
    491e:	6822      	ldr	r2, [r4, #0]
    4920:	2a00      	cmp	r2, #0
    4922:	f43f aeff 	beq.w	4724 <usbd_work_handler+0x2c>
    4926:	2b00      	cmp	r3, #0
    4928:	f43f aefc 	beq.w	4724 <usbd_work_handler+0x2c>
			ctx->status_cb(USB_DC_RESUME, NULL);
    492c:	2100      	movs	r1, #0
    492e:	2006      	movs	r0, #6
    4930:	4790      	blx	r2
    4932:	e6f7      	b.n	4724 <usbd_work_handler+0x2c>
			k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4934:	f107 0510 	add.w	r5, r7, #16
    4938:	f04f 33ff 	mov.w	r3, #4294967295
    493c:	f04f 32ff 	mov.w	r2, #4294967295
    4940:	4628      	mov	r0, r5
    4942:	f006 ffa7 	bl	b894 <k_mutex_lock.constprop.0.isra.0>
			eps_ctx_init();
    4946:	f7ff fea3 	bl	4690 <eps_ctx_init>
			k_mutex_unlock(&ctx->drv_lock);
    494a:	4628      	mov	r0, r5
    494c:	f006 ffa4 	bl	b898 <k_mutex_unlock.isra.0>
			if (ctx->status_cb) {
    4950:	f857 3c28 	ldr.w	r3, [r7, #-40]
    4954:	2b00      	cmp	r3, #0
    4956:	f43f aee5 	beq.w	4724 <usbd_work_handler+0x2c>
				ctx->status_cb(USB_DC_RESET, NULL);
    495a:	2100      	movs	r1, #0
    495c:	2001      	movs	r0, #1
    495e:	e7c2      	b.n	48e6 <usbd_work_handler+0x1ee>
	if (ep_ctx->cfg.en) {
    4960:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
    4964:	b17b      	cbz	r3, 4986 <usbd_work_handler+0x28e>
		ep_ctx->read_pending = true;
    4966:	2501      	movs	r5, #1
    4968:	f884 5289 	strb.w	r5, [r4, #649]	; 0x289
		ep_ctx->read_complete = true;
    496c:	f884 5288 	strb.w	r5, [r4, #648]	; 0x288
		ev = usbd_evt_alloc();
    4970:	f7ff fd3a 	bl	43e8 <usbd_evt_alloc>
		if (!ev) {
    4974:	b138      	cbz	r0, 4986 <usbd_work_handler+0x28e>
		ev->evt.ep_evt.ep = ep_ctx;
    4976:	4a16      	ldr	r2, [pc, #88]	; (49d0 <usbd_work_handler+0x2d8>)
		ev->evt_type = USBD_EVT_EP;
    4978:	7405      	strb	r5, [r0, #16]
		ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    497a:	7305      	strb	r5, [r0, #12]
		ev->evt.ep_evt.ep = ep_ctx;
    497c:	6082      	str	r2, [r0, #8]
		usbd_evt_put(ev);
    497e:	f7ff fcbb 	bl	42f8 <usbd_evt_put>
		usbd_work_schedule();
    4982:	f7ff fcbf 	bl	4304 <usbd_work_schedule>
			if (ctx->status_cb) {
    4986:	f857 3c28 	ldr.w	r3, [r7, #-40]
    498a:	2b00      	cmp	r3, #0
    498c:	f43f aeca 	beq.w	4724 <usbd_work_handler+0x2c>
				ctx->status_cb(USB_DC_SOF, NULL);
    4990:	2100      	movs	r1, #0
    4992:	200a      	movs	r0, #10
    4994:	e7a7      	b.n	48e6 <usbd_work_handler+0x1ee>
	nrfx_power_usbevt_disable();
    4996:	f004 f8b1 	bl	8afc <nrfx_usbreg_disable>
	nrfx_usbd_disable();
    499a:	f003 ffd3 	bl	8944 <nrfx_usbd_disable>
	nrfx_usbd_uninit();
    499e:	f003 fb7f 	bl	80a0 <nrfx_usbd_uninit>
	usbd_evt_flush();
    49a2:	f7ff fd13 	bl	43cc <usbd_evt_flush>
	ret = eps_ctx_init();
    49a6:	f7ff fe73 	bl	4690 <eps_ctx_init>
	nrfx_power_usbevt_enable();
    49aa:	f004 f89f 	bl	8aec <nrfx_usbreg_enable>
	err = nrfx_usbd_init(usbd_event_handler);
    49ae:	4809      	ldr	r0, [pc, #36]	; (49d4 <usbd_work_handler+0x2dc>)
    49b0:	f003 fbe6 	bl	8180 <nrfx_usbd_init>
}
    49b4:	e6b6      	b.n	4724 <usbd_work_handler+0x2c>
    49b6:	bf00      	nop
    49b8:	20013d4c 	.word	0x20013d4c
    49bc:	200022a0 	.word	0x200022a0
    49c0:	50036000 	.word	0x50036000
    49c4:	20013d50 	.word	0x20013d50
    49c8:	20013d84 	.word	0x20013d84
    49cc:	20013d6c 	.word	0x20013d6c
    49d0:	20013fb8 	.word	0x20013fb8
    49d4:	00004575 	.word	0x00004575

000049d8 <usb_dc_attach>:
{
    49d8:	b538      	push	{r3, r4, r5, lr}
	if (ctx->attached) {
    49da:	4d1a      	ldr	r5, [pc, #104]	; (4a44 <usb_dc_attach+0x6c>)
    49dc:	f895 4024 	ldrb.w	r4, [r5, #36]	; 0x24
    49e0:	bb54      	cbnz	r4, 4a38 <usb_dc_attach+0x60>
	return z_impl_k_mutex_init(mutex);
    49e2:	f105 0038 	add.w	r0, r5, #56	; 0x38
    49e6:	f009 f9bf 	bl	dd68 <z_impl_k_mutex_init>
		z_nrf_clock_control_get_onoff(
    49ea:	2002      	movs	r0, #2
    49ec:	f000 fb92 	bl	5114 <z_nrf_clock_control_get_onoff>
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    49f0:	4622      	mov	r2, r4
    49f2:	2101      	movs	r1, #1
	ctx->hfxo_mgr =
    49f4:	61e8      	str	r0, [r5, #28]
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    49f6:	2036      	movs	r0, #54	; 0x36
    49f8:	f7ff f876 	bl	3ae8 <z_arm_irq_priority_set>
	err = nrfx_usbd_init(usbd_event_handler);
    49fc:	4812      	ldr	r0, [pc, #72]	; (4a48 <usb_dc_attach+0x70>)
    49fe:	f003 fbbf 	bl	8180 <nrfx_usbd_init>
	if (err != NRFX_SUCCESS) {
    4a02:	4b12      	ldr	r3, [pc, #72]	; (4a4c <usb_dc_attach+0x74>)
    4a04:	4298      	cmp	r0, r3
    4a06:	d119      	bne.n	4a3c <usb_dc_attach+0x64>
	nrfx_power_usbevt_enable();
    4a08:	f004 f870 	bl	8aec <nrfx_usbreg_enable>
	ret = eps_ctx_init();
    4a0c:	f7ff fe40 	bl	4690 <eps_ctx_init>
	if (ret == 0) {
    4a10:	4604      	mov	r4, r0
    4a12:	b910      	cbnz	r0, 4a1a <usb_dc_attach+0x42>
		ctx->attached = true;
    4a14:	2301      	movs	r3, #1
    4a16:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_head(sys_sflist_t *list)
{
	return list->head;
    4a1a:	4b0d      	ldr	r3, [pc, #52]	; (4a50 <usb_dc_attach+0x78>)
	if (!k_fifo_is_empty(&usbd_evt_fifo)) {
    4a1c:	681b      	ldr	r3, [r3, #0]
    4a1e:	b10b      	cbz	r3, 4a24 <usb_dc_attach+0x4c>
		usbd_work_schedule();
    4a20:	f7ff fc70 	bl	4304 <usbd_work_schedule>
    return p_reg->INTENSET & mask;
}

NRF_STATIC_INLINE uint32_t nrf_usbreg_status_get(NRF_USBREG_Type const * p_reg)
{
    return p_reg->USBREGSTATUS;
    4a24:	4b0b      	ldr	r3, [pc, #44]	; (4a54 <usb_dc_attach+0x7c>)
    4a26:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE nrfx_usbreg_state_t nrfx_usbreg_usbstatus_get(void)
{
    uint32_t status = nrf_usbreg_status_get(NRF_USBREGULATOR);
    if (0 == (status & NRF_USBREG_STATUS_VBUSDETECT_MASK))
    4a2a:	07db      	lsls	r3, r3, #31
    4a2c:	d502      	bpl.n	4a34 <usb_dc_attach+0x5c>
		usb_dc_power_event_handler(NRFX_POWER_USB_EVT_DETECTED);
    4a2e:	2000      	movs	r0, #0
    4a30:	f7ff fd66 	bl	4500 <usb_dc_power_event_handler>
}
    4a34:	4620      	mov	r0, r4
    4a36:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
    4a38:	2400      	movs	r4, #0
    4a3a:	e7fb      	b.n	4a34 <usb_dc_attach+0x5c>
		return -EIO;
    4a3c:	f06f 0404 	mvn.w	r4, #4
    4a40:	e7f8      	b.n	4a34 <usb_dc_attach+0x5c>
    4a42:	bf00      	nop
    4a44:	20013d4c 	.word	0x20013d4c
    4a48:	00004575 	.word	0x00004575
    4a4c:	0bad0000 	.word	0x0bad0000
    4a50:	20002320 	.word	0x20002320
    4a54:	50037000 	.word	0x50037000

00004a58 <usb_dc_detach>:
{
    4a58:	b510      	push	{r4, lr}
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4a5a:	f04f 32ff 	mov.w	r2, #4294967295
    4a5e:	f04f 33ff 	mov.w	r3, #4294967295
    4a62:	481f      	ldr	r0, [pc, #124]	; (4ae0 <usb_dc_detach+0x88>)
    4a64:	f006 ff16 	bl	b894 <k_mutex_lock.constprop.0.isra.0>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    4a68:	2400      	movs	r4, #0
	usbd_evt_flush();
    4a6a:	f7ff fcaf 	bl	43cc <usbd_evt_flush>
	return endpoint_ctx(NRF_USBD_EPIN(ep));
    4a6e:	f064 007f 	orn	r0, r4, #127	; 0x7f
    4a72:	b2c0      	uxtb	r0, r0
    4a74:	f7ff fc4e 	bl	4314 <endpoint_ctx>
		memset(ep_ctx, 0, sizeof(*ep_ctx));
    4a78:	2100      	movs	r1, #0
    4a7a:	2220      	movs	r2, #32
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    4a7c:	3401      	adds	r4, #1
		memset(ep_ctx, 0, sizeof(*ep_ctx));
    4a7e:	f006 fedb 	bl	b838 <memset>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    4a82:	2c08      	cmp	r4, #8
    4a84:	d1f3      	bne.n	4a6e <usb_dc_detach+0x16>
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    4a86:	2400      	movs	r4, #0
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
    4a88:	b2e0      	uxtb	r0, r4
    4a8a:	f7ff fc43 	bl	4314 <endpoint_ctx>
		memset(ep_ctx, 0, sizeof(*ep_ctx));
    4a8e:	2100      	movs	r1, #0
    4a90:	2220      	movs	r2, #32
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    4a92:	3401      	adds	r4, #1
		memset(ep_ctx, 0, sizeof(*ep_ctx));
    4a94:	f006 fed0 	bl	b838 <memset>
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    4a98:	2c08      	cmp	r4, #8
    4a9a:	d1f5      	bne.n	4a88 <usb_dc_detach+0x30>
		memset(ep_ctx, 0, sizeof(*ep_ctx));
    4a9c:	2220      	movs	r2, #32
    4a9e:	2100      	movs	r1, #0
    4aa0:	4810      	ldr	r0, [pc, #64]	; (4ae4 <usb_dc_detach+0x8c>)
    4aa2:	f006 fec9 	bl	b838 <memset>
		memset(ep_ctx, 0, sizeof(*ep_ctx));
    4aa6:	2220      	movs	r2, #32
    4aa8:	2100      	movs	r1, #0
    4aaa:	480f      	ldr	r0, [pc, #60]	; (4ae8 <usb_dc_detach+0x90>)
    4aac:	f006 fec4 	bl	b838 <memset>
	if (nrfx_usbd_is_enabled()) {
    4ab0:	f003 fb5c 	bl	816c <nrfx_usbd_is_enabled>
    4ab4:	b108      	cbz	r0, 4aba <usb_dc_detach+0x62>
		nrfx_usbd_disable();
    4ab6:	f003 ff45 	bl	8944 <nrfx_usbd_disable>
	if (nrfx_usbd_is_initialized()) {
    4aba:	f003 fb4f 	bl	815c <nrfx_usbd_is_initialized>
    4abe:	b108      	cbz	r0, 4ac4 <usb_dc_detach+0x6c>
		nrfx_usbd_uninit();
    4ac0:	f003 faee 	bl	80a0 <nrfx_usbd_uninit>
	ctx->attached = false;
    4ac4:	2400      	movs	r4, #0
	(void)hfxo_stop(ctx);
    4ac6:	f7ff fd37 	bl	4538 <hfxo_stop.constprop.0.isra.0>
	nrfx_power_usbevt_disable();
    4aca:	f004 f817 	bl	8afc <nrfx_usbreg_disable>
	ctx->attached = false;
    4ace:	4807      	ldr	r0, [pc, #28]	; (4aec <usb_dc_detach+0x94>)
    4ad0:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
	k_mutex_unlock(&ctx->drv_lock);
    4ad4:	3038      	adds	r0, #56	; 0x38
    4ad6:	f006 fedf 	bl	b898 <k_mutex_unlock.isra.0>
}
    4ada:	4620      	mov	r0, r4
    4adc:	bd10      	pop	{r4, pc}
    4ade:	bf00      	nop
    4ae0:	20013d84 	.word	0x20013d84
    4ae4:	20013e98 	.word	0x20013e98
    4ae8:	20013fb8 	.word	0x20013fb8
    4aec:	20013d4c 	.word	0x20013d4c

00004af0 <usb_dc_set_address>:
	return get_usbd_ctx()->attached;
    4af0:	4b07      	ldr	r3, [pc, #28]	; (4b10 <usb_dc_set_address+0x20>)
	if (!dev_attached() || !dev_ready()) {
    4af2:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
    4af6:	b13a      	cbz	r2, 4b08 <usb_dc_set_address+0x18>
    4af8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
	return 0;
    4afc:	2b00      	cmp	r3, #0
    4afe:	bf0c      	ite	eq
    4b00:	f06f 0012 	mvneq.w	r0, #18
    4b04:	2000      	movne	r0, #0
    4b06:	4770      	bx	lr
		return -ENODEV;
    4b08:	f06f 0012 	mvn.w	r0, #18
}
    4b0c:	4770      	bx	lr
    4b0e:	bf00      	nop
    4b10:	20013d4c 	.word	0x20013d4c

00004b14 <usb_dc_ep_configure>:
	return get_usbd_ctx()->attached;
    4b14:	4b0f      	ldr	r3, [pc, #60]	; (4b54 <usb_dc_ep_configure+0x40>)
{
    4b16:	4601      	mov	r1, r0
	if (!dev_attached()) {
    4b18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
{
    4b1c:	b510      	push	{r4, lr}
	if (!dev_attached()) {
    4b1e:	b1b3      	cbz	r3, 4b4e <usb_dc_ep_configure+0x3a>
	ep_ctx = endpoint_ctx(ep_cfg->ep_addr);
    4b20:	7804      	ldrb	r4, [r0, #0]
    4b22:	4620      	mov	r0, r4
    4b24:	f7ff fbf6 	bl	4314 <endpoint_ctx>
	if (!ep_ctx) {
    4b28:	b910      	cbnz	r0, 4b30 <usb_dc_ep_configure+0x1c>
		return -EINVAL;
    4b2a:	f06f 0015 	mvn.w	r0, #21
}
    4b2e:	bd10      	pop	{r4, pc}
	ep_ctx->cfg.addr = ep_cfg->ep_addr;
    4b30:	7244      	strb	r4, [r0, #9]
	ep_ctx->cfg.type = ep_cfg->ep_type;
    4b32:	790b      	ldrb	r3, [r1, #4]
    4b34:	7283      	strb	r3, [r0, #10]
	ep_ctx->cfg.max_sz = ep_cfg->ep_mps;
    4b36:	8849      	ldrh	r1, [r1, #2]
	if (!NRF_USBD_EPISO_CHECK(ep_cfg->ep_addr)) {
    4b38:	0723      	lsls	r3, r4, #28
	ep_ctx->cfg.max_sz = ep_cfg->ep_mps;
    4b3a:	6041      	str	r1, [r0, #4]
	if (!NRF_USBD_EPISO_CHECK(ep_cfg->ep_addr)) {
    4b3c:	d402      	bmi.n	4b44 <usb_dc_ep_configure+0x30>
		if ((ep_cfg->ep_mps & (ep_cfg->ep_mps - 1)) != 0U) {
    4b3e:	1e4b      	subs	r3, r1, #1
    4b40:	420b      	tst	r3, r1
    4b42:	d1f2      	bne.n	4b2a <usb_dc_ep_configure+0x16>
	nrfx_usbd_ep_max_packet_size_set(ep_addr_to_nrfx(ep_cfg->ep_addr),
    4b44:	4620      	mov	r0, r4
    4b46:	f009 f843 	bl	dbd0 <nrfx_usbd_ep_max_packet_size_set>
	return 0;
    4b4a:	2000      	movs	r0, #0
    4b4c:	e7ef      	b.n	4b2e <usb_dc_ep_configure+0x1a>
		return -ENODEV;
    4b4e:	f06f 0012 	mvn.w	r0, #18
    4b52:	e7ec      	b.n	4b2e <usb_dc_ep_configure+0x1a>
    4b54:	20013d4c 	.word	0x20013d4c

00004b58 <usb_dc_ep_set_stall>:
	return get_usbd_ctx()->attached;
    4b58:	4b12      	ldr	r3, [pc, #72]	; (4ba4 <usb_dc_ep_set_stall+0x4c>)
{
    4b5a:	4601      	mov	r1, r0
	if (!dev_attached() || !dev_ready()) {
    4b5c:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    4b60:	b510      	push	{r4, lr}
	if (!dev_attached() || !dev_ready()) {
    4b62:	b1ca      	cbz	r2, 4b98 <usb_dc_ep_set_stall+0x40>
    4b64:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    4b68:	b1b3      	cbz	r3, 4b98 <usb_dc_ep_set_stall+0x40>
	ep_ctx = endpoint_ctx(ep);
    4b6a:	f7ff fbd3 	bl	4314 <endpoint_ctx>
	if (!ep_ctx) {
    4b6e:	4604      	mov	r4, r0
    4b70:	b1a8      	cbz	r0, 4b9e <usb_dc_ep_set_stall+0x46>
	switch (ep_ctx->cfg.type) {
    4b72:	7a83      	ldrb	r3, [r0, #10]
    4b74:	2b01      	cmp	r3, #1
    4b76:	d012      	beq.n	4b9e <usb_dc_ep_set_stall+0x46>
    4b78:	d907      	bls.n	4b8a <usb_dc_ep_set_stall+0x32>
    4b7a:	3b02      	subs	r3, #2
    4b7c:	2b01      	cmp	r3, #1
    4b7e:	d907      	bls.n	4b90 <usb_dc_ep_set_stall+0x38>
	ep_ctx->buf.len = 0U;
    4b80:	2000      	movs	r0, #0
	ep_ctx->buf.curr = ep_ctx->buf.data;
    4b82:	6963      	ldr	r3, [r4, #20]
	ep_ctx->buf.len = 0U;
    4b84:	60e0      	str	r0, [r4, #12]
	ep_ctx->buf.curr = ep_ctx->buf.data;
    4b86:	61a3      	str	r3, [r4, #24]
}
    4b88:	bd10      	pop	{r4, pc}
		nrfx_usbd_setup_stall();
    4b8a:	f003 fd6b 	bl	8664 <nrfx_usbd_setup_stall>
		break;
    4b8e:	e7f7      	b.n	4b80 <usb_dc_ep_set_stall+0x28>
		nrfx_usbd_ep_stall(ep_addr_to_nrfx(ep));
    4b90:	4608      	mov	r0, r1
    4b92:	f003 fcd7 	bl	8544 <nrfx_usbd_ep_stall>
		break;
    4b96:	e7f3      	b.n	4b80 <usb_dc_ep_set_stall+0x28>
		return -ENODEV;
    4b98:	f06f 0012 	mvn.w	r0, #18
    4b9c:	e7f4      	b.n	4b88 <usb_dc_ep_set_stall+0x30>
	switch (ep_ctx->cfg.type) {
    4b9e:	f06f 0015 	mvn.w	r0, #21
    4ba2:	e7f1      	b.n	4b88 <usb_dc_ep_set_stall+0x30>
    4ba4:	20013d4c 	.word	0x20013d4c

00004ba8 <usb_dc_ep_clear_stall>:
{
    4ba8:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    4baa:	4b0e      	ldr	r3, [pc, #56]	; (4be4 <usb_dc_ep_clear_stall+0x3c>)
{
    4bac:	4605      	mov	r5, r0
	if (!dev_attached() || !dev_ready()) {
    4bae:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
    4bb2:	b182      	cbz	r2, 4bd6 <usb_dc_ep_clear_stall+0x2e>
    4bb4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    4bb8:	b16b      	cbz	r3, 4bd6 <usb_dc_ep_clear_stall+0x2e>
	ep_ctx = endpoint_ctx(ep);
    4bba:	f7ff fbab 	bl	4314 <endpoint_ctx>
	if (!ep_ctx) {
    4bbe:	b168      	cbz	r0, 4bdc <usb_dc_ep_clear_stall+0x34>
	if (NRF_USBD_EPISO_CHECK(ep)) {
    4bc0:	f015 0408 	ands.w	r4, r5, #8
    4bc4:	d10a      	bne.n	4bdc <usb_dc_ep_clear_stall+0x34>
	nrfx_usbd_ep_dtoggle_clear(ep_addr_to_nrfx(ep));
    4bc6:	4628      	mov	r0, r5
    4bc8:	f003 fcde 	bl	8588 <nrfx_usbd_ep_dtoggle_clear>
	nrfx_usbd_ep_stall_clear(ep_addr_to_nrfx(ep));
    4bcc:	4628      	mov	r0, r5
    4bce:	f003 ff7d 	bl	8acc <nrfx_usbd_ep_stall_clear>
	return 0;
    4bd2:	4620      	mov	r0, r4
}
    4bd4:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    4bd6:	f06f 0012 	mvn.w	r0, #18
    4bda:	e7fb      	b.n	4bd4 <usb_dc_ep_clear_stall+0x2c>
		return -EINVAL;
    4bdc:	f06f 0015 	mvn.w	r0, #21
    4be0:	e7f8      	b.n	4bd4 <usb_dc_ep_clear_stall+0x2c>
    4be2:	bf00      	nop
    4be4:	20013d4c 	.word	0x20013d4c

00004be8 <usb_dc_ep_is_stalled>:
{
    4be8:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    4bea:	4b0c      	ldr	r3, [pc, #48]	; (4c1c <usb_dc_ep_is_stalled+0x34>)
{
    4bec:	4605      	mov	r5, r0
	if (!dev_attached() || !dev_ready()) {
    4bee:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    4bf2:	460c      	mov	r4, r1
	if (!dev_attached() || !dev_ready()) {
    4bf4:	b162      	cbz	r2, 4c10 <usb_dc_ep_is_stalled+0x28>
    4bf6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    4bfa:	b14b      	cbz	r3, 4c10 <usb_dc_ep_is_stalled+0x28>
	ep_ctx = endpoint_ctx(ep);
    4bfc:	f7ff fb8a 	bl	4314 <endpoint_ctx>
	if (!ep_ctx) {
    4c00:	b148      	cbz	r0, 4c16 <usb_dc_ep_is_stalled+0x2e>
	if (!stalled) {
    4c02:	b141      	cbz	r1, 4c16 <usb_dc_ep_is_stalled+0x2e>
	*stalled = (uint8_t) nrfx_usbd_ep_stall_check(ep_addr_to_nrfx(ep));
    4c04:	4628      	mov	r0, r5
    4c06:	f003 fca5 	bl	8554 <nrfx_usbd_ep_stall_check>
    4c0a:	7020      	strb	r0, [r4, #0]
	return 0;
    4c0c:	2000      	movs	r0, #0
}
    4c0e:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    4c10:	f06f 0012 	mvn.w	r0, #18
    4c14:	e7fb      	b.n	4c0e <usb_dc_ep_is_stalled+0x26>
		return -EINVAL;
    4c16:	f06f 0015 	mvn.w	r0, #21
    4c1a:	e7f8      	b.n	4c0e <usb_dc_ep_is_stalled+0x26>
    4c1c:	20013d4c 	.word	0x20013d4c

00004c20 <usb_dc_ep_enable>:
{
    4c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return get_usbd_ctx()->attached;
    4c22:	4f13      	ldr	r7, [pc, #76]	; (4c70 <usb_dc_ep_enable+0x50>)
{
    4c24:	4604      	mov	r4, r0
	if (!dev_attached()) {
    4c26:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
    4c2a:	b1bb      	cbz	r3, 4c5c <usb_dc_ep_enable+0x3c>
	ep_ctx = endpoint_ctx(ep);
    4c2c:	f7ff fb72 	bl	4314 <endpoint_ctx>
	if (!ep_ctx) {
    4c30:	4605      	mov	r5, r0
    4c32:	b1b0      	cbz	r0, 4c62 <usb_dc_ep_enable+0x42>
	if (!NRF_USBD_EPISO_CHECK(ep)) {
    4c34:	0723      	lsls	r3, r4, #28
    4c36:	d405      	bmi.n	4c44 <usb_dc_ep_enable+0x24>
		nrfx_usbd_ep_dtoggle_clear(ep_addr_to_nrfx(ep));
    4c38:	4620      	mov	r0, r4
    4c3a:	f003 fca5 	bl	8588 <nrfx_usbd_ep_dtoggle_clear>
		nrfx_usbd_ep_stall_clear(ep_addr_to_nrfx(ep));
    4c3e:	4620      	mov	r0, r4
    4c40:	f003 ff44 	bl	8acc <nrfx_usbd_ep_stall_clear>
	if (ep_ctx->cfg.en) {
    4c44:	7a2e      	ldrb	r6, [r5, #8]
    4c46:	b97e      	cbnz	r6, 4c68 <usb_dc_ep_enable+0x48>
	ep_ctx->cfg.en = true;
    4c48:	2301      	movs	r3, #1
	if (dev_ready()) {
    4c4a:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
	ep_ctx->cfg.en = true;
    4c4e:	722b      	strb	r3, [r5, #8]
	if (dev_ready()) {
    4c50:	b118      	cbz	r0, 4c5a <usb_dc_ep_enable+0x3a>
		nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep));
    4c52:	4620      	mov	r0, r4
    4c54:	f003 fee8 	bl	8a28 <nrfx_usbd_ep_enable>
	return 0;
    4c58:	4630      	mov	r0, r6
}
    4c5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENODEV;
    4c5c:	f06f 0012 	mvn.w	r0, #18
    4c60:	e7fb      	b.n	4c5a <usb_dc_ep_enable+0x3a>
		return -EINVAL;
    4c62:	f06f 0015 	mvn.w	r0, #21
    4c66:	e7f8      	b.n	4c5a <usb_dc_ep_enable+0x3a>
		return -EALREADY;
    4c68:	f06f 0077 	mvn.w	r0, #119	; 0x77
    4c6c:	e7f5      	b.n	4c5a <usb_dc_ep_enable+0x3a>
    4c6e:	bf00      	nop
    4c70:	20013d4c 	.word	0x20013d4c

00004c74 <usb_dc_ep_disable>:
{
    4c74:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    4c76:	4b11      	ldr	r3, [pc, #68]	; (4cbc <usb_dc_ep_disable+0x48>)
{
    4c78:	4601      	mov	r1, r0
	if (!dev_attached() || !dev_ready()) {
    4c7a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
    4c7e:	b19a      	cbz	r2, 4ca8 <usb_dc_ep_disable+0x34>
    4c80:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    4c84:	b183      	cbz	r3, 4ca8 <usb_dc_ep_disable+0x34>
	ep_ctx = endpoint_ctx(ep);
    4c86:	f7ff fb45 	bl	4314 <endpoint_ctx>
	if (!ep_ctx) {
    4c8a:	4605      	mov	r5, r0
    4c8c:	b178      	cbz	r0, 4cae <usb_dc_ep_disable+0x3a>
	if (!ep_ctx->cfg.en) {
    4c8e:	7a03      	ldrb	r3, [r0, #8]
    4c90:	b183      	cbz	r3, 4cb4 <usb_dc_ep_disable+0x40>
	ep_ctx->write_in_progress = false;
    4c92:	2400      	movs	r4, #0
	nrfx_usbd_ep_disable(ep_addr_to_nrfx(ep));
    4c94:	4608      	mov	r0, r1
    4c96:	f003 fe9f 	bl	89d8 <nrfx_usbd_ep_disable>
	ep_ctx_reset(ep_ctx);
    4c9a:	4628      	mov	r0, r5
	ep_ctx->write_in_progress = false;
    4c9c:	77ac      	strb	r4, [r5, #30]
	ep_ctx_reset(ep_ctx);
    4c9e:	f006 fde3 	bl	b868 <ep_ctx_reset>
	return 0;
    4ca2:	4620      	mov	r0, r4
	ep_ctx->cfg.en = false;
    4ca4:	722c      	strb	r4, [r5, #8]
}
    4ca6:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    4ca8:	f06f 0012 	mvn.w	r0, #18
    4cac:	e7fb      	b.n	4ca6 <usb_dc_ep_disable+0x32>
		return -EINVAL;
    4cae:	f06f 0015 	mvn.w	r0, #21
    4cb2:	e7f8      	b.n	4ca6 <usb_dc_ep_disable+0x32>
		return -EALREADY;
    4cb4:	f06f 0077 	mvn.w	r0, #119	; 0x77
    4cb8:	e7f5      	b.n	4ca6 <usb_dc_ep_disable+0x32>
    4cba:	bf00      	nop
    4cbc:	20013d4c 	.word	0x20013d4c

00004cc0 <usb_dc_ep_write>:
{
    4cc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return get_usbd_ctx()->attached;
    4cc4:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 4da4 <usb_dc_ep_write+0xe4>
{
    4cc8:	461c      	mov	r4, r3
	if (!dev_attached() || !dev_ready()) {
    4cca:	f898 3024 	ldrb.w	r3, [r8, #36]	; 0x24
{
    4cce:	4607      	mov	r7, r0
    4cd0:	4689      	mov	r9, r1
    4cd2:	4616      	mov	r6, r2
    4cd4:	b085      	sub	sp, #20
	if (!dev_attached() || !dev_ready()) {
    4cd6:	2b00      	cmp	r3, #0
    4cd8:	d05d      	beq.n	4d96 <usb_dc_ep_write+0xd6>
    4cda:	f898 3025 	ldrb.w	r3, [r8, #37]	; 0x25
    4cde:	2b00      	cmp	r3, #0
    4ce0:	d059      	beq.n	4d96 <usb_dc_ep_write+0xd6>
	if (NRF_USBD_EPOUT_CHECK(ep)) {
    4ce2:	0603      	lsls	r3, r0, #24
    4ce4:	d55a      	bpl.n	4d9c <usb_dc_ep_write+0xdc>
	ep_ctx = endpoint_ctx(ep);
    4ce6:	f7ff fb15 	bl	4314 <endpoint_ctx>
	if (!ep_ctx) {
    4cea:	4605      	mov	r5, r0
    4cec:	2800      	cmp	r0, #0
    4cee:	d055      	beq.n	4d9c <usb_dc_ep_write+0xdc>
	if (!ep_ctx->cfg.en) {
    4cf0:	7a03      	ldrb	r3, [r0, #8]
    4cf2:	2b00      	cmp	r3, #0
    4cf4:	d052      	beq.n	4d9c <usb_dc_ep_write+0xdc>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4cf6:	f04f 33ff 	mov.w	r3, #4294967295
    4cfa:	f04f 32ff 	mov.w	r2, #4294967295
    4cfe:	f108 0038 	add.w	r0, r8, #56	; 0x38
    4d02:	f006 fdc7 	bl	b894 <k_mutex_lock.constprop.0.isra.0>
	if (ep_ctx->write_in_progress) {
    4d06:	7fab      	ldrb	r3, [r5, #30]
    4d08:	b14b      	cbz	r3, 4d1e <usb_dc_ep_write+0x5e>
		k_mutex_unlock(&ctx->drv_lock);
    4d0a:	f108 0038 	add.w	r0, r8, #56	; 0x38
    4d0e:	f006 fdc3 	bl	b898 <k_mutex_unlock.isra.0>
		return -EAGAIN;
    4d12:	f06f 040a 	mvn.w	r4, #10
}
    4d16:	4620      	mov	r0, r4
    4d18:	b005      	add	sp, #20
    4d1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (!data_len && ep_ctx->trans_zlp) {
    4d1e:	b916      	cbnz	r6, 4d26 <usb_dc_ep_write+0x66>
    4d20:	7feb      	ldrb	r3, [r5, #31]
    4d22:	b103      	cbz	r3, 4d26 <usb_dc_ep_write+0x66>
		ep_ctx->trans_zlp = false;
    4d24:	77ee      	strb	r6, [r5, #31]
	if (ep_ctx->cfg.type == USB_DC_EP_CONTROL) {
    4d26:	7aab      	ldrb	r3, [r5, #10]
    4d28:	b9bb      	cbnz	r3, 4d5a <usb_dc_ep_write+0x9a>
		if (data_len && usbd_ctx.setup.wLength > data_len &&
    4d2a:	b15e      	cbz	r6, 4d44 <usb_dc_ep_write+0x84>
    4d2c:	f8b8 300a 	ldrh.w	r3, [r8, #10]
    4d30:	42b3      	cmp	r3, r6
    4d32:	d907      	bls.n	4d44 <usb_dc_ep_write+0x84>
		    !(data_len % ep_ctx->cfg.max_sz)) {
    4d34:	686a      	ldr	r2, [r5, #4]
    4d36:	fbb6 f3f2 	udiv	r3, r6, r2
    4d3a:	fb02 6313 	mls	r3, r2, r3, r6
		if (data_len && usbd_ctx.setup.wLength > data_len &&
    4d3e:	b90b      	cbnz	r3, 4d44 <usb_dc_ep_write+0x84>
			ep_ctx->trans_zlp = true;
    4d40:	2301      	movs	r3, #1
    4d42:	77eb      	strb	r3, [r5, #31]
	    && (nrfx_usbd_last_setup_dir_get() != ep)) {
    4d44:	f003 fc96 	bl	8674 <nrfx_usbd_last_setup_dir_get>
    4d48:	42b8      	cmp	r0, r7
    4d4a:	d006      	beq.n	4d5a <usb_dc_ep_write+0x9a>
		nrfx_usbd_setup_clear();
    4d4c:	f003 fc82 	bl	8654 <nrfx_usbd_setup_clear>
		k_mutex_unlock(&ctx->drv_lock);
    4d50:	4815      	ldr	r0, [pc, #84]	; (4da8 <usb_dc_ep_write+0xe8>)
    4d52:	f006 fda1 	bl	b898 <k_mutex_unlock.isra.0>
		return 0;
    4d56:	2400      	movs	r4, #0
    4d58:	e7dd      	b.n	4d16 <usb_dc_ep_write+0x56>
	ep_ctx->write_in_progress = true;
    4d5a:	2301      	movs	r3, #1
	NRFX_USBD_TRANSFER_IN(transfer, data, data_len, 0);
    4d5c:	f04f 0800 	mov.w	r8, #0
	ep_ctx->write_in_progress = true;
    4d60:	77ab      	strb	r3, [r5, #30]
	nrfx_err_t err = nrfx_usbd_ep_transfer(ep_addr_to_nrfx(ep), &transfer);
    4d62:	4638      	mov	r0, r7
    4d64:	a901      	add	r1, sp, #4
	NRFX_USBD_TRANSFER_IN(transfer, data, data_len, 0);
    4d66:	e9cd 9601 	strd	r9, r6, [sp, #4]
    4d6a:	f8cd 800c 	str.w	r8, [sp, #12]
	nrfx_err_t err = nrfx_usbd_ep_transfer(ep_addr_to_nrfx(ep), &transfer);
    4d6e:	f003 fa4d 	bl	820c <nrfx_usbd_ep_transfer>
	if (err != NRFX_SUCCESS) {
    4d72:	4b0e      	ldr	r3, [pc, #56]	; (4dac <usb_dc_ep_write+0xec>)
    4d74:	4298      	cmp	r0, r3
    4d76:	d007      	beq.n	4d88 <usb_dc_ep_write+0xc8>
		ep_ctx->write_in_progress = false;
    4d78:	f885 801e 	strb.w	r8, [r5, #30]
		if (ret_bytes) {
    4d7c:	b10c      	cbz	r4, 4d82 <usb_dc_ep_write+0xc2>
			*ret_bytes = 0;
    4d7e:	f8c4 8000 	str.w	r8, [r4]
		result = -EIO;
    4d82:	f06f 0404 	mvn.w	r4, #4
    4d86:	e002      	b.n	4d8e <usb_dc_ep_write+0xce>
		if (ret_bytes) {
    4d88:	b10c      	cbz	r4, 4d8e <usb_dc_ep_write+0xce>
			*ret_bytes = data_len;
    4d8a:	6026      	str	r6, [r4, #0]
	int result = 0;
    4d8c:	4644      	mov	r4, r8
	k_mutex_unlock(&ctx->drv_lock);
    4d8e:	4806      	ldr	r0, [pc, #24]	; (4da8 <usb_dc_ep_write+0xe8>)
    4d90:	f006 fd82 	bl	b898 <k_mutex_unlock.isra.0>
	return result;
    4d94:	e7bf      	b.n	4d16 <usb_dc_ep_write+0x56>
		return -ENODEV;
    4d96:	f06f 0412 	mvn.w	r4, #18
    4d9a:	e7bc      	b.n	4d16 <usb_dc_ep_write+0x56>
		return -EINVAL;
    4d9c:	f06f 0415 	mvn.w	r4, #21
    4da0:	e7b9      	b.n	4d16 <usb_dc_ep_write+0x56>
    4da2:	bf00      	nop
    4da4:	20013d4c 	.word	0x20013d4c
    4da8:	20013d84 	.word	0x20013d84
    4dac:	0bad0000 	.word	0x0bad0000

00004db0 <usb_dc_ep_read_wait>:
{
    4db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4db4:	461d      	mov	r5, r3
	return get_usbd_ctx()->attached;
    4db6:	4b20      	ldr	r3, [pc, #128]	; (4e38 <usb_dc_ep_read_wait+0x88>)
{
    4db8:	4617      	mov	r7, r2
	if (!dev_attached() || !dev_ready()) {
    4dba:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    4dbe:	460e      	mov	r6, r1
	if (!dev_attached() || !dev_ready()) {
    4dc0:	2a00      	cmp	r2, #0
    4dc2:	d033      	beq.n	4e2c <usb_dc_ep_read_wait+0x7c>
    4dc4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    4dc8:	b383      	cbz	r3, 4e2c <usb_dc_ep_read_wait+0x7c>
	if (NRF_USBD_EPIN_CHECK(ep)) {
    4dca:	0603      	lsls	r3, r0, #24
    4dcc:	d431      	bmi.n	4e32 <usb_dc_ep_read_wait+0x82>
	if (!data && max_data_len) {
    4dce:	b901      	cbnz	r1, 4dd2 <usb_dc_ep_read_wait+0x22>
    4dd0:	bb7f      	cbnz	r7, 4e32 <usb_dc_ep_read_wait+0x82>
	ep_ctx = endpoint_ctx(ep);
    4dd2:	f7ff fa9f 	bl	4314 <endpoint_ctx>
	if (!ep_ctx) {
    4dd6:	4604      	mov	r4, r0
    4dd8:	b358      	cbz	r0, 4e32 <usb_dc_ep_read_wait+0x82>
	if (!ep_ctx->cfg.en) {
    4dda:	7a03      	ldrb	r3, [r0, #8]
    4ddc:	b34b      	cbz	r3, 4e32 <usb_dc_ep_read_wait+0x82>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4dde:	f04f 33ff 	mov.w	r3, #4294967295
    4de2:	f04f 32ff 	mov.w	r2, #4294967295
    4de6:	4815      	ldr	r0, [pc, #84]	; (4e3c <usb_dc_ep_read_wait+0x8c>)
    4de8:	f006 fd54 	bl	b894 <k_mutex_lock.constprop.0.isra.0>
	bytes_to_copy = MIN(max_data_len, ep_ctx->buf.len);
    4dec:	68e3      	ldr	r3, [r4, #12]
    4dee:	46b8      	mov	r8, r7
    4df0:	429f      	cmp	r7, r3
    4df2:	bf28      	it	cs
    4df4:	4698      	movcs	r8, r3
	if (!data && !max_data_len) {
    4df6:	b946      	cbnz	r6, 4e0a <usb_dc_ep_read_wait+0x5a>
    4df8:	b93f      	cbnz	r7, 4e0a <usb_dc_ep_read_wait+0x5a>
		if (read_bytes) {
    4dfa:	b105      	cbz	r5, 4dfe <usb_dc_ep_read_wait+0x4e>
			*read_bytes = ep_ctx->buf.len;
    4dfc:	602b      	str	r3, [r5, #0]
		k_mutex_unlock(&ctx->drv_lock);
    4dfe:	480f      	ldr	r0, [pc, #60]	; (4e3c <usb_dc_ep_read_wait+0x8c>)
    4e00:	f006 fd4a 	bl	b898 <k_mutex_unlock.isra.0>
		return 0;
    4e04:	2000      	movs	r0, #0
}
    4e06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	memcpy(data, ep_ctx->buf.curr, bytes_to_copy);
    4e0a:	4642      	mov	r2, r8
    4e0c:	4630      	mov	r0, r6
    4e0e:	69a1      	ldr	r1, [r4, #24]
    4e10:	f006 fd07 	bl	b822 <memcpy>
	ep_ctx->buf.curr += bytes_to_copy;
    4e14:	69a3      	ldr	r3, [r4, #24]
    4e16:	4443      	add	r3, r8
    4e18:	61a3      	str	r3, [r4, #24]
	ep_ctx->buf.len -= bytes_to_copy;
    4e1a:	68e3      	ldr	r3, [r4, #12]
    4e1c:	eba3 0308 	sub.w	r3, r3, r8
    4e20:	60e3      	str	r3, [r4, #12]
	if (read_bytes) {
    4e22:	2d00      	cmp	r5, #0
    4e24:	d0eb      	beq.n	4dfe <usb_dc_ep_read_wait+0x4e>
		*read_bytes = bytes_to_copy;
    4e26:	f8c5 8000 	str.w	r8, [r5]
    4e2a:	e7e8      	b.n	4dfe <usb_dc_ep_read_wait+0x4e>
		return -ENODEV;
    4e2c:	f06f 0012 	mvn.w	r0, #18
    4e30:	e7e9      	b.n	4e06 <usb_dc_ep_read_wait+0x56>
		return -EINVAL;
    4e32:	f06f 0015 	mvn.w	r0, #21
    4e36:	e7e6      	b.n	4e06 <usb_dc_ep_read_wait+0x56>
    4e38:	20013d4c 	.word	0x20013d4c
    4e3c:	20013d84 	.word	0x20013d84

00004e40 <usb_dc_ep_read_continue>:
{
    4e40:	b570      	push	{r4, r5, r6, lr}
	return get_usbd_ctx()->attached;
    4e42:	4d1e      	ldr	r5, [pc, #120]	; (4ebc <usb_dc_ep_read_continue+0x7c>)
{
    4e44:	4603      	mov	r3, r0
	if (!dev_attached() || !dev_ready()) {
    4e46:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
    4e4a:	b382      	cbz	r2, 4eae <usb_dc_ep_read_continue+0x6e>
    4e4c:	f895 2025 	ldrb.w	r2, [r5, #37]	; 0x25
    4e50:	b36a      	cbz	r2, 4eae <usb_dc_ep_read_continue+0x6e>
	if (NRF_USBD_EPIN_CHECK(ep)) {
    4e52:	061b      	lsls	r3, r3, #24
    4e54:	d42e      	bmi.n	4eb4 <usb_dc_ep_read_continue+0x74>
	ep_ctx = endpoint_ctx(ep);
    4e56:	f7ff fa5d 	bl	4314 <endpoint_ctx>
	if (!ep_ctx) {
    4e5a:	4604      	mov	r4, r0
    4e5c:	b350      	cbz	r0, 4eb4 <usb_dc_ep_read_continue+0x74>
	if (!ep_ctx->cfg.en) {
    4e5e:	7a03      	ldrb	r3, [r0, #8]
    4e60:	b343      	cbz	r3, 4eb4 <usb_dc_ep_read_continue+0x74>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4e62:	f04f 33ff 	mov.w	r3, #4294967295
    4e66:	f04f 32ff 	mov.w	r2, #4294967295
    4e6a:	f105 0038 	add.w	r0, r5, #56	; 0x38
    4e6e:	f006 fd11 	bl	b894 <k_mutex_lock.constprop.0.isra.0>
	if (!ep_ctx->buf.len) {
    4e72:	68e3      	ldr	r3, [r4, #12]
    4e74:	b9b3      	cbnz	r3, 4ea4 <usb_dc_ep_read_continue+0x64>
		ep_ctx->read_complete = true;
    4e76:	2601      	movs	r6, #1
		ep_ctx->buf.curr = ep_ctx->buf.data;
    4e78:	6963      	ldr	r3, [r4, #20]
		ep_ctx->read_complete = true;
    4e7a:	7726      	strb	r6, [r4, #28]
		ep_ctx->buf.curr = ep_ctx->buf.data;
    4e7c:	61a3      	str	r3, [r4, #24]
		if (ep_ctx->read_pending) {
    4e7e:	7f63      	ldrb	r3, [r4, #29]
    4e80:	b183      	cbz	r3, 4ea4 <usb_dc_ep_read_continue+0x64>
			struct usbd_event *ev = usbd_evt_alloc();
    4e82:	f7ff fab1 	bl	43e8 <usbd_evt_alloc>
			if (!ev) {
    4e86:	b930      	cbnz	r0, 4e96 <usb_dc_ep_read_continue+0x56>
				k_mutex_unlock(&ctx->drv_lock);
    4e88:	f105 0038 	add.w	r0, r5, #56	; 0x38
    4e8c:	f006 fd04 	bl	b898 <k_mutex_unlock.isra.0>
				return -ENOMEM;
    4e90:	f06f 000b 	mvn.w	r0, #11
}
    4e94:	bd70      	pop	{r4, r5, r6, pc}
			ev->evt_type = USBD_EVT_EP;
    4e96:	7406      	strb	r6, [r0, #16]
			ev->evt.ep_evt.ep = ep_ctx;
    4e98:	6084      	str	r4, [r0, #8]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    4e9a:	7306      	strb	r6, [r0, #12]
			usbd_evt_put(ev);
    4e9c:	f7ff fa2c 	bl	42f8 <usbd_evt_put>
			usbd_work_schedule();
    4ea0:	f7ff fa30 	bl	4304 <usbd_work_schedule>
	k_mutex_unlock(&ctx->drv_lock);
    4ea4:	4806      	ldr	r0, [pc, #24]	; (4ec0 <usb_dc_ep_read_continue+0x80>)
    4ea6:	f006 fcf7 	bl	b898 <k_mutex_unlock.isra.0>
	return 0;
    4eaa:	2000      	movs	r0, #0
    4eac:	e7f2      	b.n	4e94 <usb_dc_ep_read_continue+0x54>
		return -ENODEV;
    4eae:	f06f 0012 	mvn.w	r0, #18
    4eb2:	e7ef      	b.n	4e94 <usb_dc_ep_read_continue+0x54>
		return -EINVAL;
    4eb4:	f06f 0015 	mvn.w	r0, #21
    4eb8:	e7ec      	b.n	4e94 <usb_dc_ep_read_continue+0x54>
    4eba:	bf00      	nop
    4ebc:	20013d4c 	.word	0x20013d4c
    4ec0:	20013d84 	.word	0x20013d84

00004ec4 <usb_dc_ep_set_callback>:
{
    4ec4:	b508      	push	{r3, lr}
	return get_usbd_ctx()->attached;
    4ec6:	4b08      	ldr	r3, [pc, #32]	; (4ee8 <usb_dc_ep_set_callback+0x24>)
	if (!dev_attached()) {
    4ec8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    4ecc:	b12b      	cbz	r3, 4eda <usb_dc_ep_set_callback+0x16>
	ep_ctx = endpoint_ctx(ep);
    4ece:	f7ff fa21 	bl	4314 <endpoint_ctx>
	if (!ep_ctx) {
    4ed2:	b128      	cbz	r0, 4ee0 <usb_dc_ep_set_callback+0x1c>
	ep_ctx->cfg.cb = cb;
    4ed4:	6001      	str	r1, [r0, #0]
	return 0;
    4ed6:	2000      	movs	r0, #0
}
    4ed8:	bd08      	pop	{r3, pc}
		return -ENODEV;
    4eda:	f06f 0012 	mvn.w	r0, #18
    4ede:	e7fb      	b.n	4ed8 <usb_dc_ep_set_callback+0x14>
		return -EINVAL;
    4ee0:	f06f 0015 	mvn.w	r0, #21
    4ee4:	e7f8      	b.n	4ed8 <usb_dc_ep_set_callback+0x14>
    4ee6:	bf00      	nop
    4ee8:	20013d4c 	.word	0x20013d4c

00004eec <usb_dc_set_status_callback>:
	get_usbd_ctx()->status_cb = cb;
    4eec:	4b01      	ldr	r3, [pc, #4]	; (4ef4 <usb_dc_set_status_callback+0x8>)
    4eee:	6018      	str	r0, [r3, #0]
}
    4ef0:	4770      	bx	lr
    4ef2:	bf00      	nop
    4ef4:	20013d4c 	.word	0x20013d4c

00004ef8 <usb_dc_ep_mps>:
{
    4ef8:	b508      	push	{r3, lr}
	return get_usbd_ctx()->attached;
    4efa:	4b07      	ldr	r3, [pc, #28]	; (4f18 <usb_dc_ep_mps+0x20>)
	if (!dev_attached()) {
    4efc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    4f00:	b123      	cbz	r3, 4f0c <usb_dc_ep_mps+0x14>
	ep_ctx = endpoint_ctx(ep);
    4f02:	f7ff fa07 	bl	4314 <endpoint_ctx>
	if (!ep_ctx) {
    4f06:	b120      	cbz	r0, 4f12 <usb_dc_ep_mps+0x1a>
	return ep_ctx->cfg.max_sz;
    4f08:	6840      	ldr	r0, [r0, #4]
}
    4f0a:	bd08      	pop	{r3, pc}
		return -ENODEV;
    4f0c:	f06f 0012 	mvn.w	r0, #18
    4f10:	e7fb      	b.n	4f0a <usb_dc_ep_mps+0x12>
		return -EINVAL;
    4f12:	f06f 0015 	mvn.w	r0, #21
    4f16:	e7f8      	b.n	4f0a <usb_dc_ep_mps+0x12>
    4f18:	20013d4c 	.word	0x20013d4c

00004f1c <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    4f1c:	4b08      	ldr	r3, [pc, #32]	; (4f40 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4f1e:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    4f20:	1ac3      	subs	r3, r0, r3
{
    4f22:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4f24:	4907      	ldr	r1, [pc, #28]	; (4f44 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    4f26:	109b      	asrs	r3, r3, #2
{
    4f28:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4f2a:	4359      	muls	r1, r3
    4f2c:	2240      	movs	r2, #64	; 0x40
    4f2e:	4806      	ldr	r0, [pc, #24]	; (4f48 <onoff_stop+0x2c>)
    4f30:	f006 fcf7 	bl	b922 <stop>
	notify(mgr, res);
    4f34:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4f36:	4601      	mov	r1, r0
	notify(mgr, res);
    4f38:	4620      	mov	r0, r4
}
    4f3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    4f3e:	4718      	bx	r3
    4f40:	20013fec 	.word	0x20013fec
    4f44:	b6db6db7 	.word	0xb6db6db7
    4f48:	0000e308 	.word	0x0000e308

00004f4c <onoff_start>:
static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4f4c:	2340      	movs	r3, #64	; 0x40
{
    4f4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    4f50:	4c0b      	ldr	r4, [pc, #44]	; (4f80 <onoff_start+0x34>)
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4f52:	9300      	str	r3, [sp, #0]
	size_t offset = (size_t)(mgr - data->mgr);
    4f54:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4f56:	460b      	mov	r3, r1
{
    4f58:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4f5a:	490a      	ldr	r1, [pc, #40]	; (4f84 <onoff_start+0x38>)
	size_t offset = (size_t)(mgr - data->mgr);
    4f5c:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4f5e:	4361      	muls	r1, r4
{
    4f60:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4f62:	4a09      	ldr	r2, [pc, #36]	; (4f88 <onoff_start+0x3c>)
    4f64:	4809      	ldr	r0, [pc, #36]	; (4f8c <onoff_start+0x40>)
    4f66:	f006 fd08 	bl	b97a <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    4f6a:	1e01      	subs	r1, r0, #0
    4f6c:	da05      	bge.n	4f7a <onoff_start+0x2e>
		notify(mgr, err);
    4f6e:	4630      	mov	r0, r6
    4f70:	462b      	mov	r3, r5
	}
}
    4f72:	b002      	add	sp, #8
    4f74:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    4f78:	4718      	bx	r3
}
    4f7a:	b002      	add	sp, #8
    4f7c:	bd70      	pop	{r4, r5, r6, pc}
    4f7e:	bf00      	nop
    4f80:	20013fec 	.word	0x20013fec
    4f84:	b6db6db7 	.word	0xb6db6db7
    4f88:	0000b9eb 	.word	0x0000b9eb
    4f8c:	0000e308 	.word	0x0000e308

00004f90 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    4f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4f94:	2200      	movs	r2, #0
    4f96:	2101      	movs	r1, #1
{
    4f98:	4606      	mov	r6, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4f9a:	2005      	movs	r0, #5
    4f9c:	f7fe fda4 	bl	3ae8 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    4fa0:	4811      	ldr	r0, [pc, #68]	; (4fe8 <clk_init+0x58>)
    4fa2:	f001 ff03 	bl	6dac <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    4fa6:	4b11      	ldr	r3, [pc, #68]	; (4fec <clk_init+0x5c>)
    4fa8:	4298      	cmp	r0, r3
    4faa:	d119      	bne.n	4fe0 <clk_init+0x50>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    4fac:	f001 ff0e 	bl	6dcc <nrfx_clock_enable>
    4fb0:	2400      	movs	r4, #0
	return &data->mgr[type];
    4fb2:	f04f 081c 	mov.w	r8, #28
					 &transitions);
		if (err < 0) {
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    4fb6:	270c      	movs	r7, #12
		err = onoff_manager_init(get_onoff_manager(dev, i),
    4fb8:	f8df 9034 	ldr.w	r9, [pc, #52]	; 4ff0 <clk_init+0x60>
	struct nrf_clock_control_data *data = dev->data;
    4fbc:	6935      	ldr	r5, [r6, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    4fbe:	4649      	mov	r1, r9
    4fc0:	fb08 5004 	mla	r0, r8, r4, r5
    4fc4:	f005 faec 	bl	a5a0 <onoff_manager_init>
		if (err < 0) {
    4fc8:	2800      	cmp	r0, #0
    4fca:	db07      	blt.n	4fdc <clk_init+0x4c>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    4fcc:	2301      	movs	r3, #1
    4fce:	fb07 5504 	mla	r5, r7, r4, r5
	for (enum clock_control_nrf_type i = 0;
    4fd2:	441c      	add	r4, r3
    4fd4:	2c04      	cmp	r4, #4
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    4fd6:	67ab      	str	r3, [r5, #120]	; 0x78
	for (enum clock_control_nrf_type i = 0;
    4fd8:	d1f0      	bne.n	4fbc <clk_init+0x2c>
	}

	return 0;
    4fda:	2000      	movs	r0, #0
}
    4fdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    4fe0:	f06f 0004 	mvn.w	r0, #4
    4fe4:	e7fa      	b.n	4fdc <clk_init+0x4c>
    4fe6:	bf00      	nop
    4fe8:	00005029 	.word	0x00005029
    4fec:	0bad0000 	.word	0x0bad0000
    4ff0:	0000e82c 	.word	0x0000e82c

00004ff4 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    4ff4:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    4ff6:	230c      	movs	r3, #12
	sub_data->cb = NULL;
    4ff8:	2200      	movs	r2, #0
	clock_control_cb_t callback = sub_data->cb;
    4ffa:	434b      	muls	r3, r1
    4ffc:	4808      	ldr	r0, [pc, #32]	; (5020 <clkstarted_handle.constprop.0+0x2c>)
static void clkstarted_handle(const struct device *dev,
    4ffe:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    5000:	18c4      	adds	r4, r0, r3
	set_on_state(&sub_data->flags);
    5002:	3378      	adds	r3, #120	; 0x78
	void *user_data = sub_data->user_data;
    5004:	e9d4 561c 	ldrd	r5, r6, [r4, #112]	; 0x70
	set_on_state(&sub_data->flags);
    5008:	4418      	add	r0, r3
	sub_data->cb = NULL;
    500a:	6722      	str	r2, [r4, #112]	; 0x70
	set_on_state(&sub_data->flags);
    500c:	f006 fc76 	bl	b8fc <set_on_state>
	if (callback) {
    5010:	b12d      	cbz	r5, 501e <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    5012:	4632      	mov	r2, r6
    5014:	462b      	mov	r3, r5
}
    5016:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    501a:	4802      	ldr	r0, [pc, #8]	; (5024 <clkstarted_handle.constprop.0+0x30>)
    501c:	4718      	bx	r3
}
    501e:	bd70      	pop	{r4, r5, r6, pc}
    5020:	20013fec 	.word	0x20013fec
    5024:	0000e308 	.word	0x0000e308

00005028 <clock_event_handler>:
	switch (event) {
    5028:	2805      	cmp	r0, #5
    502a:	d811      	bhi.n	5050 <clock_event_handler+0x28>
    502c:	e8df f000 	tbb	[pc, r0]
    5030:	10100e03 	.word	0x10100e03
    5034:	0a0c      	.short	0x0a0c
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    5036:	4b07      	ldr	r3, [pc, #28]	; (5054 <clock_event_handler+0x2c>)
    5038:	6f98      	ldr	r0, [r3, #120]	; 0x78
    503a:	f010 0007 	ands.w	r0, r0, #7
    503e:	d107      	bne.n	5050 <clock_event_handler+0x28>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    5040:	f7ff bfd8 	b.w	4ff4 <clkstarted_handle.constprop.0>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
    5044:	2002      	movs	r0, #2
    5046:	e7fb      	b.n	5040 <clock_event_handler+0x18>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
    5048:	2003      	movs	r0, #3
    504a:	e7f9      	b.n	5040 <clock_event_handler+0x18>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    504c:	2001      	movs	r0, #1
    504e:	e7f7      	b.n	5040 <clock_event_handler+0x18>
}
    5050:	4770      	bx	lr
    5052:	bf00      	nop
    5054:	20013fec 	.word	0x20013fec

00005058 <generic_hfclk_start>:
{
    5058:	b508      	push	{r3, lr}
	__asm__ volatile(
    505a:	f04f 0320 	mov.w	r3, #32
    505e:	f3ef 8111 	mrs	r1, BASEPRI
    5062:	f383 8812 	msr	BASEPRI_MAX, r3
    5066:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    506a:	4a12      	ldr	r2, [pc, #72]	; (50b4 <generic_hfclk_start+0x5c>)
    506c:	6813      	ldr	r3, [r2, #0]
    506e:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    5072:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    5076:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    5078:	d00c      	beq.n	5094 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    507a:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    507e:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5082:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    5086:	f013 0301 	ands.w	r3, r3, #1
    508a:	d003      	beq.n	5094 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    508c:	480a      	ldr	r0, [pc, #40]	; (50b8 <generic_hfclk_start+0x60>)
    508e:	f006 fc35 	bl	b8fc <set_on_state>
			already_started = true;
    5092:	2301      	movs	r3, #1
	__asm__ volatile(
    5094:	f381 8811 	msr	BASEPRI, r1
    5098:	f3bf 8f6f 	isb	sy
	if (already_started) {
    509c:	b123      	cbz	r3, 50a8 <generic_hfclk_start+0x50>
}
    509e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    50a2:	2000      	movs	r0, #0
    50a4:	f7ff bfa6 	b.w	4ff4 <clkstarted_handle.constprop.0>
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    50a8:	2001      	movs	r0, #1
}
    50aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    50ae:	f008 bc49 	b.w	d944 <nrfx_clock_start>
    50b2:	bf00      	nop
    50b4:	2001408c 	.word	0x2001408c
    50b8:	20014064 	.word	0x20014064

000050bc <api_blocking_start>:
{
    50bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    50be:	2200      	movs	r2, #0
    50c0:	2301      	movs	r3, #1
    50c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    50c6:	466b      	mov	r3, sp
    50c8:	4a08      	ldr	r2, [pc, #32]	; (50ec <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    50ca:	f8cd d000 	str.w	sp, [sp]
    50ce:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    50d2:	f006 fc83 	bl	b9dc <api_start>
	if (err < 0) {
    50d6:	2800      	cmp	r0, #0
    50d8:	db05      	blt.n	50e6 <api_blocking_start+0x2a>
	return z_impl_k_sem_take(sem, timeout);
    50da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    50de:	2300      	movs	r3, #0
    50e0:	4668      	mov	r0, sp
    50e2:	f004 f857 	bl	9194 <z_impl_k_sem_take>
}
    50e6:	b005      	add	sp, #20
    50e8:	f85d fb04 	ldr.w	pc, [sp], #4
    50ec:	0000ba21 	.word	0x0000ba21

000050f0 <generic_hfclk_stop>:
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    50f0:	4b07      	ldr	r3, [pc, #28]	; (5110 <generic_hfclk_stop+0x20>)
    50f2:	e8d3 2fef 	ldaex	r2, [r3]
    50f6:	f022 0102 	bic.w	r1, r2, #2
    50fa:	e8c3 1fe0 	stlex	r0, r1, [r3]
    50fe:	2800      	cmp	r0, #0
    5100:	d1f7      	bne.n	50f2 <generic_hfclk_stop+0x2>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    5102:	07d3      	lsls	r3, r2, #31
    5104:	d402      	bmi.n	510c <generic_hfclk_stop+0x1c>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    5106:	2001      	movs	r0, #1
    5108:	f008 bc7c 	b.w	da04 <nrfx_clock_stop>
}
    510c:	4770      	bx	lr
    510e:	bf00      	nop
    5110:	2001408c 	.word	0x2001408c

00005114 <z_nrf_clock_control_get_onoff>:
	return &data->mgr[type];
    5114:	b2c3      	uxtb	r3, r0
}
    5116:	201c      	movs	r0, #28
    5118:	4a01      	ldr	r2, [pc, #4]	; (5120 <z_nrf_clock_control_get_onoff+0xc>)
    511a:	fb03 2000 	mla	r0, r3, r0, r2
    511e:	4770      	bx	lr
    5120:	20013fec 	.word	0x20013fec

00005124 <z_nrf_clock_control_lf_on>:
{
    5124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    5128:	2201      	movs	r2, #1
    512a:	4607      	mov	r7, r0
    512c:	4937      	ldr	r1, [pc, #220]	; (520c <z_nrf_clock_control_lf_on+0xe8>)
    512e:	e8d1 3fef 	ldaex	r3, [r1]
    5132:	e8c1 2fe0 	stlex	r0, r2, [r1]
    5136:	2800      	cmp	r0, #0
    5138:	d1f9      	bne.n	512e <z_nrf_clock_control_lf_on+0xa>
	if (atomic_set(&on, 1) == 0) {
    513a:	b933      	cbnz	r3, 514a <z_nrf_clock_control_lf_on+0x26>
    513c:	4934      	ldr	r1, [pc, #208]	; (5210 <z_nrf_clock_control_lf_on+0xec>)
		err = onoff_request(mgr, &cli);
    513e:	4835      	ldr	r0, [pc, #212]	; (5214 <z_nrf_clock_control_lf_on+0xf0>)
    5140:	604b      	str	r3, [r1, #4]
    5142:	60cb      	str	r3, [r1, #12]
    5144:	608a      	str	r2, [r1, #8]
    5146:	f005 fa3e 	bl	a5c6 <onoff_request>
	switch (start_mode) {
    514a:	1e7b      	subs	r3, r7, #1
    514c:	2b01      	cmp	r3, #1
    514e:	d82f      	bhi.n	51b0 <z_nrf_clock_control_lf_on+0x8c>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    5150:	2f01      	cmp	r7, #1
    5152:	d107      	bne.n	5164 <z_nrf_clock_control_lf_on+0x40>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    5154:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5158:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    515c:	f003 0303 	and.w	r3, r3, #3
    5160:	2b02      	cmp	r3, #2
    5162:	d025      	beq.n	51b0 <z_nrf_clock_control_lf_on+0x8c>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    5164:	f008 fde1 	bl	dd2a <k_is_in_isr>
    5168:	4604      	mov	r4, r0
    516a:	b918      	cbnz	r0, 5174 <z_nrf_clock_control_lf_on+0x50>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    516c:	4b2a      	ldr	r3, [pc, #168]	; (5218 <z_nrf_clock_control_lf_on+0xf4>)
	int key = isr_mode ? irq_lock() : 0;
    516e:	781b      	ldrb	r3, [r3, #0]
    5170:	2b00      	cmp	r3, #0
    5172:	d144      	bne.n	51fe <z_nrf_clock_control_lf_on+0xda>
	__asm__ volatile(
    5174:	f04f 0320 	mov.w	r3, #32
    5178:	f3ef 8611 	mrs	r6, BASEPRI
    517c:	f383 8812 	msr	BASEPRI_MAX, r3
    5180:	f3bf 8f6f 	isb	sy
    5184:	2401      	movs	r4, #1
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5186:	f04f 2550 	mov.w	r5, #1342197760	; 0x50005000
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    518a:	f8df 8090 	ldr.w	r8, [pc, #144]	; 521c <z_nrf_clock_control_lf_on+0xf8>
    518e:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5192:	f8d5 2418 	ldr.w	r2, [r5, #1048]	; 0x418
    5196:	03d2      	lsls	r2, r2, #15
    5198:	d50c      	bpl.n	51b4 <z_nrf_clock_control_lf_on+0x90>
	while (!(nrfx_clock_is_running(d, (void *)&type)
    519a:	f003 0303 	and.w	r3, r3, #3
    519e:	2b02      	cmp	r3, #2
    51a0:	d001      	beq.n	51a6 <z_nrf_clock_control_lf_on+0x82>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    51a2:	2f01      	cmp	r7, #1
    51a4:	d106      	bne.n	51b4 <z_nrf_clock_control_lf_on+0x90>
	if (isr_mode) {
    51a6:	b324      	cbz	r4, 51f2 <z_nrf_clock_control_lf_on+0xce>
	__asm__ volatile(
    51a8:	f386 8811 	msr	BASEPRI, r6
    51ac:	f3bf 8f6f 	isb	sy
}
    51b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    51b4:	b1c4      	cbz	r4, 51e8 <z_nrf_clock_control_lf_on+0xc4>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    51b6:	4630      	mov	r0, r6
    51b8:	f7fe fc5a 	bl	3a70 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    51bc:	f8d5 3518 	ldr.w	r3, [r5, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    51c0:	b2db      	uxtb	r3, r3
    51c2:	2b01      	cmp	r3, #1
    51c4:	d1e3      	bne.n	518e <z_nrf_clock_control_lf_on+0x6a>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    51c6:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    51ca:	2a00      	cmp	r2, #0
    51cc:	d0df      	beq.n	518e <z_nrf_clock_control_lf_on+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    51ce:	2200      	movs	r2, #0
    51d0:	f8c5 2104 	str.w	r2, [r5, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    51d4:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    51d8:	2202      	movs	r2, #2
    51da:	f8c5 2518 	str.w	r2, [r5, #1304]	; 0x518
    51de:	2220      	movs	r2, #32
    51e0:	f8c8 2180 	str.w	r2, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    51e4:	60ab      	str	r3, [r5, #8]
}
    51e6:	e7d2      	b.n	518e <z_nrf_clock_control_lf_on+0x6a>
	return z_impl_k_sleep(timeout);
    51e8:	2100      	movs	r1, #0
    51ea:	2021      	movs	r0, #33	; 0x21
    51ec:	f004 fb16 	bl	981c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    51f0:	e7e4      	b.n	51bc <z_nrf_clock_control_lf_on+0x98>
    p_reg->INTENSET = mask;
    51f2:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    51f6:	2202      	movs	r2, #2
    51f8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    51fc:	e7d8      	b.n	51b0 <z_nrf_clock_control_lf_on+0x8c>
    p_reg->INTENCLR = mask;
    51fe:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    5202:	2202      	movs	r2, #2
	int key = isr_mode ? irq_lock() : 0;
    5204:	4606      	mov	r6, r0
    5206:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    520a:	e7bc      	b.n	5186 <z_nrf_clock_control_lf_on+0x62>
    520c:	20014090 	.word	0x20014090
    5210:	20013fdc 	.word	0x20013fdc
    5214:	20014008 	.word	0x20014008
    5218:	2005639b 	.word	0x2005639b
    521c:	e000e100 	.word	0xe000e100

00005220 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    5220:	b530      	push	{r4, r5, lr}
	return port->config;
    5222:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    5224:	f001 051f 	and.w	r5, r1, #31
    5228:	7b04      	ldrb	r4, [r0, #12]
	nrfx_err_t err;
	uint8_t ch;

	if (mode == GPIO_INT_MODE_DISABLED) {
    522a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    522e:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
    5232:	b085      	sub	sp, #20
    5234:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
    5238:	d105      	bne.n	5246 <gpio_nrfx_pin_interrupt_configure+0x26>
		nrfx_gpiote_trigger_disable(abs_pin);
    523a:	4628      	mov	r0, r5
    523c:	f002 f874 	bl	7328 <nrfx_gpiote_trigger_disable>
		return -EINVAL;
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
    5240:	2000      	movs	r0, #0
}
    5242:	b005      	add	sp, #20
    5244:	bd30      	pop	{r4, r5, pc}
	if (mode == GPIO_INT_MODE_LEVEL) {
    5246:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    524a:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    524e:	d133      	bne.n	52b8 <gpio_nrfx_pin_interrupt_configure+0x98>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    5250:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    5254:	bf0c      	ite	eq
    5256:	2304      	moveq	r3, #4
    5258:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    525a:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    525e:	6883      	ldr	r3, [r0, #8]
    5260:	fa23 f101 	lsr.w	r1, r3, r1
    5264:	07c9      	lsls	r1, r1, #31
    5266:	d419      	bmi.n	529c <gpio_nrfx_pin_interrupt_configure+0x7c>
    5268:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    526c:	d116      	bne.n	529c <gpio_nrfx_pin_interrupt_configure+0x7c>
        case 1: return NRF_P1;
    526e:	4a1e      	ldr	r2, [pc, #120]	; (52e8 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    5270:	481e      	ldr	r0, [pc, #120]	; (52ec <gpio_nrfx_pin_interrupt_configure+0xcc>)
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    5272:	0969      	lsrs	r1, r5, #5
        case 1: return NRF_P1;
    5274:	2901      	cmp	r1, #1
    5276:	bf08      	it	eq
    5278:	4602      	moveq	r2, r0
    *p_pin = pin_number & 0x1F;
    527a:	f005 031f 	and.w	r3, r5, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    527e:	3380      	adds	r3, #128	; 0x80
    5280:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    5284:	07db      	lsls	r3, r3, #31
    5286:	d409      	bmi.n	529c <gpio_nrfx_pin_interrupt_configure+0x7c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    5288:	f10d 0407 	add.w	r4, sp, #7
    528c:	4621      	mov	r1, r4
    528e:	4628      	mov	r0, r5
    5290:	f001 ffb0 	bl	71f4 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    5294:	4b16      	ldr	r3, [pc, #88]	; (52f0 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    5296:	4298      	cmp	r0, r3
    5298:	d019      	beq.n	52ce <gpio_nrfx_pin_interrupt_configure+0xae>
		trigger_config.p_in_channel = &ch;
    529a:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    529c:	2300      	movs	r3, #0
    529e:	4628      	mov	r0, r5
    52a0:	4619      	mov	r1, r3
    52a2:	aa02      	add	r2, sp, #8
    52a4:	f001 fe80 	bl	6fa8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    52a8:	4b12      	ldr	r3, [pc, #72]	; (52f4 <gpio_nrfx_pin_interrupt_configure+0xd4>)
    52aa:	4298      	cmp	r0, r3
    52ac:	d118      	bne.n	52e0 <gpio_nrfx_pin_interrupt_configure+0xc0>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    52ae:	2101      	movs	r1, #1
    52b0:	4628      	mov	r0, r5
    52b2:	f001 fff3 	bl	729c <nrfx_gpiote_trigger_enable>
    52b6:	e7c3      	b.n	5240 <gpio_nrfx_pin_interrupt_configure+0x20>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    52b8:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    52bc:	d005      	beq.n	52ca <gpio_nrfx_pin_interrupt_configure+0xaa>
    52be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    52c2:	bf0c      	ite	eq
    52c4:	2302      	moveq	r3, #2
    52c6:	2301      	movne	r3, #1
    52c8:	e7c7      	b.n	525a <gpio_nrfx_pin_interrupt_configure+0x3a>
    52ca:	2303      	movs	r3, #3
    52cc:	e7c5      	b.n	525a <gpio_nrfx_pin_interrupt_configure+0x3a>
			err = nrfx_gpiote_channel_alloc(&ch);
    52ce:	4620      	mov	r0, r4
    52d0:	f001 ffde 	bl	7290 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    52d4:	4b07      	ldr	r3, [pc, #28]	; (52f4 <gpio_nrfx_pin_interrupt_configure+0xd4>)
    52d6:	4298      	cmp	r0, r3
    52d8:	d0df      	beq.n	529a <gpio_nrfx_pin_interrupt_configure+0x7a>
				return -ENOMEM;
    52da:	f06f 000b 	mvn.w	r0, #11
    52de:	e7b0      	b.n	5242 <gpio_nrfx_pin_interrupt_configure+0x22>
		return -EINVAL;
    52e0:	f06f 0015 	mvn.w	r0, #21
    52e4:	e7ad      	b.n	5242 <gpio_nrfx_pin_interrupt_configure+0x22>
    52e6:	bf00      	nop
    52e8:	50842500 	.word	0x50842500
    52ec:	50842800 	.word	0x50842800
    52f0:	0bad0004 	.word	0x0bad0004
    52f4:	0bad0000 	.word	0x0bad0000

000052f8 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    52f8:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    52fa:	f001 ffb9 	bl	7270 <nrfx_gpiote_is_init>
    52fe:	4604      	mov	r4, r0
    5300:	b968      	cbnz	r0, 531e <CONFIG_USB_DEVICE_PID+0x1e>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    5302:	f001 ff8d 	bl	7220 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    5306:	4b08      	ldr	r3, [pc, #32]	; (5328 <CONFIG_USB_DEVICE_PID+0x28>)
    5308:	4298      	cmp	r0, r3
    530a:	d10a      	bne.n	5322 <CONFIG_USB_DEVICE_PID+0x22>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    530c:	4621      	mov	r1, r4
    530e:	4807      	ldr	r0, [pc, #28]	; (532c <CONFIG_USB_DEVICE_PID+0x2c>)
    5310:	f001 ff6a 	bl	71e8 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    5314:	4622      	mov	r2, r4
    5316:	2105      	movs	r1, #5
    5318:	200d      	movs	r0, #13
    531a:	f7fe fbe5 	bl	3ae8 <z_arm_irq_priority_set>
		return 0;
    531e:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    5320:	bd10      	pop	{r4, pc}
		return -EIO;
    5322:	f06f 0004 	mvn.w	r0, #4
    5326:	e7fb      	b.n	5320 <CONFIG_USB_DEVICE_PID+0x20>
    5328:	0bad0000 	.word	0x0bad0000
    532c:	00005331 	.word	0x00005331

00005330 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    5330:	0942      	lsrs	r2, r0, #5
{
    5332:	4603      	mov	r3, r0
    5334:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    5336:	d002      	beq.n	533e <nrfx_gpio_handler+0xe>
    5338:	2a01      	cmp	r2, #1
    533a:	d015      	beq.n	5368 <nrfx_gpio_handler+0x38>
}
    533c:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    533e:	4e0b      	ldr	r6, [pc, #44]	; (536c <nrfx_gpio_handler+0x3c>)
	gpio_fire_callbacks(list, port, BIT(pin));
    5340:	6932      	ldr	r2, [r6, #16]
    5342:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5344:	2900      	cmp	r1, #0
    5346:	d0f9      	beq.n	533c <nrfx_gpio_handler+0xc>
    5348:	2501      	movs	r5, #1
    *p_pin = pin_number & 0x1F;
    534a:	f003 031f 	and.w	r3, r3, #31
	return node->next;
    534e:	680c      	ldr	r4, [r1, #0]
    5350:	409d      	lsls	r5, r3
		if (cb->pin_mask & pins) {
    5352:	688a      	ldr	r2, [r1, #8]
    5354:	402a      	ands	r2, r5
    5356:	d002      	beq.n	535e <nrfx_gpio_handler+0x2e>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    5358:	4630      	mov	r0, r6
    535a:	684b      	ldr	r3, [r1, #4]
    535c:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    535e:	2c00      	cmp	r4, #0
    5360:	d0ec      	beq.n	533c <nrfx_gpio_handler+0xc>
    5362:	4621      	mov	r1, r4
    5364:	6824      	ldr	r4, [r4, #0]
    5366:	e7f4      	b.n	5352 <nrfx_gpio_handler+0x22>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    5368:	4e01      	ldr	r6, [pc, #4]	; (5370 <nrfx_gpio_handler+0x40>)
    536a:	e7e9      	b.n	5340 <nrfx_gpio_handler+0x10>
    536c:	0000e320 	.word	0x0000e320
    5370:	0000e338 	.word	0x0000e338

00005374 <gpio_nrfx_pin_configure>:
{
    5374:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
    5378:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    537c:	f001 061f 	and.w	r6, r1, #31
    5380:	f898 300c 	ldrb.w	r3, [r8, #12]
{
    5384:	b085      	sub	sp, #20
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    5386:	ea46 1643 	orr.w	r6, r6, r3, lsl #5
{
    538a:	4614      	mov	r4, r2
    538c:	460f      	mov	r7, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    538e:	4630      	mov	r0, r6
    5390:	f10d 0103 	add.w	r1, sp, #3
    5394:	f001 ff2e 	bl	71f4 <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    5398:	f414 3540 	ands.w	r5, r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    539c:	4681      	mov	r9, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    539e:	d10b      	bne.n	53b8 <gpio_nrfx_pin_configure+0x44>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    53a0:	4630      	mov	r0, r6
    53a2:	f001 ffe9 	bl	7378 <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    53a6:	4b42      	ldr	r3, [pc, #264]	; (54b0 <gpio_nrfx_pin_configure+0x13c>)
    53a8:	4599      	cmp	r9, r3
    53aa:	d103      	bne.n	53b4 <gpio_nrfx_pin_configure+0x40>
			err = nrfx_gpiote_channel_free(ch);
    53ac:	f89d 0003 	ldrb.w	r0, [sp, #3]
    53b0:	f001 ff68 	bl	7284 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    53b4:	2000      	movs	r0, #0
    53b6:	e056      	b.n	5466 <gpio_nrfx_pin_configure+0xf2>
	nrfx_gpiote_trigger_config_t trigger_config = {
    53b8:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    53ba:	4630      	mov	r0, r6
    53bc:	4619      	mov	r1, r3
    53be:	aa02      	add	r2, sp, #8
	nrfx_gpiote_trigger_config_t trigger_config = {
    53c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    53c4:	f001 fdf0 	bl	6fa8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    53c8:	4b39      	ldr	r3, [pc, #228]	; (54b0 <gpio_nrfx_pin_configure+0x13c>)
    53ca:	4298      	cmp	r0, r3
    53cc:	d002      	beq.n	53d4 <gpio_nrfx_pin_configure+0x60>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    53ce:	f06f 0015 	mvn.w	r0, #21
    53d2:	e048      	b.n	5466 <gpio_nrfx_pin_configure+0xf2>
	if (free_ch) {
    53d4:	4581      	cmp	r9, r0
    53d6:	d103      	bne.n	53e0 <gpio_nrfx_pin_configure+0x6c>
		err = nrfx_gpiote_channel_free(ch);
    53d8:	f89d 0003 	ldrb.w	r0, [sp, #3]
    53dc:	f001 ff52 	bl	7284 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    53e0:	03a5      	lsls	r5, r4, #14
    53e2:	d552      	bpl.n	548a <gpio_nrfx_pin_configure+0x116>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    53e4:	f240 3306 	movw	r3, #774	; 0x306
    53e8:	4023      	ands	r3, r4
    53ea:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
    53ee:	d03d      	beq.n	546c <gpio_nrfx_pin_configure+0xf8>
    53f0:	d80c      	bhi.n	540c <gpio_nrfx_pin_configure+0x98>
    53f2:	2b06      	cmp	r3, #6
    53f4:	d015      	beq.n	5422 <gpio_nrfx_pin_configure+0xae>
    53f6:	d804      	bhi.n	5402 <gpio_nrfx_pin_configure+0x8e>
    53f8:	b19b      	cbz	r3, 5422 <gpio_nrfx_pin_configure+0xae>
    53fa:	2b02      	cmp	r3, #2
    53fc:	d1e7      	bne.n	53ce <gpio_nrfx_pin_configure+0x5a>
    53fe:	2304      	movs	r3, #4
    5400:	e00f      	b.n	5422 <gpio_nrfx_pin_configure+0xae>
    5402:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    5406:	d1e2      	bne.n	53ce <gpio_nrfx_pin_configure+0x5a>
		*drive = NRF_GPIO_PIN_H0S1;
    5408:	2301      	movs	r3, #1
    540a:	e00a      	b.n	5422 <gpio_nrfx_pin_configure+0xae>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    540c:	f240 2202 	movw	r2, #514	; 0x202
    5410:	4293      	cmp	r3, r2
    5412:	d02d      	beq.n	5470 <gpio_nrfx_pin_configure+0xfc>
    5414:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    5418:	d02c      	beq.n	5474 <gpio_nrfx_pin_configure+0x100>
    541a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    541e:	d1d6      	bne.n	53ce <gpio_nrfx_pin_configure+0x5a>
		*drive = NRF_GPIO_PIN_S0H1;
    5420:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    5422:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    5426:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    542a:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    542e:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    5430:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLUP;
    5434:	bf4c      	ite	mi
    5436:	2303      	movmi	r3, #3
		return NRF_GPIO_PIN_PULLDOWN;
    5438:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    543c:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    543e:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    5442:	d519      	bpl.n	5478 <gpio_nrfx_pin_configure+0x104>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    5444:	2101      	movs	r1, #1
    5446:	f8d8 3004 	ldr.w	r3, [r8, #4]
    544a:	fa01 f707 	lsl.w	r7, r1, r7
    p_reg->OUTSET = set_mask;
    544e:	609f      	str	r7, [r3, #8]
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    5450:	2200      	movs	r2, #0
    5452:	4630      	mov	r0, r6
    5454:	a901      	add	r1, sp, #4
    5456:	f001 fe53 	bl	7100 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    545a:	4b15      	ldr	r3, [pc, #84]	; (54b0 <gpio_nrfx_pin_configure+0x13c>)
    545c:	4298      	cmp	r0, r3
    545e:	bf14      	ite	ne
    5460:	f06f 0015 	mvnne.w	r0, #21
    5464:	2000      	moveq	r0, #0
}
    5466:	b005      	add	sp, #20
    5468:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		*drive = NRF_GPIO_PIN_H0D1;
    546c:	2307      	movs	r3, #7
    546e:	e7d8      	b.n	5422 <gpio_nrfx_pin_configure+0xae>
		*drive = NRF_GPIO_PIN_D0H1;
    5470:	2305      	movs	r3, #5
    5472:	e7d6      	b.n	5422 <gpio_nrfx_pin_configure+0xae>
		*drive = NRF_GPIO_PIN_H0H1;
    5474:	2303      	movs	r3, #3
    5476:	e7d4      	b.n	5422 <gpio_nrfx_pin_configure+0xae>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    5478:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    547a:	bf41      	itttt	mi
    547c:	2101      	movmi	r1, #1
    547e:	f8d8 3004 	ldrmi.w	r3, [r8, #4]
    5482:	fa01 f707 	lslmi.w	r7, r1, r7
    p_reg->OUTCLR = clr_mask;
    5486:	60df      	strmi	r7, [r3, #12]
}
    5488:	e7e2      	b.n	5450 <gpio_nrfx_pin_configure+0xdc>
	if (flags & GPIO_PULL_UP) {
    548a:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    548c:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    5490:	bf4c      	ite	mi
    5492:	2403      	movmi	r4, #3
    5494:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    5498:	461a      	mov	r2, r3
    549a:	4630      	mov	r0, r6
    549c:	a901      	add	r1, sp, #4
	nrfx_gpiote_input_config_t input_config = {
    549e:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    54a2:	f001 fd81 	bl	6fa8 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    54a6:	4b02      	ldr	r3, [pc, #8]	; (54b0 <gpio_nrfx_pin_configure+0x13c>)
    54a8:	4298      	cmp	r0, r3
    54aa:	d083      	beq.n	53b4 <gpio_nrfx_pin_configure+0x40>
    54ac:	e78f      	b.n	53ce <gpio_nrfx_pin_configure+0x5a>
    54ae:	bf00      	nop
    54b0:	0bad0000 	.word	0x0bad0000

000054b4 <qspi_get_zephyr_ret_code>:
/**
 * @brief Converts NRFX return codes to the zephyr ones
 */
static inline int qspi_get_zephyr_ret_code(nrfx_err_t res)
{
	switch (res) {
    54b4:	f100 4074 	add.w	r0, r0, #4093640704	; 0xf4000000
    54b8:	f500 00a6 	add.w	r0, r0, #5439488	; 0x530000
    54bc:	280a      	cmp	r0, #10
    54be:	bf9a      	itte	ls
    54c0:	4b02      	ldrls	r3, [pc, #8]	; (54cc <qspi_get_zephyr_ret_code+0x18>)
    54c2:	f933 0010 	ldrshls.w	r0, [r3, r0, lsl #1]
{
    54c6:	f06f 000f 	mvnhi.w	r0, #15
	case NRFX_ERROR_BUSY:
	case NRFX_ERROR_TIMEOUT:
	default:
		return -EBUSY;
	}
}
    54ca:	4770      	bx	lr
    54cc:	0000eb68 	.word	0x0000eb68

000054d0 <qspi_nor_pages_layout>:

static void qspi_nor_pages_layout(const struct device *dev,
				  const struct flash_pages_layout **layout,
				  size_t *layout_size)
{
	*layout = &dev_layout;
    54d0:	4b02      	ldr	r3, [pc, #8]	; (54dc <qspi_nor_pages_layout+0xc>)
    54d2:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
    54d4:	2301      	movs	r3, #1
    54d6:	6013      	str	r3, [r2, #0]
}
    54d8:	4770      	bx	lr
    54da:	bf00      	nop
    54dc:	0000e8d8 	.word	0x0000e8d8

000054e0 <qspi_flash_get_parameters>:
		.write_block_size = 4,
		.erase_value = 0xff,
	};

	return &qspi_flash_parameters;
}
    54e0:	4800      	ldr	r0, [pc, #0]	; (54e4 <qspi_flash_get_parameters+0x4>)
    54e2:	4770      	bx	lr
    54e4:	0000e8e0 	.word	0x0000e8e0

000054e8 <qspi_wait_for_completion.isra.0>:
	if (res == NRFX_SUCCESS) {
    54e8:	4b05      	ldr	r3, [pc, #20]	; (5500 <qspi_wait_for_completion.isra.0+0x18>)
    54ea:	4299      	cmp	r1, r3
    54ec:	d106      	bne.n	54fc <qspi_wait_for_completion.isra.0+0x14>
	return z_impl_k_sem_take(sem, timeout);
    54ee:	f04f 32ff 	mov.w	r2, #4294967295
    54f2:	f04f 33ff 	mov.w	r3, #4294967295
    54f6:	3020      	adds	r0, #32
    54f8:	f003 be4c 	b.w	9194 <z_impl_k_sem_take>
}
    54fc:	4770      	bx	lr
    54fe:	bf00      	nop
    5500:	0bad0000 	.word	0x0bad0000

00005504 <qspi_device_init>:
{
    5504:	b570      	push	{r4, r5, r6, lr}
	struct qspi_nor_data *dev_data = dev->data;
    5506:	6905      	ldr	r5, [r0, #16]
{
    5508:	4604      	mov	r4, r0
	if (!qspi_initialized) {
    550a:	4e0f      	ldr	r6, [pc, #60]	; (5548 <qspi_device_init+0x44>)
	qspi_lock(dev);
    550c:	4628      	mov	r0, r5
    550e:	f006 fb7c 	bl	bc0a <qspi_lock.isra.0>
	k_sem_give(&dev_data->count);
    5512:	f105 0030 	add.w	r0, r5, #48	; 0x30
    5516:	f006 fb70 	bl	bbfa <k_sem_give>
	if (!qspi_initialized) {
    551a:	7833      	ldrb	r3, [r6, #0]
    551c:	b98b      	cbnz	r3, 5542 <qspi_device_init+0x3e>
		res = nrfx_qspi_init(&dev_config->nrfx_cfg,
    551e:	462a      	mov	r2, r5
    5520:	490a      	ldr	r1, [pc, #40]	; (554c <qspi_device_init+0x48>)
    5522:	6860      	ldr	r0, [r4, #4]
    5524:	f002 fa10 	bl	7948 <nrfx_qspi_init>
		ret = qspi_get_zephyr_ret_code(res);
    5528:	f7ff ffc4 	bl	54b4 <qspi_get_zephyr_ret_code>
		qspi_initialized = (ret == 0);
    552c:	fab0 f380 	clz	r3, r0
    5530:	4605      	mov	r5, r0
    5532:	095b      	lsrs	r3, r3, #5
    5534:	7033      	strb	r3, [r6, #0]
	k_sem_give(&dev_data->sem);
    5536:	6920      	ldr	r0, [r4, #16]
    5538:	3010      	adds	r0, #16
    553a:	f006 fb5e 	bl	bbfa <k_sem_give>
}
    553e:	4628      	mov	r0, r5
    5540:	bd70      	pop	{r4, r5, r6, pc}
	int ret = 0;
    5542:	2500      	movs	r5, #0
    5544:	e7f7      	b.n	5536 <qspi_device_init+0x32>
    5546:	bf00      	nop
    5548:	20016394 	.word	0x20016394
    554c:	0000bbff 	.word	0x0000bbff

00005550 <qspi_device_uninit>:
{
    5550:	b538      	push	{r3, r4, r5, lr}
    5552:	4604      	mov	r4, r0
	qspi_lock(dev);
    5554:	6900      	ldr	r0, [r0, #16]
    5556:	f006 fb58 	bl	bc0a <qspi_lock.isra.0>
	struct qspi_nor_data *dev_data = dev->data;
    555a:	6925      	ldr	r5, [r4, #16]
    555c:	2200      	movs	r2, #0
    555e:	2300      	movs	r3, #0
    5560:	f105 0030 	add.w	r0, r5, #48	; 0x30
    5564:	f003 fe16 	bl	9194 <z_impl_k_sem_take>
	if (last) {
    5568:	6bab      	ldr	r3, [r5, #56]	; 0x38
    556a:	b94b      	cbnz	r3, 5580 <qspi_device_uninit+0x30>
		while (nrfx_qspi_mem_busy_check() != NRFX_SUCCESS) {
    556c:	4d0a      	ldr	r5, [pc, #40]	; (5598 <qspi_device_uninit+0x48>)
    556e:	f002 fb0f 	bl	7b90 <nrfx_qspi_mem_busy_check>
    5572:	42a8      	cmp	r0, r5
    5574:	d10a      	bne.n	558c <qspi_device_uninit+0x3c>
		nrfx_qspi_uninit();
    5576:	f002 fb31 	bl	7bdc <nrfx_qspi_uninit>
		qspi_initialized = false;
    557a:	2200      	movs	r2, #0
    557c:	4b07      	ldr	r3, [pc, #28]	; (559c <qspi_device_uninit+0x4c>)
    557e:	701a      	strb	r2, [r3, #0]
	k_sem_give(&dev_data->sem);
    5580:	6920      	ldr	r0, [r4, #16]
}
    5582:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	k_sem_give(&dev_data->sem);
    5586:	3010      	adds	r0, #16
    5588:	f006 bb37 	b.w	bbfa <k_sem_give>
	return z_impl_k_sleep(timeout);
    558c:	2100      	movs	r1, #0
    558e:	f240 6067 	movw	r0, #1639	; 0x667
    5592:	f004 f943 	bl	981c <z_impl_k_sleep>
    5596:	e7ea      	b.n	556e <qspi_device_uninit+0x1e>
    5598:	0bad0000 	.word	0x0bad0000
    559c:	20016394 	.word	0x20016394

000055a0 <qspi_nor_read>:
{
    55a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    55a4:	4607      	mov	r7, r0
    55a6:	4688      	mov	r8, r1
    55a8:	461c      	mov	r4, r3
	if (!dest) {
    55aa:	4616      	mov	r6, r2
{
    55ac:	b085      	sub	sp, #20
	if (!dest) {
    55ae:	2a00      	cmp	r2, #0
    55b0:	f000 809a 	beq.w	56e8 <qspi_nor_read+0x148>
	if (!size) {
    55b4:	2b00      	cmp	r3, #0
    55b6:	f000 8095 	beq.w	56e4 <qspi_nor_read+0x144>
	if (addr < 0 ||
    55ba:	2900      	cmp	r1, #0
	const struct qspi_nor_config *params = dev->config;
    55bc:	6842      	ldr	r2, [r0, #4]
	if (addr < 0 ||
    55be:	f2c0 8093 	blt.w	56e8 <qspi_nor_read+0x148>
    55c2:	6992      	ldr	r2, [r2, #24]
	    (addr + size) > params->size) {
    55c4:	18cb      	adds	r3, r1, r3
	if (addr < 0 ||
    55c6:	4293      	cmp	r3, r2
    55c8:	f200 808e 	bhi.w	56e8 <qspi_nor_read+0x148>
	int rc = qspi_device_init(dev);
    55cc:	f7ff ff9a 	bl	5504 <qspi_device_init>
	if (rc != 0) {
    55d0:	4605      	mov	r5, r0
    55d2:	2800      	cmp	r0, #0
    55d4:	d17d      	bne.n	56d2 <qspi_nor_read+0x132>
	qspi_lock(dev);
    55d6:	f1c8 0500 	rsb	r5, r8, #0
    55da:	f005 0503 	and.w	r5, r5, #3
    55de:	6938      	ldr	r0, [r7, #16]
    55e0:	f006 fb13 	bl	bc0a <qspi_lock.isra.0>
	if (flash_prefix > size) {
    55e4:	42a5      	cmp	r5, r4
    55e6:	bf28      	it	cs
    55e8:	4625      	movcs	r5, r4
	off_t dest_prefix = (WORD_SIZE - (off_t)dptr % WORD_SIZE) % WORD_SIZE;
    55ea:	4273      	negs	r3, r6
    55ec:	f003 0303 	and.w	r3, r3, #3
    55f0:	f006 0b03 	and.w	fp, r6, #3
    55f4:	bf58      	it	pl
    55f6:	f1c3 0b00 	rsbpl	fp, r3, #0
    55fa:	f1cb 0b00 	rsb	fp, fp, #0
    55fe:	f00b 0b03 	and.w	fp, fp, #3
    5602:	45a3      	cmp	fp, r4
    5604:	bf28      	it	cs
    5606:	46a3      	movcs	fp, r4
	off_t flash_suffix = (size - flash_prefix) % WORD_SIZE;
    5608:	1b63      	subs	r3, r4, r5
			    (size - dest_prefix) % WORD_SIZE;
    560a:	eba4 040b 	sub.w	r4, r4, fp
	off_t dest_middle = size - dest_prefix -
    560e:	f024 0403 	bic.w	r4, r4, #3
	off_t flash_middle = size - flash_prefix - flash_suffix;
    5612:	f023 0903 	bic.w	r9, r3, #3
	if (flash_middle > dest_middle) {
    5616:	45a1      	cmp	r9, r4
		flash_suffix = size - flash_prefix - flash_middle;
    5618:	bfc8      	it	gt
    561a:	46a1      	movgt	r9, r4
	off_t flash_suffix = (size - flash_prefix) % WORD_SIZE;
    561c:	f003 0a03 	and.w	sl, r3, #3
		flash_suffix = size - flash_prefix - flash_middle;
    5620:	bfc8      	it	gt
    5622:	eba3 0a04 	subgt.w	sl, r3, r4
	if (flash_middle != 0) {
    5626:	f1b9 0f00 	cmp.w	r9, #0
    562a:	d018      	beq.n	565e <qspi_nor_read+0xbe>
		res = nrfx_qspi_read(dptr + dest_prefix, flash_middle,
    562c:	eb06 030b 	add.w	r3, r6, fp
    5630:	eb08 0205 	add.w	r2, r8, r5
    5634:	4649      	mov	r1, r9
    5636:	4618      	mov	r0, r3
    5638:	9301      	str	r3, [sp, #4]
    563a:	f008 fa64 	bl	db06 <nrfx_qspi_read>
    563e:	4604      	mov	r4, r0
		qspi_wait_for_completion(dev, res);
    5640:	4601      	mov	r1, r0
    5642:	6938      	ldr	r0, [r7, #16]
    5644:	f7ff ff50 	bl	54e8 <qspi_wait_for_completion.isra.0>
		if (res != NRFX_SUCCESS) {
    5648:	4a29      	ldr	r2, [pc, #164]	; (56f0 <qspi_nor_read+0x150>)
    564a:	4294      	cmp	r4, r2
    564c:	d139      	bne.n	56c2 <qspi_nor_read+0x122>
		if (flash_prefix != dest_prefix) {
    564e:	455d      	cmp	r5, fp
    5650:	d005      	beq.n	565e <qspi_nor_read+0xbe>
			memmove(dptr + flash_prefix, dptr + dest_prefix, flash_middle);
    5652:	9b01      	ldr	r3, [sp, #4]
    5654:	464a      	mov	r2, r9
    5656:	4619      	mov	r1, r3
    5658:	1970      	adds	r0, r6, r5
    565a:	f006 f8ca 	bl	b7f2 <memmove>
	if (flash_prefix != 0) {
    565e:	b1b5      	cbz	r5, 568e <qspi_nor_read+0xee>
				     (WORD_SIZE - flash_prefix));
    5660:	f1c5 0b04 	rsb	fp, r5, #4
		res = nrfx_qspi_read(buf, WORD_SIZE, addr -
    5664:	2104      	movs	r1, #4
    5666:	eba8 020b 	sub.w	r2, r8, fp
    566a:	a802      	add	r0, sp, #8
    566c:	f008 fa4b 	bl	db06 <nrfx_qspi_read>
    5670:	4604      	mov	r4, r0
		qspi_wait_for_completion(dev, res);
    5672:	4601      	mov	r1, r0
    5674:	6938      	ldr	r0, [r7, #16]
    5676:	f7ff ff37 	bl	54e8 <qspi_wait_for_completion.isra.0>
		if (res != NRFX_SUCCESS) {
    567a:	4b1d      	ldr	r3, [pc, #116]	; (56f0 <qspi_nor_read+0x150>)
    567c:	429c      	cmp	r4, r3
    567e:	d120      	bne.n	56c2 <qspi_nor_read+0x122>
		memcpy(dptr, buf + WORD_SIZE - flash_prefix, flash_prefix);
    5680:	ab02      	add	r3, sp, #8
    5682:	462a      	mov	r2, r5
    5684:	4630      	mov	r0, r6
    5686:	eb03 010b 	add.w	r1, r3, fp
    568a:	f006 f8ca 	bl	b822 <memcpy>
	if (flash_suffix != 0) {
    568e:	f1ba 0f00 	cmp.w	sl, #0
    5692:	d025      	beq.n	56e0 <qspi_nor_read+0x140>
		res = nrfx_qspi_read(buf, WORD_SIZE * 2,
    5694:	2108      	movs	r1, #8
				     addr + flash_prefix + flash_middle);
    5696:	eb08 0205 	add.w	r2, r8, r5
		res = nrfx_qspi_read(buf, WORD_SIZE * 2,
    569a:	444a      	add	r2, r9
    569c:	eb0d 0001 	add.w	r0, sp, r1
    56a0:	f008 fa31 	bl	db06 <nrfx_qspi_read>
    56a4:	4604      	mov	r4, r0
		qspi_wait_for_completion(dev, res);
    56a6:	4601      	mov	r1, r0
    56a8:	6938      	ldr	r0, [r7, #16]
    56aa:	f7ff ff1d 	bl	54e8 <qspi_wait_for_completion.isra.0>
		if (res != NRFX_SUCCESS) {
    56ae:	4b10      	ldr	r3, [pc, #64]	; (56f0 <qspi_nor_read+0x150>)
    56b0:	429c      	cmp	r4, r3
    56b2:	d106      	bne.n	56c2 <qspi_nor_read+0x122>
		memcpy(dptr + flash_prefix + flash_middle, buf, flash_suffix);
    56b4:	eb09 0005 	add.w	r0, r9, r5
    56b8:	4652      	mov	r2, sl
    56ba:	a902      	add	r1, sp, #8
    56bc:	4430      	add	r0, r6
    56be:	f006 f8b0 	bl	b822 <memcpy>
	k_sem_give(&dev_data->sem);
    56c2:	6938      	ldr	r0, [r7, #16]
    56c4:	3010      	adds	r0, #16
    56c6:	f006 fa98 	bl	bbfa <k_sem_give>
	rc = qspi_get_zephyr_ret_code(res);
    56ca:	4620      	mov	r0, r4
    56cc:	f7ff fef2 	bl	54b4 <qspi_get_zephyr_ret_code>
    56d0:	4605      	mov	r5, r0
	qspi_device_uninit(dev);
    56d2:	4638      	mov	r0, r7
    56d4:	f7ff ff3c 	bl	5550 <qspi_device_uninit>
}
    56d8:	4628      	mov	r0, r5
    56da:	b005      	add	sp, #20
    56dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	return res;
    56e0:	4c03      	ldr	r4, [pc, #12]	; (56f0 <qspi_nor_read+0x150>)
    56e2:	e7ee      	b.n	56c2 <qspi_nor_read+0x122>
		return 0;
    56e4:	461d      	mov	r5, r3
    56e6:	e7f7      	b.n	56d8 <qspi_nor_read+0x138>
		return -EINVAL;
    56e8:	f06f 0515 	mvn.w	r5, #21
    56ec:	e7f4      	b.n	56d8 <qspi_nor_read+0x138>
    56ee:	bf00      	nop
    56f0:	0bad0000 	.word	0x0bad0000

000056f4 <qspi_nor_init>:

#if NRF_CLOCK_HAS_HFCLK192M
NRF_STATIC_INLINE
void nrf_clock_hfclk192m_div_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_div_t divider)
{
    p_reg->HFCLK192MCTRL = (((uint8_t)(divider) << CLOCK_HFCLK192MCTRL_HCLK192M_Pos) &
    56f4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    56f8:	2202      	movs	r2, #2
{
    56fa:	b530      	push	{r4, r5, lr}
    56fc:	f8c3 25b8 	str.w	r2, [r3, #1464]	; 0x5b8
	int ret = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
    5700:	6843      	ldr	r3, [r0, #4]
{
    5702:	b087      	sub	sp, #28
	int ret = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
    5704:	6a1d      	ldr	r5, [r3, #32]
{
    5706:	4604      	mov	r4, r0
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    5708:	2100      	movs	r1, #0
    570a:	4628      	mov	r0, r5
    570c:	aa03      	add	r2, sp, #12
    570e:	f006 fb84 	bl	be1a <pinctrl_lookup_state>
	if (ret < 0) {
    5712:	2800      	cmp	r0, #0
    5714:	db51      	blt.n	57ba <qspi_nor_init+0xc6>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    5716:	9b03      	ldr	r3, [sp, #12]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    5718:	682a      	ldr	r2, [r5, #0]
    571a:	7919      	ldrb	r1, [r3, #4]
    571c:	6818      	ldr	r0, [r3, #0]
    571e:	f006 fb99 	bl	be54 <pinctrl_configure_pins>
	if (ret < 0) {
    5722:	2800      	cmp	r0, #0
    5724:	db49      	blt.n	57ba <qspi_nor_init+0xc6>
	IRQ_CONNECT(DT_IRQN(QSPI_NODE), DT_IRQ(QSPI_NODE, priority),
    5726:	2200      	movs	r2, #0
    5728:	2101      	movs	r1, #1
    572a:	202b      	movs	r0, #43	; 0x2b
    572c:	f7fe f9dc 	bl	3ae8 <z_arm_irq_priority_set>
	const struct qspi_nor_config *dev_config = dev->config;
    5730:	6865      	ldr	r5, [r4, #4]
	nrfx_err_t res = nrfx_qspi_init(&dev_config->nrfx_cfg,
    5732:	6922      	ldr	r2, [r4, #16]
    5734:	4628      	mov	r0, r5
    5736:	4932      	ldr	r1, [pc, #200]	; (5800 <qspi_nor_init+0x10c>)
    5738:	f002 f906 	bl	7948 <nrfx_qspi_init>
	int ret = qspi_get_zephyr_ret_code(res);
    573c:	f7ff feba 	bl	54b4 <qspi_get_zephyr_ret_code>
	if (ret < 0) {
    5740:	2800      	cmp	r0, #0
    5742:	db3a      	blt.n	57ba <qspi_nor_init+0xc6>
		bool qe_value = (prot_if->writeoc == NRF_QSPI_WRITEOC_PP4IO) ||
    5744:	7aeb      	ldrb	r3, [r5, #11]
				(prot_if->readoc == NRF_QSPI_READOC_READ4IO) ||
    5746:	3b02      	subs	r3, #2
    5748:	2b01      	cmp	r3, #1
    574a:	d938      	bls.n	57be <qspi_nor_init+0xca>
    574c:	7aad      	ldrb	r5, [r5, #10]
    574e:	3d03      	subs	r5, #3
    5750:	2d01      	cmp	r5, #1
    5752:	bf8c      	ite	hi
    5754:	2500      	movhi	r5, #0
    5756:	2501      	movls	r5, #1
		ret = qspi_rdsr(dev, sr_num);
    5758:	4620      	mov	r0, r4
    575a:	f006 fab5 	bl	bcc8 <qspi_rdsr.constprop.0>
		if (ret < 0) {
    575e:	2800      	cmp	r0, #0
    5760:	db2b      	blt.n	57ba <qspi_nor_init+0xc6>
		uint8_t sr = (uint8_t)ret;
    5762:	b2c2      	uxtb	r2, r0
		if (qe_state != qe_value) {
    5764:	f3c0 1080 	ubfx	r0, r0, #6, #1
    5768:	4285      	cmp	r5, r0
    576a:	ad01      	add	r5, sp, #4
    576c:	d129      	bne.n	57c2 <qspi_nor_init+0xce>
	qspi_device_uninit(dev);
    576e:	4620      	mov	r0, r4
    5770:	f7ff feee 	bl	5550 <qspi_device_uninit>
	const struct qspi_cmd cmd = {
    5774:	2300      	movs	r3, #0
    5776:	2203      	movs	r2, #3
    5778:	9304      	str	r3, [sp, #16]
    577a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    577e:	239f      	movs	r3, #159	; 0x9f
	int ret = qspi_device_init(dev);
    5780:	4620      	mov	r0, r4
	const struct qspi_cmd cmd = {
    5782:	9505      	str	r5, [sp, #20]
	const struct qspi_buf rx_buf = {
    5784:	f8cd d004 	str.w	sp, [sp, #4]
	const struct qspi_cmd cmd = {
    5788:	f88d 300c 	strb.w	r3, [sp, #12]
	int ret = qspi_device_init(dev);
    578c:	f7ff feba 	bl	5504 <qspi_device_init>
	if (ret == 0) {
    5790:	4605      	mov	r5, r0
    5792:	b928      	cbnz	r0, 57a0 <qspi_nor_init+0xac>
		ret = qspi_send_cmd(dev, &cmd, false);
    5794:	4602      	mov	r2, r0
    5796:	a903      	add	r1, sp, #12
    5798:	4620      	mov	r0, r4
    579a:	f006 fa43 	bl	bc24 <qspi_send_cmd>
    579e:	4605      	mov	r5, r0
	qspi_device_uninit(dev);
    57a0:	4620      	mov	r0, r4
    57a2:	f7ff fed5 	bl	5550 <qspi_device_uninit>
	if (ret != 0) {
    57a6:	b935      	cbnz	r5, 57b6 <qspi_nor_init+0xc2>
	if (memcmp(qnc->id, id, SPI_NOR_MAX_ID_LEN) != 0) {
    57a8:	6860      	ldr	r0, [r4, #4]
    57aa:	2203      	movs	r2, #3
    57ac:	4669      	mov	r1, sp
    57ae:	301c      	adds	r0, #28
    57b0:	f006 f80e 	bl	b7d0 <memcmp>
    57b4:	b108      	cbz	r0, 57ba <qspi_nor_init+0xc6>
		return -ENODEV;
    57b6:	f06f 0012 	mvn.w	r0, #18
}
    57ba:	b007      	add	sp, #28
    57bc:	bd30      	pop	{r4, r5, pc}
				(prot_if->readoc == NRF_QSPI_READOC_READ4IO) ||
    57be:	2501      	movs	r5, #1
    57c0:	e7ca      	b.n	5758 <qspi_nor_init+0x64>
	uint8_t sr_array[2] = {0};
    57c2:	2300      	movs	r3, #0
			sr ^= qe_mask;
    57c4:	f082 0240 	eor.w	r2, r2, #64	; 0x40
	uint8_t sr_array[2] = {0};
    57c8:	f8ad 3000 	strh.w	r3, [sp]
		sr_array[0] = sr_val;
    57cc:	f88d 2000 	strb.w	r2, [sp]
	const struct qspi_buf sr_buf = {
    57d0:	2201      	movs	r2, #1
	ret = qspi_send_cmd(dev, &cmd, true);
    57d2:	4620      	mov	r0, r4
    57d4:	a903      	add	r1, sp, #12
	struct qspi_cmd cmd = {
    57d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
	const struct qspi_buf sr_buf = {
    57da:	f8cd d004 	str.w	sp, [sp, #4]
	struct qspi_cmd cmd = {
    57de:	9305      	str	r3, [sp, #20]
    57e0:	f88d 200c 	strb.w	r2, [sp, #12]
    57e4:	9504      	str	r5, [sp, #16]
	ret = qspi_send_cmd(dev, &cmd, true);
    57e6:	f006 fa1d 	bl	bc24 <qspi_send_cmd>
	if (ret == 0) {
    57ea:	2800      	cmp	r0, #0
    57ec:	d1e5      	bne.n	57ba <qspi_nor_init+0xc6>
		ret = qspi_rdsr(dev, 1);
    57ee:	4620      	mov	r0, r4
    57f0:	f006 fa6a 	bl	bcc8 <qspi_rdsr.constprop.0>
		 && ((ret & SPI_NOR_WIP_BIT) != 0U));
    57f4:	2800      	cmp	r0, #0
    57f6:	dbe0      	blt.n	57ba <qspi_nor_init+0xc6>
    57f8:	07c3      	lsls	r3, r0, #31
    57fa:	d4f8      	bmi.n	57ee <qspi_nor_init+0xfa>
    57fc:	e7b7      	b.n	576e <qspi_nor_init+0x7a>
    57fe:	bf00      	nop
    5800:	0000bbff 	.word	0x0000bbff

00005804 <qspi_nor_erase>:
{
    5804:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (addr < 0 ||
    5808:	1e0e      	subs	r6, r1, #0
{
    580a:	4680      	mov	r8, r0
    580c:	4617      	mov	r7, r2
	const struct qspi_nor_config *params = dev->config;
    580e:	f8d0 9004 	ldr.w	r9, [r0, #4]
	if (addr < 0 ||
    5812:	db6d      	blt.n	58f0 <qspi_nor_erase+0xec>
    5814:	f8d9 3018 	ldr.w	r3, [r9, #24]
	    (addr + size) > params->size) {
    5818:	18b2      	adds	r2, r6, r2
	if (addr < 0 ||
    581a:	429a      	cmp	r2, r3
    581c:	d868      	bhi.n	58f0 <qspi_nor_erase+0xec>
	if ((size == 0) || (size % QSPI_SECTOR_SIZE) != 0) {
    581e:	2f00      	cmp	r7, #0
    5820:	d066      	beq.n	58f0 <qspi_nor_erase+0xec>
    5822:	ea46 0307 	orr.w	r3, r6, r7
    5826:	f3c3 030b 	ubfx	r3, r3, #0, #12
    582a:	2b00      	cmp	r3, #0
    582c:	d160      	bne.n	58f0 <qspi_nor_erase+0xec>
	rv = qspi_device_init(dev);
    582e:	f7ff fe69 	bl	5504 <qspi_device_init>
	if (rv != 0) {
    5832:	4604      	mov	r4, r0
    5834:	bb98      	cbnz	r0, 589e <qspi_nor_erase+0x9a>
	qspi_trans_lock(dev);
    5836:	f8d8 0010 	ldr.w	r0, [r8, #16]
    583a:	f006 f9ed 	bl	bc18 <qspi_trans_lock.isra.0>
	rv = qspi_nor_write_protection_set(dev, false);
    583e:	4621      	mov	r1, r4
    5840:	4640      	mov	r0, r8
    5842:	f006 fa2c 	bl	bc9e <qspi_nor_write_protection_set>
	if (rv != 0) {
    5846:	4604      	mov	r4, r0
    5848:	bb28      	cbnz	r0, 5896 <qspi_nor_erase+0x92>
	qspi_lock(dev);
    584a:	f8d8 0010 	ldr.w	r0, [r8, #16]
    584e:	f006 f9dc 	bl	bc0a <qspi_lock.isra.0>
			res = NRFX_ERROR_INVALID_PARAM;
    5852:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 58f8 <qspi_nor_erase+0xf4>
		if (size == params->size) {
    5856:	f8d9 3018 	ldr.w	r3, [r9, #24]
    585a:	42bb      	cmp	r3, r7
    585c:	d125      	bne.n	58aa <qspi_nor_erase+0xa6>
			res = nrfx_qspi_chip_erase();
    585e:	f008 f955 	bl	db0c <nrfx_qspi_chip_erase>
    5862:	46bb      	mov	fp, r7
    5864:	4605      	mov	r5, r0
		qspi_wait_for_completion(dev, res);
    5866:	4629      	mov	r1, r5
    5868:	f8d8 0010 	ldr.w	r0, [r8, #16]
    586c:	f7ff fe3c 	bl	54e8 <qspi_wait_for_completion.isra.0>
		if (res == NRFX_SUCCESS) {
    5870:	4b22      	ldr	r3, [pc, #136]	; (58fc <qspi_nor_erase+0xf8>)
    5872:	429d      	cmp	r5, r3
    5874:	d137      	bne.n	58e6 <qspi_nor_erase+0xe2>
	while (size > 0) {
    5876:	ebb7 070b 	subs.w	r7, r7, fp
			addr += adj;
    587a:	445e      	add	r6, fp
	while (size > 0) {
    587c:	d1eb      	bne.n	5856 <qspi_nor_erase+0x52>
	k_sem_give(&dev_data->sem);
    587e:	f8d8 0010 	ldr.w	r0, [r8, #16]
    5882:	3010      	adds	r0, #16
    5884:	f006 f9b9 	bl	bbfa <k_sem_give>
	int rv2 = qspi_nor_write_protection_set(dev, true);
    5888:	2101      	movs	r1, #1
    588a:	4640      	mov	r0, r8
    588c:	f006 fa07 	bl	bc9e <qspi_nor_write_protection_set>
		rv = rv2;
    5890:	2c00      	cmp	r4, #0
    5892:	bf08      	it	eq
    5894:	4604      	moveq	r4, r0
	k_sem_give(&dev_data->trans);
    5896:	f8d8 0010 	ldr.w	r0, [r8, #16]
    589a:	f006 f9ae 	bl	bbfa <k_sem_give>
	qspi_device_uninit(dev);
    589e:	4640      	mov	r0, r8
    58a0:	f7ff fe56 	bl	5550 <qspi_device_uninit>
}
    58a4:	4620      	mov	r0, r4
    58a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		} else if ((size >= QSPI_BLOCK_SIZE) &&
    58aa:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
    58ae:	d309      	bcc.n	58c4 <qspi_nor_erase+0xc0>
			   QSPI_IS_BLOCK_ALIGNED(addr)) {
    58b0:	b2b3      	uxth	r3, r6
		} else if ((size >= QSPI_BLOCK_SIZE) &&
    58b2:	b93b      	cbnz	r3, 58c4 <qspi_nor_erase+0xc0>
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_64KB, addr);
    58b4:	4631      	mov	r1, r6
    58b6:	2001      	movs	r0, #1
    58b8:	f002 f9de 	bl	7c78 <nrfx_qspi_erase>
			adj = QSPI_BLOCK_SIZE;
    58bc:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_64KB, addr);
    58c0:	4605      	mov	r5, r0
			adj = QSPI_BLOCK_SIZE;
    58c2:	e7d0      	b.n	5866 <qspi_nor_erase+0x62>
		} else if ((size >= QSPI_SECTOR_SIZE) &&
    58c4:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    58c8:	d309      	bcc.n	58de <qspi_nor_erase+0xda>
			   QSPI_IS_SECTOR_ALIGNED(addr)) {
    58ca:	f3c6 000b 	ubfx	r0, r6, #0, #12
		} else if ((size >= QSPI_SECTOR_SIZE) &&
    58ce:	b930      	cbnz	r0, 58de <qspi_nor_erase+0xda>
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_4KB, addr);
    58d0:	4631      	mov	r1, r6
    58d2:	f002 f9d1 	bl	7c78 <nrfx_qspi_erase>
			adj = QSPI_SECTOR_SIZE;
    58d6:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_4KB, addr);
    58da:	4605      	mov	r5, r0
			adj = QSPI_SECTOR_SIZE;
    58dc:	e7c3      	b.n	5866 <qspi_nor_erase+0x62>
		uint32_t adj = 0;
    58de:	f04f 0b00 	mov.w	fp, #0
			res = NRFX_ERROR_INVALID_PARAM;
    58e2:	4655      	mov	r5, sl
    58e4:	e7bf      	b.n	5866 <qspi_nor_erase+0x62>
			rv = qspi_get_zephyr_ret_code(res);
    58e6:	4628      	mov	r0, r5
    58e8:	f7ff fde4 	bl	54b4 <qspi_get_zephyr_ret_code>
    58ec:	4604      	mov	r4, r0
			break;
    58ee:	e7c6      	b.n	587e <qspi_nor_erase+0x7a>
		return -EINVAL;
    58f0:	f06f 0415 	mvn.w	r4, #21
    58f4:	e7d6      	b.n	58a4 <qspi_nor_erase+0xa0>
    58f6:	bf00      	nop
    58f8:	0bad0004 	.word	0x0bad0004
    58fc:	0bad0000 	.word	0x0bad0000

00005900 <qspi_nor_write>:
{
    5900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
    5904:	4605      	mov	r5, r0
    5906:	460f      	mov	r7, r1
    5908:	461e      	mov	r6, r3
	if (!src) {
    590a:	4690      	mov	r8, r2
    590c:	2a00      	cmp	r2, #0
    590e:	f000 8081 	beq.w	5a14 <qspi_nor_write+0x114>
	if ((size == 0)
    5912:	2b00      	cmp	r3, #0
    5914:	d07e      	beq.n	5a14 <qspi_nor_write+0x114>
	    || ((size > 4) && ((size % 4U) != 0))) {
    5916:	2b04      	cmp	r3, #4
    5918:	d901      	bls.n	591e <qspi_nor_write+0x1e>
    591a:	079a      	lsls	r2, r3, #30
    591c:	d17a      	bne.n	5a14 <qspi_nor_write+0x114>
	if ((addr % 4U) != 0) {
    591e:	07bb      	lsls	r3, r7, #30
    5920:	d178      	bne.n	5a14 <qspi_nor_write+0x114>
	if (addr < 0 ||
    5922:	2f00      	cmp	r7, #0
	const struct qspi_nor_config *params = dev->config;
    5924:	686a      	ldr	r2, [r5, #4]
	if (addr < 0 ||
    5926:	db75      	blt.n	5a14 <qspi_nor_write+0x114>
    5928:	6992      	ldr	r2, [r2, #24]
	    (addr + size) > params->size) {
    592a:	19bb      	adds	r3, r7, r6
	if (addr < 0 ||
    592c:	4293      	cmp	r3, r2
    592e:	d871      	bhi.n	5a14 <qspi_nor_write+0x114>
	int rc = qspi_device_init(dev);
    5930:	4628      	mov	r0, r5
    5932:	f7ff fde7 	bl	5504 <qspi_device_init>
	if (rc != 0) {
    5936:	4604      	mov	r4, r0
    5938:	2800      	cmp	r0, #0
    593a:	d160      	bne.n	59fe <qspi_nor_write+0xfe>
	qspi_trans_lock(dev);
    593c:	6928      	ldr	r0, [r5, #16]
    593e:	f006 f96b 	bl	bc18 <qspi_trans_lock.isra.0>
	res = qspi_nor_write_protection_set(dev, false);
    5942:	4621      	mov	r1, r4
    5944:	4628      	mov	r0, r5
    5946:	f006 f9aa 	bl	bc9e <qspi_nor_write_protection_set>
    594a:	4604      	mov	r4, r0
	qspi_lock(dev);
    594c:	6928      	ldr	r0, [r5, #16]
    594e:	f006 f95c 	bl	bc0a <qspi_lock.isra.0>
	if (!res) {
    5952:	2c00      	cmp	r4, #0
    5954:	d140      	bne.n	59d8 <qspi_nor_write+0xd8>
		if (size < 4U) {
    5956:	2e03      	cmp	r6, #3
    5958:	d81c      	bhi.n	5994 <qspi_nor_write+0x94>
	res = nrfx_qspi_read(buf, sizeof(buf), addr);
    595a:	463a      	mov	r2, r7
    595c:	2104      	movs	r1, #4
    595e:	4668      	mov	r0, sp
    5960:	f008 f8d1 	bl	db06 <nrfx_qspi_read>
    5964:	4604      	mov	r4, r0
	qspi_wait_for_completion(dev, res);
    5966:	4601      	mov	r1, r0
    5968:	6928      	ldr	r0, [r5, #16]
    596a:	f7ff fdbd 	bl	54e8 <qspi_wait_for_completion.isra.0>
	if (res == NRFX_SUCCESS) {
    596e:	4b2b      	ldr	r3, [pc, #172]	; (5a1c <qspi_nor_write+0x11c>)
    5970:	429c      	cmp	r4, r3
    5972:	d131      	bne.n	59d8 <qspi_nor_write+0xd8>
		memcpy(buf, sptr, slen);
    5974:	4632      	mov	r2, r6
    5976:	4641      	mov	r1, r8
    5978:	4668      	mov	r0, sp
    597a:	f005 ff52 	bl	b822 <memcpy>
		res = nrfx_qspi_write(buf, sizeof(buf), addr);
    597e:	463a      	mov	r2, r7
    5980:	2104      	movs	r1, #4
    5982:	4668      	mov	r0, sp
			res = nrfx_qspi_write(src, size, addr);
    5984:	f008 f8bc 	bl	db00 <nrfx_qspi_write>
    5988:	4604      	mov	r4, r0
			qspi_wait_for_completion(dev, res);
    598a:	4601      	mov	r1, r0
    598c:	6928      	ldr	r0, [r5, #16]
    598e:	f7ff fdab 	bl	54e8 <qspi_wait_for_completion.isra.0>
    5992:	e021      	b.n	59d8 <qspi_nor_write+0xd8>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    5994:	f008 4360 	and.w	r3, r8, #3758096384	; 0xe0000000
		} else if (!nrfx_is_in_ram(src)) {
    5998:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    599c:	d036      	beq.n	5a0c <qspi_nor_write+0x10c>
			if (res == NRFX_SUCCESS) {
    599e:	f8df a07c 	ldr.w	sl, [pc, #124]	; 5a1c <qspi_nor_write+0x11c>
			size_t len = MIN(slen, sizeof(buf));
    59a2:	2e10      	cmp	r6, #16
    59a4:	46b1      	mov	r9, r6
    59a6:	bf28      	it	cs
    59a8:	f04f 0910 	movcs.w	r9, #16
			memcpy(buf, sp, len);
    59ac:	4641      	mov	r1, r8
    59ae:	464a      	mov	r2, r9
    59b0:	4668      	mov	r0, sp
    59b2:	f005 ff36 	bl	b822 <memcpy>
			res = nrfx_qspi_write(buf, sizeof(buf), addr);
    59b6:	463a      	mov	r2, r7
    59b8:	2110      	movs	r1, #16
    59ba:	4668      	mov	r0, sp
    59bc:	f008 f8a0 	bl	db00 <nrfx_qspi_write>
    59c0:	4604      	mov	r4, r0
			qspi_wait_for_completion(dev, res);
    59c2:	4601      	mov	r1, r0
    59c4:	6928      	ldr	r0, [r5, #16]
    59c6:	f7ff fd8f 	bl	54e8 <qspi_wait_for_completion.isra.0>
			if (res == NRFX_SUCCESS) {
    59ca:	4554      	cmp	r4, sl
    59cc:	d104      	bne.n	59d8 <qspi_nor_write+0xd8>
		while ((slen > 0) && (res == NRFX_SUCCESS)) {
    59ce:	ebb6 0609 	subs.w	r6, r6, r9
				sp += len;
    59d2:	44c8      	add	r8, r9
				addr += len;
    59d4:	444f      	add	r7, r9
		while ((slen > 0) && (res == NRFX_SUCCESS)) {
    59d6:	d1e4      	bne.n	59a2 <qspi_nor_write+0xa2>
	k_sem_give(&dev_data->sem);
    59d8:	6928      	ldr	r0, [r5, #16]
    59da:	3010      	adds	r0, #16
    59dc:	f006 f90d 	bl	bbfa <k_sem_give>
	int res2 = qspi_nor_write_protection_set(dev, true);
    59e0:	2101      	movs	r1, #1
    59e2:	4628      	mov	r0, r5
    59e4:	f006 f95b 	bl	bc9e <qspi_nor_write_protection_set>
    59e8:	4606      	mov	r6, r0
	k_sem_give(&dev_data->trans);
    59ea:	6928      	ldr	r0, [r5, #16]
    59ec:	f006 f905 	bl	bbfa <k_sem_give>
	rc = qspi_get_zephyr_ret_code(res);
    59f0:	2c00      	cmp	r4, #0
    59f2:	bf14      	ite	ne
    59f4:	4620      	movne	r0, r4
    59f6:	4630      	moveq	r0, r6
    59f8:	f7ff fd5c 	bl	54b4 <qspi_get_zephyr_ret_code>
    59fc:	4604      	mov	r4, r0
	qspi_device_uninit(dev);
    59fe:	4628      	mov	r0, r5
    5a00:	f7ff fda6 	bl	5550 <qspi_device_uninit>
}
    5a04:	4620      	mov	r0, r4
    5a06:	b004      	add	sp, #16
    5a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			res = nrfx_qspi_write(src, size, addr);
    5a0c:	463a      	mov	r2, r7
    5a0e:	4631      	mov	r1, r6
    5a10:	4640      	mov	r0, r8
    5a12:	e7b7      	b.n	5984 <qspi_nor_write+0x84>
		return -EINVAL;
    5a14:	f06f 0415 	mvn.w	r4, #21
    5a18:	e7f4      	b.n	5a04 <qspi_nor_write+0x104>
    5a1a:	bf00      	nop
    5a1c:	0bad0000 	.word	0x0bad0000

00005a20 <flash_sim_page_layout>:

static void flash_sim_page_layout(const struct device *dev,
				  const struct flash_pages_layout **layout,
				  size_t *layout_size)
{
	*layout = &flash_sim_pages_layout;
    5a20:	4b02      	ldr	r3, [pc, #8]	; (5a2c <flash_sim_page_layout+0xc>)
    5a22:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
    5a24:	2301      	movs	r3, #1
    5a26:	6013      	str	r3, [r2, #0]
}
    5a28:	4770      	bx	lr
    5a2a:	bf00      	nop
    5a2c:	0000e934 	.word	0x0000e934

00005a30 <flash_sim_get_parameters>:
flash_sim_get_parameters(const struct device *dev)
{
	ARG_UNUSED(dev);

	return &flash_sim_parameters;
}
    5a30:	4800      	ldr	r0, [pc, #0]	; (5a34 <flash_sim_get_parameters+0x4>)
    5a32:	4770      	bx	lr
    5a34:	0000e93c 	.word	0x0000e93c

00005a38 <flash_sim_write>:
{
    5a38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    5a3c:	461c      	mov	r4, r3
	if ((offset + len > FLASH_SIMULATOR_FLASH_SIZE +
    5a3e:	440b      	add	r3, r1
    5a40:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
{
    5a44:	460d      	mov	r5, r1
    5a46:	4617      	mov	r7, r2
	if ((offset + len > FLASH_SIMULATOR_FLASH_SIZE +
    5a48:	d82b      	bhi.n	5aa2 <flash_sim_write+0x6a>
			    FLASH_SIMULATOR_BASE_OFFSET) ||
    5a4a:	2900      	cmp	r1, #0
    5a4c:	db29      	blt.n	5aa2 <flash_sim_write+0x6a>
	if ((offset % FLASH_SIMULATOR_PROG_UNIT) ||
    5a4e:	ea44 0601 	orr.w	r6, r4, r1
    5a52:	f016 0603 	ands.w	r6, r6, #3
    5a56:	d124      	bne.n	5aa2 <flash_sim_write+0x6a>
	memset(buf, FLASH_SIMULATOR_ERASE_VALUE, sizeof(buf));
    5a58:	2204      	movs	r2, #4
    5a5a:	21ff      	movs	r1, #255	; 0xff
    5a5c:	eb0d 0002 	add.w	r0, sp, r2
    5a60:	f005 feea 	bl	b838 <memset>
	for (uint32_t i = 0; i < len; i += FLASH_SIMULATOR_PROG_UNIT) {
    5a64:	f8df 8040 	ldr.w	r8, [pc, #64]	; 5aa8 <flash_sim_write+0x70>
		if (memcmp(buf, MOCK_FLASH(offset + i), sizeof(buf))) {
    5a68:	eb08 0905 	add.w	r9, r8, r5
	for (uint32_t i = 0; i < len; i += FLASH_SIMULATOR_PROG_UNIT) {
    5a6c:	42a6      	cmp	r6, r4
    5a6e:	d308      	bcc.n	5a82 <flash_sim_write+0x4a>
    5a70:	463a      	mov	r2, r7
    5a72:	4445      	add	r5, r8
    5a74:	443c      	add	r4, r7
	for (uint32_t i = 0; i < len; i++) {
    5a76:	42a2      	cmp	r2, r4
    5a78:	d10c      	bne.n	5a94 <flash_sim_write+0x5c>
	return 0;
    5a7a:	2000      	movs	r0, #0
}
    5a7c:	b003      	add	sp, #12
    5a7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (memcmp(buf, MOCK_FLASH(offset + i), sizeof(buf))) {
    5a82:	2204      	movs	r2, #4
    5a84:	eb09 0106 	add.w	r1, r9, r6
    5a88:	eb0d 0002 	add.w	r0, sp, r2
    5a8c:	f005 fea0 	bl	b7d0 <memcmp>
	for (uint32_t i = 0; i < len; i += FLASH_SIMULATOR_PROG_UNIT) {
    5a90:	3604      	adds	r6, #4
    5a92:	e7eb      	b.n	5a6c <flash_sim_write+0x34>
		*(MOCK_FLASH(offset + i)) &= *((uint8_t *)data + i);
    5a94:	782b      	ldrb	r3, [r5, #0]
    5a96:	f812 1b01 	ldrb.w	r1, [r2], #1
    5a9a:	400b      	ands	r3, r1
    5a9c:	f805 3b01 	strb.w	r3, [r5], #1
	for (uint32_t i = 0; i < len; i++) {
    5aa0:	e7e9      	b.n	5a76 <flash_sim_write+0x3e>
		return -EINVAL;
    5aa2:	f06f 0015 	mvn.w	r0, #21
    5aa6:	e7e9      	b.n	5a7c <flash_sim_write+0x44>
    5aa8:	20016395 	.word	0x20016395

00005aac <flash_sim_read>:
{
    5aac:	4610      	mov	r0, r2
    5aae:	b508      	push	{r3, lr}
    5ab0:	461a      	mov	r2, r3
	if ((offset + len > FLASH_SIMULATOR_FLASH_SIZE +
    5ab2:	440b      	add	r3, r1
    5ab4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    5ab8:	d807      	bhi.n	5aca <flash_sim_read+0x1e>
			    FLASH_SIMULATOR_BASE_OFFSET) ||
    5aba:	2900      	cmp	r1, #0
    5abc:	db05      	blt.n	5aca <flash_sim_read+0x1e>
	memcpy(data, MOCK_FLASH(offset), len);
    5abe:	4b04      	ldr	r3, [pc, #16]	; (5ad0 <flash_sim_read+0x24>)
    5ac0:	4419      	add	r1, r3
    5ac2:	f005 feae 	bl	b822 <memcpy>
	return 0;
    5ac6:	2000      	movs	r0, #0
}
    5ac8:	bd08      	pop	{r3, pc}
		return -EINVAL;
    5aca:	f06f 0015 	mvn.w	r0, #21
    5ace:	e7fb      	b.n	5ac8 <flash_sim_read+0x1c>
    5ad0:	20016395 	.word	0x20016395

00005ad4 <flash_sim_erase>:
	if ((offset + len > FLASH_SIMULATOR_FLASH_SIZE +
    5ad4:	1853      	adds	r3, r2, r1
    5ad6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
{
    5ada:	b570      	push	{r4, r5, r6, lr}
	if ((offset + len > FLASH_SIMULATOR_FLASH_SIZE +
    5adc:	d81b      	bhi.n	5b16 <flash_sim_erase+0x42>
			    FLASH_SIMULATOR_BASE_OFFSET) ||
    5ade:	2900      	cmp	r1, #0
    5ae0:	db19      	blt.n	5b16 <flash_sim_erase+0x42>
	if ((offset % FLASH_SIMULATOR_ERASE_UNIT) ||
    5ae2:	ea42 0601 	orr.w	r6, r2, r1
    5ae6:	f3c6 060b 	ubfx	r6, r6, #0, #12
    5aea:	b9a6      	cbnz	r6, 5b16 <flash_sim_erase+0x42>
	for (uint32_t i = 0; i < len / FLASH_SIMULATOR_ERASE_UNIT; i++) {
    5aec:	4c0b      	ldr	r4, [pc, #44]	; (5b1c <flash_sim_erase+0x48>)
    5aee:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
    5af2:	f021 010f 	bic.w	r1, r1, #15
    5af6:	0b15      	lsrs	r5, r2, #12
    5af8:	440c      	add	r4, r1
    5afa:	42ae      	cmp	r6, r5
    5afc:	d101      	bne.n	5b02 <flash_sim_erase+0x2e>
    5afe:	2000      	movs	r0, #0
}
    5b00:	bd70      	pop	{r4, r5, r6, pc}
	memset(MOCK_FLASH(unit_addr), FLASH_SIMULATOR_ERASE_VALUE,
    5b02:	4620      	mov	r0, r4
    5b04:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    5b08:	21ff      	movs	r1, #255	; 0xff
    5b0a:	f005 fe95 	bl	b838 <memset>
	for (uint32_t i = 0; i < len / FLASH_SIMULATOR_ERASE_UNIT; i++) {
    5b0e:	3601      	adds	r6, #1
    5b10:	f504 5480 	add.w	r4, r4, #4096	; 0x1000
    5b14:	e7f1      	b.n	5afa <flash_sim_erase+0x26>
		return -EINVAL;
    5b16:	f06f 0015 	mvn.w	r0, #21
    5b1a:	e7f1      	b.n	5b00 <flash_sim_erase+0x2c>
    5b1c:	20016395 	.word	0x20016395

00005b20 <flash_init>:
}

#endif /* CONFIG_ARCH_POSIX */

static int flash_init(const struct device *dev)
{
    5b20:	b508      	push	{r3, lr}
	memset(mock_flash, FLASH_SIMULATOR_ERASE_VALUE, ARRAY_SIZE(mock_flash));
    5b22:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5b26:	21ff      	movs	r1, #255	; 0xff
    5b28:	4802      	ldr	r0, [pc, #8]	; (5b34 <flash_init+0x14>)
    5b2a:	f005 fe85 	bl	b838 <memset>
	FLASH_SIM_STATS_INIT_AND_REG(flash_sim_stats, STATS_SIZE_32, "flash_sim_stats");
	FLASH_SIM_STATS_INIT_AND_REG(flash_sim_thresholds, STATS_SIZE_32,
			   "flash_sim_thresholds");
	return flash_mock_init(dev);
}
    5b2e:	2000      	movs	r0, #0
    5b30:	bd08      	pop	{r3, pc}
    5b32:	bf00      	nop
    5b34:	20016395 	.word	0x20016395

00005b38 <z_impl_flash_simulator_get_memory>:
void *z_impl_flash_simulator_get_memory(const struct device *dev,
					size_t *mock_size)
{
	ARG_UNUSED(dev);

	*mock_size = FLASH_SIMULATOR_FLASH_SIZE;
    5b38:	f44f 2380 	mov.w	r3, #262144	; 0x40000
	return mock_flash;
}
    5b3c:	4801      	ldr	r0, [pc, #4]	; (5b44 <z_impl_flash_simulator_get_memory+0xc>)
	*mock_size = FLASH_SIMULATOR_FLASH_SIZE;
    5b3e:	600b      	str	r3, [r1, #0]
}
    5b40:	4770      	bx	lr
    5b42:	bf00      	nop
    5b44:	20016395 	.word	0x20016395

00005b48 <flash_nrf_pages_layout>:

static void flash_nrf_pages_layout(const struct device *dev,
				     const struct flash_pages_layout **layout,
				     size_t *layout_size)
{
	*layout = &dev_layout;
    5b48:	4b02      	ldr	r3, [pc, #8]	; (5b54 <flash_nrf_pages_layout+0xc>)
    5b4a:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
    5b4c:	2301      	movs	r3, #1
    5b4e:	6013      	str	r3, [r2, #0]
}
    5b50:	4770      	bx	lr
    5b52:	bf00      	nop
    5b54:	200140b4 	.word	0x200140b4

00005b58 <flash_nrf_get_parameters>:
flash_nrf_get_parameters(const struct device *dev)
{
	ARG_UNUSED(dev);

	return &flash_nrf_parameters;
}
    5b58:	4800      	ldr	r0, [pc, #0]	; (5b5c <flash_nrf_get_parameters+0x4>)
    5b5a:	4770      	bx	lr
    5b5c:	0000e958 	.word	0x0000e958

00005b60 <nrf_flash_init>:
	.page_layout = flash_nrf_pages_layout,
#endif
};

static int nrf_flash_init(const struct device *dev)
{
    5b60:	b510      	push	{r4, lr}
	return z_impl_k_sem_init(sem, initial_count, limit);
    5b62:	2201      	movs	r2, #1
    5b64:	4806      	ldr	r0, [pc, #24]	; (5b80 <nrf_flash_init+0x20>)
    5b66:	4611      	mov	r1, r2
    5b68:	f008 f97c 	bl	de64 <z_impl_k_sem_init>
#ifndef CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE
	nrf_flash_sync_init();
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

#if defined(CONFIG_FLASH_PAGE_LAYOUT)
	dev_layout.pages_count = nrfx_nvmc_flash_page_count_get();
    5b6c:	f007 ffbb 	bl	dae6 <nrfx_nvmc_flash_page_count_get>
    5b70:	4c04      	ldr	r4, [pc, #16]	; (5b84 <nrf_flash_init+0x24>)
    5b72:	6020      	str	r0, [r4, #0]
	dev_layout.pages_size = nrfx_nvmc_flash_page_size_get();
    5b74:	f007 ffb4 	bl	dae0 <nrfx_nvmc_flash_page_size_get>
    5b78:	6060      	str	r0, [r4, #4]
#endif

	return 0;
}
    5b7a:	2000      	movs	r0, #0
    5b7c:	bd10      	pop	{r4, pc}
    5b7e:	bf00      	nop
    5b80:	200140bc 	.word	0x200140bc
    5b84:	200140b4 	.word	0x200140b4

00005b88 <flash_nrf_erase>:
{
    5b88:	b570      	push	{r4, r5, r6, lr}
    5b8a:	460d      	mov	r5, r1
    5b8c:	4614      	mov	r4, r2
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
    5b8e:	f007 ffa7 	bl	dae0 <nrfx_nvmc_flash_page_size_get>
	if (is_regular_addr_valid(addr, size)) {
    5b92:	4621      	mov	r1, r4
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
    5b94:	4606      	mov	r6, r0
	if (is_regular_addr_valid(addr, size)) {
    5b96:	4628      	mov	r0, r5
    5b98:	f006 f8b1 	bl	bcfe <is_regular_addr_valid>
    5b9c:	b300      	cbz	r0, 5be0 <flash_nrf_erase+0x58>
		if (((addr % pg_size) != 0) || ((size % pg_size) != 0)) {
    5b9e:	fbb5 f3f6 	udiv	r3, r5, r6
    5ba2:	fb06 5313 	mls	r3, r6, r3, r5
    5ba6:	b9db      	cbnz	r3, 5be0 <flash_nrf_erase+0x58>
    5ba8:	fbb4 f3f6 	udiv	r3, r4, r6
    5bac:	fb06 4013 	mls	r0, r6, r3, r4
    5bb0:	b9b0      	cbnz	r0, 5be0 <flash_nrf_erase+0x58>
		if (!n_pages) {
    5bb2:	42a6      	cmp	r6, r4
    5bb4:	d813      	bhi.n	5bde <flash_nrf_erase+0x56>
	return z_impl_k_sem_take(sem, timeout);
    5bb6:	f04f 32ff 	mov.w	r2, #4294967295
    5bba:	f04f 33ff 	mov.w	r3, #4294967295
    5bbe:	480a      	ldr	r0, [pc, #40]	; (5be8 <flash_nrf_erase+0x60>)
    5bc0:	f003 fae8 	bl	9194 <z_impl_k_sem_take>

#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

static int erase_op(void *context)
{
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
    5bc4:	f007 ff8c 	bl	dae0 <nrfx_nvmc_flash_page_size_get>
    5bc8:	4606      	mov	r6, r0
		if (nrfx_nvmc_page_partial_erase_continue()) {
			e_ctx->len -= pg_size;
			e_ctx->flash_addr += pg_size;
		}
#else
		(void)nrfx_nvmc_page_erase(e_ctx->flash_addr);
    5bca:	4628      	mov	r0, r5
    5bcc:	f001 fce4 	bl	7598 <nrfx_nvmc_page_erase>
			}

		}
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

	} while (e_ctx->len > 0);
    5bd0:	1ba4      	subs	r4, r4, r6
    5bd2:	4435      	add	r5, r6
    5bd4:	d1f9      	bne.n	5bca <flash_nrf_erase+0x42>
	z_impl_k_sem_give(sem);
    5bd6:	4804      	ldr	r0, [pc, #16]	; (5be8 <flash_nrf_erase+0x60>)
    5bd8:	f003 fabc 	bl	9154 <z_impl_k_sem_give>
	return ret;
    5bdc:	4620      	mov	r0, r4
}
    5bde:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    5be0:	f06f 0015 	mvn.w	r0, #21
    5be4:	e7fb      	b.n	5bde <flash_nrf_erase+0x56>
    5be6:	bf00      	nop
    5be8:	200140bc 	.word	0x200140bc

00005bec <flash_nrf_write>:
{
    5bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5bf0:	460e      	mov	r6, r1
	if (is_regular_addr_valid(addr, len)) {
    5bf2:	4619      	mov	r1, r3
    5bf4:	4630      	mov	r0, r6
{
    5bf6:	4615      	mov	r5, r2
    5bf8:	461c      	mov	r4, r3
	if (is_regular_addr_valid(addr, len)) {
    5bfa:	f006 f880 	bl	bcfe <is_regular_addr_valid>
    5bfe:	b3b8      	cbz	r0, 5c70 <flash_nrf_write+0x84>
	if (!len) {
    5c00:	b3cc      	cbz	r4, 5c76 <flash_nrf_write+0x8a>
	return z_impl_k_sem_take(sem, timeout);
    5c02:	f04f 32ff 	mov.w	r2, #4294967295
    5c06:	f04f 33ff 	mov.w	r3, #4294967295
    5c0a:	481c      	ldr	r0, [pc, #112]	; (5c7c <flash_nrf_write+0x90>)
    5c0c:	f003 fac2 	bl	9194 <z_impl_k_sem_take>
		nrf_flash_sync_get_timestamp_begin();
	}
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */
#if IS_ENABLED(CONFIG_SOC_FLASH_NRF_EMULATE_ONE_BYTE_WRITE_ACCESS)
	/* If not aligned, write unaligned beginning */
	if (!is_aligned_32(w_ctx->flash_addr)) {
    5c10:	f016 0703 	ands.w	r7, r6, #3
    5c14:	d00c      	beq.n	5c30 <flash_nrf_write+0x44>
		uint32_t count = sizeof(uint32_t) - (w_ctx->flash_addr & 0x3);
    5c16:	f1c7 0704 	rsb	r7, r7, #4

		if (count > w_ctx->len) {
    5c1a:	42a7      	cmp	r7, r4
    5c1c:	bf28      	it	cs
    5c1e:	4627      	movcs	r7, r4

		if (SUSPEND_POFWARN()) {
			return -ECANCELED;
		}

		nrfx_nvmc_bytes_write(w_ctx->flash_addr,
    5c20:	4629      	mov	r1, r5
    5c22:	4630      	mov	r0, r6
    5c24:	463a      	mov	r2, r7
    5c26:	f001 fce5 	bl	75f4 <nrfx_nvmc_bytes_write>
	w_ctx->flash_addr += shift;
    5c2a:	443e      	add	r6, r7
	w_ctx->data_addr += shift;
    5c2c:	443d      	add	r5, r7
	w_ctx->len -= shift;
    5c2e:	1be4      	subs	r4, r4, r7
{
    5c30:	2700      	movs	r7, #0
    5c32:	f024 0803 	bic.w	r8, r4, #3
		}
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */
	}
#endif /* CONFIG_SOC_FLASH_NRF_EMULATE_ONE_BYTE_WRITE_ACCESS */
	/* Write all the 4-byte aligned data */
	while (w_ctx->len >= sizeof(uint32_t)) {
    5c36:	4547      	cmp	r7, r8
    5c38:	eb07 0006 	add.w	r0, r7, r6
    5c3c:	d113      	bne.n	5c66 <flash_nrf_write+0x7a>
    5c3e:	f06f 0303 	mvn.w	r3, #3
    5c42:	08a2      	lsrs	r2, r4, #2
    5c44:	fb03 4202 	mla	r2, r3, r2, r4
		}
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */
	}
#if IS_ENABLED(CONFIG_SOC_FLASH_NRF_EMULATE_ONE_BYTE_WRITE_ACCESS)
	/* Write remaining unaligned data */
	if (w_ctx->len) {
    5c48:	19e9      	adds	r1, r5, r7
    5c4a:	b10a      	cbz	r2, 5c50 <flash_nrf_write+0x64>
		if (SUSPEND_POFWARN()) {
			return -ECANCELED;
		}

		nrfx_nvmc_bytes_write(w_ctx->flash_addr,
    5c4c:	f001 fcd2 	bl	75f4 <nrfx_nvmc_bytes_write>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrf_nvmc_ready_check(NRF_NVMC_Type const * p_reg)
{
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
    5c50:	4a0b      	ldr	r2, [pc, #44]	; (5c80 <flash_nrf_write+0x94>)
    5c52:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
	while (!nrfx_nvmc_write_done_check()) {
    5c56:	07db      	lsls	r3, r3, #31
    5c58:	d5fb      	bpl.n	5c52 <flash_nrf_write+0x66>
	z_impl_k_sem_give(sem);
    5c5a:	4808      	ldr	r0, [pc, #32]	; (5c7c <flash_nrf_write+0x90>)
    5c5c:	f003 fa7a 	bl	9154 <z_impl_k_sem_give>
    5c60:	2000      	movs	r0, #0
}
    5c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		nrfx_nvmc_word_write(w_ctx->flash_addr,
    5c66:	59e9      	ldr	r1, [r5, r7]
    5c68:	f001 fcb4 	bl	75d4 <nrfx_nvmc_word_write>
	w_ctx->len -= shift;
    5c6c:	3704      	adds	r7, #4
}
    5c6e:	e7e2      	b.n	5c36 <flash_nrf_write+0x4a>
		return -EINVAL;
    5c70:	f06f 0015 	mvn.w	r0, #21
    5c74:	e7f5      	b.n	5c62 <flash_nrf_write+0x76>
		return 0;
    5c76:	4620      	mov	r0, r4
    5c78:	e7f3      	b.n	5c62 <flash_nrf_write+0x76>
    5c7a:	bf00      	nop
    5c7c:	200140bc 	.word	0x200140bc
    5c80:	50039000 	.word	0x50039000

00005c84 <compare_int_lock>:
#endif
}

static bool compare_int_lock(int32_t chan)
{
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    5c84:	2301      	movs	r3, #1
    5c86:	4083      	lsls	r3, r0
{
    5c88:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    5c8a:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    5c8c:	4a0d      	ldr	r2, [pc, #52]	; (5cc4 <compare_int_lock+0x40>)
    5c8e:	e8d2 1fef 	ldaex	r1, [r2]
    5c92:	ea01 0c04 	and.w	ip, r1, r4
    5c96:	e8c2 cfee 	stlex	lr, ip, [r2]
    5c9a:	f1be 0f00 	cmp.w	lr, #0
    5c9e:	d1f6      	bne.n	5c8e <compare_int_lock+0xa>

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5ca0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    5ca4:	fa02 f000 	lsl.w	r0, r2, r0
    5ca8:	f102 2250 	add.w	r2, r2, #1342197760	; 0x50005000
    5cac:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    5cb0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5cb4:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    5cb8:	420b      	tst	r3, r1
}
    5cba:	bf14      	ite	ne
    5cbc:	2001      	movne	r0, #1
    5cbe:	2000      	moveq	r0, #0
    5cc0:	bd10      	pop	{r4, pc}
    5cc2:	bf00      	nop
    5cc4:	200140d0 	.word	0x200140d0

00005cc8 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    5cc8:	4919      	ldr	r1, [pc, #100]	; (5d30 <sys_clock_timeout_handler+0x68>)
{
    5cca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5ccc:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    5cce:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    5cd2:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    5cd4:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    5cd8:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    5cdc:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    5cde:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    5ce2:	d222      	bcs.n	5d2a <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    5ce4:	4b13      	ldr	r3, [pc, #76]	; (5d34 <sys_clock_timeout_handler+0x6c>)
    5ce6:	681b      	ldr	r3, [r3, #0]
    5ce8:	0a1a      	lsrs	r2, r3, #8
    5cea:	061b      	lsls	r3, r3, #24
    5cec:	195e      	adds	r6, r3, r5
    5cee:	4b12      	ldr	r3, [pc, #72]	; (5d38 <sys_clock_timeout_handler+0x70>)
    5cf0:	f142 0700 	adc.w	r7, r2, #0
    5cf4:	e9c3 6700 	strd	r6, r7, [r3]
		return true;
    5cf8:	2601      	movs	r6, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    5cfa:	f003 feef 	bl	9adc <sys_clock_announce>
    return p_reg->CC[ch];
    5cfe:	00a3      	lsls	r3, r4, #2
    5d00:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    5d04:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    5d08:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    5d0c:	42aa      	cmp	r2, r5
    5d0e:	d10b      	bne.n	5d28 <sys_clock_timeout_handler+0x60>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    5d10:	b91e      	cbnz	r6, 5d1a <sys_clock_timeout_handler+0x52>
    p_reg->CC[ch] = cc_val;
    5d12:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    5d16:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5d1a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    p_reg->EVTENSET = mask;
    5d1e:	4b07      	ldr	r3, [pc, #28]	; (5d3c <sys_clock_timeout_handler+0x74>)
    5d20:	fa00 f404 	lsl.w	r4, r0, r4
    5d24:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    5d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    5d2a:	2600      	movs	r6, #0
    5d2c:	e7e5      	b.n	5cfa <sys_clock_timeout_handler+0x32>
    5d2e:	bf00      	nop
    5d30:	20002580 	.word	0x20002580
    5d34:	200140d4 	.word	0x200140d4
    5d38:	20002568 	.word	0x20002568
    5d3c:	50015000 	.word	0x50015000

00005d40 <compare_int_unlock>:
	if (key) {
    5d40:	b1e1      	cbz	r1, 5d7c <compare_int_unlock+0x3c>
		atomic_or(&int_mask, BIT(chan));
    5d42:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5d44:	4a0e      	ldr	r2, [pc, #56]	; (5d80 <compare_int_unlock+0x40>)
    5d46:	4083      	lsls	r3, r0
    5d48:	e8d2 1fef 	ldaex	r1, [r2]
    5d4c:	4319      	orrs	r1, r3
    5d4e:	e8c2 1fec 	stlex	ip, r1, [r2]
    5d52:	f1bc 0f00 	cmp.w	ip, #0
    5d56:	d1f7      	bne.n	5d48 <compare_int_unlock+0x8>
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5d58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    p_reg->INTENSET = mask;
    5d5c:	4a09      	ldr	r2, [pc, #36]	; (5d84 <compare_int_unlock+0x44>)
    5d5e:	4083      	lsls	r3, r0
    5d60:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    5d64:	4b08      	ldr	r3, [pc, #32]	; (5d88 <compare_int_unlock+0x48>)
    5d66:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    5d6a:	fa23 f000 	lsr.w	r0, r3, r0
    5d6e:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5d70:	bf42      	ittt	mi
    5d72:	f44f 1200 	movmi.w	r2, #2097152	; 0x200000
    5d76:	4b05      	ldrmi	r3, [pc, #20]	; (5d8c <compare_int_unlock+0x4c>)
    5d78:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    5d7c:	4770      	bx	lr
    5d7e:	bf00      	nop
    5d80:	200140d0 	.word	0x200140d0
    5d84:	50015000 	.word	0x50015000
    5d88:	200140cc 	.word	0x200140cc
    5d8c:	e000e100 	.word	0xe000e100

00005d90 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    5d90:	4b0d      	ldr	r3, [pc, #52]	; (5dc8 <z_nrf_rtc_timer_read+0x38>)
    5d92:	6818      	ldr	r0, [r3, #0]
    5d94:	0a01      	lsrs	r1, r0, #8
    5d96:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    5d98:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    5d9c:	4b0b      	ldr	r3, [pc, #44]	; (5dcc <z_nrf_rtc_timer_read+0x3c>)
    5d9e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    5da2:	1818      	adds	r0, r3, r0
    5da4:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    5da8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    5dac:	d20a      	bcs.n	5dc4 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    5dae:	4b08      	ldr	r3, [pc, #32]	; (5dd0 <z_nrf_rtc_timer_read+0x40>)
    5db0:	e9d3 2300 	ldrd	r2, r3, [r3]
    5db4:	4290      	cmp	r0, r2
    5db6:	eb71 0303 	sbcs.w	r3, r1, r3
    5dba:	d203      	bcs.n	5dc4 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    5dbc:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    5dc0:	f141 0100 	adc.w	r1, r1, #0
}
    5dc4:	4770      	bx	lr
    5dc6:	bf00      	nop
    5dc8:	200140d4 	.word	0x200140d4
    5dcc:	50015000 	.word	0x50015000
    5dd0:	20002568 	.word	0x20002568

00005dd4 <compare_set>:
{
    5dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5dd8:	b085      	sub	sp, #20
    5dda:	4616      	mov	r6, r2
    5ddc:	4698      	mov	r8, r3
    5dde:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    5de0:	f7ff ff50 	bl	5c84 <compare_int_lock>
    5de4:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    5de6:	f7ff ffd3 	bl	5d90 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    5dea:	42b0      	cmp	r0, r6
    5dec:	eb71 0308 	sbcs.w	r3, r1, r8
    5df0:	d276      	bcs.n	5ee0 <compare_set+0x10c>
		if (target_time - curr_time > COUNTER_SPAN) {
    5df2:	4b43      	ldr	r3, [pc, #268]	; (5f00 <compare_set+0x12c>)
    5df4:	1a30      	subs	r0, r6, r0
    5df6:	eb68 0101 	sbc.w	r1, r8, r1
    5dfa:	4298      	cmp	r0, r3
    5dfc:	f171 0300 	sbcs.w	r3, r1, #0
    5e00:	d27b      	bcs.n	5efa <compare_set+0x126>
		if (target_time != cc_data[chan].target_time) {
    5e02:	4b40      	ldr	r3, [pc, #256]	; (5f04 <compare_set+0x130>)
    5e04:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    5e08:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
    5e0c:	45d8      	cmp	r8, fp
    5e0e:	bf08      	it	eq
    5e10:	4556      	cmpeq	r6, sl
    5e12:	d050      	beq.n	5eb6 <compare_set+0xe2>
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5e14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	return absolute_time & COUNTER_MAX;
    5e18:	f026 427f 	bic.w	r2, r6, #4278190080	; 0xff000000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    5e1c:	4614      	mov	r4, r2
    5e1e:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    5e22:	f105 0750 	add.w	r7, r5, #80	; 0x50
    5e26:	f109 2950 	add.w	r9, r9, #1342197760	; 0x50005000
    5e2a:	00bf      	lsls	r7, r7, #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5e2c:	40ab      	lsls	r3, r5
    5e2e:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5e32:	b2bf      	uxth	r7, r7
    5e34:	f107 2750 	add.w	r7, r7, #1342197760	; 0x50005000
    5e38:	9301      	str	r3, [sp, #4]
    return p_reg->CC[ch];
    5e3a:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    5e3e:	4b32      	ldr	r3, [pc, #200]	; (5f08 <compare_set+0x134>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5e40:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
     return p_reg->COUNTER;
    5e44:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    5e48:	1a40      	subs	r0, r0, r1
    5e4a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    5e4e:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    5e52:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    5e54:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
    5e58:	d107      	bne.n	5e6a <compare_set+0x96>
    5e5a:	e9cd 2102 	strd	r2, r1, [sp, #8]
	z_impl_k_busy_wait(usec_to_wait);
    5e5e:	2013      	movs	r0, #19
    5e60:	f008 f95b 	bl	e11a <z_impl_k_busy_wait>
    5e64:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
    5e68:	4b27      	ldr	r3, [pc, #156]	; (5f08 <compare_set+0x134>)
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    5e6a:	f101 0c02 	add.w	ip, r1, #2
	return (a - b) & COUNTER_MAX;
    5e6e:	eba4 000c 	sub.w	r0, r4, ip
    5e72:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    5e76:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    5e7a:	bf88      	it	hi
    5e7c:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5e7e:	2000      	movs	r0, #0
    5e80:	6038      	str	r0, [r7, #0]
    5e82:	6838      	ldr	r0, [r7, #0]
    p_reg->EVTENSET = mask;
    5e84:	9801      	ldr	r0, [sp, #4]
    5e86:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    5e8a:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    5e8e:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    5e92:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    5e96:	4281      	cmp	r1, r0
    5e98:	d006      	beq.n	5ea8 <compare_set+0xd4>
	return (a - b) & COUNTER_MAX;
    5e9a:	1a20      	subs	r0, r4, r0
    5e9c:	3802      	subs	r0, #2
    5e9e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    5ea2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    5ea6:	d819      	bhi.n	5edc <compare_set+0x108>
	return (a - b) & COUNTER_MAX;
    5ea8:	1aa4      	subs	r4, r4, r2
    5eaa:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    5eae:	eb14 0a06 	adds.w	sl, r4, r6
    5eb2:	f148 0b00 	adc.w	fp, r8, #0
	return ret;
    5eb6:	2400      	movs	r4, #0
	cc_data[chan].target_time = target_time;
    5eb8:	4912      	ldr	r1, [pc, #72]	; (5f04 <compare_set+0x130>)
	cc_data[chan].callback = handler;
    5eba:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
    5ebc:	012b      	lsls	r3, r5, #4
    5ebe:	eb01 1205 	add.w	r2, r1, r5, lsl #4
	cc_data[chan].callback = handler;
    5ec2:	50c8      	str	r0, [r1, r3]
	cc_data[chan].target_time = target_time;
    5ec4:	e9c2 ab02 	strd	sl, fp, [r2, #8]
	cc_data[chan].user_context = user_data;
    5ec8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5eca:	6053      	str	r3, [r2, #4]
	compare_int_unlock(chan, key);
    5ecc:	4628      	mov	r0, r5
    5ece:	9900      	ldr	r1, [sp, #0]
    5ed0:	f7ff ff36 	bl	5d40 <compare_int_unlock>
}
    5ed4:	4620      	mov	r0, r4
    5ed6:	b005      	add	sp, #20
    5ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5edc:	4620      	mov	r0, r4
    5ede:	e7b1      	b.n	5e44 <compare_set+0x70>
		atomic_or(&force_isr_mask, BIT(chan));
    5ee0:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5ee2:	4a0a      	ldr	r2, [pc, #40]	; (5f0c <compare_set+0x138>)
    5ee4:	40ab      	lsls	r3, r5
    5ee6:	e8d2 1fef 	ldaex	r1, [r2]
    5eea:	4319      	orrs	r1, r3
    5eec:	e8c2 1fe0 	stlex	r0, r1, [r2]
    5ef0:	2800      	cmp	r0, #0
    5ef2:	d1f8      	bne.n	5ee6 <compare_set+0x112>
    5ef4:	46b2      	mov	sl, r6
    5ef6:	46c3      	mov	fp, r8
    5ef8:	e7dd      	b.n	5eb6 <compare_set+0xe2>
			return -EINVAL;
    5efa:	f06f 0415 	mvn.w	r4, #21
    5efe:	e7e5      	b.n	5ecc <compare_set+0xf8>
    5f00:	01000001 	.word	0x01000001
    5f04:	20002570 	.word	0x20002570
    5f08:	50015000 	.word	0x50015000
    5f0c:	200140cc 	.word	0x200140cc

00005f10 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    5f10:	b537      	push	{r0, r1, r2, r4, r5, lr}
    p_reg->PRESCALER = val;
    5f12:	2400      	movs	r4, #0
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    5f14:	f04f 30ff 	mov.w	r0, #4294967295
    5f18:	f04f 31ff 	mov.w	r1, #4294967295
    5f1c:	4d16      	ldr	r5, [pc, #88]	; (5f78 <sys_clock_driver_init+0x68>)
    5f1e:	4b17      	ldr	r3, [pc, #92]	; (5f7c <sys_clock_driver_init+0x6c>)
    5f20:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    5f24:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    5f28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5f2c:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    5f30:	2302      	movs	r3, #2
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5f32:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    5f36:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    5f3a:	4b11      	ldr	r3, [pc, #68]	; (5f80 <sys_clock_driver_init+0x70>)

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    5f3c:	2101      	movs	r1, #1
    5f3e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    5f42:	2015      	movs	r0, #21
    5f44:	4622      	mov	r2, r4
    5f46:	f7fd fdcf 	bl	3ae8 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    5f4a:	2015      	movs	r0, #21
    5f4c:	f7fd fd9a 	bl	3a84 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    5f50:	2301      	movs	r3, #1

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    5f52:	4a0c      	ldr	r2, [pc, #48]	; (5f84 <sys_clock_driver_init+0x74>)
    5f54:	60ab      	str	r3, [r5, #8]
    5f56:	602b      	str	r3, [r5, #0]
    5f58:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    5f5a:	4b0b      	ldr	r3, [pc, #44]	; (5f88 <sys_clock_driver_init+0x78>)
    5f5c:	4a0b      	ldr	r2, [pc, #44]	; (5f8c <sys_clock_driver_init+0x7c>)
    5f5e:	9300      	str	r3, [sp, #0]
    5f60:	4620      	mov	r0, r4
    5f62:	2300      	movs	r3, #0
    5f64:	9401      	str	r4, [sp, #4]
    5f66:	f7ff ff35 	bl	5dd4 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    5f6a:	4620      	mov	r0, r4
    5f6c:	f7ff f8da 	bl	5124 <z_nrf_clock_control_lf_on>

	return 0;
}
    5f70:	4620      	mov	r0, r4
    5f72:	b003      	add	sp, #12
    5f74:	bd30      	pop	{r4, r5, pc}
    5f76:	bf00      	nop
    5f78:	50015000 	.word	0x50015000
    5f7c:	20002570 	.word	0x20002570
    5f80:	e000e100 	.word	0xe000e100
    5f84:	200140d0 	.word	0x200140d0
    5f88:	00005cc9 	.word	0x00005cc9
    5f8c:	007fffff 	.word	0x007fffff

00005f90 <rtc_nrf_isr>:
    return p_reg->INTENSET & mask;
    5f90:	4b35      	ldr	r3, [pc, #212]	; (6068 <rtc_nrf_isr+0xd8>)
{
    5f92:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    5f96:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    5f9a:	0791      	lsls	r1, r2, #30
    5f9c:	d50b      	bpl.n	5fb6 <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5f9e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5fa2:	b142      	cbz	r2, 5fb6 <rtc_nrf_isr+0x26>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5fa4:	2200      	movs	r2, #0
    5fa6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		overflow_cnt++;
    5faa:	4a30      	ldr	r2, [pc, #192]	; (606c <rtc_nrf_isr+0xdc>)
    5fac:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    5fb0:	6813      	ldr	r3, [r2, #0]
    5fb2:	3301      	adds	r3, #1
    5fb4:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    5fb6:	f04f 0320 	mov.w	r3, #32
    5fba:	f3ef 8111 	mrs	r1, BASEPRI
    5fbe:	f383 8812 	msr	BASEPRI_MAX, r3
    5fc2:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    5fc6:	4b28      	ldr	r3, [pc, #160]	; (6068 <rtc_nrf_isr+0xd8>)
    5fc8:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    5fcc:	03d2      	lsls	r2, r2, #15
    5fce:	d50e      	bpl.n	5fee <rtc_nrf_isr+0x5e>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    5fd0:	4a27      	ldr	r2, [pc, #156]	; (6070 <rtc_nrf_isr+0xe0>)
    5fd2:	e8d2 0fef 	ldaex	r0, [r2]
    5fd6:	f020 0401 	bic.w	r4, r0, #1
    5fda:	e8c2 4fe5 	stlex	r5, r4, [r2]
    5fde:	2d00      	cmp	r5, #0
    5fe0:	d1f7      	bne.n	5fd2 <rtc_nrf_isr+0x42>
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    5fe2:	2800      	cmp	r0, #0
    5fe4:	d137      	bne.n	6056 <rtc_nrf_isr+0xc6>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5fe6:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
		if (result) {
    5fea:	2a00      	cmp	r2, #0
    5fec:	d133      	bne.n	6056 <rtc_nrf_isr+0xc6>
{
    5fee:	2300      	movs	r3, #0
	__asm__ volatile(
    5ff0:	f381 8811 	msr	BASEPRI, r1
    5ff4:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    5ff8:	b353      	cbz	r3, 6050 <rtc_nrf_isr+0xc0>
		curr_time = z_nrf_rtc_timer_read();
    5ffa:	f7ff fec9 	bl	5d90 <z_nrf_rtc_timer_read>
	__asm__ volatile(
    5ffe:	f04f 0320 	mov.w	r3, #32
    6002:	f3ef 8711 	mrs	r7, BASEPRI
    6006:	f383 8812 	msr	BASEPRI_MAX, r3
    600a:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    600e:	4b19      	ldr	r3, [pc, #100]	; (6074 <rtc_nrf_isr+0xe4>)
    6010:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
		if (curr_time >= expire_time) {
    6014:	42a0      	cmp	r0, r4
    6016:	eb71 0205 	sbcs.w	r2, r1, r5
    601a:	f04f 0200 	mov.w	r2, #0
    601e:	d321      	bcc.n	6064 <rtc_nrf_isr+0xd4>
			user_context = cc_data[chan].user_context;
    6020:	e9d3 1600 	ldrd	r1, r6, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    6024:	f04f 38ff 	mov.w	r8, #4294967295
    6028:	f04f 39ff 	mov.w	r9, #4294967295
			cc_data[chan].callback = NULL;
    602c:	601a      	str	r2, [r3, #0]
    p_reg->EVTENCLR = mask;
    602e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    6032:	e9c3 8902 	strd	r8, r9, [r3, #8]
    6036:	4b0c      	ldr	r3, [pc, #48]	; (6068 <rtc_nrf_isr+0xd8>)
    6038:	f8c3 2348 	str.w	r2, [r3, #840]	; 0x348
	__asm__ volatile(
    603c:	f387 8811 	msr	BASEPRI, r7
    6040:	f3bf 8f6f 	isb	sy
		if (handler) {
    6044:	b121      	cbz	r1, 6050 <rtc_nrf_isr+0xc0>
			handler(chan, expire_time, user_context);
    6046:	4622      	mov	r2, r4
    6048:	462b      	mov	r3, r5
    604a:	2000      	movs	r0, #0
    604c:	9600      	str	r6, [sp, #0]
    604e:	4788      	blx	r1
}
    6050:	b003      	add	sp, #12
    6052:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    6056:	2200      	movs	r2, #0
    6058:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    605c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    6060:	2301      	movs	r3, #1
}
    6062:	e7c5      	b.n	5ff0 <rtc_nrf_isr+0x60>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    6064:	4611      	mov	r1, r2
    6066:	e7e9      	b.n	603c <rtc_nrf_isr+0xac>
    6068:	50015000 	.word	0x50015000
    606c:	200140d4 	.word	0x200140d4
    6070:	200140cc 	.word	0x200140cc
    6074:	20002570 	.word	0x20002570

00006078 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    6078:	1c43      	adds	r3, r0, #1
{
    607a:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    607c:	d020      	beq.n	60c0 <sys_clock_set_timeout+0x48>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    607e:	2801      	cmp	r0, #1
    6080:	dd20      	ble.n	60c4 <sys_clock_set_timeout+0x4c>
    6082:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    6086:	da1f      	bge.n	60c8 <sys_clock_set_timeout+0x50>
    6088:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    608a:	f7ff fe81 	bl	5d90 <z_nrf_rtc_timer_read>
    608e:	4b0f      	ldr	r3, [pc, #60]	; (60cc <sys_clock_set_timeout+0x54>)
    6090:	e9d3 1300 	ldrd	r1, r3, [r3]
    6094:	1a40      	subs	r0, r0, r1
		ticks = 0;
    6096:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    609a:	bf28      	it	cs
    609c:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    609e:	3001      	adds	r0, #1
    60a0:	1902      	adds	r2, r0, r4
	uint64_t target_time = cyc + last_count;
    60a2:	480b      	ldr	r0, [pc, #44]	; (60d0 <sys_clock_set_timeout+0x58>)
    60a4:	4282      	cmp	r2, r0
    60a6:	bf28      	it	cs
    60a8:	4602      	movcs	r2, r0
    60aa:	2000      	movs	r0, #0
    60ac:	1852      	adds	r2, r2, r1
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    60ae:	4909      	ldr	r1, [pc, #36]	; (60d4 <sys_clock_set_timeout+0x5c>)
    60b0:	9001      	str	r0, [sp, #4]
    60b2:	9100      	str	r1, [sp, #0]
    60b4:	f143 0300 	adc.w	r3, r3, #0
    60b8:	f7ff fe8c 	bl	5dd4 <compare_set>
}
    60bc:	b002      	add	sp, #8
    60be:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    60c0:	4803      	ldr	r0, [pc, #12]	; (60d0 <sys_clock_set_timeout+0x58>)
    60c2:	e7e1      	b.n	6088 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    60c4:	2400      	movs	r4, #0
    60c6:	e7e0      	b.n	608a <sys_clock_set_timeout+0x12>
    60c8:	4c01      	ldr	r4, [pc, #4]	; (60d0 <sys_clock_set_timeout+0x58>)
    60ca:	e7de      	b.n	608a <sys_clock_set_timeout+0x12>
    60cc:	20002580 	.word	0x20002580
    60d0:	007fffff 	.word	0x007fffff
    60d4:	00005cc9 	.word	0x00005cc9

000060d8 <sys_clock_elapsed>:
{
    60d8:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    60da:	f7ff fe59 	bl	5d90 <z_nrf_rtc_timer_read>
    60de:	4b02      	ldr	r3, [pc, #8]	; (60e8 <sys_clock_elapsed+0x10>)
    60e0:	681b      	ldr	r3, [r3, #0]
}
    60e2:	1ac0      	subs	r0, r0, r3
    60e4:	bd08      	pop	{r3, pc}
    60e6:	bf00      	nop
    60e8:	20002580 	.word	0x20002580

000060ec <nrf_gpio_pin_clear>:
        case 1: return NRF_P1;
    60ec:	4a05      	ldr	r2, [pc, #20]	; (6104 <nrf_gpio_pin_clear+0x18>)
    60ee:	4b06      	ldr	r3, [pc, #24]	; (6108 <nrf_gpio_pin_clear+0x1c>)
    *p_pin = pin_number & 0x1F;
    60f0:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    60f4:	0940      	lsrs	r0, r0, #5
        case 1: return NRF_P1;
    60f6:	2801      	cmp	r0, #1
    60f8:	bf08      	it	eq
    60fa:	4613      	moveq	r3, r2
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    60fc:	2201      	movs	r2, #1
    60fe:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    6100:	60da      	str	r2, [r3, #12]
}
    6102:	4770      	bx	lr
    6104:	50842800 	.word	0x50842800
    6108:	50842500 	.word	0x50842500

0000610c <nrf_pin_configure>:
 */
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input,
				       nrf_gpio_pin_drive_t drive)
{
    610c:	b570      	push	{r4, r5, r6, lr}
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    610e:	f400 5480 	and.w	r4, r0, #4096	; 0x1000
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    6112:	2c00      	cmp	r4, #0
        case 1: return NRF_P1;
    6114:	4e0e      	ldr	r6, [pc, #56]	; (6150 <nrf_pin_configure+0x44>)
    6116:	bf0e      	itee	eq
    6118:	4615      	moveq	r5, r2
    611a:	2501      	movne	r5, #1
    611c:	2100      	movne	r1, #0
    611e:	f010 0f20 	tst.w	r0, #32
    *p_pin = pin_number & 0x1F;
    6122:	f000 041f 	and.w	r4, r0, #31
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin), drive,
    6126:	f3c0 1281 	ubfx	r2, r0, #6, #2
        case 1: return NRF_P1;
    612a:	480a      	ldr	r0, [pc, #40]	; (6154 <nrf_pin_configure+0x48>)
    612c:	bf18      	it	ne
    612e:	4630      	movne	r0, r6
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    6130:	021b      	lsls	r3, r3, #8
    6132:	eb00 0084 	add.w	r0, r0, r4, lsl #2
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    6136:	f8d0 4200 	ldr.w	r4, [r0, #512]	; 0x200
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    613a:	ea43 0282 	orr.w	r2, r3, r2, lsl #2
    613e:	430a      	orrs	r2, r1
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    6140:	f004 44e0 	and.w	r4, r4, #1879048192	; 0x70000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    6144:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    6148:	4322      	orrs	r2, r4
    reg->PIN_CNF[pin_number] = cnf;
    614a:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
		     NRF_GPIO_PIN_NOSENSE);
}
    614e:	bd70      	pop	{r4, r5, r6, pc}
    6150:	50842800 	.word	0x50842800
    6154:	50842500 	.word	0x50842500

00006158 <nrf_gpio_pin_set>:
        case 1: return NRF_P1;
    6158:	4a05      	ldr	r2, [pc, #20]	; (6170 <nrf_gpio_pin_set+0x18>)
    615a:	4b06      	ldr	r3, [pc, #24]	; (6174 <nrf_gpio_pin_set+0x1c>)
    *p_pin = pin_number & 0x1F;
    615c:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    6160:	0940      	lsrs	r0, r0, #5
        case 1: return NRF_P1;
    6162:	2801      	cmp	r0, #1
    6164:	bf08      	it	eq
    6166:	4613      	moveq	r3, r2
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    6168:	2201      	movs	r2, #1
    616a:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    616c:	609a      	str	r2, [r3, #8]
}
    616e:	4770      	bx	lr
    6170:	50842800 	.word	0x50842800
    6174:	50842500 	.word	0x50842500

00006178 <fprotect_area>:

#define SPU_BLOCK_SIZE CONFIG_FPROTECT_BLOCK_SIZE

int fprotect_area(uint32_t start, size_t length)
{
	if (start % SPU_BLOCK_SIZE != 0 ||
    6178:	ea40 0301 	orr.w	r3, r0, r1
    617c:	f3c3 030d 	ubfx	r3, r3, #0, #14
{
    6180:	b530      	push	{r4, r5, lr}
	if (start % SPU_BLOCK_SIZE != 0 ||
    6182:	b98b      	cbnz	r3, 61a8 <fprotect_area+0x30>
                                               uint32_t       permissions,
                                               bool           lock_conf)
{
    NRFX_ASSERT(!(p_reg->FLASHREGION[region_id].PERM & SPU_FLASHREGION_PERM_LOCK_Msk));

    p_reg->FLASHREGION[region_id].PERM = permissions         |
    6184:	f240 1515 	movw	r5, #277	; 0x115
    6188:	4c09      	ldr	r4, [pc, #36]	; (61b0 <fprotect_area+0x38>)
		length % SPU_BLOCK_SIZE != 0) {
		return -EINVAL;
	}

	for (uint32_t i = 0; i < length / SPU_BLOCK_SIZE; i++) {
    618a:	0b89      	lsrs	r1, r1, #14
		nrf_spu_flashregion_set(NRF_SPU_S,
    618c:	f3c0 3087 	ubfx	r0, r0, #14, #8
	for (uint32_t i = 0; i < length / SPU_BLOCK_SIZE; i++) {
    6190:	4299      	cmp	r1, r3
    6192:	d101      	bne.n	6198 <fprotect_area+0x20>
				NRF_SPU_MEM_PERM_EXECUTE |
				NRF_SPU_MEM_PERM_READ,
				true);
	}

	return 0;
    6194:	2000      	movs	r0, #0
}
    6196:	bd30      	pop	{r4, r5, pc}
		nrf_spu_flashregion_set(NRF_SPU_S,
    6198:	18c2      	adds	r2, r0, r3
    619a:	b2d2      	uxtb	r2, r2
    619c:	f502 72c0 	add.w	r2, r2, #384	; 0x180
    61a0:	f844 5022 	str.w	r5, [r4, r2, lsl #2]
	for (uint32_t i = 0; i < length / SPU_BLOCK_SIZE; i++) {
    61a4:	3301      	adds	r3, #1
    61a6:	e7f3      	b.n	6190 <fprotect_area+0x18>
		return -EINVAL;
    61a8:	f06f 0015 	mvn.w	r0, #21
    61ac:	e7f3      	b.n	6196 <fprotect_area+0x1e>
    61ae:	bf00      	nop
    61b0:	50003000 	.word	0x50003000

000061b4 <pcd_fw_copy_status_get>:
	cmd->magic = PCD_CMD_MAGIC_FAIL;
}

enum pcd_status pcd_fw_copy_status_get(void)
{
	if (cmd->magic == PCD_CMD_MAGIC_COPY) {
    61b4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    61b8:	6818      	ldr	r0, [r3, #0]
    61ba:	4b05      	ldr	r3, [pc, #20]	; (61d0 <pcd_fw_copy_status_get+0x1c>)
    61bc:	4298      	cmp	r0, r3
    61be:	d005      	beq.n	61cc <pcd_fw_copy_status_get+0x18>
		return PCD_STATUS_COPY;
	} else if (cmd->magic == PCD_CMD_MAGIC_DONE) {
		return PCD_STATUS_COPY_DONE;
    61c0:	4b04      	ldr	r3, [pc, #16]	; (61d4 <pcd_fw_copy_status_get+0x20>)
    61c2:	4298      	cmp	r0, r3
    61c4:	bf14      	ite	ne
    61c6:	2002      	movne	r0, #2
    61c8:	2001      	moveq	r0, #1
    61ca:	4770      	bx	lr
		return PCD_STATUS_COPY;
    61cc:	2000      	movs	r0, #0
	}

	return PCD_STATUS_COPY_FAILED;
}
    61ce:	4770      	bx	lr
    61d0:	b5b4b3b6 	.word	0xb5b4b3b6
    61d4:	f103ce5d 	.word	0xf103ce5d

000061d8 <pcd_network_core_update_initiate>:
                                             bool           secure_attr,
                                             bool           lock_conf)
{
    NRFX_ASSERT(!(p_reg->EXTDOMAIN[domain_id].PERM & SPU_EXTDOMAIN_PERM_LOCK_Msk));

    p_reg->EXTDOMAIN[domain_id].PERM =
    61d8:	2210      	movs	r2, #16
    61da:	4b0f      	ldr	r3, [pc, #60]	; (6218 <pcd_network_core_update_initiate+0x40>)
	nrf_spu_extdomain_set(NRF_SPU, 0, false, false);
	return err;
}

int pcd_network_core_update_initiate(const void *src_addr, size_t len)
{
    61dc:	b510      	push	{r4, lr}
    61de:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440
}

#if NRF_RESET_HAS_APPLICATION
NRF_STATIC_INLINE void nrf_reset_network_force_off(NRF_RESET_Type * p_reg, bool hold)
{
    p_reg->NETWORK.FORCEOFF = (hold ? RESET_NETWORK_FORCEOFF_FORCEOFF_Hold :
    61e2:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    61e6:	2301      	movs	r3, #1
    61e8:	f8c2 3614 	str.w	r3, [r2, #1556]	; 0x614
	if (data == NULL || len == 0) {
    61ec:	b188      	cbz	r0, 6212 <pcd_network_core_update_initiate+0x3a>
    61ee:	b181      	cbz	r1, 6212 <pcd_network_core_update_initiate+0x3a>
	cmd->magic = PCD_CMD_MAGIC_COPY;
    61f0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    61f4:	4c09      	ldr	r4, [pc, #36]	; (621c <pcd_network_core_update_initiate+0x44>)
	cmd->len = len;
    61f6:	6099      	str	r1, [r3, #8]
	cmd->data = data;
    61f8:	e9c3 4000 	strd	r4, r0, [r3]
	cmd->offset = offset;
    61fc:	f44f 4108 	mov.w	r1, #34816	; 0x8800
    6200:	2000      	movs	r0, #0
    6202:	60d9      	str	r1, [r3, #12]
    6204:	f8c2 0614 	str.w	r0, [r2, #1556]	; 0x614
    6208:	2200      	movs	r2, #0
    620a:	4b03      	ldr	r3, [pc, #12]	; (6218 <pcd_network_core_update_initiate+0x40>)
    620c:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440
	return network_core_update(src_addr, len, false);
}
    6210:	bd10      	pop	{r4, pc}
		return -EINVAL;
    6212:	f06f 0015 	mvn.w	r0, #21
    6216:	e7f7      	b.n	6208 <pcd_network_core_update_initiate+0x30>
    6218:	50003000 	.word	0x50003000
    621c:	b5b4b3b6 	.word	0xb5b4b3b6

00006220 <pcd_network_core_update>:
    6220:	2210      	movs	r2, #16
    6222:	4b17      	ldr	r3, [pc, #92]	; (6280 <pcd_network_core_update+0x60>)

int pcd_network_core_update(const void *src_addr, size_t len)
{
    6224:	b510      	push	{r4, lr}
    6226:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440
    622a:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    622e:	2301      	movs	r3, #1
    6230:	f8c2 3614 	str.w	r3, [r2, #1556]	; 0x614
	if (data == NULL || len == 0) {
    6234:	b308      	cbz	r0, 627a <pcd_network_core_update+0x5a>
    6236:	b301      	cbz	r1, 627a <pcd_network_core_update+0x5a>
	cmd->magic = PCD_CMD_MAGIC_COPY;
    6238:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
	cmd->len = len;
    623c:	6099      	str	r1, [r3, #8]
	cmd->offset = offset;
    623e:	f44f 4108 	mov.w	r1, #34816	; 0x8800
	cmd->magic = PCD_CMD_MAGIC_COPY;
    6242:	4c10      	ldr	r4, [pc, #64]	; (6284 <pcd_network_core_update+0x64>)
	cmd->offset = offset;
    6244:	60d9      	str	r1, [r3, #12]
	cmd->data = data;
    6246:	e9c3 4000 	strd	r4, r0, [r3]
    624a:	2300      	movs	r3, #0
    624c:	4c0e      	ldr	r4, [pc, #56]	; (6288 <pcd_network_core_update+0x68>)
    624e:	f8c2 3614 	str.w	r3, [r2, #1556]	; 0x614
    6252:	4620      	mov	r0, r4
    6254:	f007 ff61 	bl	e11a <z_impl_k_busy_wait>
		err = pcd_fw_copy_status_get();
    6258:	f7ff ffac 	bl	61b4 <pcd_fw_copy_status_get>
	} while (err == PCD_STATUS_COPY);
    625c:	2800      	cmp	r0, #0
    625e:	d0f8      	beq.n	6252 <pcd_network_core_update+0x32>
	if (err == PCD_STATUS_COPY_FAILED) {
    6260:	2802      	cmp	r0, #2
    6262:	d005      	beq.n	6270 <pcd_network_core_update+0x50>
    6264:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6268:	2201      	movs	r2, #1
	return 0;
    626a:	2000      	movs	r0, #0
    626c:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
    6270:	2200      	movs	r2, #0
    6272:	4b03      	ldr	r3, [pc, #12]	; (6280 <pcd_network_core_update+0x60>)
    6274:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440
	return network_core_update(src_addr, len, true);
}
    6278:	bd10      	pop	{r4, pc}
		return -EINVAL;
    627a:	f06f 0015 	mvn.w	r0, #21
    627e:	e7f7      	b.n	6270 <pcd_network_core_update+0x50>
    6280:	50003000 	.word	0x50003000
    6284:	b5b4b3b6 	.word	0xb5b4b3b6
    6288:	000f4240 	.word	0x000f4240

0000628c <pcd_lock_ram>:
    p_reg->RAMREGION[region_id].PERM = permissions         |
    628c:	f44f 7282 	mov.w	r2, #260	; 0x104
    6290:	4b01      	ldr	r3, [pc, #4]	; (6298 <pcd_lock_ram+0xc>)
    6292:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700
{
	uint32_t region = PCD_CMD_ADDRESS/CONFIG_NRF_SPU_RAM_REGION_SIZE;

	nrf_spu_ramregion_set(NRF_SPU, region, false, NRF_SPU_MEM_PERM_READ,
			true);
}
    6296:	4770      	bx	lr
    6298:	50003000 	.word	0x50003000

0000629c <boot_read_image_header_hook>:
#include <dfu/pcd.h>

int boot_read_image_header_hook(int img_index, int slot,
		struct image_header *img_head)
{
	if (img_index == 1 && slot == 0) {
    629c:	2801      	cmp	r0, #1
    629e:	d10f      	bne.n	62c0 <boot_read_image_header_hook+0x24>
    62a0:	b979      	cbnz	r1, 62c2 <boot_read_image_header_hook+0x26>
		img_head->ih_magic = IMAGE_MAGIC;
    62a2:	4b08      	ldr	r3, [pc, #32]	; (62c4 <boot_read_image_header_hook+0x28>)
		img_head->ih_ver.iv_major = 0;
		img_head->ih_ver.iv_minor = 0;
		img_head->ih_ver.iv_revision = 0;
		img_head->ih_ver.iv_build_num = 0;
		img_head->_pad1 = 0;
		return 0;
    62a4:	4608      	mov	r0, r1
		img_head->ih_magic = IMAGE_MAGIC;
    62a6:	6013      	str	r3, [r2, #0]
		img_head->ih_hdr_size = PM_MCUBOOT_PAD_SIZE;
    62a8:	f44f 7300 	mov.w	r3, #512	; 0x200
    62ac:	8113      	strh	r3, [r2, #8]
		img_head->ih_img_size = PM_CPUNET_APP_SIZE;
    62ae:	f44f 335e 	mov.w	r3, #227328	; 0x37800
		img_head->ih_ver.iv_build_num = 0;
    62b2:	e9c2 1105 	strd	r1, r1, [r2, #20]
		img_head->ih_flags = 0;
    62b6:	e9c2 3103 	strd	r3, r1, [r2, #12]
		img_head->ih_load_addr = PM_MCUBOOT_PRIMARY_1_ADDRESS;
    62ba:	6051      	str	r1, [r2, #4]
		img_head->_pad1 = 0;
    62bc:	61d1      	str	r1, [r2, #28]
		return 0;
    62be:	4770      	bx	lr
	}

	return BOOT_HOOK_REGULAR;
    62c0:	2001      	movs	r0, #1
}
    62c2:	4770      	bx	lr
    62c4:	96f3b83d 	.word	0x96f3b83d

000062c8 <boot_image_check_hook>:

fih_int boot_image_check_hook(int img_index, int slot)
{
	if (img_index == 1 && slot == 0) {
    62c8:	2801      	cmp	r0, #1
    62ca:	d103      	bne.n	62d4 <boot_image_check_hook+0xc>
    62cc:	b919      	cbnz	r1, 62d6 <boot_image_check_hook+0xe>
		FIH_RET(FIH_SUCCESS);
    62ce:	4b02      	ldr	r3, [pc, #8]	; (62d8 <boot_image_check_hook+0x10>)
    62d0:	6818      	ldr	r0, [r3, #0]
    62d2:	4770      	bx	lr
	}

	FIH_RET(fih_int_encode(BOOT_HOOK_REGULAR));
    62d4:	2001      	movs	r0, #1
}
    62d6:	4770      	bx	lr
    62d8:	20002718 	.word	0x20002718

000062dc <network_core_update>:

	return BOOT_HOOK_REGULAR;
}

int network_core_update(bool wait)
{
    62dc:	b513      	push	{r0, r1, r4, lr}
    62de:	4604      	mov	r4, r0
    62e0:	4810      	ldr	r0, [pc, #64]	; (6324 <network_core_update+0x48>)
    62e2:	f007 fca9 	bl	dc38 <z_device_is_ready>
	static const struct device *mock_flash_dev;
	void *mock_flash;
	size_t mock_size;

	mock_flash_dev = DEVICE_DT_GET(DT_NODELABEL(PM_MCUBOOT_PRIMARY_1_DEV));
	if (!device_is_ready(mock_flash_dev)) {
    62e6:	b1b0      	cbz	r0, 6316 <network_core_update+0x3a>
		union { uintptr_t x; size_t * val; } parm1 = { .val = mock_size };
		return (void *) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_FLASH_SIMULATOR_GET_MEMORY);
	}
#endif
	compiler_barrier();
	return z_impl_flash_simulator_get_memory(dev, mock_size);
    62e8:	2000      	movs	r0, #0
    62ea:	a901      	add	r1, sp, #4
    62ec:	f7ff fc24 	bl	5b38 <z_impl_flash_simulator_get_memory>
		return -ENODEV;
	}

	mock_flash = flash_simulator_get_memory(NULL, &mock_size);
	hdr = (struct image_header *) mock_flash;
	if (hdr->ih_magic == IMAGE_MAGIC) {
    62f0:	4b0d      	ldr	r3, [pc, #52]	; (6328 <network_core_update+0x4c>)
    62f2:	6802      	ldr	r2, [r0, #0]
    62f4:	429a      	cmp	r2, r3
    62f6:	d111      	bne.n	631c <network_core_update+0x40>
		uint32_t fw_size = hdr->ih_img_size;
		uint32_t vtable_addr = (uint32_t)hdr + hdr->ih_hdr_size;
    62f8:	8903      	ldrh	r3, [r0, #8]
		uint32_t fw_size = hdr->ih_img_size;
    62fa:	68c1      	ldr	r1, [r0, #12]
		uint32_t vtable_addr = (uint32_t)hdr + hdr->ih_hdr_size;
    62fc:	4418      	add	r0, r3
		uint32_t *vtable = (uint32_t *)(vtable_addr);
		uint32_t reset_addr = vtable[1];

		if (reset_addr > PM_CPUNET_B0N_ADDRESS) {
    62fe:	6843      	ldr	r3, [r0, #4]
    6300:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    6304:	d90a      	bls.n	631c <network_core_update+0x40>
			if (wait) {
    6306:	b11c      	cbz	r4, 6310 <network_core_update+0x34>
				return pcd_network_core_update(vtable, fw_size);
    6308:	f7ff ff8a 	bl	6220 <pcd_network_core_update>
		}
	}

	/* No IMAGE_MAGIC no valid image */
	return -ENODATA;
}
    630c:	b002      	add	sp, #8
    630e:	bd10      	pop	{r4, pc}
				return pcd_network_core_update_initiate(vtable, fw_size);
    6310:	f7ff ff62 	bl	61d8 <pcd_network_core_update_initiate>
    6314:	e7fa      	b.n	630c <network_core_update+0x30>
		return -ENODEV;
    6316:	f06f 0012 	mvn.w	r0, #18
    631a:	e7f7      	b.n	630c <network_core_update+0x30>
	return -ENODATA;
    631c:	f06f 003c 	mvn.w	r0, #60	; 0x3c
    6320:	e7f4      	b.n	630c <network_core_update+0x30>
    6322:	bf00      	nop
    6324:	0000e368 	.word	0x0000e368
    6328:	96f3b83d 	.word	0x96f3b83d

0000632c <boot_write_magic>:
    return rc;
}

int
boot_write_magic(const struct flash_area *fap)
{
    632c:	b530      	push	{r4, r5, lr}
    return flash_area_get_size(fap) - BOOT_MAGIC_SZ;
    632e:	6881      	ldr	r1, [r0, #8]
{
    6330:	b085      	sub	sp, #20
    return flash_area_get_size(fap) - BOOT_MAGIC_SZ;
    6332:	3910      	subs	r1, #16
     * returned by boot_magic_off() is the start of magic which is not the
     * start of the flash write boundary and thus writes to the magic will fail.
     * To account for this change, write to magic is first padded with 0xFF
     * before writing to the trailer.
     */
    pad_off = ALIGN_DOWN(off, BOOT_MAX_ALIGN);
    6334:	f021 0407 	bic.w	r4, r1, #7
{
    6338:	4605      	mov	r5, r0

    erased_val = flash_area_erased_val(fap);
    633a:	f004 ff1a 	bl	b172 <flash_area_erased_val>

    memset(&magic[0], erased_val, sizeof(magic));
    633e:	2210      	movs	r2, #16
    erased_val = flash_area_erased_val(fap);
    6340:	4601      	mov	r1, r0
    memset(&magic[0], erased_val, sizeof(magic));
    6342:	4668      	mov	r0, sp
    6344:	f005 fa78 	bl	b838 <memset>
    memcpy(&magic[BOOT_MAGIC_ALIGN_SIZE - BOOT_MAGIC_SZ], BOOT_IMG_MAGIC, BOOT_MAGIC_SZ);
    6348:	2210      	movs	r2, #16
    634a:	4668      	mov	r0, sp
    634c:	4906      	ldr	r1, [pc, #24]	; (6368 <boot_write_magic+0x3c>)
    634e:	f005 fa68 	bl	b822 <memcpy>

    BOOT_LOG_DBG("writing magic; fa_id=%d off=0x%lx (0x%lx)",
                 flash_area_get_id(fap), (unsigned long)off,
                 (unsigned long)(flash_area_get_off(fap) + off));
    rc = flash_area_write(fap, pad_off, &magic[0], BOOT_MAGIC_ALIGN_SIZE);
    6352:	2310      	movs	r3, #16
    6354:	466a      	mov	r2, sp
    6356:	4621      	mov	r1, r4
    6358:	4628      	mov	r0, r5
    635a:	f004 feda 	bl	b112 <flash_area_write>
    if (rc != 0) {
        return BOOT_EFLASH;
    }

    return 0;
}
    635e:	3800      	subs	r0, #0
    6360:	bf18      	it	ne
    6362:	2001      	movne	r0, #1
    6364:	b005      	add	sp, #20
    6366:	bd30      	pop	{r4, r5, pc}
    6368:	0000eb7e 	.word	0x0000eb7e

0000636c <boot_read_swap_state>:
{
    636c:	b530      	push	{r4, r5, lr}
    636e:	460c      	mov	r4, r1
    return flash_area_get_size(fap) - BOOT_MAGIC_SZ;
    6370:	6881      	ldr	r1, [r0, #8]
{
    6372:	b087      	sub	sp, #28
    rc = flash_area_read(fap, off, magic, BOOT_MAGIC_SZ);
    6374:	2310      	movs	r3, #16
    6376:	aa02      	add	r2, sp, #8
    6378:	3910      	subs	r1, #16
{
    637a:	4605      	mov	r5, r0
    rc = flash_area_read(fap, off, magic, BOOT_MAGIC_SZ);
    637c:	f004 feb4 	bl	b0e8 <flash_area_read>
    if (rc < 0) {
    6380:	2800      	cmp	r0, #0
    6382:	da02      	bge.n	638a <boot_read_swap_state+0x1e>
        return BOOT_EFLASH;
    6384:	2001      	movs	r0, #1
}
    6386:	b007      	add	sp, #28
    6388:	bd30      	pop	{r4, r5, pc}
    if (buffer == NULL || len == 0) {
    638a:	2210      	movs	r2, #16
    638c:	4628      	mov	r0, r5
    638e:	a902      	add	r1, sp, #8
    6390:	f005 fe32 	bl	bff8 <bootutil_buffer_is_erased.part.0>
    if (bootutil_buffer_is_erased(fap, magic, BOOT_MAGIC_SZ)) {
    6394:	b390      	cbz	r0, 63fc <boot_read_swap_state+0x90>
        state->magic = BOOT_MAGIC_UNSET;
    6396:	2303      	movs	r3, #3
        state->magic = boot_magic_decode(magic);
    6398:	7023      	strb	r3, [r4, #0]
    off = boot_swap_info_off(fap);
    639a:	4628      	mov	r0, r5
    639c:	f005 fe3d 	bl	c01a <boot_swap_info_off>
    rc = flash_area_read(fap, off, &swap_info, sizeof swap_info);
    63a0:	2301      	movs	r3, #1
    off = boot_swap_info_off(fap);
    63a2:	4601      	mov	r1, r0
    rc = flash_area_read(fap, off, &swap_info, sizeof swap_info);
    63a4:	f10d 0207 	add.w	r2, sp, #7
    63a8:	4628      	mov	r0, r5
    63aa:	f004 fe9d 	bl	b0e8 <flash_area_read>
    if (rc < 0) {
    63ae:	2800      	cmp	r0, #0
    63b0:	dbe8      	blt.n	6384 <boot_read_swap_state+0x18>
    state->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    63b2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    63b6:	4628      	mov	r0, r5
    63b8:	f003 020f 	and.w	r2, r3, #15
    state->image_num = BOOT_GET_IMAGE_NUM(swap_info);
    63bc:	091b      	lsrs	r3, r3, #4
    state->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    63be:	7062      	strb	r2, [r4, #1]
    state->image_num = BOOT_GET_IMAGE_NUM(swap_info);
    63c0:	7123      	strb	r3, [r4, #4]
    if (buffer == NULL || len == 0) {
    63c2:	2201      	movs	r2, #1
    63c4:	f10d 0107 	add.w	r1, sp, #7
    63c8:	f005 fe16 	bl	bff8 <bootutil_buffer_is_erased.part.0>
    if (bootutil_buffer_is_erased(fap, &swap_info, sizeof swap_info) ||
    63cc:	b910      	cbnz	r0, 63d4 <boot_read_swap_state+0x68>
    63ce:	7863      	ldrb	r3, [r4, #1]
    63d0:	2b04      	cmp	r3, #4
    63d2:	d903      	bls.n	63dc <boot_read_swap_state+0x70>
        state->swap_type = BOOT_SWAP_TYPE_NONE;
    63d4:	2301      	movs	r3, #1
    63d6:	7063      	strb	r3, [r4, #1]
        state->image_num = 0;
    63d8:	2300      	movs	r3, #0
    63da:	7123      	strb	r3, [r4, #4]
    return ALIGN_DOWN(boot_magic_off(fap) - BOOT_MAX_ALIGN, BOOT_MAX_ALIGN);
    63dc:	68aa      	ldr	r2, [r5, #8]
    return boot_read_flag(fap, copy_done, boot_copy_done_off(fap));
    63de:	4628      	mov	r0, r5
    return ALIGN_DOWN(boot_magic_off(fap) - BOOT_MAX_ALIGN, BOOT_MAX_ALIGN);
    63e0:	3a18      	subs	r2, #24
    63e2:	f022 0207 	bic.w	r2, r2, #7
    return boot_read_flag(fap, copy_done, boot_copy_done_off(fap));
    63e6:	3a08      	subs	r2, #8
    63e8:	1ca1      	adds	r1, r4, #2
    63ea:	f005 fe30 	bl	c04e <boot_read_flag>
    if (rc) {
    63ee:	2800      	cmp	r0, #0
    63f0:	d1c8      	bne.n	6384 <boot_read_swap_state+0x18>
    return boot_read_image_ok(fap, &state->image_ok);
    63f2:	4628      	mov	r0, r5
    63f4:	1ce1      	adds	r1, r4, #3
    63f6:	f005 fe47 	bl	c088 <boot_read_image_ok>
    63fa:	e7c4      	b.n	6386 <boot_read_swap_state+0x1a>
    if (memcmp(magic, BOOT_IMG_MAGIC, BOOT_MAGIC_SZ) == 0) {
    63fc:	2210      	movs	r2, #16
    63fe:	4904      	ldr	r1, [pc, #16]	; (6410 <boot_read_swap_state+0xa4>)
    6400:	a802      	add	r0, sp, #8
    6402:	f005 f9e5 	bl	b7d0 <memcmp>
        return BOOT_MAGIC_GOOD;
    6406:	2800      	cmp	r0, #0
    6408:	bf14      	ite	ne
    640a:	2302      	movne	r3, #2
    640c:	2301      	moveq	r3, #1
    640e:	e7c3      	b.n	6398 <boot_read_swap_state+0x2c>
    6410:	0000eb7e 	.word	0x0000eb7e

00006414 <boot_swap_type_multi>:
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_info, 1);
}

int
boot_swap_type_multi(int image_index)
{
    6414:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6418:	b085      	sub	sp, #20
    struct boot_swap_state primary_slot;
    struct boot_swap_state secondary_slot;
    int rc;
    size_t i;

    rc = BOOT_HOOK_CALL(boot_read_swap_state_primary_slot_hook,
    641a:	4669      	mov	r1, sp
{
    641c:	4604      	mov	r4, r0
    rc = BOOT_HOOK_CALL(boot_read_swap_state_primary_slot_hook,
    641e:	f005 fdc7 	bl	bfb0 <boot_read_swap_state_primary_slot_hook>
                        BOOT_HOOK_REGULAR, image_index, &primary_slot);
    if (rc == BOOT_HOOK_REGULAR)
    6422:	2801      	cmp	r0, #1
    6424:	d108      	bne.n	6438 <boot_swap_type_multi+0x24>
    {
        rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
    6426:	2c00      	cmp	r4, #0
    6428:	d042      	beq.n	64b0 <boot_swap_type_multi+0x9c>
    642a:	2c01      	cmp	r4, #1
    642c:	bf0c      	ite	eq
    642e:	2001      	moveq	r0, #1
    6430:	20ff      	movne	r0, #255	; 0xff
    6432:	4669      	mov	r1, sp
    6434:	f005 fe2e 	bl	c094 <boot_read_swap_state_by_id>
                                        &primary_slot);
    }
    if (rc) {
    6438:	2800      	cmp	r0, #0
    643a:	d13f      	bne.n	64bc <boot_swap_type_multi+0xa8>
        return BOOT_SWAP_TYPE_PANIC;
    }

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    643c:	2c00      	cmp	r4, #0
    643e:	d039      	beq.n	64b4 <boot_swap_type_multi+0xa0>
    6440:	2c01      	cmp	r4, #1
    6442:	bf0c      	ite	eq
    6444:	2008      	moveq	r0, #8
    6446:	20ff      	movne	r0, #255	; 0xff
    6448:	a902      	add	r1, sp, #8
    644a:	f005 fe23 	bl	c094 <boot_read_swap_state_by_id>
                                    &secondary_slot);
    if (rc == BOOT_EFLASH) {
    644e:	2801      	cmp	r0, #1
    6450:	d132      	bne.n	64b8 <boot_swap_type_multi+0xa4>
        BOOT_LOG_INF("Secondary image of image pair (%d.) "
                     "is unreachable. Treat it as empty", image_index);
        secondary_slot.magic = BOOT_MAGIC_UNSET;
    6452:	2303      	movs	r3, #3
    6454:	f88d 3008 	strb.w	r3, [sp, #8]
        secondary_slot.swap_type = BOOT_SWAP_TYPE_NONE;
        secondary_slot.copy_done = BOOT_FLAG_UNSET;
        secondary_slot.image_ok = BOOT_FLAG_UNSET;
    6458:	f88d 300b 	strb.w	r3, [sp, #11]
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
                table->image_ok_primary_slot == primary_slot.image_ok) &&
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
                table->copy_done_primary_slot == primary_slot.copy_done)) {
    645c:	2400      	movs	r4, #0
        if (boot_magic_compatible_check(table->magic_primary_slot,
    645e:	f89d 5000 	ldrb.w	r5, [sp]
            boot_magic_compatible_check(table->magic_secondary_slot,
    6462:	f89d 6008 	ldrb.w	r6, [sp, #8]
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    6466:	f89d 7003 	ldrb.w	r7, [sp, #3]
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    646a:	f89d 800b 	ldrb.w	r8, [sp, #11]
                table->copy_done_primary_slot == primary_slot.copy_done)) {
    646e:	f89d 9002 	ldrb.w	r9, [sp, #2]
    6472:	4a18      	ldr	r2, [pc, #96]	; (64d4 <boot_swap_type_multi+0xc0>)
        if (boot_magic_compatible_check(table->magic_primary_slot,
    6474:	4629      	mov	r1, r5
    6476:	7810      	ldrb	r0, [r2, #0]
    6478:	f005 fdd5 	bl	c026 <boot_magic_compatible_check>
    647c:	b310      	cbz	r0, 64c4 <boot_swap_type_multi+0xb0>
            boot_magic_compatible_check(table->magic_secondary_slot,
    647e:	4631      	mov	r1, r6
    6480:	7850      	ldrb	r0, [r2, #1]
    6482:	f005 fdd0 	bl	c026 <boot_magic_compatible_check>
                                        primary_slot.magic) &&
    6486:	b1e8      	cbz	r0, 64c4 <boot_swap_type_multi+0xb0>
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    6488:	7893      	ldrb	r3, [r2, #2]
                                        secondary_slot.magic) &&
    648a:	2b04      	cmp	r3, #4
    648c:	d001      	beq.n	6492 <boot_swap_type_multi+0x7e>
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    648e:	42bb      	cmp	r3, r7
    6490:	d118      	bne.n	64c4 <boot_swap_type_multi+0xb0>
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    6492:	78d3      	ldrb	r3, [r2, #3]
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    6494:	2b04      	cmp	r3, #4
    6496:	d001      	beq.n	649c <boot_swap_type_multi+0x88>
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    6498:	4543      	cmp	r3, r8
    649a:	d113      	bne.n	64c4 <boot_swap_type_multi+0xb0>
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    649c:	7913      	ldrb	r3, [r2, #4]
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    649e:	2b04      	cmp	r3, #4
    64a0:	d10e      	bne.n	64c0 <boot_swap_type_multi+0xac>
            BOOT_LOG_INF("Swap type: %s",
    64a2:	7950      	ldrb	r0, [r2, #5]
                         table->swap_type == BOOT_SWAP_TYPE_TEST   ? "test"   :
                         table->swap_type == BOOT_SWAP_TYPE_PERM   ? "perm"   :
                         table->swap_type == BOOT_SWAP_TYPE_REVERT ? "revert" :
                         "BUG; can't happen");
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
    64a4:	1e83      	subs	r3, r0, #2
    64a6:	2b02      	cmp	r3, #2
    64a8:	d808      	bhi.n	64bc <boot_swap_type_multi+0xa8>
        }
    }

    BOOT_LOG_INF("Swap type: none");
    return BOOT_SWAP_TYPE_NONE;
}
    64aa:	b005      	add	sp, #20
    64ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
    64b0:	2004      	movs	r0, #4
    64b2:	e7be      	b.n	6432 <boot_swap_type_multi+0x1e>
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    64b4:	2002      	movs	r0, #2
    64b6:	e7c7      	b.n	6448 <boot_swap_type_multi+0x34>
    } else if (rc) {
    64b8:	2800      	cmp	r0, #0
    64ba:	d0cf      	beq.n	645c <boot_swap_type_multi+0x48>
        return BOOT_SWAP_TYPE_PANIC;
    64bc:	20ff      	movs	r0, #255	; 0xff
    64be:	e7f4      	b.n	64aa <boot_swap_type_multi+0x96>
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    64c0:	454b      	cmp	r3, r9
    64c2:	d0ee      	beq.n	64a2 <boot_swap_type_multi+0x8e>
    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
    64c4:	3401      	adds	r4, #1
    64c6:	2c03      	cmp	r4, #3
    64c8:	f102 0206 	add.w	r2, r2, #6
    64cc:	d1d2      	bne.n	6474 <boot_swap_type_multi+0x60>
    return BOOT_SWAP_TYPE_NONE;
    64ce:	2001      	movs	r0, #1
    64d0:	e7eb      	b.n	64aa <boot_swap_type_multi+0x96>
    64d2:	bf00      	nop
    64d4:	0000ef07 	.word	0x0000ef07

000064d8 <verify_header>:
}
#endif /* MBEDTLS_MEMORY_DEBUG */

static int verify_header( memory_header *hdr )
{
    if( hdr->magic1 != MAGIC1 )
    64d8:	6801      	ldr	r1, [r0, #0]
    64da:	4a0e      	ldr	r2, [pc, #56]	; (6514 <verify_header+0x3c>)
{
    64dc:	4603      	mov	r3, r0
    if( hdr->magic1 != MAGIC1 )
    64de:	4291      	cmp	r1, r2
    64e0:	d115      	bne.n	650e <verify_header+0x36>
        mbedtls_fprintf( stderr, "FATAL: MAGIC1 mismatch\n" );
#endif
        return( 1 );
    }

    if( hdr->magic2 != MAGIC2 )
    64e2:	69c1      	ldr	r1, [r0, #28]
    64e4:	f1a2 2210 	sub.w	r2, r2, #268439552	; 0x10001000
    64e8:	f1a2 12ef 	sub.w	r2, r2, #15663343	; 0xef00ef
    64ec:	4291      	cmp	r1, r2
    64ee:	d10e      	bne.n	650e <verify_header+0x36>
        mbedtls_fprintf( stderr, "FATAL: MAGIC2 mismatch\n" );
#endif
        return( 1 );
    }

    if( hdr->alloc > 1 )
    64f0:	6882      	ldr	r2, [r0, #8]
    64f2:	2a01      	cmp	r2, #1
    64f4:	d80b      	bhi.n	650e <verify_header+0x36>
        mbedtls_fprintf( stderr, "FATAL: alloc has illegal value\n" );
#endif
        return( 1 );
    }

    if( hdr->prev != NULL && hdr->prev == hdr->next )
    64f6:	68c2      	ldr	r2, [r0, #12]
    64f8:	b112      	cbz	r2, 6500 <verify_header+0x28>
    64fa:	6901      	ldr	r1, [r0, #16]
    64fc:	428a      	cmp	r2, r1
    64fe:	d006      	beq.n	650e <verify_header+0x36>
        mbedtls_fprintf( stderr, "FATAL: prev == next\n" );
#endif
        return( 1 );
    }

    if( hdr->prev_free != NULL && hdr->prev_free == hdr->next_free )
    6500:	6958      	ldr	r0, [r3, #20]
    6502:	b128      	cbz	r0, 6510 <verify_header+0x38>
    6504:	699b      	ldr	r3, [r3, #24]
    6506:	1a1b      	subs	r3, r3, r0
    6508:	4258      	negs	r0, r3
    650a:	4158      	adcs	r0, r3
    650c:	4770      	bx	lr
        return( 1 );
    650e:	2001      	movs	r0, #1
#endif
        return( 1 );
    }

    return( 0 );
}
    6510:	4770      	bx	lr
    6512:	bf00      	nop
    6514:	ff00aa55 	.word	0xff00aa55

00006518 <verify_chain>:

static int verify_chain( void )
{
    memory_header *prv = heap.first, *cur;
    6518:	4b0d      	ldr	r3, [pc, #52]	; (6550 <verify_chain+0x38>)
{
    651a:	b570      	push	{r4, r5, r6, lr}
    memory_header *prv = heap.first, *cur;
    651c:	689e      	ldr	r6, [r3, #8]

    if( prv == NULL || verify_header( prv ) != 0 )
    651e:	b1a6      	cbz	r6, 654a <verify_chain+0x32>
    6520:	4630      	mov	r0, r6
    6522:	f7ff ffd9 	bl	64d8 <verify_header>
    6526:	4604      	mov	r4, r0
    6528:	b978      	cbnz	r0, 654a <verify_chain+0x32>
                                  "failed\n" );
#endif
        return( 1 );
    }

    if( heap.first->prev != NULL )
    652a:	68f3      	ldr	r3, [r6, #12]
    652c:	b96b      	cbnz	r3, 654a <verify_chain+0x32>
                                  "first->prev != NULL\n" );
#endif
        return( 1 );
    }

    cur = heap.first->next;
    652e:	6935      	ldr	r5, [r6, #16]

    while( cur != NULL )
    6530:	b90d      	cbnz	r5, 6536 <verify_chain+0x1e>
        prv = cur;
        cur = cur->next;
    }

    return( 0 );
}
    6532:	4620      	mov	r0, r4
    6534:	bd70      	pop	{r4, r5, r6, pc}
        if( verify_header( cur ) != 0 )
    6536:	4628      	mov	r0, r5
    6538:	f7ff ffce 	bl	64d8 <verify_header>
    653c:	b928      	cbnz	r0, 654a <verify_chain+0x32>
        if( cur->prev != prv )
    653e:	68eb      	ldr	r3, [r5, #12]
    6540:	42b3      	cmp	r3, r6
    6542:	d102      	bne.n	654a <verify_chain+0x32>
        cur = cur->next;
    6544:	462e      	mov	r6, r5
    6546:	692d      	ldr	r5, [r5, #16]
    6548:	e7f2      	b.n	6530 <verify_chain+0x18>
        return( 1 );
    654a:	2401      	movs	r4, #1
    654c:	e7f1      	b.n	6532 <verify_chain+0x1a>
    654e:	bf00      	nop
    6550:	200140d8 	.word	0x200140d8

00006554 <buffer_alloc_calloc>:

static void *buffer_alloc_calloc( size_t n, size_t size )
{
    6554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
#if defined(MBEDTLS_MEMORY_BACKTRACE)
    void *trace_buffer[MAX_BT];
    size_t trace_cnt;
#endif

    if( heap.buf == NULL || heap.first == NULL )
    6558:	4f40      	ldr	r7, [pc, #256]	; (665c <buffer_alloc_calloc+0x108>)
    655a:	683c      	ldr	r4, [r7, #0]
    655c:	b1d4      	cbz	r4, 6594 <buffer_alloc_calloc+0x40>
    655e:	68bc      	ldr	r4, [r7, #8]
    6560:	b1c4      	cbz	r4, 6594 <buffer_alloc_calloc+0x40>
        return( NULL );

    original_len = len = n * size;

    if( n == 0 || size == 0 || len / n != size )
    6562:	2800      	cmp	r0, #0
    6564:	d04d      	beq.n	6602 <buffer_alloc_calloc+0xae>
    6566:	2900      	cmp	r1, #0
    6568:	d04b      	beq.n	6602 <buffer_alloc_calloc+0xae>
    original_len = len = n * size;
    656a:	fb01 f500 	mul.w	r5, r1, r0
    if( n == 0 || size == 0 || len / n != size )
    656e:	fbb5 f0f0 	udiv	r0, r5, r0
    6572:	4288      	cmp	r0, r1
    6574:	d145      	bne.n	6602 <buffer_alloc_calloc+0xae>
        return( NULL );
    else if( len > (size_t)-MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    6576:	1d28      	adds	r0, r5, #4
    6578:	d843      	bhi.n	6602 <buffer_alloc_calloc+0xae>
        return( NULL );

    if( len % MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    657a:	07a9      	lsls	r1, r5, #30
    657c:	d00d      	beq.n	659a <buffer_alloc_calloc+0x46>
    {
        len -= len % MBEDTLS_MEMORY_ALIGN_MULTIPLE;
    657e:	f025 0603 	bic.w	r6, r5, #3
        len += MBEDTLS_MEMORY_ALIGN_MULTIPLE;
    6582:	3604      	adds	r6, #4
    memory_header *new, *cur = heap.first_free;
    6584:	68fc      	ldr	r4, [r7, #12]
    6586:	e003      	b.n	6590 <buffer_alloc_calloc+0x3c>

    // Find block that fits
    //
    while( cur != NULL )
    {
        if( cur->size >= len )
    6588:	6863      	ldr	r3, [r4, #4]
    658a:	42b3      	cmp	r3, r6
    658c:	d23b      	bcs.n	6606 <buffer_alloc_calloc+0xb2>
            break;

        cur = cur->next_free;
    658e:	69a4      	ldr	r4, [r4, #24]
    while( cur != NULL )
    6590:	2c00      	cmp	r4, #0
    6592:	d1f9      	bne.n	6588 <buffer_alloc_calloc+0x34>

    ret = (unsigned char *) cur + sizeof( memory_header );
    memset( ret, 0, original_len );

    return( ret );
}
    6594:	4620      	mov	r0, r4
    6596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    659a:	462e      	mov	r6, r5
    659c:	e7f2      	b.n	6584 <buffer_alloc_calloc+0x30>
            heap.first_free = cur->next_free;
    659e:	60f8      	str	r0, [r7, #12]
    65a0:	e044      	b.n	662c <buffer_alloc_calloc+0xd8>
    p = ( (unsigned char *) cur ) + sizeof(memory_header) + len;
    65a2:	f106 0c20 	add.w	ip, r6, #32
    65a6:	eb04 030c 	add.w	r3, r4, ip
    new->size = cur->size - len - sizeof(memory_header);
    65aa:	3920      	subs	r1, #32
    65ac:	6059      	str	r1, [r3, #4]
    new->alloc = 0;
    65ae:	2100      	movs	r1, #0
    new->magic1 = MAGIC1;
    65b0:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 6660 <buffer_alloc_calloc+0x10c>
    new->prev = cur;
    65b4:	e9c3 1402 	strd	r1, r4, [r3, #8]
    new->next = cur->next;
    65b8:	6921      	ldr	r1, [r4, #16]
    65ba:	6119      	str	r1, [r3, #16]
    new->magic1 = MAGIC1;
    65bc:	f844 e00c 	str.w	lr, [r4, ip]
    new->magic2 = MAGIC2;
    65c0:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 6664 <buffer_alloc_calloc+0x110>
    65c4:	f8c3 c01c 	str.w	ip, [r3, #28]
    if( new->next != NULL )
    65c8:	b101      	cbz	r1, 65cc <buffer_alloc_calloc+0x78>
        new->next->prev = new;
    65ca:	60cb      	str	r3, [r1, #12]
    new->next_free = cur->next_free;
    65cc:	e9c3 2005 	strd	r2, r0, [r3, #20]
    if( new->prev_free != NULL )
    65d0:	b1aa      	cbz	r2, 65fe <buffer_alloc_calloc+0xaa>
        new->prev_free->next_free = new;
    65d2:	6193      	str	r3, [r2, #24]
    if( new->next_free != NULL )
    65d4:	699a      	ldr	r2, [r3, #24]
    65d6:	b102      	cbz	r2, 65da <buffer_alloc_calloc+0x86>
        new->next_free->prev_free = new;
    65d8:	6153      	str	r3, [r2, #20]
    cur->next = new;
    65da:	6123      	str	r3, [r4, #16]
    cur->prev_free = NULL;
    65dc:	2300      	movs	r3, #0
    cur->alloc = 1;
    65de:	f04f 0901 	mov.w	r9, #1
    cur->next_free = NULL;
    65e2:	e9c4 3305 	strd	r3, r3, [r4, #20]
    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    65e6:	693b      	ldr	r3, [r7, #16]
    cur->size = len;
    65e8:	e9c4 6901 	strd	r6, r9, [r4, #4]
    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    65ec:	07db      	lsls	r3, r3, #31
    65ee:	d52d      	bpl.n	664c <buffer_alloc_calloc+0xf8>
    65f0:	f7ff ff92 	bl	6518 <verify_chain>
    65f4:	b350      	cbz	r0, 664c <buffer_alloc_calloc+0xf8>
        mbedtls_exit( 1 );
    65f6:	4b1c      	ldr	r3, [pc, #112]	; (6668 <buffer_alloc_calloc+0x114>)
    65f8:	4648      	mov	r0, r9
    65fa:	681b      	ldr	r3, [r3, #0]
    65fc:	e025      	b.n	664a <buffer_alloc_calloc+0xf6>
        heap.first_free = new;
    65fe:	60fb      	str	r3, [r7, #12]
    6600:	e7e8      	b.n	65d4 <buffer_alloc_calloc+0x80>
        return( NULL );
    6602:	2400      	movs	r4, #0
    6604:	e7c6      	b.n	6594 <buffer_alloc_calloc+0x40>
    if( cur->alloc != 0 )
    6606:	68a3      	ldr	r3, [r4, #8]
    6608:	b11b      	cbz	r3, 6612 <buffer_alloc_calloc+0xbe>
        mbedtls_exit( 1 );
    660a:	4b17      	ldr	r3, [pc, #92]	; (6668 <buffer_alloc_calloc+0x114>)
    660c:	2001      	movs	r0, #1
    660e:	681b      	ldr	r3, [r3, #0]
    6610:	4798      	blx	r3
            cur->prev_free->next_free = cur->next_free;
    6612:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
    if( cur->size - len < sizeof(memory_header) +
    6616:	6861      	ldr	r1, [r4, #4]
    6618:	f104 0820 	add.w	r8, r4, #32
    661c:	1b89      	subs	r1, r1, r6
    661e:	2923      	cmp	r1, #35	; 0x23
    6620:	d8bf      	bhi.n	65a2 <buffer_alloc_calloc+0x4e>
        cur->alloc = 1;
    6622:	2301      	movs	r3, #1
    6624:	60a3      	str	r3, [r4, #8]
        if( cur->prev_free != NULL )
    6626:	2a00      	cmp	r2, #0
    6628:	d0b9      	beq.n	659e <buffer_alloc_calloc+0x4a>
            cur->prev_free->next_free = cur->next_free;
    662a:	6190      	str	r0, [r2, #24]
        if( cur->next_free != NULL )
    662c:	69a3      	ldr	r3, [r4, #24]
    662e:	b103      	cbz	r3, 6632 <buffer_alloc_calloc+0xde>
            cur->next_free->prev_free = cur->prev_free;
    6630:	615a      	str	r2, [r3, #20]
        cur->prev_free = NULL;
    6632:	2300      	movs	r3, #0
        cur->next_free = NULL;
    6634:	e9c4 3305 	strd	r3, r3, [r4, #20]
        if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_ALLOC ) && verify_chain() != 0 )
    6638:	693b      	ldr	r3, [r7, #16]
    663a:	07da      	lsls	r2, r3, #31
    663c:	d506      	bpl.n	664c <buffer_alloc_calloc+0xf8>
    663e:	f7ff ff6b 	bl	6518 <verify_chain>
    6642:	b118      	cbz	r0, 664c <buffer_alloc_calloc+0xf8>
            mbedtls_exit( 1 );
    6644:	2001      	movs	r0, #1
    6646:	4b08      	ldr	r3, [pc, #32]	; (6668 <buffer_alloc_calloc+0x114>)
    6648:	681b      	ldr	r3, [r3, #0]
        mbedtls_exit( 1 );
    664a:	4798      	blx	r3
    memset( ret, 0, original_len );
    664c:	462a      	mov	r2, r5
    664e:	2100      	movs	r1, #0
    6650:	4640      	mov	r0, r8
    ret = (unsigned char *) cur + sizeof( memory_header );
    6652:	4644      	mov	r4, r8
    memset( ret, 0, original_len );
    6654:	f005 f8f0 	bl	b838 <memset>
    return( ret );
    6658:	e79c      	b.n	6594 <buffer_alloc_calloc+0x40>
    665a:	bf00      	nop
    665c:	200140d8 	.word	0x200140d8
    6660:	ff00aa55 	.word	0xff00aa55
    6664:	ee119966 	.word	0xee119966
    6668:	20002154 	.word	0x20002154

0000666c <buffer_alloc_free>:

static void buffer_alloc_free( void *ptr )
{
    666c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    memory_header *hdr, *old = NULL;
    unsigned char *p = (unsigned char *) ptr;

    if( ptr == NULL || heap.buf == NULL || heap.first == NULL )
    6670:	4605      	mov	r5, r0
    6672:	2800      	cmp	r0, #0
    6674:	d07c      	beq.n	6770 <buffer_alloc_free+0x104>
    6676:	4f3f      	ldr	r7, [pc, #252]	; (6774 <buffer_alloc_free+0x108>)
    6678:	683b      	ldr	r3, [r7, #0]
    667a:	2b00      	cmp	r3, #0
    667c:	d078      	beq.n	6770 <buffer_alloc_free+0x104>
    667e:	68ba      	ldr	r2, [r7, #8]
    6680:	2a00      	cmp	r2, #0
    6682:	d075      	beq.n	6770 <buffer_alloc_free+0x104>
        return;

    if( p < heap.buf || p >= heap.buf + heap.len )
    6684:	4283      	cmp	r3, r0
    6686:	d803      	bhi.n	6690 <buffer_alloc_free+0x24>
    6688:	687a      	ldr	r2, [r7, #4]
    668a:	4413      	add	r3, r2
    668c:	4298      	cmp	r0, r3
    668e:	d303      	bcc.n	6698 <buffer_alloc_free+0x2c>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        mbedtls_fprintf( stderr, "FATAL: mbedtls_free() outside of managed "
                                  "space\n" );
#endif
        mbedtls_exit( 1 );
    6690:	4b39      	ldr	r3, [pc, #228]	; (6778 <buffer_alloc_free+0x10c>)
    6692:	2001      	movs	r0, #1
    6694:	681b      	ldr	r3, [r3, #0]
    6696:	4798      	blx	r3
    }

    p -= sizeof(memory_header);
    6698:	f1a5 0420 	sub.w	r4, r5, #32
    hdr = (memory_header *) p;

    if( verify_header( hdr ) != 0 )
    669c:	4620      	mov	r0, r4
    669e:	f7ff ff1b 	bl	64d8 <verify_header>
    66a2:	b118      	cbz	r0, 66ac <buffer_alloc_free+0x40>
        mbedtls_exit( 1 );
    66a4:	4b34      	ldr	r3, [pc, #208]	; (6778 <buffer_alloc_free+0x10c>)
    66a6:	2001      	movs	r0, #1
    66a8:	681b      	ldr	r3, [r3, #0]
    66aa:	4798      	blx	r3

    if( hdr->alloc != 1 )
    66ac:	f855 3c18 	ldr.w	r3, [r5, #-24]
    66b0:	2b01      	cmp	r3, #1
    66b2:	d003      	beq.n	66bc <buffer_alloc_free+0x50>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        mbedtls_fprintf( stderr, "FATAL: mbedtls_free() on unallocated "
                                  "data\n" );
#endif
        mbedtls_exit( 1 );
    66b4:	4b30      	ldr	r3, [pc, #192]	; (6778 <buffer_alloc_free+0x10c>)
    66b6:	2001      	movs	r0, #1
    66b8:	681b      	ldr	r3, [r3, #0]
    66ba:	4798      	blx	r3
    }

    hdr->alloc = 0;
    66bc:	2300      	movs	r3, #0
    hdr->trace_count = 0;
#endif

    // Regroup with block before
    //
    if( hdr->prev != NULL && hdr->prev->alloc == 0 )
    66be:	f855 6c14 	ldr.w	r6, [r5, #-20]
    hdr->alloc = 0;
    66c2:	f845 3c18 	str.w	r3, [r5, #-24]
    if( hdr->prev != NULL && hdr->prev->alloc == 0 )
    66c6:	b1ae      	cbz	r6, 66f4 <buffer_alloc_free+0x88>
    66c8:	68b2      	ldr	r2, [r6, #8]
    66ca:	b992      	cbnz	r2, 66f2 <buffer_alloc_free+0x86>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        heap.header_count--;
#endif
        hdr->prev->size += sizeof(memory_header) + hdr->size;
    66cc:	f855 3c1c 	ldr.w	r3, [r5, #-28]
    66d0:	f103 0220 	add.w	r2, r3, #32
    66d4:	6873      	ldr	r3, [r6, #4]
    66d6:	4413      	add	r3, r2
    66d8:	6073      	str	r3, [r6, #4]
        hdr->prev->next = hdr->next;
    66da:	f855 3c10 	ldr.w	r3, [r5, #-16]
    66de:	6133      	str	r3, [r6, #16]
        old = hdr;
        hdr = hdr->prev;

        if( hdr->next != NULL )
    66e0:	b103      	cbz	r3, 66e4 <buffer_alloc_free+0x78>
            hdr->next->prev = hdr;
    66e2:	60de      	str	r6, [r3, #12]

        memset( old, 0, sizeof(memory_header) );
    66e4:	4620      	mov	r0, r4
    66e6:	2220      	movs	r2, #32
    66e8:	2100      	movs	r1, #0
    66ea:	f005 f8a5 	bl	b838 <memset>
    66ee:	4623      	mov	r3, r4
    66f0:	4634      	mov	r4, r6
    memory_header *hdr, *old = NULL;
    66f2:	461e      	mov	r6, r3
    }

    // Regroup with block after
    //
    if( hdr->next != NULL && hdr->next->alloc == 0 )
    66f4:	6920      	ldr	r0, [r4, #16]
    66f6:	2800      	cmp	r0, #0
    66f8:	d032      	beq.n	6760 <buffer_alloc_free+0xf4>
    66fa:	6883      	ldr	r3, [r0, #8]
    66fc:	2b00      	cmp	r3, #0
    66fe:	d12f      	bne.n	6760 <buffer_alloc_free+0xf4>
    {
#if defined(MBEDTLS_MEMORY_DEBUG)
        heap.header_count--;
#endif
        hdr->size += sizeof(memory_header) + hdr->next->size;
    6700:	6863      	ldr	r3, [r4, #4]
    6702:	6842      	ldr	r2, [r0, #4]
    6704:	3320      	adds	r3, #32
    6706:	4413      	add	r3, r2
    6708:	6063      	str	r3, [r4, #4]
        old = hdr->next;
        hdr->next = hdr->next->next;
    670a:	6903      	ldr	r3, [r0, #16]

        if( hdr->prev_free != NULL || hdr->next_free != NULL )
    670c:	e9d4 2105 	ldrd	r2, r1, [r4, #20]
        hdr->next = hdr->next->next;
    6710:	6123      	str	r3, [r4, #16]
        if( hdr->prev_free != NULL || hdr->next_free != NULL )
    6712:	b9da      	cbnz	r2, 674c <buffer_alloc_free+0xe0>
    6714:	bb01      	cbnz	r1, 6758 <buffer_alloc_free+0xec>

            if( hdr->next_free != NULL )
                hdr->next_free->prev_free = hdr->prev_free;
        }

        hdr->prev_free = old->prev_free;
    6716:	6942      	ldr	r2, [r0, #20]
        hdr->next_free = old->next_free;
    6718:	6981      	ldr	r1, [r0, #24]
        hdr->prev_free = old->prev_free;
    671a:	6162      	str	r2, [r4, #20]
        hdr->next_free = old->next_free;
    671c:	61a1      	str	r1, [r4, #24]

        if( hdr->prev_free != NULL )
    671e:	b1ea      	cbz	r2, 675c <buffer_alloc_free+0xf0>
            hdr->prev_free->next_free = hdr;
    6720:	6194      	str	r4, [r2, #24]
        else
            heap.first_free = hdr;

        if( hdr->next_free != NULL )
    6722:	69a2      	ldr	r2, [r4, #24]
    6724:	b102      	cbz	r2, 6728 <buffer_alloc_free+0xbc>
            hdr->next_free->prev_free = hdr;
    6726:	6154      	str	r4, [r2, #20]

        if( hdr->next != NULL )
    6728:	b103      	cbz	r3, 672c <buffer_alloc_free+0xc0>
            hdr->next->prev = hdr;
    672a:	60dc      	str	r4, [r3, #12]

        memset( old, 0, sizeof(memory_header) );
    672c:	2220      	movs	r2, #32
    672e:	2100      	movs	r1, #0
    6730:	f005 f882 	bl	b838 <memset>
        if( heap.first_free != NULL )
            heap.first_free->prev_free = hdr;
        heap.first_free = hdr;
    }

    if( ( heap.verify & MBEDTLS_MEMORY_VERIFY_FREE ) && verify_chain() != 0 )
    6734:	693b      	ldr	r3, [r7, #16]
    6736:	079b      	lsls	r3, r3, #30
    6738:	d51a      	bpl.n	6770 <buffer_alloc_free+0x104>
    673a:	f7ff feed 	bl	6518 <verify_chain>
    673e:	b1b8      	cbz	r0, 6770 <buffer_alloc_free+0x104>
        mbedtls_exit( 1 );
}
    6740:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        mbedtls_exit( 1 );
    6744:	4b0c      	ldr	r3, [pc, #48]	; (6778 <buffer_alloc_free+0x10c>)
    6746:	2001      	movs	r0, #1
    6748:	681b      	ldr	r3, [r3, #0]
    674a:	4718      	bx	r3
                hdr->prev_free->next_free = hdr->next_free;
    674c:	6191      	str	r1, [r2, #24]
            if( hdr->next_free != NULL )
    674e:	69a1      	ldr	r1, [r4, #24]
    6750:	2900      	cmp	r1, #0
    6752:	d0e0      	beq.n	6716 <buffer_alloc_free+0xaa>
                hdr->next_free->prev_free = hdr->prev_free;
    6754:	614a      	str	r2, [r1, #20]
    6756:	e7de      	b.n	6716 <buffer_alloc_free+0xaa>
                heap.first_free = hdr->next_free;
    6758:	60f9      	str	r1, [r7, #12]
    675a:	e7f8      	b.n	674e <buffer_alloc_free+0xe2>
            heap.first_free = hdr;
    675c:	60fc      	str	r4, [r7, #12]
    675e:	e7e0      	b.n	6722 <buffer_alloc_free+0xb6>
    if( old == NULL )
    6760:	2e00      	cmp	r6, #0
    6762:	d1e7      	bne.n	6734 <buffer_alloc_free+0xc8>
        hdr->next_free = heap.first_free;
    6764:	68fb      	ldr	r3, [r7, #12]
    6766:	61a3      	str	r3, [r4, #24]
        if( heap.first_free != NULL )
    6768:	b103      	cbz	r3, 676c <buffer_alloc_free+0x100>
            heap.first_free->prev_free = hdr;
    676a:	615c      	str	r4, [r3, #20]
        heap.first_free = hdr;
    676c:	60fc      	str	r4, [r7, #12]
    676e:	e7e1      	b.n	6734 <buffer_alloc_free+0xc8>
}
    6770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6774:	200140d8 	.word	0x200140d8
    6778:	20002154 	.word	0x20002154

0000677c <mbedtls_memory_buffer_alloc_init>:
    (void) mbedtls_mutex_unlock( &heap.mutex );
}
#endif /* MBEDTLS_THREADING_C */

void mbedtls_memory_buffer_alloc_init( unsigned char *buf, size_t len )
{
    677c:	b538      	push	{r3, r4, r5, lr}
    677e:	460d      	mov	r5, r1
    memset( &heap, 0, sizeof( buffer_alloc_ctx ) );
    6780:	2214      	movs	r2, #20
    6782:	2100      	movs	r1, #0
{
    6784:	4604      	mov	r4, r0
    memset( &heap, 0, sizeof( buffer_alloc_ctx ) );
    6786:	4812      	ldr	r0, [pc, #72]	; (67d0 <mbedtls_memory_buffer_alloc_init+0x54>)
    6788:	f005 f856 	bl	b838 <memset>
#if defined(MBEDTLS_THREADING_C)
    mbedtls_mutex_init( &heap.mutex );
    mbedtls_platform_set_calloc_free( buffer_alloc_calloc_mutexed,
                              buffer_alloc_free_mutexed );
#else
    mbedtls_platform_set_calloc_free( buffer_alloc_calloc, buffer_alloc_free );
    678c:	4911      	ldr	r1, [pc, #68]	; (67d4 <mbedtls_memory_buffer_alloc_init+0x58>)
    678e:	4812      	ldr	r0, [pc, #72]	; (67d8 <mbedtls_memory_buffer_alloc_init+0x5c>)
    6790:	f000 f832 	bl	67f8 <mbedtls_platform_set_calloc_free>
#endif

    if( len < sizeof( memory_header ) + MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    6794:	2d23      	cmp	r5, #35	; 0x23
    6796:	d91a      	bls.n	67ce <mbedtls_memory_buffer_alloc_init+0x52>
        return;
    else if( (size_t)buf % MBEDTLS_MEMORY_ALIGN_MULTIPLE )
    6798:	f014 0303 	ands.w	r3, r4, #3
    {
        /* Adjust len first since buf is used in the computation */
        len -= MBEDTLS_MEMORY_ALIGN_MULTIPLE
    679c:	bf1f      	itttt	ne
    679e:	3d04      	subne	r5, #4
    67a0:	18ed      	addne	r5, r5, r3
             - (size_t)buf % MBEDTLS_MEMORY_ALIGN_MULTIPLE;
        buf += MBEDTLS_MEMORY_ALIGN_MULTIPLE
             - (size_t)buf % MBEDTLS_MEMORY_ALIGN_MULTIPLE;
    67a2:	f1c3 0304 	rsbne	r3, r3, #4
        buf += MBEDTLS_MEMORY_ALIGN_MULTIPLE
    67a6:	18e4      	addne	r4, r4, r3
    }

    memset( buf, 0, len );
    67a8:	462a      	mov	r2, r5
    67aa:	2100      	movs	r1, #0
    67ac:	4620      	mov	r0, r4
    67ae:	f005 f843 	bl	b838 <memset>

    heap.buf = buf;
    67b2:	4b07      	ldr	r3, [pc, #28]	; (67d0 <mbedtls_memory_buffer_alloc_init+0x54>)
    heap.len = len;

    heap.first = (memory_header *)buf;
    heap.first->size = len - sizeof( memory_header );
    heap.first->magic1 = MAGIC1;
    67b4:	4a09      	ldr	r2, [pc, #36]	; (67dc <mbedtls_memory_buffer_alloc_init+0x60>)
    heap.len = len;
    67b6:	e9c3 4500 	strd	r4, r5, [r3]
    heap.first = (memory_header *)buf;
    67ba:	609c      	str	r4, [r3, #8]
    heap.first->magic1 = MAGIC1;
    67bc:	6022      	str	r2, [r4, #0]
    heap.first->magic2 = MAGIC2;
    67be:	f1a2 2210 	sub.w	r2, r2, #268439552	; 0x10001000
    heap.first->size = len - sizeof( memory_header );
    67c2:	3d20      	subs	r5, #32
    heap.first->magic2 = MAGIC2;
    67c4:	f1a2 12ef 	sub.w	r2, r2, #15663343	; 0xef00ef
    heap.first->size = len - sizeof( memory_header );
    67c8:	6065      	str	r5, [r4, #4]
    heap.first->magic2 = MAGIC2;
    67ca:	61e2      	str	r2, [r4, #28]
    heap.first_free = heap.first;
    67cc:	60dc      	str	r4, [r3, #12]
}
    67ce:	bd38      	pop	{r3, r4, r5, pc}
    67d0:	200140d8 	.word	0x200140d8
    67d4:	0000666d 	.word	0x0000666d
    67d8:	00006555 	.word	0x00006555
    67dc:	ff00aa55 	.word	0xff00aa55

000067e0 <mbedtls_calloc>:
void * (*mbedtls_calloc_func)( size_t, size_t ) = MBEDTLS_PLATFORM_STD_CALLOC;
void (*mbedtls_free_func)( void * ) = MBEDTLS_PLATFORM_STD_FREE;

void * mbedtls_calloc( size_t nmemb, size_t size )
{
    return (*mbedtls_calloc_func)( nmemb, size );
    67e0:	4b01      	ldr	r3, [pc, #4]	; (67e8 <mbedtls_calloc+0x8>)
    67e2:	681b      	ldr	r3, [r3, #0]
    67e4:	4718      	bx	r3
    67e6:	bf00      	nop
    67e8:	20002150 	.word	0x20002150

000067ec <mbedtls_free>:
}

void mbedtls_free( void * ptr )
{
    (*mbedtls_free_func)( ptr );
    67ec:	4b01      	ldr	r3, [pc, #4]	; (67f4 <mbedtls_free+0x8>)
    67ee:	681b      	ldr	r3, [r3, #0]
    67f0:	4718      	bx	r3
    67f2:	bf00      	nop
    67f4:	20002158 	.word	0x20002158

000067f8 <mbedtls_platform_set_calloc_free>:
}

int mbedtls_platform_set_calloc_free( void * (*calloc_func)( size_t, size_t ),
                              void (*free_func)( void * ) )
{
    mbedtls_calloc_func = calloc_func;
    67f8:	4b02      	ldr	r3, [pc, #8]	; (6804 <mbedtls_platform_set_calloc_free+0xc>)
    67fa:	6018      	str	r0, [r3, #0]
    mbedtls_free_func = free_func;
    67fc:	4b02      	ldr	r3, [pc, #8]	; (6808 <mbedtls_platform_set_calloc_free+0x10>)
    return( 0 );
}
    67fe:	2000      	movs	r0, #0
    mbedtls_free_func = free_func;
    6800:	6019      	str	r1, [r3, #0]
}
    6802:	4770      	bx	lr
    6804:	20002150 	.word	0x20002150
    6808:	20002158 	.word	0x20002158

0000680c <rsa_check_context.constprop.0>:
/*
 * Checks whether the context fields are set in such a way
 * that the RSA primitives will be able to execute without error.
 * It does *not* make guarantees for consistency of the parameters.
 */
static int rsa_check_context( mbedtls_rsa_context const *ctx, int is_priv,
    680c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    /* blinding_needed is only used for NO_CRT to decide whether
     * P,Q need to be present or not. */
    ((void) blinding_needed);
#endif

    if( ctx->len != mbedtls_mpi_size( &ctx->N ) ||
    680e:	f100 0608 	add.w	r6, r0, #8
    6812:	6847      	ldr	r7, [r0, #4]
static int rsa_check_context( mbedtls_rsa_context const *ctx, int is_priv,
    6814:	4604      	mov	r4, r0
    if( ctx->len != mbedtls_mpi_size( &ctx->N ) ||
    6816:	4630      	mov	r0, r6
static int rsa_check_context( mbedtls_rsa_context const *ctx, int is_priv,
    6818:	460d      	mov	r5, r1
    if( ctx->len != mbedtls_mpi_size( &ctx->N ) ||
    681a:	f005 ffcf 	bl	c7bc <mbedtls_mpi_size>
    681e:	4287      	cmp	r7, r0
    6820:	d116      	bne.n	6850 <rsa_check_context.constprop.0+0x44>
    6822:	6863      	ldr	r3, [r4, #4]
    6824:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    6828:	d812      	bhi.n	6850 <rsa_check_context.constprop.0+0x44>
     * 1. Modular exponentiation needs positive, odd moduli.
     */

    /* Modular exponentiation wrt. N is always used for
     * RSA public key operations. */
    if( mbedtls_mpi_cmp_int( &ctx->N, 0 ) <= 0 ||
    682a:	2100      	movs	r1, #0
    682c:	4630      	mov	r0, r6
    682e:	f006 f924 	bl	ca7a <mbedtls_mpi_cmp_int>
    6832:	2800      	cmp	r0, #0
    6834:	dd0c      	ble.n	6850 <rsa_check_context.constprop.0+0x44>
        mbedtls_mpi_get_bit( &ctx->N, 0 ) == 0  )
    6836:	2100      	movs	r1, #0
    6838:	4630      	mov	r0, r6
    683a:	f005 ff92 	bl	c762 <mbedtls_mpi_get_bit>
    if( mbedtls_mpi_cmp_int( &ctx->N, 0 ) <= 0 ||
    683e:	b138      	cbz	r0, 6850 <rsa_check_context.constprop.0+0x44>

#if !defined(MBEDTLS_RSA_NO_CRT)
    /* Modular exponentiation for P and Q is only
     * used for private key operations and if CRT
     * is used. */
    if( is_priv &&
    6840:	b945      	cbnz	r5, 6854 <rsa_check_context.constprop.0+0x48>
    /*
     * 2. Exponents must be positive
     */

    /* Always need E for public key operations */
    if( mbedtls_mpi_cmp_int( &ctx->E, 0 ) <= 0 )
    6842:	2100      	movs	r1, #0
    6844:	f104 0014 	add.w	r0, r4, #20
    6848:	f006 f917 	bl	ca7a <mbedtls_mpi_cmp_int>
    684c:	2800      	cmp	r0, #0
    684e:	dc1e      	bgt.n	688e <rsa_check_context.constprop.0+0x82>
     * but check for QP >= 1 nonetheless. */
#if !defined(MBEDTLS_RSA_NO_CRT)
    if( is_priv &&
        mbedtls_mpi_cmp_int( &ctx->QP, 0 ) <= 0 )
    {
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    6850:	481b      	ldr	r0, [pc, #108]	; (68c0 <rsa_check_context.constprop.0+0xb4>)
    6852:	e01e      	b.n	6892 <rsa_check_context.constprop.0+0x86>
        ( mbedtls_mpi_cmp_int( &ctx->P, 0 ) <= 0 ||
    6854:	f104 062c 	add.w	r6, r4, #44	; 0x2c
    6858:	2100      	movs	r1, #0
    685a:	4630      	mov	r0, r6
    685c:	f006 f90d 	bl	ca7a <mbedtls_mpi_cmp_int>
    if( is_priv &&
    6860:	2800      	cmp	r0, #0
    6862:	ddf5      	ble.n	6850 <rsa_check_context.constprop.0+0x44>
          mbedtls_mpi_get_bit( &ctx->P, 0 ) == 0 ||
    6864:	2100      	movs	r1, #0
    6866:	4630      	mov	r0, r6
    6868:	f005 ff7b 	bl	c762 <mbedtls_mpi_get_bit>
        ( mbedtls_mpi_cmp_int( &ctx->P, 0 ) <= 0 ||
    686c:	2800      	cmp	r0, #0
    686e:	d0ef      	beq.n	6850 <rsa_check_context.constprop.0+0x44>
          mbedtls_mpi_cmp_int( &ctx->Q, 0 ) <= 0 ||
    6870:	f104 0638 	add.w	r6, r4, #56	; 0x38
    6874:	2100      	movs	r1, #0
    6876:	4630      	mov	r0, r6
    6878:	f006 f8ff 	bl	ca7a <mbedtls_mpi_cmp_int>
          mbedtls_mpi_get_bit( &ctx->P, 0 ) == 0 ||
    687c:	2800      	cmp	r0, #0
    687e:	dde7      	ble.n	6850 <rsa_check_context.constprop.0+0x44>
          mbedtls_mpi_get_bit( &ctx->Q, 0 ) == 0  ) )
    6880:	2100      	movs	r1, #0
    6882:	4630      	mov	r0, r6
    6884:	f005 ff6d 	bl	c762 <mbedtls_mpi_get_bit>
          mbedtls_mpi_cmp_int( &ctx->Q, 0 ) <= 0 ||
    6888:	2800      	cmp	r0, #0
    688a:	d1da      	bne.n	6842 <rsa_check_context.constprop.0+0x36>
    688c:	e7e0      	b.n	6850 <rsa_check_context.constprop.0+0x44>
    if( is_priv &&
    688e:	b90d      	cbnz	r5, 6894 <rsa_check_context.constprop.0+0x88>
    }
#endif

    return( 0 );
    6890:	2000      	movs	r0, #0
}
    6892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ( mbedtls_mpi_cmp_int( &ctx->DP, 0 ) <= 0 ||
    6894:	2100      	movs	r1, #0
    6896:	f104 0044 	add.w	r0, r4, #68	; 0x44
    689a:	f006 f8ee 	bl	ca7a <mbedtls_mpi_cmp_int>
    if( is_priv &&
    689e:	2800      	cmp	r0, #0
    68a0:	ddd6      	ble.n	6850 <rsa_check_context.constprop.0+0x44>
          mbedtls_mpi_cmp_int( &ctx->DQ, 0 ) <= 0  ) )
    68a2:	2100      	movs	r1, #0
    68a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
    68a8:	f006 f8e7 	bl	ca7a <mbedtls_mpi_cmp_int>
        ( mbedtls_mpi_cmp_int( &ctx->DP, 0 ) <= 0 ||
    68ac:	2800      	cmp	r0, #0
    68ae:	ddcf      	ble.n	6850 <rsa_check_context.constprop.0+0x44>
        mbedtls_mpi_cmp_int( &ctx->QP, 0 ) <= 0 )
    68b0:	2100      	movs	r1, #0
    68b2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    68b6:	f006 f8e0 	bl	ca7a <mbedtls_mpi_cmp_int>
    if( is_priv &&
    68ba:	2800      	cmp	r0, #0
    68bc:	dce8      	bgt.n	6890 <rsa_check_context.constprop.0+0x84>
    68be:	e7c7      	b.n	6850 <rsa_check_context.constprop.0+0x44>
    68c0:	ffffbf80 	.word	0xffffbf80

000068c4 <mbedtls_rsa_check_pubkey>:

/*
 * Check a public RSA key
 */
int mbedtls_rsa_check_pubkey( const mbedtls_rsa_context *ctx )
{
    68c4:	b570      	push	{r4, r5, r6, lr}
    RSA_VALIDATE_RET( ctx != NULL );

    if( rsa_check_context( ctx, 0 /* public */, 0 /* no blinding */ ) != 0 )
    68c6:	2100      	movs	r1, #0
{
    68c8:	4604      	mov	r4, r0
    if( rsa_check_context( ctx, 0 /* public */, 0 /* no blinding */ ) != 0 )
    68ca:	f7ff ff9f 	bl	680c <rsa_check_context.constprop.0>
    68ce:	4605      	mov	r5, r0
    68d0:	b9b8      	cbnz	r0, 6902 <mbedtls_rsa_check_pubkey+0x3e>
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );

    if( mbedtls_mpi_bitlen( &ctx->N ) < 128 )
    68d2:	f104 0608 	add.w	r6, r4, #8
    68d6:	4630      	mov	r0, r6
    68d8:	f005 ff54 	bl	c784 <mbedtls_mpi_bitlen>
    68dc:	287f      	cmp	r0, #127	; 0x7f
    68de:	d910      	bls.n	6902 <mbedtls_rsa_check_pubkey+0x3e>
    {
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    }

    if( mbedtls_mpi_get_bit( &ctx->E, 0 ) == 0 ||
    68e0:	3414      	adds	r4, #20
    68e2:	4629      	mov	r1, r5
    68e4:	4620      	mov	r0, r4
    68e6:	f005 ff3c 	bl	c762 <mbedtls_mpi_get_bit>
    68ea:	b150      	cbz	r0, 6902 <mbedtls_rsa_check_pubkey+0x3e>
        mbedtls_mpi_bitlen( &ctx->E )     < 2  ||
    68ec:	4620      	mov	r0, r4
    68ee:	f005 ff49 	bl	c784 <mbedtls_mpi_bitlen>
    if( mbedtls_mpi_get_bit( &ctx->E, 0 ) == 0 ||
    68f2:	2801      	cmp	r0, #1
    68f4:	d905      	bls.n	6902 <mbedtls_rsa_check_pubkey+0x3e>
        mbedtls_mpi_cmp_mpi( &ctx->E, &ctx->N ) >= 0 )
    68f6:	4631      	mov	r1, r6
    68f8:	4620      	mov	r0, r4
    68fa:	f006 f87d 	bl	c9f8 <mbedtls_mpi_cmp_mpi>
        mbedtls_mpi_bitlen( &ctx->E )     < 2  ||
    68fe:	2800      	cmp	r0, #0
    6900:	db00      	blt.n	6904 <mbedtls_rsa_check_pubkey+0x40>
    {
        return( MBEDTLS_ERR_RSA_KEY_CHECK_FAILED );
    6902:	4d01      	ldr	r5, [pc, #4]	; (6908 <mbedtls_rsa_check_pubkey+0x44>)
    }

    return( 0 );
}
    6904:	4628      	mov	r0, r5
    6906:	bd70      	pop	{r4, r5, r6, pc}
    6908:	ffffbe00 	.word	0xffffbe00

0000690c <mbedtls_rsa_public>:
 * Do an RSA public key operation
 */
int mbedtls_rsa_public( mbedtls_rsa_context *ctx,
                const unsigned char *input,
                unsigned char *output )
{
    690c:	b5f0      	push	{r4, r5, r6, r7, lr}
    690e:	460c      	mov	r4, r1
    6910:	b087      	sub	sp, #28
    mbedtls_mpi T;
    RSA_VALIDATE_RET( ctx != NULL );
    RSA_VALIDATE_RET( input != NULL );
    RSA_VALIDATE_RET( output != NULL );

    if( rsa_check_context( ctx, 0 /* public */, 0 /* no blinding */ ) )
    6912:	2100      	movs	r1, #0
{
    6914:	4605      	mov	r5, r0
    6916:	4616      	mov	r6, r2
    if( rsa_check_context( ctx, 0 /* public */, 0 /* no blinding */ ) )
    6918:	f7ff ff78 	bl	680c <rsa_check_context.constprop.0>
    691c:	bb80      	cbnz	r0, 6980 <mbedtls_rsa_public+0x74>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );

    mbedtls_mpi_init( &T );
    691e:	a803      	add	r0, sp, #12
    6920:	f005 fe78 	bl	c614 <mbedtls_mpi_init>
#if defined(MBEDTLS_THREADING_C)
    if( ( ret = mbedtls_mutex_lock( &ctx->mutex ) ) != 0 )
        return( ret );
#endif

    MBEDTLS_MPI_CHK( mbedtls_mpi_read_binary( &T, input, ctx->len ) );
    6924:	4621      	mov	r1, r4
    6926:	686a      	ldr	r2, [r5, #4]
    6928:	a803      	add	r0, sp, #12
    692a:	f005 ff4d 	bl	c7c8 <mbedtls_mpi_read_binary>
    692e:	4604      	mov	r4, r0
    6930:	b9d0      	cbnz	r0, 6968 <mbedtls_rsa_public+0x5c>

    if( mbedtls_mpi_cmp_mpi( &T, &ctx->N ) >= 0 )
    6932:	f105 0408 	add.w	r4, r5, #8
    6936:	4621      	mov	r1, r4
    6938:	a803      	add	r0, sp, #12
    693a:	f006 f85d 	bl	c9f8 <mbedtls_mpi_cmp_mpi>
    693e:	2800      	cmp	r0, #0
    6940:	da1b      	bge.n	697a <mbedtls_rsa_public+0x6e>
        ret = MBEDTLS_ERR_MPI_BAD_INPUT_DATA;
        goto cleanup;
    }

    olen = ctx->len;
    MBEDTLS_MPI_CHK( mbedtls_mpi_exp_mod( &T, &T, &ctx->E, &ctx->N, &ctx->RN ) );
    6942:	f105 0368 	add.w	r3, r5, #104	; 0x68
    6946:	a903      	add	r1, sp, #12
    6948:	9300      	str	r3, [sp, #0]
    694a:	4608      	mov	r0, r1
    694c:	4623      	mov	r3, r4
    694e:	f105 0214 	add.w	r2, r5, #20
    olen = ctx->len;
    6952:	686f      	ldr	r7, [r5, #4]
    MBEDTLS_MPI_CHK( mbedtls_mpi_exp_mod( &T, &T, &ctx->E, &ctx->N, &ctx->RN ) );
    6954:	f006 fbb7 	bl	d0c6 <mbedtls_mpi_exp_mod>
    6958:	4604      	mov	r4, r0
    695a:	b928      	cbnz	r0, 6968 <mbedtls_rsa_public+0x5c>
    MBEDTLS_MPI_CHK( mbedtls_mpi_write_binary( &T, output, olen ) );
    695c:	463a      	mov	r2, r7
    695e:	4631      	mov	r1, r6
    6960:	a803      	add	r0, sp, #12
    6962:	f005 ff52 	bl	c80a <mbedtls_mpi_write_binary>
    6966:	4604      	mov	r4, r0
#if defined(MBEDTLS_THREADING_C)
    if( mbedtls_mutex_unlock( &ctx->mutex ) != 0 )
        return( MBEDTLS_ERR_THREADING_MUTEX_ERROR );
#endif

    mbedtls_mpi_free( &T );
    6968:	a803      	add	r0, sp, #12
    696a:	f005 fe59 	bl	c620 <mbedtls_mpi_free>

    if( ret != 0 )
    696e:	b10c      	cbz	r4, 6974 <mbedtls_rsa_public+0x68>
        ( *mbedtls_test_hook_error_add )( high, low, file, line );
#endif
    (void)file;
    (void)line;

    return( high + low );
    6970:	f5a4 4485 	sub.w	r4, r4, #17024	; 0x4280
        return( MBEDTLS_ERROR_ADD( MBEDTLS_ERR_RSA_PUBLIC_FAILED, ret ) );

    return( 0 );
}
    6974:	4620      	mov	r0, r4
    6976:	b007      	add	sp, #28
    6978:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ret = MBEDTLS_ERR_MPI_BAD_INPUT_DATA;
    697a:	f06f 0403 	mvn.w	r4, #3
    697e:	e7f3      	b.n	6968 <mbedtls_rsa_public+0x5c>
        return( MBEDTLS_ERR_RSA_BAD_INPUT_DATA );
    6980:	4c00      	ldr	r4, [pc, #0]	; (6984 <mbedtls_rsa_public+0x78>)
    6982:	e7f7      	b.n	6974 <mbedtls_rsa_public+0x68>
    6984:	ffffbf80 	.word	0xffffbf80

00006988 <mbedtls_sha256_starts>:
    SHA256_VALIDATE_RET( is224 == 0 || is224 == 1 );
#else
    SHA256_VALIDATE_RET( is224 == 0 );
#endif

    ctx->total[0] = 0;
    6988:	2300      	movs	r3, #0
    ctx->total[1] = 0;
    698a:	e9c0 3300 	strd	r3, r3, [r0]

    if( is224 == 0 )
    698e:	b9c1      	cbnz	r1, 69c2 <mbedtls_sha256_starts+0x3a>
    {
        /* SHA-256 */
        ctx->state[0] = 0x6A09E667;
        ctx->state[1] = 0xBB67AE85;
    6990:	4a19      	ldr	r2, [pc, #100]	; (69f8 <mbedtls_sha256_starts+0x70>)
    6992:	4b1a      	ldr	r3, [pc, #104]	; (69fc <mbedtls_sha256_starts+0x74>)
        ctx->state[2] = 0x3C6EF372;
        ctx->state[3] = 0xA54FF53A;
    6994:	f8df c068 	ldr.w	ip, [pc, #104]	; 6a00 <mbedtls_sha256_starts+0x78>
        ctx->state[1] = 0xBB67AE85;
    6998:	e9c0 2302 	strd	r2, r3, [r0, #8]
        ctx->state[3] = 0xA54FF53A;
    699c:	4b19      	ldr	r3, [pc, #100]	; (6a04 <mbedtls_sha256_starts+0x7c>)
        ctx->state[4] = 0x510E527F;
        ctx->state[5] = 0x9B05688C;
    699e:	4a1a      	ldr	r2, [pc, #104]	; (6a08 <mbedtls_sha256_starts+0x80>)
        ctx->state[3] = 0xA54FF53A;
    69a0:	e9c0 c304 	strd	ip, r3, [r0, #16]
        ctx->state[5] = 0x9B05688C;
    69a4:	4b19      	ldr	r3, [pc, #100]	; (6a0c <mbedtls_sha256_starts+0x84>)
    69a6:	e9c0 2306 	strd	r2, r3, [r0, #24]
        ctx->state[6] = 0x1F83D9AB;
    69aa:	4b19      	ldr	r3, [pc, #100]	; (6a10 <mbedtls_sha256_starts+0x88>)
    69ac:	6203      	str	r3, [r0, #32]
        ctx->state[7] = 0x5BE0CD19;
    69ae:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
    69b2:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
    69b6:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
        ctx->state[2] = 0x3070DD17;
        ctx->state[3] = 0xF70E5939;
        ctx->state[4] = 0xFFC00B31;
        ctx->state[5] = 0x68581511;
        ctx->state[6] = 0x64F98FA7;
        ctx->state[7] = 0xBEFA4FA4;
    69ba:	6243      	str	r3, [r0, #36]	; 0x24
#endif
    }

    ctx->is224 = is224;
    69bc:	6681      	str	r1, [r0, #104]	; 0x68

    return( 0 );
}
    69be:	2000      	movs	r0, #0
    69c0:	4770      	bx	lr
        ctx->state[1] = 0x367CD507;
    69c2:	4b14      	ldr	r3, [pc, #80]	; (6a14 <mbedtls_sha256_starts+0x8c>)
    69c4:	4a14      	ldr	r2, [pc, #80]	; (6a18 <mbedtls_sha256_starts+0x90>)
        ctx->state[4] = 0xFFC00B31;
    69c6:	f8df c054 	ldr.w	ip, [pc, #84]	; 6a1c <mbedtls_sha256_starts+0x94>
        ctx->state[1] = 0x367CD507;
    69ca:	e9c0 2302 	strd	r2, r3, [r0, #8]
        ctx->state[2] = 0x3070DD17;
    69ce:	f103 4379 	add.w	r3, r3, #4177526784	; 0xf9000000
    69d2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
    69d6:	f503 6301 	add.w	r3, r3, #2064	; 0x810
    69da:	6103      	str	r3, [r0, #16]
        ctx->state[4] = 0xFFC00B31;
    69dc:	4b10      	ldr	r3, [pc, #64]	; (6a20 <mbedtls_sha256_starts+0x98>)
    69de:	e9c0 c305 	strd	ip, r3, [r0, #20]
        ctx->state[5] = 0x68581511;
    69e2:	f103 43d1 	add.w	r3, r3, #1753219072	; 0x68800000
    69e6:	f503 13c0 	add.w	r3, r3, #1572864	; 0x180000
    69ea:	f503 631e 	add.w	r3, r3, #2528	; 0x9e0
    69ee:	61c3      	str	r3, [r0, #28]
        ctx->state[6] = 0x64F98FA7;
    69f0:	4b0c      	ldr	r3, [pc, #48]	; (6a24 <mbedtls_sha256_starts+0x9c>)
    69f2:	6203      	str	r3, [r0, #32]
        ctx->state[7] = 0xBEFA4FA4;
    69f4:	4b0c      	ldr	r3, [pc, #48]	; (6a28 <mbedtls_sha256_starts+0xa0>)
    69f6:	e7e0      	b.n	69ba <mbedtls_sha256_starts+0x32>
    69f8:	6a09e667 	.word	0x6a09e667
    69fc:	bb67ae85 	.word	0xbb67ae85
    6a00:	3c6ef372 	.word	0x3c6ef372
    6a04:	a54ff53a 	.word	0xa54ff53a
    6a08:	510e527f 	.word	0x510e527f
    6a0c:	9b05688c 	.word	0x9b05688c
    6a10:	1f83d9ab 	.word	0x1f83d9ab
    6a14:	367cd507 	.word	0x367cd507
    6a18:	c1059ed8 	.word	0xc1059ed8
    6a1c:	f70e5939 	.word	0xf70e5939
    6a20:	ffc00b31 	.word	0xffc00b31
    6a24:	64f98fa7 	.word	0x64f98fa7
    6a28:	befa4fa4 	.word	0xbefa4fa4

00006a2c <mbedtls_internal_sha256_process>:
        (d) += local.temp1; (h) = local.temp1 + local.temp2;        \
    } while( 0 )

int mbedtls_internal_sha256_process( mbedtls_sha256_context *ctx,
                                const unsigned char data[64] )
{
    6a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6a30:	b0d1      	sub	sp, #324	; 0x144
    6a32:	ab48      	add	r3, sp, #288	; 0x120
    6a34:	9301      	str	r3, [sp, #4]
    6a36:	f100 0608 	add.w	r6, r0, #8
    6a3a:	f100 0328 	add.w	r3, r0, #40	; 0x28
    6a3e:	9304      	str	r3, [sp, #16]
    6a40:	4633      	mov	r3, r6
    6a42:	9a01      	ldr	r2, [sp, #4]

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( (const unsigned char *)data != NULL );

    for( i = 0; i < 8; i++ )
        local.A[i] = ctx->state[i];
    6a44:	f853 0b04 	ldr.w	r0, [r3], #4
    6a48:	f842 0b04 	str.w	r0, [r2], #4
    for( i = 0; i < 8; i++ )
    6a4c:	9804      	ldr	r0, [sp, #16]
    6a4e:	4283      	cmp	r3, r0
    6a50:	d1f8      	bne.n	6a44 <mbedtls_internal_sha256_process+0x18>
    6a52:	e9dd 4748 	ldrd	r4, r7, [sp, #288]	; 0x120

#if defined(MBEDTLS_SHA256_SMALLER)
    for( i = 0; i < 64; i++ )
    6a56:	f04f 0900 	mov.w	r9, #0
    6a5a:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
    6a5c:	ad4c      	add	r5, sp, #304	; 0x130
    6a5e:	9302      	str	r3, [sp, #8]
    6a60:	e9dd e34a 	ldrd	lr, r3, [sp, #296]	; 0x128
    6a64:	9303      	str	r3, [sp, #12]
    6a66:	4b45      	ldr	r3, [pc, #276]	; (6b7c <mbedtls_internal_sha256_process+0x150>)
    6a68:	aa06      	add	r2, sp, #24
    6a6a:	9305      	str	r3, [sp, #20]
    6a6c:	e895 1120 	ldmia.w	r5, {r5, r8, ip}
    {
        if( i < 16 )
    6a70:	f1b9 0f0f 	cmp.w	r9, #15
    6a74:	d86a      	bhi.n	6b4c <mbedtls_internal_sha256_process+0x120>
            local.W[i] = MBEDTLS_GET_UINT32_BE( data, 4 * i );
    6a76:	784b      	ldrb	r3, [r1, #1]
    6a78:	f891 b000 	ldrb.w	fp, [r1]
    6a7c:	041b      	lsls	r3, r3, #16
    6a7e:	ea43 630b 	orr.w	r3, r3, fp, lsl #24
    6a82:	f891 b003 	ldrb.w	fp, [r1, #3]
    6a86:	f891 a002 	ldrb.w	sl, [r1, #2]
    6a8a:	ea43 030b 	orr.w	r3, r3, fp
    6a8e:	ea43 230a 	orr.w	r3, r3, sl, lsl #8
        else
            R( i );

        P( local.A[0], local.A[1], local.A[2], local.A[3], local.A[4],
    6a92:	ea4f 20f5 	mov.w	r0, r5, ror #11
    6a96:	ea80 10b5 	eor.w	r0, r0, r5, ror #6
    6a9a:	ea80 6a75 	eor.w	sl, r0, r5, ror #25
    6a9e:	ea8c 0008 	eor.w	r0, ip, r8
    6aa2:	f8dd b014 	ldr.w	fp, [sp, #20]
    6aa6:	4028      	ands	r0, r5
    6aa8:	ea80 000c 	eor.w	r0, r0, ip
    6aac:	4450      	add	r0, sl
    6aae:	f85b ab04 	ldr.w	sl, [fp], #4
    6ab2:	6093      	str	r3, [r2, #8]
    6ab4:	4482      	add	sl, r0
    6ab6:	9802      	ldr	r0, [sp, #8]
    6ab8:	4453      	add	r3, sl
    6aba:	4403      	add	r3, r0
    6abc:	ea4f 3a74 	mov.w	sl, r4, ror #13
    6ac0:	ea44 0007 	orr.w	r0, r4, r7
    6ac4:	f8cd b014 	str.w	fp, [sp, #20]
    6ac8:	ea8a 0ab4 	eor.w	sl, sl, r4, ror #2
    6acc:	ea00 000e 	and.w	r0, r0, lr
    6ad0:	ea04 0b07 	and.w	fp, r4, r7
    6ad4:	ea8a 5ab4 	eor.w	sl, sl, r4, ror #22
    6ad8:	ea40 000b 	orr.w	r0, r0, fp
    6adc:	4450      	add	r0, sl
    for( i = 0; i < 64; i++ )
    6ade:	f109 0901 	add.w	r9, r9, #1
        P( local.A[0], local.A[1], local.A[2], local.A[3], local.A[4],
    6ae2:	f8dd a00c 	ldr.w	sl, [sp, #12]
    for( i = 0; i < 64; i++ )
    6ae6:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
        P( local.A[0], local.A[1], local.A[2], local.A[3], local.A[4],
    6aea:	449a      	add	sl, r3
    6aec:	e9cd ce02 	strd	ip, lr, [sp, #8]
    6af0:	4403      	add	r3, r0
    for( i = 0; i < 64; i++ )
    6af2:	f102 0204 	add.w	r2, r2, #4
    6af6:	f101 0104 	add.w	r1, r1, #4
    6afa:	d120      	bne.n	6b3e <mbedtls_internal_sha256_process+0x112>
    6afc:	e9cd 584d 	strd	r5, r8, [sp, #308]	; 0x134
    6b00:	e9cd 3448 	strd	r3, r4, [sp, #288]	; 0x120
    6b04:	f8cd c13c 	str.w	ip, [sp, #316]	; 0x13c
    6b08:	f8cd a130 	str.w	sl, [sp, #304]	; 0x130
    6b0c:	974a      	str	r7, [sp, #296]	; 0x128
    6b0e:	9007      	str	r0, [sp, #28]
    6b10:	f8cd e12c 	str.w	lr, [sp, #300]	; 0x12c
    6b14:	9306      	str	r3, [sp, #24]
           local.A[6], local.A[7], local.A[0], R(i+7), K[i+7] );
    }
#endif /* MBEDTLS_SHA256_SMALLER */

    for( i = 0; i < 8; i++ )
        ctx->state[i] += local.A[i];
    6b16:	9901      	ldr	r1, [sp, #4]
    6b18:	6833      	ldr	r3, [r6, #0]
    6b1a:	f851 2b04 	ldr.w	r2, [r1], #4
    6b1e:	4413      	add	r3, r2
    6b20:	f846 3b04 	str.w	r3, [r6], #4
    for( i = 0; i < 8; i++ )
    6b24:	9b04      	ldr	r3, [sp, #16]
        ctx->state[i] += local.A[i];
    6b26:	9101      	str	r1, [sp, #4]
    for( i = 0; i < 8; i++ )
    6b28:	42b3      	cmp	r3, r6
    6b2a:	d1f4      	bne.n	6b16 <mbedtls_internal_sha256_process+0xea>

    /* Zeroise buffers and variables to clear sensitive data from memory. */
    mbedtls_platform_zeroize( &local, sizeof( local ) );
    6b2c:	a806      	add	r0, sp, #24
    6b2e:	f44f 7194 	mov.w	r1, #296	; 0x128
    6b32:	f003 fa35 	bl	9fa0 <mbedtls_platform_zeroize>

    return( 0 );
}
    6b36:	2000      	movs	r0, #0
    6b38:	b051      	add	sp, #324	; 0x144
    6b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6b3e:	46be      	mov	lr, r7
    6b40:	46c4      	mov	ip, r8
    6b42:	4627      	mov	r7, r4
    6b44:	46a8      	mov	r8, r5
        P( local.A[0], local.A[1], local.A[2], local.A[3], local.A[4],
    6b46:	461c      	mov	r4, r3
    6b48:	4655      	mov	r5, sl
    6b4a:	e791      	b.n	6a70 <mbedtls_internal_sha256_process+0x44>
            R( i );
    6b4c:	6813      	ldr	r3, [r2, #0]
    6b4e:	f852 bc34 	ldr.w	fp, [r2, #-52]
    6b52:	ea4f 4af3 	mov.w	sl, r3, ror #19
    6b56:	ea8a 4a73 	eor.w	sl, sl, r3, ror #17
    6b5a:	f852 0c38 	ldr.w	r0, [r2, #-56]
    6b5e:	ea8a 2a93 	eor.w	sl, sl, r3, lsr #10
    6b62:	f852 3c14 	ldr.w	r3, [r2, #-20]
    6b66:	4403      	add	r3, r0
    6b68:	ea4f 40bb 	mov.w	r0, fp, ror #18
    6b6c:	ea80 10fb 	eor.w	r0, r0, fp, ror #7
    6b70:	449a      	add	sl, r3
    6b72:	ea80 03db 	eor.w	r3, r0, fp, lsr #3
    6b76:	4453      	add	r3, sl
    6b78:	e78b      	b.n	6a92 <mbedtls_internal_sha256_process+0x66>
    6b7a:	bf00      	nop
    6b7c:	0000e960 	.word	0x0000e960

00006b80 <nrf53_errata_42>:
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    6b80:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6b84:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    6b88:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    6b8c:	2a07      	cmp	r2, #7
    6b8e:	d105      	bne.n	6b9c <nrf53_errata_42+0x1c>
                {
                    switch(var2)
    6b90:	3b02      	subs	r3, #2
    6b92:	2b03      	cmp	r3, #3
    6b94:	d802      	bhi.n	6b9c <nrf53_errata_42+0x1c>
    6b96:	4a02      	ldr	r2, [pc, #8]	; (6ba0 <nrf53_errata_42+0x20>)
    6b98:	5cd0      	ldrb	r0, [r2, r3]
    6b9a:	4770      	bx	lr
                            return false;
                    }
                }
            #endif
        #endif
        return false;
    6b9c:	2000      	movs	r0, #0
    #endif
}
    6b9e:	4770      	bx	lr
    6ba0:	0000ef19 	.word	0x0000ef19

00006ba4 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
    6ba4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6ba8:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
    6bac:	4b03      	ldr	r3, [pc, #12]	; (6bbc <SystemCoreClockUpdate+0x18>)
    6bae:	f002 0203 	and.w	r2, r2, #3
    6bb2:	40d3      	lsrs	r3, r2
    6bb4:	4a02      	ldr	r2, [pc, #8]	; (6bc0 <SystemCoreClockUpdate+0x1c>)
    6bb6:	6013      	str	r3, [r2, #0]
#endif
}
    6bb8:	4770      	bx	lr
    6bba:	bf00      	nop
    6bbc:	07a12000 	.word	0x07a12000
    6bc0:	2000215c 	.word	0x2000215c

00006bc4 <SystemInit>:

void SystemInit(void)
{
    6bc4:	b508      	push	{r3, lr}
            SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
        #endif

        /* Workaround for Errata 97 "ERASEPROTECT, APPROTECT, or startup problems" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_97())
    6bc6:	f7ff ffdb 	bl	6b80 <nrf53_errata_42>
    6bca:	b158      	cbz	r0, 6be4 <SystemInit+0x20>
        {
            if (*((volatile uint32_t *)0x50004A20ul) == 0)
    6bcc:	4b4f      	ldr	r3, [pc, #316]	; (6d0c <SystemInit+0x148>)
    6bce:	f8d3 2a20 	ldr.w	r2, [r3, #2592]	; 0xa20
    6bd2:	b93a      	cbnz	r2, 6be4 <SystemInit+0x20>
            {
                *((volatile uint32_t *)0x50004A20ul) = 0xDul;
    6bd4:	210d      	movs	r1, #13
    6bd6:	f8c3 1a20 	str.w	r1, [r3, #2592]	; 0xa20
                *((volatile uint32_t *)0x5000491Cul) = 0x1ul;
    6bda:	2101      	movs	r1, #1
    6bdc:	f8c3 191c 	str.w	r1, [r3, #2332]	; 0x91c
                *((volatile uint32_t *)0x5000491Cul) = 0x0ul;
    6be0:	f8c3 291c 	str.w	r2, [r3, #2332]	; 0x91c
{
    6be4:	2200      	movs	r2, #0
    6be6:	00d3      	lsls	r3, r2, #3
    6be8:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    6bec:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    6bf0:	3101      	adds	r1, #1
    6bf2:	d007      	beq.n	6c04 <SystemInit+0x40>
            #if defined ( __ICCARM__ )
                /* IAR will complain about the order of volatile pointer accesses. */
                #pragma diag_suppress=Pa082
            #endif
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    6bf4:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    6bf8:	3201      	adds	r2, #1
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    6bfa:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    6bfe:	2a20      	cmp	r2, #32
            *((volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR) = NRF_FICR_S->TRIMCNF[index].DATA;
    6c00:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 32ul && NRF_FICR_S->TRIMCNF[index].ADDR != (uint32_t *)0xFFFFFFFFul; index++){
    6c02:	d1f0      	bne.n	6be6 <SystemInit+0x22>
        }

        /* errata 64 must be before errata 42, as errata 42 is dependant on the changes in errata 64*/
        /* Workaround for Errata 64 "VREGMAIN has invalid configuration when CPU is running at 128 MHz" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_64())
    6c04:	f7ff ffbc 	bl	6b80 <nrf53_errata_42>
    6c08:	2800      	cmp	r0, #0
    6c0a:	d176      	bne.n	6cfa <SystemInit+0x136>
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
        }

        /* Workaround for Errata 42 "Reset value of HFCLKCTRL is invalid" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_42())
    6c0c:	f7ff ffb8 	bl	6b80 <nrf53_errata_42>
    6c10:	b140      	cbz	r0, 6c24 <SystemInit+0x60>
        {
            *((volatile uint32_t *)0x50039530ul) = 0xBEEF0044ul;
    6c12:	4b3f      	ldr	r3, [pc, #252]	; (6d10 <SystemInit+0x14c>)
    6c14:	4a3f      	ldr	r2, [pc, #252]	; (6d14 <SystemInit+0x150>)
    6c16:	f8c3 2530 	str.w	r2, [r3, #1328]	; 0x530
            NRF_CLOCK_S->HFCLKCTRL = CLOCK_HFCLKCTRL_HCLK_Div2 << CLOCK_HFCLKCTRL_HCLK_Pos;
    6c1a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6c1e:	2201      	movs	r2, #1
    6c20:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    6c24:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6c28:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    6c2c:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                #endif
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)
                if (var1 == 0x07)
    6c30:	2a07      	cmp	r2, #7
    6c32:	d109      	bne.n	6c48 <SystemInit+0x84>
                {
                    switch(var2)
    6c34:	3b02      	subs	r3, #2
    6c36:	2b03      	cmp	r3, #3
    6c38:	d806      	bhi.n	6c48 <SystemInit+0x84>
        }

        /* Workaround for Errata 46 "Higher power consumption of LFRC" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_46())
    6c3a:	4a37      	ldr	r2, [pc, #220]	; (6d18 <SystemInit+0x154>)
    6c3c:	5cd3      	ldrb	r3, [r2, r3]
    6c3e:	b11b      	cbz	r3, 6c48 <SystemInit+0x84>
        {
            *((volatile uint32_t *)0x5003254Cul) = 0;
    6c40:	2200      	movs	r2, #0
    6c42:	4b36      	ldr	r3, [pc, #216]	; (6d1c <SystemInit+0x158>)
    6c44:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        }

        /* Workaround for Errata 49 "SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_49())
    6c48:	f7ff ff9a 	bl	6b80 <nrf53_errata_42>
    6c4c:	b150      	cbz	r0, 6c64 <SystemInit+0xa0>
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
    6c4e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6c52:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    6c56:	07d1      	lsls	r1, r2, #31
            {
                NRF_POWER_S->EVENTS_SLEEPENTER = 0;
    6c58:	bf42      	ittt	mi
    6c5a:	2200      	movmi	r2, #0
    6c5c:	f8c3 2114 	strmi.w	r2, [r3, #276]	; 0x114
                NRF_POWER_S->EVENTS_SLEEPEXIT = 0;
    6c60:	f8c3 2118 	strmi.w	r2, [r3, #280]	; 0x118
            #if defined(NRF_APPLICATION)
                #if defined(NRF_TRUSTZONE_NONSECURE)
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000130ul));
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_NS + 0x00000134ul));
                #else
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    6c64:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6c68:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    6c6c:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            #endif
        #endif
        #if defined (NRF5340_XXAA) || defined (DEVELOP_IN_NRF5340)
            #if defined (NRF_APPLICATION)\
             || defined (NRF_NETWORK)
                if (var1 == 0x07)
    6c70:	2a07      	cmp	r2, #7
    6c72:	d109      	bne.n	6c88 <SystemInit+0xc4>

        /* Workaround for Errata 55 "Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_55())
        {
            if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk){
    6c74:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6c78:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    6c7c:	07d2      	lsls	r2, r2, #31
                NRF_RESET_S->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
    6c7e:	bf44      	itt	mi
    6c80:	f06f 0201 	mvnmi.w	r2, #1
    6c84:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
            }
        }

        /* Workaround for Errata 69 "VREGMAIN configuration is not retained in System OFF" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf53_errata_69())
    6c88:	f7ff ff7a 	bl	6b80 <nrf53_errata_42>
    6c8c:	b118      	cbz	r0, 6c96 <SystemInit+0xd2>
        {
            *((volatile uint32_t *)0x5000470Cul) =0x65ul;
    6c8e:	2265      	movs	r2, #101	; 0x65
    6c90:	4b1e      	ldr	r3, [pc, #120]	; (6d0c <SystemInit+0x148>)
    6c92:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    6c96:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    6c9a:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    6c9e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                if (var1 == 0x07)
    6ca2:	2a07      	cmp	r2, #7
    6ca4:	d116      	bne.n	6cd4 <SystemInit+0x110>
        }

        if (nrf53_errata_140())
        {
            if (*(volatile uint32_t *)0x50032420 & 0x80000000)
    6ca6:	4b1d      	ldr	r3, [pc, #116]	; (6d1c <SystemInit+0x158>)
    6ca8:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
    6cac:	2b00      	cmp	r3, #0
    6cae:	da11      	bge.n	6cd4 <SystemInit+0x110>
            {
                /* Reset occured during calibration */
                NRF_CLOCK_S->LFCLKSRC = CLOCK_LFCLKSRC_SRC_LFSYNT;
    6cb0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6cb4:	2203      	movs	r2, #3
    6cb6:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
                NRF_CLOCK_S->TASKS_LFCLKSTART = 1;
    6cba:	2201      	movs	r2, #1
    6cbc:	609a      	str	r2, [r3, #8]
                while (NRF_CLOCK_S->EVENTS_LFCLKSTARTED == 0) {}
    6cbe:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    6cc2:	2a00      	cmp	r2, #0
    6cc4:	d0fb      	beq.n	6cbe <SystemInit+0xfa>
                NRF_CLOCK_S->EVENTS_LFCLKSTARTED = 0;
    6cc6:	2200      	movs	r2, #0
    6cc8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
                NRF_CLOCK_S->TASKS_LFCLKSTOP = 1;
    6ccc:	2201      	movs	r2, #1
    6cce:	60da      	str	r2, [r3, #12]
                NRF_CLOCK_S->LFCLKSRC = CLOCK_LFCLKSRC_SRC_LFRC;
    6cd0:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518

        #endif

        /* Allow Non-Secure code to run FPU instructions.
         * If only the secure code should control FPU power state these registers should be configured accordingly in the secure application code. */
        SCB->NSACR |= (3UL << 10);
    6cd4:	4a12      	ldr	r2, [pc, #72]	; (6d20 <SystemInit+0x15c>)
    6cd6:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    6cda:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    6cde:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                /* Do nothing, allow user code to handle APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load APPROTECT soft branch from UICR.
               If UICR->APPROTECT is disabled, CTRLAP->APPROTECT will be disabled. */
            NRF_CTRLAP_S->APPROTECT.DISABLE = NRF_UICR_S->APPROTECT;
    6ce2:	4a10      	ldr	r2, [pc, #64]	; (6d24 <SystemInit+0x160>)
    6ce4:	4b10      	ldr	r3, [pc, #64]	; (6d28 <SystemInit+0x164>)
    6ce6:	6811      	ldr	r1, [r2, #0]
    6ce8:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
                /* Do nothing, allow user code to handle SECURE APPROTECT. Use this if you want to enable authenticated debug. */

        #else
            /* Load SECURE APPROTECT soft branch from UICR.
               If UICR->SECUREAPPROTECT is disabled, CTRLAP->SECUREAPPROTECT will be disabled. */
            NRF_CTRLAP_S->SECUREAPPROTECT.DISABLE = NRF_UICR_S->SECUREAPPROTECT;
    6cec:	69d2      	ldr	r2, [r2, #28]
    6cee:	f8c3 254c 	str.w	r2, [r3, #1356]	; 0x54c
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
}
    6cf2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SystemCoreClockUpdate();
    6cf6:	f7ff bf55 	b.w	6ba4 <SystemCoreClockUpdate>
            *((volatile uint32_t *)0x5000470Cul) = 0x29ul;
    6cfa:	2229      	movs	r2, #41	; 0x29
    6cfc:	4b03      	ldr	r3, [pc, #12]	; (6d0c <SystemInit+0x148>)
    6cfe:	f8c3 270c 	str.w	r2, [r3, #1804]	; 0x70c
            *((volatile uint32_t *)0x5000473Cul) = 0x3ul;
    6d02:	2203      	movs	r2, #3
    6d04:	f8c3 273c 	str.w	r2, [r3, #1852]	; 0x73c
    6d08:	e780      	b.n	6c0c <SystemInit+0x48>
    6d0a:	bf00      	nop
    6d0c:	50004000 	.word	0x50004000
    6d10:	50039000 	.word	0x50039000
    6d14:	beef0044 	.word	0xbeef0044
    6d18:	0000ef1d 	.word	0x0000ef1d
    6d1c:	50032000 	.word	0x50032000
    6d20:	e000ed00 	.word	0xe000ed00
    6d24:	00ff8000 	.word	0x00ff8000
    6d28:	50006000 	.word	0x50006000

00006d2c <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    6d2c:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    6d2e:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    6d30:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    6d32:	fab2 f382 	clz	r3, r2
    6d36:	f1c3 031f 	rsb	r3, r3, #31
        if (idx < 0) {
    6d3a:	1c5e      	adds	r6, r3, #1
        idx = 31 - NRF_CLZ(prev_mask);
    6d3c:	b2dc      	uxtb	r4, r3
        if (idx < 0) {
    6d3e:	d010      	beq.n	6d62 <nrfx_flag32_alloc+0x36>
        new_mask = prev_mask & ~NRFX_BIT(idx);
    6d40:	fa05 f303 	lsl.w	r3, r5, r3
    6d44:	ea22 0303 	bic.w	r3, r2, r3
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    6d48:	e8d0 6fef 	ldaex	r6, [r0]
    6d4c:	4296      	cmp	r6, r2
    6d4e:	d104      	bne.n	6d5a <nrfx_flag32_alloc+0x2e>
    6d50:	e8c0 3fec 	stlex	ip, r3, [r0]
    6d54:	f1bc 0f00 	cmp.w	ip, #0
    6d58:	d1f6      	bne.n	6d48 <nrfx_flag32_alloc+0x1c>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    6d5a:	d1e9      	bne.n	6d30 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    6d5c:	4802      	ldr	r0, [pc, #8]	; (6d68 <nrfx_flag32_alloc+0x3c>)
    *p_flag = idx;
    6d5e:	700c      	strb	r4, [r1, #0]
}
    6d60:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    6d62:	4802      	ldr	r0, [pc, #8]	; (6d6c <nrfx_flag32_alloc+0x40>)
    6d64:	e7fc      	b.n	6d60 <nrfx_flag32_alloc+0x34>
    6d66:	bf00      	nop
    6d68:	0bad0000 	.word	0x0bad0000
    6d6c:	0bad0002 	.word	0x0bad0002

00006d70 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    6d70:	6803      	ldr	r3, [r0, #0]
{
    6d72:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    6d74:	40cb      	lsrs	r3, r1
    6d76:	07db      	lsls	r3, r3, #31
    6d78:	d411      	bmi.n	6d9e <nrfx_flag32_free+0x2e>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    6d7a:	2301      	movs	r3, #1
    6d7c:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    6d80:	6803      	ldr	r3, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
    6d82:	ea41 0203 	orr.w	r2, r1, r3
    6d86:	e8d0 4fef 	ldaex	r4, [r0]
    6d8a:	429c      	cmp	r4, r3
    6d8c:	d104      	bne.n	6d98 <nrfx_flag32_free+0x28>
    6d8e:	e8c0 2fec 	stlex	ip, r2, [r0]
    6d92:	f1bc 0f00 	cmp.w	ip, #0
    6d96:	d1f6      	bne.n	6d86 <nrfx_flag32_free+0x16>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    6d98:	d1f2      	bne.n	6d80 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    6d9a:	4802      	ldr	r0, [pc, #8]	; (6da4 <nrfx_flag32_free+0x34>)
}
    6d9c:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    6d9e:	4802      	ldr	r0, [pc, #8]	; (6da8 <nrfx_flag32_free+0x38>)
    6da0:	e7fc      	b.n	6d9c <nrfx_flag32_free+0x2c>
    6da2:	bf00      	nop
    6da4:	0bad0000 	.word	0x0bad0000
    6da8:	0bad0004 	.word	0x0bad0004

00006dac <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    6dac:	4b04      	ldr	r3, [pc, #16]	; (6dc0 <nrfx_clock_init+0x14>)
    6dae:	791a      	ldrb	r2, [r3, #4]
    6db0:	b922      	cbnz	r2, 6dbc <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    6db2:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    6db4:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    6db6:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    6db8:	4802      	ldr	r0, [pc, #8]	; (6dc4 <nrfx_clock_init+0x18>)
    6dba:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    6dbc:	4802      	ldr	r0, [pc, #8]	; (6dc8 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    6dbe:	4770      	bx	lr
    6dc0:	200140ec 	.word	0x200140ec
    6dc4:	0bad0000 	.word	0x0bad0000
    6dc8:	0bad000c 	.word	0x0bad000c

00006dcc <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    6dcc:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    6dce:	2005      	movs	r0, #5
    6dd0:	f7fc fe7c 	bl	3acc <arch_irq_is_enabled>
    6dd4:	b910      	cbnz	r0, 6ddc <nrfx_clock_enable+0x10>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    6dd6:	2005      	movs	r0, #5
    6dd8:	f7fc fe54 	bl	3a84 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    6ddc:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    6de0:	2301      	movs	r3, #1
    6de2:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    p_reg->HFCLKSRC = (uint32_t)(source);
    6de6:	f8c2 3514 	str.w	r3, [r2, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
    6dea:	f8c2 3580 	str.w	r3, [r2, #1408]	; 0x580
#endif
#if NRF_CLOCK_HAS_HFCLK192M
    nrf_clock_hfclk192m_src_set(NRF_CLOCK, (nrf_clock_hfclk_t)NRFX_CLOCK_CONFIG_HFCLK192M_SRC);
#endif
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
    6dee:	4a01      	ldr	r2, [pc, #4]	; (6df4 <nrfx_clock_enable+0x28>)
    6df0:	7013      	strb	r3, [r2, #0]
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    6df2:	bd08      	pop	{r3, pc}
    6df4:	20056395 	.word	0x20056395

00006df8 <nrfx_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    6df8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6dfc:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    6e00:	b510      	push	{r4, lr}
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    6e02:	b152      	cbz	r2, 6e1a <nrfx_clock_irq_handler+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6e04:	2000      	movs	r0, #0
    6e06:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
    6e0a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    6e0e:	2201      	movs	r2, #1
    6e10:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    6e14:	4b23      	ldr	r3, [pc, #140]	; (6ea4 <nrfx_clock_irq_handler+0xac>)
    6e16:	681b      	ldr	r3, [r3, #0]
    6e18:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    6e1a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6e1e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    6e22:	b18a      	cbz	r2, 6e48 <nrfx_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6e24:	2200      	movs	r2, #0
    6e26:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    6e2a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6e2e:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    6e32:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    6e36:	f002 0203 	and.w	r2, r2, #3
    6e3a:	2a01      	cmp	r2, #1
    6e3c:	f04f 0102 	mov.w	r1, #2
    6e40:	d128      	bne.n	6e94 <nrfx_clock_irq_handler+0x9c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    6e42:	f8c3 1518 	str.w	r1, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6e46:	609a      	str	r2, [r3, #8]
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    6e48:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6e4c:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
    6e50:	b162      	cbz	r2, 6e6c <nrfx_clock_irq_handler+0x74>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6e52:	2200      	movs	r2, #0
    6e54:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    6e58:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENCLR = mask;
    6e5c:	f44f 7280 	mov.w	r2, #256	; 0x100
    6e60:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
    6e64:	4b0f      	ldr	r3, [pc, #60]	; (6ea4 <nrfx_clock_irq_handler+0xac>)
    6e66:	2004      	movs	r0, #4
    6e68:	681b      	ldr	r3, [r3, #0]
    6e6a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    6e6c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    6e70:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
    6e74:	b1aa      	cbz	r2, 6ea2 <nrfx_clock_irq_handler+0xaa>
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    6e76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6e7a:	2200      	movs	r2, #0
    6e7c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    6e80:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENCLR = mask;
    6e84:	f44f 7200 	mov.w	r2, #512	; 0x200
    6e88:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    6e8c:	4b05      	ldr	r3, [pc, #20]	; (6ea4 <nrfx_clock_irq_handler+0xac>)
    6e8e:	2005      	movs	r0, #5
    6e90:	681b      	ldr	r3, [r3, #0]
    6e92:	4718      	bx	r3
    6e94:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    6e98:	4b02      	ldr	r3, [pc, #8]	; (6ea4 <nrfx_clock_irq_handler+0xac>)
    6e9a:	2001      	movs	r0, #1
    6e9c:	681b      	ldr	r3, [r3, #0]
    6e9e:	4798      	blx	r3
    6ea0:	e7d2      	b.n	6e48 <nrfx_clock_irq_handler+0x50>
}
    6ea2:	bd10      	pop	{r4, pc}
    6ea4:	200140ec 	.word	0x200140ec

00006ea8 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    6ea8:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    6eaa:	f003 021f 	and.w	r2, r3, #31
    6eae:	6002      	str	r2, [r0, #0]
}
    6eb0:	4a03      	ldr	r2, [pc, #12]	; (6ec0 <nrf_gpio_pin_port_decode+0x18>)
    6eb2:	4804      	ldr	r0, [pc, #16]	; (6ec4 <nrf_gpio_pin_port_decode+0x1c>)
    return pin_number >> 5;
    6eb4:	095b      	lsrs	r3, r3, #5
}
    6eb6:	2b01      	cmp	r3, #1
    6eb8:	bf08      	it	eq
    6eba:	4610      	moveq	r0, r2
    6ebc:	4770      	bx	lr
    6ebe:	bf00      	nop
    6ec0:	50842800 	.word	0x50842800
    6ec4:	50842500 	.word	0x50842500

00006ec8 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    6ec8:	4b03      	ldr	r3, [pc, #12]	; (6ed8 <pin_in_use_by_te+0x10>)
    6eca:	3008      	adds	r0, #8
    6ecc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    6ed0:	f3c0 1040 	ubfx	r0, r0, #5, #1
    6ed4:	4770      	bx	lr
    6ed6:	bf00      	nop
    6ed8:	20002160 	.word	0x20002160

00006edc <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    6edc:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    6ede:	4c0d      	ldr	r4, [pc, #52]	; (6f14 <call_handler+0x38>)
    6ee0:	f100 0308 	add.w	r3, r0, #8
    6ee4:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
{
    6ee8:	4605      	mov	r5, r0
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    6eea:	05da      	lsls	r2, r3, #23
{
    6eec:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    6eee:	d507      	bpl.n	6f00 <call_handler+0x24>
    6ef0:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    6ef4:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    6ef8:	6852      	ldr	r2, [r2, #4]
    6efa:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    6efe:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    6f00:	68a3      	ldr	r3, [r4, #8]
    6f02:	b12b      	cbz	r3, 6f10 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    6f04:	4631      	mov	r1, r6
    6f06:	4628      	mov	r0, r5
    6f08:	68e2      	ldr	r2, [r4, #12]
    }
}
    6f0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    6f0e:	4718      	bx	r3
}
    6f10:	bd70      	pop	{r4, r5, r6, pc}
    6f12:	bf00      	nop
    6f14:	20002160 	.word	0x20002160

00006f18 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    6f18:	4a12      	ldr	r2, [pc, #72]	; (6f64 <release_handler+0x4c>)
    6f1a:	3008      	adds	r0, #8
    6f1c:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
{
    6f20:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    6f22:	05d9      	lsls	r1, r3, #23
    6f24:	d51b      	bpl.n	6f5e <release_handler+0x46>
    6f26:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    6f2a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    6f2e:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    6f32:	2000      	movs	r0, #0
    6f34:	f102 0410 	add.w	r4, r2, #16
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    6f38:	f834 3b02 	ldrh.w	r3, [r4], #2
    6f3c:	f413 7f80 	tst.w	r3, #256	; 0x100
    6f40:	d003      	beq.n	6f4a <release_handler+0x32>
    6f42:	f3c3 2343 	ubfx	r3, r3, #9, #4
    6f46:	4299      	cmp	r1, r3
    6f48:	d009      	beq.n	6f5e <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    6f4a:	3001      	adds	r0, #1
    6f4c:	2830      	cmp	r0, #48	; 0x30
    6f4e:	d1f3      	bne.n	6f38 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    6f50:	2300      	movs	r3, #0
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    6f52:	4805      	ldr	r0, [pc, #20]	; (6f68 <release_handler+0x50>)
}
    6f54:	bc10      	pop	{r4}
        m_cb.handlers[handler_id].handler = NULL;
    6f56:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    6f5a:	f7ff bf09 	b.w	6d70 <nrfx_flag32_free>
}
    6f5e:	bc10      	pop	{r4}
    6f60:	4770      	bx	lr
    6f62:	bf00      	nop
    6f64:	20002160 	.word	0x20002160
    6f68:	200021d4 	.word	0x200021d4

00006f6c <pin_handler_trigger_uninit>:
{
    6f6c:	b538      	push	{r3, r4, r5, lr}
    6f6e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    6f70:	f7ff ffaa 	bl	6ec8 <pin_in_use_by_te>
    6f74:	4c0b      	ldr	r4, [pc, #44]	; (6fa4 <pin_handler_trigger_uninit+0x38>)
    6f76:	f102 0508 	add.w	r5, r2, #8
    6f7a:	b160      	cbz	r0, 6f96 <pin_handler_trigger_uninit+0x2a>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    6f7c:	2100      	movs	r1, #0
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    6f7e:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    6f82:	0b5b      	lsrs	r3, r3, #13
    6f84:	009b      	lsls	r3, r3, #2
    6f86:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    6f8a:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    6f8e:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
    6f92:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    release_handler(pin);
    6f96:	4610      	mov	r0, r2
    6f98:	f7ff ffbe 	bl	6f18 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    6f9c:	2300      	movs	r3, #0
    6f9e:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    6fa2:	bd38      	pop	{r3, r4, r5, pc}
    6fa4:	20002160 	.word	0x20002160

00006fa8 <nrfx_gpiote_input_configure>:
{
    6fa8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    6fac:	4604      	mov	r4, r0
    6fae:	4616      	mov	r6, r2
    6fb0:	461d      	mov	r5, r3
    if (p_input_config)
    6fb2:	b321      	cbz	r1, 6ffe <nrfx_gpiote_input_configure+0x56>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    6fb4:	4f4e      	ldr	r7, [pc, #312]	; (70f0 <nrfx_gpiote_input_configure+0x148>)
    6fb6:	f100 0808 	add.w	r8, r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    6fba:	f837 3018 	ldrh.w	r3, [r7, r8, lsl #1]
    6fbe:	079b      	lsls	r3, r3, #30
    6fc0:	d506      	bpl.n	6fd0 <nrfx_gpiote_input_configure+0x28>
    6fc2:	f7ff ff81 	bl	6ec8 <pin_in_use_by_te>
        if (pin_is_task_output(pin))
    6fc6:	b118      	cbz	r0, 6fd0 <nrfx_gpiote_input_configure+0x28>
                return NRFX_ERROR_INVALID_PARAM;
    6fc8:	484a      	ldr	r0, [pc, #296]	; (70f4 <nrfx_gpiote_input_configure+0x14c>)
}
    6fca:	b004      	add	sp, #16
    6fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    6fd0:	2300      	movs	r3, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    6fd2:	4620      	mov	r0, r4
    6fd4:	e9cd 3300 	strd	r3, r3, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    6fd8:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    6fdc:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    6fe0:	f10d 020f 	add.w	r2, sp, #15
    6fe4:	460b      	mov	r3, r1
    6fe6:	f10d 010e 	add.w	r1, sp, #14
    6fea:	f006 fd0d 	bl	da08 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    6fee:	f837 3018 	ldrh.w	r3, [r7, r8, lsl #1]
    6ff2:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    6ff6:	f043 0301 	orr.w	r3, r3, #1
    6ffa:	f827 3018 	strh.w	r3, [r7, r8, lsl #1]
    if (p_trigger_config)
    6ffe:	b196      	cbz	r6, 7026 <nrfx_gpiote_input_configure+0x7e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    7000:	483b      	ldr	r0, [pc, #236]	; (70f0 <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    7002:	7833      	ldrb	r3, [r6, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    7004:	6872      	ldr	r2, [r6, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    7006:	f104 0608 	add.w	r6, r4, #8
    700a:	f830 1016 	ldrh.w	r1, [r0, r6, lsl #1]
        if (pin_is_output(pin))
    700e:	078f      	lsls	r7, r1, #30
    7010:	d50c      	bpl.n	702c <nrfx_gpiote_input_configure+0x84>
            if (use_evt)
    7012:	2a00      	cmp	r2, #0
    7014:	d1d8      	bne.n	6fc8 <nrfx_gpiote_input_configure+0x20>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    7016:	f830 2016 	ldrh.w	r2, [r0, r6, lsl #1]
    701a:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    701e:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
    7022:	f820 3016 	strh.w	r3, [r0, r6, lsl #1]
    if (p_handler_config)
    7026:	bbcd      	cbnz	r5, 709c <nrfx_gpiote_input_configure+0xf4>
    return NRFX_SUCCESS;
    7028:	4833      	ldr	r0, [pc, #204]	; (70f8 <nrfx_gpiote_input_configure+0x150>)
    702a:	e7ce      	b.n	6fca <nrfx_gpiote_input_configure+0x22>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    702c:	f021 0120 	bic.w	r1, r1, #32
    7030:	04c9      	lsls	r1, r1, #19
    7032:	0cc9      	lsrs	r1, r1, #19
    7034:	f820 1016 	strh.w	r1, [r0, r6, lsl #1]
            if (use_evt)
    7038:	2a00      	cmp	r2, #0
    703a:	d0ec      	beq.n	7016 <nrfx_gpiote_input_configure+0x6e>
                if (!edge)
    703c:	2b03      	cmp	r3, #3
    703e:	d8c3      	bhi.n	6fc8 <nrfx_gpiote_input_configure+0x20>
                uint8_t ch = *p_trigger_config->p_in_channel;
    7040:	f892 c000 	ldrb.w	ip, [r2]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    7044:	4662      	mov	r2, ip
    7046:	0092      	lsls	r2, r2, #2
    7048:	f102 42a0 	add.w	r2, r2, #1342177280	; 0x50000000
    704c:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    7050:	b923      	cbnz	r3, 705c <nrfx_gpiote_input_configure+0xb4>
    p_reg->CONFIG[idx] = 0;
    7052:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
    p_reg->CONFIG[idx] = 0;
    7056:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
#endif
}
    705a:	e7dc      	b.n	7016 <nrfx_gpiote_input_configure+0x6e>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    705c:	f8d2 7510 	ldr.w	r7, [r2, #1296]	; 0x510
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    7060:	ea41 314c 	orr.w	r1, r1, ip, lsl #13
    7064:	f027 0703 	bic.w	r7, r7, #3
    7068:	f8c2 7510 	str.w	r7, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    706c:	f8d2 7510 	ldr.w	r7, [r2, #1296]	; 0x510
    7070:	f041 0120 	orr.w	r1, r1, #32
    7074:	f427 374f 	bic.w	r7, r7, #211968	; 0x33c00
    7078:	f427 7740 	bic.w	r7, r7, #768	; 0x300
    707c:	f8c2 7510 	str.w	r7, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    7080:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    7084:	0227      	lsls	r7, r4, #8
    7086:	f407 577c 	and.w	r7, r7, #16128	; 0x3f00
    708a:	ea4e 4e03 	orr.w	lr, lr, r3, lsl #16
    708e:	ea47 070e 	orr.w	r7, r7, lr
    7092:	f8c2 7510 	str.w	r7, [r2, #1296]	; 0x510
    7096:	f820 1016 	strh.w	r1, [r0, r6, lsl #1]
    709a:	e7bc      	b.n	7016 <nrfx_gpiote_input_configure+0x6e>
    release_handler(pin);
    709c:	4620      	mov	r0, r4
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    709e:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    70a2:	f7ff ff39 	bl	6f18 <release_handler>
    if (!handler)
    70a6:	2e00      	cmp	r6, #0
    70a8:	d0be      	beq.n	7028 <nrfx_gpiote_input_configure+0x80>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    70aa:	4d11      	ldr	r5, [pc, #68]	; (70f0 <nrfx_gpiote_input_configure+0x148>)
    70ac:	682b      	ldr	r3, [r5, #0]
    70ae:	429e      	cmp	r6, r3
    70b0:	d104      	bne.n	70bc <nrfx_gpiote_input_configure+0x114>
    70b2:	686b      	ldr	r3, [r5, #4]
    70b4:	429f      	cmp	r7, r3
    70b6:	d101      	bne.n	70bc <nrfx_gpiote_input_configure+0x114>
    70b8:	2200      	movs	r2, #0
    70ba:	e00a      	b.n	70d2 <nrfx_gpiote_input_configure+0x12a>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    70bc:	480f      	ldr	r0, [pc, #60]	; (70fc <nrfx_gpiote_input_configure+0x154>)
    70be:	f10d 010f 	add.w	r1, sp, #15
    70c2:	f7ff fe33 	bl	6d2c <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    70c6:	4b0c      	ldr	r3, [pc, #48]	; (70f8 <nrfx_gpiote_input_configure+0x150>)
    70c8:	4298      	cmp	r0, r3
    70ca:	f47f af7e 	bne.w	6fca <nrfx_gpiote_input_configure+0x22>
        handler_id = (int32_t)id;
    70ce:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].p_context = p_context;
    70d2:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    70d6:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    70d8:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    70da:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    m_cb.handlers[handler_id].handler = handler;
    70de:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    70e2:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    70e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    70ea:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    70ee:	e79b      	b.n	7028 <nrfx_gpiote_input_configure+0x80>
    70f0:	20002160 	.word	0x20002160
    70f4:	0bad0004 	.word	0x0bad0004
    70f8:	0bad0000 	.word	0x0bad0000
    70fc:	200021d4 	.word	0x200021d4

00007100 <nrfx_gpiote_output_configure>:
{
    7100:	b5f0      	push	{r4, r5, r6, r7, lr}
    7102:	4604      	mov	r4, r0
    7104:	4615      	mov	r5, r2
    7106:	b085      	sub	sp, #20
    if (p_config)
    7108:	b319      	cbz	r1, 7152 <nrfx_gpiote_output_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    710a:	4e34      	ldr	r6, [pc, #208]	; (71dc <nrfx_gpiote_output_configure+0xdc>)
    710c:	f100 0708 	add.w	r7, r0, #8
    7110:	f836 2017 	ldrh.w	r2, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    7114:	0793      	lsls	r3, r2, #30
    7116:	d403      	bmi.n	7120 <nrfx_gpiote_output_configure+0x20>
    7118:	f7ff fed6 	bl	6ec8 <pin_in_use_by_te>
    711c:	2800      	cmp	r0, #0
    711e:	d15a      	bne.n	71d6 <nrfx_gpiote_output_configure+0xd6>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    7120:	f012 0f1c 	tst.w	r2, #28
    7124:	d002      	beq.n	712c <nrfx_gpiote_output_configure+0x2c>
    7126:	784b      	ldrb	r3, [r1, #1]
    7128:	2b01      	cmp	r3, #1
    712a:	d054      	beq.n	71d6 <nrfx_gpiote_output_configure+0xd6>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    712c:	2301      	movs	r3, #1
    712e:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    7132:	2300      	movs	r3, #0
    7134:	1c4a      	adds	r2, r1, #1
    7136:	e9cd 1300 	strd	r1, r3, [sp]
    713a:	4620      	mov	r0, r4
    713c:	1c8b      	adds	r3, r1, #2
    713e:	f10d 010f 	add.w	r1, sp, #15
    7142:	f006 fc61 	bl	da08 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    7146:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    714a:	f043 0303 	orr.w	r3, r3, #3
    714e:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    7152:	b915      	cbnz	r5, 715a <nrfx_gpiote_output_configure+0x5a>
    return NRFX_SUCCESS;
    7154:	4822      	ldr	r0, [pc, #136]	; (71e0 <nrfx_gpiote_output_configure+0xe0>)
}
    7156:	b005      	add	sp, #20
    7158:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    715a:	4e20      	ldr	r6, [pc, #128]	; (71dc <nrfx_gpiote_output_configure+0xdc>)
    715c:	f104 0708 	add.w	r7, r4, #8
    7160:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    7164:	0783      	lsls	r3, r0, #30
    7166:	d536      	bpl.n	71d6 <nrfx_gpiote_output_configure+0xd6>
        uint32_t ch = p_task_config->task_ch;
    7168:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    716c:	2300      	movs	r3, #0
    716e:	4661      	mov	r1, ip
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    7170:	f020 0020 	bic.w	r0, r0, #32
    7174:	0089      	lsls	r1, r1, #2
    7176:	f101 41a0 	add.w	r1, r1, #1342177280	; 0x50000000
    717a:	04c0      	lsls	r0, r0, #19
    717c:	f501 4150 	add.w	r1, r1, #53248	; 0xd000
    7180:	0cc0      	lsrs	r0, r0, #19
    7182:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    7186:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    p_reg->CONFIG[idx] = 0;
    718a:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    718e:	786a      	ldrb	r2, [r5, #1]
    7190:	2a00      	cmp	r2, #0
    7192:	d0df      	beq.n	7154 <nrfx_gpiote_output_configure+0x54>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    7194:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    7198:	78ad      	ldrb	r5, [r5, #2]
    719a:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    719e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    71a2:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    71a6:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    71aa:	0223      	lsls	r3, r4, #8
    71ac:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    71b0:	0412      	lsls	r2, r2, #16
    71b2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    71b6:	ea43 030e 	orr.w	r3, r3, lr
    71ba:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    71bc:	052a      	lsls	r2, r5, #20
    71be:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    71c2:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    71c6:	4313      	orrs	r3, r2
    71c8:	f040 0020 	orr.w	r0, r0, #32
    71cc:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    71d0:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    71d4:	e7be      	b.n	7154 <nrfx_gpiote_output_configure+0x54>
            return NRFX_ERROR_INVALID_PARAM;
    71d6:	4803      	ldr	r0, [pc, #12]	; (71e4 <nrfx_gpiote_output_configure+0xe4>)
    71d8:	e7bd      	b.n	7156 <nrfx_gpiote_output_configure+0x56>
    71da:	bf00      	nop
    71dc:	20002160 	.word	0x20002160
    71e0:	0bad0000 	.word	0x0bad0000
    71e4:	0bad0004 	.word	0x0bad0004

000071e8 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    71e8:	4b01      	ldr	r3, [pc, #4]	; (71f0 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    71ea:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    71ee:	4770      	bx	lr
    71f0:	20002160 	.word	0x20002160

000071f4 <nrfx_gpiote_channel_get>:
{
    71f4:	b508      	push	{r3, lr}
    71f6:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    71f8:	f7ff fe66 	bl	6ec8 <pin_in_use_by_te>
    71fc:	b138      	cbz	r0, 720e <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    71fe:	4b05      	ldr	r3, [pc, #20]	; (7214 <nrfx_gpiote_channel_get+0x20>)
    7200:	3208      	adds	r2, #8
    7202:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
        return NRFX_SUCCESS;
    7206:	4804      	ldr	r0, [pc, #16]	; (7218 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    7208:	0b5b      	lsrs	r3, r3, #13
    720a:	700b      	strb	r3, [r1, #0]
}
    720c:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    720e:	4803      	ldr	r0, [pc, #12]	; (721c <nrfx_gpiote_channel_get+0x28>)
    7210:	e7fc      	b.n	720c <nrfx_gpiote_channel_get+0x18>
    7212:	bf00      	nop
    7214:	20002160 	.word	0x20002160
    7218:	0bad0000 	.word	0x0bad0000
    721c:	0bad0004 	.word	0x0bad0004

00007220 <nrfx_gpiote_init>:
{
    7220:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    7222:	4c0f      	ldr	r4, [pc, #60]	; (7260 <nrfx_gpiote_init+0x40>)
    7224:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    7228:	b9bd      	cbnz	r5, 725a <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    722a:	2260      	movs	r2, #96	; 0x60
    722c:	4629      	mov	r1, r5
    722e:	f104 0010 	add.w	r0, r4, #16
    7232:	f004 fb01 	bl	b838 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    7236:	200d      	movs	r0, #13
    7238:	f7fc fc24 	bl	3a84 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    723c:	4b09      	ldr	r3, [pc, #36]	; (7264 <nrfx_gpiote_init+0x44>)
    return err_code;
    723e:	480a      	ldr	r0, [pc, #40]	; (7268 <nrfx_gpiote_init+0x48>)
    7240:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    7244:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    7248:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    724c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    7250:	2301      	movs	r3, #1
    7252:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    7256:	6763      	str	r3, [r4, #116]	; 0x74
}
    7258:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    725a:	4804      	ldr	r0, [pc, #16]	; (726c <nrfx_gpiote_init+0x4c>)
    725c:	e7fc      	b.n	7258 <nrfx_gpiote_init+0x38>
    725e:	bf00      	nop
    7260:	20002160 	.word	0x20002160
    7264:	5000d000 	.word	0x5000d000
    7268:	0bad0000 	.word	0x0bad0000
    726c:	0bad0005 	.word	0x0bad0005

00007270 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    7270:	4b03      	ldr	r3, [pc, #12]	; (7280 <nrfx_gpiote_is_init+0x10>)
    7272:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    7276:	3800      	subs	r0, #0
    7278:	bf18      	it	ne
    727a:	2001      	movne	r0, #1
    727c:	4770      	bx	lr
    727e:	bf00      	nop
    7280:	20002160 	.word	0x20002160

00007284 <nrfx_gpiote_channel_free>:
{
    7284:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    7286:	4801      	ldr	r0, [pc, #4]	; (728c <nrfx_gpiote_channel_free+0x8>)
    7288:	f7ff bd72 	b.w	6d70 <nrfx_flag32_free>
    728c:	200021d0 	.word	0x200021d0

00007290 <nrfx_gpiote_channel_alloc>:
{
    7290:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    7292:	4801      	ldr	r0, [pc, #4]	; (7298 <nrfx_gpiote_channel_alloc+0x8>)
    7294:	f7ff bd4a 	b.w	6d2c <nrfx_flag32_alloc>
    7298:	200021d0 	.word	0x200021d0

0000729c <nrfx_gpiote_trigger_enable>:
{
    729c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    729e:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    72a0:	f7ff fe12 	bl	6ec8 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    72a4:	4b1e      	ldr	r3, [pc, #120]	; (7320 <nrfx_gpiote_trigger_enable+0x84>)
    72a6:	f104 0208 	add.w	r2, r4, #8
    72aa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    72ae:	b1e8      	cbz	r0, 72ec <nrfx_gpiote_trigger_enable+0x50>
    72b0:	f013 0502 	ands.w	r5, r3, #2
    72b4:	d11a      	bne.n	72ec <nrfx_gpiote_trigger_enable+0x50>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    72b6:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    72b8:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    72ba:	f102 40a0 	add.w	r0, r2, #1342177280	; 0x50000000
    72be:	f500 4051 	add.w	r0, r0, #53504	; 0xd100
    72c2:	f102 42a0 	add.w	r2, r2, #1342177280	; 0x50000000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    72c6:	6005      	str	r5, [r0, #0]
    72c8:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
    72cc:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    72ce:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    72d2:	f040 0001 	orr.w	r0, r0, #1
    72d6:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    72da:	b129      	cbz	r1, 72e8 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    72dc:	2201      	movs	r2, #1
    72de:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    72e2:	4a10      	ldr	r2, [pc, #64]	; (7324 <nrfx_gpiote_trigger_enable+0x88>)
    72e4:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    72e8:	b003      	add	sp, #12
    72ea:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    72ec:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    72f0:	2b04      	cmp	r3, #4
    72f2:	d011      	beq.n	7318 <nrfx_gpiote_trigger_enable+0x7c>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    72f4:	2b05      	cmp	r3, #5
    72f6:	d011      	beq.n	731c <nrfx_gpiote_trigger_enable+0x80>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    72f8:	a801      	add	r0, sp, #4
    72fa:	9401      	str	r4, [sp, #4]
    72fc:	f7ff fdd4 	bl	6ea8 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    7300:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    7302:	6901      	ldr	r1, [r0, #16]
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    7304:	40d9      	lsrs	r1, r3
    7306:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    730a:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    730c:	4620      	mov	r0, r4
}
    730e:	b003      	add	sp, #12
    7310:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    7314:	f006 bbbf 	b.w	da96 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    7318:	2103      	movs	r1, #3
    731a:	e7f7      	b.n	730c <nrfx_gpiote_trigger_enable+0x70>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    731c:	2102      	movs	r1, #2
    731e:	e7f5      	b.n	730c <nrfx_gpiote_trigger_enable+0x70>
    7320:	20002160 	.word	0x20002160
    7324:	5000d000 	.word	0x5000d000

00007328 <nrfx_gpiote_trigger_disable>:
{
    7328:	b508      	push	{r3, lr}
    732a:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    732c:	f7ff fdcc 	bl	6ec8 <pin_in_use_by_te>
    7330:	b1c0      	cbz	r0, 7364 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    7332:	4b0f      	ldr	r3, [pc, #60]	; (7370 <nrfx_gpiote_trigger_disable+0x48>)
    7334:	f102 0108 	add.w	r1, r2, #8
    7338:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    733c:	0799      	lsls	r1, r3, #30
    733e:	d411      	bmi.n	7364 <nrfx_gpiote_trigger_disable+0x3c>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    7340:	2201      	movs	r2, #1
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    7342:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    7344:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    7346:	490b      	ldr	r1, [pc, #44]	; (7374 <nrfx_gpiote_trigger_disable+0x4c>)
    7348:	009b      	lsls	r3, r3, #2
    734a:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    734e:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    7352:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    7356:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    735a:	f022 0203 	bic.w	r2, r2, #3
    735e:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    7362:	bd08      	pop	{r3, pc}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    7364:	2100      	movs	r1, #0
}
    7366:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    736a:	4610      	mov	r0, r2
    736c:	f006 bb93 	b.w	da96 <nrf_gpio_cfg_sense_set>
    7370:	20002160 	.word	0x20002160
    7374:	5000d000 	.word	0x5000d000

00007378 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    7378:	4b10      	ldr	r3, [pc, #64]	; (73bc <nrfx_gpiote_pin_uninit+0x44>)
    737a:	f100 0208 	add.w	r2, r0, #8
    737e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
{
    7382:	b513      	push	{r0, r1, r4, lr}
    if (!pin_in_use(pin))
    7384:	07db      	lsls	r3, r3, #31
{
    7386:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    7388:	d516      	bpl.n	73b8 <nrfx_gpiote_pin_uninit+0x40>
    nrfx_gpiote_trigger_disable(pin);
    738a:	f7ff ffcd 	bl	7328 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    738e:	4620      	mov	r0, r4
    7390:	f7ff fdec 	bl	6f6c <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    7394:	a801      	add	r0, sp, #4
    7396:	9401      	str	r4, [sp, #4]
    7398:	f7ff fd86 	bl	6ea8 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    739c:	9b01      	ldr	r3, [sp, #4]
    739e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    73a2:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
    73a6:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    73aa:	f043 0302 	orr.w	r3, r3, #2
    reg->PIN_CNF[pin_number] = cnf;
    73ae:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    nrf_gpio_cfg(
    73b2:	4803      	ldr	r0, [pc, #12]	; (73c0 <nrfx_gpiote_pin_uninit+0x48>)
}
    73b4:	b002      	add	sp, #8
    73b6:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    73b8:	4802      	ldr	r0, [pc, #8]	; (73c4 <nrfx_gpiote_pin_uninit+0x4c>)
    73ba:	e7fb      	b.n	73b4 <nrfx_gpiote_pin_uninit+0x3c>
    73bc:	20002160 	.word	0x20002160
    73c0:	0bad0000 	.word	0x0bad0000
    73c4:	0bad0004 	.word	0x0bad0004

000073c8 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    73c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t status = 0;
    73cc:	2600      	movs	r6, #0
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    73ce:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    73d0:	4634      	mov	r4, r6
{
    73d2:	4b60      	ldr	r3, [pc, #384]	; (7554 <nrfx_gpiote_irq_handler+0x18c>)
    return p_reg->INTENSET & mask;
    73d4:	4860      	ldr	r0, [pc, #384]	; (7558 <nrfx_gpiote_irq_handler+0x190>)

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    73d6:	4961      	ldr	r1, [pc, #388]	; (755c <nrfx_gpiote_irq_handler+0x194>)
{
    73d8:	b087      	sub	sp, #28
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    73da:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    73dc:	b135      	cbz	r5, 73ec <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    73de:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    73e2:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    73e4:	bf1e      	ittt	ne
    73e6:	601c      	strne	r4, [r3, #0]
    73e8:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    73ea:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    73ec:	3304      	adds	r3, #4
    73ee:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    73f0:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    73f4:	d1f1      	bne.n	73da <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    73f6:	f8df 9160 	ldr.w	r9, [pc, #352]	; 7558 <nrfx_gpiote_irq_handler+0x190>
    73fa:	f8d9 317c 	ldr.w	r3, [r9, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    73fe:	2b00      	cmp	r3, #0
    7400:	f000 808a 	beq.w	7518 <nrfx_gpiote_irq_handler+0x150>
        *p_masks = gpio_regs[i]->LATCH;
    7404:	4f56      	ldr	r7, [pc, #344]	; (7560 <nrfx_gpiote_irq_handler+0x198>)
    7406:	6a3b      	ldr	r3, [r7, #32]
    7408:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    740a:	623b      	str	r3, [r7, #32]
        *p_masks = gpio_regs[i]->LATCH;
    740c:	4b55      	ldr	r3, [pc, #340]	; (7564 <nrfx_gpiote_irq_handler+0x19c>)
    740e:	6a1a      	ldr	r2, [r3, #32]
    7410:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    7412:	621a      	str	r2, [r3, #32]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    7414:	f04f 0800 	mov.w	r8, #0
            while (latch[i])
    7418:	f10d 0a10 	add.w	sl, sp, #16
    741c:	ea4f 1348 	mov.w	r3, r8, lsl #5
    7420:	9300      	str	r3, [sp, #0]
    7422:	e049      	b.n	74b8 <nrfx_gpiote_irq_handler+0xf0>
                uint32_t pin = NRF_CTZ(latch[i]);
    7424:	fa94 f4a4 	rbit	r4, r4
    7428:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    742c:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    742e:	4a4e      	ldr	r2, [pc, #312]	; (7568 <nrfx_gpiote_irq_handler+0x1a0>)
                pin += 32 * i;
    7430:	441c      	add	r4, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    7432:	f104 0308 	add.w	r3, r4, #8
    7436:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 * @param[in,out] p_mask Pointer to mask with bit fields.
 */
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    743a:	08e0      	lsrs	r0, r4, #3
    743c:	0899      	lsrs	r1, r3, #2
    743e:	f3c3 0582 	ubfx	r5, r3, #2, #3
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    7442:	2301      	movs	r3, #1
    bit = BITMASK_RELBIT_GET(bit);
    7444:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    7448:	fa03 fc02 	lsl.w	ip, r3, r2
    744c:	f81a 2000 	ldrb.w	r2, [sl, r0]
    7450:	9403      	str	r4, [sp, #12]
    7452:	ea22 020c 	bic.w	r2, r2, ip
    7456:	f80a 2000 	strb.w	r2, [sl, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    745a:	a803      	add	r0, sp, #12
    745c:	f7ff fd24 	bl	6ea8 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    7460:	9a03      	ldr	r2, [sp, #12]
    if (is_level(trigger))
    7462:	074b      	lsls	r3, r1, #29
    7464:	f102 0280 	add.w	r2, r2, #128	; 0x80
    7468:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    746c:	46ab      	mov	fp, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    746e:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    7472:	d52b      	bpl.n	74cc <nrfx_gpiote_irq_handler+0x104>
        call_handler(pin, trigger);
    7474:	4620      	mov	r0, r4
    7476:	4659      	mov	r1, fp
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    7478:	b2d5      	uxtb	r5, r2
    747a:	f7ff fd2f 	bl	6edc <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    747e:	a803      	add	r0, sp, #12
    7480:	9403      	str	r4, [sp, #12]
    7482:	f7ff fd11 	bl	6ea8 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    7486:	9b03      	ldr	r3, [sp, #12]
    7488:	3380      	adds	r3, #128	; 0x80
    748a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    748e:	f3c3 4301 	ubfx	r3, r3, #16, #2
    7492:	429d      	cmp	r5, r3
    7494:	d107      	bne.n	74a6 <nrfx_gpiote_irq_handler+0xde>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    7496:	2100      	movs	r1, #0
    7498:	4620      	mov	r0, r4
    749a:	f006 fafc 	bl	da96 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    749e:	4629      	mov	r1, r5
    74a0:	4620      	mov	r0, r4
    74a2:	f006 faf8 	bl	da96 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    74a6:	a803      	add	r0, sp, #12
    74a8:	9403      	str	r4, [sp, #12]
    74aa:	f7ff fcfd 	bl	6ea8 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    74ae:	2201      	movs	r2, #1
    74b0:	9b03      	ldr	r3, [sp, #12]
    74b2:	fa02 f303 	lsl.w	r3, r2, r3
    74b6:	6203      	str	r3, [r0, #32]
            while (latch[i])
    74b8:	f85a 4028 	ldr.w	r4, [sl, r8, lsl #2]
    74bc:	2c00      	cmp	r4, #0
    74be:	d1b1      	bne.n	7424 <nrfx_gpiote_irq_handler+0x5c>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    74c0:	f1b8 0f00 	cmp.w	r8, #0
    74c4:	d11a      	bne.n	74fc <nrfx_gpiote_irq_handler+0x134>
    74c6:	f04f 0801 	mov.w	r8, #1
    74ca:	e7a7      	b.n	741c <nrfx_gpiote_irq_handler+0x54>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    74cc:	2a02      	cmp	r2, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    74ce:	bf0c      	ite	eq
    74d0:	2103      	moveq	r1, #3
    74d2:	2102      	movne	r1, #2
    74d4:	4620      	mov	r0, r4
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    74d6:	9201      	str	r2, [sp, #4]
        nrf_gpio_cfg_sense_set(pin, next_sense);
    74d8:	f006 fadd 	bl	da96 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    74dc:	2d03      	cmp	r5, #3
    74de:	d004      	beq.n	74ea <nrfx_gpiote_irq_handler+0x122>
    74e0:	9a01      	ldr	r2, [sp, #4]
    74e2:	2a02      	cmp	r2, #2
    74e4:	d106      	bne.n	74f4 <nrfx_gpiote_irq_handler+0x12c>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    74e6:	2d01      	cmp	r5, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    74e8:	d1dd      	bne.n	74a6 <nrfx_gpiote_irq_handler+0xde>
            call_handler(pin, trigger);
    74ea:	4659      	mov	r1, fp
    74ec:	4620      	mov	r0, r4
    74ee:	f7ff fcf5 	bl	6edc <call_handler>
    74f2:	e7d8      	b.n	74a6 <nrfx_gpiote_irq_handler+0xde>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    74f4:	2a03      	cmp	r2, #3
    74f6:	d1d6      	bne.n	74a6 <nrfx_gpiote_irq_handler+0xde>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    74f8:	2d02      	cmp	r5, #2
    74fa:	e7f5      	b.n	74e8 <nrfx_gpiote_irq_handler+0x120>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    74fc:	f8c9 417c 	str.w	r4, [r9, #380]	; 0x17c
    7500:	f8d9 317c 	ldr.w	r3, [r9, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    7504:	6a3a      	ldr	r2, [r7, #32]
    7506:	4917      	ldr	r1, [pc, #92]	; (7564 <nrfx_gpiote_irq_handler+0x19c>)
    7508:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    750a:	623a      	str	r2, [r7, #32]
        *p_masks = gpio_regs[i]->LATCH;
    750c:	6a0b      	ldr	r3, [r1, #32]
    750e:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    7510:	620b      	str	r3, [r1, #32]
        if (latch[port_idx])
    7512:	4313      	orrs	r3, r2
    7514:	f47f af7e 	bne.w	7414 <nrfx_gpiote_irq_handler+0x4c>
        mask &= ~NRFX_BIT(ch);
    7518:	2401      	movs	r4, #1
    while (mask)
    751a:	b916      	cbnz	r6, 7522 <nrfx_gpiote_irq_handler+0x15a>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    751c:	b007      	add	sp, #28
    751e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    7522:	fa96 f3a6 	rbit	r3, r6
    7526:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    752a:	fa04 f203 	lsl.w	r2, r4, r3
    752e:	009b      	lsls	r3, r3, #2
    7530:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    7534:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    7538:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    753c:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    7540:	f3c0 2005 	ubfx	r0, r0, #8, #6
    7544:	f3c1 4101 	ubfx	r1, r1, #16, #2
        mask &= ~NRFX_BIT(ch);
    7548:	ea26 0602 	bic.w	r6, r6, r2
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    754c:	f7ff fcc6 	bl	6edc <call_handler>
    7550:	e7e3      	b.n	751a <nrfx_gpiote_irq_handler+0x152>
    7552:	bf00      	nop
    7554:	5000d100 	.word	0x5000d100
    7558:	5000d000 	.word	0x5000d000
    755c:	5000d120 	.word	0x5000d120
    7560:	50842500 	.word	0x50842500
    7564:	50842800 	.word	0x50842800
    7568:	20002160 	.word	0x20002160

0000756c <nvmc_readonly_mode_set>:

#if defined(NVMC_CONFIGNS_WEN_Msk)
NRF_STATIC_INLINE void nrf_nvmc_nonsecure_mode_set(NRF_NVMC_Type *    p_reg,
                                                   nrf_nvmc_ns_mode_t mode)
{
    p_reg->CONFIGNS = (uint32_t)mode;
    756c:	2200      	movs	r2, #0
    756e:	4b03      	ldr	r3, [pc, #12]	; (757c <nvmc_readonly_mode_set+0x10>)
    7570:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
    p_reg->CONFIG = (uint32_t)mode;
    7574:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    nrf_nvmc_nonsecure_mode_set(NRF_NVMC, NRF_NVMC_NS_MODE_READONLY);
#endif
#if !defined(NRF_TRUSTZONE_NONSECURE)
    nrf_nvmc_mode_set(NRF_NVMC, NRF_NVMC_MODE_READONLY);
#endif
}
    7578:	4770      	bx	lr
    757a:	bf00      	nop
    757c:	50039000 	.word	0x50039000

00007580 <nvmc_word_write>:
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
    7580:	4a04      	ldr	r2, [pc, #16]	; (7594 <nvmc_word_write+0x14>)
    7582:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
{
#if defined(NRF9160_XXAA)
    while (!nrf_nvmc_write_ready_check(NRF_NVMC))
    {}
#else
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    7586:	07db      	lsls	r3, r3, #31
    7588:	d5fb      	bpl.n	7582 <nvmc_word_write+0x2>
    {}
#endif

    *(volatile uint32_t *)addr = value;
    758a:	6001      	str	r1, [r0, #0]
    758c:	f3bf 8f5f 	dmb	sy
    __DMB();
}
    7590:	4770      	bx	lr
    7592:	bf00      	nop
    7594:	50039000 	.word	0x50039000

00007598 <nrfx_nvmc_page_erase>:
        nvmc_word_write(addr + (NVMC_BYTES_IN_WORD * i), ((uint32_t const *)src)[i]);
    }
}

nrfx_err_t nrfx_nvmc_page_erase(uint32_t addr)
{
    7598:	b508      	push	{r3, lr}
    return !(addr % flash_page_size_get());
    759a:	f3c0 030b 	ubfx	r3, r0, #0, #12
    NRFX_ASSERT(is_valid_address(addr, false));

    if (!is_page_aligned_check(addr))
    759e:	b983      	cbnz	r3, 75c2 <nrfx_nvmc_page_erase+0x2a>
    p_reg->CONFIGNS = (uint32_t)mode;
    75a0:	2202      	movs	r2, #2
    75a2:	4b09      	ldr	r3, [pc, #36]	; (75c8 <nrfx_nvmc_page_erase+0x30>)
    75a4:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
    p_reg->CONFIG = (uint32_t)mode;
    75a8:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        p_reg->ERASEPCR1 = page_addr;
    }
#elif defined(NRF52_SERIES)
    p_reg->ERASEPAGE = page_addr;
#elif defined(NRF9160_XXAA) || defined(NRF5340_XXAA_APPLICATION) || defined(NRF5340_XXAA_NETWORK)
    *(volatile uint32_t *)page_addr = 0xFFFFFFFF;
    75ac:	f04f 32ff 	mov.w	r2, #4294967295
    75b0:	6002      	str	r2, [r0, #0]
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
    75b2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
        return NRFX_ERROR_INVALID_ADDR;
    }

    nvmc_erase_mode_set();
    nrf_nvmc_page_erase_start(NRF_NVMC, addr);
    while (!nrf_nvmc_ready_check(NRF_NVMC))
    75b6:	07d2      	lsls	r2, r2, #31
    75b8:	d5fb      	bpl.n	75b2 <nrfx_nvmc_page_erase+0x1a>
    {}
    nvmc_readonly_mode_set();
    75ba:	f7ff ffd7 	bl	756c <nvmc_readonly_mode_set>

    return NRFX_SUCCESS;
    75be:	4803      	ldr	r0, [pc, #12]	; (75cc <nrfx_nvmc_page_erase+0x34>)
}
    75c0:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_ADDR;
    75c2:	4803      	ldr	r0, [pc, #12]	; (75d0 <nrfx_nvmc_page_erase+0x38>)
    75c4:	e7fc      	b.n	75c0 <nrfx_nvmc_page_erase+0x28>
    75c6:	bf00      	nop
    75c8:	50039000 	.word	0x50039000
    75cc:	0bad0000 	.word	0x0bad0000
    75d0:	0bad000a 	.word	0x0bad000a

000075d4 <nrfx_nvmc_word_write>:
    p_reg->CONFIGNS = (uint32_t)mode;
    75d4:	2201      	movs	r2, #1

    nrfx_nvmc_word_write(aligned_addr, partial_word_create(addr, (const uint8_t *)&value, 2));
}

void nrfx_nvmc_word_write(uint32_t addr, uint32_t value)
{
    75d6:	b508      	push	{r3, lr}
    75d8:	4b05      	ldr	r3, [pc, #20]	; (75f0 <nrfx_nvmc_word_write+0x1c>)
    75da:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
    p_reg->CONFIG = (uint32_t)mode;
    75de:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    NRFX_ASSERT(is_valid_address(addr, true));
    NRFX_ASSERT(nrfx_is_word_aligned((void const *)addr));

    nvmc_write_mode_set();

    nvmc_word_write(addr, value);
    75e2:	f7ff ffcd 	bl	7580 <nvmc_word_write>

    nvmc_readonly_mode_set();
}
    75e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nvmc_readonly_mode_set();
    75ea:	f7ff bfbf 	b.w	756c <nvmc_readonly_mode_set>
    75ee:	bf00      	nop
    75f0:	50039000 	.word	0x50039000

000075f4 <nrfx_nvmc_bytes_write>:

void nrfx_nvmc_bytes_write(uint32_t addr, void const * src, uint32_t num_bytes)
{
    75f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    75f8:	4615      	mov	r5, r2
    p_reg->CONFIGNS = (uint32_t)mode;
    75fa:	2201      	movs	r2, #1
    75fc:	4b1d      	ldr	r3, [pc, #116]	; (7674 <nrfx_nvmc_bytes_write+0x80>)
    75fe:	4604      	mov	r4, r0
    7600:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
    p_reg->CONFIG = (uint32_t)mode;
    7604:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
    nvmc_write_mode_set();

    uint8_t const * bytes_src = (uint8_t const *)src;

    uint32_t unaligned_bytes = addr % NVMC_BYTES_IN_WORD;
    if (unaligned_bytes != 0)
    7608:	f010 0303 	ands.w	r3, r0, #3
{
    760c:	460e      	mov	r6, r1
    if (unaligned_bytes != 0)
    760e:	d010      	beq.n	7632 <nrfx_nvmc_bytes_write+0x3e>
    {
        uint32_t leading_bytes = NVMC_BYTES_IN_WORD - unaligned_bytes;
    7610:	f1c3 0704 	rsb	r7, r3, #4
        if (leading_bytes > num_bytes)
    7614:	42af      	cmp	r7, r5
    7616:	bf28      	it	cs
    7618:	462f      	movcs	r7, r5
        {
            leading_bytes = num_bytes;
        }

        nvmc_word_write(addr - unaligned_bytes,
    761a:	463a      	mov	r2, r7
    761c:	eba0 0803 	sub.w	r8, r0, r3
    7620:	f006 fa48 	bl	dab4 <partial_word_create>
    7624:	4601      	mov	r1, r0
    7626:	4640      	mov	r0, r8
    7628:	f7ff ffaa 	bl	7580 <nvmc_word_write>
                        partial_word_create(addr, bytes_src, leading_bytes));
        num_bytes -= leading_bytes;
    762c:	1bed      	subs	r5, r5, r7
        addr      += leading_bytes;
    762e:	443c      	add	r4, r7
        bytes_src += leading_bytes;
    7630:	443e      	add	r6, r7
    for (uint32_t i = 0; i < num_words; i++)
    7632:	4637      	mov	r7, r6
    7634:	f025 0803 	bic.w	r8, r5, #3
    7638:	44b0      	add	r8, r6
    763a:	eba4 0906 	sub.w	r9, r4, r6
    763e:	45b8      	cmp	r8, r7
    7640:	d111      	bne.n	7666 <nrfx_nvmc_bytes_write+0x72>
        addr += word_count * NVMC_BYTES_IN_WORD;
        bytes_src += word_count * NVMC_BYTES_IN_WORD;
    }

    uint32_t trailing_bytes = num_bytes % NVMC_BYTES_IN_WORD;
    if (trailing_bytes != 0)
    7642:	f015 0203 	ands.w	r2, r5, #3
    7646:	d00a      	beq.n	765e <nrfx_nvmc_bytes_write+0x6a>
        addr += word_count * NVMC_BYTES_IN_WORD;
    7648:	f025 0503 	bic.w	r5, r5, #3
    764c:	442c      	add	r4, r5
    {
        nvmc_word_write(addr, partial_word_create(addr, bytes_src, trailing_bytes));
    764e:	1971      	adds	r1, r6, r5
    7650:	4620      	mov	r0, r4
    7652:	f006 fa2f 	bl	dab4 <partial_word_create>
    7656:	4601      	mov	r1, r0
    7658:	4620      	mov	r0, r4
    765a:	f7ff ff91 	bl	7580 <nvmc_word_write>
    }

    nvmc_readonly_mode_set();
}
    765e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    nvmc_readonly_mode_set();
    7662:	f7ff bf83 	b.w	756c <nvmc_readonly_mode_set>
        nvmc_word_write(addr + (NVMC_BYTES_IN_WORD * i), ((uint32_t const *)src)[i]);
    7666:	eb09 0007 	add.w	r0, r9, r7
    766a:	f857 1b04 	ldr.w	r1, [r7], #4
    766e:	f7ff ff87 	bl	7580 <nvmc_word_write>
    for (uint32_t i = 0; i < num_words; i++)
    7672:	e7e4      	b.n	763e <nrfx_nvmc_bytes_write+0x4a>
    7674:	50039000 	.word	0x50039000

00007678 <nrfx_power_init>:
    return m_usbevt_handler;
}
#endif

nrfx_err_t nrfx_power_init(nrfx_power_config_t const * p_config)
{
    7678:	b510      	push	{r4, lr}
    NRFX_ASSERT(p_config);
    if (m_initialized)
    767a:	4c17      	ldr	r4, [pc, #92]	; (76d8 <nrfx_power_init+0x60>)
    767c:	7823      	ldrb	r3, [r4, #0]
    767e:	bb4b      	cbnz	r3, 76d4 <nrfx_power_init+0x5c>
    }

#if NRF_POWER_HAS_DCDCEN_VDDH
    nrf_power_dcdcen_vddh_set(NRF_POWER, p_config->dcdcenhv);
#elif NRF_REGULATORS_HAS_DCDCEN_VDDH
    nrf_regulators_dcdcen_vddh_set(NRF_REGULATORS, p_config->dcdcenhv);
    7680:	7803      	ldrb	r3, [r0, #0]
    7682:	4a16      	ldr	r2, [pc, #88]	; (76dc <nrfx_power_init+0x64>)
    7684:	f3c3 0340 	ubfx	r3, r3, #1, #1
    7688:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
#endif

#if NRF_POWER_HAS_DCDCEN
    nrf_power_dcdcen_set(NRF_POWER, p_config->dcdcen);
#elif defined(REGULATORS_PRESENT)
    nrf_regulators_dcdcen_set(NRF_REGULATORS, p_config->dcdcen);
    768c:	7803      	ldrb	r3, [r0, #0]
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
    768e:	f003 0301 	and.w	r3, r3, #1
    7692:	f8c2 3704 	str.w	r3, [r2, #1796]	; 0x704
#if !defined(NRF_TRUSTZONE_NONSECURE)
    if (p_config->dcdcen && nrf53_errata_53())
    7696:	7803      	ldrb	r3, [r0, #0]
    7698:	07db      	lsls	r3, r3, #31
    769a:	d510      	bpl.n	76be <nrfx_power_init+0x46>
                    uint32_t var1 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000130ul));
    769c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    76a0:	f8d3 1130 	ldr.w	r1, [r3, #304]	; 0x130
                    uint32_t var2 = *((volatile uint32_t *)((uint32_t)NRF_FICR_S + 0x00000134ul));
    76a4:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                if (var1 == 0x07)
    76a8:	2907      	cmp	r1, #7
    76aa:	d108      	bne.n	76be <nrfx_power_init+0x46>
                    switch(var2)
    76ac:	3b02      	subs	r3, #2
    76ae:	2b03      	cmp	r3, #3
    76b0:	d805      	bhi.n	76be <nrfx_power_init+0x46>
    76b2:	490b      	ldr	r1, [pc, #44]	; (76e0 <nrfx_power_init+0x68>)
    76b4:	5ccb      	ldrb	r3, [r1, r3]
    76b6:	b113      	cbz	r3, 76be <nrfx_power_init+0x46>
    {
        *((volatile uint32_t *)0x50004728ul) = 0x1;
    76b8:	2301      	movs	r3, #1
    76ba:	f8c2 3728 	str.w	r3, [r2, #1832]	; 0x728
    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    76be:	2005      	movs	r0, #5
    76c0:	f7fc fa04 	bl	3acc <arch_irq_is_enabled>
    76c4:	b910      	cbnz	r0, 76cc <nrfx_power_init+0x54>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    76c6:	2005      	movs	r0, #5
    76c8:	f7fc f9dc 	bl	3a84 <arch_irq_enable>
#endif
#endif // defined(REGULATORS_PRESENT)

    nrfx_power_clock_irq_init();

    m_initialized = true;
    76cc:	2301      	movs	r3, #1
    return NRFX_SUCCESS;
    76ce:	4805      	ldr	r0, [pc, #20]	; (76e4 <nrfx_power_init+0x6c>)
    m_initialized = true;
    76d0:	7023      	strb	r3, [r4, #0]
}
    76d2:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_ALREADY_INITIALIZED;
    76d4:	4804      	ldr	r0, [pc, #16]	; (76e8 <nrfx_power_init+0x70>)
    76d6:	e7fc      	b.n	76d2 <nrfx_power_init+0x5a>
    76d8:	20056396 	.word	0x20056396
    76dc:	50004000 	.word	0x50004000
    76e0:	0000ef21 	.word	0x0000ef21
    76e4:	0bad0000 	.word	0x0bad0000
    76e8:	0bad000c 	.word	0x0bad000c

000076ec <nrfx_power_irq_handler>:
    return p_reg->INTENSET & mask;
}

NRF_STATIC_INLINE uint32_t nrf_power_int_enable_get(NRF_POWER_Type const * p_reg)
{
    return p_reg->INTENSET;
    76ec:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000

#endif /* NRF_POWER_HAS_USBREG */


void nrfx_power_irq_handler(void)
{
    76f0:	b510      	push	{r4, lr}
    76f2:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    uint32_t enabled = nrf_power_int_enable_get(NRF_POWER);
    /* Prevent "unused variable" warning when all below blocks are disabled. */
    (void)enabled;

#if NRFX_POWER_SUPPORTS_POFCON
    if ((0 != (enabled & NRF_POWER_INT_POFWARN_MASK)) &&
    76f6:	0761      	lsls	r1, r4, #29
    76f8:	d50a      	bpl.n	7710 <nrfx_power_irq_handler+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    76fa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    if (ret)
    76fe:	b13a      	cbz	r2, 7710 <nrfx_power_irq_handler+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7700:	2200      	movs	r2, #0
    7702:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    7706:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_POFWARN))
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_pofwarn_handler != NULL);
        m_pofwarn_handler();
    770a:	4b12      	ldr	r3, [pc, #72]	; (7754 <nrfx_power_irq_handler+0x68>)
    770c:	681b      	ldr	r3, [r3, #0]
    770e:	4798      	blx	r3
    }
#endif
#if NRF_POWER_HAS_SLEEPEVT
    if ((0 != (enabled & NRF_POWER_INT_SLEEPENTER_MASK)) &&
    7710:	06a2      	lsls	r2, r4, #26
    7712:	d50c      	bpl.n	772e <nrfx_power_irq_handler+0x42>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7714:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    7718:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    if (ret)
    771c:	b13a      	cbz	r2, 772e <nrfx_power_irq_handler+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    771e:	2000      	movs	r0, #0
    7720:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
    7724:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_SLEEPENTER))
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_sleepevt_handler != NULL);
        m_sleepevt_handler(NRFX_POWER_SLEEP_EVT_ENTER);
    7728:	4b0b      	ldr	r3, [pc, #44]	; (7758 <nrfx_power_irq_handler+0x6c>)
    772a:	681b      	ldr	r3, [r3, #0]
    772c:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_SLEEPEXIT_MASK)) &&
    772e:	0663      	lsls	r3, r4, #25
    7730:	d50f      	bpl.n	7752 <nrfx_power_irq_handler+0x66>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7732:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    7736:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (ret)
    773a:	b152      	cbz	r2, 7752 <nrfx_power_irq_handler+0x66>
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_READY);
    }
#endif
}
    773c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7740:	2200      	movs	r2, #0
    7742:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    7746:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
        m_sleepevt_handler(NRFX_POWER_SLEEP_EVT_EXIT);
    774a:	4b03      	ldr	r3, [pc, #12]	; (7758 <nrfx_power_irq_handler+0x6c>)
    774c:	2001      	movs	r0, #1
    774e:	681b      	ldr	r3, [r3, #0]
    7750:	4718      	bx	r3
}
    7752:	bd10      	pop	{r4, pc}
    7754:	200140f4 	.word	0x200140f4
    7758:	200140f8 	.word	0x200140f8

0000775c <qspi_xfer>:

static nrfx_err_t qspi_xfer(void *            p_buffer,
                            size_t            length,
                            uint32_t          address,
                            nrfx_qspi_state_t desired_state)
{
    775c:	b570      	push	{r4, r5, r6, lr}
    775e:	f000 4460 	and.w	r4, r0, #3758096384	; 0xe0000000
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
    NRFX_ASSERT(p_buffer != NULL);

    if (!nrfx_is_in_ram(p_buffer) || !nrfx_is_word_aligned(p_buffer))
    7762:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
    7766:	d14b      	bne.n	7800 <qspi_xfer+0xa4>
    7768:	0784      	lsls	r4, r0, #30
    776a:	d149      	bne.n	7800 <qspi_xfer+0xa4>
    {
        return NRFX_ERROR_INVALID_ADDR;
    }

    if ((m_cb.state != NRFX_QSPI_STATE_IDLE) &&
    776c:	4c26      	ldr	r4, [pc, #152]	; (7808 <qspi_xfer+0xac>)
    776e:	f894 5030 	ldrb.w	r5, [r4, #48]	; 0x30
    7772:	2d01      	cmp	r5, #1
    7774:	d001      	beq.n	777a <qspi_xfer+0x1e>
    7776:	429d      	cmp	r5, r3
    7778:	d144      	bne.n	7804 <qspi_xfer+0xa8>
    {
        return NRFX_ERROR_BUSY;
    }

    bool is_first_buffer = false;
    if (m_cb.handler)
    777a:	6825      	ldr	r5, [r4, #0]
    777c:	2d00      	cmp	r5, #0
    777e:	d02e      	beq.n	77de <qspi_xfer+0x82>
    {
        if (m_cb.p_buffer_primary)
    7780:	68a6      	ldr	r6, [r4, #8]
    7782:	b32e      	cbz	r6, 77d0 <qspi_xfer+0x74>
    bool is_first_buffer = false;
    7784:	2600      	movs	r6, #0
        {
            m_cb.p_buffer_secondary = p_buffer;
    7786:	60e0      	str	r0, [r4, #12]
            m_cb.size_secondary     = length;
    7788:	6161      	str	r1, [r4, #20]
            m_cb.addr_secondary     = address;
    778a:	61e2      	str	r2, [r4, #28]
            is_first_buffer = true;
        }
    }

    nrf_qspi_task_t task;
    if (desired_state == NRFX_QSPI_STATE_WRITE)
    778c:	4c1f      	ldr	r4, [pc, #124]	; (780c <qspi_xfer+0xb0>)
    778e:	2b02      	cmp	r3, #2
NRF_STATIC_INLINE void nrf_qspi_write_buffer_set(NRF_QSPI_Type * p_reg,
                                                 void const    * p_buffer,
                                                 uint32_t        length,
                                                 uint32_t        dest_addr)
{
    p_reg->WRITE.DST = dest_addr;
    7790:	bf0b      	itete	eq
    7792:	f8c4 2510 	streq.w	r2, [r4, #1296]	; 0x510
NRF_STATIC_INLINE void nrf_qspi_read_buffer_set(NRF_QSPI_Type * p_reg,
                                                void          * p_buffer,
                                                uint32_t        length,
                                                uint32_t        src_addr)
{
    p_reg->READ.SRC = src_addr;
    7796:	f8c4 2504 	strne.w	r2, [r4, #1284]	; 0x504
    p_reg->WRITE.SRC = (uint32_t) p_buffer;
    779a:	f8c4 0514 	streq.w	r0, [r4, #1300]	; 0x514
    p_reg->READ.DST = (uint32_t) p_buffer;
    779e:	f8c4 0508 	strne.w	r0, [r4, #1288]	; 0x508
    {
        nrf_qspi_write_buffer_set(NRF_QSPI, p_buffer, length, address);
        task = NRF_QSPI_TASK_WRITESTART;
    77a2:	bf0b      	itete	eq
    77a4:	2308      	moveq	r3, #8
    }
    else
    {
        nrf_qspi_read_buffer_set(NRF_QSPI, p_buffer, length, address);
        task = NRF_QSPI_TASK_READSTART;
    77a6:	2304      	movne	r3, #4
    p_reg->WRITE.CNT = length;
    77a8:	f8c4 1518 	streq.w	r1, [r4, #1304]	; 0x518
    p_reg->READ.CNT = length;
    77ac:	f8c4 150c 	strne.w	r1, [r4, #1292]	; 0x50c
    }

    if (!m_cb.handler)
    77b0:	b9bd      	cbnz	r5, 77e2 <qspi_xfer+0x86>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    77b2:	2201      	movs	r2, #1
    77b4:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    77b8:	f503 332c 	add.w	r3, r3, #176128	; 0x2b000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    77bc:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    77c0:	601a      	str	r2, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    77c2:	4a12      	ldr	r2, [pc, #72]	; (780c <qspi_xfer+0xb0>)
    77c4:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
    {
        nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
        nrf_qspi_task_trigger(NRF_QSPI, task);
        while (!nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
    77c8:	2b00      	cmp	r3, #0
    77ca:	d0fb      	beq.n	77c4 <qspi_xfer+0x68>
        nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
        nrf_qspi_int_enable(NRF_QSPI, NRF_QSPI_INT_READY_MASK);
        nrf_qspi_task_trigger(NRF_QSPI, task);
    }

    return NRFX_SUCCESS;
    77cc:	4810      	ldr	r0, [pc, #64]	; (7810 <qspi_xfer+0xb4>)
}
    77ce:	bd70      	pop	{r4, r5, r6, pc}
            is_first_buffer = true;
    77d0:	2601      	movs	r6, #1
            m_cb.p_buffer_primary = p_buffer;
    77d2:	60a0      	str	r0, [r4, #8]
            m_cb.size_primary     = length;
    77d4:	6121      	str	r1, [r4, #16]
            m_cb.addr_primary     = address;
    77d6:	61a2      	str	r2, [r4, #24]
            m_cb.state = desired_state;
    77d8:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
            is_first_buffer = true;
    77dc:	e7d6      	b.n	778c <qspi_xfer+0x30>
    bool is_first_buffer = false;
    77de:	462e      	mov	r6, r5
    77e0:	e7d4      	b.n	778c <qspi_xfer+0x30>
    else if (is_first_buffer)
    77e2:	2e00      	cmp	r6, #0
    77e4:	d0f2      	beq.n	77cc <qspi_xfer+0x70>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    77e6:	2200      	movs	r2, #0
    77e8:	4908      	ldr	r1, [pc, #32]	; (780c <qspi_xfer+0xb0>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    77ea:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    77ee:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
    p_reg->INTENSET = mask;
    77f2:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    77f4:	f503 332c 	add.w	r3, r3, #176128	; 0x2b000
    p_reg->INTENSET = mask;
    77f8:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    77fc:	601a      	str	r2, [r3, #0]
    77fe:	e7e5      	b.n	77cc <qspi_xfer+0x70>
        return NRFX_ERROR_INVALID_ADDR;
    7800:	4804      	ldr	r0, [pc, #16]	; (7814 <qspi_xfer+0xb8>)
    7802:	e7e4      	b.n	77ce <qspi_xfer+0x72>
        return NRFX_ERROR_BUSY;
    7804:	4804      	ldr	r0, [pc, #16]	; (7818 <qspi_xfer+0xbc>)
    7806:	e7e2      	b.n	77ce <qspi_xfer+0x72>
    7808:	200140fc 	.word	0x200140fc
    780c:	5002b000 	.word	0x5002b000
    7810:	0bad0000 	.word	0x0bad0000
    7814:	0bad000a 	.word	0x0bad000a
    7818:	0bad000b 	.word	0x0bad000b

0000781c <qspi_ready_wait>:
        nrf_gpio_cfg_default(pins.io3_pin);
    }
}

static nrfx_err_t qspi_ready_wait(void)
{
    781c:	b538      	push	{r3, r4, r5, lr}
    781e:	2464      	movs	r4, #100	; 0x64
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7820:	4d06      	ldr	r5, [pc, #24]	; (783c <qspi_ready_wait+0x20>)
    7822:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
    bool result;
    NRFX_WAIT_FOR(nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY),
    7826:	b933      	cbnz	r3, 7836 <qspi_ready_wait+0x1a>
    7828:	200a      	movs	r0, #10
    782a:	f006 f80e 	bl	d84a <nrfx_busy_wait>
    782e:	3c01      	subs	r4, #1
    7830:	d1f7      	bne.n	7822 <qspi_ready_wait+0x6>
                                       QSPI_DEF_WAIT_ATTEMPTS,
                                       QSPI_DEF_WAIT_TIME_US,
                                       result);
    if (!result)
    {
        return NRFX_ERROR_TIMEOUT;
    7832:	4803      	ldr	r0, [pc, #12]	; (7840 <qspi_ready_wait+0x24>)
    }

    return NRFX_SUCCESS;
}
    7834:	bd38      	pop	{r3, r4, r5, pc}
    return NRFX_SUCCESS;
    7836:	4803      	ldr	r0, [pc, #12]	; (7844 <qspi_ready_wait+0x28>)
    7838:	e7fc      	b.n	7834 <qspi_ready_wait+0x18>
    783a:	bf00      	nop
    783c:	5002b000 	.word	0x5002b000
    7840:	0bad0007 	.word	0x0bad0007
    7844:	0bad0000 	.word	0x0bad0000

00007848 <qspi_event_xfer_handle.constprop.0>:
}
#endif

static void qspi_event_xfer_handle(nrfx_qspi_evt_ext_xfer_t * p_xfer)
{
    p_xfer->p_buffer = (uint8_t *)m_cb.p_buffer_primary;
    7848:	4b08      	ldr	r3, [pc, #32]	; (786c <qspi_event_xfer_handle.constprop.0+0x24>)
    784a:	689a      	ldr	r2, [r3, #8]
    784c:	625a      	str	r2, [r3, #36]	; 0x24
    p_xfer->size     = m_cb.size_primary;
    784e:	691a      	ldr	r2, [r3, #16]
    7850:	629a      	str	r2, [r3, #40]	; 0x28
    p_xfer->addr     = m_cb.addr_primary;
    7852:	699a      	ldr	r2, [r3, #24]
    7854:	62da      	str	r2, [r3, #44]	; 0x2c
    if (m_cb.p_buffer_secondary)
    7856:	68da      	ldr	r2, [r3, #12]
    {
        m_cb.p_buffer_primary = m_cb.p_buffer_secondary;
    7858:	609a      	str	r2, [r3, #8]
    if (m_cb.p_buffer_secondary)
    785a:	b132      	cbz	r2, 786a <qspi_event_xfer_handle.constprop.0+0x22>
        m_cb.size_primary     = m_cb.size_secondary;
    785c:	695a      	ldr	r2, [r3, #20]
    785e:	611a      	str	r2, [r3, #16]
        m_cb.addr_primary     = m_cb.addr_secondary;
    7860:	69da      	ldr	r2, [r3, #28]
    7862:	619a      	str	r2, [r3, #24]

        m_cb.p_buffer_secondary = NULL;
    7864:	2200      	movs	r2, #0
    7866:	60da      	str	r2, [r3, #12]
    7868:	4770      	bx	lr
    }
    else
    {
        m_cb.p_buffer_primary = NULL;
    }
}
    786a:	4770      	bx	lr
    786c:	200140fc 	.word	0x200140fc

00007870 <nrf_gpio_cfg.constprop.0>:
NRF_STATIC_INLINE void nrf_gpio_cfg(
    7870:	b510      	push	{r4, lr}
        case 1: return NRF_P1;
    7872:	4a0a      	ldr	r2, [pc, #40]	; (789c <nrf_gpio_cfg.constprop.0+0x2c>)
    7874:	4c0a      	ldr	r4, [pc, #40]	; (78a0 <nrf_gpio_cfg.constprop.0+0x30>)
    *p_pin = pin_number & 0x1F;
    7876:	f000 031f 	and.w	r3, r0, #31
    return pin_number >> 5;
    787a:	0940      	lsrs	r0, r0, #5
        case 1: return NRF_P1;
    787c:	2801      	cmp	r0, #1
    787e:	bf08      	it	eq
    7880:	4622      	moveq	r2, r4
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
    7882:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    7886:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
    788a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    788e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    7892:	f043 0302 	orr.w	r3, r3, #2
    reg->PIN_CNF[pin_number] = cnf;
    7896:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
    789a:	bd10      	pop	{r4, pc}
    789c:	50842500 	.word	0x50842500
    78a0:	50842800 	.word	0x50842800

000078a4 <nrf_qspi_cinstrdata_get.constprop.0>:
                                               nrf_qspi_cinstr_len_t length,
                                               void *                p_rx_data)
{
    uint8_t *p_rx_data_8 = (uint8_t *) p_rx_data;

    uint32_t reg1 = p_reg->CINSTRDAT1;
    78a4:	4b0e      	ldr	r3, [pc, #56]	; (78e0 <nrf_qspi_cinstrdata_get.constprop.0+0x3c>)
    uint32_t reg0 = p_reg->CINSTRDAT0;
    switch (length)
    78a6:	3802      	subs	r0, #2
    uint32_t reg1 = p_reg->CINSTRDAT1;
    78a8:	f8d3 263c 	ldr.w	r2, [r3, #1596]	; 0x63c
    uint32_t reg0 = p_reg->CINSTRDAT0;
    78ac:	f8d3 3638 	ldr.w	r3, [r3, #1592]	; 0x638
    switch (length)
    78b0:	2807      	cmp	r0, #7
    78b2:	d813      	bhi.n	78dc <nrf_qspi_cinstrdata_get.constprop.0+0x38>
    78b4:	e8df f000 	tbb	[pc, r0]
    78b8:	0b0d0f11 	.word	0x0b0d0f11
    78bc:	0406080a 	.word	0x0406080a
    {
        case NRF_QSPI_CINSTR_LEN_9B:
            p_rx_data_8[7] = (uint8_t)(reg1 >> QSPI_CINSTRDAT1_BYTE7_Pos);
    78c0:	0e10      	lsrs	r0, r2, #24
    78c2:	71c8      	strb	r0, [r1, #7]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_8B:
            p_rx_data_8[6] = (uint8_t)(reg1 >> QSPI_CINSTRDAT1_BYTE6_Pos);
    78c4:	0c10      	lsrs	r0, r2, #16
    78c6:	7188      	strb	r0, [r1, #6]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_7B:
            p_rx_data_8[5] = (uint8_t)(reg1 >> QSPI_CINSTRDAT1_BYTE5_Pos);
    78c8:	0a10      	lsrs	r0, r2, #8
    78ca:	7148      	strb	r0, [r1, #5]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_6B:
            p_rx_data_8[4] = (uint8_t)(reg1);
    78cc:	710a      	strb	r2, [r1, #4]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_5B:
            p_rx_data_8[3] = (uint8_t)(reg0 >> QSPI_CINSTRDAT0_BYTE3_Pos);
    78ce:	0e1a      	lsrs	r2, r3, #24
    78d0:	70ca      	strb	r2, [r1, #3]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_4B:
            p_rx_data_8[2] = (uint8_t)(reg0 >> QSPI_CINSTRDAT0_BYTE2_Pos);
    78d2:	0c1a      	lsrs	r2, r3, #16
    78d4:	708a      	strb	r2, [r1, #2]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_3B:
            p_rx_data_8[1] = (uint8_t)(reg0 >> QSPI_CINSTRDAT0_BYTE1_Pos);
    78d6:	0a1a      	lsrs	r2, r3, #8
    78d8:	704a      	strb	r2, [r1, #1]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_2B:
            p_rx_data_8[0] = (uint8_t)(reg0);
    78da:	700b      	strb	r3, [r1, #0]
            /* Send only opcode. Case to avoid compiler warnings. */
            break;
        default:
            break;
    }
}
    78dc:	4770      	bx	lr
    78de:	bf00      	nop
    78e0:	5002b000 	.word	0x5002b000

000078e4 <nrf_qspi_cinstrdata_set.constprop.0>:
    switch (length)
    78e4:	3802      	subs	r0, #2
    78e6:	2807      	cmp	r0, #7
    78e8:	d81f      	bhi.n	792a <nrf_qspi_cinstrdata_set.constprop.0+0x46>
    78ea:	e8df f000 	tbb	[pc, r0]
    78ee:	2729      	.short	0x2729
    78f0:	21231125 	.word	0x21231125
    78f4:	041f      	.short	0x041f
            reg |= ((uint32_t)p_tx_data_8[7]) << QSPI_CINSTRDAT1_BYTE7_Pos;
    78f6:	79cb      	ldrb	r3, [r1, #7]
    78f8:	061b      	lsls	r3, r3, #24
            reg |= ((uint32_t)p_tx_data_8[6]) << QSPI_CINSTRDAT1_BYTE6_Pos;
    78fa:	798a      	ldrb	r2, [r1, #6]
    78fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
            reg |= ((uint32_t)p_tx_data_8[5]) << QSPI_CINSTRDAT1_BYTE5_Pos;
    7900:	794a      	ldrb	r2, [r1, #5]
    7902:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
            reg |= ((uint32_t)p_tx_data_8[4]);
    7906:	790a      	ldrb	r2, [r1, #4]
    7908:	4313      	orrs	r3, r2
            p_reg->CINSTRDAT1 = reg;
    790a:	4a0e      	ldr	r2, [pc, #56]	; (7944 <nrf_qspi_cinstrdata_set.constprop.0+0x60>)
    790c:	f8c2 363c 	str.w	r3, [r2, #1596]	; 0x63c
            reg |= ((uint32_t)p_tx_data_8[3]) << QSPI_CINSTRDAT0_BYTE3_Pos;
    7910:	78cb      	ldrb	r3, [r1, #3]
    7912:	061b      	lsls	r3, r3, #24
            reg |= ((uint32_t)p_tx_data_8[2]) << QSPI_CINSTRDAT0_BYTE2_Pos;
    7914:	788a      	ldrb	r2, [r1, #2]
    7916:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
            reg |= ((uint32_t)p_tx_data_8[1]) << QSPI_CINSTRDAT0_BYTE1_Pos;
    791a:	784a      	ldrb	r2, [r1, #1]
    791c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
            reg |= ((uint32_t)p_tx_data_8[0]);
    7920:	780a      	ldrb	r2, [r1, #0]
    7922:	4313      	orrs	r3, r2
            p_reg->CINSTRDAT0 = reg;
    7924:	4a07      	ldr	r2, [pc, #28]	; (7944 <nrf_qspi_cinstrdata_set.constprop.0+0x60>)
    7926:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
}
    792a:	4770      	bx	lr
    switch (length)
    792c:	2300      	movs	r3, #0
    792e:	e7e4      	b.n	78fa <nrf_qspi_cinstrdata_set.constprop.0+0x16>
    7930:	2300      	movs	r3, #0
    7932:	e7e5      	b.n	7900 <nrf_qspi_cinstrdata_set.constprop.0+0x1c>
    7934:	2300      	movs	r3, #0
    7936:	e7e6      	b.n	7906 <nrf_qspi_cinstrdata_set.constprop.0+0x22>
    7938:	2300      	movs	r3, #0
    793a:	e7eb      	b.n	7914 <nrf_qspi_cinstrdata_set.constprop.0+0x30>
    793c:	2300      	movs	r3, #0
    793e:	e7ec      	b.n	791a <nrf_qspi_cinstrdata_set.constprop.0+0x36>
    7940:	2300      	movs	r3, #0
    7942:	e7ed      	b.n	7920 <nrf_qspi_cinstrdata_set.constprop.0+0x3c>
    7944:	5002b000 	.word	0x5002b000

00007948 <nrfx_qspi_init>:
{
    7948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED)
    794a:	4f6c      	ldr	r7, [pc, #432]	; (7afc <nrfx_qspi_init+0x1b4>)
{
    794c:	4604      	mov	r4, r0
    if (m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED)
    794e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
{
    7952:	460d      	mov	r5, r1
    7954:	4616      	mov	r6, r2
    if (m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED)
    7956:	2b00      	cmp	r3, #0
    7958:	f040 80cc 	bne.w	7af4 <nrfx_qspi_init+0x1ac>
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    795c:	7cc2      	ldrb	r2, [r0, #19]
    795e:	b112      	cbz	r2, 7966 <nrfx_qspi_init+0x1e>
    7960:	7d03      	ldrb	r3, [r0, #20]
    7962:	2b00      	cmp	r3, #0
    7964:	d16c      	bne.n	7a40 <nrfx_qspi_init+0xf8>
    if ((p_config->pins.sck_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
    7966:	7920      	ldrb	r0, [r4, #4]
    7968:	28ff      	cmp	r0, #255	; 0xff
    796a:	f000 80c5 	beq.w	7af8 <nrfx_qspi_init+0x1b0>
    796e:	7963      	ldrb	r3, [r4, #5]
    7970:	2bff      	cmp	r3, #255	; 0xff
    7972:	f000 80c1 	beq.w	7af8 <nrfx_qspi_init+0x1b0>
        (p_config->pins.csn_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
    7976:	79a3      	ldrb	r3, [r4, #6]
    7978:	2bff      	cmp	r3, #255	; 0xff
    797a:	f000 80bd 	beq.w	7af8 <nrfx_qspi_init+0x1b0>
        (p_config->pins.io1_pin == NRF_QSPI_PIN_NOT_CONNECTED))
    797e:	79e1      	ldrb	r1, [r4, #7]
        (p_config->pins.io0_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
    7980:	29ff      	cmp	r1, #255	; 0xff
    7982:	f000 80b9 	beq.w	7af8 <nrfx_qspi_init+0x1b0>
        (p_config->pins.csn_pin != QSPI_CSN_DEDICATED) ||
    7986:	6863      	ldr	r3, [r4, #4]
    if ((p_config->pins.sck_pin != QSPI_SCK_DEDICATED) ||
    7988:	f8df c174 	ldr.w	ip, [pc, #372]	; 7b00 <nrfx_qspi_init+0x1b8>
        (p_config->pins.csn_pin != QSPI_CSN_DEDICATED) ||
    798c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    if ((p_config->pins.sck_pin != QSPI_SCK_DEDICATED) ||
    7990:	4563      	cmp	r3, ip
    7992:	f040 80b1 	bne.w	7af8 <nrfx_qspi_init+0x1b0>
        (p_config->pins.io0_pin != QSPI_IO0_DEDICATED) ||
    7996:	290e      	cmp	r1, #14
    7998:	f040 80ae 	bne.w	7af8 <nrfx_qspi_init+0x1b0>
        (p_config->pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
    799c:	7a23      	ldrb	r3, [r4, #8]
        (p_config->pins.io1_pin != QSPI_IO1_DEDICATED) ||
    799e:	2bff      	cmp	r3, #255	; 0xff
    79a0:	d002      	beq.n	79a8 <nrfx_qspi_init+0x60>
        (p_config->pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
    79a2:	2b0f      	cmp	r3, #15
    79a4:	f040 80a8 	bne.w	7af8 <nrfx_qspi_init+0x1b0>
        (p_config->pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
    79a8:	7a63      	ldrb	r3, [r4, #9]
         p_config->pins.io2_pin != QSPI_IO2_DEDICATED) ||
    79aa:	2bff      	cmp	r3, #255	; 0xff
    79ac:	d002      	beq.n	79b4 <nrfx_qspi_init+0x6c>
        (p_config->pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
    79ae:	2b10      	cmp	r3, #16
    79b0:	f040 80a2 	bne.w	7af8 <nrfx_qspi_init+0x1b0>
    if (!p_config->skip_gpio_cfg)
    79b4:	b9b2      	cbnz	r2, 79e4 <nrfx_qspi_init+0x9c>
        QSPI_PIN_INIT(p_config->pins.sck_pin);
    79b6:	2103      	movs	r1, #3
    79b8:	f7ff ff5a 	bl	7870 <nrf_gpio_cfg.constprop.0>
        QSPI_PIN_INIT(p_config->pins.csn_pin);
    79bc:	7960      	ldrb	r0, [r4, #5]
    79be:	f7ff ff57 	bl	7870 <nrf_gpio_cfg.constprop.0>
        QSPI_PIN_INIT(p_config->pins.io0_pin);
    79c2:	79a0      	ldrb	r0, [r4, #6]
    79c4:	f7ff ff54 	bl	7870 <nrf_gpio_cfg.constprop.0>
        QSPI_PIN_INIT(p_config->pins.io1_pin);
    79c8:	79e0      	ldrb	r0, [r4, #7]
    79ca:	f7ff ff51 	bl	7870 <nrf_gpio_cfg.constprop.0>
        if (p_config->pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED)
    79ce:	7a20      	ldrb	r0, [r4, #8]
    79d0:	28ff      	cmp	r0, #255	; 0xff
    79d2:	d001      	beq.n	79d8 <nrfx_qspi_init+0x90>
            QSPI_PIN_INIT(p_config->pins.io2_pin);
    79d4:	f7ff ff4c 	bl	7870 <nrf_gpio_cfg.constprop.0>
        if (p_config->pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED)
    79d8:	7a60      	ldrb	r0, [r4, #9]
    79da:	28ff      	cmp	r0, #255	; 0xff
    79dc:	d002      	beq.n	79e4 <nrfx_qspi_init+0x9c>
            QSPI_PIN_INIT(p_config->pins.io3_pin);
    79de:	2103      	movs	r1, #3
    79e0:	f7ff ff46 	bl	7870 <nrf_gpio_cfg.constprop.0>
    if (!p_config->skip_psel_cfg)
    79e4:	7d23      	ldrb	r3, [r4, #20]
    79e6:	bb5b      	cbnz	r3, 7a40 <nrfx_qspi_init+0xf8>
    p_reg->PSEL.SCK = NRF_QSPI_PIN_VAL(p_pins->sck_pin);
    79e8:	7923      	ldrb	r3, [r4, #4]
    79ea:	2bff      	cmp	r3, #255	; 0xff
    79ec:	bf14      	ite	ne
    79ee:	461a      	movne	r2, r3
    79f0:	f04f 32ff 	moveq.w	r2, #4294967295
    79f4:	4b43      	ldr	r3, [pc, #268]	; (7b04 <nrfx_qspi_init+0x1bc>)
    79f6:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
    p_reg->PSEL.CSN = NRF_QSPI_PIN_VAL(p_pins->csn_pin);
    79fa:	7962      	ldrb	r2, [r4, #5]
    79fc:	2aff      	cmp	r2, #255	; 0xff
    79fe:	bf08      	it	eq
    7a00:	f04f 32ff 	moveq.w	r2, #4294967295
    7a04:	f8c3 2528 	str.w	r2, [r3, #1320]	; 0x528
    p_reg->PSEL.IO0 = NRF_QSPI_PIN_VAL(p_pins->io0_pin);
    7a08:	79a2      	ldrb	r2, [r4, #6]
    7a0a:	2aff      	cmp	r2, #255	; 0xff
    7a0c:	bf08      	it	eq
    7a0e:	f04f 32ff 	moveq.w	r2, #4294967295
    7a12:	f8c3 2530 	str.w	r2, [r3, #1328]	; 0x530
    p_reg->PSEL.IO1 = NRF_QSPI_PIN_VAL(p_pins->io1_pin);
    7a16:	79e2      	ldrb	r2, [r4, #7]
    7a18:	2aff      	cmp	r2, #255	; 0xff
    7a1a:	bf08      	it	eq
    7a1c:	f04f 32ff 	moveq.w	r2, #4294967295
    7a20:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    p_reg->PSEL.IO2 = NRF_QSPI_PIN_VAL(p_pins->io2_pin);
    7a24:	7a22      	ldrb	r2, [r4, #8]
    7a26:	2aff      	cmp	r2, #255	; 0xff
    7a28:	bf08      	it	eq
    7a2a:	f04f 32ff 	moveq.w	r2, #4294967295
    7a2e:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    p_reg->PSEL.IO3 = NRF_QSPI_PIN_VAL(p_pins->io3_pin);
    7a32:	7a62      	ldrb	r2, [r4, #9]
    7a34:	2aff      	cmp	r2, #255	; 0xff
    7a36:	bf08      	it	eq
    7a38:	f04f 32ff 	moveq.w	r2, #4294967295
    7a3c:	f8c3 253c 	str.w	r2, [r3, #1340]	; 0x53c
    p_reg->XIPOFFSET = xip_offset;
    7a40:	4a30      	ldr	r2, [pc, #192]	; (7b04 <nrfx_qspi_init+0x1bc>)
    nrf_qspi_xip_offset_set(NRF_QSPI, p_config->xip_offset);
    7a42:	6823      	ldr	r3, [r4, #0]
    7a44:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
    config |= ((uint32_t)p_config->addrmode)   << QSPI_IFCONFIG0_ADDRMODE_Pos;
    7a48:	7b23      	ldrb	r3, [r4, #12]
    config |= ((uint32_t)p_config->writeoc)    << QSPI_IFCONFIG0_WRITEOC_Pos;
    7a4a:	7ae0      	ldrb	r0, [r4, #11]
    uint32_t config = p_config->readoc;
    7a4c:	7aa1      	ldrb	r1, [r4, #10]
    config |= ((uint32_t)p_config->addrmode)   << QSPI_IFCONFIG0_ADDRMODE_Pos;
    7a4e:	019b      	lsls	r3, r3, #6
    7a50:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
    7a54:	430b      	orrs	r3, r1
    config |= (p_config->dpmconfig ? 1U : 0U ) << QSPI_IFCONFIG0_DPMENABLE_Pos;
    7a56:	7b61      	ldrb	r1, [r4, #13]
    7a58:	2900      	cmp	r1, #0
    7a5a:	bf14      	ite	ne
    7a5c:	2180      	movne	r1, #128	; 0x80
    7a5e:	2100      	moveq	r1, #0
    7a60:	430b      	orrs	r3, r1
    p_reg->IFCONFIG0 = config;
    7a62:	f8c2 3544 	str.w	r3, [r2, #1348]	; 0x544
    return p_reg->IFCONFIG0;
    7a66:	f8d2 3544 	ldr.w	r3, [r2, #1348]	; 0x544
    if (p_config->phy_if.sck_freq == NRF_QSPI_FREQ_DIV1)
    7a6a:	7c62      	ldrb	r2, [r4, #17]
    7a6c:	2a00      	cmp	r2, #0
    7a6e:	d13c      	bne.n	7aea <nrfx_qspi_init+0x1a2>
        regval |= ((1 << 16) | (1 << 17));
    7a70:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    p_reg->IFCONFIG0 = regval;
    7a74:	4923      	ldr	r1, [pc, #140]	; (7b04 <nrfx_qspi_init+0x1bc>)
    7a76:	f8c1 3544 	str.w	r3, [r1, #1348]	; 0x544
}
#endif

NRF_STATIC_INLINE void nrf_qspi_iftiming_set(NRF_QSPI_Type * p_reg, uint8_t rxdelay)
{
    p_reg->IFTIMING = ((uint32_t)rxdelay << QSPI_IFTIMING_RXDELAY_Pos) & QSPI_IFTIMING_RXDELAY_Msk;
    7a7a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    7a7e:	f8c1 3640 	str.w	r3, [r1, #1600]	; 0x640
    uint32_t config = p_reg->IFCONFIG1 & 0x00FFFF00;
    7a82:	f8d1 3600 	ldr.w	r3, [r1, #1536]	; 0x600
    config |= p_config->sck_delay;
    7a86:	7ba2      	ldrb	r2, [r4, #14]
    uint32_t config = p_reg->IFCONFIG1 & 0x00FFFF00;
    7a88:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    7a8c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    7a90:	4313      	orrs	r3, r2
    config |= (p_config->dpmen ? 1U : 0U)      << QSPI_IFCONFIG1_DPMEN_Pos;
    7a92:	7be2      	ldrb	r2, [r4, #15]
    7a94:	f894 c010 	ldrb.w	ip, [r4, #16]
    7a98:	2a00      	cmp	r2, #0
    7a9a:	bf14      	ite	ne
    7a9c:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
    7aa0:	2200      	moveq	r2, #0
    7aa2:	7c60      	ldrb	r0, [r4, #17]
    config |= ((uint32_t)(p_config->sck_freq)) << QSPI_IFCONFIG1_SCKFREQ_Pos;
    7aa4:	ea43 634c 	orr.w	r3, r3, ip, lsl #25
    7aa8:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
    7aac:	4313      	orrs	r3, r2
    p_reg->IFCONFIG1 = config;
    7aae:	f8c1 3600 	str.w	r3, [r1, #1536]	; 0x600
    m_cb.skip_gpio_cfg = p_config->skip_gpio_cfg;
    7ab2:	7ce3      	ldrb	r3, [r4, #19]
    m_cb.p_context = p_context;
    7ab4:	e9c7 5600 	strd	r5, r6, [r7]
    m_cb.skip_gpio_cfg = p_config->skip_gpio_cfg;
    7ab8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    p_reg->INTENCLR = mask;
    7abc:	2301      	movs	r3, #1
    7abe:	f8c1 3308 	str.w	r3, [r1, #776]	; 0x308
    if (handler)
    7ac2:	b115      	cbz	r5, 7aca <nrfx_qspi_init+0x182>
        NRFX_IRQ_ENABLE(QSPI_IRQn);
    7ac4:	202b      	movs	r0, #43	; 0x2b
    7ac6:	f7fb ffdd 	bl	3a84 <arch_irq_enable>
    m_cb.state = NRFX_QSPI_STATE_IDLE;
    7aca:	2201      	movs	r2, #1
    m_cb.p_buffer_primary = NULL;
    7acc:	2100      	movs	r1, #0
    p_reg->ENABLE = (QSPI_ENABLE_ENABLE_Enabled << QSPI_ENABLE_ENABLE_Pos);
    7ace:	4b0d      	ldr	r3, [pc, #52]	; (7b04 <nrfx_qspi_init+0x1bc>)
    m_cb.p_buffer_secondary = NULL;
    7ad0:	e9c7 1102 	strd	r1, r1, [r7, #8]
    m_cb.state = NRFX_QSPI_STATE_IDLE;
    7ad4:	f887 2030 	strb.w	r2, [r7, #48]	; 0x30
    7ad8:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7adc:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7ae0:	601a      	str	r2, [r3, #0]
}
    7ae2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    return qspi_ready_wait();
    7ae6:	f7ff be99 	b.w	781c <qspi_ready_wait>
        regval &= ~(1 << 17);
    7aea:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
        regval |=  (1 << 16);
    7aee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    7af2:	e7bf      	b.n	7a74 <nrfx_qspi_init+0x12c>
        return NRFX_ERROR_INVALID_STATE;
    7af4:	4804      	ldr	r0, [pc, #16]	; (7b08 <nrfx_qspi_init+0x1c0>)
}
    7af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return NRFX_ERROR_INVALID_PARAM;
    7af8:	4804      	ldr	r0, [pc, #16]	; (7b0c <nrfx_qspi_init+0x1c4>)
    7afa:	e7fc      	b.n	7af6 <nrfx_qspi_init+0x1ae>
    7afc:	200140fc 	.word	0x200140fc
    7b00:	000d1211 	.word	0x000d1211
    7b04:	5002b000 	.word	0x5002b000
    7b08:	0bad0005 	.word	0x0bad0005
    7b0c:	0bad0004 	.word	0x0bad0004

00007b10 <nrfx_qspi_cinstr_xfer>:
{
    7b10:	b570      	push	{r4, r5, r6, lr}
    7b12:	4614      	mov	r4, r2
    if (m_cb.state != NRFX_QSPI_STATE_IDLE)
    7b14:	4a19      	ldr	r2, [pc, #100]	; (7b7c <nrfx_qspi_cinstr_xfer+0x6c>)
{
    7b16:	4605      	mov	r5, r0
    if (m_cb.state != NRFX_QSPI_STATE_IDLE)
    7b18:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
    7b1c:	2a01      	cmp	r2, #1
    7b1e:	d12b      	bne.n	7b78 <nrfx_qspi_cinstr_xfer+0x68>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7b20:	2200      	movs	r2, #0
    7b22:	4e17      	ldr	r6, [pc, #92]	; (7b80 <nrfx_qspi_cinstr_xfer+0x70>)
    7b24:	f8c6 2100 	str.w	r2, [r6, #256]	; 0x100
    if (p_tx_buffer)
    7b28:	b111      	cbz	r1, 7b30 <nrfx_qspi_cinstr_xfer+0x20>
        nrf_qspi_cinstrdata_set(NRF_QSPI, p_config->length, p_tx_buffer);
    7b2a:	7840      	ldrb	r0, [r0, #1]
    7b2c:	f7ff feda 	bl	78e4 <nrf_qspi_cinstrdata_set.constprop.0>
    p_reg->INTENCLR = mask;
    7b30:	2301      	movs	r3, #1
    7b32:	f8c6 3308 	str.w	r3, [r6, #776]	; 0x308
                         ((uint32_t)p_config->io2_level << QSPI_CINSTRCONF_LIO2_Pos) |
    7b36:	78ab      	ldrb	r3, [r5, #2]
                         ((uint32_t)p_config->length    << QSPI_CINSTRCONF_LENGTH_Pos) |
    7b38:	786a      	ldrb	r2, [r5, #1]
                         ((uint32_t)p_config->io2_level << QSPI_CINSTRCONF_LIO2_Pos) |
    7b3a:	031b      	lsls	r3, r3, #12
                         ((uint32_t)p_config->length    << QSPI_CINSTRCONF_LENGTH_Pos) |
    7b3c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    p_reg->CINSTRCONF = (((uint32_t)p_config->opcode    << QSPI_CINSTRCONF_OPCODE_Pos) |
    7b40:	782a      	ldrb	r2, [r5, #0]
                         ((uint32_t)p_config->length    << QSPI_CINSTRCONF_LENGTH_Pos) |
    7b42:	4313      	orrs	r3, r2
                         ((uint32_t)p_config->io3_level << QSPI_CINSTRCONF_LIO3_Pos) |
    7b44:	78ea      	ldrb	r2, [r5, #3]
                         ((uint32_t)p_config->io2_level << QSPI_CINSTRCONF_LIO2_Pos) |
    7b46:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                         ((uint32_t)p_config->wipwait   << QSPI_CINSTRCONF_WIPWAIT_Pos) |
    7b4a:	792a      	ldrb	r2, [r5, #4]
                         ((uint32_t)p_config->io3_level << QSPI_CINSTRCONF_LIO3_Pos) |
    7b4c:	ea43 3382 	orr.w	r3, r3, r2, lsl #14
                         ((uint32_t)p_config->wren      << QSPI_CINSTRCONF_WREN_Pos));
    7b50:	796a      	ldrb	r2, [r5, #5]
                         ((uint32_t)p_config->wipwait   << QSPI_CINSTRCONF_WIPWAIT_Pos) |
    7b52:	ea43 33c2 	orr.w	r3, r3, r2, lsl #15
    p_reg->CINSTRCONF = (((uint32_t)p_config->opcode    << QSPI_CINSTRCONF_OPCODE_Pos) |
    7b56:	f8c6 3634 	str.w	r3, [r6, #1588]	; 0x634
    if (qspi_ready_wait() == NRFX_ERROR_TIMEOUT)
    7b5a:	f7ff fe5f 	bl	781c <qspi_ready_wait>
    7b5e:	4b09      	ldr	r3, [pc, #36]	; (7b84 <nrfx_qspi_cinstr_xfer+0x74>)
    7b60:	4298      	cmp	r0, r3
    7b62:	d00a      	beq.n	7b7a <nrfx_qspi_cinstr_xfer+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7b64:	2300      	movs	r3, #0
    7b66:	f8c6 3100 	str.w	r3, [r6, #256]	; 0x100
    if (p_rx_buffer)
    7b6a:	b11c      	cbz	r4, 7b74 <nrfx_qspi_cinstr_xfer+0x64>
        nrf_qspi_cinstrdata_get(NRF_QSPI, p_config->length, p_rx_buffer);
    7b6c:	4621      	mov	r1, r4
    7b6e:	7868      	ldrb	r0, [r5, #1]
    7b70:	f7ff fe98 	bl	78a4 <nrf_qspi_cinstrdata_get.constprop.0>
    7b74:	4804      	ldr	r0, [pc, #16]	; (7b88 <nrfx_qspi_cinstr_xfer+0x78>)
    7b76:	e000      	b.n	7b7a <nrfx_qspi_cinstr_xfer+0x6a>
        return NRFX_ERROR_BUSY;
    7b78:	4804      	ldr	r0, [pc, #16]	; (7b8c <nrfx_qspi_cinstr_xfer+0x7c>)
}
    7b7a:	bd70      	pop	{r4, r5, r6, pc}
    7b7c:	200140fc 	.word	0x200140fc
    7b80:	5002b000 	.word	0x5002b000
    7b84:	0bad0007 	.word	0x0bad0007
    7b88:	0bad0000 	.word	0x0bad0000
    7b8c:	0bad000b 	.word	0x0bad000b

00007b90 <nrfx_qspi_mem_busy_check>:
{
    7b90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t status_value = 0;
    7b92:	2300      	movs	r3, #0
    nrf_qspi_cinstr_conf_t const config = {
    7b94:	f8cd 300a 	str.w	r3, [sp, #10]
    uint8_t status_value = 0;
    7b98:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_qspi_cinstr_conf_t const config = {
    7b9c:	2305      	movs	r3, #5
    7b9e:	f88d 3008 	strb.w	r3, [sp, #8]
    7ba2:	2302      	movs	r3, #2
    7ba4:	f88d 3009 	strb.w	r3, [sp, #9]
    7ba8:	2301      	movs	r3, #1
    ret_code = nrfx_qspi_cinstr_xfer(&config, &status_value, &status_value);
    7baa:	f10d 0207 	add.w	r2, sp, #7
    7bae:	4611      	mov	r1, r2
    7bb0:	a802      	add	r0, sp, #8
    nrf_qspi_cinstr_conf_t const config = {
    7bb2:	f88d 300b 	strb.w	r3, [sp, #11]
    ret_code = nrfx_qspi_cinstr_xfer(&config, &status_value, &status_value);
    7bb6:	f7ff ffab 	bl	7b10 <nrfx_qspi_cinstr_xfer>
    if (ret_code != NRFX_SUCCESS)
    7bba:	4b06      	ldr	r3, [pc, #24]	; (7bd4 <nrfx_qspi_mem_busy_check+0x44>)
    7bbc:	4298      	cmp	r0, r3
    7bbe:	d106      	bne.n	7bce <nrfx_qspi_mem_busy_check+0x3e>
    if ((status_value & QSPI_MEM_STATUSREG_WIP_Pos) != 0x00)
    7bc0:	f89d 3007 	ldrb.w	r3, [sp, #7]
        return NRFX_ERROR_BUSY;
    7bc4:	f013 0f01 	tst.w	r3, #1
    7bc8:	4b03      	ldr	r3, [pc, #12]	; (7bd8 <nrfx_qspi_mem_busy_check+0x48>)
    7bca:	bf18      	it	ne
    7bcc:	4618      	movne	r0, r3
}
    7bce:	b005      	add	sp, #20
    7bd0:	f85d fb04 	ldr.w	pc, [sp], #4
    7bd4:	0bad0000 	.word	0x0bad0000
    7bd8:	0bad000b 	.word	0x0bad000b

00007bdc <nrfx_qspi_uninit>:
{
    7bdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    NRFX_IRQ_DISABLE(QSPI_IRQn);
    7be0:	202b      	movs	r0, #43	; 0x2b
    7be2:	f7fb ff5f 	bl	3aa4 <arch_irq_disable>
    return (bool)((p_reg->CINSTRCONF & (QSPI_CINSTRCONF_LFEN_Msk | QSPI_CINSTRCONF_LFSTOP_Msk))
    7be6:	4b21      	ldr	r3, [pc, #132]	; (7c6c <nrfx_qspi_uninit+0x90>)
    if (!m_cb.skip_gpio_cfg)
    7be8:	4e21      	ldr	r6, [pc, #132]	; (7c70 <nrfx_qspi_uninit+0x94>)
    7bea:	f8d3 2634 	ldr.w	r2, [r3, #1588]	; 0x634
    7bee:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
    if (nrf_qspi_cinstr_long_transfer_is_ongoing(NRF_QSPI))
    7bf2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
    p_reg->CINSTRCONF = mask;
    7bf6:	bf04      	itt	eq
    7bf8:	4a1e      	ldreq	r2, [pc, #120]	; (7c74 <nrfx_qspi_uninit+0x98>)
    7bfa:	f8c3 2634 	streq.w	r2, [r3, #1588]	; 0x634
    p_reg->INTENCLR = mask;
    7bfe:	2201      	movs	r2, #1
    7c00:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7c04:	611a      	str	r2, [r3, #16]
    p_reg->ENABLE = (QSPI_ENABLE_ENABLE_Disabled << QSPI_ENABLE_ENABLE_Pos);
    7c06:	2200      	movs	r2, #0
    7c08:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7c0c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    if (!m_cb.skip_gpio_cfg)
    7c10:	f896 2031 	ldrb.w	r2, [r6, #49]	; 0x31
    7c14:	bb22      	cbnz	r2, 7c60 <nrfx_qspi_uninit+0x84>
    p_pins->sck_pin = (uint8_t)p_reg->PSEL.SCK;
    7c16:	f8d3 0524 	ldr.w	r0, [r3, #1316]	; 0x524
    p_pins->csn_pin = (uint8_t)p_reg->PSEL.CSN;
    7c1a:	f8d3 9528 	ldr.w	r9, [r3, #1320]	; 0x528
    nrf_gpio_cfg_default(pins.sck_pin);
    7c1e:	b2c0      	uxtb	r0, r0
    p_pins->io0_pin = (uint8_t)p_reg->PSEL.IO0;
    7c20:	f8d3 8530 	ldr.w	r8, [r3, #1328]	; 0x530
    p_pins->io1_pin = (uint8_t)p_reg->PSEL.IO1;
    7c24:	f8d3 7534 	ldr.w	r7, [r3, #1332]	; 0x534
    p_pins->io2_pin = (uint8_t)p_reg->PSEL.IO2;
    7c28:	f8d3 5538 	ldr.w	r5, [r3, #1336]	; 0x538
    p_pins->io3_pin = (uint8_t)p_reg->PSEL.IO3;
    7c2c:	f8d3 453c 	ldr.w	r4, [r3, #1340]	; 0x53c
    7c30:	f005 ff63 	bl	dafa <nrf_gpio_cfg_default>
    nrf_gpio_cfg_default(pins.csn_pin);
    7c34:	fa5f f089 	uxtb.w	r0, r9
    7c38:	f005 ff5f 	bl	dafa <nrf_gpio_cfg_default>
    nrf_gpio_cfg_default(pins.io0_pin);
    7c3c:	fa5f f088 	uxtb.w	r0, r8
    7c40:	f005 ff5b 	bl	dafa <nrf_gpio_cfg_default>
    nrf_gpio_cfg_default(pins.io1_pin);
    7c44:	b2f8      	uxtb	r0, r7
    7c46:	f005 ff58 	bl	dafa <nrf_gpio_cfg_default>
    if (pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED)
    7c4a:	b2e8      	uxtb	r0, r5
    7c4c:	28ff      	cmp	r0, #255	; 0xff
    7c4e:	b2e4      	uxtb	r4, r4
    7c50:	d001      	beq.n	7c56 <nrfx_qspi_uninit+0x7a>
        nrf_gpio_cfg_default(pins.io2_pin);
    7c52:	f005 ff52 	bl	dafa <nrf_gpio_cfg_default>
    if (pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED)
    7c56:	2cff      	cmp	r4, #255	; 0xff
    7c58:	d002      	beq.n	7c60 <nrfx_qspi_uninit+0x84>
        nrf_gpio_cfg_default(pins.io3_pin);
    7c5a:	4620      	mov	r0, r4
    7c5c:	f005 ff4d 	bl	dafa <nrf_gpio_cfg_default>
    m_cb.state = NRFX_QSPI_STATE_UNINITIALIZED;
    7c60:	2300      	movs	r3, #0
    7c62:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
}
    7c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7c6a:	bf00      	nop
    7c6c:	5002b000 	.word	0x5002b000
    7c70:	200140fc 	.word	0x200140fc
    7c74:	00030100 	.word	0x00030100

00007c78 <nrfx_qspi_erase>:
    if (!nrfx_is_word_aligned((void const *)start_address))
    7c78:	078b      	lsls	r3, r1, #30
{
    7c7a:	b510      	push	{r4, lr}
    if (!nrfx_is_word_aligned((void const *)start_address))
    7c7c:	d120      	bne.n	7cc0 <nrfx_qspi_erase+0x48>
    if (m_cb.handler && m_cb.state != NRFX_QSPI_STATE_IDLE)
    7c7e:	4a12      	ldr	r2, [pc, #72]	; (7cc8 <nrfx_qspi_erase+0x50>)
    7c80:	6814      	ldr	r4, [r2, #0]
    7c82:	b11c      	cbz	r4, 7c8c <nrfx_qspi_erase+0x14>
    7c84:	f892 3030 	ldrb.w	r3, [r2, #48]	; 0x30
    7c88:	2b01      	cmp	r3, #1
    7c8a:	d11b      	bne.n	7cc4 <nrfx_qspi_erase+0x4c>
    m_cb.state = NRFX_QSPI_STATE_ERASE;
    7c8c:	2304      	movs	r3, #4
    7c8e:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
    p_reg->ERASE.PTR = erase_addr;
    7c92:	4b0e      	ldr	r3, [pc, #56]	; (7ccc <nrfx_qspi_erase+0x54>)
    7c94:	f8c3 151c 	str.w	r1, [r3, #1308]	; 0x51c
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7c98:	2100      	movs	r1, #0
    p_reg->ERASE.LEN = len;
    7c9a:	f8c3 0520 	str.w	r0, [r3, #1312]	; 0x520
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7c9e:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7ca2:	2101      	movs	r1, #1
    7ca4:	60d9      	str	r1, [r3, #12]
    if (!m_cb.handler)
    7ca6:	b944      	cbnz	r4, 7cba <nrfx_qspi_erase+0x42>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7ca8:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
        while (!nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
    7cac:	2900      	cmp	r1, #0
    7cae:	d0fb      	beq.n	7ca8 <nrfx_qspi_erase+0x30>
        m_cb.state = NRFX_QSPI_STATE_IDLE;
    7cb0:	2301      	movs	r3, #1
    7cb2:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
    return NRFX_SUCCESS;
    7cb6:	4806      	ldr	r0, [pc, #24]	; (7cd0 <nrfx_qspi_erase+0x58>)
}
    7cb8:	bd10      	pop	{r4, pc}
    p_reg->INTENSET = mask;
    7cba:	f8c3 1304 	str.w	r1, [r3, #772]	; 0x304
    7cbe:	e7fa      	b.n	7cb6 <nrfx_qspi_erase+0x3e>
        return NRFX_ERROR_INVALID_ADDR;
    7cc0:	4804      	ldr	r0, [pc, #16]	; (7cd4 <nrfx_qspi_erase+0x5c>)
    7cc2:	e7f9      	b.n	7cb8 <nrfx_qspi_erase+0x40>
        return NRFX_ERROR_BUSY;
    7cc4:	4804      	ldr	r0, [pc, #16]	; (7cd8 <nrfx_qspi_erase+0x60>)
    7cc6:	e7f7      	b.n	7cb8 <nrfx_qspi_erase+0x40>
    7cc8:	200140fc 	.word	0x200140fc
    7ccc:	5002b000 	.word	0x5002b000
    7cd0:	0bad0000 	.word	0x0bad0000
    7cd4:	0bad000a 	.word	0x0bad000a
    7cd8:	0bad000b 	.word	0x0bad000b

00007cdc <nrfx_qspi_irq_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7cdc:	4b17      	ldr	r3, [pc, #92]	; (7d3c <nrfx_qspi_irq_handler+0x60>)
            break;
    }
}

void nrfx_qspi_irq_handler(void)
{
    7cde:	b510      	push	{r4, lr}
    7ce0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    // Catch Event ready interrupts
    if (nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
    7ce4:	b1e2      	cbz	r2, 7d20 <nrfx_qspi_irq_handler+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7ce6:	2200      	movs	r2, #0
    switch (m_cb.state)
    7ce8:	4c15      	ldr	r4, [pc, #84]	; (7d40 <nrfx_qspi_irq_handler+0x64>)
    7cea:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    7cee:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
    7cf2:	2a03      	cmp	r2, #3
    7cf4:	d015      	beq.n	7d22 <nrfx_qspi_irq_handler+0x46>
    7cf6:	2a04      	cmp	r2, #4
    7cf8:	d015      	beq.n	7d26 <nrfx_qspi_irq_handler+0x4a>
    7cfa:	2a02      	cmp	r2, #2
    7cfc:	d104      	bne.n	7d08 <nrfx_qspi_irq_handler+0x2c>
            p_event->type = NRFX_QSPI_EVENT_WRITE_DONE;
    7cfe:	2301      	movs	r3, #1
            p_event->type = NRFX_QSPI_EVENT_READ_DONE;
    7d00:	f884 3020 	strb.w	r3, [r4, #32]
            qspi_event_xfer_handle(&p_event->data.xfer);
    7d04:	f7ff fda0 	bl	7848 <qspi_event_xfer_handle.constprop.0>
    {
        nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);

        qspi_extended_event_process(&m_cb.evt_ext);
        if (!m_cb.p_buffer_primary)
    7d08:	68a3      	ldr	r3, [r4, #8]
    7d0a:	b913      	cbnz	r3, 7d12 <nrfx_qspi_irq_handler+0x36>
        {
            m_cb.state = NRFX_QSPI_STATE_IDLE;
    7d0c:	2301      	movs	r3, #1
    7d0e:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
        }

        m_cb.handler(NRFX_QSPI_EVENT_DONE, m_cb.p_context);
    7d12:	e9d4 3100 	ldrd	r3, r1, [r4]
    7d16:	2000      	movs	r0, #0
    7d18:	4798      	blx	r3
        m_cb.evt_ext.type = NRFX_QSPI_EVENT_NONE;
    7d1a:	2300      	movs	r3, #0
    7d1c:	f884 3020 	strb.w	r3, [r4, #32]
    }
}
    7d20:	bd10      	pop	{r4, pc}
            p_event->type = NRFX_QSPI_EVENT_READ_DONE;
    7d22:	2302      	movs	r3, #2
    7d24:	e7ec      	b.n	7d00 <nrfx_qspi_irq_handler+0x24>
            p_event->type = NRFX_QSPI_EVENT_ERASE_DONE;
    7d26:	2203      	movs	r2, #3
    7d28:	f884 2020 	strb.w	r2, [r4, #32]
    return p_reg->ERASE.PTR;
    7d2c:	f8d3 251c 	ldr.w	r2, [r3, #1308]	; 0x51c
    p_erase->addr = nrf_qspi_erase_ptr_get(NRF_QSPI);
    7d30:	6262      	str	r2, [r4, #36]	; 0x24
    return (nrf_qspi_erase_len_t)p_reg->ERASE.LEN;
    7d32:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    7d36:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
}
    7d3a:	e7e5      	b.n	7d08 <nrfx_qspi_irq_handler+0x2c>
    7d3c:	5002b000 	.word	0x5002b000
    7d40:	200140fc 	.word	0x200140fc

00007d44 <ep_state_access>:
 * @param ep Endpoint number.
 */
static inline usbd_ep_state_t* ep_state_access(nrfx_usbd_ep_t ep)
{
    NRFX_USBD_ASSERT_EP_VALID(ep);
    return ((NRF_USBD_EPIN_CHECK(ep) ? m_ep_state.ep_in : m_ep_state.ep_out) +
    7d44:	4b05      	ldr	r3, [pc, #20]	; (7d5c <ep_state_access+0x18>)
    7d46:	f010 0f80 	tst.w	r0, #128	; 0x80
    7d4a:	f1a3 0290 	sub.w	r2, r3, #144	; 0x90
    7d4e:	bf08      	it	eq
    7d50:	4613      	moveq	r3, r2
        NRF_USBD_EP_NR_GET(ep));
    7d52:	f000 000f 	and.w	r0, r0, #15
}
    7d56:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    7d5a:	4770      	bx	lr
    7d5c:	200142a0 	.word	0x200142a0

00007d60 <ev_usbreset_handler>:
 * @{
 */

static void ev_usbreset_handler(void)
{
    m_bus_suspend = false;
    7d60:	2300      	movs	r3, #0
{
    7d62:	b507      	push	{r0, r1, r2, lr}
    m_bus_suspend = false;
    7d64:	4a08      	ldr	r2, [pc, #32]	; (7d88 <ev_usbreset_handler+0x28>)
    m_last_setup_dir = NRFX_USBD_EPOUT0;

    const nrfx_usbd_evt_t evt = {
    7d66:	f8ad 3005 	strh.w	r3, [sp, #5]
    m_bus_suspend = false;
    7d6a:	7013      	strb	r3, [r2, #0]
    m_last_setup_dir = NRFX_USBD_EPOUT0;
    7d6c:	4a07      	ldr	r2, [pc, #28]	; (7d8c <ev_usbreset_handler+0x2c>)
    const nrfx_usbd_evt_t evt = {
    7d6e:	f88d 3007 	strb.w	r3, [sp, #7]
    m_last_setup_dir = NRFX_USBD_EPOUT0;
    7d72:	7013      	strb	r3, [r2, #0]
    const nrfx_usbd_evt_t evt = {
    7d74:	2301      	movs	r3, #1
    7d76:	f88d 3004 	strb.w	r3, [sp, #4]
            .type = NRFX_USBD_EVT_RESET
    };

    m_event_handler(&evt);
    7d7a:	4b05      	ldr	r3, [pc, #20]	; (7d90 <ev_usbreset_handler+0x30>)
    7d7c:	a801      	add	r0, sp, #4
    7d7e:	681b      	ldr	r3, [r3, #0]
    7d80:	4798      	blx	r3
}
    7d82:	b003      	add	sp, #12
    7d84:	f85d fb04 	ldr.w	pc, [sp], #4
    7d88:	20056397 	.word	0x20056397
    7d8c:	2005639a 	.word	0x2005639a
    7d90:	20014330 	.word	0x20014330

00007d94 <ev_usbevent_handler>:
    return p_reg->EVENTCAUSE;
    7d94:	4b21      	ldr	r3, [pc, #132]	; (7e1c <ev_usbevent_handler+0x88>)
    };
    m_event_handler(&evt);
}

static void ev_usbevent_handler(void)
{
    7d96:	b513      	push	{r0, r1, r4, lr}
    7d98:	f8d3 4400 	ldr.w	r4, [r3, #1024]	; 0x400
    p_reg->EVENTCAUSE = flags;
    7d9c:	f8c3 4400 	str.w	r4, [r3, #1024]	; 0x400
    if (event & NRF_USBD_EVENTCAUSE_ISOOUTCRC_MASK)
    {
        NRFX_LOG_DEBUG("USBD event: ISOOUTCRC");
        /* Currently no support */
    }
    if (event & NRF_USBD_EVENTCAUSE_SUSPEND_MASK)
    7da0:	05e1      	lsls	r1, r4, #23
    (void) p_reg->EVENTCAUSE;
    7da2:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    7da6:	d50e      	bpl.n	7dc6 <ev_usbevent_handler+0x32>
    {
        NRFX_LOG_DEBUG("USBD event: SUSPEND");
        m_bus_suspend = true;
    7da8:	2201      	movs	r2, #1
    7daa:	4b1d      	ldr	r3, [pc, #116]	; (7e20 <ev_usbevent_handler+0x8c>)
        const nrfx_usbd_evt_t evt = {
                .type = NRFX_USBD_EVT_SUSPEND
        };
        m_event_handler(&evt);
    7dac:	a801      	add	r0, sp, #4
        m_bus_suspend = true;
    7dae:	701a      	strb	r2, [r3, #0]
        const nrfx_usbd_evt_t evt = {
    7db0:	2300      	movs	r3, #0
    7db2:	f8ad 3005 	strh.w	r3, [sp, #5]
    7db6:	f88d 3007 	strb.w	r3, [sp, #7]
    7dba:	2302      	movs	r3, #2
    7dbc:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
    7dc0:	4b18      	ldr	r3, [pc, #96]	; (7e24 <ev_usbevent_handler+0x90>)
    7dc2:	681b      	ldr	r3, [r3, #0]
    7dc4:	4798      	blx	r3
    }
    if (event & NRF_USBD_EVENTCAUSE_RESUME_MASK)
    7dc6:	05a2      	lsls	r2, r4, #22
    7dc8:	d50d      	bpl.n	7de6 <ev_usbevent_handler+0x52>
    {
        NRFX_LOG_DEBUG("USBD event: RESUME");
        m_bus_suspend = false;
    7dca:	2300      	movs	r3, #0
    7dcc:	4a14      	ldr	r2, [pc, #80]	; (7e20 <ev_usbevent_handler+0x8c>)
        const nrfx_usbd_evt_t evt = {
    7dce:	f8ad 3005 	strh.w	r3, [sp, #5]
        m_bus_suspend = false;
    7dd2:	7013      	strb	r3, [r2, #0]
        const nrfx_usbd_evt_t evt = {
    7dd4:	f88d 3007 	strb.w	r3, [sp, #7]
    7dd8:	2303      	movs	r3, #3
    7dda:	f88d 3004 	strb.w	r3, [sp, #4]
                .type = NRFX_USBD_EVT_RESUME
        };
        m_event_handler(&evt);
    7dde:	4b11      	ldr	r3, [pc, #68]	; (7e24 <ev_usbevent_handler+0x90>)
    7de0:	a801      	add	r0, sp, #4
    7de2:	681b      	ldr	r3, [r3, #0]
    7de4:	4798      	blx	r3
    }
    if (event & NRF_USBD_EVENTCAUSE_WUREQ_MASK)
    7de6:	0563      	lsls	r3, r4, #21
    7de8:	d515      	bpl.n	7e16 <ev_usbevent_handler+0x82>
    {
        NRFX_LOG_DEBUG("USBD event: WUREQ (%s)", m_bus_suspend ? "In Suspend" : "Active");
        if (m_bus_suspend)
    7dea:	4a0d      	ldr	r2, [pc, #52]	; (7e20 <ev_usbevent_handler+0x8c>)
    7dec:	7813      	ldrb	r3, [r2, #0]
    7dee:	b193      	cbz	r3, 7e16 <ev_usbevent_handler+0x82>
        {
            NRFX_ASSERT(!nrf_usbd_lowpower_check(NRF_USBD));
            m_bus_suspend = false;
    7df0:	2300      	movs	r3, #0
    p_reg->DPDMVALUE = ((uint32_t)val) << USBD_DPDMVALUE_STATE_Pos;
    7df2:	2101      	movs	r1, #1
    7df4:	7013      	strb	r3, [r2, #0]
    7df6:	4a09      	ldr	r2, [pc, #36]	; (7e1c <ev_usbevent_handler+0x88>)
            nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_DRIVEDPDM);

            const nrfx_usbd_evt_t evt = {
                    .type = NRFX_USBD_EVT_WUREQ
            };
            m_event_handler(&evt);
    7df8:	a801      	add	r0, sp, #4
    7dfa:	f8c2 1508 	str.w	r1, [r2, #1288]	; 0x508
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    7dfe:	6591      	str	r1, [r2, #88]	; 0x58
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    7e00:	6d92      	ldr	r2, [r2, #88]	; 0x58
            const nrfx_usbd_evt_t evt = {
    7e02:	f8ad 3005 	strh.w	r3, [sp, #5]
    7e06:	f88d 3007 	strb.w	r3, [sp, #7]
    7e0a:	2304      	movs	r3, #4
    7e0c:	f88d 3004 	strb.w	r3, [sp, #4]
            m_event_handler(&evt);
    7e10:	4b04      	ldr	r3, [pc, #16]	; (7e24 <ev_usbevent_handler+0x90>)
    7e12:	681b      	ldr	r3, [r3, #0]
    7e14:	4798      	blx	r3
        }
    }
}
    7e16:	b002      	add	sp, #8
    7e18:	bd10      	pop	{r4, pc}
    7e1a:	bf00      	nop
    7e1c:	50036000 	.word	0x50036000
    7e20:	20056397 	.word	0x20056397
    7e24:	20014330 	.word	0x20014330

00007e28 <nrfx_usbd_feeder_flash>:
{
    7e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    size_t tx_size  = p_transfer->size;
    7e2a:	684d      	ldr	r5, [r1, #4]
{
    7e2c:	460c      	mov	r4, r1
    7e2e:	4295      	cmp	r5, r2
    7e30:	bf28      	it	cs
    7e32:	4615      	movcs	r5, r2
    7e34:	4606      	mov	r6, r0
    memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    7e36:	4f09      	ldr	r7, [pc, #36]	; (7e5c <nrfx_usbd_feeder_flash+0x34>)
    7e38:	462a      	mov	r2, r5
    7e3a:	4638      	mov	r0, r7
    7e3c:	6809      	ldr	r1, [r1, #0]
    7e3e:	f003 fcf0 	bl	b822 <memcpy>
    p_transfer->size -= tx_size;
    7e42:	6860      	ldr	r0, [r4, #4]
    p_transfer->p_data.addr += tx_size;
    7e44:	6822      	ldr	r2, [r4, #0]
    p_transfer->size -= tx_size;
    7e46:	1b40      	subs	r0, r0, r5
    p_next->size = tx_size;
    7e48:	e9c6 7500 	strd	r7, r5, [r6]
    p_transfer->p_data.addr += tx_size;
    7e4c:	442a      	add	r2, r5
    p_transfer->size -= tx_size;
    7e4e:	6060      	str	r0, [r4, #4]
}
    7e50:	3800      	subs	r0, #0
    7e52:	bf18      	it	ne
    7e54:	2001      	movne	r0, #1
    p_transfer->p_data.addr += tx_size;
    7e56:	6022      	str	r2, [r4, #0]
}
    7e58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7e5a:	bf00      	nop
    7e5c:	20014334 	.word	0x20014334

00007e60 <nrfx_usbd_feeder_flash_zlp>:
{
    7e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    size_t tx_size  = p_transfer->size;
    7e62:	684c      	ldr	r4, [r1, #4]
{
    7e64:	4606      	mov	r6, r0
    7e66:	4294      	cmp	r4, r2
    7e68:	bf28      	it	cs
    7e6a:	4614      	movcs	r4, r2
    7e6c:	460d      	mov	r5, r1
    if (tx_size != 0)
    7e6e:	b18c      	cbz	r4, 7e94 <nrfx_usbd_feeder_flash_zlp+0x34>
        memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    7e70:	4f09      	ldr	r7, [pc, #36]	; (7e98 <nrfx_usbd_feeder_flash_zlp+0x38>)
    7e72:	4622      	mov	r2, r4
    7e74:	4638      	mov	r0, r7
    7e76:	6809      	ldr	r1, [r1, #0]
    7e78:	f003 fcd3 	bl	b822 <memcpy>
        p_next->p_data.tx = p_buffer;
    7e7c:	6037      	str	r7, [r6, #0]
    p_transfer->size -= tx_size;
    7e7e:	686b      	ldr	r3, [r5, #4]
    p_next->size = tx_size;
    7e80:	6074      	str	r4, [r6, #4]
    p_transfer->size -= tx_size;
    7e82:	1b1b      	subs	r3, r3, r4
    7e84:	606b      	str	r3, [r5, #4]
    p_transfer->p_data.addr += tx_size;
    7e86:	682b      	ldr	r3, [r5, #0]
}
    7e88:	1e20      	subs	r0, r4, #0
    p_transfer->p_data.addr += tx_size;
    7e8a:	4423      	add	r3, r4
}
    7e8c:	bf18      	it	ne
    7e8e:	2001      	movne	r0, #1
    p_transfer->p_data.addr += tx_size;
    7e90:	602b      	str	r3, [r5, #0]
}
    7e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        p_next->p_data.tx = NULL;
    7e94:	6004      	str	r4, [r0, #0]
    7e96:	e7f2      	b.n	7e7e <nrfx_usbd_feeder_flash_zlp+0x1e>
    7e98:	20014334 	.word	0x20014334

00007e9c <ev_sof_handler>:
    nrfx_usbd_evt_t evt =  {
    7e9c:	2300      	movs	r3, #0
{
    7e9e:	b507      	push	{r0, r1, r2, lr}
    nrfx_usbd_evt_t evt =  {
    7ea0:	f88d 3004 	strb.w	r3, [sp, #4]
    return p_reg->FRAMECNTR;
    7ea4:	4b0b      	ldr	r3, [pc, #44]	; (7ed4 <ev_sof_handler+0x38>)
    m_event_handler(&evt);
    7ea6:	a801      	add	r0, sp, #4
    7ea8:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    size_t size_isoout = p_reg->SIZE.ISOOUT;
    7eac:	f8d3 34c0 	ldr.w	r3, [r3, #1216]	; 0x4c0
            .data = { .sof = { .framecnt = (uint16_t)nrf_usbd_framecntr_get(NRF_USBD) }}
    7eb0:	f8ad 2006 	strh.w	r2, [sp, #6]
        iso_ready_mask |= (1U << ep2bit(NRFX_USBD_EPOUT8));
    7eb4:	2b00      	cmp	r3, #0
    7eb6:	bf0c      	ite	eq
    7eb8:	f44f 7180 	moveq.w	r1, #256	; 0x100
    7ebc:	f04f 2101 	movne.w	r1, #16777472	; 0x1000100
    m_ep_ready |= iso_ready_mask;
    7ec0:	4a05      	ldr	r2, [pc, #20]	; (7ed8 <ev_sof_handler+0x3c>)
    7ec2:	6813      	ldr	r3, [r2, #0]
    7ec4:	430b      	orrs	r3, r1
    7ec6:	6013      	str	r3, [r2, #0]
    m_event_handler(&evt);
    7ec8:	4b04      	ldr	r3, [pc, #16]	; (7edc <ev_sof_handler+0x40>)
    7eca:	681b      	ldr	r3, [r3, #0]
    7ecc:	4798      	blx	r3
}
    7ece:	b003      	add	sp, #12
    7ed0:	f85d fb04 	ldr.w	pc, [sp], #4
    7ed4:	50036000 	.word	0x50036000
    7ed8:	2001420c 	.word	0x2001420c
    7edc:	20014330 	.word	0x20014330

00007ee0 <atomic_and.constprop.0.isra.0>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    7ee0:	4b04      	ldr	r3, [pc, #16]	; (7ef4 <atomic_and.constprop.0.isra.0+0x14>)
    7ee2:	e8d3 2fef 	ldaex	r2, [r3]
    7ee6:	4002      	ands	r2, r0
    7ee8:	e8c3 2fe1 	stlex	r1, r2, [r3]
    7eec:	2900      	cmp	r1, #0
    7eee:	d1f8      	bne.n	7ee2 <atomic_and.constprop.0.isra.0+0x2>
}
    7ef0:	4770      	bx	lr
    7ef2:	bf00      	nop
    7ef4:	2001419c 	.word	0x2001419c

00007ef8 <nrf_usbd_epin_dma_handler>:
    m_dma_pending = false;
    7ef8:	2200      	movs	r2, #0
{
    7efa:	b508      	push	{r3, lr}
    m_dma_pending = false;
    7efc:	4b0b      	ldr	r3, [pc, #44]	; (7f2c <nrf_usbd_epin_dma_handler+0x34>)
{
    7efe:	4601      	mov	r1, r0
    m_dma_pending = false;
    7f00:	701a      	strb	r2, [r3, #0]
    usbd_ep_state_t * p_state = ep_state_access(ep);
    7f02:	f7ff ff1f 	bl	7d44 <ep_state_access>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    7f06:	7b83      	ldrb	r3, [r0, #14]
    7f08:	2b03      	cmp	r3, #3
    7f0a:	d10a      	bne.n	7f22 <nrf_usbd_epin_dma_handler+0x2a>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    7f0c:	4608      	mov	r0, r1
    7f0e:	f005 fe3e 	bl	db8e <ep2bit>
    7f12:	2301      	movs	r3, #1
    7f14:	fa03 f000 	lsl.w	r0, r3, r0
    7f18:	43c0      	mvns	r0, r0
}
    7f1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    7f1e:	f7ff bfdf 	b.w	7ee0 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    7f22:	6803      	ldr	r3, [r0, #0]
    7f24:	2b00      	cmp	r3, #0
    7f26:	d0f1      	beq.n	7f0c <nrf_usbd_epin_dma_handler+0x14>
}
    7f28:	bd08      	pop	{r3, pc}
    7f2a:	bf00      	nop
    7f2c:	20056398 	.word	0x20056398

00007f30 <nrf_usbd_ep0in_dma_handler>:
    m_dma_pending = false;
    7f30:	2200      	movs	r2, #0
    7f32:	4b08      	ldr	r3, [pc, #32]	; (7f54 <nrf_usbd_ep0in_dma_handler+0x24>)
    7f34:	701a      	strb	r2, [r3, #0]
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    7f36:	4b08      	ldr	r3, [pc, #32]	; (7f58 <nrf_usbd_ep0in_dma_handler+0x28>)
    7f38:	f893 209e 	ldrb.w	r2, [r3, #158]	; 0x9e
    7f3c:	2a03      	cmp	r2, #3
    7f3e:	d103      	bne.n	7f48 <nrf_usbd_ep0in_dma_handler+0x18>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    7f40:	f06f 0001 	mvn.w	r0, #1
    7f44:	f7ff bfcc 	b.w	7ee0 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    7f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    7f4c:	2b00      	cmp	r3, #0
    7f4e:	d0f7      	beq.n	7f40 <nrf_usbd_ep0in_dma_handler+0x10>
}
    7f50:	4770      	bx	lr
    7f52:	bf00      	nop
    7f54:	20056398 	.word	0x20056398
    7f58:	20014210 	.word	0x20014210

00007f5c <usbd_ep_data_handler>:
    m_ep_ready |= (1U << bitpos);
    7f5c:	2201      	movs	r2, #1
{
    7f5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
    m_ep_ready |= (1U << bitpos);
    7f60:	fa02 f501 	lsl.w	r5, r2, r1
    7f64:	491c      	ldr	r1, [pc, #112]	; (7fd8 <usbd_ep_data_handler+0x7c>)
    if (NRF_USBD_EPIN_CHECK(ep))
    7f66:	f010 0f80 	tst.w	r0, #128	; 0x80
    m_ep_ready |= (1U << bitpos);
    7f6a:	680b      	ldr	r3, [r1, #0]
{
    7f6c:	4604      	mov	r4, r0
    m_ep_ready |= (1U << bitpos);
    7f6e:	ea43 0305 	orr.w	r3, r3, r5
    7f72:	4e1a      	ldr	r6, [pc, #104]	; (7fdc <usbd_ep_data_handler+0x80>)
    7f74:	600b      	str	r3, [r1, #0]
    if (NRF_USBD_EPIN_CHECK(ep))
    7f76:	d024      	beq.n	7fc2 <usbd_ep_data_handler+0x66>
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    7f78:	4b19      	ldr	r3, [pc, #100]	; (7fe0 <usbd_ep_data_handler+0x84>)
    return (NRF_USBD_EPIN_CHECK(ep) ? epin_endev : epout_endev)[NRF_USBD_EP_NR_GET(ep)];
    7f7a:	f000 020f 	and.w	r2, r0, #15
    7f7e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    7f82:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    7f86:	f503 3358 	add.w	r3, r3, #221184	; 0x36000
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    7f8a:	681a      	ldr	r2, [r3, #0]
    if (ret)
    7f8c:	b132      	cbz	r2, 7f9c <usbd_ep_data_handler+0x40>
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    7f8e:	2200      	movs	r2, #0
            if (ep != NRFX_USBD_EPIN0)
    7f90:	2880      	cmp	r0, #128	; 0x80
    7f92:	601a      	str	r2, [r3, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)event));
    7f94:	681b      	ldr	r3, [r3, #0]
    7f96:	d011      	beq.n	7fbc <usbd_ep_data_handler+0x60>
                nrf_usbd_epin_dma_handler(ep);
    7f98:	f7ff ffae 	bl	7ef8 <nrf_usbd_epin_dma_handler>
        if (0 == (m_ep_dma_waiting & (1U << bitpos)))
    7f9c:	6831      	ldr	r1, [r6, #0]
    7f9e:	4029      	ands	r1, r5
    7fa0:	d10a      	bne.n	7fb8 <usbd_ep_data_handler+0x5c>
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    7fa2:	2306      	movs	r3, #6
    7fa4:	f88d 4006 	strb.w	r4, [sp, #6]
    7fa8:	f88d 3004 	strb.w	r3, [sp, #4]
    7fac:	f88d 1007 	strb.w	r1, [sp, #7]
            m_event_handler(&evt);
    7fb0:	4b0c      	ldr	r3, [pc, #48]	; (7fe4 <usbd_ep_data_handler+0x88>)
    7fb2:	a801      	add	r0, sp, #4
    7fb4:	681b      	ldr	r3, [r3, #0]
    7fb6:	4798      	blx	r3
}
    7fb8:	b002      	add	sp, #8
    7fba:	bd70      	pop	{r4, r5, r6, pc}
                nrf_usbd_ep0in_dma_handler();
    7fbc:	f7ff ffb8 	bl	7f30 <nrf_usbd_ep0in_dma_handler>
    7fc0:	e7ec      	b.n	7f9c <usbd_ep_data_handler+0x40>
        if (0 == (m_ep_dma_waiting & (1U << bitpos)))
    7fc2:	6833      	ldr	r3, [r6, #0]
    7fc4:	421d      	tst	r5, r3
    7fc6:	d1f7      	bne.n	7fb8 <usbd_ep_data_handler+0x5c>
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_WAITING);
    7fc8:	2306      	movs	r3, #6
    7fca:	f88d 0006 	strb.w	r0, [sp, #6]
    7fce:	f88d 3004 	strb.w	r3, [sp, #4]
    7fd2:	f88d 2007 	strb.w	r2, [sp, #7]
    7fd6:	e7eb      	b.n	7fb0 <usbd_ep_data_handler+0x54>
    7fd8:	2001420c 	.word	0x2001420c
    7fdc:	2001419c 	.word	0x2001419c
    7fe0:	0000eb8e 	.word	0x0000eb8e
    7fe4:	20014330 	.word	0x20014330

00007fe8 <ev_setup_data_handler>:
{
    7fe8:	b508      	push	{r3, lr}
    usbd_ep_data_handler(m_last_setup_dir, ep2bit(m_last_setup_dir));
    7fea:	4b05      	ldr	r3, [pc, #20]	; (8000 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE>)
    7fec:	781a      	ldrb	r2, [r3, #0]
    7fee:	4610      	mov	r0, r2
    7ff0:	f005 fdcd 	bl	db8e <ep2bit>
}
    7ff4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    usbd_ep_data_handler(m_last_setup_dir, ep2bit(m_last_setup_dir));
    7ff8:	4601      	mov	r1, r0
    7ffa:	4610      	mov	r0, r2
    7ffc:	f7ff bfae 	b.w	7f5c <usbd_ep_data_handler>
    8000:	2005639a 	.word	0x2005639a

00008004 <ev_dma_epout8_handler>:
static void ev_dma_epout8_handler(void) { nrf_usbd_epoutiso_dma_handler(NRFX_USBD_EPOUT8); }
    8004:	b507      	push	{r0, r1, r2, lr}
    m_dma_pending = false;
    8006:	2200      	movs	r2, #0
    8008:	4b0d      	ldr	r3, [pc, #52]	; (8040 <ev_dma_epout8_handler+0x3c>)
    800a:	701a      	strb	r2, [r3, #0]
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    800c:	4b0d      	ldr	r3, [pc, #52]	; (8044 <ev_dma_epout8_handler+0x40>)
    800e:	f893 208e 	ldrb.w	r2, [r3, #142]	; 0x8e
    8012:	2a03      	cmp	r2, #3
    8014:	d010      	beq.n	8038 <ev_dma_epout8_handler+0x34>
    else if (p_state->handler.consumer == NULL)
    8016:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    801a:	b96b      	cbnz	r3, 8038 <ev_dma_epout8_handler+0x34>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    801c:	f06f 7080 	mvn.w	r0, #16777216	; 0x1000000
    8020:	f7ff ff5e 	bl	7ee0 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    8024:	2306      	movs	r3, #6
    8026:	f88d 3004 	strb.w	r3, [sp, #4]
    802a:	2308      	movs	r3, #8
    802c:	f8ad 3006 	strh.w	r3, [sp, #6]
        m_event_handler(&evt);
    8030:	4b05      	ldr	r3, [pc, #20]	; (8048 <ev_dma_epout8_handler+0x44>)
    8032:	a801      	add	r0, sp, #4
    8034:	681b      	ldr	r3, [r3, #0]
    8036:	4798      	blx	r3
static void ev_dma_epout8_handler(void) { nrf_usbd_epoutiso_dma_handler(NRFX_USBD_EPOUT8); }
    8038:	b003      	add	sp, #12
    803a:	f85d fb04 	ldr.w	pc, [sp], #4
    803e:	bf00      	nop
    8040:	20056398 	.word	0x20056398
    8044:	20014210 	.word	0x20014210
    8048:	20014330 	.word	0x20014330

0000804c <ev_dma_epin8_handler>:
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    804c:	b507      	push	{r0, r1, r2, lr}
    m_dma_pending = false;
    804e:	2200      	movs	r2, #0
    8050:	4b10      	ldr	r3, [pc, #64]	; (8094 <ev_dma_epin8_handler+0x48>)
    8052:	701a      	strb	r2, [r3, #0]
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    8054:	4b10      	ldr	r3, [pc, #64]	; (8098 <ev_dma_epin8_handler+0x4c>)
    8056:	f893 211e 	ldrb.w	r2, [r3, #286]	; 0x11e
    805a:	2a03      	cmp	r2, #3
    805c:	d106      	bne.n	806c <ev_dma_epin8_handler+0x20>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    805e:	f46f 7080 	mvn.w	r0, #256	; 0x100
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    8062:	b003      	add	sp, #12
    8064:	f85d eb04 	ldr.w	lr, [sp], #4
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    8068:	f7ff bf3a 	b.w	7ee0 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    806c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
    8070:	b96b      	cbnz	r3, 808e <ev_dma_epin8_handler+0x42>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    8072:	f46f 7080 	mvn.w	r0, #256	; 0x100
    8076:	f7ff ff33 	bl	7ee0 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    807a:	2306      	movs	r3, #6
    807c:	f88d 3004 	strb.w	r3, [sp, #4]
    8080:	2388      	movs	r3, #136	; 0x88
    8082:	f8ad 3006 	strh.w	r3, [sp, #6]
        m_event_handler(&evt);
    8086:	4b05      	ldr	r3, [pc, #20]	; (809c <ev_dma_epin8_handler+0x50>)
    8088:	a801      	add	r0, sp, #4
    808a:	681b      	ldr	r3, [r3, #0]
    808c:	4798      	blx	r3
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    808e:	b003      	add	sp, #12
    8090:	f85d fb04 	ldr.w	pc, [sp], #4
    8094:	20056398 	.word	0x20056398
    8098:	20014210 	.word	0x20014210
    809c:	20014330 	.word	0x20014330

000080a0 <nrfx_usbd_uninit>:

void nrfx_usbd_uninit(void)
{
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_INITIALIZED);

    m_event_handler = NULL;
    80a0:	2300      	movs	r3, #0
    80a2:	4a02      	ldr	r2, [pc, #8]	; (80ac <nrfx_usbd_uninit+0xc>)
    80a4:	6013      	str	r3, [r2, #0]
    m_drv_state = NRFX_DRV_STATE_UNINITIALIZED;
    80a6:	4a02      	ldr	r2, [pc, #8]	; (80b0 <nrfx_usbd_uninit+0x10>)
    80a8:	7013      	strb	r3, [r2, #0]
    return;
}
    80aa:	4770      	bx	lr
    80ac:	20014330 	.word	0x20014330
    80b0:	20056399 	.word	0x20056399

000080b4 <nrfx_usbd_enable>:
    p_reg->EVENTCAUSE = flags;
    80b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
    80b8:	4b13      	ldr	r3, [pc, #76]	; (8108 <nrfx_usbd_enable+0x54>)
    80ba:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    (void) p_reg->EVENTCAUSE;
    80be:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Enabled << USBD_ENABLE_ENABLE_Pos;
    80c2:	2201      	movs	r2, #1
    80c4:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    (void) p_reg->ENABLE;
    80c8:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
    return p_reg->EVENTCAUSE;
    80cc:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    while (0 == (eventcause & nrf_usbd_eventcause_get(NRF_USBD)))
    80d0:	0512      	lsls	r2, r2, #20
    80d2:	d5fb      	bpl.n	80cc <nrfx_usbd_enable+0x18>
    p_reg->EVENTCAUSE = flags;
    80d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
    80d8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    (void) p_reg->EVENTCAUSE;
    80dc:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    p_reg->ISOSPLIT = split << USBD_ISOSPLIT_SPLIT_Pos;
    80e0:	2280      	movs	r2, #128	; 0x80
    80e2:	f8c3 251c 	str.w	r2, [r3, #1308]	; 0x51c
    p_reg->ISOINCONFIG = ((uint32_t)config) << USBD_ISOINCONFIG_RESPONSE_Pos;
    80e6:	2200      	movs	r2, #0
    else
    {
        nrfx_usbd_isoinconfig_set(NRF_USBD_ISOINCONFIG_NORESP);
    }

    m_ep_ready = (((1U << NRF_USBD_EPIN_CNT) - 1U) << NRFX_USBD_EPIN_BITPOS_0);
    80e8:	f240 11ff 	movw	r1, #511	; 0x1ff
    80ec:	f8c3 2530 	str.w	r2, [r3, #1328]	; 0x530
    80f0:	4b06      	ldr	r3, [pc, #24]	; (810c <nrfx_usbd_enable+0x58>)
    80f2:	6019      	str	r1, [r3, #0]
    m_ep_dma_waiting = 0;
    80f4:	4b06      	ldr	r3, [pc, #24]	; (8110 <nrfx_usbd_enable+0x5c>)
    80f6:	601a      	str	r2, [r3, #0]
    m_dma_pending = false;
    80f8:	4b06      	ldr	r3, [pc, #24]	; (8114 <nrfx_usbd_enable+0x60>)
    80fa:	701a      	strb	r2, [r3, #0]
    usbd_dma_pending_clear();
    m_last_setup_dir = NRFX_USBD_EPOUT0;
    80fc:	4b06      	ldr	r3, [pc, #24]	; (8118 <nrfx_usbd_enable+0x64>)
    80fe:	701a      	strb	r2, [r3, #0]

    m_drv_state = NRFX_DRV_STATE_POWERED_ON;
    8100:	2202      	movs	r2, #2
    8102:	4b06      	ldr	r3, [pc, #24]	; (811c <nrfx_usbd_enable+0x68>)
    8104:	701a      	strb	r2, [r3, #0]
    if (nrfx_usbd_errata_187())
#endif
    {
        usbd_errata_187_211_end();
    }
}
    8106:	4770      	bx	lr
    8108:	50036000 	.word	0x50036000
    810c:	2001420c 	.word	0x2001420c
    8110:	2001419c 	.word	0x2001419c
    8114:	20056398 	.word	0x20056398
    8118:	2005639a 	.word	0x2005639a
    811c:	20056399 	.word	0x20056399

00008120 <nrfx_usbd_start>:
}

void nrfx_usbd_start(bool enable_sof)
{
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_POWERED_ON);
    m_bus_suspend = false;
    8120:	2200      	movs	r2, #0
    8122:	4b0a      	ldr	r3, [pc, #40]	; (814c <nrfx_usbd_start+0x2c>)
{
    8124:	b510      	push	{r4, lr}
    m_bus_suspend = false;
    8126:	701a      	strb	r2, [r3, #0]
       NRF_USBD_INT_EP0SETUP_MASK     |
       NRF_USBD_INT_DATAEP_MASK;

   if (enable_sof)
   {
       ints_to_enable |= NRF_USBD_INT_SOF_MASK;
    8128:	4a09      	ldr	r2, [pc, #36]	; (8150 <nrfx_usbd_start+0x30>)
    812a:	4b0a      	ldr	r3, [pc, #40]	; (8154 <nrfx_usbd_start+0x34>)
    p_reg->INTENSET = mask;
    812c:	4c0a      	ldr	r4, [pc, #40]	; (8158 <nrfx_usbd_start+0x38>)
    812e:	2800      	cmp	r0, #0
    8130:	bf18      	it	ne
    8132:	4613      	movne	r3, r2
   /* Enable all required interrupts */
   nrf_usbd_int_enable(NRF_USBD, ints_to_enable);

   /* Enable interrupt globally */
   NRFX_IRQ_PRIORITY_SET(USBD_IRQn, NRFX_USBD_DEFAULT_CONFIG_IRQ_PRIORITY);
   NRFX_IRQ_ENABLE(USBD_IRQn);
    8134:	2036      	movs	r0, #54	; 0x36
    8136:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    813a:	f7fb fca3 	bl	3a84 <arch_irq_enable>
    p_reg->USBPULLUP = USBD_USBPULLUP_CONNECT_Enabled << USBD_USBPULLUP_CONNECT_Pos;
    813e:	2301      	movs	r3, #1
    8140:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
    (void) p_reg->USBPULLUP;
    8144:	f8d4 3504 	ldr.w	r3, [r4, #1284]	; 0x504

   /* Enable pullups */
   nrf_usbd_pullup_enable(NRF_USBD);
}
    8148:	bd10      	pop	{r4, pc}
    814a:	bf00      	nop
    814c:	20056397 	.word	0x20056397
    8150:	01e01407 	.word	0x01e01407
    8154:	01c01407 	.word	0x01c01407
    8158:	50036000 	.word	0x50036000

0000815c <nrfx_usbd_is_initialized>:
    }
}

bool nrfx_usbd_is_initialized(void)
{
    return (m_drv_state >= NRFX_DRV_STATE_INITIALIZED);
    815c:	4b02      	ldr	r3, [pc, #8]	; (8168 <nrfx_usbd_is_initialized+0xc>)
    815e:	7818      	ldrb	r0, [r3, #0]
}
    8160:	3800      	subs	r0, #0
    8162:	bf18      	it	ne
    8164:	2001      	movne	r0, #1
    8166:	4770      	bx	lr
    8168:	20056399 	.word	0x20056399

0000816c <nrfx_usbd_is_enabled>:

bool nrfx_usbd_is_enabled(void)
{
    return (m_drv_state >= NRFX_DRV_STATE_POWERED_ON);
    816c:	4b03      	ldr	r3, [pc, #12]	; (817c <nrfx_usbd_is_enabled+0x10>)
    816e:	7818      	ldrb	r0, [r3, #0]
}
    8170:	2801      	cmp	r0, #1
    8172:	bf94      	ite	ls
    8174:	2000      	movls	r0, #0
    8176:	2001      	movhi	r0, #1
    8178:	4770      	bx	lr
    817a:	bf00      	nop
    817c:	20056399 	.word	0x20056399

00008180 <nrfx_usbd_init>:
{
    8180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (m_drv_state != NRFX_DRV_STATE_UNINITIALIZED)
    8184:	4b1d      	ldr	r3, [pc, #116]	; (81fc <nrfx_usbd_init+0x7c>)
    8186:	781c      	ldrb	r4, [r3, #0]
    8188:	2c00      	cmp	r4, #0
    818a:	d135      	bne.n	81f8 <nrfx_usbd_init+0x78>
    m_event_handler = event_handler;
    818c:	4a1c      	ldr	r2, [pc, #112]	; (8200 <nrfx_usbd_init+0x80>)
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
    818e:	4625      	mov	r5, r4
    m_event_handler = event_handler;
    8190:	6010      	str	r0, [r2, #0]
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
    8192:	2201      	movs	r2, #1
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    8194:	f240 18ff 	movw	r8, #511	; 0x1ff
        p_state->status = NRFX_USBD_EP_OK;
    8198:	4627      	mov	r7, r4
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
    819a:	701a      	strb	r2, [r3, #0]
        nrfx_usbd_ep_t ep = NRFX_USBD_EPIN(n);
    819c:	f065 067f 	orn	r6, r5, #127	; 0x7f
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    81a0:	f015 0f08 	tst.w	r5, #8
        nrfx_usbd_ep_t ep = NRFX_USBD_EPIN(n);
    81a4:	b2f6      	uxtb	r6, r6
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    81a6:	bf14      	ite	ne
    81a8:	4641      	movne	r1, r8
    81aa:	2140      	moveq	r1, #64	; 0x40
    81ac:	4630      	mov	r0, r6
    81ae:	f005 fd0f 	bl	dbd0 <nrfx_usbd_ep_max_packet_size_set>
        usbd_ep_state_t * p_state = ep_state_access(ep);
    81b2:	4630      	mov	r0, r6
    81b4:	f7ff fdc6 	bl	7d44 <ep_state_access>
    for (n = 0; n < NRF_USBD_EPIN_CNT; ++n)
    81b8:	3501      	adds	r5, #1
    81ba:	2d09      	cmp	r5, #9
        p_state->status = NRFX_USBD_EP_OK;
    81bc:	7387      	strb	r7, [r0, #14]
        p_state->handler.feeder = NULL;
    81be:	6007      	str	r7, [r0, #0]
        p_state->transfer_cnt = 0;
    81c0:	6087      	str	r7, [r0, #8]
    for (n = 0; n < NRF_USBD_EPIN_CNT; ++n)
    81c2:	d1eb      	bne.n	819c <nrfx_usbd_init+0x1c>
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    81c4:	2140      	movs	r1, #64	; 0x40
        p_state->status = NRFX_USBD_EP_OK;
    81c6:	2500      	movs	r5, #0
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    81c8:	f240 16ff 	movw	r6, #511	; 0x1ff
    81cc:	4620      	mov	r0, r4
    81ce:	f005 fcff 	bl	dbd0 <nrfx_usbd_ep_max_packet_size_set>
        usbd_ep_state_t * p_state = ep_state_access(ep);
    81d2:	4620      	mov	r0, r4
    81d4:	f7ff fdb6 	bl	7d44 <ep_state_access>
    for (n = 0; n < NRF_USBD_EPOUT_CNT; ++n)
    81d8:	3401      	adds	r4, #1
    81da:	b2e4      	uxtb	r4, r4
    81dc:	2c09      	cmp	r4, #9
        p_state->status = NRFX_USBD_EP_OK;
    81de:	7385      	strb	r5, [r0, #14]
        p_state->handler.consumer = NULL;
    81e0:	6005      	str	r5, [r0, #0]
        p_state->transfer_cnt = 0;
    81e2:	6085      	str	r5, [r0, #8]
    for (n = 0; n < NRF_USBD_EPOUT_CNT; ++n)
    81e4:	d102      	bne.n	81ec <nrfx_usbd_init+0x6c>
    return NRFX_SUCCESS;
    81e6:	4807      	ldr	r0, [pc, #28]	; (8204 <nrfx_usbd_init+0x84>)
}
    81e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    81ec:	f014 0f08 	tst.w	r4, #8
    81f0:	bf14      	ite	ne
    81f2:	4631      	movne	r1, r6
    81f4:	2140      	moveq	r1, #64	; 0x40
    81f6:	e7e9      	b.n	81cc <nrfx_usbd_init+0x4c>
        return NRFX_ERROR_INVALID_STATE;
    81f8:	4803      	ldr	r0, [pc, #12]	; (8208 <nrfx_usbd_init+0x88>)
    81fa:	e7f5      	b.n	81e8 <nrfx_usbd_init+0x68>
    81fc:	20056399 	.word	0x20056399
    8200:	20014330 	.word	0x20014330
    8204:	0bad0000 	.word	0x0bad0000
    8208:	0bad0005 	.word	0x0bad0005

0000820c <nrfx_usbd_ep_transfer>:
}

nrfx_err_t nrfx_usbd_ep_transfer(
    nrfx_usbd_ep_t               ep,
    nrfx_usbd_transfer_t const * p_transfer)
{
    820c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8210:	4605      	mov	r5, r0
	__asm__ volatile(
    8212:	f04f 0320 	mov.w	r3, #32
    8216:	f3ef 8811 	mrs	r8, BASEPRI
    821a:	f383 8812 	msr	BASEPRI_MAX, r3
    821e:	f3bf 8f6f 	isb	sy
    const uint8_t ep_bitpos = ep2bit(ep);
    NRFX_ASSERT(NULL != p_transfer);

    NRFX_CRITICAL_SECTION_ENTER();
    /* Setup data transaction can go only in one direction at a time */
    if ((NRF_USBD_EP_NR_GET(ep) == 0) && (ep != m_last_setup_dir))
    8222:	f010 040f 	ands.w	r4, r0, #15
    8226:	d103      	bne.n	8230 <nrfx_usbd_ep_transfer+0x24>
    8228:	4b27      	ldr	r3, [pc, #156]	; (82c8 <nrfx_usbd_ep_transfer+0xbc>)
    822a:	781b      	ldrb	r3, [r3, #0]
    822c:	4283      	cmp	r3, r0
    822e:	d147      	bne.n	82c0 <nrfx_usbd_ep_transfer+0xb4>
            (NRFX_USBD_ISO_DEBUG || (!NRF_USBD_EPISO_CHECK(ep))))
        {
            NRFX_LOG_DEBUG("Transfer failed: Invalid EPr\n");
        }
    }
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    8230:	4b26      	ldr	r3, [pc, #152]	; (82cc <nrfx_usbd_ep_transfer+0xc0>)
    const uint8_t ep_bitpos = ep2bit(ep);
    8232:	4628      	mov	r0, r5
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    8234:	681a      	ldr	r2, [r3, #0]
    8236:	f04f 0901 	mov.w	r9, #1
    823a:	43d2      	mvns	r2, r2
    const uint8_t ep_bitpos = ep2bit(ep);
    823c:	f005 fca7 	bl	db8e <ep2bit>
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    8240:	4f23      	ldr	r7, [pc, #140]	; (82d0 <nrfx_usbd_ep_transfer+0xc4>)
    8242:	b292      	uxth	r2, r2
    8244:	683e      	ldr	r6, [r7, #0]
    8246:	fa09 f900 	lsl.w	r9, r9, r0
    824a:	4332      	orrs	r2, r6
    824c:	ea12 0f09 	tst.w	r2, r9
    8250:	d138      	bne.n	82c4 <nrfx_usbd_ep_transfer+0xb8>
            NRFX_LOG_DEBUG("Transfer failed: EP is busy");
        }
    }
    else
    {
        usbd_ep_state_t * p_state =  ep_state_access(ep);
    8252:	4628      	mov	r0, r5
    8254:	f7ff fd76 	bl	7d44 <ep_state_access>
        /* Prepare transfer context and handler description */
        nrfx_usbd_transfer_t * p_context;
        if (NRF_USBD_EPIN_CHECK(ep))
        {
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    8258:	220c      	movs	r2, #12
    825a:	4354      	muls	r4, r2
        if (NRF_USBD_EPIN_CHECK(ep))
    825c:	062a      	lsls	r2, r5, #24
        usbd_ep_state_t * p_state =  ep_state_access(ep);
    825e:	4603      	mov	r3, r0
        if (NRF_USBD_EPIN_CHECK(ep))
    8260:	d52a      	bpl.n	82b8 <nrfx_usbd_ep_transfer+0xac>
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    8262:	4a1c      	ldr	r2, [pc, #112]	; (82d4 <nrfx_usbd_ep_transfer+0xc8>)
    8264:	6808      	ldr	r0, [r1, #0]
    8266:	4414      	add	r4, r2
    8268:	f000 4060 	and.w	r0, r0, #3758096384	; 0xe0000000
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
            {
                /* RAM */
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    826c:	688a      	ldr	r2, [r1, #8]
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
    826e:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    8272:	f002 0201 	and.w	r2, r2, #1
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
    8276:	d11a      	bne.n	82ae <nrfx_usbd_ep_transfer+0xa2>
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    8278:	b9ba      	cbnz	r2, 82aa <nrfx_usbd_ep_transfer+0x9e>
                {
                    p_state->handler.feeder = nrfx_usbd_feeder_ram;
    827a:	4a17      	ldr	r2, [pc, #92]	; (82d8 <nrfx_usbd_ep_transfer+0xcc>)
        }
        else
        {
            p_context = m_ep_consumer_state + NRF_USBD_EP_NR_GET(ep);
            NRFX_ASSERT((p_transfer->p_data.rx == NULL) || (nrfx_is_in_ram(p_transfer->p_data.rx)));
            p_state->handler.consumer = nrfx_usbd_consumer;
    827c:	601a      	str	r2, [r3, #0]
        }
        *p_context = *p_transfer;
    827e:	c907      	ldmia	r1, {r0, r1, r2}
    8280:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        p_state->p_context = p_context;

        p_state->transfer_cnt = 0;
    8284:	2200      	movs	r2, #0
    8286:	609a      	str	r2, [r3, #8]
        p_state->status    =  NRFX_USBD_EP_OK;
    8288:	739a      	strb	r2, [r3, #14]
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    828a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
        p_state->p_context = p_context;
    828e:	605c      	str	r4, [r3, #4]
    8290:	4b12      	ldr	r3, [pc, #72]	; (82dc <nrfx_usbd_ep_transfer+0xd0>)
        m_ep_dma_waiting   |= 1U << ep_bitpos;
    8292:	ea46 0609 	orr.w	r6, r6, r9
        ret = NRFX_SUCCESS;
    8296:	4812      	ldr	r0, [pc, #72]	; (82e0 <nrfx_usbd_ep_transfer+0xd4>)
        m_ep_dma_waiting   |= 1U << ep_bitpos;
    8298:	603e      	str	r6, [r7, #0]
    829a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	__asm__ volatile(
    829e:	f388 8811 	msr	BASEPRI, r8
    82a2:	f3bf 8f6f 	isb	sy
        usbd_int_rise();
    }
    NRFX_CRITICAL_SECTION_EXIT();
    return ret;
}
    82a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                    p_state->handler.feeder = nrfx_usbd_feeder_ram_zlp;
    82aa:	4a0e      	ldr	r2, [pc, #56]	; (82e4 <nrfx_usbd_ep_transfer+0xd8>)
    82ac:	e7e6      	b.n	827c <nrfx_usbd_ep_transfer+0x70>
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    82ae:	b90a      	cbnz	r2, 82b4 <nrfx_usbd_ep_transfer+0xa8>
                    p_state->handler.feeder = nrfx_usbd_feeder_flash;
    82b0:	4a0d      	ldr	r2, [pc, #52]	; (82e8 <nrfx_usbd_ep_transfer+0xdc>)
    82b2:	e7e3      	b.n	827c <nrfx_usbd_ep_transfer+0x70>
                    p_state->handler.feeder = nrfx_usbd_feeder_flash_zlp;
    82b4:	4a0d      	ldr	r2, [pc, #52]	; (82ec <nrfx_usbd_ep_transfer+0xe0>)
    82b6:	e7e1      	b.n	827c <nrfx_usbd_ep_transfer+0x70>
            p_context = m_ep_consumer_state + NRF_USBD_EP_NR_GET(ep);
    82b8:	4a0d      	ldr	r2, [pc, #52]	; (82f0 <nrfx_usbd_ep_transfer+0xe4>)
    82ba:	4414      	add	r4, r2
            p_state->handler.consumer = nrfx_usbd_consumer;
    82bc:	4a0d      	ldr	r2, [pc, #52]	; (82f4 <nrfx_usbd_ep_transfer+0xe8>)
    82be:	e7dd      	b.n	827c <nrfx_usbd_ep_transfer+0x70>
        ret = NRFX_ERROR_INVALID_ADDR;
    82c0:	480d      	ldr	r0, [pc, #52]	; (82f8 <nrfx_usbd_ep_transfer+0xec>)
    82c2:	e7ec      	b.n	829e <nrfx_usbd_ep_transfer+0x92>
        ret = NRFX_ERROR_BUSY;
    82c4:	480d      	ldr	r0, [pc, #52]	; (82fc <nrfx_usbd_ep_transfer+0xf0>)
    82c6:	e7ea      	b.n	829e <nrfx_usbd_ep_transfer+0x92>
    82c8:	2005639a 	.word	0x2005639a
    82cc:	2001420c 	.word	0x2001420c
    82d0:	2001419c 	.word	0x2001419c
    82d4:	200141a0 	.word	0x200141a0
    82d8:	0000db43 	.word	0x0000db43
    82dc:	e000e100 	.word	0xe000e100
    82e0:	0bad0000 	.word	0x0bad0000
    82e4:	0000db65 	.word	0x0000db65
    82e8:	00007e29 	.word	0x00007e29
    82ec:	00007e61 	.word	0x00007e61
    82f0:	20014130 	.word	0x20014130
    82f4:	0000db15 	.word	0x0000db15
    82f8:	0bad000a 	.word	0x0bad000a
    82fc:	0bad000b 	.word	0x0bad000b

00008300 <nrfx_usbd_epout_size_get>:
    if (NRF_USBD_EPISO_CHECK(ep))
    8300:	f010 0f08 	tst.w	r0, #8
    8304:	4b07      	ldr	r3, [pc, #28]	; (8324 <nrfx_usbd_epout_size_get+0x24>)
    8306:	d006      	beq.n	8316 <nrfx_usbd_epout_size_get+0x16>
        size_t size_isoout = p_reg->SIZE.ISOOUT;
    8308:	f8d3 04c0 	ldr.w	r0, [r3, #1216]	; 0x4c0
            size_isoout = 0;
    830c:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    8310:	bf18      	it	ne
    8312:	2000      	movne	r0, #0
    8314:	4770      	bx	lr
    return p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)];
    8316:	f000 000f 	and.w	r0, r0, #15
    831a:	f500 7094 	add.w	r0, r0, #296	; 0x128
    831e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}

size_t nrfx_usbd_epout_size_get(nrfx_usbd_ep_t ep)
{
    return nrf_usbd_epout_size_get(NRF_USBD, ep_to_hal(ep));
}
    8322:	4770      	bx	lr
    8324:	50036000 	.word	0x50036000

00008328 <usbd_dmareq_process>:
{
    8328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (!m_dma_pending)
    832c:	f8df 814c 	ldr.w	r8, [pc, #332]	; 847c <usbd_dmareq_process+0x154>
{
    8330:	b085      	sub	sp, #20
    if (!m_dma_pending)
    8332:	f898 3000 	ldrb.w	r3, [r8]
    8336:	2b00      	cmp	r3, #0
    8338:	d164      	bne.n	8404 <usbd_dmareq_process+0xdc>
        while (0 != (req = m_ep_dma_waiting & m_ep_ready))
    833a:	f8df 9144 	ldr.w	r9, [pc, #324]	; 8480 <usbd_dmareq_process+0x158>
    833e:	4e51      	ldr	r6, [pc, #324]	; (8484 <usbd_dmareq_process+0x15c>)
    8340:	f8d9 1000 	ldr.w	r1, [r9]
    8344:	6833      	ldr	r3, [r6, #0]
    8346:	4019      	ands	r1, r3
    8348:	d05c      	beq.n	8404 <usbd_dmareq_process+0xdc>
            if (NRFX_USBD_CONFIG_DMASCHEDULER_ISO_BOOST && ((req & USBD_EPISO_BIT_MASK) != 0))
    834a:	f011 2301 	ands.w	r3, r1, #16777472	; 0x1000100
    return NRF_CTZ(req);
    834e:	bf14      	ite	ne
    8350:	fa93 f1a3 	rbitne	r1, r3
    8354:	fa91 f1a1 	rbiteq	r1, r1
    8358:	fab1 f181 	clz	r1, r1
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    835c:	290f      	cmp	r1, #15
    835e:	bf8a      	itet	hi
    8360:	f1a1 0410 	subhi.w	r4, r1, #16
    8364:	f041 0480 	orrls.w	r4, r1, #128	; 0x80
    8368:	b2e4      	uxtbhi	r4, r4
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    836a:	f04f 0b01 	mov.w	fp, #1
            usbd_ep_state_t * p_state = ep_state_access(ep);
    836e:	4620      	mov	r0, r4
    8370:	f7ff fce8 	bl	7d44 <ep_state_access>
            if (NRF_USBD_EPIN_CHECK(ep))
    8374:	fa4f fa84 	sxtb.w	sl, r4
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    8378:	fa0b f101 	lsl.w	r1, fp, r1
            if (NRF_USBD_EPIN_CHECK(ep))
    837c:	f1ba 0f00 	cmp.w	sl, #0
            usbd_ep_state_t * p_state = ep_state_access(ep);
    8380:	4605      	mov	r5, r0
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    8382:	ea6f 0b01 	mvn.w	fp, r1
            if (NRF_USBD_EPIN_CHECK(ep))
    8386:	da40      	bge.n	840a <usbd_dmareq_process+0xe2>
                continue_transfer = p_state->handler.feeder(
    8388:	6803      	ldr	r3, [r0, #0]
    838a:	8982      	ldrh	r2, [r0, #12]
    838c:	6841      	ldr	r1, [r0, #4]
    838e:	a802      	add	r0, sp, #8
    8390:	4798      	blx	r3
                if (!continue_transfer)
    8392:	b900      	cbnz	r0, 8396 <usbd_dmareq_process+0x6e>
                    p_state->handler.consumer = NULL;
    8394:	6028      	str	r0, [r5, #0]
    m_dma_pending = true;
    8396:	2301      	movs	r3, #1
            m_ep_ready &= ~(1U << pos);
    8398:	6831      	ldr	r1, [r6, #0]
            p_state->transfer_cnt += transfer.size;
    839a:	9a03      	ldr	r2, [sp, #12]
    m_dma_pending = true;
    839c:	f888 3000 	strb.w	r3, [r8]
            p_state->transfer_cnt += transfer.size;
    83a0:	68ab      	ldr	r3, [r5, #8]
            m_ep_ready &= ~(1U << pos);
    83a2:	ea01 010b 	and.w	r1, r1, fp
            p_state->transfer_cnt += transfer.size;
    83a6:	4413      	add	r3, r2
    if (NRF_USBD_EPIN_CHECK(ep))
    83a8:	f1ba 0f00 	cmp.w	sl, #0
            m_ep_ready &= ~(1U << pos);
    83ac:	6031      	str	r1, [r6, #0]
            p_state->transfer_cnt += transfer.size;
    83ae:	60ab      	str	r3, [r5, #8]
            nrf_usbd_ep_easydma_set(NRF_USBD, ep, transfer.p_data.addr, (uint32_t)transfer.size);
    83b0:	f004 0008 	and.w	r0, r4, #8
    83b4:	9902      	ldr	r1, [sp, #8]
    83b6:	4b34      	ldr	r3, [pc, #208]	; (8488 <usbd_dmareq_process+0x160>)
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    83b8:	f004 040f 	and.w	r4, r4, #15
    if (NRF_USBD_EPIN_CHECK(ep))
    83bc:	da4f      	bge.n	845e <usbd_dmareq_process+0x136>
        if (NRF_USBD_EPISO_CHECK(ep))
    83be:	2800      	cmp	r0, #0
    83c0:	d045      	beq.n	844e <usbd_dmareq_process+0x126>
            p_reg->ISOIN.PTR    = ptr;
    83c2:	f8c3 16a0 	str.w	r1, [r3, #1696]	; 0x6a0
            p_reg->ISOIN.MAXCNT = maxcnt;
    83c6:	f8c3 26a4 	str.w	r2, [r3, #1700]	; 0x6a4
    return (nrf_usbd_task_t)(
    83ca:	2304      	movs	r3, #4
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    83cc:	2201      	movs	r2, #1
    83ce:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    return (volatile uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    83d2:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    83d6:	f503 3358 	add.w	r3, r3, #221184	; 0x36000
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    83da:	601a      	str	r2, [r3, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    83dc:	681b      	ldr	r3, [r3, #0]
    return (NRF_USBD_EPIN_CHECK(ep) ? epin_endev : epout_endev)[NRF_USBD_EP_NR_GET(ep)];
    83de:	4a2b      	ldr	r2, [pc, #172]	; (848c <usbd_dmareq_process+0x164>)
    83e0:	4b2b      	ldr	r3, [pc, #172]	; (8490 <usbd_dmareq_process+0x168>)
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    83e2:	4929      	ldr	r1, [pc, #164]	; (8488 <usbd_dmareq_process+0x160>)
    83e4:	ea13 032a 	ands.w	r3, r3, sl, asr #32
    83e8:	bf38      	it	cc
    83ea:	4613      	movcc	r3, r2
    83ec:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    83f0:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    83f4:	f503 3358 	add.w	r3, r3, #221184	; 0x36000
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    83f8:	681a      	ldr	r2, [r3, #0]
            while (!nrf_usbd_event_check(NRF_USBD, nrfx_usbd_ep_to_endevent(ep)) &&
    83fa:	b91a      	cbnz	r2, 8404 <usbd_dmareq_process+0xdc>
    83fc:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
    8400:	2a00      	cmp	r2, #0
    8402:	d0f9      	beq.n	83f8 <usbd_dmareq_process+0xd0>
}
    8404:	b005      	add	sp, #20
    8406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                const size_t rx_size = nrfx_usbd_epout_size_get(ep);
    840a:	4620      	mov	r0, r4
    840c:	f7ff ff78 	bl	8300 <nrfx_usbd_epout_size_get>
                continue_transfer = p_state->handler.consumer(
    8410:	89aa      	ldrh	r2, [r5, #12]
    8412:	4603      	mov	r3, r0
                const size_t rx_size = nrfx_usbd_epout_size_get(ep);
    8414:	4607      	mov	r7, r0
                continue_transfer = p_state->handler.consumer(
    8416:	6869      	ldr	r1, [r5, #4]
    8418:	f8d5 c000 	ldr.w	ip, [r5]
    841c:	a802      	add	r0, sp, #8
    841e:	47e0      	blx	ip
                if (transfer.p_data.rx == NULL)
    8420:	9a02      	ldr	r2, [sp, #8]
    8422:	2a00      	cmp	r2, #0
    8424:	d0b5      	beq.n	8392 <usbd_dmareq_process+0x6a>
                else if (transfer.size < rx_size)
    8426:	9a03      	ldr	r2, [sp, #12]
    8428:	4297      	cmp	r7, r2
    842a:	d9b2      	bls.n	8392 <usbd_dmareq_process+0x6a>
                    p_state->status = NRFX_USBD_EP_OVERLOAD;
    842c:	2702      	movs	r7, #2
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    842e:	4658      	mov	r0, fp
                    p_state->status = NRFX_USBD_EP_OVERLOAD;
    8430:	73af      	strb	r7, [r5, #14]
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    8432:	f7ff fd55 	bl	7ee0 <atomic_and.constprop.0.isra.0>
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    8436:	2306      	movs	r3, #6
    8438:	f88d 3004 	strb.w	r3, [sp, #4]
                    m_event_handler(&evt);
    843c:	4b15      	ldr	r3, [pc, #84]	; (8494 <usbd_dmareq_process+0x16c>)
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    843e:	f88d 4006 	strb.w	r4, [sp, #6]
                    m_event_handler(&evt);
    8442:	681b      	ldr	r3, [r3, #0]
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    8444:	f88d 7007 	strb.w	r7, [sp, #7]
                    m_event_handler(&evt);
    8448:	a801      	add	r0, sp, #4
    844a:	4798      	blx	r3
                    continue;
    844c:	e778      	b.n	8340 <usbd_dmareq_process+0x18>
            p_reg->EPIN[epnr].PTR    = ptr;
    844e:	2014      	movs	r0, #20
    8450:	fb00 3304 	mla	r3, r0, r4, r3
    8454:	f8c3 1600 	str.w	r1, [r3, #1536]	; 0x600
            p_reg->EPIN[epnr].MAXCNT = maxcnt;
    8458:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    845c:	e7b5      	b.n	83ca <usbd_dmareq_process+0xa2>
        if (NRF_USBD_EPISO_CHECK(ep))
    845e:	b128      	cbz	r0, 846c <usbd_dmareq_process+0x144>
            p_reg->ISOOUT.PTR    = ptr;
    8460:	f8c3 17a0 	str.w	r1, [r3, #1952]	; 0x7a0
            p_reg->ISOOUT.MAXCNT = maxcnt;
    8464:	f8c3 27a4 	str.w	r2, [r3, #1956]	; 0x7a4
    return (nrf_usbd_task_t)(
    8468:	2328      	movs	r3, #40	; 0x28
    846a:	e7af      	b.n	83cc <usbd_dmareq_process+0xa4>
            p_reg->EPOUT[epnr].PTR    = ptr;
    846c:	2014      	movs	r0, #20
    846e:	fb00 3304 	mla	r3, r0, r4, r3
    8472:	f8c3 1700 	str.w	r1, [r3, #1792]	; 0x700
            p_reg->EPOUT[epnr].MAXCNT = maxcnt;
    8476:	f8c3 2704 	str.w	r2, [r3, #1796]	; 0x704
    847a:	e7f5      	b.n	8468 <usbd_dmareq_process+0x140>
    847c:	20056398 	.word	0x20056398
    8480:	2001419c 	.word	0x2001419c
    8484:	2001420c 	.word	0x2001420c
    8488:	50036000 	.word	0x50036000
    848c:	0000eba0 	.word	0x0000eba0
    8490:	0000eb8e 	.word	0x0000eb8e
    8494:	20014330 	.word	0x20014330

00008498 <ev_epdata_handler>:
{
    8498:	b538      	push	{r3, r4, r5, lr}
        dataepstatus &= ~(1UL << bitpos);
    849a:	2501      	movs	r5, #1
    return p_reg->EPDATASTATUS;
    849c:	4b0e      	ldr	r3, [pc, #56]	; (84d8 <ev_epdata_handler+0x40>)
    849e:	f8d3 446c 	ldr.w	r4, [r3, #1132]	; 0x46c
    p_reg->EPDATASTATUS = flags;
    84a2:	f8c3 446c 	str.w	r4, [r3, #1132]	; 0x46c
    while (dataepstatus)
    84a6:	b91c      	cbnz	r4, 84b0 <ev_epdata_handler+0x18>
}
    84a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        usbd_dmareq_process();
    84ac:	f7ff bf3c 	b.w	8328 <usbd_dmareq_process>
        uint8_t bitpos    = NRF_CTZ(dataepstatus);
    84b0:	fa94 f3a4 	rbit	r3, r4
    84b4:	fab3 f383 	clz	r3, r3
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    84b8:	2b0f      	cmp	r3, #15
    84ba:	bfc8      	it	gt
    84bc:	f1a3 0010 	subgt.w	r0, r3, #16
        uint8_t bitpos    = NRF_CTZ(dataepstatus);
    84c0:	4619      	mov	r1, r3
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    84c2:	bfd4      	ite	le
    84c4:	f043 0080 	orrle.w	r0, r3, #128	; 0x80
    84c8:	b2c0      	uxtbgt	r0, r0
        dataepstatus &= ~(1UL << bitpos);
    84ca:	fa05 f303 	lsl.w	r3, r5, r3
    84ce:	ea24 0403 	bic.w	r4, r4, r3
        (void)(usbd_ep_data_handler(ep, bitpos));
    84d2:	f7ff fd43 	bl	7f5c <usbd_ep_data_handler>
    84d6:	e7e6      	b.n	84a6 <ev_epdata_handler+0xe>
    84d8:	50036000 	.word	0x50036000

000084dc <nrf_usbd_epout_dma_handler>:
{
    84dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    m_dma_pending = false;
    84de:	2200      	movs	r2, #0
    84e0:	4b16      	ldr	r3, [pc, #88]	; (853c <nrf_usbd_epout_dma_handler+0x60>)
{
    84e2:	4604      	mov	r4, r0
    m_dma_pending = false;
    84e4:	701a      	strb	r2, [r3, #0]
    usbd_ep_state_t * p_state = ep_state_access(ep);
    84e6:	f7ff fc2d 	bl	7d44 <ep_state_access>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    84ea:	7b83      	ldrb	r3, [r0, #14]
    84ec:	2b03      	cmp	r3, #3
    84ee:	d10d      	bne.n	850c <nrf_usbd_epout_dma_handler+0x30>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    84f0:	4620      	mov	r0, r4
    84f2:	f005 fb4c 	bl	db8e <ep2bit>
    84f6:	2301      	movs	r3, #1
    84f8:	fa03 f000 	lsl.w	r0, r3, r0
    84fc:	43c0      	mvns	r0, r0
    84fe:	f7ff fcef 	bl	7ee0 <atomic_and.constprop.0.isra.0>
}
    8502:	b003      	add	sp, #12
    8504:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    usbd_dmareq_process();
    8508:	f7ff bf0e 	b.w	8328 <usbd_dmareq_process>
    else if (p_state->handler.consumer == NULL)
    850c:	6805      	ldr	r5, [r0, #0]
    850e:	2d00      	cmp	r5, #0
    8510:	d1f7      	bne.n	8502 <nrf_usbd_epout_dma_handler+0x26>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    8512:	4620      	mov	r0, r4
    8514:	f005 fb3b 	bl	db8e <ep2bit>
    8518:	2301      	movs	r3, #1
    851a:	fa03 f000 	lsl.w	r0, r3, r0
    851e:	43c0      	mvns	r0, r0
    8520:	f7ff fcde 	bl	7ee0 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    8524:	2306      	movs	r3, #6
    8526:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
    852a:	4b05      	ldr	r3, [pc, #20]	; (8540 <nrf_usbd_epout_dma_handler+0x64>)
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    852c:	f88d 4006 	strb.w	r4, [sp, #6]
        m_event_handler(&evt);
    8530:	681b      	ldr	r3, [r3, #0]
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    8532:	f88d 5007 	strb.w	r5, [sp, #7]
        m_event_handler(&evt);
    8536:	a801      	add	r0, sp, #4
    8538:	4798      	blx	r3
    853a:	e7e2      	b.n	8502 <nrf_usbd_epout_dma_handler+0x26>
    853c:	20056398 	.word	0x20056398
    8540:	20014330 	.word	0x20014330

00008544 <nrfx_usbd_ep_stall>:
    p_reg->EPSTALL = (USBD_EPSTALL_STALL_Stall << USBD_EPSTALL_STALL_Pos) | ep;
    8544:	4b02      	ldr	r3, [pc, #8]	; (8550 <nrfx_usbd_ep_stall+0xc>)
    8546:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    854a:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518

void nrfx_usbd_ep_stall(nrfx_usbd_ep_t ep)
{
    NRFX_LOG_DEBUG("USB: EP %x stalled.", ep);
    nrf_usbd_ep_stall(NRF_USBD, ep_to_hal(ep));
}
    854e:	4770      	bx	lr
    8550:	50036000 	.word	0x50036000

00008554 <nrfx_usbd_ep_stall_check>:
    if (NRF_USBD_EPISO_CHECK(ep))
    8554:	0702      	lsls	r2, r0, #28
    8556:	d413      	bmi.n	8580 <nrfx_usbd_ep_stall_check+0x2c>
        return p_reg->HALTED.EPIN[epnr];
    8558:	f000 030f 	and.w	r3, r0, #15
    if (NRF_USBD_EPIN_CHECK(ep))
    855c:	f010 0f80 	tst.w	r0, #128	; 0x80
    8560:	4a08      	ldr	r2, [pc, #32]	; (8584 <nrfx_usbd_ep_stall_check+0x30>)
        return p_reg->HALTED.EPOUT[epnr];
    8562:	bf0b      	itete	eq
    8564:	f503 7388 	addeq.w	r3, r3, #272	; 0x110
        return p_reg->HALTED.EPIN[epnr];
    8568:	f503 7384 	addne.w	r3, r3, #264	; 0x108
        return p_reg->HALTED.EPOUT[epnr];
    856c:	eb02 0383 	addeq.w	r3, r2, r3, lsl #2
        return p_reg->HALTED.EPIN[epnr];
    8570:	f852 0023 	ldrne.w	r0, [r2, r3, lsl #2]
        return p_reg->HALTED.EPOUT[epnr];
    8574:	bf08      	it	eq
    8576:	6858      	ldreq	r0, [r3, #4]
    return USBD_HALTED_EPOUT_GETSTATUS_Halted == nrf_usbd_halted_get(p_reg, ep);
    8578:	1e43      	subs	r3, r0, #1
    857a:	4258      	negs	r0, r3
    857c:	4158      	adcs	r0, r3
    857e:	4770      	bx	lr
        return false;
    8580:	2000      	movs	r0, #0
}

bool nrfx_usbd_ep_stall_check(nrfx_usbd_ep_t ep)
{
    return nrf_usbd_ep_is_stall(NRF_USBD, ep_to_hal(ep));
}
    8582:	4770      	bx	lr
    8584:	50036000 	.word	0x50036000

00008588 <nrfx_usbd_ep_dtoggle_clear>:
    p_reg->DTOGGLE = ep | (NRF_USBD_DTOGGLE_NOP << USBD_DTOGGLE_VALUE_Pos);
    8588:	4b04      	ldr	r3, [pc, #16]	; (859c <nrfx_usbd_ep_dtoggle_clear+0x14>)
    858a:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    p_reg->DTOGGLE = ep | (op << USBD_DTOGGLE_VALUE_Pos);
    858e:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    8592:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    (void) p_reg->DTOGGLE;
    8596:	f8d3 350c 	ldr.w	r3, [r3, #1292]	; 0x50c

void nrfx_usbd_ep_dtoggle_clear(nrfx_usbd_ep_t ep)
{
    nrf_usbd_dtoggle_set(NRF_USBD, ep, NRF_USBD_DTOGGLE_DATA0);
}
    859a:	4770      	bx	lr
    859c:	50036000 	.word	0x50036000

000085a0 <nrfx_usbd_setup_get>:

void nrfx_usbd_setup_get(nrfx_usbd_setup_t * p_setup)
{
    85a0:	b510      	push	{r4, lr}
    85a2:	4604      	mov	r4, r0
    memset(p_setup, 0, sizeof(nrfx_usbd_setup_t));
    85a4:	2208      	movs	r2, #8
    85a6:	2100      	movs	r1, #0
    85a8:	f003 f946 	bl	b838 <memset>
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    85ac:	4b0e      	ldr	r3, [pc, #56]	; (85e8 <nrfx_usbd_setup_get+0x48>)
    85ae:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
    85b2:	7022      	strb	r2, [r4, #0]
    return (uint8_t)(p_reg->BREQUEST);
    85b4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
    85b8:	7062      	strb	r2, [r4, #1]
    const uint16_t val = p_reg->WVALUEL;
    85ba:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
    return (uint16_t)(val | ((p_reg->WVALUEH) << 8));
    85be:	f8d3 148c 	ldr.w	r1, [r3, #1164]	; 0x48c
    85c2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    p_setup->bmRequestType = nrf_usbd_setup_bmrequesttype_get(NRF_USBD);
    p_setup->bRequest      = nrf_usbd_setup_brequest_get(NRF_USBD);
    p_setup->wValue        = nrf_usbd_setup_wvalue_get(NRF_USBD);
    85c6:	8062      	strh	r2, [r4, #2]
    const uint16_t val = p_reg->WINDEXL;
    85c8:	f8d3 2490 	ldr.w	r2, [r3, #1168]	; 0x490
    return (uint16_t)(val | ((p_reg->WINDEXH) << 8));
    85cc:	f8d3 1494 	ldr.w	r1, [r3, #1172]	; 0x494
    85d0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    p_setup->wIndex        = nrf_usbd_setup_windex_get(NRF_USBD);
    85d4:	80a2      	strh	r2, [r4, #4]
    const uint16_t val = p_reg->WLENGTHL;
    85d6:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
    return (uint16_t)(val | ((p_reg->WLENGTHH) << 8));
    85da:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
    85de:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    p_setup->wLength       = nrf_usbd_setup_wlength_get(NRF_USBD);
    85e2:	80e3      	strh	r3, [r4, #6]
}
    85e4:	bd10      	pop	{r4, pc}
    85e6:	bf00      	nop
    85e8:	50036000 	.word	0x50036000

000085ec <nrfx_usbd_setup_data_clear>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    85ec:	2201      	movs	r2, #1
    85ee:	4b02      	ldr	r3, [pc, #8]	; (85f8 <nrfx_usbd_setup_data_clear+0xc>)
    85f0:	64da      	str	r2, [r3, #76]	; 0x4c
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    85f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c

void nrfx_usbd_setup_data_clear(void)
{
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0RCVOUT);
}
    85f4:	4770      	bx	lr
    85f6:	bf00      	nop
    85f8:	50036000 	.word	0x50036000

000085fc <ev_dma_epout0_handler>:
    m_dma_pending = false;
    85fc:	2200      	movs	r2, #0
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    85fe:	b513      	push	{r0, r1, r4, lr}
    m_dma_pending = false;
    8600:	4b11      	ldr	r3, [pc, #68]	; (8648 <ev_dma_epout0_handler+0x4c>)
    8602:	701a      	strb	r2, [r3, #0]
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    8604:	4b11      	ldr	r3, [pc, #68]	; (864c <ev_dma_epout0_handler+0x50>)
    8606:	7b9a      	ldrb	r2, [r3, #14]
    8608:	2a03      	cmp	r2, #3
    860a:	d106      	bne.n	861a <ev_dma_epout0_handler+0x1e>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    860c:	f46f 3080 	mvn.w	r0, #65536	; 0x10000
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    8610:	b002      	add	sp, #8
    8612:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    8616:	f7ff bc63 	b.w	7ee0 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.consumer == NULL)
    861a:	681c      	ldr	r4, [r3, #0]
    861c:	b974      	cbnz	r4, 863c <ev_dma_epout0_handler+0x40>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    861e:	f46f 3080 	mvn.w	r0, #65536	; 0x10000
    8622:	f7ff fc5d 	bl	7ee0 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    8626:	2306      	movs	r3, #6
    8628:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
    862c:	4b08      	ldr	r3, [pc, #32]	; (8650 <ev_dma_epout0_handler+0x54>)
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    862e:	f8ad 4006 	strh.w	r4, [sp, #6]
        m_event_handler(&evt);
    8632:	681b      	ldr	r3, [r3, #0]
    8634:	a801      	add	r0, sp, #4
    8636:	4798      	blx	r3
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    8638:	b002      	add	sp, #8
    863a:	bd10      	pop	{r4, pc}
    863c:	b002      	add	sp, #8
    863e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrfx_usbd_setup_data_clear();
    8642:	f7ff bfd3 	b.w	85ec <nrfx_usbd_setup_data_clear>
    8646:	bf00      	nop
    8648:	20056398 	.word	0x20056398
    864c:	20014210 	.word	0x20014210
    8650:	20014330 	.word	0x20014330

00008654 <nrfx_usbd_setup_clear>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    8654:	2201      	movs	r2, #1
    8656:	4b02      	ldr	r3, [pc, #8]	; (8660 <nrfx_usbd_setup_clear+0xc>)
    8658:	651a      	str	r2, [r3, #80]	; 0x50
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    865a:	6d1b      	ldr	r3, [r3, #80]	; 0x50

void nrfx_usbd_setup_clear(void)
{
    NRFX_LOG_DEBUG(">> ep0status >>");
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0STATUS);
}
    865c:	4770      	bx	lr
    865e:	bf00      	nop
    8660:	50036000 	.word	0x50036000

00008664 <nrfx_usbd_setup_stall>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    8664:	2201      	movs	r2, #1
    8666:	4b02      	ldr	r3, [pc, #8]	; (8670 <nrfx_usbd_setup_stall+0xc>)
    8668:	655a      	str	r2, [r3, #84]	; 0x54
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    866a:	6d5b      	ldr	r3, [r3, #84]	; 0x54

void nrfx_usbd_setup_stall(void)
{
    NRFX_LOG_DEBUG("Setup stalled.");
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0STALL);
}
    866c:	4770      	bx	lr
    866e:	bf00      	nop
    8670:	50036000 	.word	0x50036000

00008674 <nrfx_usbd_last_setup_dir_get>:

nrfx_usbd_ep_t nrfx_usbd_last_setup_dir_get(void)
{
    return m_last_setup_dir;
}
    8674:	4b01      	ldr	r3, [pc, #4]	; (867c <nrfx_usbd_last_setup_dir_get+0x8>)
    8676:	7818      	ldrb	r0, [r3, #0]
    8678:	4770      	bx	lr
    867a:	bf00      	nop
    867c:	2005639a 	.word	0x2005639a

00008680 <nrfx_usbd_transfer_out_drop>:

void nrfx_usbd_transfer_out_drop(nrfx_usbd_ep_t ep)
{
    8680:	4602      	mov	r2, r0
    8682:	b510      	push	{r4, lr}
	__asm__ volatile(
    8684:	f04f 0320 	mov.w	r3, #32
    8688:	f3ef 8411 	mrs	r4, BASEPRI
    868c:	f383 8812 	msr	BASEPRI_MAX, r3
    8690:	f3bf 8f6f 	isb	sy
    NRFX_ASSERT(NRF_USBD_EPOUT_CHECK(ep));

    NRFX_CRITICAL_SECTION_ENTER();
    m_ep_ready &= ~(1U << ep2bit(ep));
    8694:	f005 fa7b 	bl	db8e <ep2bit>
    8698:	2301      	movs	r3, #1
    869a:	490d      	ldr	r1, [pc, #52]	; (86d0 <nrfx_usbd_transfer_out_drop+0x50>)
    869c:	fa03 f000 	lsl.w	r0, r3, r0
    86a0:	680b      	ldr	r3, [r1, #0]
    86a2:	ea23 0300 	bic.w	r3, r3, r0
    86a6:	600b      	str	r3, [r1, #0]
    if (!NRF_USBD_EPISO_CHECK(ep))
    86a8:	f012 0108 	ands.w	r1, r2, #8
    86ac:	d10a      	bne.n	86c4 <nrfx_usbd_transfer_out_drop+0x44>
    p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)] = 0;
    86ae:	f002 030f 	and.w	r3, r2, #15
    86b2:	009b      	lsls	r3, r3, #2
    86b4:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    86b8:	f503 3358 	add.w	r3, r3, #221184	; 0x36000
    86bc:	f8c3 14a0 	str.w	r1, [r3, #1184]	; 0x4a0
    (void) p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)];
    86c0:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
	__asm__ volatile(
    86c4:	f384 8811 	msr	BASEPRI, r4
    86c8:	f3bf 8f6f 	isb	sy
    {
        nrf_usbd_epout_clear(NRF_USBD, ep);
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    86cc:	bd10      	pop	{r4, pc}
    86ce:	bf00      	nop
    86d0:	2001420c 	.word	0x2001420c

000086d4 <usbd_ep_abort>:
{
    86d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    86d6:	4601      	mov	r1, r0
	__asm__ volatile(
    86d8:	f04f 0320 	mov.w	r3, #32
    86dc:	f3ef 8511 	mrs	r5, BASEPRI
    86e0:	f383 8812 	msr	BASEPRI_MAX, r3
    86e4:	f3bf 8f6f 	isb	sy
    usbd_ep_state_t * p_state = ep_state_access(ep);
    86e8:	f7ff fb2c 	bl	7d44 <ep_state_access>
    86ec:	4606      	mov	r6, r0
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    86ee:	4608      	mov	r0, r1
    86f0:	f005 fa4d 	bl	db8e <ep2bit>
    86f4:	2201      	movs	r2, #1
    if (NRF_USBD_EPOUT_CHECK(ep))
    86f6:	f011 0f80 	tst.w	r1, #128	; 0x80
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    86fa:	fa02 f200 	lsl.w	r2, r2, r0
    86fe:	482e      	ldr	r0, [pc, #184]	; (87b8 <usbd_ep_abort+0xe4>)
    if (NRF_USBD_EPOUT_CHECK(ep))
    8700:	d118      	bne.n	8734 <usbd_ep_abort+0x60>
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    8702:	6803      	ldr	r3, [r0, #0]
    8704:	ea32 0403 	bics.w	r4, r2, r3
    8708:	d00a      	beq.n	8720 <usbd_ep_abort+0x4c>
            nrfx_usbd_transfer_out_drop(ep);
    870a:	4608      	mov	r0, r1
    870c:	f7ff ffb8 	bl	8680 <nrfx_usbd_transfer_out_drop>
        p_state->status = NRFX_USBD_EP_ABORTED;
    8710:	2303      	movs	r3, #3
    8712:	73b3      	strb	r3, [r6, #14]
	__asm__ volatile(
    8714:	f385 8811 	msr	BASEPRI, r5
    8718:	f3bf 8f6f 	isb	sy
}
    871c:	b003      	add	sp, #12
    871e:	bdf0      	pop	{r4, r5, r6, r7, pc}
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    8720:	ea23 0302 	bic.w	r3, r3, r2
            p_state->handler.consumer = NULL;
    8724:	6034      	str	r4, [r6, #0]
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    8726:	6003      	str	r3, [r0, #0]
            m_ep_ready &= ~(1U << ep2bit(ep));
    8728:	4b24      	ldr	r3, [pc, #144]	; (87bc <usbd_ep_abort+0xe8>)
    872a:	6818      	ldr	r0, [r3, #0]
    872c:	ea20 0002 	bic.w	r0, r0, r2
    8730:	6018      	str	r0, [r3, #0]
    8732:	e7ed      	b.n	8710 <usbd_ep_abort+0x3c>
        if(!NRF_USBD_EPISO_CHECK(ep))
    8734:	070b      	lsls	r3, r1, #28
    8736:	d415      	bmi.n	8764 <usbd_ep_abort+0x90>
            if(ep != NRFX_USBD_EPIN0)
    8738:	2980      	cmp	r1, #128	; 0x80
    873a:	4b21      	ldr	r3, [pc, #132]	; (87c0 <usbd_ep_abort+0xec>)
    873c:	d02f      	beq.n	879e <usbd_ep_abort+0xca>
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7B6 + (2u * (NRF_USBD_EP_NR_GET(ep) - 1));
    873e:	f001 040f 	and.w	r4, r1, #15
    8742:	f204 34da 	addw	r4, r4, #986	; 0x3da
    8746:	0064      	lsls	r4, r4, #1
    8748:	f8c3 4800 	str.w	r4, [r3, #2048]	; 0x800
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    874c:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    8750:	f8d3 7804 	ldr.w	r7, [r3, #2052]	; 0x804
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    8754:	b2e4      	uxtb	r4, r4
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    8756:	f044 0402 	orr.w	r4, r4, #2
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    875a:	433c      	orrs	r4, r7
    875c:	f8c3 4804 	str.w	r4, [r3, #2052]	; 0x804
                (void)(*((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)));
    8760:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
        if ((m_ep_dma_waiting | (~m_ep_ready)) & (1U << ep2bit(ep)))
    8764:	4f15      	ldr	r7, [pc, #84]	; (87bc <usbd_ep_abort+0xe8>)
    8766:	6804      	ldr	r4, [r0, #0]
    8768:	683b      	ldr	r3, [r7, #0]
    876a:	ea64 0c03 	orn	ip, r4, r3
    876e:	ea1c 0f02 	tst.w	ip, r2
    8772:	d0cf      	beq.n	8714 <usbd_ep_abort+0x40>
            m_ep_ready       |=   1U << ep2bit(ep) ;
    8774:	4313      	orrs	r3, r2
    8776:	603b      	str	r3, [r7, #0]
            p_state->handler.feeder = NULL;
    8778:	2300      	movs	r3, #0
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    877a:	ea24 0402 	bic.w	r4, r4, r2
    877e:	6004      	str	r4, [r0, #0]
            p_state->handler.feeder = NULL;
    8780:	6033      	str	r3, [r6, #0]
            p_state->status = NRFX_USBD_EP_ABORTED;
    8782:	2303      	movs	r3, #3
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    8784:	2206      	movs	r2, #6
            p_state->status = NRFX_USBD_EP_ABORTED;
    8786:	73b3      	strb	r3, [r6, #14]
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    8788:	f88d 3007 	strb.w	r3, [sp, #7]
            m_event_handler(&evt);
    878c:	4b0d      	ldr	r3, [pc, #52]	; (87c4 <usbd_ep_abort+0xf0>)
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    878e:	f88d 2004 	strb.w	r2, [sp, #4]
            m_event_handler(&evt);
    8792:	681b      	ldr	r3, [r3, #0]
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    8794:	f88d 1006 	strb.w	r1, [sp, #6]
            m_event_handler(&evt);
    8798:	a801      	add	r0, sp, #4
    879a:	4798      	blx	r3
    879c:	e7ba      	b.n	8714 <usbd_ep_abort+0x40>
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7B4;
    879e:	f240 74b4 	movw	r4, #1972	; 0x7b4
    87a2:	f8c3 4800 	str.w	r4, [r3, #2048]	; 0x800
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    87a6:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    87aa:	f8d3 7804 	ldr.w	r7, [r3, #2052]	; 0x804
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    87ae:	b2e4      	uxtb	r4, r4
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    87b0:	f044 0404 	orr.w	r4, r4, #4
    87b4:	e7d1      	b.n	875a <usbd_ep_abort+0x86>
    87b6:	bf00      	nop
    87b8:	2001419c 	.word	0x2001419c
    87bc:	2001420c 	.word	0x2001420c
    87c0:	50036000 	.word	0x50036000
    87c4:	20014330 	.word	0x20014330

000087c8 <ev_setup_handler>:
{
    87c8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    87ca:	4b17      	ldr	r3, [pc, #92]	; (8828 <ev_setup_handler+0x60>)
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    87cc:	4c17      	ldr	r4, [pc, #92]	; (882c <ev_setup_handler+0x64>)
    87ce:	f8d3 5480 	ldr.w	r5, [r3, #1152]	; 0x480
    87d2:	6823      	ldr	r3, [r4, #0]
        & (1U <<ep2bit(m_last_setup_dir)))
    87d4:	4e16      	ldr	r6, [pc, #88]	; (8830 <ev_setup_handler+0x68>)
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    87d6:	43da      	mvns	r2, r3
    87d8:	4b16      	ldr	r3, [pc, #88]	; (8834 <ev_setup_handler+0x6c>)
        & (1U <<ep2bit(m_last_setup_dir)))
    87da:	7831      	ldrb	r1, [r6, #0]
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    87dc:	681b      	ldr	r3, [r3, #0]
        & (1U <<ep2bit(m_last_setup_dir)))
    87de:	4608      	mov	r0, r1
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    87e0:	b292      	uxth	r2, r2
    87e2:	431a      	orrs	r2, r3
        & (1U <<ep2bit(m_last_setup_dir)))
    87e4:	f005 f9d3 	bl	db8e <ep2bit>
    87e8:	2301      	movs	r3, #1
    87ea:	4083      	lsls	r3, r0
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    87ec:	4213      	tst	r3, r2
    87ee:	d002      	beq.n	87f6 <ev_setup_handler+0x2e>
        usbd_ep_abort(m_last_setup_dir);
    87f0:	4608      	mov	r0, r1
    87f2:	f7ff ff6f 	bl	86d4 <usbd_ep_abort>
    (void)(NRFX_ATOMIC_FETCH_AND(
    87f6:	f06f 1001 	mvn.w	r0, #65537	; 0x10001
        NRFX_USBD_EPOUT0 : NRFX_USBD_EPIN0;
    87fa:	f005 0580 	and.w	r5, r5, #128	; 0x80
    m_last_setup_dir =
    87fe:	7035      	strb	r5, [r6, #0]
    (void)(NRFX_ATOMIC_FETCH_AND(
    8800:	f7ff fb6e 	bl	7ee0 <atomic_and.constprop.0.isra.0>
    m_ep_ready |= 1U << ep2bit(NRFX_USBD_EPIN0);
    8804:	6823      	ldr	r3, [r4, #0]
    m_event_handler(&evt);
    8806:	a801      	add	r0, sp, #4
    m_ep_ready |= 1U << ep2bit(NRFX_USBD_EPIN0);
    8808:	f043 0301 	orr.w	r3, r3, #1
    880c:	6023      	str	r3, [r4, #0]
    const nrfx_usbd_evt_t evt = {
    880e:	2300      	movs	r3, #0
    8810:	f8ad 3005 	strh.w	r3, [sp, #5]
    8814:	f88d 3007 	strb.w	r3, [sp, #7]
    8818:	2305      	movs	r3, #5
    881a:	f88d 3004 	strb.w	r3, [sp, #4]
    m_event_handler(&evt);
    881e:	4b06      	ldr	r3, [pc, #24]	; (8838 <ev_setup_handler+0x70>)
    8820:	681b      	ldr	r3, [r3, #0]
    8822:	4798      	blx	r3
}
    8824:	b002      	add	sp, #8
    8826:	bd70      	pop	{r4, r5, r6, pc}
    8828:	50036000 	.word	0x50036000
    882c:	2001420c 	.word	0x2001420c
    8830:	2005639a 	.word	0x2005639a
    8834:	2001419c 	.word	0x2001419c
    8838:	20014330 	.word	0x20014330

0000883c <nrfx_usbd_irq_handler>:
    return p_reg->INTENSET;
    883c:	4b1b      	ldr	r3, [pc, #108]	; (88ac <nrfx_usbd_irq_handler+0x70>)
{
    883e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8842:	f8d3 0304 	ldr.w	r0, [r3, #772]	; 0x304
    uint32_t active = 0;
    8846:	2300      	movs	r3, #0
            active |= 1UL << event_nr;
    8848:	2401      	movs	r4, #1
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    884a:	461d      	mov	r5, r3
    while (to_process)
    884c:	b970      	cbnz	r0, 886c <nrfx_usbd_irq_handler+0x30>
        active &= ~(1UL << event_nr);
    884e:	f04f 0801 	mov.w	r8, #1
        m_isr[event_nr]();
    8852:	4f17      	ldr	r7, [pc, #92]	; (88b0 <nrfx_usbd_irq_handler+0x74>)
    bool setup_active = 0 != (active & NRF_USBD_INT_EP0SETUP_MASK);
    8854:	f403 0600 	and.w	r6, r3, #8388608	; 0x800000
    active &= ~NRF_USBD_INT_EP0SETUP_MASK;
    8858:	f423 0400 	bic.w	r4, r3, #8388608	; 0x800000
    while (active)
    885c:	b9bc      	cbnz	r4, 888e <nrfx_usbd_irq_handler+0x52>
    usbd_dmareq_process();
    885e:	f7ff fd63 	bl	8328 <usbd_dmareq_process>
    if (setup_active)
    8862:	b306      	cbz	r6, 88a6 <nrfx_usbd_irq_handler+0x6a>
}
    8864:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        m_isr[USBD_INTEN_EP0SETUP_Pos]();
    8868:	f7ff bfae 	b.w	87c8 <ev_setup_handler>
        uint8_t event_nr = NRF_CTZ(to_process);
    886c:	fa90 f2a0 	rbit	r2, r0
    8870:	fab2 f282 	clz	r2, r2
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    8874:	490f      	ldr	r1, [pc, #60]	; (88b4 <nrfx_usbd_irq_handler+0x78>)
}

NRF_STATIC_INLINE uint32_t nrfx_bitpos_to_event(uint32_t bit)
{
    static const uint32_t event_reg_offset = 0x100u;
    return event_reg_offset + (bit * sizeof(uint32_t));
    8876:	0096      	lsls	r6, r2, #2
    8878:	4431      	add	r1, r6
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    887a:	680e      	ldr	r6, [r1, #0]
            active |= 1UL << event_nr;
    887c:	fa04 f202 	lsl.w	r2, r4, r2
    if (ret)
    8880:	b116      	cbz	r6, 8888 <nrfx_usbd_irq_handler+0x4c>
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    8882:	600d      	str	r5, [r1, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)event));
    8884:	6809      	ldr	r1, [r1, #0]
    8886:	4313      	orrs	r3, r2
        to_process &= ~(1UL << event_nr);
    8888:	ea20 0002 	bic.w	r0, r0, r2
    888c:	e7de      	b.n	884c <nrfx_usbd_irq_handler+0x10>
        uint8_t event_nr = NRF_CTZ(active);
    888e:	fa94 f5a4 	rbit	r5, r4
    8892:	fab5 f585 	clz	r5, r5
        m_isr[event_nr]();
    8896:	f857 3025 	ldr.w	r3, [r7, r5, lsl #2]
        active &= ~(1UL << event_nr);
    889a:	fa08 f505 	lsl.w	r5, r8, r5
        m_isr[event_nr]();
    889e:	4798      	blx	r3
        active &= ~(1UL << event_nr);
    88a0:	ea24 0405 	bic.w	r4, r4, r5
    88a4:	e7da      	b.n	885c <nrfx_usbd_irq_handler+0x20>
}
    88a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    88aa:	bf00      	nop
    88ac:	50036000 	.word	0x50036000
    88b0:	0000ea60 	.word	0x0000ea60
    88b4:	50036100 	.word	0x50036100

000088b8 <usbd_ep_abort_all>:
{
    88b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        ep_waiting &= ~(1U << bitpos);
    88ba:	2701      	movs	r7, #1
    uint32_t ep_waiting = m_ep_dma_waiting | (m_ep_ready & NRFX_USBD_EPOUT_BIT_MASK);
    88bc:	4e10      	ldr	r6, [pc, #64]	; (8900 <usbd_ep_abort_all+0x48>)
    88be:	4b11      	ldr	r3, [pc, #68]	; (8904 <usbd_ep_abort_all+0x4c>)
    88c0:	6834      	ldr	r4, [r6, #0]
    88c2:	681b      	ldr	r3, [r3, #0]
    88c4:	0c24      	lsrs	r4, r4, #16
    88c6:	0424      	lsls	r4, r4, #16
    88c8:	431c      	orrs	r4, r3
    while (0 != ep_waiting)
    88ca:	b91c      	cbnz	r4, 88d4 <usbd_ep_abort_all+0x1c>
    m_ep_ready = (((1U << NRF_USBD_EPIN_CNT) - 1U) << NRFX_USBD_EPIN_BITPOS_0);
    88cc:	f240 13ff 	movw	r3, #511	; 0x1ff
    88d0:	6033      	str	r3, [r6, #0]
}
    88d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        uint8_t bitpos = NRF_CTZ(ep_waiting);
    88d4:	fa94 f5a4 	rbit	r5, r4
    88d8:	fab5 f585 	clz	r5, r5
    88dc:	4628      	mov	r0, r5
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    88de:	2d0f      	cmp	r5, #15
    88e0:	bfc6      	itte	gt
    88e2:	f1a5 0010 	subgt.w	r0, r5, #16
    88e6:	b2c0      	uxtbgt	r0, r0
    88e8:	f040 0080 	orrle.w	r0, r0, #128	; 0x80
        if (!NRF_USBD_EPISO_CHECK(bit2ep(bitpos)))
    88ec:	0703      	lsls	r3, r0, #28
    88ee:	d401      	bmi.n	88f4 <usbd_ep_abort_all+0x3c>
            usbd_ep_abort(bit2ep(bitpos));
    88f0:	f7ff fef0 	bl	86d4 <usbd_ep_abort>
        ep_waiting &= ~(1U << bitpos);
    88f4:	fa07 f505 	lsl.w	r5, r7, r5
    88f8:	ea24 0405 	bic.w	r4, r4, r5
    88fc:	e7e5      	b.n	88ca <usbd_ep_abort_all+0x12>
    88fe:	bf00      	nop
    8900:	2001420c 	.word	0x2001420c
    8904:	2001419c 	.word	0x2001419c

00008908 <nrfx_usbd_stop>:
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8908:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    890c:	4b0b      	ldr	r3, [pc, #44]	; (893c <nrfx_usbd_stop+0x34>)
{
    890e:	b510      	push	{r4, lr}
    if (NRFX_IRQ_IS_ENABLED(USBD_IRQn))
    8910:	2036      	movs	r0, #54	; 0x36
    8912:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    8916:	f7fb f8d9 	bl	3acc <arch_irq_is_enabled>
    891a:	b170      	cbz	r0, 893a <nrfx_usbd_stop+0x32>
        usbd_ep_abort_all();
    891c:	f7ff ffcc 	bl	88b8 <usbd_ep_abort_all>
    p_reg->USBPULLUP = USBD_USBPULLUP_CONNECT_Disabled << USBD_USBPULLUP_CONNECT_Pos;
    8920:	2300      	movs	r3, #0
    8922:	4c07      	ldr	r4, [pc, #28]	; (8940 <nrfx_usbd_stop+0x38>)
        NRFX_IRQ_DISABLE(USBD_IRQn);
    8924:	2036      	movs	r0, #54	; 0x36
    8926:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
    (void) p_reg->USBPULLUP;
    892a:	f8d4 3504 	ldr.w	r3, [r4, #1284]	; 0x504
    892e:	f7fb f8b9 	bl	3aa4 <arch_irq_disable>
    p_reg->INTENCLR = mask;
    8932:	f04f 33ff 	mov.w	r3, #4294967295
    8936:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
}
    893a:	bd10      	pop	{r4, pc}
    893c:	e000e100 	.word	0xe000e100
    8940:	50036000 	.word	0x50036000

00008944 <nrfx_usbd_disable>:
{
    8944:	b508      	push	{r3, lr}
    nrfx_usbd_stop();
    8946:	f7ff ffdf 	bl	8908 <nrfx_usbd_stop>
    return p_reg->INTENSET;
    894a:	4b08      	ldr	r3, [pc, #32]	; (896c <nrfx_usbd_disable+0x28>)
    894c:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
    p_reg->INTENCLR = mask;
    8950:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Disabled << USBD_ENABLE_ENABLE_Pos;
    8954:	2200      	movs	r2, #0
    8956:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    (void) p_reg->ENABLE;
    895a:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
    m_dma_pending = false;
    895e:	4b04      	ldr	r3, [pc, #16]	; (8970 <nrfx_usbd_disable+0x2c>)
    8960:	701a      	strb	r2, [r3, #0]
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
    8962:	2201      	movs	r2, #1
    8964:	4b03      	ldr	r3, [pc, #12]	; (8974 <nrfx_usbd_disable+0x30>)
    8966:	701a      	strb	r2, [r3, #0]
}
    8968:	bd08      	pop	{r3, pc}
    896a:	bf00      	nop
    896c:	50036000 	.word	0x50036000
    8970:	20056398 	.word	0x20056398
    8974:	20056399 	.word	0x20056399

00008978 <nrfx_usbd_suspend>:
{
    8978:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    897a:	f04f 0320 	mov.w	r3, #32
    897e:	f3ef 8511 	mrs	r5, BASEPRI
    8982:	f383 8812 	msr	BASEPRI_MAX, r3
    8986:	f3bf 8f6f 	isb	sy
    if (m_bus_suspend)
    898a:	4b11      	ldr	r3, [pc, #68]	; (89d0 <nrfx_usbd_suspend+0x58>)
    898c:	781b      	ldrb	r3, [r3, #0]
    898e:	f003 04ff 	and.w	r4, r3, #255	; 0xff
    8992:	b933      	cbnz	r3, 89a2 <nrfx_usbd_suspend+0x2a>
    bool suspended = false;
    8994:	2400      	movs	r4, #0
	__asm__ volatile(
    8996:	f385 8811 	msr	BASEPRI, r5
    899a:	f3bf 8f6f 	isb	sy
}
    899e:	4620      	mov	r0, r4
    89a0:	bd38      	pop	{r3, r4, r5, pc}
        usbd_ep_abort_all();
    89a2:	f7ff ff89 	bl	88b8 <usbd_ep_abort_all>
    return p_reg->EVENTCAUSE;
    89a6:	4b0b      	ldr	r3, [pc, #44]	; (89d4 <nrfx_usbd_suspend+0x5c>)
    89a8:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
        if (!(nrf_usbd_eventcause_get(NRF_USBD) & NRF_USBD_EVENTCAUSE_RESUME_MASK))
    89ac:	f412 7200 	ands.w	r2, r2, #512	; 0x200
    89b0:	d1f0      	bne.n	8994 <nrfx_usbd_suspend+0x1c>
    p_reg->LOWPOWER = USBD_LOWPOWER_LOWPOWER_LowPower << USBD_LOWPOWER_LOWPOWER_Pos;
    89b2:	2101      	movs	r1, #1
    89b4:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
    (void) p_reg->LOWPOWER;
    89b8:	f8d3 152c 	ldr.w	r1, [r3, #1324]	; 0x52c
    return p_reg->EVENTCAUSE;
    89bc:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
            if (nrf_usbd_eventcause_get(NRF_USBD) & NRF_USBD_EVENTCAUSE_RESUME_MASK)
    89c0:	0589      	lsls	r1, r1, #22
    p_reg->LOWPOWER = USBD_LOWPOWER_LOWPOWER_ForceNormal << USBD_LOWPOWER_LOWPOWER_Pos;
    89c2:	bf42      	ittt	mi
    89c4:	f8c3 252c 	strmi.w	r2, [r3, #1324]	; 0x52c
    bool suspended = false;
    89c8:	4614      	movmi	r4, r2
    (void) p_reg->LOWPOWER;
    89ca:	f8d3 352c 	ldrmi.w	r3, [r3, #1324]	; 0x52c
}
    89ce:	e7e2      	b.n	8996 <nrfx_usbd_suspend+0x1e>
    89d0:	20056397 	.word	0x20056397
    89d4:	50036000 	.word	0x50036000

000089d8 <nrfx_usbd_ep_disable>:
{
    89d8:	b510      	push	{r4, lr}
    89da:	4604      	mov	r4, r0
    usbd_ep_abort(ep);
    89dc:	f7ff fe7a 	bl	86d4 <usbd_ep_abort>
        p_reg->EPINEN &= ~(1UL << epnr);
    89e0:	2301      	movs	r3, #1
    uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    89e2:	f004 000f 	and.w	r0, r4, #15
        p_reg->EPINEN &= ~(1UL << epnr);
    89e6:	4083      	lsls	r3, r0
    89e8:	43db      	mvns	r3, r3
    89ea:	4a0c      	ldr	r2, [pc, #48]	; (8a1c <nrfx_usbd_ep_disable+0x44>)
    if (NRF_USBD_EPIN_CHECK(ep))
    89ec:	f014 0f80 	tst.w	r4, #128	; 0x80
        p_reg->EPINEN &= ~(1UL << epnr);
    89f0:	bf15      	itete	ne
    89f2:	f8d2 1510 	ldrne.w	r1, [r2, #1296]	; 0x510
        p_reg->EPOUTEN &= ~(1UL << epnr);
    89f6:	f8d2 1514 	ldreq.w	r1, [r2, #1300]	; 0x514
        p_reg->EPINEN &= ~(1UL << epnr);
    89fa:	400b      	andne	r3, r1
        p_reg->EPOUTEN &= ~(1UL << epnr);
    89fc:	400b      	andeq	r3, r1
        p_reg->EPINEN &= ~(1UL << epnr);
    89fe:	bf15      	itete	ne
    8a00:	f8c2 3510 	strne.w	r3, [r2, #1296]	; 0x510
        p_reg->EPOUTEN &= ~(1UL << epnr);
    8a04:	f8c2 3514 	streq.w	r3, [r2, #1300]	; 0x514
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    8a08:	4b05      	ldrne	r3, [pc, #20]	; (8a20 <nrfx_usbd_ep_disable+0x48>)
    8a0a:	4b06      	ldreq	r3, [pc, #24]	; (8a24 <nrfx_usbd_ep_disable+0x4c>)
    8a0c:	5c1a      	ldrb	r2, [r3, r0]
    8a0e:	2301      	movs	r3, #1
    8a10:	4093      	lsls	r3, r2
    p_reg->INTENCLR = mask;
    8a12:	4a02      	ldr	r2, [pc, #8]	; (8a1c <nrfx_usbd_ep_disable+0x44>)
    8a14:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
}
    8a18:	bd10      	pop	{r4, pc}
    8a1a:	bf00      	nop
    8a1c:	50036000 	.word	0x50036000
    8a20:	0000ef25 	.word	0x0000ef25
    8a24:	0000ef2e 	.word	0x0000ef2e

00008a28 <nrfx_usbd_ep_enable>:
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    8a28:	b243      	sxtb	r3, r0
    8a2a:	2b00      	cmp	r3, #0
    8a2c:	4b23      	ldr	r3, [pc, #140]	; (8abc <nrfx_usbd_ep_enable+0x94>)
    8a2e:	4a24      	ldr	r2, [pc, #144]	; (8ac0 <nrfx_usbd_ep_enable+0x98>)
    8a30:	bfa8      	it	ge
    8a32:	461a      	movge	r2, r3
{
    8a34:	b570      	push	{r4, r5, r6, lr}
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    8a36:	f04f 0401 	mov.w	r4, #1
    8a3a:	f000 030f 	and.w	r3, r0, #15
    8a3e:	5cd1      	ldrb	r1, [r2, r3]
    p_reg->INTENSET = mask;
    8a40:	4a20      	ldr	r2, [pc, #128]	; (8ac4 <nrfx_usbd_ep_enable+0x9c>)
    8a42:	fa04 f101 	lsl.w	r1, r4, r1
{
    8a46:	4605      	mov	r5, r0
    8a48:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
    if (NRF_USBD_EPIN_CHECK(ep))
    8a4c:	da0c      	bge.n	8a68 <nrfx_usbd_ep_enable+0x40>
        return 0 != (p_reg->EPINEN & (1UL << epnr));
    8a4e:	f8d2 1510 	ldr.w	r1, [r2, #1296]	; 0x510
    8a52:	40d9      	lsrs	r1, r3
    if (nrf_usbd_ep_enable_check(NRF_USBD, ep))
    8a54:	07c8      	lsls	r0, r1, #31
    8a56:	d406      	bmi.n	8a66 <nrfx_usbd_ep_enable+0x3e>
        p_reg->EPINEN |= 1UL << epnr;
    8a58:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    8a5c:	fa04 f303 	lsl.w	r3, r4, r3
    8a60:	4303      	orrs	r3, r0
    8a62:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
}
    8a66:	bd70      	pop	{r4, r5, r6, pc}
        return 0 != (p_reg->EPOUTEN & (1UL << epnr));
    8a68:	f8d2 1514 	ldr.w	r1, [r2, #1300]	; 0x514
    8a6c:	40d9      	lsrs	r1, r3
    if (nrf_usbd_ep_enable_check(NRF_USBD, ep))
    8a6e:	07c9      	lsls	r1, r1, #31
    8a70:	d4f9      	bmi.n	8a66 <nrfx_usbd_ep_enable+0x3e>
        p_reg->EPOUTEN |= 1UL << epnr;
    8a72:	f8d2 6514 	ldr.w	r6, [r2, #1300]	; 0x514
    8a76:	fa04 f103 	lsl.w	r1, r4, r3
    8a7a:	4331      	orrs	r1, r6
    8a7c:	f8c2 1514 	str.w	r1, [r2, #1300]	; 0x514
    if ((NRF_USBD_EP_NR_GET(ep) != 0) &&
    8a80:	2b00      	cmp	r3, #0
    8a82:	d0f0      	beq.n	8a66 <nrfx_usbd_ep_enable+0x3e>
        NRF_USBD_EPOUT_CHECK(ep) &&
    8a84:	0703      	lsls	r3, r0, #28
    8a86:	d4ee      	bmi.n	8a66 <nrfx_usbd_ep_enable+0x3e>
	__asm__ volatile(
    8a88:	f04f 0320 	mov.w	r3, #32
    8a8c:	f3ef 8611 	mrs	r6, BASEPRI
    8a90:	f383 8812 	msr	BASEPRI_MAX, r3
    8a94:	f3bf 8f6f 	isb	sy
        nrfx_usbd_transfer_out_drop(ep);
    8a98:	f7ff fdf2 	bl	8680 <nrfx_usbd_transfer_out_drop>
        m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    8a9c:	4628      	mov	r0, r5
    8a9e:	f005 f876 	bl	db8e <ep2bit>
    8aa2:	4a09      	ldr	r2, [pc, #36]	; (8ac8 <nrfx_usbd_ep_enable+0xa0>)
    8aa4:	fa04 f000 	lsl.w	r0, r4, r0
    8aa8:	6813      	ldr	r3, [r2, #0]
    8aaa:	ea23 0000 	bic.w	r0, r3, r0
    8aae:	6010      	str	r0, [r2, #0]
	__asm__ volatile(
    8ab0:	f386 8811 	msr	BASEPRI, r6
    8ab4:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    8ab8:	e7d5      	b.n	8a66 <nrfx_usbd_ep_enable+0x3e>
    8aba:	bf00      	nop
    8abc:	0000ef2e 	.word	0x0000ef2e
    8ac0:	0000ef25 	.word	0x0000ef25
    8ac4:	50036000 	.word	0x50036000
    8ac8:	2001419c 	.word	0x2001419c

00008acc <nrfx_usbd_ep_stall_clear>:
    if (NRF_USBD_EPOUT_CHECK(ep) && nrfx_usbd_ep_stall_check(ep))
    8acc:	0603      	lsls	r3, r0, #24
{
    8ace:	b510      	push	{r4, lr}
    8ad0:	4604      	mov	r4, r0
    if (NRF_USBD_EPOUT_CHECK(ep) && nrfx_usbd_ep_stall_check(ep))
    8ad2:	d405      	bmi.n	8ae0 <nrfx_usbd_ep_stall_clear+0x14>
    8ad4:	f7ff fd3e 	bl	8554 <nrfx_usbd_ep_stall_check>
    8ad8:	b110      	cbz	r0, 8ae0 <nrfx_usbd_ep_stall_clear+0x14>
        nrfx_usbd_transfer_out_drop(ep);
    8ada:	4620      	mov	r0, r4
    8adc:	f7ff fdd0 	bl	8680 <nrfx_usbd_transfer_out_drop>
    p_reg->EPSTALL = (USBD_EPSTALL_STALL_UnStall << USBD_EPSTALL_STALL_Pos) | ep;
    8ae0:	4b01      	ldr	r3, [pc, #4]	; (8ae8 <nrfx_usbd_ep_stall_clear+0x1c>)
    8ae2:	f8c3 4518 	str.w	r4, [r3, #1304]	; 0x518
}
    8ae6:	bd10      	pop	{r4, pc}
    8ae8:	50036000 	.word	0x50036000

00008aec <nrfx_usbreg_enable>:
    p_reg->INTENSET = mask;
    8aec:	2207      	movs	r2, #7
    8aee:	4b02      	ldr	r3, [pc, #8]	; (8af8 <nrfx_usbreg_enable+0xc>)
    8af0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
void nrfx_usbreg_enable(void)
{
    nrf_usbreg_int_enable(NRF_USBREGULATOR, NRF_USBREG_INT_USBDETECTED |
                                            NRF_USBREG_INT_USBREMOVED  |
                                            NRF_USBREG_INT_USBPWRRDY);
}
    8af4:	4770      	bx	lr
    8af6:	bf00      	nop
    8af8:	50037000 	.word	0x50037000

00008afc <nrfx_usbreg_disable>:
    p_reg->INTENCLR = mask;
    8afc:	2207      	movs	r2, #7
    8afe:	4b02      	ldr	r3, [pc, #8]	; (8b08 <nrfx_usbreg_disable+0xc>)
    8b00:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
void nrfx_usbreg_disable(void)
{
    nrf_usbreg_int_disable(NRF_USBREGULATOR, NRF_USBREG_INT_USBDETECTED |
                                             NRF_USBREG_INT_USBREMOVED  |
                                             NRF_USBREG_INT_USBPWRRDY);
}
    8b04:	4770      	bx	lr
    8b06:	bf00      	nop
    8b08:	50037000 	.word	0x50037000

00008b0c <nrfx_usbreg_uninit>:
    8b0c:	2207      	movs	r2, #7

void nrfx_usbreg_uninit(void)
{
    8b0e:	b508      	push	{r3, lr}
    8b10:	4b04      	ldr	r3, [pc, #16]	; (8b24 <nrfx_usbreg_uninit+0x18>)
    nrfx_usbreg_disable();
    NRFX_IRQ_DISABLE(nrfx_get_irq_number(NRF_USBREGULATOR));
    8b12:	2037      	movs	r0, #55	; 0x37
    8b14:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    8b18:	f7fa ffc4 	bl	3aa4 <arch_irq_disable>
    m_usbevt_handler = NULL;
    8b1c:	2200      	movs	r2, #0
    8b1e:	4b02      	ldr	r3, [pc, #8]	; (8b28 <nrfx_usbreg_uninit+0x1c>)
    8b20:	601a      	str	r2, [r3, #0]
}
    8b22:	bd08      	pop	{r3, pc}
    8b24:	50037000 	.word	0x50037000
    8b28:	20014374 	.word	0x20014374

00008b2c <nrfx_usbreg_init>:
{
    8b2c:	b510      	push	{r4, lr}
    8b2e:	4604      	mov	r4, r0
    nrfx_usbreg_uninit();
    8b30:	f7ff ffec 	bl	8b0c <nrfx_usbreg_uninit>
    m_usbevt_handler = p_config->handler;
    8b34:	6822      	ldr	r2, [r4, #0]
    8b36:	4b07      	ldr	r3, [pc, #28]	; (8b54 <nrfx_usbreg_init+0x28>)
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_USBREGULATOR));
    8b38:	2037      	movs	r0, #55	; 0x37
}
    8b3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    m_usbevt_handler = p_config->handler;
    8b3e:	601a      	str	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8b40:	2200      	movs	r2, #0
    8b42:	4b05      	ldr	r3, [pc, #20]	; (8b58 <nrfx_usbreg_init+0x2c>)
    8b44:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    8b48:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    8b4c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_USBREGULATOR));
    8b50:	f7fa bf98 	b.w	3a84 <arch_irq_enable>
    8b54:	20014374 	.word	0x20014374
    8b58:	50037000 	.word	0x50037000

00008b5c <nrfx_usbreg_irq_handler>:

void nrfx_usbreg_irq_handler(void)
{
    8b5c:	b510      	push	{r4, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8b5e:	4c11      	ldr	r4, [pc, #68]	; (8ba4 <nrfx_usbreg_irq_handler+0x48>)
    8b60:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
    if (nrf_usbreg_event_check(NRF_USBREGULATOR, NRF_USBREG_EVENT_USBDETECTED))
    8b64:	b12b      	cbz	r3, 8b72 <nrfx_usbreg_irq_handler+0x16>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8b66:	2000      	movs	r0, #0
    {
        nrf_usbreg_event_clear(NRF_USBREGULATOR, NRF_USBREG_EVENT_USBDETECTED);
        m_usbevt_handler(NRFX_USBREG_EVT_DETECTED);
    8b68:	4b0f      	ldr	r3, [pc, #60]	; (8ba8 <nrfx_usbreg_irq_handler+0x4c>)
    8b6a:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
    8b6e:	681b      	ldr	r3, [r3, #0]
    8b70:	4798      	blx	r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8b72:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    }
    if (nrf_usbreg_event_check(NRF_USBREGULATOR, NRF_USBREG_EVENT_USBREMOVED))
    8b76:	b133      	cbz	r3, 8b86 <nrfx_usbreg_irq_handler+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8b78:	2300      	movs	r3, #0
    8b7a:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    {
        nrf_usbreg_event_clear(NRF_USBREGULATOR, NRF_USBREG_EVENT_USBREMOVED);
        m_usbevt_handler(NRFX_USBREG_EVT_REMOVED);
    8b7e:	4b0a      	ldr	r3, [pc, #40]	; (8ba8 <nrfx_usbreg_irq_handler+0x4c>)
    8b80:	2001      	movs	r0, #1
    8b82:	681b      	ldr	r3, [r3, #0]
    8b84:	4798      	blx	r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8b86:	4b07      	ldr	r3, [pc, #28]	; (8ba4 <nrfx_usbreg_irq_handler+0x48>)
    8b88:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    }
    if (nrf_usbreg_event_check(NRF_USBREGULATOR, NRF_USBREG_EVENT_USBPWRRDY))
    8b8c:	b142      	cbz	r2, 8ba0 <nrfx_usbreg_irq_handler+0x44>
    {
        nrf_usbreg_event_clear(NRF_USBREGULATOR, NRF_USBREG_EVENT_USBPWRRDY);
        m_usbevt_handler(NRFX_USBREG_EVT_READY);
    }
}
    8b8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8b92:	2200      	movs	r2, #0
    8b94:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
        m_usbevt_handler(NRFX_USBREG_EVT_READY);
    8b98:	4b03      	ldr	r3, [pc, #12]	; (8ba8 <nrfx_usbreg_irq_handler+0x4c>)
    8b9a:	2002      	movs	r0, #2
    8b9c:	681b      	ldr	r3, [r3, #0]
    8b9e:	4718      	bx	r3
}
    8ba0:	bd10      	pop	{r4, pc}
    8ba2:	bf00      	nop
    8ba4:	50037000 	.word	0x50037000
    8ba8:	20014374 	.word	0x20014374

00008bac <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    8bac:	4b0e      	ldr	r3, [pc, #56]	; (8be8 <z_sys_init_run_level+0x3c>)
{
    8bae:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    8bb0:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    8bb4:	3001      	adds	r0, #1
    8bb6:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    8bba:	42a6      	cmp	r6, r4
    8bbc:	d800      	bhi.n	8bc0 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    8bbe:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    8bc0:	e9d4 3500 	ldrd	r3, r5, [r4]
    8bc4:	4628      	mov	r0, r5
    8bc6:	4798      	blx	r3
		if (dev != NULL) {
    8bc8:	b165      	cbz	r5, 8be4 <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    8bca:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    8bcc:	b130      	cbz	r0, 8bdc <z_sys_init_run_level+0x30>
				if (rc < 0) {
    8bce:	2800      	cmp	r0, #0
    8bd0:	bfb8      	it	lt
    8bd2:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    8bd4:	28ff      	cmp	r0, #255	; 0xff
    8bd6:	bfa8      	it	ge
    8bd8:	20ff      	movge	r0, #255	; 0xff
    8bda:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    8bdc:	785a      	ldrb	r2, [r3, #1]
    8bde:	f042 0201 	orr.w	r2, r2, #1
    8be2:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    8be4:	3408      	adds	r4, #8
    8be6:	e7e8      	b.n	8bba <z_sys_init_run_level+0xe>
    8be8:	0000eac4 	.word	0x0000eac4

00008bec <bg_thread_main>:
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    8bec:	2201      	movs	r2, #1
{
    8bee:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    8bf0:	4b09      	ldr	r3, [pc, #36]	; (8c18 <bg_thread_main+0x2c>)

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    8bf2:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    8bf4:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    8bf6:	f7ff ffd9 	bl	8bac <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    8bfa:	f005 fac4 	bl	e186 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    8bfe:	2003      	movs	r0, #3
    8c00:	f7ff ffd4 	bl	8bac <z_sys_init_run_level>

	z_init_static_threads();
    8c04:	f000 f962 	bl	8ecc <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    8c08:	f7f7 fc10 	bl	42c <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    8c0c:	4a03      	ldr	r2, [pc, #12]	; (8c1c <bg_thread_main+0x30>)
    8c0e:	7b13      	ldrb	r3, [r2, #12]
    8c10:	f023 0301 	bic.w	r3, r3, #1
    8c14:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    8c16:	bd08      	pop	{r3, pc}
    8c18:	2005639b 	.word	0x2005639b
    8c1c:	20002600 	.word	0x20002600

00008c20 <z_bss_zero>:
{
    8c20:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    8c22:	4803      	ldr	r0, [pc, #12]	; (8c30 <z_bss_zero+0x10>)
    8c24:	4a03      	ldr	r2, [pc, #12]	; (8c34 <z_bss_zero+0x14>)
    8c26:	2100      	movs	r1, #0
    8c28:	1a12      	subs	r2, r2, r0
    8c2a:	f005 f836 	bl	dc9a <z_early_memset>
}
    8c2e:	bd08      	pop	{r3, pc}
    8c30:	20002438 	.word	0x20002438
    8c34:	2005639c 	.word	0x2005639c

00008c38 <z_init_cpu>:

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
	struct k_thread *thread = &z_idle_threads[i];
    8c38:	2378      	movs	r3, #120	; 0x78
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    8c3a:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = &z_idle_threads[i];
    8c3c:	4e13      	ldr	r6, [pc, #76]	; (8c8c <z_init_cpu+0x54>)
	z_setup_new_thread(thread, stack,
    8c3e:	2201      	movs	r2, #1
	struct k_thread *thread = &z_idle_threads[i];
    8c40:	fb03 6600 	mla	r6, r3, r0, r6
	z_setup_new_thread(thread, stack,
    8c44:	2300      	movs	r3, #0
{
    8c46:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    8c48:	e9cd 2304 	strd	r2, r3, [sp, #16]
    8c4c:	220f      	movs	r2, #15
    8c4e:	9301      	str	r3, [sp, #4]
    8c50:	e9cd 3202 	strd	r3, r2, [sp, #8]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    8c54:	2314      	movs	r3, #20
	z_setup_new_thread(thread, stack,
    8c56:	f44f 72a0 	mov.w	r2, #320	; 0x140
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    8c5a:	4d0d      	ldr	r5, [pc, #52]	; (8c90 <z_init_cpu+0x58>)
	z_setup_new_thread(thread, stack,
    8c5c:	490d      	ldr	r1, [pc, #52]	; (8c94 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    8c5e:	fb03 5500 	mla	r5, r3, r0, r5
{
    8c62:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    8c64:	fb02 1100 	mla	r1, r2, r0, r1
    8c68:	4b0b      	ldr	r3, [pc, #44]	; (8c98 <z_init_cpu+0x60>)
    8c6a:	4630      	mov	r0, r6
    8c6c:	9500      	str	r5, [sp, #0]
    8c6e:	f000 f8d1 	bl	8e14 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    8c72:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    8c74:	4809      	ldr	r0, [pc, #36]	; (8c9c <z_init_cpu+0x64>)
	_kernel.cpus[id].id = id;
    8c76:	742c      	strb	r4, [r5, #16]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    8c78:	3401      	adds	r4, #1
    8c7a:	f023 0304 	bic.w	r3, r3, #4
    8c7e:	eb00 24c4 	add.w	r4, r0, r4, lsl #11
    8c82:	7373      	strb	r3, [r6, #13]
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    8c84:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
    8c86:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    8c88:	b006      	add	sp, #24
    8c8a:	bd70      	pop	{r4, r5, r6, pc}
    8c8c:	20002588 	.word	0x20002588
    8c90:	20014378 	.word	0x20014378
    8c94:	200593a0 	.word	0x200593a0
    8c98:	0000dd41 	.word	0x0000dd41
    8c9c:	200594e0 	.word	0x200594e0

00008ca0 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    8ca0:	b580      	push	{r7, lr}
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    8ca2:	4b2d      	ldr	r3, [pc, #180]	; (8d58 <z_cstart+0xb8>)
    8ca4:	b0a4      	sub	sp, #144	; 0x90
	uint32_t msp =
    8ca6:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    8caa:	f382 8808 	msr	MSP, r2
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    8cae:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    8cb2:	2400      	movs	r4, #0
    8cb4:	23e0      	movs	r3, #224	; 0xe0
    8cb6:	4d29      	ldr	r5, [pc, #164]	; (8d5c <z_cstart+0xbc>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    8cb8:	4e29      	ldr	r6, [pc, #164]	; (8d60 <z_cstart+0xc0>)
    8cba:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    8cbe:	77ec      	strb	r4, [r5, #31]
    8cc0:	762c      	strb	r4, [r5, #24]
    8cc2:	766c      	strb	r4, [r5, #25]
    8cc4:	76ac      	strb	r4, [r5, #26]
    8cc6:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    8cca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    8ccc:	4f25      	ldr	r7, [pc, #148]	; (8d64 <z_cstart+0xc4>)
    8cce:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    8cd2:	626b      	str	r3, [r5, #36]	; 0x24
    8cd4:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    8cd8:	f7fb f8be 	bl	3e58 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    8cdc:	f7fa feb4 	bl	3a48 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    8ce0:	f04f 33ff 	mov.w	r3, #4294967295
    8ce4:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    8ce6:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    8ce8:	f7fb fac6 	bl	4278 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    8cec:	f7fb f964 	bl	3fb8 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    8cf0:	f240 1301 	movw	r3, #257	; 0x101
    8cf4:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    8cf8:	ab06      	add	r3, sp, #24
    8cfa:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    8cfc:	e9cd 441e 	strd	r4, r4, [sp, #120]	; 0x78
	dummy_thread->resource_pool = NULL;
    8d00:	9421      	str	r4, [sp, #132]	; 0x84
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    8d02:	f004 ff98 	bl	dc36 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    8d06:	4620      	mov	r0, r4
    8d08:	f7ff ff50 	bl	8bac <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    8d0c:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    8d0e:	4d16      	ldr	r5, [pc, #88]	; (8d68 <z_cstart+0xc8>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    8d10:	f7ff ff4c 	bl	8bac <z_sys_init_run_level>
	z_sched_init();
    8d14:	f000 fcf6 	bl	9704 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    8d18:	4b14      	ldr	r3, [pc, #80]	; (8d6c <z_cstart+0xcc>)
	_kernel.ready_q.cache = &z_main_thread;
    8d1a:	6175      	str	r5, [r6, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    8d1c:	9305      	str	r3, [sp, #20]
    8d1e:	2301      	movs	r3, #1
    8d20:	4913      	ldr	r1, [pc, #76]	; (8d70 <z_cstart+0xd0>)
    8d22:	f44f 5220 	mov.w	r2, #10240	; 0x2800
    8d26:	e9cd 4303 	strd	r4, r3, [sp, #12]
    8d2a:	4628      	mov	r0, r5
    8d2c:	463b      	mov	r3, r7
    8d2e:	e9cd 4401 	strd	r4, r4, [sp, #4]
    8d32:	9400      	str	r4, [sp, #0]
    8d34:	f000 f86e 	bl	8e14 <z_setup_new_thread>
    8d38:	4606      	mov	r6, r0
    8d3a:	7b6a      	ldrb	r2, [r5, #13]
	z_ready_thread(&z_main_thread);
    8d3c:	4628      	mov	r0, r5
    8d3e:	f022 0204 	bic.w	r2, r2, #4
    8d42:	736a      	strb	r2, [r5, #13]
    8d44:	f005 f92c 	bl	dfa0 <z_ready_thread>
	z_init_cpu(0);
    8d48:	4620      	mov	r0, r4
    8d4a:	f7ff ff75 	bl	8c38 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    8d4e:	463a      	mov	r2, r7
    8d50:	4631      	mov	r1, r6
    8d52:	4628      	mov	r0, r5
    8d54:	f7fa ff70 	bl	3c38 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    8d58:	200594e0 	.word	0x200594e0
    8d5c:	e000ed00 	.word	0xe000ed00
    8d60:	20014378 	.word	0x20014378
    8d64:	00008bed 	.word	0x00008bed
    8d68:	20002600 	.word	0x20002600
    8d6c:	0000ef37 	.word	0x0000ef37
    8d70:	20056ba0 	.word	0x20056ba0

00008d74 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    8d74:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    8d76:	4b0e      	ldr	r3, [pc, #56]	; (8db0 <init_mem_slab_module+0x3c>)
    8d78:	4c0e      	ldr	r4, [pc, #56]	; (8db4 <init_mem_slab_module+0x40>)
    8d7a:	42a3      	cmp	r3, r4
    8d7c:	d301      	bcc.n	8d82 <init_mem_slab_module+0xe>
			goto out;
		}
		z_object_init(slab);
	}

out:
    8d7e:	2000      	movs	r0, #0
	return rc;
}
    8d80:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    8d82:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    8d86:	ea41 0200 	orr.w	r2, r1, r0
    8d8a:	f012 0203 	ands.w	r2, r2, #3
    8d8e:	d10b      	bne.n	8da8 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    8d90:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    8d92:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    8d94:	42aa      	cmp	r2, r5
    8d96:	d101      	bne.n	8d9c <init_mem_slab_module+0x28>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    8d98:	331c      	adds	r3, #28
    8d9a:	e7ee      	b.n	8d7a <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    8d9c:	695e      	ldr	r6, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    8d9e:	3201      	adds	r2, #1
		*(char **)p = slab->free_list;
    8da0:	600e      	str	r6, [r1, #0]
		slab->free_list = p;
    8da2:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    8da4:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    8da6:	e7f5      	b.n	8d94 <init_mem_slab_module+0x20>
	return rc;
    8da8:	f06f 0015 	mvn.w	r0, #21
    8dac:	e7e8      	b.n	8d80 <init_mem_slab_module+0xc>
    8dae:	bf00      	nop
    8db0:	200022a0 	.word	0x200022a0
    8db4:	200022bc 	.word	0x200022bc

00008db8 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    8db8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    8dba:	460c      	mov	r4, r1
	__asm__ volatile(
    8dbc:	f04f 0520 	mov.w	r5, #32
    8dc0:	f3ef 8111 	mrs	r1, BASEPRI
    8dc4:	f385 8812 	msr	BASEPRI_MAX, r5
    8dc8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    8dcc:	6945      	ldr	r5, [r0, #20]
    8dce:	b15d      	cbz	r5, 8de8 <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
    8dd0:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    8dd2:	682b      	ldr	r3, [r5, #0]
    8dd4:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    8dd6:	6983      	ldr	r3, [r0, #24]
    8dd8:	3301      	adds	r3, #1
    8dda:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    8ddc:	2000      	movs	r0, #0
	__asm__ volatile(
    8dde:	f381 8811 	msr	BASEPRI, r1
    8de2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    8de6:	e011      	b.n	8e0c <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    8de8:	ea52 0c03 	orrs.w	ip, r2, r3
    8dec:	d103      	bne.n	8df6 <k_mem_slab_alloc+0x3e>
		result = -ENOMEM;
    8dee:	f06f 000b 	mvn.w	r0, #11
		*mem = NULL;
    8df2:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
    8df4:	e7f3      	b.n	8dde <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    8df6:	e9cd 2300 	strd	r2, r3, [sp]
    8dfa:	4602      	mov	r2, r0
    8dfc:	3008      	adds	r0, #8
    8dfe:	f000 fbdb 	bl	95b8 <z_pend_curr>
		if (result == 0) {
    8e02:	b918      	cbnz	r0, 8e0c <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    8e04:	4b02      	ldr	r3, [pc, #8]	; (8e10 <k_mem_slab_alloc+0x58>)
    8e06:	689b      	ldr	r3, [r3, #8]
    8e08:	695b      	ldr	r3, [r3, #20]
    8e0a:	6023      	str	r3, [r4, #0]
}
    8e0c:	b003      	add	sp, #12
    8e0e:	bd30      	pop	{r4, r5, pc}
    8e10:	20014378 	.word	0x20014378

00008e14 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    8e14:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    8e18:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    8e1a:	f100 0558 	add.w	r5, r0, #88	; 0x58
    8e1e:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    8e20:	2604      	movs	r6, #4
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    8e22:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	thread_base->pended_on = NULL;
    8e26:	2500      	movs	r5, #0
{
    8e28:	4604      	mov	r4, r0
	thread_base->thread_state = (uint8_t)initial_state;
    8e2a:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    8e2c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    8e2e:	e9c0 5506 	strd	r5, r5, [r0, #24]
    8e32:	7386      	strb	r6, [r0, #14]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    8e34:	1dd6      	adds	r6, r2, #7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    8e36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    8e38:	f026 0607 	bic.w	r6, r6, #7
	new_thread->stack_info.size = stack_buf_size;
    8e3c:	e9c0 1618 	strd	r1, r6, [r0, #96]	; 0x60
	thread_base->pended_on = NULL;
    8e40:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    8e42:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    8e44:	6685      	str	r5, [r0, #104]	; 0x68
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    8e46:	9202      	str	r2, [sp, #8]
    8e48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
	stack_ptr = (char *)stack + stack_obj_size;
    8e4a:	eb01 0806 	add.w	r8, r1, r6
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    8e4e:	9201      	str	r2, [sp, #4]
    8e50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8e52:	9200      	str	r2, [sp, #0]
    8e54:	4642      	mov	r2, r8
    8e56:	f7fa fed3 	bl	3c00 <arch_new_thread>
	if (!_current) {
    8e5a:	4b05      	ldr	r3, [pc, #20]	; (8e70 <z_setup_new_thread+0x5c>)
	new_thread->init_data = NULL;
    8e5c:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    8e5e:	689b      	ldr	r3, [r3, #8]
    8e60:	b103      	cbz	r3, 8e64 <z_setup_new_thread+0x50>
	new_thread->resource_pool = _current->resource_pool;
    8e62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
    8e64:	4640      	mov	r0, r8
    8e66:	66e3      	str	r3, [r4, #108]	; 0x6c
    8e68:	b004      	add	sp, #16
    8e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8e6e:	bf00      	nop
    8e70:	20014378 	.word	0x20014378

00008e74 <z_impl_k_thread_create>:
{
    8e74:	b5f0      	push	{r4, r5, r6, r7, lr}
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    8e76:	2700      	movs	r7, #0
{
    8e78:	b087      	sub	sp, #28
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    8e7a:	9705      	str	r7, [sp, #20]
    8e7c:	9f10      	ldr	r7, [sp, #64]	; 0x40
{
    8e7e:	e9dd 6512 	ldrd	r6, r5, [sp, #72]	; 0x48
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    8e82:	9704      	str	r7, [sp, #16]
    8e84:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
{
    8e86:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    8e88:	9703      	str	r7, [sp, #12]
    8e8a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    8e8c:	9702      	str	r7, [sp, #8]
    8e8e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    8e90:	9701      	str	r7, [sp, #4]
    8e92:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    8e94:	9700      	str	r7, [sp, #0]
    8e96:	f7ff ffbd 	bl	8e14 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    8e9a:	f1b5 3fff 	cmp.w	r5, #4294967295
    8e9e:	bf08      	it	eq
    8ea0:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    8ea4:	d005      	beq.n	8eb2 <z_impl_k_thread_create+0x3e>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    8ea6:	ea55 0306 	orrs.w	r3, r5, r6
    8eaa:	d105      	bne.n	8eb8 <z_impl_k_thread_create+0x44>
	z_sched_start(thread);
    8eac:	4620      	mov	r0, r4
    8eae:	f000 fb27 	bl	9500 <z_sched_start>
}
    8eb2:	4620      	mov	r0, r4
    8eb4:	b007      	add	sp, #28
    8eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    8eb8:	4632      	mov	r2, r6
    8eba:	462b      	mov	r3, r5
    8ebc:	4902      	ldr	r1, [pc, #8]	; (8ec8 <z_impl_k_thread_create+0x54>)
    8ebe:	f104 0018 	add.w	r0, r4, #24
    8ec2:	f000 fd99 	bl	99f8 <z_add_timeout>
    8ec6:	e7f4      	b.n	8eb2 <z_impl_k_thread_create+0x3e>
    8ec8:	0000dfc1 	.word	0x0000dfc1

00008ecc <z_init_static_threads>:
{
    8ecc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    8ed0:	4c29      	ldr	r4, [pc, #164]	; (8f78 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    8ed2:	4d2a      	ldr	r5, [pc, #168]	; (8f7c <z_init_static_threads+0xb0>)
{
    8ed4:	b087      	sub	sp, #28
    8ed6:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    8ed8:	42ae      	cmp	r6, r5
    8eda:	f104 0430 	add.w	r4, r4, #48	; 0x30
    8ede:	d30f      	bcc.n	8f00 <z_init_static_threads+0x34>
	k_sched_lock();
    8ee0:	f000 faaa 	bl	9438 <k_sched_lock>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    8ee4:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    8ee8:	f240 37e7 	movw	r7, #999	; 0x3e7
	_FOREACH_STATIC_THREAD(thread_data) {
    8eec:	4c22      	ldr	r4, [pc, #136]	; (8f78 <z_init_static_threads+0xac>)
    8eee:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8f80 <z_init_static_threads+0xb4>
    8ef2:	42ac      	cmp	r4, r5
    8ef4:	d320      	bcc.n	8f38 <z_init_static_threads+0x6c>
}
    8ef6:	b007      	add	sp, #28
    8ef8:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    8efc:	f000 bbe6 	b.w	96cc <k_sched_unlock>
		z_setup_new_thread(
    8f00:	f854 3c04 	ldr.w	r3, [r4, #-4]
    8f04:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    8f08:	9305      	str	r3, [sp, #20]
    8f0a:	f854 3c10 	ldr.w	r3, [r4, #-16]
    8f0e:	9304      	str	r3, [sp, #16]
    8f10:	f854 3c14 	ldr.w	r3, [r4, #-20]
    8f14:	9303      	str	r3, [sp, #12]
    8f16:	f854 3c18 	ldr.w	r3, [r4, #-24]
    8f1a:	9302      	str	r3, [sp, #8]
    8f1c:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    8f20:	9301      	str	r3, [sp, #4]
    8f22:	f854 3c20 	ldr.w	r3, [r4, #-32]
    8f26:	9300      	str	r3, [sp, #0]
    8f28:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    8f2c:	f7ff ff72 	bl	8e14 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    8f30:	f854 3c30 	ldr.w	r3, [r4, #-48]
    8f34:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    8f36:	e7ce      	b.n	8ed6 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    8f38:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8f3a:	1c5a      	adds	r2, r3, #1
    8f3c:	d00d      	beq.n	8f5a <z_init_static_threads+0x8e>
    8f3e:	2100      	movs	r1, #0
    8f40:	4638      	mov	r0, r7
					    K_MSEC(thread_data->init_delay));
    8f42:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    8f46:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    8f4a:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    8f4e:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    8f52:	d104      	bne.n	8f5e <z_init_static_threads+0x92>
	z_sched_start(thread);
    8f54:	4640      	mov	r0, r8
    8f56:	f000 fad3 	bl	9500 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    8f5a:	3430      	adds	r4, #48	; 0x30
    8f5c:	e7c9      	b.n	8ef2 <z_init_static_threads+0x26>
    8f5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    8f62:	2300      	movs	r3, #0
    8f64:	f7f7 f8f6 	bl	154 <__aeabi_uldivmod>
    8f68:	4602      	mov	r2, r0
    8f6a:	460b      	mov	r3, r1
    8f6c:	f108 0018 	add.w	r0, r8, #24
    8f70:	4649      	mov	r1, r9
    8f72:	f000 fd41 	bl	99f8 <z_add_timeout>
    8f76:	e7f0      	b.n	8f5a <z_init_static_threads+0x8e>
    8f78:	20002268 	.word	0x20002268
    8f7c:	20002268 	.word	0x20002268
    8f80:	0000dfc1 	.word	0x0000dfc1

00008f84 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    8f84:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    8f88:	4604      	mov	r4, r0
    8f8a:	4617      	mov	r7, r2
    8f8c:	461e      	mov	r6, r3
	__asm__ volatile(
    8f8e:	f04f 0320 	mov.w	r3, #32
    8f92:	f3ef 8811 	mrs	r8, BASEPRI
    8f96:	f383 8812 	msr	BASEPRI_MAX, r3
    8f9a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    8f9e:	68c3      	ldr	r3, [r0, #12]
    8fa0:	4a32      	ldr	r2, [pc, #200]	; (906c <z_impl_k_mutex_lock+0xe8>)
    8fa2:	b16b      	cbz	r3, 8fc0 <z_impl_k_mutex_lock+0x3c>
    8fa4:	6880      	ldr	r0, [r0, #8]
    8fa6:	6891      	ldr	r1, [r2, #8]
    8fa8:	4288      	cmp	r0, r1
    8faa:	d019      	beq.n	8fe0 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    8fac:	ea57 0306 	orrs.w	r3, r7, r6
    8fb0:	d118      	bne.n	8fe4 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    8fb2:	f388 8811 	msr	BASEPRI, r8
    8fb6:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    8fba:	f06f 000f 	mvn.w	r0, #15
    8fbe:	e00c      	b.n	8fda <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    8fc0:	6891      	ldr	r1, [r2, #8]
    8fc2:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
    8fc6:	3301      	adds	r3, #1
    8fc8:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    8fca:	6893      	ldr	r3, [r2, #8]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    8fcc:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
    8fce:	60a3      	str	r3, [r4, #8]
    8fd0:	f388 8811 	msr	BASEPRI, r8
    8fd4:	f3bf 8f6f 	isb	sy
		return 0;
    8fd8:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    8fda:	b002      	add	sp, #8
    8fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    8fe0:	6921      	ldr	r1, [r4, #16]
    8fe2:	e7f0      	b.n	8fc6 <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    8fe4:	f991 100e 	ldrsb.w	r1, [r1, #14]
    8fe8:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    8fec:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    8ff0:	4299      	cmp	r1, r3
    8ff2:	bfa8      	it	ge
    8ff4:	4619      	movge	r1, r3
    8ff6:	4291      	cmp	r1, r2
    8ff8:	bfb8      	it	lt
    8ffa:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    8ffc:	428b      	cmp	r3, r1
    8ffe:	dd2e      	ble.n	905e <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    9000:	f004 feaa 	bl	dd58 <adjust_owner_prio.isra.0>
    9004:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    9006:	4622      	mov	r2, r4
    9008:	4641      	mov	r1, r8
    900a:	e9cd 7600 	strd	r7, r6, [sp]
    900e:	4818      	ldr	r0, [pc, #96]	; (9070 <z_impl_k_mutex_lock+0xec>)
    9010:	f000 fad2 	bl	95b8 <z_pend_curr>
	if (got_mutex == 0) {
    9014:	2800      	cmp	r0, #0
    9016:	d0e0      	beq.n	8fda <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    9018:	f04f 0320 	mov.w	r3, #32
    901c:	f3ef 8611 	mrs	r6, BASEPRI
    9020:	f383 8812 	msr	BASEPRI_MAX, r3
    9024:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    9028:	6823      	ldr	r3, [r4, #0]
    902a:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    902c:	429c      	cmp	r4, r3
    902e:	d00a      	beq.n	9046 <z_impl_k_mutex_lock+0xc2>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    9030:	b14b      	cbz	r3, 9046 <z_impl_k_mutex_lock+0xc2>
    9032:	f993 300e 	ldrsb.w	r3, [r3, #14]
    9036:	4299      	cmp	r1, r3
    9038:	bfa8      	it	ge
    903a:	4619      	movge	r1, r3
    903c:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    9040:	4299      	cmp	r1, r3
    9042:	bfb8      	it	lt
    9044:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    9046:	68a0      	ldr	r0, [r4, #8]
    9048:	f004 fe86 	bl	dd58 <adjust_owner_prio.isra.0>
    904c:	b900      	cbnz	r0, 9050 <z_impl_k_mutex_lock+0xcc>
	if (resched) {
    904e:	b145      	cbz	r5, 9062 <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    9050:	4631      	mov	r1, r6
    9052:	4807      	ldr	r0, [pc, #28]	; (9070 <z_impl_k_mutex_lock+0xec>)
    9054:	f000 f9de 	bl	9414 <z_reschedule>
	return -EAGAIN;
    9058:	f06f 000a 	mvn.w	r0, #10
    905c:	e7bd      	b.n	8fda <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    905e:	2500      	movs	r5, #0
    9060:	e7d1      	b.n	9006 <z_impl_k_mutex_lock+0x82>
	__asm__ volatile(
    9062:	f386 8811 	msr	BASEPRI, r6
    9066:	f3bf 8f6f 	isb	sy
    906a:	e7f5      	b.n	9058 <z_impl_k_mutex_lock+0xd4>
    906c:	20014378 	.word	0x20014378
    9070:	2005639c 	.word	0x2005639c

00009074 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    9074:	6883      	ldr	r3, [r0, #8]
{
    9076:	b570      	push	{r4, r5, r6, lr}
    9078:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    907a:	b36b      	cbz	r3, 90d8 <z_impl_k_mutex_unlock+0x64>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    907c:	4a19      	ldr	r2, [pc, #100]	; (90e4 <z_impl_k_mutex_unlock+0x70>)
    907e:	6892      	ldr	r2, [r2, #8]
    9080:	4293      	cmp	r3, r2
    9082:	d12c      	bne.n	90de <z_impl_k_mutex_unlock+0x6a>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    9084:	68c3      	ldr	r3, [r0, #12]
    9086:	2b01      	cmp	r3, #1
    9088:	d903      	bls.n	9092 <z_impl_k_mutex_unlock+0x1e>
		mutex->lock_count--;
    908a:	3b01      	subs	r3, #1
    908c:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
    908e:	2000      	movs	r0, #0
}
    9090:	bd70      	pop	{r4, r5, r6, pc}
	__asm__ volatile(
    9092:	f04f 0320 	mov.w	r3, #32
    9096:	f3ef 8511 	mrs	r5, BASEPRI
    909a:	f383 8812 	msr	BASEPRI_MAX, r3
    909e:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    90a2:	6901      	ldr	r1, [r0, #16]
    90a4:	6880      	ldr	r0, [r0, #8]
    90a6:	f004 fe57 	bl	dd58 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    90aa:	4620      	mov	r0, r4
    90ac:	f004 ffd4 	bl	e058 <z_unpend_first_thread>
	mutex->owner = new_owner;
    90b0:	2600      	movs	r6, #0
    90b2:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    90b4:	b150      	cbz	r0, 90cc <z_impl_k_mutex_unlock+0x58>
		mutex->owner_orig_prio = new_owner->base.prio;
    90b6:	f990 200e 	ldrsb.w	r2, [r0, #14]
    90ba:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    90bc:	6746      	str	r6, [r0, #116]	; 0x74
		z_ready_thread(new_owner);
    90be:	f004 ff6f 	bl	dfa0 <z_ready_thread>
		z_reschedule(&lock, key);
    90c2:	4629      	mov	r1, r5
    90c4:	4808      	ldr	r0, [pc, #32]	; (90e8 <z_impl_k_mutex_unlock+0x74>)
    90c6:	f000 f9a5 	bl	9414 <z_reschedule>
    90ca:	e7e0      	b.n	908e <z_impl_k_mutex_unlock+0x1a>
		mutex->lock_count = 0U;
    90cc:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    90ce:	f385 8811 	msr	BASEPRI, r5
    90d2:	f3bf 8f6f 	isb	sy
    90d6:	e7da      	b.n	908e <z_impl_k_mutex_unlock+0x1a>
		return -EINVAL;
    90d8:	f06f 0015 	mvn.w	r0, #21
    90dc:	e7d8      	b.n	9090 <z_impl_k_mutex_unlock+0x1c>
		return -EPERM;
    90de:	f04f 30ff 	mov.w	r0, #4294967295
    90e2:	e7d5      	b.n	9090 <z_impl_k_mutex_unlock+0x1c>
    90e4:	20014378 	.word	0x20014378
    90e8:	2005639c 	.word	0x2005639c

000090ec <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
    90ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
    90ee:	4611      	mov	r1, r2
	__asm__ volatile(
    90f0:	f04f 0220 	mov.w	r2, #32
    90f4:	f3ef 8511 	mrs	r5, BASEPRI
    90f8:	f382 8812 	msr	BASEPRI_MAX, r2
    90fc:	f3bf 8f6f 	isb	sy
    9100:	6804      	ldr	r4, [r0, #0]
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
    9102:	b19c      	cbz	r4, 912c <z_impl_k_queue_get+0x40>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    9104:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    9106:	6842      	ldr	r2, [r0, #4]
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    9108:	f023 0303 	bic.w	r3, r3, #3
Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    910c:	4294      	cmp	r4, r2
	list->head = node;
    910e:	6003      	str	r3, [r0, #0]
	list->tail = node;
    9110:	bf08      	it	eq
    9112:	6043      	streq	r3, [r0, #4]
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
    9114:	2101      	movs	r1, #1
    9116:	4620      	mov	r0, r4
    9118:	f004 fe8d 	bl	de36 <z_queue_node_peek>
    911c:	4604      	mov	r4, r0
	__asm__ volatile(
    911e:	f385 8811 	msr	BASEPRI, r5
    9122:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
}
    9126:	4620      	mov	r0, r4
    9128:	b003      	add	sp, #12
    912a:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    912c:	ea51 0203 	orrs.w	r2, r1, r3
    9130:	d0f5      	beq.n	911e <z_impl_k_queue_get+0x32>
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    9132:	f100 0208 	add.w	r2, r0, #8
	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
    9136:	e9cd 1300 	strd	r1, r3, [sp]
    913a:	4610      	mov	r0, r2
    913c:	4629      	mov	r1, r5
    913e:	f000 fa3b 	bl	95b8 <z_pend_curr>
	return (ret != 0) ? NULL : _current->base.swap_data;
    9142:	2800      	cmp	r0, #0
    9144:	d1ef      	bne.n	9126 <z_impl_k_queue_get+0x3a>
    9146:	4b02      	ldr	r3, [pc, #8]	; (9150 <z_impl_k_queue_get+0x64>)
    9148:	689b      	ldr	r3, [r3, #8]
    914a:	695c      	ldr	r4, [r3, #20]
    914c:	e7eb      	b.n	9126 <z_impl_k_queue_get+0x3a>
    914e:	bf00      	nop
    9150:	20014378 	.word	0x20014378

00009154 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    9154:	b538      	push	{r3, r4, r5, lr}
    9156:	4604      	mov	r4, r0
	__asm__ volatile(
    9158:	f04f 0320 	mov.w	r3, #32
    915c:	f3ef 8511 	mrs	r5, BASEPRI
    9160:	f383 8812 	msr	BASEPRI_MAX, r3
    9164:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    9168:	f004 ff76 	bl	e058 <z_unpend_first_thread>

	if (thread != NULL) {
    916c:	b148      	cbz	r0, 9182 <z_impl_k_sem_give+0x2e>
    916e:	2200      	movs	r2, #0
    9170:	6742      	str	r2, [r0, #116]	; 0x74
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    9172:	f004 ff15 	bl	dfa0 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    9176:	4629      	mov	r1, r5

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    9178:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    917c:	4804      	ldr	r0, [pc, #16]	; (9190 <z_impl_k_sem_give+0x3c>)
    917e:	f000 b949 	b.w	9414 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    9182:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    9186:	429a      	cmp	r2, r3
    9188:	bf18      	it	ne
    918a:	3301      	addne	r3, #1
    918c:	60a3      	str	r3, [r4, #8]
}
    918e:	e7f2      	b.n	9176 <z_impl_k_sem_give+0x22>
    9190:	2005639c 	.word	0x2005639c

00009194 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    9194:	b513      	push	{r0, r1, r4, lr}
    9196:	f04f 0420 	mov.w	r4, #32
    919a:	f3ef 8111 	mrs	r1, BASEPRI
    919e:	f384 8812 	msr	BASEPRI_MAX, r4
    91a2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    91a6:	6884      	ldr	r4, [r0, #8]
    91a8:	b144      	cbz	r4, 91bc <z_impl_k_sem_take+0x28>
		sem->count--;
    91aa:	3c01      	subs	r4, #1
    91ac:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    91ae:	f381 8811 	msr	BASEPRI, r1
    91b2:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    91b6:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    91b8:	b002      	add	sp, #8
    91ba:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    91bc:	ea52 0403 	orrs.w	r4, r2, r3
    91c0:	d106      	bne.n	91d0 <z_impl_k_sem_take+0x3c>
    91c2:	f381 8811 	msr	BASEPRI, r1
    91c6:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    91ca:	f06f 000f 	mvn.w	r0, #15
    91ce:	e7f3      	b.n	91b8 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    91d0:	e9cd 2300 	strd	r2, r3, [sp]
    91d4:	4602      	mov	r2, r0
    91d6:	4802      	ldr	r0, [pc, #8]	; (91e0 <z_impl_k_sem_take+0x4c>)
    91d8:	f000 f9ee 	bl	95b8 <z_pend_curr>
	return ret;
    91dc:	e7ec      	b.n	91b8 <z_impl_k_sem_take+0x24>
    91de:	bf00      	nop
    91e0:	2005639c 	.word	0x2005639c

000091e4 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    91e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    91e8:	4604      	mov	r4, r0
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
					   K_FOREVER, NULL);
    91ea:	f04f 38ff 	mov.w	r8, #4294967295
    91ee:	f04f 39ff 	mov.w	r9, #4294967295
	return list->head;
    91f2:	4e43      	ldr	r6, [pc, #268]	; (9300 <work_queue_main+0x11c>)
{
    91f4:	b085      	sub	sp, #20
	__asm__ volatile(
    91f6:	f04f 0320 	mov.w	r3, #32
    91fa:	f3ef 8711 	mrs	r7, BASEPRI
    91fe:	f383 8812 	msr	BASEPRI_MAX, r3
    9202:	f3bf 8f6f 	isb	sy
    9206:	6fa5      	ldr	r5, [r4, #120]	; 0x78
Z_GENLIST_GET(slist, snode)
    9208:	b98d      	cbnz	r5, 922e <work_queue_main+0x4a>
		} else if (flag_test_and_clear(&queue->flags,
    920a:	2102      	movs	r1, #2
    920c:	f104 0090 	add.w	r0, r4, #144	; 0x90
    9210:	f004 fe34 	bl	de7c <flag_test_and_clear>
    9214:	2800      	cmp	r0, #0
    9216:	d132      	bne.n	927e <work_queue_main+0x9a>
			(void)z_sched_wait(&lock, key, &queue->notifyq,
    9218:	2300      	movs	r3, #0
    921a:	4639      	mov	r1, r7
    921c:	e9cd 8900 	strd	r8, r9, [sp]
    9220:	9302      	str	r3, [sp, #8]
    9222:	f104 0280 	add.w	r2, r4, #128	; 0x80
    9226:	4837      	ldr	r0, [pc, #220]	; (9304 <work_queue_main+0x120>)
    9228:	f000 fb78 	bl	991c <z_sched_wait>
			continue;
    922c:	e7e3      	b.n	91f6 <work_queue_main+0x12>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    922e:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
	return node->next;
    9230:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    9232:	4295      	cmp	r5, r2
	list->head = node;
    9234:	67a3      	str	r3, [r4, #120]	; 0x78
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    9236:	d100      	bne.n	923a <work_queue_main+0x56>
	list->tail = node;
    9238:	67e3      	str	r3, [r4, #124]	; 0x7c
	*flagp |= BIT(bit);
    923a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    923e:	f043 0302 	orr.w	r3, r3, #2
    9242:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
	*flagp &= ~BIT(bit);
    9246:	68eb      	ldr	r3, [r5, #12]
    9248:	f023 0304 	bic.w	r3, r3, #4
    924c:	f043 0301 	orr.w	r3, r3, #1
    9250:	60eb      	str	r3, [r5, #12]
			handler = work->handler;
    9252:	686b      	ldr	r3, [r5, #4]
	__asm__ volatile(
    9254:	f387 8811 	msr	BASEPRI, r7
    9258:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
    925c:	4628      	mov	r0, r5
    925e:	4798      	blx	r3
	__asm__ volatile(
    9260:	f04f 0320 	mov.w	r3, #32
    9264:	f3ef 8b11 	mrs	fp, BASEPRI
    9268:	f383 8812 	msr	BASEPRI_MAX, r3
    926c:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
    9270:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    9272:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    9274:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    9278:	d40b      	bmi.n	9292 <work_queue_main+0xae>
	*flagp &= ~BIT(bit);
    927a:	60ea      	str	r2, [r5, #12]
    927c:	e00e      	b.n	929c <work_queue_main+0xb8>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    927e:	f104 0588 	add.w	r5, r4, #136	; 0x88
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    9282:	2200      	movs	r2, #0
    9284:	2101      	movs	r1, #1
    9286:	4628      	mov	r0, r5
    9288:	f004 ff0e 	bl	e0a8 <z_sched_wake>
    928c:	2800      	cmp	r0, #0
    928e:	d1f8      	bne.n	9282 <work_queue_main+0x9e>
    9290:	e7c2      	b.n	9218 <work_queue_main+0x34>
	return list->head;
    9292:	6830      	ldr	r0, [r6, #0]
	*flagp &= ~BIT(bit);
    9294:	f023 0303 	bic.w	r3, r3, #3
    9298:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    929a:	b970      	cbnz	r0, 92ba <work_queue_main+0xd6>
	*flagp &= ~BIT(bit);
    929c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    92a0:	f023 0302 	bic.w	r3, r3, #2
    92a4:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
	__asm__ volatile(
    92a8:	f38b 8811 	msr	BASEPRI, fp
    92ac:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    92b0:	05d8      	lsls	r0, r3, #23
    92b2:	d4a0      	bmi.n	91f6 <work_queue_main+0x12>
	z_impl_k_yield();
    92b4:	f000 fa2e 	bl	9714 <z_impl_k_yield>
}
    92b8:	e79d      	b.n	91f6 <work_queue_main+0x12>
	return node->next;
    92ba:	2700      	movs	r7, #0
	parent->next = child;
    92bc:	463b      	mov	r3, r7
	return node->next;
    92be:	f8d0 a000 	ldr.w	sl, [r0]
		if (wc->work == work) {
    92c2:	6842      	ldr	r2, [r0, #4]
			sys_slist_remove(&pending_cancels, prev, &wc->node);
    92c4:	4601      	mov	r1, r0
		if (wc->work == work) {
    92c6:	4295      	cmp	r5, r2
    92c8:	d10c      	bne.n	92e4 <work_queue_main+0x100>
    92ca:	6801      	ldr	r1, [r0, #0]
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
    92cc:	b997      	cbnz	r7, 92f4 <work_queue_main+0x110>
    92ce:	6872      	ldr	r2, [r6, #4]
	list->head = node;
    92d0:	6031      	str	r1, [r6, #0]
Z_GENLIST_REMOVE(slist, snode)
    92d2:	4282      	cmp	r2, r0
    92d4:	d100      	bne.n	92d8 <work_queue_main+0xf4>
	list->tail = node;
    92d6:	6071      	str	r1, [r6, #4]
	parent->next = child;
    92d8:	f840 3b08 	str.w	r3, [r0], #8
	z_impl_k_sem_give(sem);
    92dc:	f7ff ff3a 	bl	9154 <z_impl_k_sem_give>
}
    92e0:	4639      	mov	r1, r7
    92e2:	2300      	movs	r3, #0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    92e4:	f1ba 0f00 	cmp.w	sl, #0
    92e8:	d0d8      	beq.n	929c <work_queue_main+0xb8>
	return node->next;
    92ea:	4650      	mov	r0, sl
    92ec:	460f      	mov	r7, r1
    92ee:	f8da a000 	ldr.w	sl, [sl]
    92f2:	e7e6      	b.n	92c2 <work_queue_main+0xde>
	return list->tail;
    92f4:	6872      	ldr	r2, [r6, #4]
	parent->next = child;
    92f6:	6039      	str	r1, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    92f8:	4290      	cmp	r0, r2
	list->tail = node;
    92fa:	bf08      	it	eq
    92fc:	6077      	streq	r7, [r6, #4]
}
    92fe:	e7eb      	b.n	92d8 <work_queue_main+0xf4>
    9300:	20014398 	.word	0x20014398
    9304:	2005639c 	.word	0x2005639c

00009308 <submit_to_queue_locked>:
{
    9308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
    930a:	68c3      	ldr	r3, [r0, #12]
{
    930c:	4604      	mov	r4, r0
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    930e:	079a      	lsls	r2, r3, #30
{
    9310:	460e      	mov	r6, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    9312:	f3c3 0540 	ubfx	r5, r3, #1, #1
    9316:	d41f      	bmi.n	9358 <submit_to_queue_locked+0x50>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    9318:	075f      	lsls	r7, r3, #29
    931a:	d41f      	bmi.n	935c <submit_to_queue_locked+0x54>
		if (*queuep == NULL) {
    931c:	680a      	ldr	r2, [r1, #0]
    931e:	b90a      	cbnz	r2, 9324 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    9320:	6882      	ldr	r2, [r0, #8]
    9322:	600a      	str	r2, [r1, #0]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    9324:	07d8      	lsls	r0, r3, #31
			*queuep = work->queue;
    9326:	bf42      	ittt	mi
    9328:	68a3      	ldrmi	r3, [r4, #8]
			ret = 2;
    932a:	2502      	movmi	r5, #2
			*queuep = work->queue;
    932c:	6033      	strmi	r3, [r6, #0]
		int rc = queue_submit_locked(*queuep, work);
    932e:	6837      	ldr	r7, [r6, #0]
		ret = 1;
    9330:	bf58      	it	pl
    9332:	2501      	movpl	r5, #1
	if (queue == NULL) {
    9334:	b36f      	cbz	r7, 9392 <submit_to_queue_locked+0x8a>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    9336:	4b1a      	ldr	r3, [pc, #104]	; (93a0 <submit_to_queue_locked+0x98>)
    9338:	689b      	ldr	r3, [r3, #8]
    933a:	42bb      	cmp	r3, r7
    933c:	d111      	bne.n	9362 <submit_to_queue_locked+0x5a>
    933e:	f004 fcf4 	bl	dd2a <k_is_in_isr>
    9342:	f080 0001 	eor.w	r0, r0, #1
    9346:	b2c0      	uxtb	r0, r0
	return (*flagp & BIT(bit)) != 0U;
    9348:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    934c:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    934e:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    9352:	d521      	bpl.n	9398 <submit_to_queue_locked+0x90>
	} else if (draining && !chained) {
    9354:	b13a      	cbz	r2, 9366 <submit_to_queue_locked+0x5e>
    9356:	b940      	cbnz	r0, 936a <submit_to_queue_locked+0x62>
		ret = -EBUSY;
    9358:	f06f 050f 	mvn.w	r5, #15
		*queuep = NULL;
    935c:	2300      	movs	r3, #0
    935e:	6033      	str	r3, [r6, #0]
	return ret;
    9360:	e012      	b.n	9388 <submit_to_queue_locked+0x80>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    9362:	2000      	movs	r0, #0
    9364:	e7f0      	b.n	9348 <submit_to_queue_locked+0x40>
	} else if (plugged && !draining) {
    9366:	071b      	lsls	r3, r3, #28
    9368:	d4f6      	bmi.n	9358 <submit_to_queue_locked+0x50>
	parent->next = child;
    936a:	2300      	movs	r3, #0
    936c:	6023      	str	r3, [r4, #0]
	return list->tail;
    936e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
Z_GENLIST_APPEND(slist, snode)
    9370:	b963      	cbnz	r3, 938c <submit_to_queue_locked+0x84>
	list->head = node;
    9372:	e9c7 441e 	strd	r4, r4, [r7, #120]	; 0x78
		(void)notify_queue_locked(queue);
    9376:	4638      	mov	r0, r7
    9378:	f004 fd8b 	bl	de92 <notify_queue_locked.isra.0>
	*flagp |= BIT(bit);
    937c:	68e3      	ldr	r3, [r4, #12]
    937e:	f043 0304 	orr.w	r3, r3, #4
    9382:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    9384:	6833      	ldr	r3, [r6, #0]
    9386:	60a3      	str	r3, [r4, #8]
}
    9388:	4628      	mov	r0, r5
    938a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    938c:	601c      	str	r4, [r3, #0]
	list->tail = node;
    938e:	67fc      	str	r4, [r7, #124]	; 0x7c
}
    9390:	e7f1      	b.n	9376 <submit_to_queue_locked+0x6e>
		return -EINVAL;
    9392:	f06f 0515 	mvn.w	r5, #21
    9396:	e7e1      	b.n	935c <submit_to_queue_locked+0x54>
		ret = -ENODEV;
    9398:	f06f 0512 	mvn.w	r5, #18
    939c:	e7de      	b.n	935c <submit_to_queue_locked+0x54>
    939e:	bf00      	nop
    93a0:	20014378 	.word	0x20014378

000093a4 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    93a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    93a6:	4604      	mov	r4, r0
	list->head = NULL;
    93a8:	2000      	movs	r0, #0
    93aa:	b089      	sub	sp, #36	; 0x24
	list->tail = NULL;
    93ac:	e9c4 001e 	strd	r0, r0, [r4, #120]	; 0x78
    93b0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    93b2:	f104 0080 	add.w	r0, r4, #128	; 0x80
	list->tail = (sys_dnode_t *)list;
    93b6:	e9c4 0020 	strd	r0, r0, [r4, #128]	; 0x80
    93ba:	f104 0088 	add.w	r0, r4, #136	; 0x88
    93be:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    93c2:	b31d      	cbz	r5, 940c <k_work_queue_start+0x68>
    93c4:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    93c6:	2800      	cmp	r0, #0
    93c8:	f240 1001 	movw	r0, #257	; 0x101
    93cc:	bf08      	it	eq
    93ce:	2001      	moveq	r0, #1
	*flagp = flags;
    93d0:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    93d4:	2000      	movs	r0, #0
    93d6:	f04f 36ff 	mov.w	r6, #4294967295
    93da:	f04f 37ff 	mov.w	r7, #4294967295
    93de:	e9cd 3003 	strd	r3, r0, [sp, #12]
    93e2:	e9cd 0001 	strd	r0, r0, [sp, #4]
    93e6:	e9cd 6706 	strd	r6, r7, [sp, #24]
    93ea:	4620      	mov	r0, r4
    93ec:	4b08      	ldr	r3, [pc, #32]	; (9410 <k_work_queue_start+0x6c>)
    93ee:	9400      	str	r4, [sp, #0]
    93f0:	f7ff fd40 	bl	8e74 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    93f4:	b125      	cbz	r5, 9400 <k_work_queue_start+0x5c>
    93f6:	6829      	ldr	r1, [r5, #0]
    93f8:	b111      	cbz	r1, 9400 <k_work_queue_start+0x5c>
	return z_impl_k_thread_name_set(thread, str);
    93fa:	4620      	mov	r0, r4
    93fc:	f004 fc9b 	bl	dd36 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    9400:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    9402:	b009      	add	sp, #36	; 0x24
    9404:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    9408:	f004 bc98 	b.w	dd3c <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    940c:	2001      	movs	r0, #1
    940e:	e7df      	b.n	93d0 <k_work_queue_start+0x2c>
    9410:	000091e5 	.word	0x000091e5

00009414 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    9414:	b949      	cbnz	r1, 942a <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    9416:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    941a:	b930      	cbnz	r0, 942a <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    941c:	4b05      	ldr	r3, [pc, #20]	; (9434 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    941e:	695a      	ldr	r2, [r3, #20]
    9420:	689b      	ldr	r3, [r3, #8]
    9422:	429a      	cmp	r2, r3
    9424:	d001      	beq.n	942a <z_reschedule+0x16>
	ret = arch_swap(key);
    9426:	f7fa bb95 	b.w	3b54 <arch_swap>
    942a:	f381 8811 	msr	BASEPRI, r1
    942e:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
		signal_pending_ipi();
	}
}
    9432:	4770      	bx	lr
    9434:	20014378 	.word	0x20014378

00009438 <k_sched_lock>:
	__asm__ volatile(
    9438:	f04f 0320 	mov.w	r3, #32
    943c:	f3ef 8111 	mrs	r1, BASEPRI
    9440:	f383 8812 	msr	BASEPRI_MAX, r3
    9444:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    9448:	4b04      	ldr	r3, [pc, #16]	; (945c <k_sched_lock+0x24>)
    944a:	689a      	ldr	r2, [r3, #8]
    944c:	7bd3      	ldrb	r3, [r2, #15]
    944e:	3b01      	subs	r3, #1
    9450:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    9452:	f381 8811 	msr	BASEPRI, r1
    9456:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    945a:	4770      	bx	lr
    945c:	20014378 	.word	0x20014378

00009460 <update_cache>:
{
    9460:	b508      	push	{r3, lr}
    9462:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    9464:	4809      	ldr	r0, [pc, #36]	; (948c <update_cache+0x2c>)
    9466:	f004 fd95 	bl	df94 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    946a:	4b09      	ldr	r3, [pc, #36]	; (9490 <update_cache+0x30>)
    946c:	b900      	cbnz	r0, 9470 <update_cache+0x10>
    946e:	68d8      	ldr	r0, [r3, #12]
	if (preempt_ok != 0) {
    9470:	b94a      	cbnz	r2, 9486 <update_cache+0x26>
	if (z_is_thread_prevented_from_running(_current)) {
    9472:	689a      	ldr	r2, [r3, #8]
    9474:	7b51      	ldrb	r1, [r2, #13]
    9476:	06c9      	lsls	r1, r1, #27
    9478:	d105      	bne.n	9486 <update_cache+0x26>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    947a:	6981      	ldr	r1, [r0, #24]
    947c:	b919      	cbnz	r1, 9486 <update_cache+0x26>
	if (is_preempt(_current) || is_metairq(thread)) {
    947e:	89d1      	ldrh	r1, [r2, #14]
    9480:	297f      	cmp	r1, #127	; 0x7f
    9482:	bf88      	it	hi
    9484:	4610      	movhi	r0, r2
    9486:	6158      	str	r0, [r3, #20]
}
    9488:	bd08      	pop	{r3, pc}
    948a:	bf00      	nop
    948c:	20014390 	.word	0x20014390
    9490:	20014378 	.word	0x20014378

00009494 <ready_thread>:
{
    9494:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    9496:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    949a:	7b43      	ldrb	r3, [r0, #13]
    949c:	2a00      	cmp	r2, #0
    949e:	db2a      	blt.n	94f6 <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    94a0:	06da      	lsls	r2, r3, #27
    94a2:	d128      	bne.n	94f6 <ready_thread+0x62>
    94a4:	6982      	ldr	r2, [r0, #24]
    94a6:	bb32      	cbnz	r2, 94f6 <ready_thread+0x62>
	return list->head == list;
    94a8:	4a14      	ldr	r2, [pc, #80]	; (94fc <ready_thread+0x68>)
	thread->base.thread_state |= _THREAD_QUEUED;
    94aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
    94ae:	7343      	strb	r3, [r0, #13]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    94b0:	f102 0518 	add.w	r5, r2, #24
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    94b4:	e9d2 3406 	ldrd	r3, r4, [r2, #24]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    94b8:	42ab      	cmp	r3, r5
    94ba:	d017      	beq.n	94ec <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    94bc:	b1b3      	cbz	r3, 94ec <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
    94be:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    94c2:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    94c6:	428e      	cmp	r6, r1
    94c8:	d00b      	beq.n	94e2 <ready_thread+0x4e>
		return b2 - b1;
    94ca:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    94cc:	2900      	cmp	r1, #0
    94ce:	dd08      	ble.n	94e2 <ready_thread+0x4e>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    94d0:	685a      	ldr	r2, [r3, #4]

	node->prev = prev;
	node->next = successor;
    94d2:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    94d6:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    94d8:	6058      	str	r0, [r3, #4]
		update_cache(0);
    94da:	2000      	movs	r0, #0
}
    94dc:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    94de:	f7ff bfbf 	b.w	9460 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    94e2:	42a3      	cmp	r3, r4
    94e4:	d002      	beq.n	94ec <ready_thread+0x58>
    94e6:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    94e8:	2b00      	cmp	r3, #0
    94ea:	d1ea      	bne.n	94c2 <ready_thread+0x2e>
	node->prev = tail;
    94ec:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
    94f0:	6020      	str	r0, [r4, #0]
	list->tail = node;
    94f2:	61d0      	str	r0, [r2, #28]
}
    94f4:	e7f1      	b.n	94da <ready_thread+0x46>
}
    94f6:	bc70      	pop	{r4, r5, r6}
    94f8:	4770      	bx	lr
    94fa:	bf00      	nop
    94fc:	20014378 	.word	0x20014378

00009500 <z_sched_start>:
{
    9500:	b510      	push	{r4, lr}
	__asm__ volatile(
    9502:	f04f 0220 	mov.w	r2, #32
    9506:	f3ef 8411 	mrs	r4, BASEPRI
    950a:	f382 8812 	msr	BASEPRI_MAX, r2
    950e:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    9512:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    9514:	0751      	lsls	r1, r2, #29
    9516:	d404      	bmi.n	9522 <z_sched_start+0x22>
	__asm__ volatile(
    9518:	f384 8811 	msr	BASEPRI, r4
    951c:	f3bf 8f6f 	isb	sy
}
    9520:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    9522:	f022 0204 	bic.w	r2, r2, #4
    9526:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    9528:	f7ff ffb4 	bl	9494 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    952c:	4621      	mov	r1, r4
}
    952e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    9532:	4801      	ldr	r0, [pc, #4]	; (9538 <z_sched_start+0x38>)
    9534:	f7ff bf6e 	b.w	9414 <z_reschedule>
    9538:	2005639c 	.word	0x2005639c

0000953c <unready_thread>:
{
    953c:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    953e:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
    9542:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    9544:	2a00      	cmp	r2, #0
	return (thread->base.thread_state & state) != 0U;
    9546:	7b43      	ldrb	r3, [r0, #13]
    9548:	da04      	bge.n	9554 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    954a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    954e:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    9550:	f004 fcd4 	bl	defc <sys_dlist_remove>
	update_cache(thread == _current);
    9554:	4b04      	ldr	r3, [pc, #16]	; (9568 <unready_thread+0x2c>)
    9556:	6898      	ldr	r0, [r3, #8]
    9558:	1a43      	subs	r3, r0, r1
    955a:	4258      	negs	r0, r3
    955c:	4158      	adcs	r0, r3
}
    955e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    9562:	f7ff bf7d 	b.w	9460 <update_cache>
    9566:	bf00      	nop
    9568:	20014378 	.word	0x20014378

0000956c <pend>:
{
    956c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9570:	4606      	mov	r6, r0
    9572:	4615      	mov	r5, r2
    9574:	461c      	mov	r4, r3
	__asm__ volatile(
    9576:	f04f 0320 	mov.w	r3, #32
    957a:	f3ef 8711 	mrs	r7, BASEPRI
    957e:	f383 8812 	msr	BASEPRI_MAX, r3
    9582:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    9586:	f004 fd3d 	bl	e004 <add_to_waitq_locked>
	__asm__ volatile(
    958a:	f387 8811 	msr	BASEPRI, r7
    958e:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    9592:	f1b4 3fff 	cmp.w	r4, #4294967295
    9596:	bf08      	it	eq
    9598:	f1b5 3fff 	cmpeq.w	r5, #4294967295
    959c:	d008      	beq.n	95b0 <pend+0x44>
    959e:	462a      	mov	r2, r5
    95a0:	4623      	mov	r3, r4
    95a2:	f106 0018 	add.w	r0, r6, #24
    95a6:	4903      	ldr	r1, [pc, #12]	; (95b4 <pend+0x48>)
}
    95a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    95ac:	f000 ba24 	b.w	99f8 <z_add_timeout>
    95b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    95b4:	0000dfc1 	.word	0x0000dfc1

000095b8 <z_pend_curr>:
{
    95b8:	b510      	push	{r4, lr}
    95ba:	460c      	mov	r4, r1
	pend(_current, wait_q, timeout);
    95bc:	4805      	ldr	r0, [pc, #20]	; (95d4 <z_pend_curr+0x1c>)
{
    95be:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    95c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    95c4:	6880      	ldr	r0, [r0, #8]
    95c6:	f7ff ffd1 	bl	956c <pend>
    95ca:	4620      	mov	r0, r4
}
    95cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    95d0:	f7fa bac0 	b.w	3b54 <arch_swap>
    95d4:	20014378 	.word	0x20014378

000095d8 <z_set_prio>:
{
    95d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    95da:	4604      	mov	r4, r0
	__asm__ volatile(
    95dc:	f04f 0320 	mov.w	r3, #32
    95e0:	f3ef 8611 	mrs	r6, BASEPRI
    95e4:	f383 8812 	msr	BASEPRI_MAX, r3
    95e8:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    95ec:	7b43      	ldrb	r3, [r0, #13]
				thread->base.prio = prio;
    95ee:	b249      	sxtb	r1, r1
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    95f0:	06da      	lsls	r2, r3, #27
    95f2:	d133      	bne.n	965c <z_set_prio+0x84>
		if (need_sched) {
    95f4:	6982      	ldr	r2, [r0, #24]
    95f6:	bb8a      	cbnz	r2, 965c <z_set_prio+0x84>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    95f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    95fc:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    95fe:	f004 fc7d 	bl	defc <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    9602:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    9604:	4a17      	ldr	r2, [pc, #92]	; (9664 <z_set_prio+0x8c>)
    9606:	f063 037f 	orn	r3, r3, #127	; 0x7f
    960a:	7343      	strb	r3, [r0, #13]
				thread->base.prio = prio;
    960c:	7381      	strb	r1, [r0, #14]
    960e:	4610      	mov	r0, r2
    9610:	f850 3f18 	ldr.w	r3, [r0, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9614:	4283      	cmp	r3, r0
    9616:	d01b      	beq.n	9650 <z_set_prio+0x78>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9618:	b1d3      	cbz	r3, 9650 <z_set_prio+0x78>
	return (node == list->tail) ? NULL : node->next;
    961a:	69d7      	ldr	r7, [r2, #28]
	int32_t b2 = thread_2->base.prio;
    961c:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
    9620:	42a9      	cmp	r1, r5
    9622:	d010      	beq.n	9646 <z_set_prio+0x6e>
		return b2 - b1;
    9624:	1a6d      	subs	r5, r5, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    9626:	2d00      	cmp	r5, #0
    9628:	dd0d      	ble.n	9646 <z_set_prio+0x6e>
	sys_dnode_t *const prev = successor->prev;
    962a:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    962c:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    9630:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    9632:	605c      	str	r4, [r3, #4]
			update_cache(1);
    9634:	2001      	movs	r0, #1
    9636:	f7ff ff13 	bl	9460 <update_cache>
    963a:	2001      	movs	r0, #1
	__asm__ volatile(
    963c:	f386 8811 	msr	BASEPRI, r6
    9640:	f3bf 8f6f 	isb	sy
}
    9644:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    9646:	42bb      	cmp	r3, r7
    9648:	d002      	beq.n	9650 <z_set_prio+0x78>
    964a:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    964c:	2b00      	cmp	r3, #0
    964e:	d1e5      	bne.n	961c <z_set_prio+0x44>
	sys_dnode_t *const tail = list->tail;
    9650:	69d3      	ldr	r3, [r2, #28]
	node->prev = tail;
    9652:	e9c4 0300 	strd	r0, r3, [r4]
	tail->next = node;
    9656:	601c      	str	r4, [r3, #0]
	list->tail = node;
    9658:	61d4      	str	r4, [r2, #28]
}
    965a:	e7eb      	b.n	9634 <z_set_prio+0x5c>
			thread->base.prio = prio;
    965c:	2000      	movs	r0, #0
    965e:	73a1      	strb	r1, [r4, #14]
    9660:	e7ec      	b.n	963c <z_set_prio+0x64>
    9662:	bf00      	nop
    9664:	20014378 	.word	0x20014378

00009668 <z_impl_k_thread_suspend>:
{
    9668:	b570      	push	{r4, r5, r6, lr}
    966a:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    966c:	3018      	adds	r0, #24
    966e:	f004 fd38 	bl	e0e2 <z_abort_timeout>
	__asm__ volatile(
    9672:	f04f 0320 	mov.w	r3, #32
    9676:	f3ef 8611 	mrs	r6, BASEPRI
    967a:	f383 8812 	msr	BASEPRI_MAX, r3
    967e:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    9682:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    9686:	7b63      	ldrb	r3, [r4, #13]
    9688:	2a00      	cmp	r2, #0
    968a:	da05      	bge.n	9698 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    968c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	sys_dlist_remove(&thread->base.qnode_dlist);
    9690:	4620      	mov	r0, r4
	thread->base.thread_state &= ~_THREAD_QUEUED;
    9692:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    9694:	f004 fc32 	bl	defc <sys_dlist_remove>
		update_cache(thread == _current);
    9698:	4d0b      	ldr	r5, [pc, #44]	; (96c8 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    969a:	7b63      	ldrb	r3, [r4, #13]
    969c:	68a8      	ldr	r0, [r5, #8]
    969e:	f043 0310 	orr.w	r3, r3, #16
    96a2:	7363      	strb	r3, [r4, #13]
    96a4:	1b03      	subs	r3, r0, r4
    96a6:	4258      	negs	r0, r3
    96a8:	4158      	adcs	r0, r3
    96aa:	f7ff fed9 	bl	9460 <update_cache>
	__asm__ volatile(
    96ae:	f386 8811 	msr	BASEPRI, r6
    96b2:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    96b6:	68ab      	ldr	r3, [r5, #8]
    96b8:	42a3      	cmp	r3, r4
    96ba:	d103      	bne.n	96c4 <z_impl_k_thread_suspend+0x5c>
}
    96bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    96c0:	f004 bc5e 	b.w	df80 <z_reschedule_unlocked>
}
    96c4:	bd70      	pop	{r4, r5, r6, pc}
    96c6:	bf00      	nop
    96c8:	20014378 	.word	0x20014378

000096cc <k_sched_unlock>:
{
    96cc:	b510      	push	{r4, lr}
	__asm__ volatile(
    96ce:	f04f 0320 	mov.w	r3, #32
    96d2:	f3ef 8411 	mrs	r4, BASEPRI
    96d6:	f383 8812 	msr	BASEPRI_MAX, r3
    96da:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    96de:	4b08      	ldr	r3, [pc, #32]	; (9700 <k_sched_unlock+0x34>)
		update_cache(0);
    96e0:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    96e2:	689a      	ldr	r2, [r3, #8]
    96e4:	7bd3      	ldrb	r3, [r2, #15]
    96e6:	3301      	adds	r3, #1
    96e8:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    96ea:	f7ff feb9 	bl	9460 <update_cache>
	__asm__ volatile(
    96ee:	f384 8811 	msr	BASEPRI, r4
    96f2:	f3bf 8f6f 	isb	sy
}
    96f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    96fa:	f004 bc41 	b.w	df80 <z_reschedule_unlocked>
    96fe:	bf00      	nop
    9700:	20014378 	.word	0x20014378

00009704 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    9704:	4b02      	ldr	r3, [pc, #8]	; (9710 <z_sched_init+0xc>)
    9706:	f103 0218 	add.w	r2, r3, #24
	list->tail = (sys_dnode_t *)list;
    970a:	e9c3 2206 	strd	r2, r2, [r3, #24]

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
		CONFIG_TIMESLICE_PRIORITY);
#endif
}
    970e:	4770      	bx	lr
    9710:	20014378 	.word	0x20014378

00009714 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
    9714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    9716:	f04f 0320 	mov.w	r3, #32
    971a:	f3ef 8511 	mrs	r5, BASEPRI
    971e:	f383 8812 	msr	BASEPRI_MAX, r3
    9722:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    9726:	491a      	ldr	r1, [pc, #104]	; (9790 <z_impl_k_yield+0x7c>)
    9728:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    972a:	7b43      	ldrb	r3, [r0, #13]
    972c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    9730:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    9732:	f004 fbe3 	bl	defc <sys_dlist_remove>
	return list->head == list;
    9736:	4608      	mov	r0, r1
	}
	queue_thread(_current);
    9738:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    973a:	7b5a      	ldrb	r2, [r3, #13]
    973c:	f062 027f 	orn	r2, r2, #127	; 0x7f
    9740:	735a      	strb	r2, [r3, #13]
    9742:	f850 2f18 	ldr.w	r2, [r0, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9746:	4282      	cmp	r2, r0
    9748:	d01c      	beq.n	9784 <z_impl_k_yield+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    974a:	b1da      	cbz	r2, 9784 <z_impl_k_yield+0x70>
	return (node == list->tail) ? NULL : node->next;
    974c:	69cf      	ldr	r7, [r1, #28]
	int32_t b1 = thread_1->base.prio;
    974e:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    9752:	f992 400e 	ldrsb.w	r4, [r2, #14]
	if (b1 != b2) {
    9756:	42a6      	cmp	r6, r4
    9758:	d00f      	beq.n	977a <z_impl_k_yield+0x66>
		return b2 - b1;
    975a:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    975c:	2c00      	cmp	r4, #0
    975e:	dd0c      	ble.n	977a <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
    9760:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    9762:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    9766:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    9768:	6053      	str	r3, [r2, #4]
	update_cache(1);
    976a:	2001      	movs	r0, #1
    976c:	f7ff fe78 	bl	9460 <update_cache>
    9770:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    9772:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    9776:	f7fa b9ed 	b.w	3b54 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    977a:	42ba      	cmp	r2, r7
    977c:	d002      	beq.n	9784 <z_impl_k_yield+0x70>
    977e:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9780:	2a00      	cmp	r2, #0
    9782:	d1e6      	bne.n	9752 <z_impl_k_yield+0x3e>
	sys_dnode_t *const tail = list->tail;
    9784:	69ca      	ldr	r2, [r1, #28]
	node->prev = tail;
    9786:	e9c3 0200 	strd	r0, r2, [r3]
	tail->next = node;
    978a:	6013      	str	r3, [r2, #0]
	list->tail = node;
    978c:	61cb      	str	r3, [r1, #28]
}
    978e:	e7ec      	b.n	976a <z_impl_k_yield+0x56>
    9790:	20014378 	.word	0x20014378

00009794 <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    9794:	ea50 0301 	orrs.w	r3, r0, r1
{
    9798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    979c:	4605      	mov	r5, r0
    979e:	460e      	mov	r6, r1
	if (ticks == 0) {
    97a0:	d103      	bne.n	97aa <z_tick_sleep+0x16>
	z_impl_k_yield();
    97a2:	f7ff ffb7 	bl	9714 <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
    97a6:	2000      	movs	r0, #0
    97a8:	e031      	b.n	980e <z_tick_sleep+0x7a>
	if (Z_TICK_ABS(ticks) <= 0) {
    97aa:	f06f 0401 	mvn.w	r4, #1
    97ae:	f04f 33ff 	mov.w	r3, #4294967295
    97b2:	1a24      	subs	r4, r4, r0
    97b4:	eb63 0301 	sbc.w	r3, r3, r1
    97b8:	2c01      	cmp	r4, #1
    97ba:	f173 0300 	sbcs.w	r3, r3, #0
    97be:	da02      	bge.n	97c6 <z_tick_sleep+0x32>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    97c0:	f004 fca5 	bl	e10e <sys_clock_tick_get_32>
    97c4:	1944      	adds	r4, r0, r5
    97c6:	f04f 0320 	mov.w	r3, #32
    97ca:	f3ef 8811 	mrs	r8, BASEPRI
    97ce:	f383 8812 	msr	BASEPRI_MAX, r3
    97d2:	f3bf 8f6f 	isb	sy
	unready_thread(_current);
    97d6:	4f0f      	ldr	r7, [pc, #60]	; (9814 <z_tick_sleep+0x80>)
    97d8:	68b8      	ldr	r0, [r7, #8]
    97da:	f7ff feaf 	bl	953c <unready_thread>
	z_add_thread_timeout(_current, timeout);
    97de:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    97e0:	490d      	ldr	r1, [pc, #52]	; (9818 <z_tick_sleep+0x84>)
    97e2:	462a      	mov	r2, r5
    97e4:	4633      	mov	r3, r6
    97e6:	3018      	adds	r0, #24
    97e8:	f000 f906 	bl	99f8 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    97ec:	68ba      	ldr	r2, [r7, #8]
    97ee:	4640      	mov	r0, r8
    97f0:	7b53      	ldrb	r3, [r2, #13]
    97f2:	f043 0310 	orr.w	r3, r3, #16
    97f6:	7353      	strb	r3, [r2, #13]
    97f8:	f7fa f9ac 	bl	3b54 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    97fc:	f004 fc87 	bl	e10e <sys_clock_tick_get_32>
    9800:	1a20      	subs	r0, r4, r0
    9802:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    9806:	2801      	cmp	r0, #1
    9808:	f173 0300 	sbcs.w	r3, r3, #0
    980c:	dbcb      	blt.n	97a6 <z_tick_sleep+0x12>
}
    980e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9812:	bf00      	nop
    9814:	20014378 	.word	0x20014378
    9818:	0000dfc1 	.word	0x0000dfc1

0000981c <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    981c:	f1b1 3fff 	cmp.w	r1, #4294967295
    9820:	bf08      	it	eq
    9822:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    9826:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    9828:	d106      	bne.n	9838 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    982a:	4b08      	ldr	r3, [pc, #32]	; (984c <z_impl_k_sleep+0x30>)
    982c:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    982e:	f7ff ff1b 	bl	9668 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    9832:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    9836:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    9838:	f7ff ffac 	bl	9794 <z_tick_sleep>
    983c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    9840:	fb80 0303 	smull	r0, r3, r0, r3
    9844:	0bc0      	lsrs	r0, r0, #15
    9846:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    984a:	e7f4      	b.n	9836 <z_impl_k_sleep+0x1a>
    984c:	20014378 	.word	0x20014378

00009850 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    9850:	4b01      	ldr	r3, [pc, #4]	; (9858 <z_impl_z_current_get+0x8>)
    9852:	6898      	ldr	r0, [r3, #8]
    9854:	4770      	bx	lr
    9856:	bf00      	nop
    9858:	20014378 	.word	0x20014378

0000985c <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    985c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9860:	4604      	mov	r4, r0
    9862:	f04f 0320 	mov.w	r3, #32
    9866:	f3ef 8611 	mrs	r6, BASEPRI
    986a:	f383 8812 	msr	BASEPRI_MAX, r3
    986e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    9872:	7b03      	ldrb	r3, [r0, #12]
    9874:	07d9      	lsls	r1, r3, #31
    9876:	d50b      	bpl.n	9890 <z_thread_abort+0x34>
	__asm__ volatile(
    9878:	f386 8811 	msr	BASEPRI, r6
    987c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
    9880:	4040      	eors	r0, r0
    9882:	f380 8811 	msr	BASEPRI, r0
    9886:	f04f 0004 	mov.w	r0, #4
    988a:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    988c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    9890:	7b43      	ldrb	r3, [r0, #13]
    9892:	071a      	lsls	r2, r3, #28
    9894:	d504      	bpl.n	98a0 <z_thread_abort+0x44>
    9896:	f386 8811 	msr	BASEPRI, r6
    989a:	f3bf 8f6f 	isb	sy
    989e:	e7f5      	b.n	988c <z_thread_abort+0x30>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    98a0:	f023 0220 	bic.w	r2, r3, #32
    98a4:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    98a8:	09d2      	lsrs	r2, r2, #7
    98aa:	d120      	bne.n	98ee <z_thread_abort+0x92>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    98ac:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    98ae:	68a3      	ldr	r3, [r4, #8]
    98b0:	b113      	cbz	r3, 98b8 <z_thread_abort+0x5c>
			unpend_thread_no_timeout(thread);
    98b2:	4620      	mov	r0, r4
    98b4:	f004 fb2a 	bl	df0c <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    98b8:	f104 0018 	add.w	r0, r4, #24
    98bc:	f004 fc11 	bl	e0e2 <z_abort_timeout>
    98c0:	f04f 0800 	mov.w	r8, #0
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    98c4:	f104 0758 	add.w	r7, r4, #88	; 0x58
	return list->head == list;
    98c8:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    98ca:	42bd      	cmp	r5, r7
    98cc:	d000      	beq.n	98d0 <z_thread_abort+0x74>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    98ce:	b9b5      	cbnz	r5, 98fe <z_thread_abort+0xa2>
		update_cache(1);
    98d0:	2001      	movs	r0, #1
    98d2:	f7ff fdc5 	bl	9460 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    98d6:	4b10      	ldr	r3, [pc, #64]	; (9918 <z_thread_abort+0xbc>)
    98d8:	689b      	ldr	r3, [r3, #8]
    98da:	42a3      	cmp	r3, r4
    98dc:	d1db      	bne.n	9896 <z_thread_abort+0x3a>
    98de:	f3ef 8305 	mrs	r3, IPSR
    98e2:	2b00      	cmp	r3, #0
    98e4:	d1d7      	bne.n	9896 <z_thread_abort+0x3a>
    98e6:	4630      	mov	r0, r6
    98e8:	f7fa f934 	bl	3b54 <arch_swap>
	return ret;
    98ec:	e7d3      	b.n	9896 <z_thread_abort+0x3a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    98ee:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    98f2:	f043 0308 	orr.w	r3, r3, #8
    98f6:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    98f8:	f004 fb00 	bl	defc <sys_dlist_remove>
}
    98fc:	e7d7      	b.n	98ae <z_thread_abort+0x52>
		unpend_thread_no_timeout(thread);
    98fe:	4628      	mov	r0, r5
    9900:	f004 fb04 	bl	df0c <unpend_thread_no_timeout>
    9904:	f105 0018 	add.w	r0, r5, #24
    9908:	f004 fbeb 	bl	e0e2 <z_abort_timeout>
		ready_thread(thread);
    990c:	4628      	mov	r0, r5
    990e:	f8c5 8074 	str.w	r8, [r5, #116]	; 0x74
    9912:	f7ff fdbf 	bl	9494 <ready_thread>
    9916:	e7d7      	b.n	98c8 <z_thread_abort+0x6c>
    9918:	20014378 	.word	0x20014378

0000991c <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    991c:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    991e:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    9922:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    9924:	e9cd 6700 	strd	r6, r7, [sp]
    9928:	f7ff fe46 	bl	95b8 <z_pend_curr>

	if (data != NULL) {
    992c:	b11c      	cbz	r4, 9936 <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    992e:	4b03      	ldr	r3, [pc, #12]	; (993c <z_sched_wait+0x20>)
    9930:	689b      	ldr	r3, [r3, #8]
    9932:	695b      	ldr	r3, [r3, #20]
    9934:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    9936:	b002      	add	sp, #8
    9938:	bdd0      	pop	{r4, r6, r7, pc}
    993a:	bf00      	nop
    993c:	20014378 	.word	0x20014378

00009940 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    9940:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    9942:	4806      	ldr	r0, [pc, #24]	; (995c <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    9944:	4a06      	ldr	r2, [pc, #24]	; (9960 <z_data_copy+0x20>)
    9946:	4907      	ldr	r1, [pc, #28]	; (9964 <z_data_copy+0x24>)
    9948:	1a12      	subs	r2, r2, r0
    994a:	f004 f9a8 	bl	dc9e <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    994e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    9952:	4a05      	ldr	r2, [pc, #20]	; (9968 <z_data_copy+0x28>)
    9954:	4905      	ldr	r1, [pc, #20]	; (996c <z_data_copy+0x2c>)
    9956:	4806      	ldr	r0, [pc, #24]	; (9970 <z_data_copy+0x30>)
    9958:	f004 b9a1 	b.w	dc9e <z_early_memcpy>
    995c:	20002000 	.word	0x20002000
    9960:	20002438 	.word	0x20002438
    9964:	0000ef48 	.word	0x0000ef48
    9968:	00000000 	.word	0x00000000
    996c:	0000ef48 	.word	0x0000ef48
    9970:	20002000 	.word	0x20002000

00009974 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    9974:	4b03      	ldr	r3, [pc, #12]	; (9984 <elapsed+0x10>)
    9976:	681b      	ldr	r3, [r3, #0]
    9978:	b90b      	cbnz	r3, 997e <elapsed+0xa>
    997a:	f7fc bbad 	b.w	60d8 <sys_clock_elapsed>
}
    997e:	2000      	movs	r0, #0
    9980:	4770      	bx	lr
    9982:	bf00      	nop
    9984:	200143a0 	.word	0x200143a0

00009988 <next_timeout>:
	return list->head == list;
    9988:	4b0d      	ldr	r3, [pc, #52]	; (99c0 <next_timeout+0x38>)

static int32_t next_timeout(void)
{
    998a:	b510      	push	{r4, lr}
    998c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    998e:	429c      	cmp	r4, r3
    9990:	bf08      	it	eq
    9992:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    9994:	f7ff ffee 	bl	9974 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    9998:	b174      	cbz	r4, 99b8 <next_timeout+0x30>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    999a:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    999e:	1a1b      	subs	r3, r3, r0
    99a0:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    99a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    99a8:	f170 0200 	sbcs.w	r2, r0, #0
    99ac:	da04      	bge.n	99b8 <next_timeout+0x30>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    99ae:	2800      	cmp	r0, #0
    99b0:	bfac      	ite	ge
    99b2:	4618      	movge	r0, r3
    99b4:	2000      	movlt	r0, #0
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    99b6:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
    99b8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	return ret;
    99bc:	e7fb      	b.n	99b6 <next_timeout+0x2e>
    99be:	bf00      	nop
    99c0:	200021dc 	.word	0x200021dc

000099c4 <remove_timeout>:
{
    99c4:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
    99c6:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    99c8:	b168      	cbz	r0, 99e6 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    99ca:	4a0a      	ldr	r2, [pc, #40]	; (99f4 <remove_timeout+0x30>)
    99cc:	6852      	ldr	r2, [r2, #4]
    99ce:	4290      	cmp	r0, r2
    99d0:	d009      	beq.n	99e6 <remove_timeout+0x22>
	if (next(t) != NULL) {
    99d2:	b143      	cbz	r3, 99e6 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    99d4:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    99d8:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    99dc:	1912      	adds	r2, r2, r4
    99de:	eb41 0105 	adc.w	r1, r1, r5
    99e2:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    99e6:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    99e8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    99ea:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    99ec:	2300      	movs	r3, #0
	node->prev = NULL;
    99ee:	e9c0 3300 	strd	r3, r3, [r0]
}
    99f2:	bd30      	pop	{r4, r5, pc}
    99f4:	200021dc 	.word	0x200021dc

000099f8 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    99f8:	f1b3 3fff 	cmp.w	r3, #4294967295
    99fc:	bf08      	it	eq
    99fe:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    9a02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9a04:	4604      	mov	r4, r0
    9a06:	461f      	mov	r7, r3
    9a08:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    9a0a:	d062      	beq.n	9ad2 <z_add_timeout+0xda>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    9a0c:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    9a0e:	f04f 0320 	mov.w	r3, #32
    9a12:	f3ef 8611 	mrs	r6, BASEPRI
    9a16:	f383 8812 	msr	BASEPRI_MAX, r3
    9a1a:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    9a1e:	f06f 0201 	mvn.w	r2, #1
    9a22:	f04f 3cff 	mov.w	ip, #4294967295
    9a26:	1b53      	subs	r3, r2, r5
    9a28:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    9a2c:	2b00      	cmp	r3, #0
    9a2e:	db1b      	blt.n	9a68 <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    9a30:	4b28      	ldr	r3, [pc, #160]	; (9ad4 <z_add_timeout+0xdc>)
    9a32:	e9d3 1300 	ldrd	r1, r3, [r3]
    9a36:	1a52      	subs	r2, r2, r1
    9a38:	eb6c 0303 	sbc.w	r3, ip, r3
    9a3c:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
    9a3e:	eb63 0307 	sbc.w	r3, r3, r7
    9a42:	2d01      	cmp	r5, #1
    9a44:	f173 0200 	sbcs.w	r2, r3, #0
    9a48:	bfbc      	itt	lt
    9a4a:	2501      	movlt	r5, #1
    9a4c:	2300      	movlt	r3, #0
    9a4e:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
    9a52:	4821      	ldr	r0, [pc, #132]	; (9ad8 <z_add_timeout+0xe0>)
	sys_dnode_t *const tail = list->tail;
    9a54:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9a58:	4283      	cmp	r3, r0
    9a5a:	d118      	bne.n	9a8e <z_add_timeout+0x96>
	node->prev = tail;
    9a5c:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
    9a60:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    9a64:	6044      	str	r4, [r0, #4]
}
    9a66:	e026      	b.n	9ab6 <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    9a68:	f7ff ff84 	bl	9974 <elapsed>
    9a6c:	3501      	adds	r5, #1
    9a6e:	f147 0700 	adc.w	r7, r7, #0
    9a72:	182d      	adds	r5, r5, r0
    9a74:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
    9a78:	e9c4 5704 	strd	r5, r7, [r4, #16]
    9a7c:	e7e9      	b.n	9a52 <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    9a7e:	1a52      	subs	r2, r2, r1
    9a80:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
    9a84:	459c      	cmp	ip, r3
    9a86:	e9c4 2504 	strd	r2, r5, [r4, #16]
    9a8a:	d0e7      	beq.n	9a5c <z_add_timeout+0x64>
    9a8c:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    9a8e:	2b00      	cmp	r3, #0
    9a90:	d0e4      	beq.n	9a5c <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
    9a92:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
    9a96:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
    9a9a:	428a      	cmp	r2, r1
    9a9c:	eb75 0e07 	sbcs.w	lr, r5, r7
    9aa0:	daed      	bge.n	9a7e <z_add_timeout+0x86>
				t->dticks -= to->dticks;
    9aa2:	1a8a      	subs	r2, r1, r2
    9aa4:	eb67 0505 	sbc.w	r5, r7, r5
    9aa8:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    9aac:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    9aae:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    9ab2:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    9ab4:	605c      	str	r4, [r3, #4]
	return list->head == list;
    9ab6:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9ab8:	4283      	cmp	r3, r0
    9aba:	d006      	beq.n	9aca <z_add_timeout+0xd2>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    9abc:	429c      	cmp	r4, r3
    9abe:	d104      	bne.n	9aca <z_add_timeout+0xd2>
			if (next_time == 0 ||
			    _current_cpu->slice_ticks != next_time) {
				sys_clock_set_timeout(next_time, false);
			}
#else
			sys_clock_set_timeout(next_timeout(), false);
    9ac0:	f7ff ff62 	bl	9988 <next_timeout>
    9ac4:	2100      	movs	r1, #0
    9ac6:	f7fc fad7 	bl	6078 <sys_clock_set_timeout>
	__asm__ volatile(
    9aca:	f386 8811 	msr	BASEPRI, r6
    9ace:	f3bf 8f6f 	isb	sy
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    9ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9ad4:	20002678 	.word	0x20002678
    9ad8:	200021dc 	.word	0x200021dc

00009adc <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    9adc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	__asm__ volatile(
    9ae0:	f04f 0320 	mov.w	r3, #32
    9ae4:	f3ef 8511 	mrs	r5, BASEPRI
    9ae8:	f383 8812 	msr	BASEPRI_MAX, r3
    9aec:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    9af0:	4f24      	ldr	r7, [pc, #144]	; (9b84 <sys_clock_announce+0xa8>)
	return list->head == list;
    9af2:	f8df 8094 	ldr.w	r8, [pc, #148]	; 9b88 <sys_clock_announce+0xac>

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    9af6:	4e25      	ldr	r6, [pc, #148]	; (9b8c <sys_clock_announce+0xb0>)
	announce_remaining = ticks;
    9af8:	6038      	str	r0, [r7, #0]
    9afa:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    9afe:	683b      	ldr	r3, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9b00:	4540      	cmp	r0, r8
    9b02:	ea4f 71e3 	mov.w	r1, r3, asr #31
		curr_tick += dt;
    9b06:	e9d6 2e00 	ldrd	r2, lr, [r6]
    9b0a:	d00b      	beq.n	9b24 <sys_clock_announce+0x48>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    9b0c:	b150      	cbz	r0, 9b24 <sys_clock_announce+0x48>
    9b0e:	e9d0 4c04 	ldrd	r4, ip, [r0, #16]
    9b12:	42a3      	cmp	r3, r4
    9b14:	eb71 090c 	sbcs.w	r9, r1, ip
    9b18:	da16      	bge.n	9b48 <sys_clock_announce+0x6c>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    9b1a:	1ae4      	subs	r4, r4, r3
    9b1c:	eb6c 0c01 	sbc.w	ip, ip, r1
    9b20:	e9c0 4c04 	strd	r4, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
	announce_remaining = 0;
    9b24:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    9b26:	189b      	adds	r3, r3, r2
    9b28:	eb4e 0101 	adc.w	r1, lr, r1
    9b2c:	e9c6 3100 	strd	r3, r1, [r6]
	announce_remaining = 0;
    9b30:	603c      	str	r4, [r7, #0]

	sys_clock_set_timeout(next_timeout(), false);
    9b32:	f7ff ff29 	bl	9988 <next_timeout>
    9b36:	4621      	mov	r1, r4
    9b38:	f7fc fa9e 	bl	6078 <sys_clock_set_timeout>
	__asm__ volatile(
    9b3c:	f385 8811 	msr	BASEPRI, r5
    9b40:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    9b44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    9b48:	18a2      	adds	r2, r4, r2
    9b4a:	eb4e 71e4 	adc.w	r1, lr, r4, asr #31
		t->dticks = 0;
    9b4e:	2300      	movs	r3, #0
		curr_tick += dt;
    9b50:	e9c6 2100 	strd	r2, r1, [r6]
		t->dticks = 0;
    9b54:	2200      	movs	r2, #0
    9b56:	e9c0 2304 	strd	r2, r3, [r0, #16]
		remove_timeout(t);
    9b5a:	f7ff ff33 	bl	99c4 <remove_timeout>
    9b5e:	f385 8811 	msr	BASEPRI, r5
    9b62:	f3bf 8f6f 	isb	sy
		t->fn(t);
    9b66:	6883      	ldr	r3, [r0, #8]
    9b68:	4798      	blx	r3
	__asm__ volatile(
    9b6a:	f04f 0320 	mov.w	r3, #32
    9b6e:	f3ef 8511 	mrs	r5, BASEPRI
    9b72:	f383 8812 	msr	BASEPRI_MAX, r3
    9b76:	f3bf 8f6f 	isb	sy
		announce_remaining -= dt;
    9b7a:	683b      	ldr	r3, [r7, #0]
    9b7c:	1b1b      	subs	r3, r3, r4
    9b7e:	603b      	str	r3, [r7, #0]
    9b80:	e7bb      	b.n	9afa <sys_clock_announce+0x1e>
    9b82:	bf00      	nop
    9b84:	200143a0 	.word	0x200143a0
    9b88:	200021dc 	.word	0x200021dc
    9b8c:	20002678 	.word	0x20002678

00009b90 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    9b90:	b510      	push	{r4, lr}
    9b92:	f04f 0320 	mov.w	r3, #32
    9b96:	f3ef 8411 	mrs	r4, BASEPRI
    9b9a:	f383 8812 	msr	BASEPRI_MAX, r3
    9b9e:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
    9ba2:	f7ff fee7 	bl	9974 <elapsed>
    9ba6:	4601      	mov	r1, r0
    9ba8:	4b05      	ldr	r3, [pc, #20]	; (9bc0 <sys_clock_tick_get+0x30>)
    9baa:	e9d3 0300 	ldrd	r0, r3, [r3]
    9bae:	1808      	adds	r0, r1, r0
    9bb0:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
	__asm__ volatile(
    9bb4:	f384 8811 	msr	BASEPRI, r4
    9bb8:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    9bbc:	bd10      	pop	{r4, pc}
    9bbe:	bf00      	nop
    9bc0:	20002678 	.word	0x20002678

00009bc4 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    9bc4:	b570      	push	{r4, r5, r6, lr}
    9bc6:	4604      	mov	r4, r0
	__asm__ volatile(
    9bc8:	f04f 0320 	mov.w	r3, #32
    9bcc:	f3ef 8511 	mrs	r5, BASEPRI
    9bd0:	f383 8812 	msr	BASEPRI_MAX, r3
    9bd4:	f3bf 8f6f 	isb	sy

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    9bd8:	e9d0 320a 	ldrd	r3, r2, [r0, #40]	; 0x28
    9bdc:	3301      	adds	r3, #1
    9bde:	f142 0200 	adc.w	r2, r2, #0
    9be2:	2b02      	cmp	r3, #2
    9be4:	f172 0300 	sbcs.w	r3, r2, #0
    9be8:	d322      	bcc.n	9c30 <z_timer_expiration_handler+0x6c>
	return z_impl_k_uptime_ticks();
    9bea:	f004 fa94 	bl	e116 <z_impl_k_uptime_ticks>
		 * we "should" have run.  Requires absolute timeouts.
		 * (Note offset by one: we're nominally at the
		 * beginning of a tick, so need to defeat the "round
		 * down" behavior on timeout addition).
		 */
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1
    9bee:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
    9bf2:	3001      	adds	r0, #1
    9bf4:	f141 0100 	adc.w	r1, r1, #0
    9bf8:	18c0      	adds	r0, r0, r3
    9bfa:	eb41 0102 	adc.w	r1, r1, r2
    9bfe:	2801      	cmp	r0, #1
    9c00:	f171 0300 	sbcs.w	r3, r1, #0
    9c04:	db32      	blt.n	9c6c <z_timer_expiration_handler+0xa8>
    9c06:	f004 fa86 	bl	e116 <z_impl_k_uptime_ticks>
    9c0a:	3001      	adds	r0, #1
    9c0c:	f141 0300 	adc.w	r3, r1, #0
    9c10:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
    9c14:	1880      	adds	r0, r0, r2
    9c16:	f06f 0201 	mvn.w	r2, #1
    9c1a:	eb43 0301 	adc.w	r3, r3, r1
    9c1e:	f04f 31ff 	mov.w	r1, #4294967295
    9c22:	1a12      	subs	r2, r2, r0
    9c24:	eb61 0303 	sbc.w	r3, r1, r3
					   + timer->period.ticks);
#endif
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    9c28:	4620      	mov	r0, r4
    9c2a:	491a      	ldr	r1, [pc, #104]	; (9c94 <z_timer_expiration_handler+0xd0>)
    9c2c:	f7ff fee4 	bl	99f8 <z_add_timeout>
			      next);
	}

	/* update timer's status */
	timer->status += 1U;
    9c30:	6b23      	ldr	r3, [r4, #48]	; 0x30
    9c32:	3301      	adds	r3, #1
    9c34:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    9c36:	6a23      	ldr	r3, [r4, #32]
    9c38:	b173      	cbz	r3, 9c58 <z_timer_expiration_handler+0x94>
	__asm__ volatile(
    9c3a:	f385 8811 	msr	BASEPRI, r5
    9c3e:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    9c42:	4620      	mov	r0, r4
    9c44:	6a23      	ldr	r3, [r4, #32]
    9c46:	4798      	blx	r3
	__asm__ volatile(
    9c48:	f04f 0320 	mov.w	r3, #32
    9c4c:	f3ef 8511 	mrs	r5, BASEPRI
    9c50:	f383 8812 	msr	BASEPRI_MAX, r3
    9c54:	f3bf 8f6f 	isb	sy
	return list->head == list;
    9c58:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9c5c:	42a6      	cmp	r6, r4
    9c5e:	d000      	beq.n	9c62 <z_timer_expiration_handler+0x9e>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    9c60:	b94e      	cbnz	r6, 9c76 <z_timer_expiration_handler+0xb2>
	__asm__ volatile(
    9c62:	f385 8811 	msr	BASEPRI, r5
    9c66:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    9c6a:	bd70      	pop	{r4, r5, r6, pc}
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1
    9c6c:	f06f 0201 	mvn.w	r2, #1
    9c70:	f04f 33ff 	mov.w	r3, #4294967295
    9c74:	e7d8      	b.n	9c28 <z_timer_expiration_handler+0x64>
	z_unpend_thread_no_timeout(thread);
    9c76:	4630      	mov	r0, r6
    9c78:	f004 f952 	bl	df20 <z_unpend_thread_no_timeout>
    9c7c:	2300      	movs	r3, #0
    9c7e:	6773      	str	r3, [r6, #116]	; 0x74
    9c80:	f385 8811 	msr	BASEPRI, r5
    9c84:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    9c88:	4630      	mov	r0, r6
}
    9c8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_ready_thread(thread);
    9c8e:	f004 b987 	b.w	dfa0 <z_ready_thread>
    9c92:	bf00      	nop
    9c94:	00009bc5 	.word	0x00009bc5

00009c98 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    9c98:	4611      	mov	r1, r2
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    9c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
    9c9e:	bf08      	it	eq
    9ca0:	f1b1 3fff 	cmpeq.w	r1, #4294967295
{
    9ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    9ca8:	4606      	mov	r6, r0
    9caa:	e9dd 2008 	ldrd	r2, r0, [sp, #32]
    9cae:	461c      	mov	r4, r3
    9cb0:	4689      	mov	r9, r1
    9cb2:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    9cb4:	d03e      	beq.n	9d34 <z_impl_k_timer_start+0x9c>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    9cb6:	f1b0 3fff 	cmp.w	r0, #4294967295
    9cba:	bf08      	it	eq
    9cbc:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    9cc0:	4615      	mov	r5, r2
    9cc2:	4607      	mov	r7, r0
    9cc4:	d014      	beq.n	9cf0 <z_impl_k_timer_start+0x58>
    9cc6:	ea50 0302 	orrs.w	r3, r0, r2
    9cca:	d011      	beq.n	9cf0 <z_impl_k_timer_start+0x58>
	    Z_TICK_ABS(period.ticks) < 0) {
    9ccc:	f06f 0301 	mvn.w	r3, #1
    9cd0:	1a9b      	subs	r3, r3, r2
    9cd2:	f04f 33ff 	mov.w	r3, #4294967295
    9cd6:	eb63 0300 	sbc.w	r3, r3, r0
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    9cda:	2b00      	cmp	r3, #0
    9cdc:	da08      	bge.n	9cf0 <z_impl_k_timer_start+0x58>
		period.ticks = MAX(period.ticks - 1, 1);
    9cde:	2a02      	cmp	r2, #2
    9ce0:	f170 0300 	sbcs.w	r3, r0, #0
    9ce4:	bfbc      	itt	lt
    9ce6:	2502      	movlt	r5, #2
    9ce8:	2700      	movlt	r7, #0
    9cea:	3d01      	subs	r5, #1
    9cec:	f147 37ff 	adc.w	r7, r7, #4294967295
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    9cf0:	f06f 0301 	mvn.w	r3, #1
    9cf4:	1a5b      	subs	r3, r3, r1
    9cf6:	f04f 33ff 	mov.w	r3, #4294967295
    9cfa:	eb63 0304 	sbc.w	r3, r3, r4
    9cfe:	2b00      	cmp	r3, #0
    9d00:	da09      	bge.n	9d16 <z_impl_k_timer_start+0x7e>
		duration.ticks = MAX(duration.ticks - 1, 0);
    9d02:	2901      	cmp	r1, #1
    9d04:	f174 0300 	sbcs.w	r3, r4, #0
    9d08:	bfbc      	itt	lt
    9d0a:	2101      	movlt	r1, #1
    9d0c:	2400      	movlt	r4, #0
    9d0e:	f111 39ff 	adds.w	r9, r1, #4294967295
    9d12:	f144 38ff 	adc.w	r8, r4, #4294967295
	}

	(void)z_abort_timeout(&timer->timeout);
    9d16:	4630      	mov	r0, r6
    9d18:	f004 f9e3 	bl	e0e2 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    9d1c:	2300      	movs	r3, #0

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    9d1e:	464a      	mov	r2, r9
	timer->status = 0U;
    9d20:	6333      	str	r3, [r6, #48]	; 0x30
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    9d22:	4630      	mov	r0, r6
    9d24:	4643      	mov	r3, r8
	timer->period = period;
    9d26:	e9c6 570a 	strd	r5, r7, [r6, #40]	; 0x28
		     duration);
}
    9d2a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    9d2e:	4902      	ldr	r1, [pc, #8]	; (9d38 <z_impl_k_timer_start+0xa0>)
    9d30:	f7ff be62 	b.w	99f8 <z_add_timeout>
}
    9d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    9d38:	00009bc5 	.word	0x00009bc5

00009d3c <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
    9d3c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    9d3e:	4606      	mov	r6, r0
    9d40:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
    9d42:	f003 fff2 	bl	dd2a <k_is_in_isr>
    9d46:	b978      	cbnz	r0, 9d68 <z_thread_aligned_alloc+0x2c>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
    9d48:	4b0b      	ldr	r3, [pc, #44]	; (9d78 <z_thread_aligned_alloc+0x3c>)
    9d4a:	689b      	ldr	r3, [r3, #8]
    9d4c:	6edc      	ldr	r4, [r3, #108]	; 0x6c
	}

	if (heap != NULL) {
    9d4e:	b17c      	cbz	r4, 9d70 <z_thread_aligned_alloc+0x34>
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
    9d50:	1d2a      	adds	r2, r5, #4
    9d52:	d209      	bcs.n	9d68 <z_thread_aligned_alloc+0x2c>
	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
    9d54:	2000      	movs	r0, #0
    9d56:	2100      	movs	r1, #0
    9d58:	e9cd 0100 	strd	r0, r1, [sp]
    9d5c:	4620      	mov	r0, r4
    9d5e:	f046 0104 	orr.w	r1, r6, #4
    9d62:	f004 fa19 	bl	e198 <k_heap_aligned_alloc>
	if (mem == NULL) {
    9d66:	b908      	cbnz	r0, 9d6c <z_thread_aligned_alloc+0x30>
		ret = z_heap_aligned_alloc(heap, align, size);
	} else {
		ret = NULL;
    9d68:	2400      	movs	r4, #0
	}

	return ret;
    9d6a:	e001      	b.n	9d70 <z_thread_aligned_alloc+0x34>
	*heap_ref = heap;
    9d6c:	6004      	str	r4, [r0, #0]
	mem = ++heap_ref;
    9d6e:	1d04      	adds	r4, r0, #4
}
    9d70:	4620      	mov	r0, r4
    9d72:	b002      	add	sp, #8
    9d74:	bd70      	pop	{r4, r5, r6, pc}
    9d76:	bf00      	nop
    9d78:	20014378 	.word	0x20014378

00009d7c <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    9d7c:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    9d7e:	4c06      	ldr	r4, [pc, #24]	; (9d98 <statics_init+0x1c>)
    9d80:	4d06      	ldr	r5, [pc, #24]	; (9d9c <statics_init+0x20>)
    9d82:	42ac      	cmp	r4, r5
    9d84:	d301      	bcc.n	9d8a <statics_init+0xe>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
    9d86:	2000      	movs	r0, #0
    9d88:	bd38      	pop	{r3, r4, r5, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    9d8a:	4620      	mov	r0, r4
    9d8c:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    9d90:	f004 f9fa 	bl	e188 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    9d94:	3414      	adds	r4, #20
    9d96:	e7f4      	b.n	9d82 <statics_init+0x6>
    9d98:	200022bc 	.word	0x200022bc
    9d9c:	200022bc 	.word	0x200022bc

00009da0 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
    9da0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
    9da2:	2400      	movs	r4, #0
    9da4:	4b08      	ldr	r3, [pc, #32]	; (9dc8 <k_sys_work_q_init+0x28>)
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    9da6:	f44f 6280 	mov.w	r2, #1024	; 0x400
	struct k_work_queue_config cfg = {
    9daa:	9302      	str	r3, [sp, #8]
	k_work_queue_start(&k_sys_work_q,
    9dac:	ab02      	add	r3, sp, #8
    9dae:	9300      	str	r3, [sp, #0]
    9db0:	4906      	ldr	r1, [pc, #24]	; (9dcc <k_sys_work_q_init+0x2c>)
    9db2:	f04f 33ff 	mov.w	r3, #4294967295
    9db6:	4806      	ldr	r0, [pc, #24]	; (9dd0 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    9db8:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    9dbc:	f7ff faf2 	bl	93a4 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    9dc0:	4620      	mov	r0, r4
    9dc2:	b004      	add	sp, #16
    9dc4:	bd10      	pop	{r4, pc}
    9dc6:	bf00      	nop
    9dc8:	0000ef3c 	.word	0x0000ef3c
    9dcc:	20059ce0 	.word	0x20059ce0
    9dd0:	20002680 	.word	0x20002680

00009dd4 <nrf_cc3xx_platform_init_no_rng>:
    9dd4:	b510      	push	{r4, lr}
    9dd6:	4c0a      	ldr	r4, [pc, #40]	; (9e00 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    9dd8:	6823      	ldr	r3, [r4, #0]
    9dda:	b11b      	cbz	r3, 9de4 <nrf_cc3xx_platform_init_no_rng+0x10>
    9ddc:	2301      	movs	r3, #1
    9dde:	2000      	movs	r0, #0
    9de0:	6023      	str	r3, [r4, #0]
    9de2:	bd10      	pop	{r4, pc}
    9de4:	f000 f8e6 	bl	9fb4 <CC_LibInitNoRng>
    9de8:	2800      	cmp	r0, #0
    9dea:	d0f7      	beq.n	9ddc <nrf_cc3xx_platform_init_no_rng+0x8>
    9dec:	3801      	subs	r0, #1
    9dee:	2807      	cmp	r0, #7
    9df0:	d803      	bhi.n	9dfa <nrf_cc3xx_platform_init_no_rng+0x26>
    9df2:	4b04      	ldr	r3, [pc, #16]	; (9e04 <nrf_cc3xx_platform_init_no_rng+0x30>)
    9df4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    9df8:	bd10      	pop	{r4, pc}
    9dfa:	4803      	ldr	r0, [pc, #12]	; (9e08 <nrf_cc3xx_platform_init_no_rng+0x34>)
    9dfc:	bd10      	pop	{r4, pc}
    9dfe:	bf00      	nop
    9e00:	200143a4 	.word	0x200143a4
    9e04:	0000eadc 	.word	0x0000eadc
    9e08:	ffff8ffe 	.word	0xffff8ffe

00009e0c <nrf_cc3xx_platform_abort>:
    9e0c:	f3bf 8f4f 	dsb	sy
    9e10:	4905      	ldr	r1, [pc, #20]	; (9e28 <nrf_cc3xx_platform_abort+0x1c>)
    9e12:	4b06      	ldr	r3, [pc, #24]	; (9e2c <nrf_cc3xx_platform_abort+0x20>)
    9e14:	68ca      	ldr	r2, [r1, #12]
    9e16:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    9e1a:	4313      	orrs	r3, r2
    9e1c:	60cb      	str	r3, [r1, #12]
    9e1e:	f3bf 8f4f 	dsb	sy
    9e22:	bf00      	nop
    9e24:	e7fd      	b.n	9e22 <nrf_cc3xx_platform_abort+0x16>
    9e26:	bf00      	nop
    9e28:	e000ed00 	.word	0xe000ed00
    9e2c:	05fa0004 	.word	0x05fa0004

00009e30 <CC_PalAbort>:
    9e30:	b430      	push	{r4, r5}
    9e32:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    9e36:	2500      	movs	r5, #0
    9e38:	4b0b      	ldr	r3, [pc, #44]	; (9e68 <CC_PalAbort+0x38>)
    9e3a:	4c0c      	ldr	r4, [pc, #48]	; (9e6c <CC_PalAbort+0x3c>)
    9e3c:	490c      	ldr	r1, [pc, #48]	; (9e70 <CC_PalAbort+0x40>)
    9e3e:	6849      	ldr	r1, [r1, #4]
    9e40:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    9e44:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    9e48:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    9e4c:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    9e50:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
    9e54:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
    9e58:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    9e5c:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
    9e60:	f8c4 5500 	str.w	r5, [r4, #1280]	; 0x500
    9e64:	bc30      	pop	{r4, r5}
    9e66:	4708      	bx	r1
    9e68:	50845000 	.word	0x50845000
    9e6c:	50844000 	.word	0x50844000
    9e70:	200021e4 	.word	0x200021e4

00009e74 <nrf_cc3xx_platform_set_abort>:
    9e74:	4b02      	ldr	r3, [pc, #8]	; (9e80 <nrf_cc3xx_platform_set_abort+0xc>)
    9e76:	e9d0 1200 	ldrd	r1, r2, [r0]
    9e7a:	e9c3 1200 	strd	r1, r2, [r3]
    9e7e:	4770      	bx	lr
    9e80:	200021e4 	.word	0x200021e4

00009e84 <mutex_free>:
    9e84:	b510      	push	{r4, lr}
    9e86:	4604      	mov	r4, r0
    9e88:	b130      	cbz	r0, 9e98 <mutex_free+0x14>
    9e8a:	6863      	ldr	r3, [r4, #4]
    9e8c:	06db      	lsls	r3, r3, #27
    9e8e:	d502      	bpl.n	9e96 <mutex_free+0x12>
    9e90:	2300      	movs	r3, #0
    9e92:	6023      	str	r3, [r4, #0]
    9e94:	6063      	str	r3, [r4, #4]
    9e96:	bd10      	pop	{r4, pc}
    9e98:	4b02      	ldr	r3, [pc, #8]	; (9ea4 <mutex_free+0x20>)
    9e9a:	4803      	ldr	r0, [pc, #12]	; (9ea8 <mutex_free+0x24>)
    9e9c:	685b      	ldr	r3, [r3, #4]
    9e9e:	4798      	blx	r3
    9ea0:	e7f3      	b.n	9e8a <mutex_free+0x6>
    9ea2:	bf00      	nop
    9ea4:	200021e4 	.word	0x200021e4
    9ea8:	0000eafc 	.word	0x0000eafc

00009eac <mutex_lock>:
    9eac:	b1b0      	cbz	r0, 9edc <mutex_lock+0x30>
    9eae:	6843      	ldr	r3, [r0, #4]
    9eb0:	b193      	cbz	r3, 9ed8 <mutex_lock+0x2c>
    9eb2:	06db      	lsls	r3, r3, #27
    9eb4:	d50e      	bpl.n	9ed4 <mutex_lock+0x28>
    9eb6:	2301      	movs	r3, #1
    9eb8:	e850 2f00 	ldrex	r2, [r0]
    9ebc:	4619      	mov	r1, r3
    9ebe:	e840 1c00 	strex	ip, r1, [r0]
    9ec2:	f09c 0f00 	teq	ip, #0
    9ec6:	d1f7      	bne.n	9eb8 <mutex_lock+0xc>
    9ec8:	2a01      	cmp	r2, #1
    9eca:	d0f5      	beq.n	9eb8 <mutex_lock+0xc>
    9ecc:	f3bf 8f5f 	dmb	sy
    9ed0:	2000      	movs	r0, #0
    9ed2:	4770      	bx	lr
    9ed4:	4803      	ldr	r0, [pc, #12]	; (9ee4 <mutex_lock+0x38>)
    9ed6:	4770      	bx	lr
    9ed8:	4803      	ldr	r0, [pc, #12]	; (9ee8 <mutex_lock+0x3c>)
    9eda:	4770      	bx	lr
    9edc:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    9ee0:	4770      	bx	lr
    9ee2:	bf00      	nop
    9ee4:	ffff8fe9 	.word	0xffff8fe9
    9ee8:	ffff8fea 	.word	0xffff8fea

00009eec <mutex_unlock>:
    9eec:	4603      	mov	r3, r0
    9eee:	b168      	cbz	r0, 9f0c <mutex_unlock+0x20>
    9ef0:	6842      	ldr	r2, [r0, #4]
    9ef2:	b13a      	cbz	r2, 9f04 <mutex_unlock+0x18>
    9ef4:	06d2      	lsls	r2, r2, #27
    9ef6:	d507      	bpl.n	9f08 <mutex_unlock+0x1c>
    9ef8:	f3bf 8f5f 	dmb	sy
    9efc:	2200      	movs	r2, #0
    9efe:	4610      	mov	r0, r2
    9f00:	601a      	str	r2, [r3, #0]
    9f02:	4770      	bx	lr
    9f04:	4803      	ldr	r0, [pc, #12]	; (9f14 <mutex_unlock+0x28>)
    9f06:	4770      	bx	lr
    9f08:	4803      	ldr	r0, [pc, #12]	; (9f18 <mutex_unlock+0x2c>)
    9f0a:	4770      	bx	lr
    9f0c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    9f10:	4770      	bx	lr
    9f12:	bf00      	nop
    9f14:	ffff8fea 	.word	0xffff8fea
    9f18:	ffff8fe9 	.word	0xffff8fe9

00009f1c <mutex_init>:
    9f1c:	b510      	push	{r4, lr}
    9f1e:	4604      	mov	r4, r0
    9f20:	b120      	cbz	r0, 9f2c <mutex_init+0x10>
    9f22:	2200      	movs	r2, #0
    9f24:	2311      	movs	r3, #17
    9f26:	6022      	str	r2, [r4, #0]
    9f28:	6063      	str	r3, [r4, #4]
    9f2a:	bd10      	pop	{r4, pc}
    9f2c:	4801      	ldr	r0, [pc, #4]	; (9f34 <mutex_init+0x18>)
    9f2e:	f7ff ff7f 	bl	9e30 <CC_PalAbort>
    9f32:	e7f6      	b.n	9f22 <mutex_init+0x6>
    9f34:	0000eb24 	.word	0x0000eb24

00009f38 <nrf_cc3xx_platform_set_mutexes>:
    9f38:	b570      	push	{r4, r5, r6, lr}
    9f3a:	4c16      	ldr	r4, [pc, #88]	; (9f94 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    9f3c:	f8d0 c004 	ldr.w	ip, [r0, #4]
    9f40:	6806      	ldr	r6, [r0, #0]
    9f42:	f8c4 c004 	str.w	ip, [r4, #4]
    9f46:	f8d0 c008 	ldr.w	ip, [r0, #8]
    9f4a:	68c0      	ldr	r0, [r0, #12]
    9f4c:	f8c4 c008 	str.w	ip, [r4, #8]
    9f50:	60e0      	str	r0, [r4, #12]
    9f52:	6026      	str	r6, [r4, #0]
    9f54:	6808      	ldr	r0, [r1, #0]
    9f56:	4b10      	ldr	r3, [pc, #64]	; (9f98 <nrf_cc3xx_platform_set_mutexes+0x60>)
    9f58:	4d10      	ldr	r5, [pc, #64]	; (9f9c <nrf_cc3xx_platform_set_mutexes+0x64>)
    9f5a:	6018      	str	r0, [r3, #0]
    9f5c:	6848      	ldr	r0, [r1, #4]
    9f5e:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
    9f62:	6058      	str	r0, [r3, #4]
    9f64:	6888      	ldr	r0, [r1, #8]
    9f66:	6098      	str	r0, [r3, #8]
    9f68:	68c8      	ldr	r0, [r1, #12]
    9f6a:	6909      	ldr	r1, [r1, #16]
    9f6c:	60d8      	str	r0, [r3, #12]
    9f6e:	6119      	str	r1, [r3, #16]
    9f70:	06d3      	lsls	r3, r2, #27
    9f72:	d50d      	bpl.n	9f90 <nrf_cc3xx_platform_set_mutexes+0x58>
    9f74:	2300      	movs	r3, #0
    9f76:	f505 708a 	add.w	r0, r5, #276	; 0x114
    9f7a:	e9c5 3345 	strd	r3, r3, [r5, #276]	; 0x114
    9f7e:	e9c5 336e 	strd	r3, r3, [r5, #440]	; 0x1b8
    9f82:	47b0      	blx	r6
    9f84:	6823      	ldr	r3, [r4, #0]
    9f86:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    9f8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    9f8e:	4718      	bx	r3
    9f90:	bd70      	pop	{r4, r5, r6, pc}
    9f92:	bf00      	nop
    9f94:	200021f4 	.word	0x200021f4
    9f98:	20002204 	.word	0x20002204
    9f9c:	200143bc 	.word	0x200143bc

00009fa0 <mbedtls_platform_zeroize>:
    9fa0:	b138      	cbz	r0, 9fb2 <mbedtls_platform_zeroize+0x12>
    9fa2:	b131      	cbz	r1, 9fb2 <mbedtls_platform_zeroize+0x12>
    9fa4:	2200      	movs	r2, #0
    9fa6:	4401      	add	r1, r0
    9fa8:	4603      	mov	r3, r0
    9faa:	3001      	adds	r0, #1
    9fac:	4288      	cmp	r0, r1
    9fae:	701a      	strb	r2, [r3, #0]
    9fb0:	d1fa      	bne.n	9fa8 <mbedtls_platform_zeroize+0x8>
    9fb2:	4770      	bx	lr

00009fb4 <CC_LibInitNoRng>:
    9fb4:	b508      	push	{r3, lr}
    9fb6:	f000 f811 	bl	9fdc <CC_HalInit>
    9fba:	b930      	cbnz	r0, 9fca <CC_LibInitNoRng+0x16>
    9fbc:	f000 f810 	bl	9fe0 <CC_PalInit>
    9fc0:	b938      	cbnz	r0, 9fd2 <CC_LibInitNoRng+0x1e>
    9fc2:	4a05      	ldr	r2, [pc, #20]	; (9fd8 <CC_LibInitNoRng+0x24>)
    9fc4:	f8c2 0a0c 	str.w	r0, [r2, #2572]	; 0xa0c
    9fc8:	bd08      	pop	{r3, pc}
    9fca:	f000 f837 	bl	a03c <CC_PalTerminate>
    9fce:	2003      	movs	r0, #3
    9fd0:	bd08      	pop	{r3, pc}
    9fd2:	2004      	movs	r0, #4
    9fd4:	bd08      	pop	{r3, pc}
    9fd6:	bf00      	nop
    9fd8:	50845000 	.word	0x50845000

00009fdc <CC_HalInit>:
    9fdc:	2000      	movs	r0, #0
    9fde:	4770      	bx	lr

00009fe0 <CC_PalInit>:
    9fe0:	b510      	push	{r4, lr}
    9fe2:	4811      	ldr	r0, [pc, #68]	; (a028 <CC_PalInit+0x48>)
    9fe4:	f000 f848 	bl	a078 <CC_PalMutexCreate>
    9fe8:	b100      	cbz	r0, 9fec <CC_PalInit+0xc>
    9fea:	bd10      	pop	{r4, pc}
    9fec:	480f      	ldr	r0, [pc, #60]	; (a02c <CC_PalInit+0x4c>)
    9fee:	f000 f843 	bl	a078 <CC_PalMutexCreate>
    9ff2:	2800      	cmp	r0, #0
    9ff4:	d1f9      	bne.n	9fea <CC_PalInit+0xa>
    9ff6:	4c0e      	ldr	r4, [pc, #56]	; (a030 <CC_PalInit+0x50>)
    9ff8:	4620      	mov	r0, r4
    9ffa:	f000 f83d 	bl	a078 <CC_PalMutexCreate>
    9ffe:	2800      	cmp	r0, #0
    a000:	d1f3      	bne.n	9fea <CC_PalInit+0xa>
    a002:	4b0c      	ldr	r3, [pc, #48]	; (a034 <CC_PalInit+0x54>)
    a004:	480c      	ldr	r0, [pc, #48]	; (a038 <CC_PalInit+0x58>)
    a006:	601c      	str	r4, [r3, #0]
    a008:	f000 f836 	bl	a078 <CC_PalMutexCreate>
    a00c:	4601      	mov	r1, r0
    a00e:	2800      	cmp	r0, #0
    a010:	d1eb      	bne.n	9fea <CC_PalInit+0xa>
    a012:	f000 f82d 	bl	a070 <CC_PalDmaInit>
    a016:	4604      	mov	r4, r0
    a018:	b108      	cbz	r0, a01e <CC_PalInit+0x3e>
    a01a:	4620      	mov	r0, r4
    a01c:	bd10      	pop	{r4, pc}
    a01e:	f000 f83f 	bl	a0a0 <CC_PalPowerSaveModeInit>
    a022:	4620      	mov	r0, r4
    a024:	e7fa      	b.n	a01c <CC_PalInit+0x3c>
    a026:	bf00      	nop
    a028:	2000223c 	.word	0x2000223c
    a02c:	20002230 	.word	0x20002230
    a030:	20002238 	.word	0x20002238
    a034:	20002240 	.word	0x20002240
    a038:	20002234 	.word	0x20002234

0000a03c <CC_PalTerminate>:
    a03c:	b508      	push	{r3, lr}
    a03e:	4808      	ldr	r0, [pc, #32]	; (a060 <CC_PalTerminate+0x24>)
    a040:	f000 f824 	bl	a08c <CC_PalMutexDestroy>
    a044:	4807      	ldr	r0, [pc, #28]	; (a064 <CC_PalTerminate+0x28>)
    a046:	f000 f821 	bl	a08c <CC_PalMutexDestroy>
    a04a:	4807      	ldr	r0, [pc, #28]	; (a068 <CC_PalTerminate+0x2c>)
    a04c:	f000 f81e 	bl	a08c <CC_PalMutexDestroy>
    a050:	4806      	ldr	r0, [pc, #24]	; (a06c <CC_PalTerminate+0x30>)
    a052:	f000 f81b 	bl	a08c <CC_PalMutexDestroy>
    a056:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    a05a:	f000 b80b 	b.w	a074 <CC_PalDmaTerminate>
    a05e:	bf00      	nop
    a060:	2000223c 	.word	0x2000223c
    a064:	20002230 	.word	0x20002230
    a068:	20002238 	.word	0x20002238
    a06c:	20002234 	.word	0x20002234

0000a070 <CC_PalDmaInit>:
    a070:	2000      	movs	r0, #0
    a072:	4770      	bx	lr

0000a074 <CC_PalDmaTerminate>:
    a074:	4770      	bx	lr
    a076:	bf00      	nop

0000a078 <CC_PalMutexCreate>:
    a078:	b508      	push	{r3, lr}
    a07a:	4b03      	ldr	r3, [pc, #12]	; (a088 <CC_PalMutexCreate+0x10>)
    a07c:	6802      	ldr	r2, [r0, #0]
    a07e:	681b      	ldr	r3, [r3, #0]
    a080:	6810      	ldr	r0, [r2, #0]
    a082:	4798      	blx	r3
    a084:	2000      	movs	r0, #0
    a086:	bd08      	pop	{r3, pc}
    a088:	200021f4 	.word	0x200021f4

0000a08c <CC_PalMutexDestroy>:
    a08c:	b508      	push	{r3, lr}
    a08e:	4b03      	ldr	r3, [pc, #12]	; (a09c <CC_PalMutexDestroy+0x10>)
    a090:	6802      	ldr	r2, [r0, #0]
    a092:	685b      	ldr	r3, [r3, #4]
    a094:	6810      	ldr	r0, [r2, #0]
    a096:	4798      	blx	r3
    a098:	2000      	movs	r0, #0
    a09a:	bd08      	pop	{r3, pc}
    a09c:	200021f4 	.word	0x200021f4

0000a0a0 <CC_PalPowerSaveModeInit>:
    a0a0:	b570      	push	{r4, r5, r6, lr}
    a0a2:	4c09      	ldr	r4, [pc, #36]	; (a0c8 <CC_PalPowerSaveModeInit+0x28>)
    a0a4:	4d09      	ldr	r5, [pc, #36]	; (a0cc <CC_PalPowerSaveModeInit+0x2c>)
    a0a6:	6920      	ldr	r0, [r4, #16]
    a0a8:	68ab      	ldr	r3, [r5, #8]
    a0aa:	4798      	blx	r3
    a0ac:	b118      	cbz	r0, a0b6 <CC_PalPowerSaveModeInit+0x16>
    a0ae:	4b08      	ldr	r3, [pc, #32]	; (a0d0 <CC_PalPowerSaveModeInit+0x30>)
    a0b0:	4808      	ldr	r0, [pc, #32]	; (a0d4 <CC_PalPowerSaveModeInit+0x34>)
    a0b2:	685b      	ldr	r3, [r3, #4]
    a0b4:	4798      	blx	r3
    a0b6:	2100      	movs	r1, #0
    a0b8:	4a07      	ldr	r2, [pc, #28]	; (a0d8 <CC_PalPowerSaveModeInit+0x38>)
    a0ba:	68eb      	ldr	r3, [r5, #12]
    a0bc:	6011      	str	r1, [r2, #0]
    a0be:	6920      	ldr	r0, [r4, #16]
    a0c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    a0c4:	4718      	bx	r3
    a0c6:	bf00      	nop
    a0c8:	20002204 	.word	0x20002204
    a0cc:	200021f4 	.word	0x200021f4
    a0d0:	200021e4 	.word	0x200021e4
    a0d4:	0000eb48 	.word	0x0000eb48
    a0d8:	200143b8 	.word	0x200143b8

0000a0dc <flash_device_base>:
    if (fd_id != FLASH_DEVICE_ID) {
    a0dc:	b908      	cbnz	r0, a0e2 <flash_device_base+0x6>
    *ret = FLASH_DEVICE_BASE;
    a0de:	6008      	str	r0, [r1, #0]
    return 0;
    a0e0:	4770      	bx	lr
        return -EINVAL;
    a0e2:	f06f 0015 	mvn.w	r0, #21
}
    a0e6:	4770      	bx	lr

0000a0e8 <flash_area_id_from_multi_image_slot>:
    switch (slot) {
    a0e8:	b121      	cbz	r1, a0f4 <flash_area_id_from_multi_image_slot+0xc>
    a0ea:	2901      	cmp	r1, #1
    a0ec:	d007      	beq.n	a0fe <flash_area_id_from_multi_image_slot+0x16>
    a0ee:	f06f 0015 	mvn.w	r0, #21
    a0f2:	4770      	bx	lr
    case 0: return FLASH_AREA_IMAGE_PRIMARY(image_index);
    a0f4:	b148      	cbz	r0, a10a <flash_area_id_from_multi_image_slot+0x22>
    a0f6:	2801      	cmp	r0, #1
    a0f8:	bf18      	it	ne
    a0fa:	20ff      	movne	r0, #255	; 0xff
    a0fc:	4770      	bx	lr
    case 1: return FLASH_AREA_IMAGE_SECONDARY(image_index);
    a0fe:	b130      	cbz	r0, a10e <flash_area_id_from_multi_image_slot+0x26>
    a100:	2801      	cmp	r0, #1
    a102:	bf14      	ite	ne
    a104:	20ff      	movne	r0, #255	; 0xff
    a106:	2008      	moveq	r0, #8
    a108:	4770      	bx	lr
    case 0: return FLASH_AREA_IMAGE_PRIMARY(image_index);
    a10a:	2004      	movs	r0, #4
    a10c:	4770      	bx	lr
    case 1: return FLASH_AREA_IMAGE_SECONDARY(image_index);
    a10e:	2002      	movs	r0, #2
}
    a110:	4770      	bx	lr

0000a112 <flash_area_get_device_id>:

uint8_t flash_area_get_device_id(const struct flash_area *fa)
{
	(void)fa;
	return FLASH_DEVICE_ID;
}
    a112:	2000      	movs	r0, #0
    a114:	4770      	bx	lr

0000a116 <bootutil_tlv_iter_begin>:
 *          -1 on errors
 */
int
bootutil_tlv_iter_begin(struct image_tlv_iter *it, const struct image_header *hdr,
                        const struct flash_area *fap, uint16_t type, bool prot)
{
    a116:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    a11a:	460e      	mov	r6, r1
    a11c:	4617      	mov	r7, r2
    a11e:	4699      	mov	r9, r3
    uint32_t off_;
    struct image_tlv_info info;

    if (it == NULL || hdr == NULL || fap == NULL) {
    a120:	4604      	mov	r4, r0
    a122:	b928      	cbnz	r0, a130 <bootutil_tlv_iter_begin+0x1a>
        return -1;
    a124:	f04f 38ff 	mov.w	r8, #4294967295
    it->prot_end = off_ + it->hdr->ih_protect_tlv_size;
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    // position on first TLV
    it->tlv_off = off_ + sizeof(info);
    return 0;
}
    a128:	4640      	mov	r0, r8
    a12a:	b003      	add	sp, #12
    a12c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (it == NULL || hdr == NULL || fap == NULL) {
    a130:	2900      	cmp	r1, #0
    a132:	d0f7      	beq.n	a124 <bootutil_tlv_iter_begin+0xe>
    a134:	2a00      	cmp	r2, #0
    a136:	d0f5      	beq.n	a124 <bootutil_tlv_iter_begin+0xe>
    off_ = BOOT_TLV_OFF(hdr);
    a138:	68cb      	ldr	r3, [r1, #12]
    a13a:	890d      	ldrh	r5, [r1, #8]
    if (LOAD_IMAGE_DATA(hdr, fap, off_, &info, sizeof(info))) {
    a13c:	4638      	mov	r0, r7
    off_ = BOOT_TLV_OFF(hdr);
    a13e:	441d      	add	r5, r3
    if (LOAD_IMAGE_DATA(hdr, fap, off_, &info, sizeof(info))) {
    a140:	2304      	movs	r3, #4
    a142:	4629      	mov	r1, r5
    a144:	eb0d 0203 	add.w	r2, sp, r3
    a148:	f000 ffce 	bl	b0e8 <flash_area_read>
    a14c:	4680      	mov	r8, r0
    a14e:	2800      	cmp	r0, #0
    a150:	d1e8      	bne.n	a124 <bootutil_tlv_iter_begin+0xe>
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    a152:	f646 1208 	movw	r2, #26888	; 0x6908
    a156:	f8bd 1004 	ldrh.w	r1, [sp, #4]
        if (hdr->ih_protect_tlv_size != info.it_tlv_tot) {
    a15a:	8973      	ldrh	r3, [r6, #10]
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    a15c:	4291      	cmp	r1, r2
    a15e:	d123      	bne.n	a1a8 <bootutil_tlv_iter_begin+0x92>
        if (hdr->ih_protect_tlv_size != info.it_tlv_tot) {
    a160:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    a164:	4299      	cmp	r1, r3
    a166:	d1dd      	bne.n	a124 <bootutil_tlv_iter_begin+0xe>
        if (LOAD_IMAGE_DATA(hdr, fap, off_ + info.it_tlv_tot,
    a168:	2304      	movs	r3, #4
    a16a:	4638      	mov	r0, r7
    a16c:	eb0d 0203 	add.w	r2, sp, r3
    a170:	4429      	add	r1, r5
    a172:	f000 ffb9 	bl	b0e8 <flash_area_read>
    a176:	2800      	cmp	r0, #0
    a178:	d1d4      	bne.n	a124 <bootutil_tlv_iter_begin+0xe>
    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    a17a:	f646 1307 	movw	r3, #26887	; 0x6907
    a17e:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    a182:	429a      	cmp	r2, r3
    a184:	d1ce      	bne.n	a124 <bootutil_tlv_iter_begin+0xe>
    it->prot = prot;
    a186:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    a18a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    it->prot = prot;
    a18e:	72a3      	strb	r3, [r4, #10]
    it->prot_end = off_ + it->hdr->ih_protect_tlv_size;
    a190:	8973      	ldrh	r3, [r6, #10]
    it->fap = fap;
    a192:	e9c4 6700 	strd	r6, r7, [r4]
    it->prot_end = off_ + it->hdr->ih_protect_tlv_size;
    a196:	442b      	add	r3, r5
    a198:	60e3      	str	r3, [r4, #12]
    it->tlv_off = off_ + sizeof(info);
    a19a:	3504      	adds	r5, #4
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    a19c:	4413      	add	r3, r2
    it->type = type;
    a19e:	f8a4 9008 	strh.w	r9, [r4, #8]
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    a1a2:	6163      	str	r3, [r4, #20]
    it->tlv_off = off_ + sizeof(info);
    a1a4:	6125      	str	r5, [r4, #16]
    return 0;
    a1a6:	e7bf      	b.n	a128 <bootutil_tlv_iter_begin+0x12>
    } else if (hdr->ih_protect_tlv_size != 0) {
    a1a8:	2b00      	cmp	r3, #0
    a1aa:	d0e6      	beq.n	a17a <bootutil_tlv_iter_begin+0x64>
    a1ac:	e7ba      	b.n	a124 <bootutil_tlv_iter_begin+0xe>

0000a1ae <bootutil_tlv_iter_next>:
 *          -1 on errors
 */
int
bootutil_tlv_iter_next(struct image_tlv_iter *it, uint32_t *off, uint16_t *len,
                       uint16_t *type)
{
    a1ae:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    a1b2:	460f      	mov	r7, r1
    a1b4:	4690      	mov	r8, r2
    a1b6:	461e      	mov	r6, r3
    struct image_tlv tlv;
    int rc;

    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    a1b8:	4604      	mov	r4, r0
    a1ba:	b920      	cbnz	r0, a1c6 <bootutil_tlv_iter_next+0x18>
        return -1;
    a1bc:	f04f 30ff 	mov.w	r0, #4294967295

        it->tlv_off += sizeof(tlv) + tlv.it_len;
    }

    return 1;
}
    a1c0:	b003      	add	sp, #12
    a1c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    a1c6:	6803      	ldr	r3, [r0, #0]
    a1c8:	2b00      	cmp	r3, #0
    a1ca:	d0f7      	beq.n	a1bc <bootutil_tlv_iter_next+0xe>
    a1cc:	6843      	ldr	r3, [r0, #4]
    a1ce:	2b00      	cmp	r3, #0
    a1d0:	d0f4      	beq.n	a1bc <bootutil_tlv_iter_next+0xe>
        if (it->type == IMAGE_TLV_ANY || tlv.it_type == it->type) {
    a1d2:	f64f 79ff 	movw	r9, #65535	; 0xffff
    while (it->tlv_off < it->tlv_end) {
    a1d6:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    a1da:	429a      	cmp	r2, r3
    a1dc:	d216      	bcs.n	a20c <bootutil_tlv_iter_next+0x5e>
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
    a1de:	6823      	ldr	r3, [r4, #0]
    a1e0:	895b      	ldrh	r3, [r3, #10]
    a1e2:	b123      	cbz	r3, a1ee <bootutil_tlv_iter_next+0x40>
    a1e4:	68e3      	ldr	r3, [r4, #12]
    a1e6:	4293      	cmp	r3, r2
            it->tlv_off += sizeof(struct image_tlv_info);
    a1e8:	bf04      	itt	eq
    a1ea:	3304      	addeq	r3, #4
    a1ec:	6123      	streq	r3, [r4, #16]
        rc = LOAD_IMAGE_DATA(it->hdr, it->fap, it->tlv_off, &tlv, sizeof tlv);
    a1ee:	2304      	movs	r3, #4
    a1f0:	6921      	ldr	r1, [r4, #16]
    a1f2:	6860      	ldr	r0, [r4, #4]
    a1f4:	eb0d 0203 	add.w	r2, sp, r3
    a1f8:	f000 ff76 	bl	b0e8 <flash_area_read>
        if (rc) {
    a1fc:	2800      	cmp	r0, #0
    a1fe:	d1dd      	bne.n	a1bc <bootutil_tlv_iter_next+0xe>
        if (it->prot && it->tlv_off >= it->prot_end) {
    a200:	7aa3      	ldrb	r3, [r4, #10]
    a202:	6925      	ldr	r5, [r4, #16]
    a204:	b123      	cbz	r3, a210 <bootutil_tlv_iter_next+0x62>
    a206:	68e3      	ldr	r3, [r4, #12]
    a208:	42ab      	cmp	r3, r5
    a20a:	d801      	bhi.n	a210 <bootutil_tlv_iter_next+0x62>
            return 1;
    a20c:	2001      	movs	r0, #1
    a20e:	e7d7      	b.n	a1c0 <bootutil_tlv_iter_next+0x12>
        if (it->type == IMAGE_TLV_ANY || tlv.it_type == it->type) {
    a210:	8921      	ldrh	r1, [r4, #8]
        it->tlv_off += sizeof(tlv) + tlv.it_len;
    a212:	f8bd 2006 	ldrh.w	r2, [sp, #6]
        if (it->type == IMAGE_TLV_ANY || tlv.it_type == it->type) {
    a216:	4549      	cmp	r1, r9
    a218:	f102 0304 	add.w	r3, r2, #4
    a21c:	d003      	beq.n	a226 <bootutil_tlv_iter_next+0x78>
    a21e:	f8bd c004 	ldrh.w	ip, [sp, #4]
    a222:	458c      	cmp	ip, r1
    a224:	d10b      	bne.n	a23e <bootutil_tlv_iter_next+0x90>
            if (type != NULL) {
    a226:	b116      	cbz	r6, a22e <bootutil_tlv_iter_next+0x80>
                *type = tlv.it_type;
    a228:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    a22c:	8031      	strh	r1, [r6, #0]
            *off = it->tlv_off + sizeof(tlv);
    a22e:	3504      	adds	r5, #4
    a230:	603d      	str	r5, [r7, #0]
            *len = tlv.it_len;
    a232:	f8a8 2000 	strh.w	r2, [r8]
            it->tlv_off += sizeof(tlv) + tlv.it_len;
    a236:	6922      	ldr	r2, [r4, #16]
    a238:	4413      	add	r3, r2
    a23a:	6123      	str	r3, [r4, #16]
            return 0;
    a23c:	e7c0      	b.n	a1c0 <bootutil_tlv_iter_next+0x12>
        it->tlv_off += sizeof(tlv) + tlv.it_len;
    a23e:	442b      	add	r3, r5
    a240:	6123      	str	r3, [r4, #16]
    a242:	e7c8      	b.n	a1d6 <bootutil_tlv_iter_next+0x28>

0000a244 <boot_fih_memequal>:
 */
#ifdef MCUBOOT_FIH_PROFILE_OFF
inline
fih_int boot_fih_memequal(const void *s1, const void *s2, size_t n)
{
    return memcmp(s1, s2, n);
    a244:	f001 bac4 	b.w	b7d0 <memcmp>

0000a248 <boot_trailer_sz>:
}

uint32_t
boot_status_sz(uint32_t min_write_sz)
{
    return BOOT_STATUS_MAX_ENTRIES * boot_status_entry_sz(min_write_sz);
    a248:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
    a24c:	4358      	muls	r0, r3

uint32_t
boot_trailer_sz(uint32_t min_write_sz)
{
    return boot_status_sz(min_write_sz) + boot_trailer_info_sz();
}
    a24e:	3030      	adds	r0, #48	; 0x30
    a250:	4770      	bx	lr

0000a252 <boot_status_off>:
    return -1;
}

uint32_t
boot_status_off(const struct flash_area *fap)
{
    a252:	b510      	push	{r4, lr}
    a254:	4604      	mov	r4, r0
    uint32_t off_from_end;
    uint32_t elem_sz;

    elem_sz = flash_area_align(fap);
    a256:	f000 ff85 	bl	b164 <flash_area_align>
    }
#endif

    assert(off_from_end <= flash_area_get_size(fap));
    return flash_area_get_size(fap) - off_from_end;
}
    a25a:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
    return flash_area_get_size(fap) - off_from_end;
    a25e:	68a3      	ldr	r3, [r4, #8]
    a260:	3b30      	subs	r3, #48	; 0x30
}
    a262:	fb02 3010 	mls	r0, r2, r0, r3
    a266:	bd10      	pop	{r4, pc}

0000a268 <boot_initialize_area>:
{
    a268:	4603      	mov	r3, r0
    uint32_t num_sectors = BOOT_MAX_IMG_SECTORS;
    a26a:	f44f 6200 	mov.w	r2, #2048	; 0x800
{
    a26e:	b513      	push	{r0, r1, r4, lr}
    if (flash_area == FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state))) {
    a270:	f893 40b8 	ldrb.w	r4, [r3, #184]	; 0xb8
{
    a274:	4608      	mov	r0, r1
    uint32_t num_sectors = BOOT_MAX_IMG_SECTORS;
    a276:	9201      	str	r2, [sp, #4]
    if (flash_area == FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state))) {
    a278:	b1ac      	cbz	r4, a2a6 <boot_initialize_area+0x3e>
    a27a:	2c01      	cmp	r4, #1
    a27c:	d121      	bne.n	a2c2 <boot_initialize_area+0x5a>
    a27e:	2901      	cmp	r1, #1
    a280:	d001      	beq.n	a286 <boot_initialize_area+0x1e>
    } else if (flash_area == FLASH_AREA_IMAGE_SECONDARY(BOOT_CURR_IMG(state))) {
    a282:	2208      	movs	r2, #8
    a284:	e012      	b.n	a2ac <boot_initialize_area+0x44>
        out_sectors = BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors;
    a286:	2158      	movs	r1, #88	; 0x58
    a288:	fb01 3204 	mla	r2, r1, r4, r3
        out_num_sectors = &BOOT_IMG(state, BOOT_PRIMARY_SLOT).num_sectors;
    a28c:	fb01 3304 	mla	r3, r1, r4, r3
        out_sectors = BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors;
    a290:	6a52      	ldr	r2, [r2, #36]	; 0x24
        out_num_sectors = &BOOT_IMG(state, BOOT_PRIMARY_SLOT).num_sectors;
    a292:	f103 0428 	add.w	r4, r3, #40	; 0x28
    rc = flash_area_get_sectors(flash_area, &num_sectors, out_sectors);
    a296:	a901      	add	r1, sp, #4
    a298:	f7f8 fd72 	bl	2d80 <flash_area_get_sectors>
    if (rc != 0) {
    a29c:	b908      	cbnz	r0, a2a2 <boot_initialize_area+0x3a>
    *out_num_sectors = num_sectors;
    a29e:	9b01      	ldr	r3, [sp, #4]
    a2a0:	6023      	str	r3, [r4, #0]
}
    a2a2:	b002      	add	sp, #8
    a2a4:	bd10      	pop	{r4, pc}
    if (flash_area == FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state))) {
    a2a6:	2904      	cmp	r1, #4
    a2a8:	d0ed      	beq.n	a286 <boot_initialize_area+0x1e>
    } else if (flash_area == FLASH_AREA_IMAGE_SECONDARY(BOOT_CURR_IMG(state))) {
    a2aa:	2202      	movs	r2, #2
    a2ac:	4282      	cmp	r2, r0
    a2ae:	d10a      	bne.n	a2c6 <boot_initialize_area+0x5e>
        out_sectors = BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors;
    a2b0:	2158      	movs	r1, #88	; 0x58
    a2b2:	fb01 3204 	mla	r2, r1, r4, r3
        out_num_sectors = &BOOT_IMG(state, BOOT_SECONDARY_SLOT).num_sectors;
    a2b6:	fb01 3304 	mla	r3, r1, r4, r3
        out_sectors = BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors;
    a2ba:	6d12      	ldr	r2, [r2, #80]	; 0x50
        out_num_sectors = &BOOT_IMG(state, BOOT_SECONDARY_SLOT).num_sectors;
    a2bc:	f103 0454 	add.w	r4, r3, #84	; 0x54
    a2c0:	e7e9      	b.n	a296 <boot_initialize_area+0x2e>
    if (flash_area == FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state))) {
    a2c2:	29ff      	cmp	r1, #255	; 0xff
    a2c4:	d0df      	beq.n	a286 <boot_initialize_area+0x1e>
        return BOOT_EFLASH;
    a2c6:	2001      	movs	r0, #1
    a2c8:	e7eb      	b.n	a2a2 <boot_initialize_area+0x3a>

0000a2ca <boot_read_sectors>:
{
    a2ca:	b538      	push	{r3, r4, r5, lr}
    image_index = BOOT_CURR_IMG(state);
    a2cc:	f890 50b8 	ldrb.w	r5, [r0, #184]	; 0xb8
{
    a2d0:	4604      	mov	r4, r0
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_PRIMARY(image_index));
    a2d2:	b1ed      	cbz	r5, a310 <boot_read_sectors+0x46>
    a2d4:	2d01      	cmp	r5, #1
    a2d6:	bf0c      	ite	eq
    a2d8:	2101      	moveq	r1, #1
    a2da:	21ff      	movne	r1, #255	; 0xff
    a2dc:	4620      	mov	r0, r4
    a2de:	f7ff ffc3 	bl	a268 <boot_initialize_area>
    if (rc != 0) {
    a2e2:	b9c8      	cbnz	r0, a318 <boot_read_sectors+0x4e>
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_SECONDARY(image_index));
    a2e4:	b1b5      	cbz	r5, a314 <boot_read_sectors+0x4a>
    a2e6:	2d01      	cmp	r5, #1
    a2e8:	bf0c      	ite	eq
    a2ea:	2108      	moveq	r1, #8
    a2ec:	21ff      	movne	r1, #255	; 0xff
    a2ee:	4620      	mov	r0, r4
    a2f0:	f7ff ffba 	bl	a268 <boot_initialize_area>
    if (rc != 0) {
    a2f4:	4605      	mov	r5, r0
    a2f6:	b988      	cbnz	r0, a31c <boot_read_sectors+0x52>
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    a2f8:	2258      	movs	r2, #88	; 0x58
    a2fa:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    a2fe:	fb02 4303 	mla	r3, r2, r3, r4
    a302:	6a18      	ldr	r0, [r3, #32]
    a304:	f000 ff2e 	bl	b164 <flash_area_align>
    BOOT_WRITE_SZ(state) = boot_write_sz(state);
    a308:	f8c4 00b4 	str.w	r0, [r4, #180]	; 0xb4
}
    a30c:	4628      	mov	r0, r5
    a30e:	bd38      	pop	{r3, r4, r5, pc}
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_PRIMARY(image_index));
    a310:	2104      	movs	r1, #4
    a312:	e7e3      	b.n	a2dc <boot_read_sectors+0x12>
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_SECONDARY(image_index));
    a314:	2102      	movs	r1, #2
    a316:	e7ea      	b.n	a2ee <boot_read_sectors+0x24>
        return BOOT_EFLASH;
    a318:	2501      	movs	r5, #1
    a31a:	e7f7      	b.n	a30c <boot_read_sectors+0x42>
        return BOOT_EFLASH_SEC;
    a31c:	2509      	movs	r5, #9
    a31e:	e7f5      	b.n	a30c <boot_read_sectors+0x42>

0000a320 <boot_read_image_headers>:
{
    a320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    a324:	4604      	mov	r4, r0
    a326:	460d      	mov	r5, r1
    a328:	4616      	mov	r6, r2
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    a32a:	f04f 0900 	mov.w	r9, #0
    a32e:	f04f 082c 	mov.w	r8, #44	; 0x2c
    a332:	2758      	movs	r7, #88	; 0x58
        rc = BOOT_HOOK_CALL(boot_read_image_header_hook, BOOT_HOOK_REGULAR,
    a334:	fb08 fa09 	mul.w	sl, r8, r9
    a338:	f894 00b8 	ldrb.w	r0, [r4, #184]	; 0xb8
    a33c:	4649      	mov	r1, r9
    a33e:	fb17 a200 	smlabb	r2, r7, r0, sl
    a342:	4422      	add	r2, r4
    a344:	f7fb ffaa 	bl	629c <boot_read_image_header_hook>
        if (rc == BOOT_HOOK_REGULAR)
    a348:	2801      	cmp	r0, #1
    a34a:	d109      	bne.n	a360 <boot_read_image_headers+0x40>
    a34c:	f894 20b8 	ldrb.w	r2, [r4, #184]	; 0xb8
            rc = boot_read_image_header(state, i, boot_img_hdr(state, i), bs);
    a350:	4633      	mov	r3, r6
    a352:	fb17 a202 	smlabb	r2, r7, r2, sl
    a356:	4649      	mov	r1, r9
    a358:	4620      	mov	r0, r4
    a35a:	4422      	add	r2, r4
    a35c:	f000 f825 	bl	a3aa <boot_read_image_header>
        if (rc != 0) {
    a360:	b138      	cbz	r0, a372 <boot_read_image_headers+0x52>
            if (i > 0 && !require_all) {
    a362:	f1b9 0f00 	cmp.w	r9, #0
    a366:	d002      	beq.n	a36e <boot_read_image_headers+0x4e>
                return 0;
    a368:	2d00      	cmp	r5, #0
    a36a:	bf08      	it	eq
    a36c:	2000      	moveq	r0, #0
}
    a36e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    a372:	f1b9 0f00 	cmp.w	r9, #0
    a376:	d1fa      	bne.n	a36e <boot_read_image_headers+0x4e>
    a378:	f04f 0901 	mov.w	r9, #1
    a37c:	e7da      	b.n	a334 <boot_read_image_headers+0x14>

0000a37e <boot_status_reset>:
    bs->idx = BOOT_STATUS_IDX_0;
    a37e:	2301      	movs	r3, #1
    a380:	6003      	str	r3, [r0, #0]
    bs->state = BOOT_STATUS_STATE_0;
    a382:	f103 2301 	add.w	r3, r3, #16777472	; 0x1000100
    a386:	6043      	str	r3, [r0, #4]
    bs->swap_size = 0;
    a388:	2300      	movs	r3, #0
    bs->source = 0;
    a38a:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
    a38e:	4770      	bx	lr

0000a390 <boot_status_is_reset>:
            bs->idx == BOOT_STATUS_IDX_0 &&
    a390:	7943      	ldrb	r3, [r0, #5]
    a392:	2b01      	cmp	r3, #1
    a394:	d107      	bne.n	a3a6 <boot_status_is_reset+0x16>
    return (bs->op == BOOT_STATUS_OP_MOVE &&
    a396:	6803      	ldr	r3, [r0, #0]
    a398:	2b01      	cmp	r3, #1
    a39a:	d104      	bne.n	a3a6 <boot_status_is_reset+0x16>
            bs->idx == BOOT_STATUS_IDX_0 &&
    a39c:	7900      	ldrb	r0, [r0, #4]
    a39e:	1e43      	subs	r3, r0, #1
    a3a0:	4258      	negs	r0, r3
    a3a2:	4158      	adcs	r0, r3
    a3a4:	4770      	bx	lr
    a3a6:	2000      	movs	r0, #0
}
    a3a8:	4770      	bx	lr

0000a3aa <boot_read_image_header>:
#endif

int
boot_read_image_header(struct boot_loader_state *state, int slot,
                       struct image_header *out_hdr, struct boot_status *bs)
{
    a3aa:	b513      	push	{r0, r1, r4, lr}

#if (BOOT_IMAGE_NUMBER == 1)
    (void)state;
#endif

    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    a3ac:	f890 00b8 	ldrb.w	r0, [r0, #184]	; 0xb8
{
    a3b0:	4614      	mov	r4, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    a3b2:	f7ff fe99 	bl	a0e8 <flash_area_id_from_multi_image_slot>

    rc = flash_area_open(area_id, &fap);
    a3b6:	a901      	add	r1, sp, #4
    a3b8:	b2c0      	uxtb	r0, r0
    a3ba:	f7f8 fcb9 	bl	2d30 <flash_area_open>
    if (rc == 0) {
    a3be:	4601      	mov	r1, r0
    a3c0:	b968      	cbnz	r0, a3de <boot_read_image_header+0x34>
        rc = flash_area_read(fap, 0, out_hdr, sizeof *out_hdr);
    a3c2:	4622      	mov	r2, r4
    a3c4:	2320      	movs	r3, #32
    a3c6:	9801      	ldr	r0, [sp, #4]
    a3c8:	f000 fe8e 	bl	b0e8 <flash_area_read>
    a3cc:	4604      	mov	r4, r0
        flash_area_close(fap);
    a3ce:	9801      	ldr	r0, [sp, #4]
    a3d0:	f000 fe89 	bl	b0e6 <flash_area_close>
    }

    if (rc != 0) {
    a3d4:	1e20      	subs	r0, r4, #0
    a3d6:	bf18      	it	ne
    a3d8:	2001      	movne	r0, #1
        rc = BOOT_EFLASH;
    }

    return rc;
}
    a3da:	b002      	add	sp, #8
    a3dc:	bd10      	pop	{r4, pc}
        rc = BOOT_EFLASH;
    a3de:	2001      	movs	r0, #1
    return rc;
    a3e0:	e7fb      	b.n	a3da <boot_read_image_header+0x30>

0000a3e2 <boot_slots_compatible>:
    return BOOT_IMG(state, slot).num_sectors;
    a3e2:	2258      	movs	r2, #88	; 0x58
 * area, and have sizes that are a multiple of each other (powers of two
 * presumably!).
 */
int
boot_slots_compatible(struct boot_loader_state *state)
{
    a3e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a3e6:	f890 30b8 	ldrb.w	r3, [r0, #184]	; 0xb8
    a3ea:	fb02 0303 	mla	r3, r2, r3, r0
    a3ee:	f8d3 c028 	ldr.w	ip, [r3, #40]	; 0x28
    size_t i, j;
    int8_t smaller;

    num_sectors_primary = boot_img_num_sectors(state, BOOT_PRIMARY_SLOT);
    num_sectors_secondary = boot_img_num_sectors(state, BOOT_SECONDARY_SLOT);
    if ((num_sectors_primary > BOOT_MAX_IMG_SECTORS) ||
    a3f2:	f5bc 6f00 	cmp.w	ip, #2048	; 0x800
    a3f6:	d836      	bhi.n	a466 <boot_slots_compatible+0x84>
    a3f8:	6d5e      	ldr	r6, [r3, #84]	; 0x54
    a3fa:	f5b6 6f00 	cmp.w	r6, #2048	; 0x800
    a3fe:	d832      	bhi.n	a466 <boot_slots_compatible+0x84>
     * number of a slot's sectors are able to fit into another, which only
     * excludes cases where sector sizes are not a multiple of each other.
     */
    i = sz0 = primary_slot_sz = 0;
    j = sz1 = secondary_slot_sz = 0;
    smaller = 0;
    a400:	2100      	movs	r1, #0
    j = sz1 = secondary_slot_sz = 0;
    a402:	4608      	mov	r0, r1
    i = sz0 = primary_slot_sz = 0;
    a404:	460a      	mov	r2, r1
    j = sz1 = secondary_slot_sz = 0;
    a406:	460d      	mov	r5, r1
    i = sz0 = primary_slot_sz = 0;
    a408:	460c      	mov	r4, r1
    while (i < num_sectors_primary || j < num_sectors_secondary) {
    a40a:	4562      	cmp	r2, ip
    a40c:	d307      	bcc.n	a41e <boot_slots_compatible+0x3c>
    a40e:	42b0      	cmp	r0, r6
    a410:	d305      	bcc.n	a41e <boot_slots_compatible+0x3c>
            smaller = sz0 = sz1 = 0;
        }
#endif
    }

    if ((i != num_sectors_primary) ||
    a412:	4562      	cmp	r2, ip
    a414:	d127      	bne.n	a466 <boot_slots_compatible+0x84>
        (primary_slot_sz != secondary_slot_sz)) {
        BOOT_LOG_WRN("Cannot upgrade: slots are not compatible");
        return 0;
    }

    return 1;
    a416:	1b83      	subs	r3, r0, r6
    a418:	4258      	negs	r0, r3
    a41a:	4158      	adcs	r0, r3
#endif /* PM_S1_ADDRESS */
}
    a41c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (sz0 == sz1) {
    a41e:	42ac      	cmp	r4, r5
    a420:	d10c      	bne.n	a43c <boot_slots_compatible+0x5a>
	return fs->fs_size;
    a422:	6a5f      	ldr	r7, [r3, #36]	; 0x24
    a424:	eb07 07c2 	add.w	r7, r7, r2, lsl #3
            sz0 += boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    a428:	687f      	ldr	r7, [r7, #4]
            i++;
    a42a:	3201      	adds	r2, #1
            sz0 += boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    a42c:	443c      	add	r4, r7
    a42e:	6d1f      	ldr	r7, [r3, #80]	; 0x50
    a430:	eb07 07c0 	add.w	r7, r7, r0, lsl #3
            sz1 += boot_img_sector_size(state, BOOT_SECONDARY_SLOT, j);
    a434:	687f      	ldr	r7, [r7, #4]
            j++;
    a436:	3001      	adds	r0, #1
            sz1 += boot_img_sector_size(state, BOOT_SECONDARY_SLOT, j);
    a438:	443d      	add	r5, r7
            j++;
    a43a:	e7e6      	b.n	a40a <boot_slots_compatible+0x28>
        } else if (sz0 < sz1) {
    a43c:	d209      	bcs.n	a452 <boot_slots_compatible+0x70>
    a43e:	6a5f      	ldr	r7, [r3, #36]	; 0x24
            if (smaller == 2) {
    a440:	2902      	cmp	r1, #2
    a442:	eb07 07c2 	add.w	r7, r7, r2, lsl #3
            sz0 += boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    a446:	687f      	ldr	r7, [r7, #4]
    a448:	443c      	add	r4, r7
            if (smaller == 2) {
    a44a:	d00c      	beq.n	a466 <boot_slots_compatible+0x84>
            smaller = 1;
    a44c:	2101      	movs	r1, #1
            i++;
    a44e:	3201      	adds	r2, #1
    a450:	e7db      	b.n	a40a <boot_slots_compatible+0x28>
    a452:	6d1f      	ldr	r7, [r3, #80]	; 0x50
            if (smaller == 1) {
    a454:	2901      	cmp	r1, #1
    a456:	eb07 07c0 	add.w	r7, r7, r0, lsl #3
            sz1 += boot_img_sector_size(state, BOOT_SECONDARY_SLOT, j);
    a45a:	687f      	ldr	r7, [r7, #4]
    a45c:	443d      	add	r5, r7
            if (smaller == 1) {
    a45e:	d002      	beq.n	a466 <boot_slots_compatible+0x84>
            smaller = 2;
    a460:	2102      	movs	r1, #2
            j++;
    a462:	3001      	adds	r0, #1
    a464:	e7d1      	b.n	a40a <boot_slots_compatible+0x28>
        return 0;
    a466:	2000      	movs	r0, #0
    a468:	e7d8      	b.n	a41c <boot_slots_compatible+0x3a>

0000a46a <crc16_itu_t>:
	return seed;
}

uint16_t crc16_itu_t(uint16_t seed, const uint8_t *src, size_t len)
{
	for (; len > 0; len--) {
    a46a:	440a      	add	r2, r1
    a46c:	428a      	cmp	r2, r1
    a46e:	d100      	bne.n	a472 <crc16_itu_t+0x8>
		seed ^= seed << 12U;
		seed ^= (seed & 0xffU) << 5U;
	}

	return seed;
}
    a470:	4770      	bx	lr
		seed ^= *src++;
    a472:	f811 3b01 	ldrb.w	r3, [r1], #1
    a476:	ba40      	rev16	r0, r0
    a478:	b280      	uxth	r0, r0
    a47a:	4058      	eors	r0, r3
		seed ^= (seed & 0xffU) >> 4U;
    a47c:	f3c0 1303 	ubfx	r3, r0, #4, #4
    a480:	4058      	eors	r0, r3
		seed ^= seed << 12U;
    a482:	ea80 3000 	eor.w	r0, r0, r0, lsl #12
    a486:	b283      	uxth	r3, r0
		seed ^= (seed & 0xffU) << 5U;
    a488:	0158      	lsls	r0, r3, #5
    a48a:	f400 50ff 	and.w	r0, r0, #8160	; 0x1fe0
    a48e:	4058      	eors	r0, r3
	for (; len > 0; len--) {
    a490:	e7ec      	b.n	a46c <crc16_itu_t+0x2>

0000a492 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    a492:	4603      	mov	r3, r0
    a494:	b158      	cbz	r0, a4ae <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    a496:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    a498:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    a49c:	2a01      	cmp	r2, #1
    a49e:	d003      	beq.n	a4a8 <sys_notify_validate+0x16>
    a4a0:	2a03      	cmp	r2, #3
    a4a2:	d104      	bne.n	a4ae <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    a4a4:	6802      	ldr	r2, [r0, #0]
    a4a6:	b112      	cbz	r2, a4ae <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    a4a8:	2000      	movs	r0, #0
    a4aa:	6098      	str	r0, [r3, #8]
    a4ac:	4770      	bx	lr
		return -EINVAL;
    a4ae:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    a4b2:	4770      	bx	lr

0000a4b4 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    a4b4:	6842      	ldr	r2, [r0, #4]

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    a4b6:	4603      	mov	r3, r0
	return method & SYS_NOTIFY_METHOD_MASK;
    a4b8:	f002 0203 	and.w	r2, r2, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    a4bc:	2a03      	cmp	r2, #3
    a4be:	f04f 0200 	mov.w	r2, #0
	notify->result = res;
    a4c2:	6081      	str	r1, [r0, #8]
	sys_notify_generic_callback rv = NULL;
    a4c4:	bf14      	ite	ne
    a4c6:	4610      	movne	r0, r2
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    a4c8:	6800      	ldreq	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    a4ca:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    a4cc:	4770      	bx	lr

0000a4ce <sys_slist_find_and_remove>:
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    a4ce:	2200      	movs	r2, #0
    a4d0:	b510      	push	{r4, lr}
    a4d2:	4603      	mov	r3, r0
	return list->head;
    a4d4:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    a4d6:	b158      	cbz	r0, a4f0 <sys_slist_find_and_remove+0x22>
    a4d8:	4288      	cmp	r0, r1
    a4da:	d10f      	bne.n	a4fc <sys_slist_find_and_remove+0x2e>
	return node->next;
    a4dc:	6808      	ldr	r0, [r1, #0]
	return list->tail;
    a4de:	685c      	ldr	r4, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    a4e0:	b93a      	cbnz	r2, a4f2 <sys_slist_find_and_remove+0x24>
    a4e2:	42a1      	cmp	r1, r4
	list->head = node;
    a4e4:	6018      	str	r0, [r3, #0]
Z_GENLIST_REMOVE(slist, snode)
    a4e6:	d100      	bne.n	a4ea <sys_slist_find_and_remove+0x1c>
	list->tail = node;
    a4e8:	6058      	str	r0, [r3, #4]
	parent->next = child;
    a4ea:	2300      	movs	r3, #0
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    a4ec:	2001      	movs	r0, #1
	parent->next = child;
    a4ee:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    a4f0:	bd10      	pop	{r4, pc}
Z_GENLIST_REMOVE(slist, snode)
    a4f2:	42a1      	cmp	r1, r4
	parent->next = child;
    a4f4:	6010      	str	r0, [r2, #0]
	list->tail = node;
    a4f6:	bf08      	it	eq
    a4f8:	605a      	streq	r2, [r3, #4]
}
    a4fa:	e7f6      	b.n	a4ea <sys_slist_find_and_remove+0x1c>
	return node->next;
    a4fc:	4602      	mov	r2, r0
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    a4fe:	6800      	ldr	r0, [r0, #0]
    a500:	e7e9      	b.n	a4d6 <sys_slist_find_and_remove+0x8>

0000a502 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    a502:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    a504:	f013 0307 	ands.w	r3, r3, #7
    a508:	d105      	bne.n	a516 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    a50a:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    a50c:	2b00      	cmp	r3, #0
    a50e:	bf0c      	ite	eq
    a510:	2000      	moveq	r0, #0
    a512:	2003      	movne	r0, #3
    a514:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    a516:	2b02      	cmp	r3, #2
    a518:	d105      	bne.n	a526 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    a51a:	8b43      	ldrh	r3, [r0, #26]
		evt = EVT_STOP;
    a51c:	2b00      	cmp	r3, #0
    a51e:	bf14      	ite	ne
    a520:	2000      	movne	r0, #0
    a522:	2004      	moveq	r0, #4
    a524:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    a526:	2b01      	cmp	r3, #1
    a528:	d105      	bne.n	a536 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    a52a:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    a52c:	2b00      	cmp	r3, #0
    a52e:	bf0c      	ite	eq
    a530:	2000      	moveq	r0, #0
    a532:	2005      	movne	r0, #5
    a534:	4770      	bx	lr
	int evt = EVT_NOP;
    a536:	2000      	movs	r0, #0
}
    a538:	4770      	bx	lr

0000a53a <notify_one>:
{
    a53a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a53e:	460d      	mov	r5, r1
    a540:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    a542:	4619      	mov	r1, r3
    a544:	1d28      	adds	r0, r5, #4
{
    a546:	4690      	mov	r8, r2
    a548:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    a54a:	f7ff ffb3 	bl	a4b4 <sys_notify_finalize>
	if (cb) {
    a54e:	4604      	mov	r4, r0
    a550:	b138      	cbz	r0, a562 <notify_one+0x28>
		cb(mgr, cli, state, res);
    a552:	4633      	mov	r3, r6
    a554:	4642      	mov	r2, r8
    a556:	4629      	mov	r1, r5
    a558:	4638      	mov	r0, r7
    a55a:	46a4      	mov	ip, r4
}
    a55c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    a560:	4760      	bx	ip
}
    a562:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000a566 <transition_complete>:
{
    a566:	b410      	push	{r4}
	__asm__ volatile(
    a568:	f04f 0420 	mov.w	r4, #32
    a56c:	f3ef 8211 	mrs	r2, BASEPRI
    a570:	f384 8812 	msr	BASEPRI_MAX, r4
    a574:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    a578:	6141      	str	r1, [r0, #20]
}
    a57a:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    a57c:	2101      	movs	r1, #1
    a57e:	f7f6 bfd3 	b.w	1528 <process_event>

0000a582 <validate_args>:
{
    a582:	b510      	push	{r4, lr}
    a584:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    a586:	b140      	cbz	r0, a59a <validate_args+0x18>
    a588:	b139      	cbz	r1, a59a <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    a58a:	1d08      	adds	r0, r1, #4
    a58c:	f7ff ff81 	bl	a492 <sys_notify_validate>
	if ((rv == 0)
    a590:	b928      	cbnz	r0, a59e <validate_args+0x1c>
	    && ((cli->notify.flags
    a592:	68a3      	ldr	r3, [r4, #8]
    a594:	f033 0303 	bics.w	r3, r3, #3
    a598:	d001      	beq.n	a59e <validate_args+0x1c>
		rv = -EINVAL;
    a59a:	f06f 0015 	mvn.w	r0, #21
}
    a59e:	bd10      	pop	{r4, pc}

0000a5a0 <onoff_manager_init>:
{
    a5a0:	b538      	push	{r3, r4, r5, lr}
    a5a2:	460c      	mov	r4, r1
	if ((mgr == NULL)
    a5a4:	4605      	mov	r5, r0
    a5a6:	b158      	cbz	r0, a5c0 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    a5a8:	b151      	cbz	r1, a5c0 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    a5aa:	680b      	ldr	r3, [r1, #0]
    a5ac:	b143      	cbz	r3, a5c0 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    a5ae:	684b      	ldr	r3, [r1, #4]
    a5b0:	b133      	cbz	r3, a5c0 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    a5b2:	221c      	movs	r2, #28
    a5b4:	2100      	movs	r1, #0
    a5b6:	f001 f93f 	bl	b838 <memset>
	return 0;
    a5ba:	2000      	movs	r0, #0
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    a5bc:	612c      	str	r4, [r5, #16]
}
    a5be:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    a5c0:	f06f 0015 	mvn.w	r0, #21
    a5c4:	e7fb      	b.n	a5be <onoff_manager_init+0x1e>

0000a5c6 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    a5c6:	b570      	push	{r4, r5, r6, lr}
    a5c8:	4604      	mov	r4, r0
    a5ca:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    a5cc:	f7ff ffd9 	bl	a582 <validate_args>

	if (rv < 0) {
    a5d0:	1e05      	subs	r5, r0, #0
    a5d2:	db31      	blt.n	a638 <onoff_request+0x72>
    a5d4:	f04f 0320 	mov.w	r3, #32
    a5d8:	f3ef 8111 	mrs	r1, BASEPRI
    a5dc:	f383 8812 	msr	BASEPRI_MAX, r3
    a5e0:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    a5e4:	f64f 75ff 	movw	r5, #65535	; 0xffff
    a5e8:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    a5ea:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    a5ec:	42ab      	cmp	r3, r5
    a5ee:	f000 0207 	and.w	r2, r0, #7
    a5f2:	d02e      	beq.n	a652 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    a5f4:	2a02      	cmp	r2, #2
    a5f6:	d10e      	bne.n	a616 <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    a5f8:	3301      	adds	r3, #1
    a5fa:	8363      	strh	r3, [r4, #26]
	rv = state;
    a5fc:	4615      	mov	r5, r2
		notify = true;
    a5fe:	2301      	movs	r3, #1
	__asm__ volatile(
    a600:	f381 8811 	msr	BASEPRI, r1
    a604:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    a608:	b1b3      	cbz	r3, a638 <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    a60a:	2300      	movs	r3, #0
    a60c:	4631      	mov	r1, r6
    a60e:	4620      	mov	r0, r4
    a610:	f7ff ff93 	bl	a53a <notify_one>
    a614:	e010      	b.n	a638 <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    a616:	0783      	lsls	r3, r0, #30
    a618:	d001      	beq.n	a61e <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    a61a:	2a06      	cmp	r2, #6
    a61c:	d10e      	bne.n	a63c <onoff_request+0x76>
	parent->next = child;
    a61e:	2300      	movs	r3, #0
    a620:	6033      	str	r3, [r6, #0]
	return list->tail;
    a622:	6863      	ldr	r3, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    a624:	b993      	cbnz	r3, a64c <onoff_request+0x86>
	list->head = node;
    a626:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    a62a:	4615      	mov	r5, r2
    a62c:	b962      	cbnz	r2, a648 <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    a62e:	460a      	mov	r2, r1
    a630:	4620      	mov	r0, r4
    a632:	2102      	movs	r1, #2
    a634:	f7f6 ff78 	bl	1528 <process_event>
		}
	}

	return rv;
}
    a638:	4628      	mov	r0, r5
    a63a:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    a63c:	2a05      	cmp	r2, #5
    a63e:	bf0c      	ite	eq
    a640:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    a644:	f06f 0504 	mvnne.w	r5, #4
    a648:	2300      	movs	r3, #0
    a64a:	e7d9      	b.n	a600 <onoff_request+0x3a>
	parent->next = child;
    a64c:	601e      	str	r6, [r3, #0]
	list->tail = node;
    a64e:	6066      	str	r6, [r4, #4]
}
    a650:	e7eb      	b.n	a62a <onoff_request+0x64>
		rv = -EAGAIN;
    a652:	f06f 050a 	mvn.w	r5, #10
    a656:	e7f7      	b.n	a648 <onoff_request+0x82>

0000a658 <onoff_release>:

int onoff_release(struct onoff_manager *mgr)
{
    a658:	b510      	push	{r4, lr}
	__asm__ volatile(
    a65a:	f04f 0320 	mov.w	r3, #32
    a65e:	f3ef 8211 	mrs	r2, BASEPRI
    a662:	f383 8812 	msr	BASEPRI_MAX, r3
    a666:	f3bf 8f6f 	isb	sy
	bool stop = false;      /* trigger a stop transition */

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    a66a:	8b04      	ldrh	r4, [r0, #24]
    a66c:	f004 0407 	and.w	r4, r4, #7
	int rv = state;

	if (state != ONOFF_STATE_ON) {
    a670:	2c02      	cmp	r4, #2
    a672:	d00a      	beq.n	a68a <onoff_release+0x32>
		if (state == ONOFF_STATE_ERROR) {
			rv = -EIO;
		} else {
			rv = -ENOTSUP;
    a674:	2c01      	cmp	r4, #1
    a676:	bf0c      	ite	eq
    a678:	f06f 0004 	mvneq.w	r0, #4
    a67c:	f06f 0085 	mvnne.w	r0, #133	; 0x85
	__asm__ volatile(
    a680:	f382 8811 	msr	BASEPRI, r2
    a684:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);
	}

	return rv;
    a688:	e008      	b.n	a69c <onoff_release+0x44>
	mgr->refs -= 1U;
    a68a:	8b43      	ldrh	r3, [r0, #26]
    a68c:	3b01      	subs	r3, #1
    a68e:	b29b      	uxth	r3, r3
    a690:	8343      	strh	r3, [r0, #26]
	if (stop) {
    a692:	b923      	cbnz	r3, a69e <onoff_release+0x46>
		process_event(mgr, EVT_RECHECK, key);
    a694:	4621      	mov	r1, r4
    a696:	f7f6 ff47 	bl	1528 <process_event>
	int rv = state;
    a69a:	4620      	mov	r0, r4
}
    a69c:	bd10      	pop	{r4, pc}
	int rv = state;
    a69e:	4620      	mov	r0, r4
    a6a0:	e7ee      	b.n	a680 <onoff_release+0x28>

0000a6a2 <onoff_cancel>:
	return rv;
}

int onoff_cancel(struct onoff_manager *mgr,
		 struct onoff_client *cli)
{
    a6a2:	b538      	push	{r3, r4, r5, lr}
	if ((mgr == NULL) || (cli == NULL)) {
    a6a4:	b1b0      	cbz	r0, a6d4 <onoff_cancel+0x32>
    a6a6:	b1a9      	cbz	r1, a6d4 <onoff_cancel+0x32>
	__asm__ volatile(
    a6a8:	f04f 0220 	mov.w	r2, #32
    a6ac:	f3ef 8511 	mrs	r5, BASEPRI
    a6b0:	f382 8812 	msr	BASEPRI_MAX, r2
    a6b4:	f3bf 8f6f 	isb	sy
		return -EINVAL;
	}

	int rv = -EALREADY;
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    a6b8:	8b04      	ldrh	r4, [r0, #24]

	if (sys_slist_find_and_remove(&mgr->clients, &cli->node)) {
    a6ba:	f7ff ff08 	bl	a4ce <sys_slist_find_and_remove>
    a6be:	b130      	cbz	r0, a6ce <onoff_cancel+0x2c>
		__ASSERT_NO_MSG((state == ONOFF_STATE_TO_ON)
				|| (state == ONOFF_STATE_TO_OFF)
				|| (state == ONOFF_STATE_RESETTING));
		rv = state;
    a6c0:	f004 0007 	and.w	r0, r4, #7
	__asm__ volatile(
    a6c4:	f385 8811 	msr	BASEPRI, r5
    a6c8:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&mgr->lock, key);

	return rv;
}
    a6cc:	bd38      	pop	{r3, r4, r5, pc}
	int rv = -EALREADY;
    a6ce:	f06f 0077 	mvn.w	r0, #119	; 0x77
    a6d2:	e7f7      	b.n	a6c4 <onoff_cancel+0x22>
		return -EINVAL;
    a6d4:	f06f 0015 	mvn.w	r0, #21
    a6d8:	e7f8      	b.n	a6cc <onoff_cancel+0x2a>

0000a6da <onoff_sync_lock>:
	__asm__ volatile(
    a6da:	f04f 0220 	mov.w	r2, #32
    a6de:	f3ef 8311 	mrs	r3, BASEPRI
    a6e2:	f382 8812 	msr	BASEPRI_MAX, r2
    a6e6:	f3bf 8f6f 	isb	sy
int onoff_sync_lock(struct onoff_sync_service *srv,
		    k_spinlock_key_t *keyp)
{
	*keyp = k_spin_lock(&srv->lock);
	return srv->count;
}
    a6ea:	6800      	ldr	r0, [r0, #0]
	*keyp = k_spin_lock(&srv->lock);
    a6ec:	600b      	str	r3, [r1, #0]
}
    a6ee:	4770      	bx	lr

0000a6f0 <onoff_sync_finalize>:
int onoff_sync_finalize(struct onoff_sync_service *srv,
			k_spinlock_key_t key,
			struct onoff_client *cli,
			int res,
			bool on)
{
    a6f0:	b538      	push	{r3, r4, r5, lr}

	/* Clear errors visible when locked.  If they are to be
	 * preserved the caller must finalize with the previous
	 * error code.
	 */
	if (srv->count < 0) {
    a6f2:	6804      	ldr	r4, [r0, #0]
{
    a6f4:	460d      	mov	r5, r1
	if (srv->count < 0) {
    a6f6:	2c00      	cmp	r4, #0
		srv->count = 0;
    a6f8:	bfbc      	itt	lt
    a6fa:	2400      	movlt	r4, #0
    a6fc:	6004      	strlt	r4, [r0, #0]
	}
	if (res < 0) {
    a6fe:	2b00      	cmp	r3, #0
{
    a700:	4611      	mov	r1, r2
    a702:	f89d 2010 	ldrb.w	r2, [sp, #16]
	if (res < 0) {
    a706:	da0c      	bge.n	a722 <onoff_sync_finalize+0x32>
		srv->count = res;
		state = ONOFF_STATE_ERROR;
    a708:	2201      	movs	r2, #1
		srv->count = res;
    a70a:	6003      	str	r3, [r0, #0]
		 * callbacks are used only when turning on don't
		 * bother changing it.
		 */
	}

	int rv = srv->count;
    a70c:	6804      	ldr	r4, [r0, #0]
	__asm__ volatile(
    a70e:	f385 8811 	msr	BASEPRI, r5
    a712:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&srv->lock, key);

	if (cli) {
    a716:	b111      	cbz	r1, a71e <onoff_sync_finalize+0x2e>
		/* Detect service mis-use: onoff does not callback on transition
		 * to off, so no client should have been passed.
		 */
		__ASSERT_NO_MSG(on);
		notify_one(NULL, cli, state, res);
    a718:	2000      	movs	r0, #0
    a71a:	f7ff ff0e 	bl	a53a <notify_one>
	}

	return rv;
}
    a71e:	4620      	mov	r0, r4
    a720:	bd38      	pop	{r3, r4, r5, pc}
		srv->count += 1;
    a722:	6804      	ldr	r4, [r0, #0]
	} else if (on) {
    a724:	b11a      	cbz	r2, a72e <onoff_sync_finalize+0x3e>
		srv->count += 1;
    a726:	3401      	adds	r4, #1
	uint32_t state = ONOFF_STATE_ON;
    a728:	2202      	movs	r2, #2
		srv->count -= 1;
    a72a:	6004      	str	r4, [r0, #0]
    a72c:	e7ee      	b.n	a70c <onoff_sync_finalize+0x1c>
    a72e:	3c01      	subs	r4, #1
    a730:	e7fa      	b.n	a728 <onoff_sync_finalize+0x38>

0000a732 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    a732:	4604      	mov	r4, r0
    a734:	b508      	push	{r3, lr}
    a736:	4608      	mov	r0, r1
    a738:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    a73a:	461a      	mov	r2, r3
    a73c:	47a0      	blx	r4
	return z_impl_z_current_get();
    a73e:	f7ff f887 	bl	9850 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    a742:	f7f9 fc23 	bl	3f8c <z_impl_k_thread_abort>

0000a746 <chunk_field>:
				    enum chunk_fields f)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];

	if (big_heap(h)) {
    a746:	6883      	ldr	r3, [r0, #8]
	void *cmem = &buf[c];
    a748:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
	if (big_heap(h)) {
    a74c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
		return ((uint32_t *)cmem)[f];
    a750:	bf2c      	ite	cs
    a752:	f851 0022 	ldrcs.w	r0, [r1, r2, lsl #2]
	} else {
		return ((uint16_t *)cmem)[f];
    a756:	f831 0012 	ldrhcc.w	r0, [r1, r2, lsl #1]
	}
}
    a75a:	4770      	bx	lr

0000a75c <chunk_set>:
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->end_chunk);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
    a75c:	eb00 01c1 	add.w	r1, r0, r1, lsl #3

	if (big_heap(h)) {
    a760:	6880      	ldr	r0, [r0, #8]
    a762:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
    a766:	bf2c      	ite	cs
    a768:	f841 3022 	strcs.w	r3, [r1, r2, lsl #2]
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
    a76c:	f821 3012 	strhcc.w	r3, [r1, r2, lsl #1]
	}
}
    a770:	4770      	bx	lr

0000a772 <chunk_size>:
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
}

static inline chunksz_t chunk_size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    a772:	2201      	movs	r2, #1
{
    a774:	b508      	push	{r3, lr}
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    a776:	f7ff ffe6 	bl	a746 <chunk_field>
}
    a77a:	40d0      	lsrs	r0, r2
    a77c:	bd08      	pop	{r3, pc}

0000a77e <set_chunk_used>:
static inline void set_chunk_used(struct z_heap *h, chunkid_t c, bool used)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];

	if (big_heap(h)) {
    a77e:	6883      	ldr	r3, [r0, #8]
	void *cmem = &buf[c];
    a780:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
	if (big_heap(h)) {
    a784:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    a788:	d308      	bcc.n	a79c <set_chunk_used+0x1e>
		if (used) {
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
    a78a:	684b      	ldr	r3, [r1, #4]
		if (used) {
    a78c:	b11a      	cbz	r2, a796 <set_chunk_used+0x18>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
    a78e:	f043 0301 	orr.w	r3, r3, #1
		} else {
			((uint32_t *)cmem)[SIZE_AND_USED] &= ~1U;
    a792:	604b      	str	r3, [r1, #4]
    a794:	4770      	bx	lr
    a796:	f023 0301 	bic.w	r3, r3, #1
    a79a:	e7fa      	b.n	a792 <set_chunk_used+0x14>
		}
	} else {
		if (used) {
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    a79c:	884b      	ldrh	r3, [r1, #2]
		if (used) {
    a79e:	b11a      	cbz	r2, a7a8 <set_chunk_used+0x2a>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    a7a0:	f043 0301 	orr.w	r3, r3, #1
		} else {
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    a7a4:	804b      	strh	r3, [r1, #2]
		}
	}
}
    a7a6:	4770      	bx	lr
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    a7a8:	f023 0301 	bic.w	r3, r3, #1
    a7ac:	e7fa      	b.n	a7a4 <set_chunk_used+0x26>

0000a7ae <set_chunk_size>:
 * when its size is modified, and potential set_chunk_used() is always
 * invoked after set_chunk_size().
 */
static inline void set_chunk_size(struct z_heap *h, chunkid_t c, chunksz_t size)
{
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    a7ae:	0053      	lsls	r3, r2, #1
    a7b0:	2201      	movs	r2, #1
    a7b2:	f7ff bfd3 	b.w	a75c <chunk_set>

0000a7b6 <mem_to_chunkid>:
	return big_heap(h) && chunk_size(h, c) == 1U;
}

static inline size_t chunk_header_bytes(struct z_heap *h)
{
	return big_heap(h) ? 8 : 4;
    a7b6:	6883      	ldr	r3, [r0, #8]
    a7b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    a7bc:	bf2c      	ite	cs
    a7be:	2308      	movcs	r3, #8
    a7c0:	2304      	movcc	r3, #4
 * boundary.
 */
static chunkid_t mem_to_chunkid(struct z_heap *h, void *p)
{
	uint8_t *mem = p, *base = (uint8_t *)chunk_buf(h);
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    a7c2:	1ac9      	subs	r1, r1, r3
    a7c4:	1a08      	subs	r0, r1, r0
}
    a7c6:	08c0      	lsrs	r0, r0, #3
    a7c8:	4770      	bx	lr

0000a7ca <bucket_idx.isra.0>:
    a7ca:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    a7ce:	bf2c      	ite	cs
    a7d0:	2008      	movcs	r0, #8
    a7d2:	2004      	movcc	r0, #4
	return chunksz_in * CHUNK_UNIT - chunk_header_bytes(h);
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
    a7d4:	3101      	adds	r1, #1
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    a7d6:	3008      	adds	r0, #8
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
    a7d8:	eba1 00d0 	sub.w	r0, r1, r0, lsr #3
	return 31 - __builtin_clz(usable_sz);
    a7dc:	fab0 f080 	clz	r0, r0
}
    a7e0:	f1c0 001f 	rsb	r0, r0, #31
    a7e4:	4770      	bx	lr

0000a7e6 <free_list_remove_bidx>:
{
    a7e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a7ea:	4617      	mov	r7, r2
	return chunk_field(h, c, FREE_NEXT);
    a7ec:	2203      	movs	r2, #3
    a7ee:	460e      	mov	r6, r1
    a7f0:	4604      	mov	r4, r0
    a7f2:	f7ff ffa8 	bl	a746 <chunk_field>
	if (next_free_chunk(h, c) == c) {
    a7f6:	4286      	cmp	r6, r0
    a7f8:	4605      	mov	r5, r0
    a7fa:	f107 0804 	add.w	r8, r7, #4
    a7fe:	d10b      	bne.n	a818 <free_list_remove_bidx+0x32>
		h->avail_buckets &= ~BIT(bidx);
    a800:	2301      	movs	r3, #1
    a802:	fa03 f707 	lsl.w	r7, r3, r7
    a806:	68e3      	ldr	r3, [r4, #12]
    a808:	ea23 0307 	bic.w	r3, r3, r7
    a80c:	60e3      	str	r3, [r4, #12]
		b->next = 0;
    a80e:	2300      	movs	r3, #0
    a810:	f844 3028 	str.w	r3, [r4, r8, lsl #2]
}
    a814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return chunk_field(h, c, FREE_PREV);
    a818:	4631      	mov	r1, r6
    a81a:	2202      	movs	r2, #2
    a81c:	4620      	mov	r0, r4
    a81e:	f7ff ff92 	bl	a746 <chunk_field>
    a822:	4606      	mov	r6, r0
	chunk_set(h, c, FREE_NEXT, next);
    a824:	462b      	mov	r3, r5
    a826:	4601      	mov	r1, r0
    a828:	2203      	movs	r2, #3
    a82a:	4620      	mov	r0, r4
		b->next = second;
    a82c:	f844 5028 	str.w	r5, [r4, r8, lsl #2]
    a830:	f7ff ff94 	bl	a75c <chunk_set>
	chunk_set(h, c, FREE_PREV, prev);
    a834:	4633      	mov	r3, r6
    a836:	4629      	mov	r1, r5
    a838:	4620      	mov	r0, r4
}
    a83a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    a83e:	2202      	movs	r2, #2
    a840:	f7ff bf8c 	b.w	a75c <chunk_set>

0000a844 <free_list_remove>:
{
    a844:	b570      	push	{r4, r5, r6, lr}
    a846:	460d      	mov	r5, r1
	return big_heap_chunks(h->end_chunk);
    a848:	6886      	ldr	r6, [r0, #8]
    a84a:	4604      	mov	r4, r0
	return big_heap(h) && chunk_size(h, c) == 1U;
    a84c:	f7ff ff91 	bl	a772 <chunk_size>
    a850:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    a854:	4601      	mov	r1, r0
    a856:	d301      	bcc.n	a85c <free_list_remove+0x18>
	if (!solo_free_header(h, c)) {
    a858:	2801      	cmp	r0, #1
    a85a:	d009      	beq.n	a870 <free_list_remove+0x2c>
		int bidx = bucket_idx(h, chunk_size(h, c));
    a85c:	4630      	mov	r0, r6
    a85e:	f7ff ffb4 	bl	a7ca <bucket_idx.isra.0>
		free_list_remove_bidx(h, c, bidx);
    a862:	4629      	mov	r1, r5
		int bidx = bucket_idx(h, chunk_size(h, c));
    a864:	4602      	mov	r2, r0
		free_list_remove_bidx(h, c, bidx);
    a866:	4620      	mov	r0, r4
}
    a868:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		free_list_remove_bidx(h, c, bidx);
    a86c:	f7ff bfbb 	b.w	a7e6 <free_list_remove_bidx>
}
    a870:	bd70      	pop	{r4, r5, r6, pc}

0000a872 <alloc_chunk>:

	return chunk_sz - (addr - chunk_base);
}

static chunkid_t alloc_chunk(struct z_heap *h, chunksz_t sz)
{
    a872:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    a876:	4605      	mov	r5, r0
	int bi = bucket_idx(h, sz);
    a878:	6880      	ldr	r0, [r0, #8]
{
    a87a:	4688      	mov	r8, r1
	int bi = bucket_idx(h, sz);
    a87c:	f7ff ffa5 	bl	a7ca <bucket_idx.isra.0>
    a880:	eb05 0a80 	add.w	sl, r5, r0, lsl #2
	 * course.  But even in pathological situations we still
	 * maintain our constant time performance and at worst see
	 * fragmentation waste of the order of the block allocated
	 * only.
	 */
	if (b->next) {
    a884:	f8da 9010 	ldr.w	r9, [sl, #16]
	int bi = bucket_idx(h, sz);
    a888:	4606      	mov	r6, r0
	if (b->next) {
    a88a:	f1b9 0f00 	cmp.w	r9, #0
    a88e:	d01b      	beq.n	a8c8 <alloc_chunk+0x56>
    a890:	2703      	movs	r7, #3
		chunkid_t first = b->next;
		int i = CONFIG_SYS_HEAP_ALLOC_LOOPS;
		do {
			chunkid_t c = b->next;
    a892:	f8da 4010 	ldr.w	r4, [sl, #16]
			if (chunk_size(h, c) >= sz) {
    a896:	4628      	mov	r0, r5
    a898:	4621      	mov	r1, r4
    a89a:	f7ff ff6a 	bl	a772 <chunk_size>
    a89e:	4540      	cmp	r0, r8
    a8a0:	d307      	bcc.n	a8b2 <alloc_chunk+0x40>
				free_list_remove_bidx(h, c, bi);
    a8a2:	4632      	mov	r2, r6

	if (bmask != 0U) {
		int minbucket = __builtin_ctz(bmask);
		chunkid_t c = h->buckets[minbucket].next;

		free_list_remove_bidx(h, c, minbucket);
    a8a4:	4621      	mov	r1, r4
    a8a6:	4628      	mov	r0, r5
    a8a8:	f7ff ff9d 	bl	a7e6 <free_list_remove_bidx>
		CHECK(chunk_size(h, c) >= sz);
		return c;
	}

	return 0;
}
    a8ac:	4620      	mov	r0, r4
    a8ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	return chunk_field(h, c, FREE_NEXT);
    a8b2:	2203      	movs	r2, #3
    a8b4:	4621      	mov	r1, r4
    a8b6:	4628      	mov	r0, r5
    a8b8:	f7ff ff45 	bl	a746 <chunk_field>
		} while (--i && b->next != first);
    a8bc:	3f01      	subs	r7, #1
			b->next = next_free_chunk(h, c);
    a8be:	f8ca 0010 	str.w	r0, [sl, #16]
		} while (--i && b->next != first);
    a8c2:	d001      	beq.n	a8c8 <alloc_chunk+0x56>
    a8c4:	4581      	cmp	r9, r0
    a8c6:	d1e4      	bne.n	a892 <alloc_chunk+0x20>
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
    a8c8:	f04f 34ff 	mov.w	r4, #4294967295
    a8cc:	68e9      	ldr	r1, [r5, #12]
    a8ce:	3601      	adds	r6, #1
    a8d0:	40b4      	lsls	r4, r6
	if (bmask != 0U) {
    a8d2:	400c      	ands	r4, r1
    a8d4:	d0ea      	beq.n	a8ac <alloc_chunk+0x3a>
		int minbucket = __builtin_ctz(bmask);
    a8d6:	fa94 f2a4 	rbit	r2, r4
    a8da:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
    a8de:	1d13      	adds	r3, r2, #4
    a8e0:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
    a8e4:	e7de      	b.n	a8a4 <alloc_chunk+0x32>

0000a8e6 <split_chunks>:
{
    a8e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a8ea:	4614      	mov	r4, r2
    a8ec:	460e      	mov	r6, r1
    a8ee:	4605      	mov	r5, r0
	chunksz_t sz0 = chunk_size(h, lc);
    a8f0:	f7ff ff3f 	bl	a772 <chunk_size>
	chunksz_t lsz = rc - lc;
    a8f4:	eba4 0806 	sub.w	r8, r4, r6
	chunksz_t rsz = sz0 - lsz;
    a8f8:	1b37      	subs	r7, r6, r4
    a8fa:	4407      	add	r7, r0
	set_chunk_size(h, lc, lsz);
    a8fc:	4642      	mov	r2, r8
    a8fe:	4631      	mov	r1, r6
    a900:	4628      	mov	r0, r5
    a902:	f7ff ff54 	bl	a7ae <set_chunk_size>
	set_chunk_size(h, rc, rsz);
    a906:	463a      	mov	r2, r7
    a908:	4621      	mov	r1, r4
    a90a:	4628      	mov	r0, r5
    a90c:	f7ff ff4f 	bl	a7ae <set_chunk_size>
	chunk_set(h, c, LEFT_SIZE, size);
    a910:	4643      	mov	r3, r8
    a912:	2200      	movs	r2, #0
    a914:	4621      	mov	r1, r4
    a916:	4628      	mov	r0, r5
    a918:	f7ff ff20 	bl	a75c <chunk_set>
	return c + chunk_size(h, c);
    a91c:	4621      	mov	r1, r4
    a91e:	4628      	mov	r0, r5
    a920:	f7ff ff27 	bl	a772 <chunk_size>
	chunk_set(h, c, LEFT_SIZE, size);
    a924:	463b      	mov	r3, r7
    a926:	1821      	adds	r1, r4, r0
    a928:	2200      	movs	r2, #0
    a92a:	4628      	mov	r0, r5
}
    a92c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    a930:	f7ff bf14 	b.w	a75c <chunk_set>

0000a934 <merge_chunks>:
{
    a934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a938:	4616      	mov	r6, r2
    a93a:	4604      	mov	r4, r0
    a93c:	460f      	mov	r7, r1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    a93e:	f7ff ff18 	bl	a772 <chunk_size>
    a942:	4631      	mov	r1, r6
    a944:	4605      	mov	r5, r0
    a946:	4620      	mov	r0, r4
    a948:	f7ff ff13 	bl	a772 <chunk_size>
    a94c:	4405      	add	r5, r0
	set_chunk_size(h, lc, newsz);
    a94e:	462a      	mov	r2, r5
    a950:	4639      	mov	r1, r7
    a952:	4620      	mov	r0, r4
    a954:	f7ff ff2b 	bl	a7ae <set_chunk_size>
	return c + chunk_size(h, c);
    a958:	4631      	mov	r1, r6
    a95a:	4620      	mov	r0, r4
    a95c:	f7ff ff09 	bl	a772 <chunk_size>
	chunk_set(h, c, LEFT_SIZE, size);
    a960:	462b      	mov	r3, r5
    a962:	1831      	adds	r1, r6, r0
    a964:	2200      	movs	r2, #0
    a966:	4620      	mov	r0, r4
}
    a968:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    a96c:	f7ff bef6 	b.w	a75c <chunk_set>

0000a970 <free_list_add>:
{
    a970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a974:	460d      	mov	r5, r1
	return big_heap_chunks(h->end_chunk);
    a976:	6886      	ldr	r6, [r0, #8]
    a978:	4604      	mov	r4, r0
	return big_heap(h) && chunk_size(h, c) == 1U;
    a97a:	f7ff fefa 	bl	a772 <chunk_size>
    a97e:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
    a982:	4601      	mov	r1, r0
    a984:	d301      	bcc.n	a98a <free_list_add+0x1a>
	if (!solo_free_header(h, c)) {
    a986:	2801      	cmp	r0, #1
    a988:	d033      	beq.n	a9f2 <free_list_add+0x82>
		int bidx = bucket_idx(h, chunk_size(h, c));
    a98a:	4630      	mov	r0, r6
    a98c:	f7ff ff1d 	bl	a7ca <bucket_idx.isra.0>
	if (b->next == 0U) {
    a990:	eb04 0280 	add.w	r2, r4, r0, lsl #2
    a994:	6916      	ldr	r6, [r2, #16]
    a996:	b99e      	cbnz	r6, a9c0 <free_list_add+0x50>
		h->avail_buckets |= BIT(bidx);
    a998:	2301      	movs	r3, #1
    a99a:	fa03 f000 	lsl.w	r0, r3, r0
    a99e:	68e3      	ldr	r3, [r4, #12]
	chunk_set(h, c, FREE_PREV, prev);
    a9a0:	4629      	mov	r1, r5
    a9a2:	4303      	orrs	r3, r0
    a9a4:	60e3      	str	r3, [r4, #12]
    a9a6:	4620      	mov	r0, r4
		b->next = c;
    a9a8:	6115      	str	r5, [r2, #16]
    a9aa:	462b      	mov	r3, r5
    a9ac:	2202      	movs	r2, #2
    a9ae:	f7ff fed5 	bl	a75c <chunk_set>
	chunk_set(h, c, FREE_NEXT, next);
    a9b2:	2203      	movs	r2, #3
    a9b4:	4629      	mov	r1, r5
	chunk_set(h, c, FREE_PREV, prev);
    a9b6:	4620      	mov	r0, r4
}
    a9b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    a9bc:	f7ff bece 	b.w	a75c <chunk_set>
	return chunk_field(h, c, FREE_PREV);
    a9c0:	2202      	movs	r2, #2
    a9c2:	4631      	mov	r1, r6
    a9c4:	4620      	mov	r0, r4
    a9c6:	f7ff febe 	bl	a746 <chunk_field>
    a9ca:	4607      	mov	r7, r0
	chunk_set(h, c, FREE_PREV, prev);
    a9cc:	4603      	mov	r3, r0
    a9ce:	4629      	mov	r1, r5
    a9d0:	4620      	mov	r0, r4
    a9d2:	f7ff fec3 	bl	a75c <chunk_set>
	chunk_set(h, c, FREE_NEXT, next);
    a9d6:	2203      	movs	r2, #3
    a9d8:	4633      	mov	r3, r6
    a9da:	4629      	mov	r1, r5
    a9dc:	4620      	mov	r0, r4
    a9de:	f7ff febd 	bl	a75c <chunk_set>
    a9e2:	4639      	mov	r1, r7
    a9e4:	462b      	mov	r3, r5
    a9e6:	4620      	mov	r0, r4
    a9e8:	f7ff feb8 	bl	a75c <chunk_set>
	chunk_set(h, c, FREE_PREV, prev);
    a9ec:	2202      	movs	r2, #2
    a9ee:	4631      	mov	r1, r6
    a9f0:	e7e1      	b.n	a9b6 <free_list_add+0x46>
    a9f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000a9f6 <free_chunk>:
{
    a9f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a9f8:	460c      	mov	r4, r1
    a9fa:	4605      	mov	r5, r0
	return c + chunk_size(h, c);
    a9fc:	f7ff feb9 	bl	a772 <chunk_size>
    aa00:	1826      	adds	r6, r4, r0
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    aa02:	2201      	movs	r2, #1
    aa04:	4631      	mov	r1, r6
    aa06:	4628      	mov	r0, r5
    aa08:	f7ff fe9d 	bl	a746 <chunk_field>
	if (!chunk_used(h, right_chunk(h, c))) {
    aa0c:	07c3      	lsls	r3, r0, #31
    aa0e:	d40c      	bmi.n	aa2a <free_chunk+0x34>
		free_list_remove(h, right_chunk(h, c));
    aa10:	4631      	mov	r1, r6
    aa12:	4628      	mov	r0, r5
    aa14:	f7ff ff16 	bl	a844 <free_list_remove>
	return c + chunk_size(h, c);
    aa18:	4621      	mov	r1, r4
    aa1a:	4628      	mov	r0, r5
    aa1c:	f7ff fea9 	bl	a772 <chunk_size>
		merge_chunks(h, c, right_chunk(h, c));
    aa20:	4621      	mov	r1, r4
    aa22:	1822      	adds	r2, r4, r0
    aa24:	4628      	mov	r0, r5
    aa26:	f7ff ff85 	bl	a934 <merge_chunks>
	return c - chunk_field(h, c, LEFT_SIZE);
    aa2a:	2200      	movs	r2, #0
    aa2c:	4621      	mov	r1, r4
    aa2e:	4628      	mov	r0, r5
    aa30:	f7ff fe89 	bl	a746 <chunk_field>
    aa34:	1a27      	subs	r7, r4, r0
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    aa36:	2201      	movs	r2, #1
    aa38:	4639      	mov	r1, r7
    aa3a:	4628      	mov	r0, r5
    aa3c:	f7ff fe83 	bl	a746 <chunk_field>
	if (!chunk_used(h, left_chunk(h, c))) {
    aa40:	ea10 0602 	ands.w	r6, r0, r2
    aa44:	d113      	bne.n	aa6e <free_chunk+0x78>
		free_list_remove(h, left_chunk(h, c));
    aa46:	4639      	mov	r1, r7
    aa48:	4628      	mov	r0, r5
    aa4a:	f7ff fefb 	bl	a844 <free_list_remove>
	return c - chunk_field(h, c, LEFT_SIZE);
    aa4e:	4621      	mov	r1, r4
    aa50:	4632      	mov	r2, r6
    aa52:	4628      	mov	r0, r5
    aa54:	f7ff fe77 	bl	a746 <chunk_field>
		merge_chunks(h, left_chunk(h, c), c);
    aa58:	4622      	mov	r2, r4
    aa5a:	1a21      	subs	r1, r4, r0
    aa5c:	4628      	mov	r0, r5
    aa5e:	f7ff ff69 	bl	a934 <merge_chunks>
    aa62:	4621      	mov	r1, r4
    aa64:	4632      	mov	r2, r6
    aa66:	4628      	mov	r0, r5
    aa68:	f7ff fe6d 	bl	a746 <chunk_field>
    aa6c:	1a24      	subs	r4, r4, r0
	free_list_add(h, c);
    aa6e:	4621      	mov	r1, r4
    aa70:	4628      	mov	r0, r5
}
    aa72:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_list_add(h, c);
    aa76:	f7ff bf7b 	b.w	a970 <free_list_add>

0000aa7a <sys_heap_free>:
{
    aa7a:	b538      	push	{r3, r4, r5, lr}
	if (mem == NULL) {
    aa7c:	b171      	cbz	r1, aa9c <sys_heap_free+0x22>
    aa7e:	6805      	ldr	r5, [r0, #0]
	set_chunk_used(h, c, false);
    aa80:	2200      	movs	r2, #0
	chunkid_t c = mem_to_chunkid(h, mem);
    aa82:	4628      	mov	r0, r5
    aa84:	f7ff fe97 	bl	a7b6 <mem_to_chunkid>
    aa88:	4604      	mov	r4, r0
	set_chunk_used(h, c, false);
    aa8a:	4601      	mov	r1, r0
    aa8c:	4628      	mov	r0, r5
    aa8e:	f7ff fe76 	bl	a77e <set_chunk_used>
	free_chunk(h, c);
    aa92:	4621      	mov	r1, r4
}
    aa94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	free_chunk(h, c);
    aa98:	f7ff bfad 	b.w	a9f6 <free_chunk>
}
    aa9c:	bd38      	pop	{r3, r4, r5, pc}

0000aa9e <sys_heap_alloc>:

void *sys_heap_alloc(struct sys_heap *heap, size_t bytes)
{
    aa9e:	b570      	push	{r4, r5, r6, lr}
	struct z_heap *h = heap->heap;
    aaa0:	6806      	ldr	r6, [r0, #0]
	void *mem;

	if (bytes == 0U || size_too_big(h, bytes)) {
    aaa2:	b909      	cbnz	r1, aaa8 <sys_heap_alloc+0xa>
		return NULL;
    aaa4:	2000      	movs	r0, #0
	heap_listener_notify_alloc(HEAP_ID_FROM_POINTER(heap), mem,
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	return mem;
}
    aaa6:	bd70      	pop	{r4, r5, r6, pc}
{
	/*
	 * Quick check to bail out early if size is too big.
	 * Also guards against potential arithmetic overflows elsewhere.
	 */
	return (bytes / CHUNK_UNIT) >= h->end_chunk;
    aaa8:	68b3      	ldr	r3, [r6, #8]
	if (bytes == 0U || size_too_big(h, bytes)) {
    aaaa:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    aaae:	d9f9      	bls.n	aaa4 <sys_heap_alloc+0x6>
	return big_heap(h) ? 8 : 4;
    aab0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    aab4:	bf2c      	ite	cs
    aab6:	2208      	movcs	r2, #8
    aab8:	2204      	movcc	r2, #4
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    aaba:	1dcc      	adds	r4, r1, #7
    aabc:	4414      	add	r4, r2
    aabe:	08e4      	lsrs	r4, r4, #3
	chunkid_t c = alloc_chunk(h, chunk_sz);
    aac0:	4621      	mov	r1, r4
    aac2:	4630      	mov	r0, r6
    aac4:	f7ff fed5 	bl	a872 <alloc_chunk>
	if (c == 0U) {
    aac8:	4605      	mov	r5, r0
    aaca:	2800      	cmp	r0, #0
    aacc:	d0ea      	beq.n	aaa4 <sys_heap_alloc+0x6>
	if (chunk_size(h, c) > chunk_sz) {
    aace:	4601      	mov	r1, r0
    aad0:	4630      	mov	r0, r6
    aad2:	f7ff fe4e 	bl	a772 <chunk_size>
    aad6:	42a0      	cmp	r0, r4
    aad8:	d909      	bls.n	aaee <sys_heap_alloc+0x50>
		split_chunks(h, c, c + chunk_sz);
    aada:	442c      	add	r4, r5
    aadc:	4629      	mov	r1, r5
    aade:	4630      	mov	r0, r6
    aae0:	4622      	mov	r2, r4
    aae2:	f7ff ff00 	bl	a8e6 <split_chunks>
		free_list_add(h, c + chunk_sz);
    aae6:	4621      	mov	r1, r4
    aae8:	4630      	mov	r0, r6
    aaea:	f7ff ff41 	bl	a970 <free_list_add>
	set_chunk_used(h, c, true);
    aaee:	4629      	mov	r1, r5
    aaf0:	4630      	mov	r0, r6
    aaf2:	2201      	movs	r2, #1
    aaf4:	f7ff fe43 	bl	a77e <set_chunk_used>
	return big_heap(h) ? 8 : 4;
    aaf8:	68b3      	ldr	r3, [r6, #8]
    aafa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    aafe:	bf2c      	ite	cs
    ab00:	2308      	movcs	r3, #8
    ab02:	2304      	movcc	r3, #4
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
    ab04:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
    ab08:	4428      	add	r0, r5
	return mem;
    ab0a:	e7cc      	b.n	aaa6 <sys_heap_alloc+0x8>

0000ab0c <sys_heap_aligned_alloc>:

void *sys_heap_aligned_alloc(struct sys_heap *heap, size_t align, size_t bytes)
{
    ab0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    ab10:	4614      	mov	r4, r2
	struct z_heap *h = heap->heap;
    ab12:	6806      	ldr	r6, [r0, #0]
	 * We allow for one bit of rewind in addition to the alignment
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
    ab14:	424a      	negs	r2, r1
    ab16:	ea02 0701 	and.w	r7, r2, r1
	if (align != rew) {
    ab1a:	ea31 0202 	bics.w	r2, r1, r2
{
    ab1e:	460b      	mov	r3, r1
	return big_heap_chunks(h->end_chunk);
    ab20:	68b5      	ldr	r5, [r6, #8]
	if (align != rew) {
    ab22:	d00f      	beq.n	ab44 <sys_heap_aligned_alloc+0x38>
	return big_heap(h) ? 8 : 4;
    ab24:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
    ab28:	bf34      	ite	cc
    ab2a:	2104      	movcc	r1, #4
    ab2c:	2108      	movcs	r1, #8
    ab2e:	42b9      	cmp	r1, r7
    ab30:	460a      	mov	r2, r1
    ab32:	46b9      	mov	r9, r7
    ab34:	bf28      	it	cs
    ab36:	463a      	movcs	r2, r7
		align -= rew;
    ab38:	1bdf      	subs	r7, r3, r7
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");

	if (bytes == 0 || size_too_big(h, bytes)) {
    ab3a:	b994      	cbnz	r4, ab62 <sys_heap_aligned_alloc+0x56>
		return NULL;
    ab3c:	2500      	movs	r5, #0
	heap_listener_notify_alloc(HEAP_ID_FROM_POINTER(heap), mem,
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	return mem;
}
    ab3e:	4628      	mov	r0, r5
    ab40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    ab44:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
    ab48:	bf34      	ite	cc
    ab4a:	2204      	movcc	r2, #4
    ab4c:	2208      	movcs	r2, #8
		if (align <= chunk_header_bytes(h)) {
    ab4e:	4291      	cmp	r1, r2
    ab50:	d804      	bhi.n	ab5c <sys_heap_aligned_alloc+0x50>
			return sys_heap_alloc(heap, bytes);
    ab52:	4621      	mov	r1, r4
}
    ab54:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			return sys_heap_alloc(heap, bytes);
    ab58:	f7ff bfa1 	b.w	aa9e <sys_heap_alloc>
		rew = 0;
    ab5c:	f04f 0900 	mov.w	r9, #0
    ab60:	e7eb      	b.n	ab3a <sys_heap_aligned_alloc+0x2e>
	if (bytes == 0 || size_too_big(h, bytes)) {
    ab62:	ebb5 0fd4 	cmp.w	r5, r4, lsr #3
    ab66:	d9e9      	bls.n	ab3c <sys_heap_aligned_alloc+0x30>
    ab68:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
    ab6c:	bf2c      	ite	cs
    ab6e:	2308      	movcs	r3, #8
    ab70:	2304      	movcc	r3, #4
    ab72:	1de1      	adds	r1, r4, #7
    ab74:	4439      	add	r1, r7
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    ab76:	1a89      	subs	r1, r1, r2
    ab78:	4419      	add	r1, r3
	chunkid_t c0 = alloc_chunk(h, padded_sz);
    ab7a:	4630      	mov	r0, r6
    ab7c:	08c9      	lsrs	r1, r1, #3
    ab7e:	f7ff fe78 	bl	a872 <alloc_chunk>
	if (c0 == 0) {
    ab82:	4680      	mov	r8, r0
    ab84:	2800      	cmp	r0, #0
    ab86:	d0d9      	beq.n	ab3c <sys_heap_aligned_alloc+0x30>
	return big_heap(h) ? 8 : 4;
    ab88:	68b3      	ldr	r3, [r6, #8]
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
    ab8a:	eb09 05c0 	add.w	r5, r9, r0, lsl #3
    ab8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    ab92:	bf2c      	ite	cs
    ab94:	2308      	movcs	r3, #8
    ab96:	2304      	movcc	r3, #4
    ab98:	441d      	add	r5, r3
    ab9a:	4435      	add	r5, r6
    ab9c:	1e7b      	subs	r3, r7, #1
    ab9e:	441d      	add	r5, r3
    aba0:	427f      	negs	r7, r7
    aba2:	403d      	ands	r5, r7
    aba4:	eba5 0509 	sub.w	r5, r5, r9
	chunkid_t c = mem_to_chunkid(h, mem);
    aba8:	4629      	mov	r1, r5
    abaa:	4630      	mov	r0, r6
    abac:	f7ff fe03 	bl	a7b6 <mem_to_chunkid>
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    abb0:	442c      	add	r4, r5
    abb2:	3407      	adds	r4, #7
    abb4:	f024 0407 	bic.w	r4, r4, #7
	chunkid_t c_end = end - chunk_buf(h);
    abb8:	1ba4      	subs	r4, r4, r6
	if (c > c0) {
    abba:	4580      	cmp	r8, r0
	chunkid_t c = mem_to_chunkid(h, mem);
    abbc:	4607      	mov	r7, r0
	chunkid_t c_end = end - chunk_buf(h);
    abbe:	ea4f 04e4 	mov.w	r4, r4, asr #3
	if (c > c0) {
    abc2:	d208      	bcs.n	abd6 <sys_heap_aligned_alloc+0xca>
		split_chunks(h, c0, c);
    abc4:	4602      	mov	r2, r0
    abc6:	4641      	mov	r1, r8
    abc8:	4630      	mov	r0, r6
    abca:	f7ff fe8c 	bl	a8e6 <split_chunks>
		free_list_add(h, c0);
    abce:	4641      	mov	r1, r8
    abd0:	4630      	mov	r0, r6
    abd2:	f7ff fecd 	bl	a970 <free_list_add>
	return c + chunk_size(h, c);
    abd6:	4639      	mov	r1, r7
    abd8:	4630      	mov	r0, r6
    abda:	f7ff fdca 	bl	a772 <chunk_size>
    abde:	4438      	add	r0, r7
	if (right_chunk(h, c) > c_end) {
    abe0:	4284      	cmp	r4, r0
    abe2:	d208      	bcs.n	abf6 <sys_heap_aligned_alloc+0xea>
		split_chunks(h, c, c_end);
    abe4:	4639      	mov	r1, r7
    abe6:	4630      	mov	r0, r6
    abe8:	4622      	mov	r2, r4
    abea:	f7ff fe7c 	bl	a8e6 <split_chunks>
		free_list_add(h, c_end);
    abee:	4621      	mov	r1, r4
    abf0:	4630      	mov	r0, r6
    abf2:	f7ff febd 	bl	a970 <free_list_add>
	set_chunk_used(h, c, true);
    abf6:	2201      	movs	r2, #1
    abf8:	4639      	mov	r1, r7
    abfa:	4630      	mov	r0, r6
    abfc:	f7ff fdbf 	bl	a77e <set_chunk_used>
	return mem;
    ac00:	e79d      	b.n	ab3e <sys_heap_aligned_alloc+0x32>

0000ac02 <sys_heap_init>:
	return big_heap_bytes(size) ? 8 : 4;
    ac02:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
    ac06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ac08:	bf2c      	ite	cs
    ac0a:	2408      	movcs	r4, #8
    ac0c:	2404      	movcc	r4, #4
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
	h->end_chunk = heap_sz;
	h->avail_buckets = 0;
    ac0e:	2300      	movs	r3, #0
	bytes -= heap_footer_bytes(bytes);
    ac10:	1b14      	subs	r4, r2, r4
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    ac12:	1dce      	adds	r6, r1, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    ac14:	440c      	add	r4, r1
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    ac16:	f026 0607 	bic.w	r6, r6, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    ac1a:	f024 0407 	bic.w	r4, r4, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    ac1e:	1ba4      	subs	r4, r4, r6
    ac20:	08e4      	lsrs	r4, r4, #3
	heap->heap = h;
    ac22:	6006      	str	r6, [r0, #0]
	h->free_bytes = 0;
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    ac24:	4621      	mov	r1, r4
    ac26:	4620      	mov	r0, r4
	h->end_chunk = heap_sz;
    ac28:	60b4      	str	r4, [r6, #8]
	h->avail_buckets = 0;
    ac2a:	60f3      	str	r3, [r6, #12]
	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    ac2c:	f7ff fdcd 	bl	a7ca <bucket_idx.isra.0>
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
		h->buckets[i].next = 0;
    ac30:	4619      	mov	r1, r3
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    ac32:	0085      	lsls	r5, r0, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    ac34:	351b      	adds	r5, #27
    ac36:	08ed      	lsrs	r5, r5, #3
	for (int i = 0; i < nb_buckets; i++) {
    ac38:	f106 0210 	add.w	r2, r6, #16
    ac3c:	4298      	cmp	r0, r3
    ac3e:	da2e      	bge.n	ac9e <sys_heap_init+0x9c>
	}

	/* chunk containing our struct z_heap */
	set_chunk_size(h, 0, chunk0_size);
    ac40:	462a      	mov	r2, r5
    ac42:	4630      	mov	r0, r6
    ac44:	2100      	movs	r1, #0
    ac46:	f7ff fdb2 	bl	a7ae <set_chunk_size>
	chunk_set(h, c, LEFT_SIZE, size);
    ac4a:	2300      	movs	r3, #0
    ac4c:	4630      	mov	r0, r6
    ac4e:	461a      	mov	r2, r3
    ac50:	4619      	mov	r1, r3
    ac52:	f7ff fd83 	bl	a75c <chunk_set>
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    ac56:	1b67      	subs	r7, r4, r5
	set_chunk_used(h, 0, true);
    ac58:	4619      	mov	r1, r3
    ac5a:	4630      	mov	r0, r6
    ac5c:	2201      	movs	r2, #1
    ac5e:	f7ff fd8e 	bl	a77e <set_chunk_used>
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    ac62:	463a      	mov	r2, r7
    ac64:	4629      	mov	r1, r5
    ac66:	f7ff fda2 	bl	a7ae <set_chunk_size>
    ac6a:	462b      	mov	r3, r5
    ac6c:	2200      	movs	r2, #0
    ac6e:	4629      	mov	r1, r5
    ac70:	4630      	mov	r0, r6
    ac72:	f7ff fd73 	bl	a75c <chunk_set>
	set_left_chunk_size(h, chunk0_size, chunk0_size);

	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
    ac76:	4621      	mov	r1, r4
    ac78:	4630      	mov	r0, r6
    ac7a:	f7ff fd98 	bl	a7ae <set_chunk_size>
    ac7e:	463b      	mov	r3, r7
    ac80:	4621      	mov	r1, r4
    ac82:	4630      	mov	r0, r6
    ac84:	2200      	movs	r2, #0
    ac86:	f7ff fd69 	bl	a75c <chunk_set>
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);
    ac8a:	4621      	mov	r1, r4
    ac8c:	4630      	mov	r0, r6
    ac8e:	2201      	movs	r2, #1
    ac90:	f7ff fd75 	bl	a77e <set_chunk_used>

	free_list_add(h, chunk0_size);
    ac94:	4629      	mov	r1, r5
}
    ac96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_list_add(h, chunk0_size);
    ac9a:	f7ff be69 	b.w	a970 <free_list_add>
		h->buckets[i].next = 0;
    ac9e:	f842 1b04 	str.w	r1, [r2], #4
	for (int i = 0; i < nb_buckets; i++) {
    aca2:	3301      	adds	r3, #1
    aca4:	e7ca      	b.n	ac3c <sys_heap_init+0x3a>

0000aca6 <ring_buf_put_claim>:

#include <zephyr/sys/ring_buffer.h>
#include <string.h>

uint32_t ring_buf_put_claim(struct ring_buf *buf, uint8_t **data, uint32_t size)
{
    aca6:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t free_space, wrap_size;
	int32_t base;

	base = buf->put_base;
	wrap_size = buf->put_head - base;
    aca8:	6846      	ldr	r6, [r0, #4]
	base = buf->put_base;
    acaa:	68c7      	ldr	r7, [r0, #12]
    acac:	6945      	ldr	r5, [r0, #20]
	if (unlikely(wrap_size >= buf->size)) {
    acae:	69c3      	ldr	r3, [r0, #28]
	wrap_size = buf->put_head - base;
    acb0:	eba6 0c07 	sub.w	ip, r6, r7
    acb4:	1b75      	subs	r5, r6, r5
	if (unlikely(wrap_size >= buf->size)) {
    acb6:	4563      	cmp	r3, ip
{
    acb8:	4604      	mov	r4, r0
    acba:	eba3 0005 	sub.w	r0, r3, r5
		/* put_base is not yet adjusted */
		wrap_size -= buf->size;
    acbe:	bf9c      	itt	ls
    acc0:	ebac 0c03 	subls.w	ip, ip, r3
		base += buf->size;
    acc4:	18ff      	addls	r7, r7, r3
	}
	wrap_size = buf->size - wrap_size;

	free_space = ring_buf_space_get(buf);
	size = MIN(size, free_space);
    acc6:	4282      	cmp	r2, r0
    acc8:	bf28      	it	cs
    acca:	4602      	movcs	r2, r0
	wrap_size = buf->size - wrap_size;
    accc:	eba3 000c 	sub.w	r0, r3, ip
	size = MIN(size, wrap_size);
    acd0:	4290      	cmp	r0, r2
    acd2:	bf28      	it	cs
    acd4:	4610      	movcs	r0, r2

	*data = &buf->buffer[buf->put_head - base];
    acd6:	6823      	ldr	r3, [r4, #0]
    acd8:	1bf7      	subs	r7, r6, r7
    acda:	441f      	add	r7, r3
	buf->put_head += size;
    acdc:	4406      	add	r6, r0
	*data = &buf->buffer[buf->put_head - base];
    acde:	600f      	str	r7, [r1, #0]
	buf->put_head += size;
    ace0:	6066      	str	r6, [r4, #4]

	return size;
}
    ace2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000ace4 <ring_buf_put_finish>:

int ring_buf_put_finish(struct ring_buf *buf, uint32_t size)
{
	uint32_t finish_space, wrap_size;

	finish_space = buf->put_head - buf->put_tail;
    ace4:	e9d0 2301 	ldrd	r2, r3, [r0, #4]
    ace8:	1ad2      	subs	r2, r2, r3
	if (unlikely(size > finish_space)) {
    acea:	428a      	cmp	r2, r1
    acec:	d30b      	bcc.n	ad06 <ring_buf_put_finish+0x22>
		return -EINVAL;
	}

	buf->put_tail += size;
    acee:	4419      	add	r1, r3
	buf->put_head = buf->put_tail;

	wrap_size = buf->put_tail - buf->put_base;
    acf0:	68c3      	ldr	r3, [r0, #12]
	if (unlikely(wrap_size >= buf->size)) {
    acf2:	69c2      	ldr	r2, [r0, #28]
	buf->put_head = buf->put_tail;
    acf4:	e9c0 1101 	strd	r1, r1, [r0, #4]
	wrap_size = buf->put_tail - buf->put_base;
    acf8:	1ac9      	subs	r1, r1, r3
	if (unlikely(wrap_size >= buf->size)) {
    acfa:	428a      	cmp	r2, r1
    acfc:	d801      	bhi.n	ad02 <ring_buf_put_finish+0x1e>
		/* we wrapped: adjust put_base */
		buf->put_base += buf->size;
    acfe:	4413      	add	r3, r2
    ad00:	60c3      	str	r3, [r0, #12]
	}

	return 0;
    ad02:	2000      	movs	r0, #0
}
    ad04:	4770      	bx	lr
		return -EINVAL;
    ad06:	f06f 0015 	mvn.w	r0, #21
    ad0a:	4770      	bx	lr

0000ad0c <ring_buf_put>:

uint32_t ring_buf_put(struct ring_buf *buf, const uint8_t *data, uint32_t size)
{
    ad0c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    ad10:	4680      	mov	r8, r0
    ad12:	460e      	mov	r6, r1
    ad14:	4615      	mov	r5, r2
	uint8_t *dst;
	uint32_t partial_size;
	uint32_t total_size = 0U;
    ad16:	2700      	movs	r7, #0
	int err;

	do {
		partial_size = ring_buf_put_claim(buf, &dst, size);
    ad18:	462a      	mov	r2, r5
    ad1a:	a901      	add	r1, sp, #4
    ad1c:	4640      	mov	r0, r8
    ad1e:	f7ff ffc2 	bl	aca6 <ring_buf_put_claim>
    ad22:	4604      	mov	r4, r0
		memcpy(dst, data, partial_size);
    ad24:	4602      	mov	r2, r0
    ad26:	4631      	mov	r1, r6
    ad28:	9801      	ldr	r0, [sp, #4]
    ad2a:	f000 fd7a 	bl	b822 <memcpy>
		total_size += partial_size;
		size -= partial_size;
		data += partial_size;
	} while (size && partial_size);
    ad2e:	1b2d      	subs	r5, r5, r4
		total_size += partial_size;
    ad30:	4427      	add	r7, r4
		data += partial_size;
    ad32:	4426      	add	r6, r4
	} while (size && partial_size);
    ad34:	d001      	beq.n	ad3a <ring_buf_put+0x2e>
    ad36:	2c00      	cmp	r4, #0
    ad38:	d1ee      	bne.n	ad18 <ring_buf_put+0xc>

	err = ring_buf_put_finish(buf, total_size);
    ad3a:	4639      	mov	r1, r7
    ad3c:	4640      	mov	r0, r8
    ad3e:	f7ff ffd1 	bl	ace4 <ring_buf_put_finish>
	__ASSERT_NO_MSG(err == 0);
	ARG_UNUSED(err);

	return total_size;
}
    ad42:	4638      	mov	r0, r7
    ad44:	b002      	add	sp, #8
    ad46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000ad4a <ring_buf_get_claim>:

uint32_t ring_buf_get_claim(struct ring_buf *buf, uint8_t **data, uint32_t size)
{
    ad4a:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t available_size, wrap_size;
	int32_t base;

	base = buf->get_base;
    ad4c:	6986      	ldr	r6, [r0, #24]
	wrap_size = buf->get_head - base;
    ad4e:	6905      	ldr	r5, [r0, #16]
	if (unlikely(wrap_size >= buf->size)) {
    ad50:	69c3      	ldr	r3, [r0, #28]
 *
 * @return Ring buffer space used (in bytes).
 */
static inline uint32_t ring_buf_size_get(struct ring_buf *buf)
{
	return buf->put_tail - buf->get_head;
    ad52:	6887      	ldr	r7, [r0, #8]
	wrap_size = buf->get_head - base;
    ad54:	eba5 0c06 	sub.w	ip, r5, r6
	if (unlikely(wrap_size >= buf->size)) {
    ad58:	4563      	cmp	r3, ip
{
    ad5a:	4604      	mov	r4, r0
    ad5c:	eba7 0005 	sub.w	r0, r7, r5
		/* get_base is not yet adjusted */
		wrap_size -= buf->size;
    ad60:	bf9c      	itt	ls
    ad62:	ebac 0c03 	subls.w	ip, ip, r3
		base += buf->size;
    ad66:	18f6      	addls	r6, r6, r3
	}
	wrap_size = buf->size - wrap_size;

	available_size = ring_buf_size_get(buf);
	size = MIN(size, available_size);
    ad68:	4290      	cmp	r0, r2
    ad6a:	bf28      	it	cs
    ad6c:	4610      	movcs	r0, r2
    ad6e:	4607      	mov	r7, r0
	wrap_size = buf->size - wrap_size;
    ad70:	eba3 000c 	sub.w	r0, r3, ip
	size = MIN(size, wrap_size);
    ad74:	42b8      	cmp	r0, r7
    ad76:	bf28      	it	cs
    ad78:	4638      	movcs	r0, r7

	*data = &buf->buffer[buf->get_head - base];
    ad7a:	6823      	ldr	r3, [r4, #0]
    ad7c:	1bae      	subs	r6, r5, r6
    ad7e:	441e      	add	r6, r3
	buf->get_head += size;
    ad80:	4405      	add	r5, r0
	*data = &buf->buffer[buf->get_head - base];
    ad82:	600e      	str	r6, [r1, #0]
	buf->get_head += size;
    ad84:	6125      	str	r5, [r4, #16]

	return size;
}
    ad86:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000ad88 <ring_buf_get_finish>:

int ring_buf_get_finish(struct ring_buf *buf, uint32_t size)
{
	uint32_t finish_space, wrap_size;

	finish_space = buf->get_head - buf->get_tail;
    ad88:	e9d0 2304 	ldrd	r2, r3, [r0, #16]
    ad8c:	1ad2      	subs	r2, r2, r3
	if (unlikely(size > finish_space)) {
    ad8e:	428a      	cmp	r2, r1
    ad90:	d30b      	bcc.n	adaa <ring_buf_get_finish+0x22>
		return -EINVAL;
	}

	buf->get_tail += size;
    ad92:	4419      	add	r1, r3
	buf->get_head = buf->get_tail;
    ad94:	e9c0 1104 	strd	r1, r1, [r0, #16]

	wrap_size = buf->get_tail - buf->get_base;
	if (unlikely(wrap_size >= buf->size)) {
    ad98:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
	wrap_size = buf->get_tail - buf->get_base;
    ad9c:	1ac9      	subs	r1, r1, r3
	if (unlikely(wrap_size >= buf->size)) {
    ad9e:	428a      	cmp	r2, r1
    ada0:	d801      	bhi.n	ada6 <ring_buf_get_finish+0x1e>
		/* we wrapped: adjust get_base */
		buf->get_base += buf->size;
    ada2:	4413      	add	r3, r2
    ada4:	6183      	str	r3, [r0, #24]
	}

	return 0;
    ada6:	2000      	movs	r0, #0
}
    ada8:	4770      	bx	lr
		return -EINVAL;
    adaa:	f06f 0015 	mvn.w	r0, #21
    adae:	4770      	bx	lr

0000adb0 <ring_buf_get>:

uint32_t ring_buf_get(struct ring_buf *buf, uint8_t *data, uint32_t size)
{
    adb0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    adb4:	4680      	mov	r8, r0
    adb6:	460d      	mov	r5, r1
    adb8:	4616      	mov	r6, r2
	uint8_t *src;
	uint32_t partial_size;
	uint32_t total_size = 0U;
    adba:	2700      	movs	r7, #0
	int err;

	do {
		partial_size = ring_buf_get_claim(buf, &src, size);
    adbc:	4632      	mov	r2, r6
    adbe:	4640      	mov	r0, r8
    adc0:	a901      	add	r1, sp, #4
    adc2:	f7ff ffc2 	bl	ad4a <ring_buf_get_claim>
    adc6:	4604      	mov	r4, r0
		if (data) {
    adc8:	b12d      	cbz	r5, add6 <ring_buf_get+0x26>
			memcpy(data, src, partial_size);
    adca:	4602      	mov	r2, r0
    adcc:	9901      	ldr	r1, [sp, #4]
    adce:	4628      	mov	r0, r5
    add0:	f000 fd27 	bl	b822 <memcpy>
			data += partial_size;
    add4:	4425      	add	r5, r4
		}
		total_size += partial_size;
		size -= partial_size;
	} while (size && partial_size);
    add6:	1b36      	subs	r6, r6, r4
		total_size += partial_size;
    add8:	4427      	add	r7, r4
	} while (size && partial_size);
    adda:	d001      	beq.n	ade0 <ring_buf_get+0x30>
    addc:	2c00      	cmp	r4, #0
    adde:	d1ed      	bne.n	adbc <ring_buf_get+0xc>

	err = ring_buf_get_finish(buf, total_size);
    ade0:	4639      	mov	r1, r7
    ade2:	4640      	mov	r0, r8
    ade4:	f7ff ffd0 	bl	ad88 <ring_buf_get_finish>
	__ASSERT_NO_MSG(err == 0);
	ARG_UNUSED(err);

	return total_size;
}
    ade8:	4638      	mov	r0, r7
    adea:	b002      	add	sp, #8
    adec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000adf0 <sys_reboot>:
#include <zephyr/sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    adf0:	b508      	push	{r3, lr}
	__asm__ volatile(
    adf2:	f04f 0220 	mov.w	r2, #32
    adf6:	f3ef 8311 	mrs	r3, BASEPRI
    adfa:	f382 8812 	msr	BASEPRI_MAX, r2
    adfe:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    ae02:	f7f9 f87b 	bl	3efc <sys_arch_reboot>
	arch_cpu_idle();
    ae06:	f7f8 fe25 	bl	3a54 <arch_cpu_idle>
    ae0a:	e7fc      	b.n	ae06 <sys_reboot+0x16>

0000ae0c <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    ae0c:	4770      	bx	lr

0000ae0e <usb_write>:
{
    ae0e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    ae12:	4606      	mov	r6, r0
    ae14:	460f      	mov	r7, r1
    ae16:	4690      	mov	r8, r2
    ae18:	4699      	mov	r9, r3
    ae1a:	2504      	movs	r5, #4
		ret = usb_dc_ep_write(ep, data, data_len, bytes_ret);
    ae1c:	464b      	mov	r3, r9
    ae1e:	4642      	mov	r2, r8
    ae20:	4639      	mov	r1, r7
    ae22:	4630      	mov	r0, r6
    ae24:	f7f9 ff4c 	bl	4cc0 <usb_dc_ep_write>
		if (ret == -EAGAIN) {
    ae28:	f110 0f0b 	cmn.w	r0, #11
		ret = usb_dc_ep_write(ep, data, data_len, bytes_ret);
    ae2c:	4604      	mov	r4, r0
		if (ret == -EAGAIN) {
    ae2e:	d103      	bne.n	ae38 <usb_write+0x2a>
	z_impl_k_yield();
    ae30:	f7fe fc70 	bl	9714 <z_impl_k_yield>
	} while (ret == -EAGAIN && tries--);
    ae34:	3d01      	subs	r5, #1
    ae36:	d1f1      	bne.n	ae1c <usb_write+0xe>
}
    ae38:	4620      	mov	r0, r4
    ae3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000ae3e <usb_get_dev_data_by_cfg>:
	return list->head;
    ae3e:	6800      	ldr	r0, [r0, #0]
struct usb_dev_data *usb_get_dev_data_by_cfg(sys_slist_t *list,
					     struct usb_cfg_data *cfg)
{
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    ae40:	b138      	cbz	r0, ae52 <usb_get_dev_data_by_cfg+0x14>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg_cur = dev->config;
    ae42:	f850 3c04 	ldr.w	r3, [r0, #-4]
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    ae46:	3804      	subs	r0, #4

		if (cfg_cur == cfg) {
    ae48:	685b      	ldr	r3, [r3, #4]
    ae4a:	428b      	cmp	r3, r1
    ae4c:	d001      	beq.n	ae52 <usb_get_dev_data_by_cfg+0x14>
	return node->next;
    ae4e:	6840      	ldr	r0, [r0, #4]
    ae50:	e7f6      	b.n	ae40 <usb_get_dev_data_by_cfg+0x2>
	}

	LOG_DBG("Device data not found for cfg %p", cfg);

	return NULL;
}
    ae52:	4770      	bx	lr

0000ae54 <usb_get_dev_data_by_iface>:
	return list->head;
    ae54:	6800      	ldr	r0, [r0, #0]
struct usb_dev_data *usb_get_dev_data_by_iface(sys_slist_t *list,
					       uint8_t iface_num)
{
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    ae56:	b148      	cbz	r0, ae6c <usb_get_dev_data_by_iface+0x18>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg = dev->config;
    ae58:	f850 3c04 	ldr.w	r3, [r0, #-4]
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    ae5c:	3804      	subs	r0, #4
		const struct usb_if_descriptor *if_desc =
    ae5e:	685b      	ldr	r3, [r3, #4]
						cfg->interface_descriptor;

		if (if_desc->bInterfaceNumber == iface_num) {
    ae60:	685b      	ldr	r3, [r3, #4]
    ae62:	789b      	ldrb	r3, [r3, #2]
    ae64:	428b      	cmp	r3, r1
    ae66:	d001      	beq.n	ae6c <usb_get_dev_data_by_iface+0x18>
	return node->next;
    ae68:	6840      	ldr	r0, [r0, #4]
    ae6a:	e7f4      	b.n	ae56 <usb_get_dev_data_by_iface+0x2>
	}

	LOG_DBG("Device data not found for iface number %u", iface_num);

	return NULL;
}
    ae6c:	4770      	bx	lr

0000ae6e <usb_get_dev_data_by_ep>:

struct usb_dev_data *usb_get_dev_data_by_ep(sys_slist_t *list, uint8_t ep)
{
    ae6e:	b530      	push	{r4, r5, lr}
	return list->head;
    ae70:	6800      	ldr	r0, [r0, #0]
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    ae72:	b188      	cbz	r0, ae98 <usb_get_dev_data_by_ep+0x2a>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg = dev->config;
    ae74:	f850 3c04 	ldr.w	r3, [r0, #-4]
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    ae78:	3804      	subs	r0, #4
		const struct usb_cfg_data *cfg = dev->config;
    ae7a:	685b      	ldr	r3, [r3, #4]
		const struct usb_ep_cfg_data *ep_data = cfg->endpoint;
    ae7c:	6a1a      	ldr	r2, [r3, #32]

		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    ae7e:	7f1d      	ldrb	r5, [r3, #28]
    ae80:	2300      	movs	r3, #0
			if (ep_data[i].ep_addr == ep) {
    ae82:	3a04      	subs	r2, #4
		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    ae84:	b2dc      	uxtb	r4, r3
    ae86:	42a5      	cmp	r5, r4
    ae88:	d801      	bhi.n	ae8e <usb_get_dev_data_by_ep+0x20>
	return node->next;
    ae8a:	6840      	ldr	r0, [r0, #4]
    ae8c:	e7f1      	b.n	ae72 <usb_get_dev_data_by_ep+0x4>
			if (ep_data[i].ep_addr == ep) {
    ae8e:	3301      	adds	r3, #1
    ae90:	f812 4033 	ldrb.w	r4, [r2, r3, lsl #3]
    ae94:	428c      	cmp	r4, r1
    ae96:	d1f5      	bne.n	ae84 <usb_get_dev_data_by_ep+0x16>
	}

	LOG_DBG("Device data not found for ep %u", ep);

	return NULL;
}
    ae98:	bd30      	pop	{r4, r5, pc}

0000ae9a <usb_transfer_is_busy>:
{
    ae9a:	b508      	push	{r3, lr}
	struct usb_transfer_data *trans = usb_ep_get_transfer(ep);
    ae9c:	f7f7 fbba 	bl	2614 <usb_ep_get_transfer>
	if (trans && trans->status == -EBUSY) {
    aea0:	b128      	cbz	r0, aeae <usb_transfer_is_busy+0x14>
    aea2:	6840      	ldr	r0, [r0, #4]
    aea4:	f110 0f10 	cmn.w	r0, #16
    aea8:	bf14      	ite	ne
    aeaa:	2000      	movne	r0, #0
    aeac:	2001      	moveq	r0, #1
}
    aeae:	bd08      	pop	{r3, pc}

0000aeb0 <cdc_interface_config>:
	desc->if1.bInterfaceNumber = bInterfaceNumber + 1;
    aeb0:	1c4b      	adds	r3, r1, #1
    aeb2:	b2db      	uxtb	r3, r3
	desc->if0.bInterfaceNumber = bInterfaceNumber;
    aeb4:	7081      	strb	r1, [r0, #2]
	desc->if0_union.bControlInterface = bInterfaceNumber;
    aeb6:	7681      	strb	r1, [r0, #26]
	desc->if1.bInterfaceNumber = bInterfaceNumber + 1;
    aeb8:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
	desc->if0_union.bSubordinateInterface0 = bInterfaceNumber + 1;
    aebc:	76c3      	strb	r3, [r0, #27]
	desc->iad_cdc.bFirstInterface = bInterfaceNumber;
    aebe:	f800 1c06 	strb.w	r1, [r0, #-6]
}
    aec2:	4770      	bx	lr

0000aec4 <cdc_acm_irq_callback_work_handler>:
	dev_data->cb(dev_data->common.dev, dev_data->cb_data);
    aec4:	e950 3102 	ldrd	r3, r1, [r0, #-8]
    aec8:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
    aeca:	4718      	bx	r3

0000aecc <cdc_acm_irq_tx_disable>:
	dev_data->tx_irq_ena = false;
    aecc:	2200      	movs	r2, #0
    aece:	6903      	ldr	r3, [r0, #16]
    aed0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
}
    aed4:	4770      	bx	lr

0000aed6 <cdc_acm_irq_tx_ready>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    aed6:	6903      	ldr	r3, [r0, #16]
	if (dev_data->tx_irq_ena && dev_data->tx_ready) {
    aed8:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
    aedc:	b108      	cbz	r0, aee2 <cdc_acm_irq_tx_ready+0xc>
		return 1;
    aede:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
}
    aee2:	4770      	bx	lr

0000aee4 <cdc_acm_irq_rx_disable>:
	dev_data->rx_irq_ena = false;
    aee4:	2200      	movs	r2, #0
    aee6:	6903      	ldr	r3, [r0, #16]
    aee8:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
}
    aeec:	4770      	bx	lr

0000aeee <cdc_acm_irq_rx_ready>:
	if (dev_data->rx_ready) {
    aeee:	6903      	ldr	r3, [r0, #16]
}
    aef0:	f893 0029 	ldrb.w	r0, [r3, #41]	; 0x29
    aef4:	4770      	bx	lr

0000aef6 <cdc_acm_irq_is_pending>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    aef6:	6903      	ldr	r3, [r0, #16]
	if (dev_data->tx_ready && dev_data->tx_irq_ena) {
    aef8:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    aefc:	b112      	cbz	r2, af04 <cdc_acm_irq_is_pending+0xe>
    aefe:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
    af02:	b92a      	cbnz	r2, af10 <cdc_acm_irq_is_pending+0x1a>
	} else if (dev_data->rx_ready && dev_data->rx_irq_ena) {
    af04:	f893 0029 	ldrb.w	r0, [r3, #41]	; 0x29
    af08:	b118      	cbz	r0, af12 <cdc_acm_irq_is_pending+0x1c>
		return 0;
    af0a:	f893 002b 	ldrb.w	r0, [r3, #43]	; 0x2b
    af0e:	4770      	bx	lr
		return 1;
    af10:	2001      	movs	r0, #1
}
    af12:	4770      	bx	lr

0000af14 <cdc_acm_irq_update>:
}
    af14:	2001      	movs	r0, #1
    af16:	4770      	bx	lr

0000af18 <cdc_acm_irq_callback_set>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    af18:	6903      	ldr	r3, [r0, #16]
	dev_data->cb_data = cb_data;
    af1a:	e9c3 1200 	strd	r1, r2, [r3]
}
    af1e:	4770      	bx	lr

0000af20 <cdc_acm_line_ctrl_get>:
	switch (ctrl) {
    af20:	2902      	cmp	r1, #2
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    af22:	6903      	ldr	r3, [r0, #16]
	switch (ctrl) {
    af24:	d007      	beq.n	af36 <cdc_acm_line_ctrl_get+0x16>
    af26:	2904      	cmp	r1, #4
    af28:	d00a      	beq.n	af40 <cdc_acm_line_ctrl_get+0x20>
    af2a:	2901      	cmp	r1, #1
    af2c:	d10d      	bne.n	af4a <cdc_acm_line_ctrl_get+0x2a>
		*val = sys_le32_to_cpu(dev_data->line_coding.dwDTERate);
    af2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
		return 0;
    af30:	2000      	movs	r0, #0
		*val = (dev_data->line_state &
    af32:	6013      	str	r3, [r2, #0]
		return 0;
    af34:	4770      	bx	lr
			SET_CONTROL_LINE_STATE_RTS) ? 1 : 0;
    af36:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
    af3a:	f3c3 0340 	ubfx	r3, r3, #1, #1
    af3e:	e7f7      	b.n	af30 <cdc_acm_line_ctrl_get+0x10>
			SET_CONTROL_LINE_STATE_DTR) ? 1 : 0;
    af40:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
    af44:	f003 0301 	and.w	r3, r3, #1
    af48:	e7f2      	b.n	af30 <cdc_acm_line_ctrl_get+0x10>
	switch (ctrl) {
    af4a:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    af4e:	4770      	bx	lr

0000af50 <cdc_acm_configure>:
}
    af50:	2000      	movs	r0, #0
    af52:	4770      	bx	lr

0000af54 <cdc_acm_config_get>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    af54:	6903      	ldr	r3, [r0, #16]
	cfg->baudrate = sys_le32_to_cpu(dev_data->line_coding.dwDTERate);
    af56:	6f5a      	ldr	r2, [r3, #116]	; 0x74
    af58:	600a      	str	r2, [r1, #0]
	switch (dev_data->line_coding.bCharFormat) {
    af5a:	f893 2078 	ldrb.w	r2, [r3, #120]	; 0x78
    af5e:	b11a      	cbz	r2, af68 <cdc_acm_config_get+0x14>
    af60:	2a01      	cmp	r2, #1
    af62:	d00c      	beq.n	af7e <cdc_acm_config_get+0x2a>
		cfg->stop_bits = UART_CFG_STOP_BITS_2;
    af64:	2203      	movs	r2, #3
    af66:	e000      	b.n	af6a <cdc_acm_config_get+0x16>
		cfg->stop_bits = UART_CFG_STOP_BITS_1;
    af68:	2201      	movs	r2, #1
		cfg->stop_bits = UART_CFG_STOP_BITS_2;
    af6a:	714a      	strb	r2, [r1, #5]
	switch (dev_data->line_coding.bParityType) {
    af6c:	f893 2079 	ldrb.w	r2, [r3, #121]	; 0x79
    af70:	3a01      	subs	r2, #1
    af72:	2a03      	cmp	r2, #3
    af74:	d805      	bhi.n	af82 <cdc_acm_config_get+0x2e>
    af76:	e8df f002 	tbb	[pc, r2]
    af7a:	1513      	.short	0x1513
    af7c:	1917      	.short	0x1917
		cfg->stop_bits = UART_CFG_STOP_BITS_1_5;
    af7e:	2202      	movs	r2, #2
    af80:	e7f3      	b.n	af6a <cdc_acm_config_get+0x16>
		cfg->parity = UART_CFG_PARITY_NONE;
    af82:	2200      	movs	r2, #0
		cfg->parity = UART_CFG_PARITY_SPACE;
    af84:	710a      	strb	r2, [r1, #4]
	switch (dev_data->line_coding.bDataBits) {
    af86:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
    af8a:	2b06      	cmp	r3, #6
    af8c:	d010      	beq.n	afb0 <cdc_acm_config_get+0x5c>
    af8e:	2b07      	cmp	r3, #7
    af90:	d010      	beq.n	afb4 <cdc_acm_config_get+0x60>
    af92:	2b05      	cmp	r3, #5
    af94:	d110      	bne.n	afb8 <cdc_acm_config_get+0x64>
		cfg->data_bits = UART_CFG_DATA_BITS_5;
    af96:	2300      	movs	r3, #0
	cfg->flow_ctrl = UART_CFG_FLOW_CTRL_NONE;
    af98:	2000      	movs	r0, #0
		cfg->data_bits = UART_CFG_DATA_BITS_8;
    af9a:	718b      	strb	r3, [r1, #6]
	cfg->flow_ctrl = UART_CFG_FLOW_CTRL_NONE;
    af9c:	71c8      	strb	r0, [r1, #7]
}
    af9e:	4770      	bx	lr
		cfg->parity = UART_CFG_PARITY_ODD;
    afa0:	2201      	movs	r2, #1
    afa2:	e7ef      	b.n	af84 <cdc_acm_config_get+0x30>
		cfg->parity = UART_CFG_PARITY_EVEN;
    afa4:	2202      	movs	r2, #2
    afa6:	e7ed      	b.n	af84 <cdc_acm_config_get+0x30>
		cfg->parity = UART_CFG_PARITY_MARK;
    afa8:	2203      	movs	r2, #3
    afaa:	e7eb      	b.n	af84 <cdc_acm_config_get+0x30>
		cfg->parity = UART_CFG_PARITY_SPACE;
    afac:	2204      	movs	r2, #4
    afae:	e7e9      	b.n	af84 <cdc_acm_config_get+0x30>
		cfg->data_bits = UART_CFG_DATA_BITS_6;
    afb0:	2301      	movs	r3, #1
    afb2:	e7f1      	b.n	af98 <cdc_acm_config_get+0x44>
		cfg->data_bits = UART_CFG_DATA_BITS_7;
    afb4:	2302      	movs	r3, #2
    afb6:	e7ef      	b.n	af98 <cdc_acm_config_get+0x44>
		cfg->data_bits = UART_CFG_DATA_BITS_8;
    afb8:	2303      	movs	r3, #3
    afba:	e7ed      	b.n	af98 <cdc_acm_config_get+0x44>

0000afbc <cdc_acm_line_ctrl_set>:
	switch (ctrl) {
    afbc:	2940      	cmp	r1, #64	; 0x40
{
    afbe:	b508      	push	{r3, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    afc0:	6903      	ldr	r3, [r0, #16]
	switch (ctrl) {
    afc2:	d042      	beq.n	b04a <cdc_acm_line_ctrl_set+0x8e>
    afc4:	d813      	bhi.n	afee <cdc_acm_line_ctrl_set+0x32>
    afc6:	2910      	cmp	r1, #16
    afc8:	d032      	beq.n	b030 <cdc_acm_line_ctrl_set+0x74>
    afca:	d806      	bhi.n	afda <cdc_acm_line_ctrl_set+0x1e>
    afcc:	2901      	cmp	r1, #1
    afce:	d01e      	beq.n	b00e <cdc_acm_line_ctrl_set+0x52>
    afd0:	2908      	cmp	r1, #8
    afd2:	d01f      	beq.n	b014 <cdc_acm_line_ctrl_set+0x58>
    afd4:	f06f 0012 	mvn.w	r0, #18
}
    afd8:	bd08      	pop	{r3, pc}
	switch (ctrl) {
    afda:	2920      	cmp	r1, #32
    afdc:	d1fa      	bne.n	afd4 <cdc_acm_line_ctrl_set+0x18>
		dev_data->serial_state &= ~SERIAL_STATE_BREAK;
    afde:	f893 107c 	ldrb.w	r1, [r3, #124]	; 0x7c
    afe2:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
		if (val) {
    afe6:	b342      	cbz	r2, b03a <cdc_acm_line_ctrl_set+0x7e>
			dev_data->serial_state |= SERIAL_STATE_BREAK;
    afe8:	f041 0104 	orr.w	r1, r1, #4
    afec:	e025      	b.n	b03a <cdc_acm_line_ctrl_set+0x7e>
	switch (ctrl) {
    afee:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    aff2:	d033      	beq.n	b05c <cdc_acm_line_ctrl_set+0xa0>
    aff4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    aff8:	d039      	beq.n	b06e <cdc_acm_line_ctrl_set+0xb2>
    affa:	2980      	cmp	r1, #128	; 0x80
    affc:	d1ea      	bne.n	afd4 <cdc_acm_line_ctrl_set+0x18>
		dev_data->serial_state &= ~SERIAL_STATE_FRAMING;
    affe:	f893 107c 	ldrb.w	r1, [r3, #124]	; 0x7c
    b002:	f001 01ef 	and.w	r1, r1, #239	; 0xef
		if (val) {
    b006:	b1c2      	cbz	r2, b03a <cdc_acm_line_ctrl_set+0x7e>
			dev_data->serial_state |= SERIAL_STATE_FRAMING;
    b008:	f041 0110 	orr.w	r1, r1, #16
    b00c:	e015      	b.n	b03a <cdc_acm_line_ctrl_set+0x7e>
	dev_data->line_coding.dwDTERate = sys_cpu_to_le32(baudrate);
    b00e:	675a      	str	r2, [r3, #116]	; 0x74
		return 0;
    b010:	2000      	movs	r0, #0
    b012:	e7e1      	b.n	afd8 <cdc_acm_line_ctrl_set+0x1c>
		dev_data->serial_state &= ~SERIAL_STATE_RX_CARRIER;
    b014:	f893 107c 	ldrb.w	r1, [r3, #124]	; 0x7c
    b018:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
		if (val) {
    b01c:	b92a      	cbnz	r2, b02a <cdc_acm_line_ctrl_set+0x6e>
			dev_data->serial_state |= SERIAL_STATE_RX_CARRIER;
    b01e:	f883 107c 	strb.w	r1, [r3, #124]	; 0x7c
		cdc_acm_send_notification(dev, SERIAL_STATE_RX_CARRIER);
    b022:	2101      	movs	r1, #1
		cdc_acm_send_notification(dev, dev_data->serial_state);
    b024:	f7f7 fdbc 	bl	2ba0 <cdc_acm_send_notification.isra.0>
    b028:	e7f2      	b.n	b010 <cdc_acm_line_ctrl_set+0x54>
			dev_data->serial_state |= SERIAL_STATE_RX_CARRIER;
    b02a:	f041 0101 	orr.w	r1, r1, #1
    b02e:	e7f6      	b.n	b01e <cdc_acm_line_ctrl_set+0x62>
		dev_data->serial_state &= ~SERIAL_STATE_TX_CARRIER;
    b030:	f893 107c 	ldrb.w	r1, [r3, #124]	; 0x7c
    b034:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
		if (val) {
    b038:	b922      	cbnz	r2, b044 <cdc_acm_line_ctrl_set+0x88>
			dev_data->serial_state |= SERIAL_STATE_OVER_RUN;
    b03a:	f883 107c 	strb.w	r1, [r3, #124]	; 0x7c
		cdc_acm_send_notification(dev, dev_data->serial_state);
    b03e:	f893 107c 	ldrb.w	r1, [r3, #124]	; 0x7c
    b042:	e7ef      	b.n	b024 <cdc_acm_line_ctrl_set+0x68>
			dev_data->serial_state |= SERIAL_STATE_TX_CARRIER;
    b044:	f041 0102 	orr.w	r1, r1, #2
    b048:	e7f7      	b.n	b03a <cdc_acm_line_ctrl_set+0x7e>
		dev_data->serial_state &= ~SERIAL_STATE_RING_SIGNAL;
    b04a:	f893 107c 	ldrb.w	r1, [r3, #124]	; 0x7c
    b04e:	f001 01f7 	and.w	r1, r1, #247	; 0xf7
		if (val) {
    b052:	2a00      	cmp	r2, #0
    b054:	d0f1      	beq.n	b03a <cdc_acm_line_ctrl_set+0x7e>
			dev_data->serial_state |= SERIAL_STATE_RING_SIGNAL;
    b056:	f041 0108 	orr.w	r1, r1, #8
    b05a:	e7ee      	b.n	b03a <cdc_acm_line_ctrl_set+0x7e>
		dev_data->serial_state &= ~SERIAL_STATE_PARITY;
    b05c:	f893 107c 	ldrb.w	r1, [r3, #124]	; 0x7c
    b060:	f001 01df 	and.w	r1, r1, #223	; 0xdf
		if (val) {
    b064:	2a00      	cmp	r2, #0
    b066:	d0e8      	beq.n	b03a <cdc_acm_line_ctrl_set+0x7e>
			dev_data->serial_state |= SERIAL_STATE_PARITY;
    b068:	f041 0120 	orr.w	r1, r1, #32
    b06c:	e7e5      	b.n	b03a <cdc_acm_line_ctrl_set+0x7e>
		dev_data->serial_state &= ~SERIAL_STATE_OVER_RUN;
    b06e:	f893 107c 	ldrb.w	r1, [r3, #124]	; 0x7c
    b072:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
		if (val) {
    b076:	2a00      	cmp	r2, #0
    b078:	d0df      	beq.n	b03a <cdc_acm_line_ctrl_set+0x7e>
			dev_data->serial_state |= SERIAL_STATE_OVER_RUN;
    b07a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    b07e:	e7dc      	b.n	b03a <cdc_acm_line_ctrl_set+0x7e>

0000b080 <cdc_acm_fifo_read>:
{
    b080:	b570      	push	{r4, r5, r6, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
    b082:	6904      	ldr	r4, [r0, #16]
{
    b084:	4605      	mov	r5, r0
	len = ring_buf_get(dev_data->rx_ringbuf, rx_data, size);
    b086:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    b088:	f7ff fe92 	bl	adb0 <ring_buf_get>
	if (ring_buf_is_empty(dev_data->rx_ringbuf)) {
    b08c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	len = ring_buf_get(dev_data->rx_ringbuf, rx_data, size);
    b08e:	4606      	mov	r6, r0
	if (ring_buf_is_empty(dev_data->rx_ringbuf)) {
    b090:	689a      	ldr	r2, [r3, #8]
    b092:	6919      	ldr	r1, [r3, #16]
    b094:	4291      	cmp	r1, r2
		dev_data->rx_ready = false;
    b096:	bf04      	itt	eq
    b098:	2200      	moveq	r2, #0
    b09a:	f884 2029 	strbeq.w	r2, [r4, #41]	; 0x29
	if (dev_data->rx_paused == true) {
    b09e:	f894 2080 	ldrb.w	r2, [r4, #128]	; 0x80
    b0a2:	b1aa      	cbz	r2, b0d0 <cdc_acm_fifo_read+0x50>
	return buf->size - (buf->put_head - buf->get_tail);
    b0a4:	685a      	ldr	r2, [r3, #4]
    b0a6:	6959      	ldr	r1, [r3, #20]
    b0a8:	69db      	ldr	r3, [r3, #28]
    b0aa:	1a52      	subs	r2, r2, r1
    b0ac:	1a9b      	subs	r3, r3, r2
		if (ring_buf_space_get(dev_data->rx_ringbuf) >= CDC_ACM_BUFFER_SIZE) {
    b0ae:	2b3f      	cmp	r3, #63	; 0x3f
    b0b0:	d90e      	bls.n	b0d0 <cdc_acm_fifo_read+0x50>
			if (dev_data->configured && !dev_data->suspended) {
    b0b2:	f894 307e 	ldrb.w	r3, [r4, #126]	; 0x7e
    b0b6:	b143      	cbz	r3, b0ca <cdc_acm_fifo_read+0x4a>
    b0b8:	f894 107f 	ldrb.w	r1, [r4, #127]	; 0x7f
    b0bc:	b929      	cbnz	r1, b0ca <cdc_acm_fifo_read+0x4a>
				cdc_acm_read_cb(cfg->endpoint[ACM_OUT_EP_IDX].ep_addr, 0, dev_data);
    b0be:	686b      	ldr	r3, [r5, #4]
    b0c0:	4622      	mov	r2, r4
    b0c2:	6a1b      	ldr	r3, [r3, #32]
    b0c4:	7b18      	ldrb	r0, [r3, #12]
    b0c6:	f7f7 fd95 	bl	2bf4 <cdc_acm_read_cb>
			dev_data->rx_paused = false;
    b0ca:	2300      	movs	r3, #0
    b0cc:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
    b0d0:	4630      	mov	r0, r6
    b0d2:	bd70      	pop	{r4, r5, r6, pc}

0000b0d4 <cdc_acm_poll_in>:
	int ret = cdc_acm_fifo_read(dev, c, 1);
    b0d4:	2201      	movs	r2, #1
{
    b0d6:	b508      	push	{r3, lr}
	int ret = cdc_acm_fifo_read(dev, c, 1);
    b0d8:	f7ff ffd2 	bl	b080 <cdc_acm_fifo_read>
}
    b0dc:	3801      	subs	r0, #1
    b0de:	bf18      	it	ne
    b0e0:	f04f 30ff 	movne.w	r0, #4294967295
    b0e4:	bd08      	pop	{r3, pc}

0000b0e6 <flash_area_close>:

void flash_area_close(const struct flash_area *fa)
{
	/* nothing to do for now */
}
    b0e6:	4770      	bx	lr

0000b0e8 <flash_area_read>:


static inline bool is_in_flash_area_bounds(const struct flash_area *fa,
					   off_t off, size_t len)
{
	return (off >= 0) && ((off + len) <= fa->fa_size);
    b0e8:	2900      	cmp	r1, #0

int flash_area_read(const struct flash_area *fa, off_t off, void *dst,
		    size_t len)
{
    b0ea:	b430      	push	{r4, r5}
    b0ec:	4604      	mov	r4, r0
    b0ee:	4618      	mov	r0, r3
    b0f0:	db0b      	blt.n	b10a <flash_area_read+0x22>
    b0f2:	68a5      	ldr	r5, [r4, #8]
    b0f4:	4408      	add	r0, r1
    b0f6:	42a8      	cmp	r0, r5
    b0f8:	d807      	bhi.n	b10a <flash_area_read+0x22>
	if (!is_in_flash_area_bounds(fa, off, len)) {
		return -EINVAL;
	}

	return flash_read(fa->fa_dev, fa->fa_off + off, dst, len);
    b0fa:	68e0      	ldr	r0, [r4, #12]
    b0fc:	6864      	ldr	r4, [r4, #4]
    b0fe:	4421      	add	r1, r4
				    size_t len)
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;

	return api->read(dev, offset, data, len);
    b100:	6884      	ldr	r4, [r0, #8]
    b102:	6824      	ldr	r4, [r4, #0]
    b104:	46a4      	mov	ip, r4
}
    b106:	bc30      	pop	{r4, r5}
    b108:	4760      	bx	ip
    b10a:	f06f 0015 	mvn.w	r0, #21
    b10e:	bc30      	pop	{r4, r5}
    b110:	4770      	bx	lr

0000b112 <flash_area_write>:
    b112:	2900      	cmp	r1, #0

int flash_area_write(const struct flash_area *fa, off_t off, const void *src,
		     size_t len)
{
    b114:	b430      	push	{r4, r5}
    b116:	4604      	mov	r4, r0
    b118:	4618      	mov	r0, r3
    b11a:	db0b      	blt.n	b134 <flash_area_write+0x22>
    b11c:	68a5      	ldr	r5, [r4, #8]
    b11e:	4408      	add	r0, r1
    b120:	42a8      	cmp	r0, r5
    b122:	d807      	bhi.n	b134 <flash_area_write+0x22>
	if (!is_in_flash_area_bounds(fa, off, len)) {
		return -EINVAL;
	}

	return flash_write(fa->fa_dev, fa->fa_off + off, (void *)src, len);
    b124:	68e0      	ldr	r0, [r4, #12]
    b126:	6864      	ldr	r4, [r4, #4]
    b128:	4421      	add	r1, r4
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;
	int rc;

	rc = api->write(dev, offset, data, len);
    b12a:	6884      	ldr	r4, [r0, #8]
    b12c:	6864      	ldr	r4, [r4, #4]
    b12e:	46a4      	mov	ip, r4
}
    b130:	bc30      	pop	{r4, r5}
    b132:	4760      	bx	ip
    b134:	f06f 0015 	mvn.w	r0, #21
    b138:	bc30      	pop	{r4, r5}
    b13a:	4770      	bx	lr

0000b13c <flash_area_erase>:
    b13c:	2900      	cmp	r1, #0

int flash_area_erase(const struct flash_area *fa, off_t off, size_t len)
{
    b13e:	4603      	mov	r3, r0
    b140:	b410      	push	{r4}
    b142:	4610      	mov	r0, r2
    b144:	db0a      	blt.n	b15c <flash_area_erase+0x20>
    b146:	689c      	ldr	r4, [r3, #8]
    b148:	4408      	add	r0, r1
    b14a:	42a0      	cmp	r0, r4
    b14c:	d806      	bhi.n	b15c <flash_area_erase+0x20>
	if (!is_in_flash_area_bounds(fa, off, len)) {
		return -EINVAL;
	}

	return flash_erase(fa->fa_dev, fa->fa_off + off, len);
    b14e:	68d8      	ldr	r0, [r3, #12]
    b150:	685b      	ldr	r3, [r3, #4]
    b152:	4419      	add	r1, r3
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;
	int rc;

	rc = api->erase(dev, offset, size);
    b154:	6883      	ldr	r3, [r0, #8]
}
    b156:	bc10      	pop	{r4}
    b158:	689b      	ldr	r3, [r3, #8]
    b15a:	4718      	bx	r3
    b15c:	f06f 0015 	mvn.w	r0, #21
    b160:	bc10      	pop	{r4}
    b162:	4770      	bx	lr

0000b164 <flash_area_align>:

uint32_t flash_area_align(const struct flash_area *fa)
{
    b164:	b508      	push	{r3, lr}
	return flash_get_write_block_size(fa->fa_dev);
    b166:	68c0      	ldr	r0, [r0, #12]
static inline size_t z_impl_flash_get_write_block_size(const struct device *dev)
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;

	return api->get_parameters(dev)->write_block_size;
    b168:	6883      	ldr	r3, [r0, #8]
    b16a:	68db      	ldr	r3, [r3, #12]
    b16c:	4798      	blx	r3
}
    b16e:	6800      	ldr	r0, [r0, #0]
    b170:	bd08      	pop	{r3, pc}

0000b172 <flash_area_erased_val>:
{
	return fa->fa_dev;
}

uint8_t flash_area_erased_val(const struct flash_area *fa)
{
    b172:	b508      	push	{r3, lr}
	const struct flash_parameters *param;

	param = flash_get_parameters(fa->fa_dev);
    b174:	68c0      	ldr	r0, [r0, #12]
static inline const struct flash_parameters *z_impl_flash_get_parameters(const struct device *dev)
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;

	return api->get_parameters(dev);
    b176:	6883      	ldr	r3, [r0, #8]
    b178:	68db      	ldr	r3, [r3, #12]
    b17a:	4798      	blx	r3

	return param->erase_value;
}
    b17c:	7900      	ldrb	r0, [r0, #4]
    b17e:	bd08      	pop	{r3, pc}

0000b180 <get_sectors_cb>:
{
    b180:	b570      	push	{r4, r5, r6, lr}
	if (info->start_offset < data->area_off) {
    b182:	6802      	ldr	r2, [r0, #0]
    b184:	684c      	ldr	r4, [r1, #4]
    b186:	42a2      	cmp	r2, r4
    b188:	d316      	bcc.n	b1b8 <get_sectors_cb+0x38>
	} else if (info->start_offset >= data->area_off + data->area_len) {
    b18a:	688b      	ldr	r3, [r1, #8]
    b18c:	4423      	add	r3, r4
    b18e:	429a      	cmp	r2, r3
    b190:	d206      	bcs.n	b1a0 <get_sectors_cb+0x20>
	} else if (data->ret_idx >= data->ret_len) {
    b192:	e9d1 3504 	ldrd	r3, r5, [r1, #16]
    b196:	42ab      	cmp	r3, r5
    b198:	d304      	bcc.n	b1a4 <get_sectors_cb+0x24>
		data->status = -ENOMEM;
    b19a:	f06f 030b 	mvn.w	r3, #11
    b19e:	618b      	str	r3, [r1, #24]
		*bail_value = false;
    b1a0:	2000      	movs	r0, #0
    b1a2:	e00a      	b.n	b1ba <get_sectors_cb+0x3a>
	ret[data->ret_idx].fs_off = info->start_offset - data->area_off;
    b1a4:	68cd      	ldr	r5, [r1, #12]
    b1a6:	1b12      	subs	r2, r2, r4
    b1a8:	f845 2033 	str.w	r2, [r5, r3, lsl #3]
	ret[data->ret_idx].fs_size = info->size;
    b1ac:	6842      	ldr	r2, [r0, #4]
	ret[data->ret_idx].fs_off = info->start_offset - data->area_off;
    b1ae:	eb05 06c3 	add.w	r6, r5, r3, lsl #3
	data->ret_idx++;
    b1b2:	3301      	adds	r3, #1
	ret[data->ret_idx].fs_size = info->size;
    b1b4:	6072      	str	r2, [r6, #4]
	data->ret_idx++;
    b1b6:	610b      	str	r3, [r1, #16]
		*bail_value = true;
    b1b8:	2001      	movs	r0, #1
}
    b1ba:	bd70      	pop	{r4, r5, r6, pc}

0000b1bc <abort_function>:
	sys_reboot(SYS_REBOOT_WARM);
    b1bc:	2000      	movs	r0, #0
{
    b1be:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    b1c0:	f7ff fe16 	bl	adf0 <sys_reboot>

0000b1c4 <console_write>:
{
    b1c4:	b570      	push	{r4, r5, r6, lr}
    b1c6:	4606      	mov	r6, r0
    b1c8:	460d      	mov	r5, r1
	for (i = 0; i < cnt; i++) {
    b1ca:	2400      	movs	r4, #0
    b1cc:	42ac      	cmp	r4, r5
    b1ce:	db00      	blt.n	b1d2 <console_write+0xe>
}
    b1d0:	bd70      	pop	{r4, r5, r6, pc}
		if (console_out((int)str[i]) == EOF) {
    b1d2:	5d30      	ldrb	r0, [r6, r4]
    b1d4:	f7f7 ff32 	bl	303c <console_out>
    b1d8:	3001      	adds	r0, #1
    b1da:	d0f9      	beq.n	b1d0 <console_write+0xc>
	for (i = 0; i < cnt; i++) {
    b1dc:	3401      	adds	r4, #1
    b1de:	e7f5      	b.n	b1cc <console_write+0x8>

0000b1e0 <erase_range>:
{
    b1e0:	b573      	push	{r0, r1, r4, r5, r6, lr}
    b1e2:	4606      	mov	r6, r0
    if (end >= flash_area_get_size(fap)) {
    b1e4:	68b3      	ldr	r3, [r6, #8]
{
    b1e6:	460c      	mov	r4, r1
    if (end >= flash_area_get_size(fap)) {
    b1e8:	429a      	cmp	r2, r3
{
    b1ea:	4610      	mov	r0, r2
    if (end >= flash_area_get_size(fap)) {
    b1ec:	d205      	bcs.n	b1fa <erase_range+0x1a>
    if (end < start) {
    b1ee:	428a      	cmp	r2, r1
    b1f0:	db11      	blt.n	b216 <erase_range+0x36>
    if (flash_area_sector_from_off(end, &sect)) {
    b1f2:	4669      	mov	r1, sp
    b1f4:	f7f5 f9ac 	bl	550 <flash_area_sector_from_off>
    b1f8:	b110      	cbz	r0, b200 <erase_range+0x20>
        return -EINVAL;
    b1fa:	f06f 0415 	mvn.w	r4, #21
    b1fe:	e00a      	b.n	b216 <erase_range+0x36>
    size = flash_sector_get_off(&sect) + flash_sector_get_size(&sect) - start;
    b200:	e9dd 5300 	ldrd	r5, r3, [sp]
    b204:	441d      	add	r5, r3
    rc = flash_area_erase(fap, start, size);
    b206:	4621      	mov	r1, r4
    b208:	4630      	mov	r0, r6
    b20a:	1b2a      	subs	r2, r5, r4
    b20c:	f7ff ff96 	bl	b13c <flash_area_erase>
    if (rc != 0) {
    b210:	2800      	cmp	r0, #0
    b212:	d1f2      	bne.n	b1fa <erase_range+0x1a>
    return start + size;
    b214:	462c      	mov	r4, r5
}
    b216:	4620      	mov	r0, r4
    b218:	b002      	add	sp, #8
    b21a:	bd70      	pop	{r4, r5, r6, pc}

0000b21c <initial_checks>:
} while(0)

static bool initial_checks(zcbor_state_t *state)
{
	ZCBOR_CHECK_ERROR();
	ZCBOR_CHECK_PAYLOAD();
    b21c:	6802      	ldr	r2, [r0, #0]
    b21e:	68c3      	ldr	r3, [r0, #12]
    b220:	429a      	cmp	r2, r3
    b222:	bf21      	itttt	cs
    b224:	2208      	movcs	r2, #8
    b226:	6943      	ldrcs	r3, [r0, #20]
    b228:	2000      	movcs	r0, #0
    b22a:	60da      	strcs	r2, [r3, #12]
	return true;
    b22c:	bf38      	it	cc
    b22e:	2001      	movcc	r0, #1
}
    b230:	4770      	bx	lr

0000b232 <list_map_end_decode>:

static bool list_map_end_decode(zcbor_state_t *state)
{
	uint_fast32_t max_elem_count = 0;

	if (state->indefinite_length_array) {
    b232:	7c02      	ldrb	r2, [r0, #16]
{
    b234:	b510      	push	{r4, lr}
    b236:	4604      	mov	r4, r0
	if (state->indefinite_length_array) {
    b238:	b18a      	cbz	r2, b25e <list_map_end_decode+0x2c>
	INITIAL_CHECKS();
    b23a:	f7ff ffef 	bl	b21c <initial_checks>
    b23e:	b130      	cbz	r0, b24e <list_map_end_decode+0x1c>
	ZCBOR_ERR_IF(*state->payload != 0xFF, ZCBOR_ERR_WRONG_TYPE);
    b240:	6823      	ldr	r3, [r4, #0]
    b242:	781a      	ldrb	r2, [r3, #0]
    b244:	2aff      	cmp	r2, #255	; 0xff
    b246:	d004      	beq.n	b252 <list_map_end_decode+0x20>
    b248:	220a      	movs	r2, #10
    b24a:	6963      	ldr	r3, [r4, #20]
    b24c:	60da      	str	r2, [r3, #12]
			max_elem_count)) {
		ZCBOR_FAIL();
	}

	return true;
}
    b24e:	2000      	movs	r0, #0
    b250:	bd10      	pop	{r4, pc}
	state->payload++;
    b252:	3301      	adds	r3, #1
    b254:	6023      	str	r3, [r4, #0]
		state->indefinite_length_array = false;
    b256:	2300      	movs	r3, #0
		max_elem_count = ZCBOR_MAX_ELEM_COUNT;
    b258:	f04f 32ff 	mov.w	r2, #4294967295
		state->indefinite_length_array = false;
    b25c:	7423      	strb	r3, [r4, #16]
	if (!zcbor_process_backup(state,
    b25e:	4620      	mov	r0, r4
}
    b260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (!zcbor_process_backup(state,
    b264:	2107      	movs	r1, #7
    b266:	f000 ba12 	b.w	b68e <zcbor_process_backup>

0000b26a <type_check>:
{
    b26a:	b510      	push	{r4, lr}
    b26c:	4604      	mov	r4, r0
	if (!initial_checks(state)) {
    b26e:	f7ff ffd5 	bl	b21c <initial_checks>
    b272:	b140      	cbz	r0, b286 <type_check+0x1c>
	zcbor_major_type_t major_type = MAJOR_TYPE(*state->payload);
    b274:	6823      	ldr	r3, [r4, #0]
    b276:	781b      	ldrb	r3, [r3, #0]
	if (major_type != exp_major_type) {
    b278:	ebb1 1f53 	cmp.w	r1, r3, lsr #5
    b27c:	bf1f      	itttt	ne
    b27e:	220a      	movne	r2, #10
		ZCBOR_ERR(ZCBOR_ERR_WRONG_TYPE);
    b280:	2000      	movne	r0, #0
    b282:	6963      	ldrne	r3, [r4, #20]
    b284:	60da      	strne	r2, [r3, #12]
}
    b286:	bd10      	pop	{r4, pc}

0000b288 <value_extract>:
{
    b288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b28c:	4604      	mov	r4, r0
    b28e:	4690      	mov	r8, r2
	INITIAL_CHECKS();
    b290:	f7ff ffc4 	bl	b21c <initial_checks>
{
    b294:	460e      	mov	r6, r1
	INITIAL_CHECKS();
    b296:	4605      	mov	r5, r0
    b298:	b128      	cbz	r0, b2a6 <value_extract+0x1e>
	ZCBOR_ERR_IF((state->elem_count == 0), ZCBOR_ERR_LOW_ELEM_COUNT);
    b29a:	68a3      	ldr	r3, [r4, #8]
    b29c:	b933      	cbnz	r3, b2ac <value_extract+0x24>
    b29e:	2103      	movs	r1, #3
    b2a0:	6962      	ldr	r2, [r4, #20]
    b2a2:	60d1      	str	r1, [r2, #12]
		FAIL_AND_DECR_IF((state->payload + len) > state->payload_end,
    b2a4:	2500      	movs	r5, #0
}
    b2a6:	4628      	mov	r0, r5
    b2a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t additional = ADDITIONAL(*state->payload);
    b2ac:	6823      	ldr	r3, [r4, #0]
	memset(result, 0, result_len);
    b2ae:	4642      	mov	r2, r8
	uint8_t additional = ADDITIONAL(*state->payload);
    b2b0:	781f      	ldrb	r7, [r3, #0]
	state->payload_bak = state->payload;
    b2b2:	6063      	str	r3, [r4, #4]
	(state->payload)++;
    b2b4:	3301      	adds	r3, #1
	memset(result, 0, result_len);
    b2b6:	2100      	movs	r1, #0
    b2b8:	4630      	mov	r0, r6
	uint8_t additional = ADDITIONAL(*state->payload);
    b2ba:	f007 071f 	and.w	r7, r7, #31
	(state->payload)++;
    b2be:	6023      	str	r3, [r4, #0]
	memset(result, 0, result_len);
    b2c0:	f000 faba 	bl	b838 <memset>
	if (additional <= ZCBOR_VALUE_IN_HEADER) {
    b2c4:	2f17      	cmp	r7, #23
    b2c6:	d804      	bhi.n	b2d2 <value_extract+0x4a>
		u8_result[0] = additional;
    b2c8:	7037      	strb	r7, [r6, #0]
	(state->elem_count)--;
    b2ca:	68a3      	ldr	r3, [r4, #8]
    b2cc:	3b01      	subs	r3, #1
    b2ce:	60a3      	str	r3, [r4, #8]
	return true;
    b2d0:	e7e9      	b.n	b2a6 <value_extract+0x1e>
	if (ZCBOR_VALUE_IS_1_BYTE <= additional && additional <= ZCBOR_VALUE_IS_8_BYTES) {
    b2d2:	3f18      	subs	r7, #24
    b2d4:	b2fa      	uxtb	r2, r7
    b2d6:	2a03      	cmp	r2, #3
		FAIL_AND_DECR_IF(len > result_len, ZCBOR_ERR_INT_SIZE);
    b2d8:	6823      	ldr	r3, [r4, #0]
	if (ZCBOR_VALUE_IS_1_BYTE <= additional && additional <= ZCBOR_VALUE_IS_8_BYTES) {
    b2da:	d80a      	bhi.n	b2f2 <value_extract+0x6a>
		return 1U << (additional - ZCBOR_VALUE_IS_1_BYTE);
    b2dc:	2201      	movs	r2, #1
    b2de:	fa02 f707 	lsl.w	r7, r2, r7
		FAIL_AND_DECR_IF(len > result_len, ZCBOR_ERR_INT_SIZE);
    b2e2:	45b8      	cmp	r8, r7
    b2e4:	d20a      	bcs.n	b2fc <value_extract+0x74>
    b2e6:	2205      	movs	r2, #5
    b2e8:	3b01      	subs	r3, #1
    b2ea:	6023      	str	r3, [r4, #0]
    b2ec:	6963      	ldr	r3, [r4, #20]
    b2ee:	60da      	str	r2, [r3, #12]
    b2f0:	e7d8      	b.n	b2a4 <value_extract+0x1c>
		FAIL_AND_DECR_IF(len == 0, ZCBOR_ERR_ADDITIONAL_INVAL); // additional_len() did not recognize the additional value.
    b2f2:	3b01      	subs	r3, #1
    b2f4:	6023      	str	r3, [r4, #0]
    b2f6:	2207      	movs	r2, #7
    b2f8:	6963      	ldr	r3, [r4, #20]
    b2fa:	e7f8      	b.n	b2ee <value_extract+0x66>
		FAIL_AND_DECR_IF((state->payload + len) > state->payload_end,
    b2fc:	68e1      	ldr	r1, [r4, #12]
    b2fe:	19da      	adds	r2, r3, r7
    b300:	4291      	cmp	r1, r2
    b302:	d204      	bcs.n	b30e <value_extract+0x86>
    b304:	3b01      	subs	r3, #1
    b306:	6023      	str	r3, [r4, #0]
    b308:	2208      	movs	r2, #8
    b30a:	6963      	ldr	r3, [r4, #20]
    b30c:	e7ef      	b.n	b2ee <value_extract+0x66>
    b30e:	1e7b      	subs	r3, r7, #1
    b310:	3e01      	subs	r6, #1
			u8_result[i] = (state->payload)[len - i - 1];
    b312:	6822      	ldr	r2, [r4, #0]
    b314:	5cd2      	ldrb	r2, [r2, r3]
		for (uint_fast32_t i = 0; i < len; i++) {
    b316:	3b01      	subs	r3, #1
			u8_result[i] = (state->payload)[len - i - 1];
    b318:	f806 2f01 	strb.w	r2, [r6, #1]!
		for (uint_fast32_t i = 0; i < len; i++) {
    b31c:	d2f9      	bcs.n	b312 <value_extract+0x8a>
		(state->payload) += len;
    b31e:	6823      	ldr	r3, [r4, #0]
    b320:	441f      	add	r7, r3
    b322:	6027      	str	r7, [r4, #0]
    b324:	e7d1      	b.n	b2ca <value_extract+0x42>

0000b326 <str_start_decode>:
{
    b326:	b538      	push	{r3, r4, r5, lr}
    b328:	460c      	mov	r4, r1
	INITIAL_CHECKS_WITH_TYPE(exp_major_type);
    b32a:	4611      	mov	r1, r2
{
    b32c:	4605      	mov	r5, r0
	INITIAL_CHECKS_WITH_TYPE(exp_major_type);
    b32e:	f7ff ff9c 	bl	b26a <type_check>
    b332:	b908      	cbnz	r0, b338 <str_start_decode+0x12>
    b334:	2000      	movs	r0, #0
}
    b336:	bd38      	pop	{r3, r4, r5, pc}
	if (!value_extract(state, &result->len, sizeof(result->len))) {
    b338:	2204      	movs	r2, #4
    b33a:	4628      	mov	r0, r5
    b33c:	18a1      	adds	r1, r4, r2
    b33e:	f7ff ffa3 	bl	b288 <value_extract>
    b342:	2800      	cmp	r0, #0
    b344:	d0f6      	beq.n	b334 <str_start_decode+0xe>
	result->value = state->payload;
    b346:	682b      	ldr	r3, [r5, #0]
    b348:	6023      	str	r3, [r4, #0]
	return true;
    b34a:	e7f4      	b.n	b336 <str_start_decode+0x10>

0000b34c <list_map_start_decode>:
{
    b34c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    b34e:	4604      	mov	r4, r0
	INITIAL_CHECKS_WITH_TYPE(exp_major_type);
    b350:	f7ff ff8b 	bl	b26a <type_check>
    b354:	4605      	mov	r5, r0
    b356:	b170      	cbz	r0, b376 <list_map_start_decode+0x2a>
	if (ADDITIONAL(*state->payload) == ZCBOR_VALUE_IS_INDEFINITE_LENGTH) {
    b358:	6823      	ldr	r3, [r4, #0]
    b35a:	781a      	ldrb	r2, [r3, #0]
    b35c:	f002 021f 	and.w	r2, r2, #31
    b360:	2a1f      	cmp	r2, #31
    b362:	d11a      	bne.n	b39a <list_map_start_decode+0x4e>
		new_elem_count = ZCBOR_LARGE_ELEM_COUNT;
    b364:	f06f 0210 	mvn.w	r2, #16
		ZCBOR_ERR_IF(state->elem_count == 0, ZCBOR_ERR_LOW_ELEM_COUNT);
    b368:	68a0      	ldr	r0, [r4, #8]
		new_elem_count = ZCBOR_LARGE_ELEM_COUNT;
    b36a:	9201      	str	r2, [sp, #4]
		ZCBOR_ERR_IF(state->elem_count == 0, ZCBOR_ERR_LOW_ELEM_COUNT);
    b36c:	b930      	cbnz	r0, b37c <list_map_start_decode+0x30>
    b36e:	2203      	movs	r2, #3
    b370:	6963      	ldr	r3, [r4, #20]
    b372:	60da      	str	r2, [r3, #12]
    b374:	4605      	mov	r5, r0
}
    b376:	4628      	mov	r0, r5
    b378:	b003      	add	sp, #12
    b37a:	bd30      	pop	{r4, r5, pc}
		state->payload++;
    b37c:	3301      	adds	r3, #1
		state->elem_count--;
    b37e:	3801      	subs	r0, #1
		state->payload++;
    b380:	6023      	str	r3, [r4, #0]
		state->elem_count--;
    b382:	60a0      	str	r0, [r4, #8]
	if (!zcbor_new_backup(state, new_elem_count)) {
    b384:	4620      	mov	r0, r4
    b386:	9901      	ldr	r1, [sp, #4]
    b388:	f000 f967 	bl	b65a <zcbor_new_backup>
    b38c:	b978      	cbnz	r0, b3ae <list_map_start_decode+0x62>
		FAIL_RESTORE();
    b38e:	6863      	ldr	r3, [r4, #4]
    b390:	6023      	str	r3, [r4, #0]
    b392:	68a3      	ldr	r3, [r4, #8]
    b394:	3301      	adds	r3, #1
    b396:	60a3      	str	r3, [r4, #8]
    b398:	e7ec      	b.n	b374 <list_map_start_decode+0x28>
		if (!value_extract(state, &new_elem_count, sizeof(new_elem_count))) {
    b39a:	2204      	movs	r2, #4
    b39c:	4620      	mov	r0, r4
    b39e:	eb0d 0102 	add.w	r1, sp, r2
    b3a2:	f7ff ff71 	bl	b288 <value_extract>
    b3a6:	2800      	cmp	r0, #0
    b3a8:	d0e4      	beq.n	b374 <list_map_start_decode+0x28>
	bool indefinite_length_array = false;
    b3aa:	2500      	movs	r5, #0
    b3ac:	e7ea      	b.n	b384 <list_map_start_decode+0x38>
	state->indefinite_length_array = indefinite_length_array;
    b3ae:	7425      	strb	r5, [r4, #16]
	return true;
    b3b0:	e7e0      	b.n	b374 <list_map_start_decode+0x28>

0000b3b2 <str_decode>:
{
    b3b2:	b538      	push	{r3, r4, r5, lr}
    b3b4:	4604      	mov	r4, r0
    b3b6:	460d      	mov	r5, r1
	if (!str_start_decode(state, result, exp_major_type)) {
    b3b8:	f7ff ffb5 	bl	b326 <str_start_decode>
    b3bc:	b138      	cbz	r0, b3ce <str_decode+0x1c>
	if (result->len > (state->payload_end - state->payload)) {
    b3be:	6823      	ldr	r3, [r4, #0]
    b3c0:	68e2      	ldr	r2, [r4, #12]
    b3c2:	6869      	ldr	r1, [r5, #4]
    b3c4:	1ad2      	subs	r2, r2, r3
    b3c6:	4291      	cmp	r1, r2
    b3c8:	d802      	bhi.n	b3d0 <str_decode+0x1e>
	state->payload += result->len;
    b3ca:	440b      	add	r3, r1
    b3cc:	6023      	str	r3, [r4, #0]
}
    b3ce:	bd38      	pop	{r3, r4, r5, pc}
    b3d0:	2208      	movs	r2, #8
		ERR_RESTORE(ZCBOR_ERR_NO_PAYLOAD);
    b3d2:	6863      	ldr	r3, [r4, #4]
		ZCBOR_FAIL();
    b3d4:	2000      	movs	r0, #0
		ERR_RESTORE(ZCBOR_ERR_NO_PAYLOAD);
    b3d6:	6023      	str	r3, [r4, #0]
    b3d8:	68a3      	ldr	r3, [r4, #8]
    b3da:	3301      	adds	r3, #1
    b3dc:	60a3      	str	r3, [r4, #8]
    b3de:	6963      	ldr	r3, [r4, #20]
    b3e0:	60da      	str	r2, [r3, #12]
    b3e2:	e7f4      	b.n	b3ce <str_decode+0x1c>

0000b3e4 <str_expect>:
{
    b3e4:	b573      	push	{r0, r1, r4, r5, r6, lr}
    b3e6:	460e      	mov	r6, r1
	if (!str_decode(state, &tmp_result, exp_major_type)) {
    b3e8:	4669      	mov	r1, sp
{
    b3ea:	4604      	mov	r4, r0
	if (!str_decode(state, &tmp_result, exp_major_type)) {
    b3ec:	f7ff ffe1 	bl	b3b2 <str_decode>
    b3f0:	4605      	mov	r5, r0
    b3f2:	b160      	cbz	r0, b40e <str_expect+0x2a>
	if ((tmp_result.len != result->len)
    b3f4:	9a01      	ldr	r2, [sp, #4]
    b3f6:	6873      	ldr	r3, [r6, #4]
    b3f8:	429a      	cmp	r2, r3
    b3fa:	d00b      	beq.n	b414 <str_expect+0x30>
    b3fc:	220b      	movs	r2, #11
    b3fe:	2500      	movs	r5, #0
		ERR_RESTORE(ZCBOR_ERR_WRONG_VALUE);
    b400:	6863      	ldr	r3, [r4, #4]
    b402:	6023      	str	r3, [r4, #0]
    b404:	68a3      	ldr	r3, [r4, #8]
    b406:	3301      	adds	r3, #1
    b408:	60a3      	str	r3, [r4, #8]
    b40a:	6963      	ldr	r3, [r4, #20]
    b40c:	60da      	str	r2, [r3, #12]
}
    b40e:	4628      	mov	r0, r5
    b410:	b002      	add	sp, #8
    b412:	bd70      	pop	{r4, r5, r6, pc}
			|| memcmp(result->value, tmp_result.value, tmp_result.len)) {
    b414:	9900      	ldr	r1, [sp, #0]
    b416:	6830      	ldr	r0, [r6, #0]
    b418:	f000 f9da 	bl	b7d0 <memcmp>
    b41c:	2800      	cmp	r0, #0
    b41e:	d0f6      	beq.n	b40e <str_expect+0x2a>
    b420:	e7ec      	b.n	b3fc <str_expect+0x18>

0000b422 <zcbor_int64_decode>:
{
    b422:	b573      	push	{r0, r1, r4, r5, r6, lr}
    b424:	4604      	mov	r4, r0
    b426:	460d      	mov	r5, r1
	INITIAL_CHECKS();
    b428:	f7ff fef8 	bl	b21c <initial_checks>
    b42c:	b148      	cbz	r0, b442 <zcbor_int64_decode+0x20>
	uint8_t major_type = MAJOR_TYPE(*state->payload);
    b42e:	6823      	ldr	r3, [r4, #0]
    b430:	781b      	ldrb	r3, [r3, #0]
	if (major_type != ZCBOR_MAJOR_TYPE_PINT
    b432:	2b3f      	cmp	r3, #63	; 0x3f
	uint8_t major_type = MAJOR_TYPE(*state->payload);
    b434:	ea4f 1653 	mov.w	r6, r3, lsr #5
	if (major_type != ZCBOR_MAJOR_TYPE_PINT
    b438:	d905      	bls.n	b446 <zcbor_int64_decode+0x24>
    b43a:	220a      	movs	r2, #10
    b43c:	6963      	ldr	r3, [r4, #20]
		ERR_RESTORE(ZCBOR_ERR_INT_SIZE);
    b43e:	2000      	movs	r0, #0
    b440:	60da      	str	r2, [r3, #12]
}
    b442:	b002      	add	sp, #8
    b444:	bd70      	pop	{r4, r5, r6, pc}
	if (!value_extract(state, &uint_result, sizeof(uint_result))) {
    b446:	2208      	movs	r2, #8
    b448:	4669      	mov	r1, sp
    b44a:	4620      	mov	r0, r4
    b44c:	f7ff ff1c 	bl	b288 <value_extract>
    b450:	2800      	cmp	r0, #0
    b452:	d0f6      	beq.n	b442 <zcbor_int64_decode+0x20>
	int_result = (int64_t)uint_result;
    b454:	e9dd 2300 	ldrd	r2, r3, [sp]
	if (int_result < 0) {
    b458:	2b00      	cmp	r3, #0
    b45a:	da07      	bge.n	b46c <zcbor_int64_decode+0x4a>
		ERR_RESTORE(ZCBOR_ERR_INT_SIZE);
    b45c:	6863      	ldr	r3, [r4, #4]
    b45e:	2205      	movs	r2, #5
    b460:	6023      	str	r3, [r4, #0]
    b462:	68a3      	ldr	r3, [r4, #8]
    b464:	3301      	adds	r3, #1
    b466:	60a3      	str	r3, [r4, #8]
    b468:	6963      	ldr	r3, [r4, #20]
    b46a:	e7e8      	b.n	b43e <zcbor_int64_decode+0x1c>
	if (major_type == ZCBOR_MAJOR_TYPE_NINT) {
    b46c:	2e01      	cmp	r6, #1
		*result = -1 - int_result;
    b46e:	bf04      	itt	eq
    b470:	43d2      	mvneq	r2, r2
    b472:	43db      	mvneq	r3, r3
		*result = int_result;
    b474:	e9c5 2300 	strd	r2, r3, [r5]
    b478:	e7e3      	b.n	b442 <zcbor_int64_decode+0x20>

0000b47a <zcbor_int32_decode>:
{
    b47a:	b537      	push	{r0, r1, r2, r4, r5, lr}
    b47c:	460d      	mov	r5, r1
	if (zcbor_int64_decode(state, &result64)) {
    b47e:	4669      	mov	r1, sp
{
    b480:	4604      	mov	r4, r0
	if (zcbor_int64_decode(state, &result64)) {
    b482:	f7ff ffce 	bl	b422 <zcbor_int64_decode>
    b486:	b178      	cbz	r0, b4a8 <zcbor_int32_decode+0x2e>
		if (result64 > INT32_MAX) {
    b488:	9b00      	ldr	r3, [sp, #0]
    b48a:	9a01      	ldr	r2, [sp, #4]
    b48c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    b490:	f172 0200 	sbcs.w	r2, r2, #0
    b494:	db0a      	blt.n	b4ac <zcbor_int32_decode+0x32>
    b496:	2205      	movs	r2, #5
			ERR_RESTORE(ZCBOR_ERR_INT_SIZE);
    b498:	2000      	movs	r0, #0
    b49a:	6863      	ldr	r3, [r4, #4]
    b49c:	6023      	str	r3, [r4, #0]
    b49e:	68a3      	ldr	r3, [r4, #8]
    b4a0:	3301      	adds	r3, #1
    b4a2:	60a3      	str	r3, [r4, #8]
    b4a4:	6963      	ldr	r3, [r4, #20]
    b4a6:	60da      	str	r2, [r3, #12]
}
    b4a8:	b003      	add	sp, #12
    b4aa:	bd30      	pop	{r4, r5, pc}
		*result = (int32_t)result64;
    b4ac:	602b      	str	r3, [r5, #0]
		return true;
    b4ae:	e7fb      	b.n	b4a8 <zcbor_int32_decode+0x2e>

0000b4b0 <zcbor_bstr_decode>:
	return str_decode(state, result, ZCBOR_MAJOR_TYPE_BSTR);
    b4b0:	2202      	movs	r2, #2
    b4b2:	f7ff bf7e 	b.w	b3b2 <str_decode>

0000b4b6 <zcbor_tstr_expect>:
	return str_expect(state, result, ZCBOR_MAJOR_TYPE_TSTR);
    b4b6:	2203      	movs	r2, #3
    b4b8:	f7ff bf94 	b.w	b3e4 <str_expect>

0000b4bc <zcbor_map_start_decode>:
{
    b4bc:	b510      	push	{r4, lr}
	bool ret = list_map_start_decode(state, ZCBOR_MAJOR_TYPE_MAP);
    b4be:	2105      	movs	r1, #5
{
    b4c0:	4604      	mov	r4, r0
	bool ret = list_map_start_decode(state, ZCBOR_MAJOR_TYPE_MAP);
    b4c2:	f7ff ff43 	bl	b34c <list_map_start_decode>
	if (ret && !state->indefinite_length_array) {
    b4c6:	4602      	mov	r2, r0
    b4c8:	b180      	cbz	r0, b4ec <zcbor_map_start_decode+0x30>
    b4ca:	7c20      	ldrb	r0, [r4, #16]
    b4cc:	b958      	cbnz	r0, b4e6 <zcbor_map_start_decode+0x2a>
		if (state->elem_count >= (ZCBOR_MAX_ELEM_COUNT / 2)) {
    b4ce:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    b4d2:	68a3      	ldr	r3, [r4, #8]
    b4d4:	428b      	cmp	r3, r1
    b4d6:	d307      	bcc.n	b4e8 <zcbor_map_start_decode+0x2c>
			ERR_RESTORE(ZCBOR_ERR_INT_SIZE);
    b4d8:	6862      	ldr	r2, [r4, #4]
    b4da:	3301      	adds	r3, #1
    b4dc:	6022      	str	r2, [r4, #0]
    b4de:	2205      	movs	r2, #5
    b4e0:	60a3      	str	r3, [r4, #8]
    b4e2:	6963      	ldr	r3, [r4, #20]
    b4e4:	60da      	str	r2, [r3, #12]
}
    b4e6:	bd10      	pop	{r4, pc}
		state->elem_count *= 2;
    b4e8:	005b      	lsls	r3, r3, #1
    b4ea:	60a3      	str	r3, [r4, #8]
    b4ec:	4610      	mov	r0, r2
    b4ee:	e7fa      	b.n	b4e6 <zcbor_map_start_decode+0x2a>

0000b4f0 <zcbor_map_end_decode>:
    b4f0:	f7ff be9f 	b.w	b232 <list_map_end_decode>

0000b4f4 <zcbor_list_map_end_force_decode>:
}


bool zcbor_list_map_end_force_decode(zcbor_state_t *state)
{
	if (!zcbor_process_backup(state,
    b4f4:	f04f 32ff 	mov.w	r2, #4294967295
    b4f8:	2107      	movs	r1, #7
    b4fa:	f000 b8c8 	b.w	b68e <zcbor_process_backup>

0000b4fe <zcbor_multi_decode>:
		uint_fast32_t *num_decode,
		zcbor_decoder_t decoder,
		zcbor_state_t *state,
		void *result,
		uint_fast32_t result_len)
{
    b4fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b502:	4681      	mov	r9, r0
    b504:	e9dd 560c 	ldrd	r5, r6, [sp, #48]	; 0x30
    b508:	4688      	mov	r8, r1
    b50a:	4617      	mov	r7, r2
    b50c:	469a      	mov	sl, r3
	ZCBOR_CHECK_ERROR();
	for (uint_fast32_t i = 0; i < max_decode; i++) {
    b50e:	2400      	movs	r4, #0
    b510:	4544      	cmp	r4, r8
    b512:	d102      	bne.n	b51a <zcbor_multi_decode+0x1c>
			zcbor_print("Found %" PRIuFAST32 " elements.\r\n", i);
			return true;
		}
	}
	zcbor_print("Found %" PRIuFAST32 " elements.\r\n", max_decode);
	*num_decode = max_decode;
    b514:	603c      	str	r4, [r7, #0]
			return true;
    b516:	2001      	movs	r0, #1
    b518:	e013      	b.n	b542 <zcbor_multi_decode+0x44>
		uint8_t const *payload_bak = state->payload;
    b51a:	682b      	ldr	r3, [r5, #0]
		if (!decoder(state,
    b51c:	4631      	mov	r1, r6
    b51e:	4628      	mov	r0, r5
		uint8_t const *payload_bak = state->payload;
    b520:	9301      	str	r3, [sp, #4]
		uint_fast32_t elem_count_bak = state->elem_count;
    b522:	f8d5 b008 	ldr.w	fp, [r5, #8]
		if (!decoder(state,
    b526:	47d0      	blx	sl
    b528:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    b52a:	441e      	add	r6, r3
    b52c:	9b01      	ldr	r3, [sp, #4]
    b52e:	b958      	cbnz	r0, b548 <zcbor_multi_decode+0x4a>
			ZCBOR_ERR_IF(i < min_decode, ZCBOR_ERR_ITERATIONS);
    b530:	454c      	cmp	r4, r9
			*num_decode = i;
    b532:	603c      	str	r4, [r7, #0]
			state->payload = payload_bak;
    b534:	602b      	str	r3, [r5, #0]
			state->elem_count = elem_count_bak;
    b536:	f8c5 b008 	str.w	fp, [r5, #8]
			ZCBOR_ERR_IF(i < min_decode, ZCBOR_ERR_ITERATIONS);
    b53a:	d2ec      	bcs.n	b516 <zcbor_multi_decode+0x18>
    b53c:	220d      	movs	r2, #13
    b53e:	696b      	ldr	r3, [r5, #20]
    b540:	60da      	str	r2, [r3, #12]
	return true;
}
    b542:	b003      	add	sp, #12
    b544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (uint_fast32_t i = 0; i < max_decode; i++) {
    b548:	3401      	adds	r4, #1
    b54a:	e7e1      	b.n	b510 <zcbor_multi_decode+0x12>

0000b54c <str_encode>:
}


static bool str_encode(zcbor_state_t *state,
		const struct zcbor_string *input, zcbor_major_type_t major_type)
{
    b54c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (input->len > (state->payload_end - state->payload)) {
    b550:	f8d0 900c 	ldr.w	r9, [r0, #12]
    b554:	6805      	ldr	r5, [r0, #0]
    b556:	f8d1 a004 	ldr.w	sl, [r1, #4]
    b55a:	eba9 0305 	sub.w	r3, r9, r5
    b55e:	459a      	cmp	sl, r3
{
    b560:	4604      	mov	r4, r0
    b562:	460e      	mov	r6, r1
    b564:	4690      	mov	r8, r2
	if (input->len > (state->payload_end - state->payload)) {
    b566:	d906      	bls.n	b576 <str_encode+0x2a>
    b568:	2208      	movs	r2, #8
		ZCBOR_ERR(ZCBOR_ERR_NO_PAYLOAD);
	}
	if (!str_start_encode(state, input, major_type)) {
		ZCBOR_FAIL();
    b56a:	2500      	movs	r5, #0
    b56c:	6963      	ldr	r3, [r4, #20]
    b56e:	60da      	str	r2, [r3, #12]
		 * because of bstrx_cbor_start_encode/bstrx_cbor_end_encode. */
		memmove(state->payload_mut, input->value, input->len);
	}
	state->payload += input->len;
	return true;
}
    b570:	4628      	mov	r0, r5
    b572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (input->value && ((get_result_len(&input->len, sizeof(input->len))
    b576:	460f      	mov	r7, r1
    b578:	f857 3b04 	ldr.w	r3, [r7], #4
    b57c:	b143      	cbz	r3, b590 <str_encode+0x44>
    b57e:	2104      	movs	r1, #4
    b580:	4638      	mov	r0, r7
    b582:	f7f8 fa0b 	bl	399c <get_result_len>
			+ 1 + input->len + (size_t)state->payload)
    b586:	4455      	add	r5, sl
    b588:	3501      	adds	r5, #1
    b58a:	4405      	add	r5, r0
	if (input->value && ((get_result_len(&input->len, sizeof(input->len))
    b58c:	45a9      	cmp	r9, r5
    b58e:	d3eb      	bcc.n	b568 <str_encode+0x1c>
	if (!value_encode(state, major_type, &input->len, sizeof(input->len))) {
    b590:	2304      	movs	r3, #4
    b592:	463a      	mov	r2, r7
    b594:	4641      	mov	r1, r8
    b596:	4620      	mov	r0, r4
    b598:	f7f8 fa18 	bl	39cc <value_encode>
    b59c:	4605      	mov	r5, r0
    b59e:	2800      	cmp	r0, #0
    b5a0:	d0e6      	beq.n	b570 <str_encode+0x24>
	if (state->payload_mut != input->value) {
    b5a2:	6820      	ldr	r0, [r4, #0]
    b5a4:	6831      	ldr	r1, [r6, #0]
    b5a6:	4288      	cmp	r0, r1
    b5a8:	d002      	beq.n	b5b0 <str_encode+0x64>
		memmove(state->payload_mut, input->value, input->len);
    b5aa:	6872      	ldr	r2, [r6, #4]
    b5ac:	f000 f921 	bl	b7f2 <memmove>
	state->payload += input->len;
    b5b0:	6823      	ldr	r3, [r4, #0]
    b5b2:	6872      	ldr	r2, [r6, #4]
    b5b4:	4413      	add	r3, r2
    b5b6:	6023      	str	r3, [r4, #0]
	return true;
    b5b8:	e7da      	b.n	b570 <str_encode+0x24>

0000b5ba <zcbor_uint64_put>:
{
    b5ba:	b507      	push	{r0, r1, r2, lr}
	if (!value_encode(state, major_type, input, 8)) {
    b5bc:	2100      	movs	r1, #0
{
    b5be:	e9cd 2300 	strd	r2, r3, [sp]
	if (!value_encode(state, major_type, input, 8)) {
    b5c2:	2308      	movs	r3, #8
    b5c4:	466a      	mov	r2, sp
    b5c6:	f7f8 fa01 	bl	39cc <value_encode>
}
    b5ca:	b003      	add	sp, #12
    b5cc:	f85d fb04 	ldr.w	pc, [sp], #4

0000b5d0 <zcbor_uint32_put>:
{
    b5d0:	460a      	mov	r2, r1
	return zcbor_uint64_put(state, input);
    b5d2:	2300      	movs	r3, #0
    b5d4:	f7ff bff1 	b.w	b5ba <zcbor_uint64_put>

0000b5d8 <zcbor_tstr_encode>:
}


bool zcbor_tstr_encode(zcbor_state_t *state, const struct zcbor_string *input)
{
	return str_encode(state, input, ZCBOR_MAJOR_TYPE_TSTR);
    b5d8:	2203      	movs	r2, #3
    b5da:	f7ff bfb7 	b.w	b54c <str_encode>

0000b5de <zcbor_list_start_encode>:
	ZCBOR_CHECK_PAYLOAD();
    b5de:	6803      	ldr	r3, [r0, #0]
    b5e0:	68c2      	ldr	r2, [r0, #12]
    b5e2:	4293      	cmp	r3, r2
    b5e4:	d304      	bcc.n	b5f0 <zcbor_list_start_encode+0x12>
    b5e6:	2208      	movs	r2, #8
    b5e8:	6943      	ldr	r3, [r0, #20]
		ZCBOR_FAIL();
	}
	state->elem_count--; /* Because of dummy header. */
#else
	if (!encode_header_byte(state, major_type, ZCBOR_VALUE_IS_INDEFINITE_LENGTH)) {
		ZCBOR_FAIL();
    b5ea:	2000      	movs	r0, #0
    b5ec:	60da      	str	r2, [r3, #12]
	ZCBOR_CHECK_PAYLOAD();
    b5ee:	4770      	bx	lr
	*(state->payload_mut++) = (uint8_t)((major_type << 5) | (additional & 0x1F));
    b5f0:	1c5a      	adds	r2, r3, #1
    b5f2:	6002      	str	r2, [r0, #0]
    b5f4:	229f      	movs	r2, #159	; 0x9f
	}
#endif
	return true;
    b5f6:	2001      	movs	r0, #1
	*(state->payload_mut++) = (uint8_t)((major_type << 5) | (additional & 0x1F));
    b5f8:	701a      	strb	r2, [r3, #0]


bool zcbor_list_start_encode(zcbor_state_t *state, uint_fast32_t max_num)
{
	return list_map_start_encode(state, max_num, ZCBOR_MAJOR_TYPE_LIST);
}
    b5fa:	4770      	bx	lr

0000b5fc <zcbor_map_start_encode>:
	ZCBOR_CHECK_PAYLOAD();
    b5fc:	6803      	ldr	r3, [r0, #0]
    b5fe:	68c2      	ldr	r2, [r0, #12]
    b600:	4293      	cmp	r3, r2
    b602:	d304      	bcc.n	b60e <zcbor_map_start_encode+0x12>
    b604:	2208      	movs	r2, #8
    b606:	6943      	ldr	r3, [r0, #20]
		ZCBOR_FAIL();
    b608:	2000      	movs	r0, #0
    b60a:	60da      	str	r2, [r3, #12]
	ZCBOR_CHECK_PAYLOAD();
    b60c:	4770      	bx	lr
	*(state->payload_mut++) = (uint8_t)((major_type << 5) | (additional & 0x1F));
    b60e:	1c5a      	adds	r2, r3, #1
    b610:	6002      	str	r2, [r0, #0]
    b612:	22bf      	movs	r2, #191	; 0xbf
	return true;
    b614:	2001      	movs	r0, #1
	*(state->payload_mut++) = (uint8_t)((major_type << 5) | (additional & 0x1F));
    b616:	701a      	strb	r2, [r3, #0]


bool zcbor_map_start_encode(zcbor_state_t *state, uint_fast32_t max_num)
{
	return list_map_start_encode(state, max_num, ZCBOR_MAJOR_TYPE_MAP);
}
    b618:	4770      	bx	lr

0000b61a <zcbor_list_end_encode>:
	ZCBOR_CHECK_PAYLOAD();
    b61a:	6803      	ldr	r3, [r0, #0]
    b61c:	68c2      	ldr	r2, [r0, #12]
    b61e:	4293      	cmp	r3, r2
    b620:	d304      	bcc.n	b62c <zcbor_list_end_encode+0x12>
    b622:	2208      	movs	r2, #8
    b624:	6943      	ldr	r3, [r0, #20]
		/* Reset payload pointer to end of list */
		state->payload = payload;
	}
#else
	if (!encode_header_byte(state, ZCBOR_MAJOR_TYPE_PRIM, ZCBOR_VALUE_IS_INDEFINITE_LENGTH)) {
		ZCBOR_FAIL();
    b626:	2000      	movs	r0, #0
    b628:	60da      	str	r2, [r3, #12]
	ZCBOR_CHECK_PAYLOAD();
    b62a:	4770      	bx	lr
	*(state->payload_mut++) = (uint8_t)((major_type << 5) | (additional & 0x1F));
    b62c:	1c5a      	adds	r2, r3, #1
    b62e:	6002      	str	r2, [r0, #0]
    b630:	22ff      	movs	r2, #255	; 0xff
	}
#endif
	return true;
    b632:	2001      	movs	r0, #1
	*(state->payload_mut++) = (uint8_t)((major_type << 5) | (additional & 0x1F));
    b634:	701a      	strb	r2, [r3, #0]


bool zcbor_list_end_encode(zcbor_state_t *state, uint_fast32_t max_num)
{
	return list_map_end_encode(state, max_num, ZCBOR_MAJOR_TYPE_LIST);
}
    b636:	4770      	bx	lr

0000b638 <zcbor_map_end_encode>:
	ZCBOR_CHECK_PAYLOAD();
    b638:	6803      	ldr	r3, [r0, #0]
    b63a:	68c2      	ldr	r2, [r0, #12]
    b63c:	4293      	cmp	r3, r2
    b63e:	d304      	bcc.n	b64a <zcbor_map_end_encode+0x12>
    b640:	2208      	movs	r2, #8
    b642:	6943      	ldr	r3, [r0, #20]
		ZCBOR_FAIL();
    b644:	2000      	movs	r0, #0
    b646:	60da      	str	r2, [r3, #12]
	ZCBOR_CHECK_PAYLOAD();
    b648:	4770      	bx	lr
	*(state->payload_mut++) = (uint8_t)((major_type << 5) | (additional & 0x1F));
    b64a:	1c5a      	adds	r2, r3, #1
    b64c:	6002      	str	r2, [r0, #0]
    b64e:	22ff      	movs	r2, #255	; 0xff
	return true;
    b650:	2001      	movs	r0, #1
	*(state->payload_mut++) = (uint8_t)((major_type << 5) | (additional & 0x1F));
    b652:	701a      	strb	r2, [r3, #0]


bool zcbor_map_end_encode(zcbor_state_t *state, uint_fast32_t max_num)
{
	return list_map_end_encode(state, max_num, ZCBOR_MAJOR_TYPE_MAP);
}
    b654:	4770      	bx	lr

0000b656 <zcbor_new_encode_state>:


bool zcbor_new_encode_state(zcbor_state_t *state_array, uint_fast32_t n_states,
		uint8_t *payload, size_t payload_len, uint_fast32_t elem_count)
{
	return zcbor_new_state(state_array, n_states, payload, payload_len, elem_count);
    b656:	f000 b859 	b.w	b70c <zcbor_new_state>

0000b65a <zcbor_new_backup>:

bool zcbor_new_backup(zcbor_state_t *state, uint_fast32_t new_elem_count)
{
	ZCBOR_CHECK_ERROR();

	if ((state->constant_state->current_backup)
    b65a:	6943      	ldr	r3, [r0, #20]
{
    b65c:	b570      	push	{r4, r5, r6, lr}
	if ((state->constant_state->current_backup)
    b65e:	e9d3 6201 	ldrd	r6, r2, [r3, #4]
    b662:	4296      	cmp	r6, r2
{
    b664:	4604      	mov	r4, r0
    b666:	460d      	mov	r5, r1
    b668:	f04f 0000 	mov.w	r0, #0
	if ((state->constant_state->current_backup)
    b66c:	d302      	bcc.n	b674 <zcbor_new_backup+0x1a>
    b66e:	2201      	movs	r2, #1
    b670:	60da      	str	r2, [r3, #12]
		sizeof(zcbor_state_t));

	state->elem_count = new_elem_count;

	return true;
}
    b672:	bd70      	pop	{r4, r5, r6, pc}
	(state->constant_state->current_backup)++;
    b674:	1c72      	adds	r2, r6, #1
	state->payload_moved = false;
    b676:	7460      	strb	r0, [r4, #17]
	(state->constant_state->current_backup)++;
    b678:	605a      	str	r2, [r3, #4]
	memcpy(&state->constant_state->backup_list[i], state,
    b67a:	2218      	movs	r2, #24
    b67c:	6818      	ldr	r0, [r3, #0]
    b67e:	4621      	mov	r1, r4
    b680:	fb02 0006 	mla	r0, r2, r6, r0
    b684:	f000 f8cd 	bl	b822 <memcpy>
	return true;
    b688:	2001      	movs	r0, #1
	state->elem_count = new_elem_count;
    b68a:	60a5      	str	r5, [r4, #8]
	return true;
    b68c:	e7f1      	b.n	b672 <zcbor_new_backup+0x18>

0000b68e <zcbor_process_backup>:
	const uint8_t *payload = state->payload;
	const uint_fast32_t elem_count = state->elem_count;

	ZCBOR_CHECK_ERROR();

	if (state->constant_state->current_backup == 0) {
    b68e:	6943      	ldr	r3, [r0, #20]
{
    b690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b694:	4604      	mov	r4, r0
	if (state->constant_state->current_backup == 0) {
    b696:	6858      	ldr	r0, [r3, #4]
{
    b698:	460d      	mov	r5, r1
    b69a:	4616      	mov	r6, r2
	if (state->constant_state->current_backup == 0) {
    b69c:	b918      	cbnz	r0, b6a6 <zcbor_process_backup+0x18>
    b69e:	2202      	movs	r2, #2
    b6a0:	60da      	str	r2, [r3, #12]
	if (flags & ZCBOR_FLAG_TRANSFER_PAYLOAD) {
		state->payload = payload;
	}

	return true;
}
    b6a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (flags & ZCBOR_FLAG_RESTORE) {
    b6a6:	07e9      	lsls	r1, r5, #31
	const uint8_t *payload = state->payload;
    b6a8:	6827      	ldr	r7, [r4, #0]
	const uint_fast32_t elem_count = state->elem_count;
    b6aa:	f8d4 8008 	ldr.w	r8, [r4, #8]
	if (flags & ZCBOR_FLAG_RESTORE) {
    b6ae:	d50e      	bpl.n	b6ce <zcbor_process_backup+0x40>
			if (state->constant_state->backup_list[i].payload_moved) {
    b6b0:	6819      	ldr	r1, [r3, #0]
    b6b2:	2318      	movs	r3, #24
		uint_fast32_t i = state->constant_state->current_backup - 1;
    b6b4:	3801      	subs	r0, #1
			if (state->constant_state->backup_list[i].payload_moved) {
    b6b6:	fb03 1100 	mla	r1, r3, r0, r1
		if (!(flags & ZCBOR_FLAG_TRANSFER_PAYLOAD)) {
    b6ba:	f015 0004 	ands.w	r0, r5, #4
    b6be:	d102      	bne.n	b6c6 <zcbor_process_backup+0x38>
			if (state->constant_state->backup_list[i].payload_moved) {
    b6c0:	7c4b      	ldrb	r3, [r1, #17]
    b6c2:	2b00      	cmp	r3, #0
    b6c4:	d1ed      	bne.n	b6a2 <zcbor_process_backup+0x14>
		memcpy(state, &state->constant_state->backup_list[i],
    b6c6:	2218      	movs	r2, #24
    b6c8:	4620      	mov	r0, r4
    b6ca:	f000 f8aa 	bl	b822 <memcpy>
	if (flags & ZCBOR_FLAG_CONSUME) {
    b6ce:	07aa      	lsls	r2, r5, #30
		state->constant_state->current_backup--;
    b6d0:	bf41      	itttt	mi
    b6d2:	6962      	ldrmi	r2, [r4, #20]
    b6d4:	6853      	ldrmi	r3, [r2, #4]
    b6d6:	f103 33ff 	addmi.w	r3, r3, #4294967295
    b6da:	6053      	strmi	r3, [r2, #4]
	if (elem_count > max_elem_count) {
    b6dc:	45b0      	cmp	r8, r6
    b6de:	d904      	bls.n	b6ea <zcbor_process_backup+0x5c>
    b6e0:	2204      	movs	r2, #4
    b6e2:	6963      	ldr	r3, [r4, #20]
		ZCBOR_ERR(ZCBOR_ERR_HIGH_ELEM_COUNT);
    b6e4:	2000      	movs	r0, #0
    b6e6:	60da      	str	r2, [r3, #12]
    b6e8:	e7db      	b.n	b6a2 <zcbor_process_backup+0x14>
	if (flags & ZCBOR_FLAG_TRANSFER_PAYLOAD) {
    b6ea:	076b      	lsls	r3, r5, #29
	return true;
    b6ec:	f04f 0001 	mov.w	r0, #1
		state->payload = payload;
    b6f0:	bf48      	it	mi
    b6f2:	6027      	strmi	r7, [r4, #0]
    b6f4:	e7d5      	b.n	b6a2 <zcbor_process_backup+0x14>

0000b6f6 <zcbor_union_start_code>:
}


bool zcbor_union_start_code(zcbor_state_t *state)
{
	if (!zcbor_new_backup(state, state->elem_count)) {
    b6f6:	6881      	ldr	r1, [r0, #8]
    b6f8:	f7ff bfaf 	b.w	b65a <zcbor_new_backup>

0000b6fc <zcbor_union_elem_code>:
}


bool zcbor_union_elem_code(zcbor_state_t *state)
{
	if (!zcbor_process_backup(state, ZCBOR_FLAG_RESTORE, state->elem_count)) {
    b6fc:	2101      	movs	r1, #1
    b6fe:	6882      	ldr	r2, [r0, #8]
    b700:	f7ff bfc5 	b.w	b68e <zcbor_process_backup>

0000b704 <zcbor_union_end_code>:
	return true;
}

bool zcbor_union_end_code(zcbor_state_t *state)
{
	if (!zcbor_process_backup(state, ZCBOR_FLAG_CONSUME, state->elem_count)) {
    b704:	2102      	movs	r1, #2
    b706:	6882      	ldr	r2, [r0, #8]
    b708:	f7ff bfc1 	b.w	b68e <zcbor_process_backup>

0000b70c <zcbor_new_state>:
	return true;
}

bool zcbor_new_state(zcbor_state_t *state_array, uint_fast32_t n_states,
		const uint8_t *payload, size_t payload_len, uint_fast32_t elem_count)
{
    b70c:	b530      	push	{r4, r5, lr}
	state_array[0].payload = payload;
    b70e:	6002      	str	r2, [r0, #0]
	state_array[0].payload_end = payload + payload_len;
    b710:	441a      	add	r2, r3
	state_array[0].elem_count = elem_count;
    b712:	9b03      	ldr	r3, [sp, #12]
	state_array[0].indefinite_length_array = false;
	state_array[0].payload_moved = false;
	state_array[0].constant_state = NULL;

	if(n_states < 2) {
    b714:	2901      	cmp	r1, #1
	state_array[0].elem_count = elem_count;
    b716:	6083      	str	r3, [r0, #8]
	state_array[0].indefinite_length_array = false;
    b718:	f04f 0300 	mov.w	r3, #0
	state_array[0].payload_end = payload + payload_len;
    b71c:	60c2      	str	r2, [r0, #12]
	state_array[0].indefinite_length_array = false;
    b71e:	8203      	strh	r3, [r0, #16]
	if(n_states < 2) {
    b720:	d802      	bhi.n	b728 <zcbor_new_state+0x1c>
	state_array[0].constant_state = NULL;
    b722:	6143      	str	r3, [r0, #20]
		return false;
    b724:	4618      	mov	r0, r3
#endif
	if (n_states > 2) {
		state_array[0].constant_state->backup_list = &state_array[1];
	}
	return true;
}
    b726:	bd30      	pop	{r4, r5, pc}
	state_array[0].constant_state = (struct zcbor_state_constant *)&state_array[n_states - 1];
    b728:	2218      	movs	r2, #24
    b72a:	434a      	muls	r2, r1
    b72c:	3a18      	subs	r2, #24
    b72e:	1884      	adds	r4, r0, r2
	if (n_states > 2) {
    b730:	2902      	cmp	r1, #2
	state_array[0].constant_state->num_backups = n_states - 2;
    b732:	f1a1 0502 	sub.w	r5, r1, #2
	state_array[0].constant_state = (struct zcbor_state_constant *)&state_array[n_states - 1];
    b736:	6144      	str	r4, [r0, #20]
	state_array[0].constant_state->backup_list = NULL;
    b738:	5083      	str	r3, [r0, r2]
	state_array[0].constant_state->current_backup = 0;
    b73a:	e9c4 3501 	strd	r3, r5, [r4, #4]
	state_array[0].constant_state->error = ZCBOR_SUCCESS;
    b73e:	60e3      	str	r3, [r4, #12]
		state_array[0].constant_state->backup_list = &state_array[1];
    b740:	bf1c      	itt	ne
    b742:	f100 0318 	addne.w	r3, r0, #24
    b746:	5083      	strne	r3, [r0, r2]
	return true;
    b748:	2001      	movs	r0, #1
    b74a:	e7ec      	b.n	b726 <zcbor_new_state+0x1a>

0000b74c <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    b74c:	f002 ba8a 	b.w	dc64 <z_fatal_error>

0000b750 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    b750:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    b752:	6800      	ldr	r0, [r0, #0]
    b754:	f002 ba86 	b.w	dc64 <z_fatal_error>

0000b758 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    b758:	2100      	movs	r1, #0
    b75a:	2001      	movs	r0, #1
    b75c:	f7ff bff6 	b.w	b74c <z_arm_fatal_error>

0000b760 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    b760:	b508      	push	{r3, lr}
	handler();
    b762:	f7f8 f9d7 	bl	3b14 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    b766:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    b76a:	f7f8 ba8d 	b.w	3c88 <z_arm_exc_exit>

0000b76e <configure_builtin_stack_guard>:
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    b76e:	6e03      	ldr	r3, [r0, #96]	; 0x60
    b770:	f383 880b 	msr	PSPLIM, r3
}
    b774:	4770      	bx	lr

0000b776 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    b776:	e840 f300 	tt	r3, r0
int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
		return addr_info.flags.mpu_region;
    b77a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    b77e:	b2d8      	uxtb	r0, r3
	}

	return -EINVAL;
}
    b780:	bf08      	it	eq
    b782:	f06f 0015 	mvneq.w	r0, #21
    b786:	4770      	bx	lr

0000b788 <mpu_configure_region>:
{
    b788:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	p_attr->rbar = attr->rbar &
    b78a:	890a      	ldrh	r2, [r1, #8]
    b78c:	894e      	ldrh	r6, [r1, #10]
	region_conf.base = new_region->start;
    b78e:	680b      	ldr	r3, [r1, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    b790:	684d      	ldr	r5, [r1, #4]
    b792:	f002 021f 	and.w	r2, r2, #31
    b796:	ea42 1246 	orr.w	r2, r2, r6, lsl #5
	region_conf.base = new_region->start;
    b79a:	9300      	str	r3, [sp, #0]
    b79c:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    b7a0:	f023 031f 	bic.w	r3, r3, #31
    b7a4:	1e6a      	subs	r2, r5, #1
    b7a6:	4413      	add	r3, r2
    b7a8:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1U)) {
    b7ac:	2807      	cmp	r0, #7
    b7ae:	9303      	str	r3, [sp, #12]
    b7b0:	d804      	bhi.n	b7bc <mpu_configure_region+0x34>
	region_init(index, region_conf);
    b7b2:	4669      	mov	r1, sp
    b7b4:	f7f8 fc1c 	bl	3ff0 <region_init>
}
    b7b8:	b004      	add	sp, #16
    b7ba:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    b7bc:	f06f 0015 	mvn.w	r0, #21
	return region_allocate_and_init(index,
    b7c0:	e7fa      	b.n	b7b8 <mpu_configure_region+0x30>

0000b7c2 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    b7c2:	4603      	mov	r3, r0
	size_t n = 0;
    b7c4:	2000      	movs	r0, #0

	while (*s != '\0') {
    b7c6:	5c1a      	ldrb	r2, [r3, r0]
    b7c8:	b902      	cbnz	r2, b7cc <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    b7ca:	4770      	bx	lr
		n++;
    b7cc:	3001      	adds	r0, #1
    b7ce:	e7fa      	b.n	b7c6 <strlen+0x4>

0000b7d0 <memcmp>:
 * @brief Compare two memory areas
 *
 * @return negative # if <m1> < <m2>, 0 if <m1> == <m2>, else positive #
 */
int memcmp(const void *m1, const void *m2, size_t n)
{
    b7d0:	4603      	mov	r3, r0
    b7d2:	b510      	push	{r4, lr}
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
    b7d4:	b15a      	cbz	r2, b7ee <memcmp+0x1e>
    b7d6:	3901      	subs	r1, #1
    b7d8:	1884      	adds	r4, r0, r2
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
    b7da:	f813 0b01 	ldrb.w	r0, [r3], #1
    b7de:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    b7e2:	42a3      	cmp	r3, r4
    b7e4:	d001      	beq.n	b7ea <memcmp+0x1a>
    b7e6:	4290      	cmp	r0, r2
    b7e8:	d0f7      	beq.n	b7da <memcmp+0xa>
		c1++;
		c2++;
	}

	return *c1 - *c2;
    b7ea:	1a80      	subs	r0, r0, r2
}
    b7ec:	bd10      	pop	{r4, pc}
		return 0;
    b7ee:	4610      	mov	r0, r2
    b7f0:	e7fc      	b.n	b7ec <memcmp+0x1c>

0000b7f2 <memmove>:
void *memmove(void *d, const void *s, size_t n)
{
	char *dest = d;
	const char *src  = s;

	if ((size_t) (dest - src) < n) {
    b7f2:	1a43      	subs	r3, r0, r1
    b7f4:	4293      	cmp	r3, r2
{
    b7f6:	b510      	push	{r4, lr}
    b7f8:	eb00 0302 	add.w	r3, r0, r2
	if ((size_t) (dest - src) < n) {
    b7fc:	d308      	bcc.n	b810 <memmove+0x1e>
	char *dest = d;
    b7fe:	4602      	mov	r2, r0
    b800:	3901      	subs	r1, #1
			n--;
			dest[n] = src[n];
		}
	} else {
		/* It is safe to perform a forward-copy */
		while (n > 0) {
    b802:	429a      	cmp	r2, r3
    b804:	d007      	beq.n	b816 <memmove+0x24>
			*dest = *src;
    b806:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    b80a:	f802 4b01 	strb.w	r4, [r2], #1
			dest++;
			src++;
			n--;
    b80e:	e7f8      	b.n	b802 <memmove+0x10>
    b810:	440a      	add	r2, r1
		while (n > 0) {
    b812:	428a      	cmp	r2, r1
    b814:	d100      	bne.n	b818 <memmove+0x26>
		}
	}

	return d;
}
    b816:	bd10      	pop	{r4, pc}
			dest[n] = src[n];
    b818:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
    b81c:	f803 4d01 	strb.w	r4, [r3, #-1]!
    b820:	e7f7      	b.n	b812 <memmove+0x20>

0000b822 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    b822:	b510      	push	{r4, lr}
    b824:	1e43      	subs	r3, r0, #1
    b826:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    b828:	4291      	cmp	r1, r2
    b82a:	d100      	bne.n	b82e <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    b82c:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    b82e:	f811 4b01 	ldrb.w	r4, [r1], #1
    b832:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    b836:	e7f7      	b.n	b828 <memcpy+0x6>

0000b838 <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
    b838:	4603      	mov	r3, r0
	unsigned char c_byte = (unsigned char)c;
    b83a:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    b83c:	4402      	add	r2, r0
    b83e:	4293      	cmp	r3, r2
    b840:	d100      	bne.n	b844 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    b842:	4770      	bx	lr
		*(d_byte++) = c_byte;
    b844:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    b848:	e7f9      	b.n	b83e <memset+0x6>

0000b84a <sprintf_out>:
	if (p->len > 1) { /* need to reserve a byte for EOS */
    b84a:	684b      	ldr	r3, [r1, #4]
    b84c:	2b01      	cmp	r3, #1
    b84e:	dd07      	ble.n	b860 <sprintf_out+0x16>
		*(p->ptr) = c;
    b850:	680b      	ldr	r3, [r1, #0]
    b852:	7018      	strb	r0, [r3, #0]
		p->ptr += 1;
    b854:	680b      	ldr	r3, [r1, #0]
    b856:	3301      	adds	r3, #1
    b858:	600b      	str	r3, [r1, #0]
		p->len -= 1;
    b85a:	684b      	ldr	r3, [r1, #4]
    b85c:	3b01      	subs	r3, #1
    b85e:	604b      	str	r3, [r1, #4]
}
    b860:	2000      	movs	r0, #0
    b862:	4770      	bx	lr

0000b864 <setup>:
	if (IS_ENABLED(CONFIG_BOARD_ENABLE_CPUNET)) {
		enable_cpunet();
	}

	return 0;
}
    b864:	2000      	movs	r0, #0
    b866:	4770      	bx	lr

0000b868 <ep_ctx_reset>:
	ep_ctx->buf.data = ep_ctx->buf.block.data;
    b868:	6903      	ldr	r3, [r0, #16]
{
    b86a:	b510      	push	{r4, lr}
	ep_ctx->buf.curr = ep_ctx->buf.data;
    b86c:	e9c0 3305 	strd	r3, r3, [r0, #20]
	ep_ctx->buf.len  = 0U;
    b870:	2300      	movs	r3, #0
    b872:	60c3      	str	r3, [r0, #12]
	if (ep_ctx->write_in_progress) {
    b874:	7f83      	ldrb	r3, [r0, #30]
{
    b876:	4604      	mov	r4, r0
	if (ep_ctx->write_in_progress) {
    b878:	b113      	cbz	r3, b880 <ep_ctx_reset+0x18>
		nrfx_usbd_ep_abort(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    b87a:	7a40      	ldrb	r0, [r0, #9]
    b87c:	f002 f9d9 	bl	dc32 <nrfx_usbd_ep_abort>
	ep_ctx->read_complete = true;
    b880:	2301      	movs	r3, #1
    b882:	7723      	strb	r3, [r4, #28]
	ep_ctx->read_pending = false;
    b884:	2300      	movs	r3, #0
    b886:	7763      	strb	r3, [r4, #29]
	ep_ctx->trans_zlp = false;
    b888:	77e3      	strb	r3, [r4, #31]
	ep_ctx->write_in_progress = false;
    b88a:	77a3      	strb	r3, [r4, #30]
}
    b88c:	bd10      	pop	{r4, pc}

0000b88e <attached_evt_delay_handler>:
	submit_dc_power_event(USBD_ATTACHED);
    b88e:	2001      	movs	r0, #1
    b890:	f7f8 bdcc 	b.w	442c <submit_dc_power_event>

0000b894 <k_mutex_lock.constprop.0.isra.0>:
	return z_impl_k_mutex_lock(mutex, timeout);
    b894:	f7fd bb76 	b.w	8f84 <z_impl_k_mutex_lock>

0000b898 <k_mutex_unlock.isra.0>:
	return z_impl_k_mutex_unlock(mutex);
    b898:	f7fd bbec 	b.w	9074 <z_impl_k_mutex_unlock>

0000b89c <usb_dc_ep_check_cap>:
	uint8_t ep_idx = NRF_USBD_EP_NR_GET(ep_cfg->ep_addr);
    b89c:	7803      	ldrb	r3, [r0, #0]
	if ((ep_cfg->ep_type == USB_DC_EP_CONTROL) && ep_idx) {
    b89e:	7901      	ldrb	r1, [r0, #4]
	uint8_t ep_idx = NRF_USBD_EP_NR_GET(ep_cfg->ep_addr);
    b8a0:	f003 020f 	and.w	r2, r3, #15
	if ((ep_cfg->ep_type == USB_DC_EP_CONTROL) && ep_idx) {
    b8a4:	b921      	cbnz	r1, b8b0 <usb_dc_ep_check_cap+0x14>
    b8a6:	1e10      	subs	r0, r2, #0
    b8a8:	bf18      	it	ne
    b8aa:	2001      	movne	r0, #1
    b8ac:	4240      	negs	r0, r0
    b8ae:	4770      	bx	lr
	if (!NRF_USBD_EP_VALIDATE(ep_cfg->ep_addr)) {
    b8b0:	2a08      	cmp	r2, #8
    b8b2:	d806      	bhi.n	b8c2 <usb_dc_ep_check_cap+0x26>
	if ((ep_cfg->ep_type == USB_DC_EP_ISOCHRONOUS) &&
    b8b4:	2901      	cmp	r1, #1
    b8b6:	d107      	bne.n	b8c8 <usb_dc_ep_check_cap+0x2c>
    b8b8:	f083 0008 	eor.w	r0, r3, #8
    b8bc:	f340 00c0 	sbfx	r0, r0, #3, #1
    b8c0:	4770      	bx	lr
		return -1;
    b8c2:	f04f 30ff 	mov.w	r0, #4294967295
    b8c6:	4770      	bx	lr
	return 0;
    b8c8:	2000      	movs	r0, #0
}
    b8ca:	4770      	bx	lr

0000b8cc <usb_dc_ep_read>:
{
    b8cc:	b570      	push	{r4, r5, r6, lr}
    b8ce:	4604      	mov	r4, r0
    b8d0:	460e      	mov	r6, r1
    b8d2:	4615      	mov	r5, r2
	ret = usb_dc_ep_read_wait(ep, data, max_data_len, read_bytes);
    b8d4:	f7f9 fa6c 	bl	4db0 <usb_dc_ep_read_wait>
	if (ret) {
    b8d8:	b930      	cbnz	r0, b8e8 <usb_dc_ep_read+0x1c>
	if (!data && !max_data_len) {
    b8da:	b906      	cbnz	r6, b8de <usb_dc_ep_read+0x12>
    b8dc:	b125      	cbz	r5, b8e8 <usb_dc_ep_read+0x1c>
	ret = usb_dc_ep_read_continue(ep);
    b8de:	4620      	mov	r0, r4
}
    b8e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	ret = usb_dc_ep_read_continue(ep);
    b8e4:	f7f9 baac 	b.w	4e40 <usb_dc_ep_read_continue>
}
    b8e8:	bd70      	pop	{r4, r5, r6, pc}

0000b8ea <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    b8ea:	220c      	movs	r2, #12
    b8ec:	6903      	ldr	r3, [r0, #16]
    b8ee:	b2c9      	uxtb	r1, r1
    b8f0:	fb01 3302 	mla	r3, r1, r2, r3
    b8f4:	6f98      	ldr	r0, [r3, #120]	; 0x78
}
    b8f6:	f000 0007 	and.w	r0, r0, #7
    b8fa:	4770      	bx	lr

0000b8fc <set_on_state>:
    b8fc:	f04f 0320 	mov.w	r3, #32
    b900:	f3ef 8211 	mrs	r2, BASEPRI
    b904:	f383 8812 	msr	BASEPRI_MAX, r3
    b908:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    b90c:	6803      	ldr	r3, [r0, #0]
    b90e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    b912:	f043 0302 	orr.w	r3, r3, #2
    b916:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    b918:	f382 8811 	msr	BASEPRI, r2
    b91c:	f3bf 8f6f 	isb	sy
}
    b920:	4770      	bx	lr

0000b922 <stop>:
{
    b922:	4603      	mov	r3, r0
    b924:	b570      	push	{r4, r5, r6, lr}
	struct nrf_clock_control_data *data = dev->data;
    b926:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    b928:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    b92a:	f04f 0420 	mov.w	r4, #32
    b92e:	f3ef 8611 	mrs	r6, BASEPRI
    b932:	f384 8812 	msr	BASEPRI_MAX, r4
    b936:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    b93a:	250c      	movs	r5, #12
    b93c:	fb05 0401 	mla	r4, r5, r1, r0
    b940:	6fa4      	ldr	r4, [r4, #120]	; 0x78
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    b942:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    b946:	d001      	beq.n	b94c <stop+0x2a>
    b948:	42a2      	cmp	r2, r4
    b94a:	d110      	bne.n	b96e <stop+0x4c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    b94c:	2201      	movs	r2, #1
    b94e:	fb05 0001 	mla	r0, r5, r1, r0
    b952:	6782      	str	r2, [r0, #120]	; 0x78
	int err = 0;
    b954:	2000      	movs	r0, #0
	__asm__ volatile(
    b956:	f386 8811 	msr	BASEPRI, r6
    b95a:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    b95e:	b928      	cbnz	r0, b96c <stop+0x4a>
	get_sub_config(dev, type)->stop();
    b960:	685b      	ldr	r3, [r3, #4]
    b962:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    b966:	684b      	ldr	r3, [r1, #4]
    b968:	4798      	blx	r3
	return 0;
    b96a:	2000      	movs	r0, #0
}
    b96c:	bd70      	pop	{r4, r5, r6, pc}
		err = -EPERM;
    b96e:	f04f 30ff 	mov.w	r0, #4294967295
    b972:	e7f0      	b.n	b956 <stop+0x34>

0000b974 <api_stop>:
	return stop(dev, subsys, CTX_API);
    b974:	2280      	movs	r2, #128	; 0x80
    b976:	f7ff bfd4 	b.w	b922 <stop>

0000b97a <async_start>:
{
    b97a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b97c:	9f06      	ldr	r7, [sp, #24]
    b97e:	4605      	mov	r5, r0
	struct nrf_clock_control_data *data = dev->data;
    b980:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    b982:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    b984:	f04f 0020 	mov.w	r0, #32
    b988:	f3ef 8c11 	mrs	ip, BASEPRI
    b98c:	f380 8812 	msr	BASEPRI_MAX, r0
    b990:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    b994:	260c      	movs	r6, #12
    b996:	fb06 4601 	mla	r6, r6, r1, r4
    b99a:	6fb0      	ldr	r0, [r6, #120]	; 0x78
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    b99c:	f000 0e07 	and.w	lr, r0, #7
    b9a0:	f1be 0f01 	cmp.w	lr, #1
    b9a4:	d111      	bne.n	b9ca <async_start+0x50>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    b9a6:	67b7      	str	r7, [r6, #120]	; 0x78
	int err = 0;
    b9a8:	2600      	movs	r6, #0
	__asm__ volatile(
    b9aa:	f38c 8811 	msr	BASEPRI, ip
    b9ae:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    b9b2:	b946      	cbnz	r6, b9c6 <async_start+0x4c>
	subdata->cb = cb;
    b9b4:	200c      	movs	r0, #12
    b9b6:	fb00 4401 	mla	r4, r0, r1, r4
	subdata->user_data = user_data;
    b9ba:	e9c4 231c 	strd	r2, r3, [r4, #112]	; 0x70
	 get_sub_config(dev, type)->start();
    b9be:	686b      	ldr	r3, [r5, #4]
    b9c0:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    b9c4:	4798      	blx	r3
}
    b9c6:	4630      	mov	r0, r6
    b9c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    b9ca:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		err = -EALREADY;
    b9ce:	4287      	cmp	r7, r0
    b9d0:	bf14      	ite	ne
    b9d2:	f04f 36ff 	movne.w	r6, #4294967295
    b9d6:	f06f 0677 	mvneq.w	r6, #119	; 0x77
    b9da:	e7e6      	b.n	b9aa <async_start+0x30>

0000b9dc <api_start>:
{
    b9dc:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    b9de:	2480      	movs	r4, #128	; 0x80
    b9e0:	9400      	str	r4, [sp, #0]
    b9e2:	f7ff ffca 	bl	b97a <async_start>
}
    b9e6:	b002      	add	sp, #8
    b9e8:	bd10      	pop	{r4, pc}

0000b9ea <onoff_started_callback>:
{
    b9ea:	b410      	push	{r4}
	notify(mgr, 0);
    b9ec:	241c      	movs	r4, #28
	return &data->mgr[type];
    b9ee:	6900      	ldr	r0, [r0, #16]
    b9f0:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    b9f2:	fb03 0004 	mla	r0, r3, r4, r0
    b9f6:	2100      	movs	r1, #0
}
    b9f8:	bc10      	pop	{r4}
	notify(mgr, 0);
    b9fa:	4710      	bx	r2

0000b9fc <hfclkaudio_start>:
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    b9fc:	2003      	movs	r0, #3
    b9fe:	f001 bfa1 	b.w	d944 <nrfx_clock_start>

0000ba02 <hfclk192m_start>:
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
    ba02:	2002      	movs	r0, #2
    ba04:	f001 bf9e 	b.w	d944 <nrfx_clock_start>

0000ba08 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    ba08:	2000      	movs	r0, #0
    ba0a:	f001 bf9b 	b.w	d944 <nrfx_clock_start>

0000ba0e <hfclkaudio_stop>:
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
    ba0e:	2003      	movs	r0, #3
    ba10:	f001 bff8 	b.w	da04 <nrfx_clock_stop>

0000ba14 <hfclk192m_stop>:
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
    ba14:	2002      	movs	r0, #2
    ba16:	f001 bff5 	b.w	da04 <nrfx_clock_stop>

0000ba1a <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    ba1a:	2000      	movs	r0, #0
    ba1c:	f001 bff2 	b.w	da04 <nrfx_clock_stop>

0000ba20 <blocking_start_callback>:
{
    ba20:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    ba22:	f7fd bb97 	b.w	9154 <z_impl_k_sem_give>

0000ba26 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    ba26:	6843      	ldr	r3, [r0, #4]
}
    ba28:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    ba2a:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    ba2c:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
    ba2e:	600b      	str	r3, [r1, #0]
}
    ba30:	4770      	bx	lr

0000ba32 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    ba32:	6843      	ldr	r3, [r0, #4]
	const uint32_t set_mask = value & mask;
    ba34:	ea02 0001 	and.w	r0, r2, r1
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    ba38:	685b      	ldr	r3, [r3, #4]
	const uint32_t clear_mask = (~set_mask) & mask;
    ba3a:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    ba3e:	6098      	str	r0, [r3, #8]
}
    ba40:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    ba42:	60d9      	str	r1, [r3, #12]
    ba44:	4770      	bx	lr

0000ba46 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    ba46:	6843      	ldr	r3, [r0, #4]
}
    ba48:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    ba4a:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    ba4c:	6099      	str	r1, [r3, #8]
}
    ba4e:	4770      	bx	lr

0000ba50 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    ba50:	6843      	ldr	r3, [r0, #4]
}
    ba52:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    ba54:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    ba56:	60d9      	str	r1, [r3, #12]
}
    ba58:	4770      	bx	lr

0000ba5a <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    ba5a:	6843      	ldr	r3, [r0, #4]
    ba5c:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    ba5e:	6853      	ldr	r3, [r2, #4]
	const uint32_t set_mask = value & mask;
    ba60:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    ba64:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    ba66:	6090      	str	r0, [r2, #8]
}
    ba68:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    ba6a:	60d3      	str	r3, [r2, #12]
    ba6c:	4770      	bx	lr

0000ba6e <gpio_nrfx_manage_callback>:
	return port->data;
    ba6e:	6903      	ldr	r3, [r0, #16]
{
    ba70:	b530      	push	{r4, r5, lr}
	return list->head;
    ba72:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
    ba74:	b158      	cbz	r0, ba8e <gpio_nrfx_manage_callback+0x20>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    ba76:	2400      	movs	r4, #0
    ba78:	4281      	cmp	r1, r0
    ba7a:	d112      	bne.n	baa2 <gpio_nrfx_manage_callback+0x34>
	return node->next;
    ba7c:	6808      	ldr	r0, [r1, #0]
	return list->tail;
    ba7e:	689d      	ldr	r5, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
    ba80:	b954      	cbnz	r4, ba98 <gpio_nrfx_manage_callback+0x2a>
    ba82:	428d      	cmp	r5, r1
	list->head = node;
    ba84:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    ba86:	d100      	bne.n	ba8a <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    ba88:	6098      	str	r0, [r3, #8]
	parent->next = child;
    ba8a:	2000      	movs	r0, #0
    ba8c:	6008      	str	r0, [r1, #0]
	if (set) {
    ba8e:	b96a      	cbnz	r2, baac <gpio_nrfx_manage_callback+0x3e>
	return 0;
    ba90:	2000      	movs	r0, #0
}
    ba92:	bd30      	pop	{r4, r5, pc}
    ba94:	4628      	mov	r0, r5
    ba96:	e7ef      	b.n	ba78 <gpio_nrfx_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
    ba98:	428d      	cmp	r5, r1
	parent->next = child;
    ba9a:	6020      	str	r0, [r4, #0]
	list->tail = node;
    ba9c:	bf08      	it	eq
    ba9e:	609c      	streq	r4, [r3, #8]
}
    baa0:	e7f3      	b.n	ba8a <gpio_nrfx_manage_callback+0x1c>
	return node->next;
    baa2:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    baa4:	4604      	mov	r4, r0
    baa6:	2d00      	cmp	r5, #0
    baa8:	d1f4      	bne.n	ba94 <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    baaa:	b13a      	cbz	r2, babc <gpio_nrfx_manage_callback+0x4e>
	parent->next = child;
    baac:	685a      	ldr	r2, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    baae:	6898      	ldr	r0, [r3, #8]
	parent->next = child;
    bab0:	600a      	str	r2, [r1, #0]
	list->head = node;
    bab2:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    bab4:	2800      	cmp	r0, #0
    bab6:	d1eb      	bne.n	ba90 <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    bab8:	6099      	str	r1, [r3, #8]
}
    baba:	e7ea      	b.n	ba92 <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    babc:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    bac0:	e7e7      	b.n	ba92 <gpio_nrfx_manage_callback+0x24>

0000bac2 <z_impl_hwinfo_get_device_id>:
}

NRF_STATIC_INLINE uint32_t nrf_ficr_deviceid_get(NRF_FICR_Type const * p_reg, uint32_t reg_id)
{
#if defined(FICR_INFO_DEVICEID_DEVICEID_Msk)
    return p_reg->INFO.DEVICEID[reg_id];
    bac2:	2908      	cmp	r1, #8
struct nrf_uid {
	uint32_t id[2];
};

ssize_t z_impl_hwinfo_get_device_id(uint8_t *buffer, size_t length)
{
    bac4:	b513      	push	{r0, r1, r4, lr}
    bac6:	bf28      	it	cs
    bac8:	2108      	movcs	r1, #8
    baca:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
    bace:	460c      	mov	r4, r1
    bad0:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
    bad4:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
	struct nrf_uid dev_id;
	uint32_t deviceid[2];

	soc_secure_read_deviceid(deviceid);

	dev_id.id[0] = sys_cpu_to_be32(deviceid[1]);
    bad8:	ba1b      	rev	r3, r3
    bada:	ba12      	rev	r2, r2
    badc:	9200      	str	r2, [sp, #0]

	if (length > sizeof(dev_id.id)) {
		length = sizeof(dev_id.id);
	}

	memcpy(buffer, dev_id.id, length);
    bade:	460a      	mov	r2, r1
    bae0:	4669      	mov	r1, sp
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);
    bae2:	9301      	str	r3, [sp, #4]
	memcpy(buffer, dev_id.id, length);
    bae4:	f7ff fe9d 	bl	b822 <memcpy>

	return length;
}
    bae8:	4620      	mov	r0, r4
    baea:	b002      	add	sp, #8
    baec:	bd10      	pop	{r4, pc}

0000baee <gpio_pin_set_dt>:
 * @param spec GPIO specification from devicetree
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
{
    baee:	4603      	mov	r3, r0
    baf0:	460a      	mov	r2, r1
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    baf2:	7919      	ldrb	r1, [r3, #4]
    baf4:	2301      	movs	r3, #1
	return gpio_pin_set(spec->port, spec->pin, value);
    baf6:	6800      	ldr	r0, [r0, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    baf8:	fa03 f101 	lsl.w	r1, r3, r1
    bafc:	6903      	ldr	r3, [r0, #16]
    bafe:	681b      	ldr	r3, [r3, #0]
    bb00:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
    bb02:	bf18      	it	ne
    bb04:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
    bb08:	b112      	cbz	r2, bb10 <gpio_pin_set_dt+0x22>
	return api->port_set_bits_raw(port, pins);
    bb0a:	6883      	ldr	r3, [r0, #8]
    bb0c:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    bb0e:	4718      	bx	r3
    bb10:	6883      	ldr	r3, [r0, #8]
    bb12:	691b      	ldr	r3, [r3, #16]
    bb14:	e7fb      	b.n	bb0e <gpio_pin_set_dt+0x20>

0000bb16 <disable_sync>:

	return onoff_sync_finalize(&data->srv, key, cli, rc, true);
}

static int disable_sync(const struct device *dev)
{
    bb16:	b530      	push	{r4, r5, lr}
	struct driver_data_sync *data = dev->data;
	const struct driver_config *cfg = dev->config;
	k_spinlock_key_t key;
	int rc = onoff_sync_lock(&data->srv, &key);
    bb18:	6904      	ldr	r4, [r0, #16]
{
    bb1a:	b085      	sub	sp, #20
	const struct driver_config *cfg = dev->config;
    bb1c:	6845      	ldr	r5, [r0, #4]
	int rc = onoff_sync_lock(&data->srv, &key);
    bb1e:	a903      	add	r1, sp, #12
    bb20:	4620      	mov	r0, r4
    bb22:	f7fe fdda 	bl	a6da <onoff_sync_lock>

	if  ((cfg->options & OPTION_ALWAYS_ON) != 0) {
    bb26:	7d29      	ldrb	r1, [r5, #20]
	int rc = onoff_sync_lock(&data->srv, &key);
    bb28:	4603      	mov	r3, r0
	if  ((cfg->options & OPTION_ALWAYS_ON) != 0) {
    bb2a:	f011 0101 	ands.w	r1, r1, #1
    bb2e:	d114      	bne.n	bb5a <disable_sync+0x44>
		rc = 0;
	} else if (rc == 1) {
    bb30:	2801      	cmp	r0, #1
    bb32:	d10c      	bne.n	bb4e <disable_sync+0x38>
		rc = gpio_pin_set_dt(&cfg->enable, false);
    bb34:	f105 000c 	add.w	r0, r5, #12
    bb38:	f7ff ffd9 	bl	baee <gpio_pin_set_dt>
    bb3c:	4603      	mov	r3, r0
	} else if (rc == 0) {
		rc = -EINVAL;
	} /* else rc > 0, leave it on */

	return onoff_sync_finalize(&data->srv, key, NULL, rc, false);
    bb3e:	2200      	movs	r2, #0
    bb40:	4620      	mov	r0, r4
    bb42:	9903      	ldr	r1, [sp, #12]
    bb44:	9200      	str	r2, [sp, #0]
    bb46:	f7fe fdd3 	bl	a6f0 <onoff_sync_finalize>
}
    bb4a:	b005      	add	sp, #20
    bb4c:	bd30      	pop	{r4, r5, pc}
		rc = -EINVAL;
    bb4e:	2800      	cmp	r0, #0
    bb50:	bf14      	ite	ne
    bb52:	4603      	movne	r3, r0
    bb54:	f06f 0315 	mvneq.w	r3, #21
    bb58:	e7f1      	b.n	bb3e <disable_sync+0x28>
		rc = 0;
    bb5a:	2300      	movs	r3, #0
    bb5c:	e7ef      	b.n	bb3e <disable_sync+0x28>

0000bb5e <enable_sync>:
{
    bb5e:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int rc = onoff_sync_lock(&data->srv, &key);
    bb60:	6905      	ldr	r5, [r0, #16]
	const struct driver_config *cfg = dev->config;
    bb62:	6846      	ldr	r6, [r0, #4]
{
    bb64:	460c      	mov	r4, r1
	int rc = onoff_sync_lock(&data->srv, &key);
    bb66:	4628      	mov	r0, r5
    bb68:	a903      	add	r1, sp, #12
    bb6a:	f7fe fdb6 	bl	a6da <onoff_sync_lock>
	if ((rc == 0)
    bb6e:	4603      	mov	r3, r0
    bb70:	b940      	cbnz	r0, bb84 <enable_sync+0x26>
	    && ((cfg->options & OPTION_ALWAYS_ON) == 0)) {
    bb72:	7d32      	ldrb	r2, [r6, #20]
    bb74:	07d2      	lsls	r2, r2, #31
    bb76:	d405      	bmi.n	bb84 <enable_sync+0x26>
		rc = gpio_pin_set_dt(&cfg->enable, true);
    bb78:	2101      	movs	r1, #1
    bb7a:	f106 000c 	add.w	r0, r6, #12
    bb7e:	f7ff ffb6 	bl	baee <gpio_pin_set_dt>
    bb82:	4603      	mov	r3, r0
	return onoff_sync_finalize(&data->srv, key, cli, rc, true);
    bb84:	2201      	movs	r2, #1
    bb86:	4628      	mov	r0, r5
    bb88:	9200      	str	r2, [sp, #0]
    bb8a:	9903      	ldr	r1, [sp, #12]
    bb8c:	4622      	mov	r2, r4
    bb8e:	f7fe fdaf 	bl	a6f0 <onoff_sync_finalize>
}
    bb92:	b004      	add	sp, #16
    bb94:	bd70      	pop	{r4, r5, r6, pc}

0000bb96 <regulator_fixed_init_sync>:
	.enable = enable_sync,
	.disable = disable_sync,
};

static int regulator_fixed_init_sync(const struct device *dev)
{
    bb96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bb98:	6845      	ldr	r5, [r0, #4]
	if (!device_is_ready(cfg->enable.port)) {
    bb9a:	68e8      	ldr	r0, [r5, #12]
    bb9c:	f002 f84c 	bl	dc38 <z_device_is_ready>
    bba0:	b340      	cbz	r0, bbf4 <regulator_fixed_init_sync+0x5e>
	if (on) {
    bba2:	7d2c      	ldrb	r4, [r5, #20]
				  spec->dt_flags | extra_flags);
    bba4:	8a6b      	ldrh	r3, [r5, #18]
    bba6:	f014 0403 	ands.w	r4, r4, #3
		flags = GPIO_OUTPUT_ACTIVE;
    bbaa:	bf16      	itet	ne
    bbac:	f44f 12d0 	movne.w	r2, #1703936	; 0x1a0000
		flags = GPIO_OUTPUT_INACTIVE;
    bbb0:	f44f 12b0 	moveq.w	r2, #1441792	; 0x160000
		delay_us = cfg->startup_delay_us;
    bbb4:	686c      	ldrne	r4, [r5, #4]
	return gpio_pin_configure(spec->port,
    bbb6:	68e8      	ldr	r0, [r5, #12]
    bbb8:	7c29      	ldrb	r1, [r5, #16]
    bbba:	4313      	orrs	r3, r2
		data->invert |= (gpio_port_pins_t)BIT(pin);
    bbbc:	2601      	movs	r6, #1
	struct gpio_driver_data *data =
    bbbe:	6907      	ldr	r7, [r0, #16]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    bbc0:	07da      	lsls	r2, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    bbc2:	683d      	ldr	r5, [r7, #0]
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    bbc4:	bf48      	it	mi
    bbc6:	f483 2340 	eormi.w	r3, r3, #786432	; 0xc0000
	const struct gpio_driver_api *api =
    bbca:	f8d0 c008 	ldr.w	ip, [r0, #8]
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    bbce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
		data->invert |= (gpio_port_pins_t)BIT(pin);
    bbd2:	408e      	lsls	r6, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    bbd4:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    bbd6:	bf4c      	ite	mi
    bbd8:	4335      	orrmi	r5, r6
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    bbda:	43b5      	bicpl	r5, r6
    bbdc:	603d      	str	r5, [r7, #0]
	return api->pin_configure(port, pin, flags);
    bbde:	f8dc 3000 	ldr.w	r3, [ip]
    bbe2:	4798      	blx	r3
	if ((rc == 0) && (delay_us > 0)) {
    bbe4:	4605      	mov	r5, r0
    bbe6:	b918      	cbnz	r0, bbf0 <regulator_fixed_init_sync+0x5a>
    bbe8:	b114      	cbz	r4, bbf0 <regulator_fixed_init_sync+0x5a>
	z_impl_k_busy_wait(usec_to_wait);
    bbea:	4620      	mov	r0, r4
    bbec:	f002 fa95 	bl	e11a <z_impl_k_busy_wait>
		 "sync not valid with shutdown delay");

	LOG_INF("%s sync: %d", dev->name, rc);

	return rc;
}
    bbf0:	4628      	mov	r0, r5
    bbf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENODEV;
    bbf4:	f06f 0512 	mvn.w	r5, #18
	return rc;
    bbf8:	e7fa      	b.n	bbf0 <regulator_fixed_init_sync+0x5a>

0000bbfa <k_sem_give>:
	z_impl_k_sem_give(sem);
    bbfa:	f7fd baab 	b.w	9154 <z_impl_k_sem_give>

0000bbfe <qspi_handler>:
	if (event == NRFX_QSPI_EVENT_DONE) {
    bbfe:	b918      	cbnz	r0, bc08 <qspi_handler+0xa>
	k_sem_give(&dev_data->sync);
    bc00:	f101 0020 	add.w	r0, r1, #32
    bc04:	f7ff bff9 	b.w	bbfa <k_sem_give>
}
    bc08:	4770      	bx	lr

0000bc0a <qspi_lock.isra.0>:
	return z_impl_k_sem_take(sem, timeout);
    bc0a:	f04f 32ff 	mov.w	r2, #4294967295
    bc0e:	f04f 33ff 	mov.w	r3, #4294967295
    bc12:	3010      	adds	r0, #16
    bc14:	f7fd babe 	b.w	9194 <z_impl_k_sem_take>

0000bc18 <qspi_trans_lock.isra.0>:
    bc18:	f04f 32ff 	mov.w	r2, #4294967295
    bc1c:	f04f 33ff 	mov.w	r3, #4294967295
    bc20:	f7fd bab8 	b.w	9194 <z_impl_k_sem_take>

0000bc24 <qspi_send_cmd>:
{
    bc24:	b573      	push	{r0, r1, r4, r5, r6, lr}
	if (cmd->tx_buf) {
    bc26:	684c      	ldr	r4, [r1, #4]
{
    bc28:	4605      	mov	r5, r0
	if (cmd->tx_buf) {
    bc2a:	b374      	cbz	r4, bc8a <qspi_send_cmd+0x66>
		tx_buf = cmd->tx_buf->buf;
    bc2c:	e9d4 4300 	ldrd	r4, r3, [r4]
	if (cmd->rx_buf) {
    bc30:	6888      	ldr	r0, [r1, #8]
    bc32:	b360      	cbz	r0, bc8e <qspi_send_cmd+0x6a>
		rx_len = cmd->rx_buf->len;
    bc34:	e9d0 6000 	ldrd	r6, r0, [r0]
	if ((rx_len != 0) && (tx_len != 0)) {
    bc38:	b350      	cbz	r0, bc90 <qspi_send_cmd+0x6c>
    bc3a:	b34b      	cbz	r3, bc90 <qspi_send_cmd+0x6c>
		if (rx_len != tx_len) {
    bc3c:	4298      	cmp	r0, r3
    bc3e:	d12a      	bne.n	bc96 <qspi_send_cmd+0x72>
		xfer_len += tx_len;
    bc40:	3301      	adds	r3, #1
	if (xfer_len > NRF_QSPI_CINSTR_LEN_9B) {
    bc42:	2b09      	cmp	r3, #9
    bc44:	d827      	bhi.n	bc96 <qspi_send_cmd+0x72>
	nrf_qspi_cinstr_conf_t cinstr_cfg = {
    bc46:	f88d 3001 	strb.w	r3, [sp, #1]
    bc4a:	2301      	movs	r3, #1
    bc4c:	f88d 3002 	strb.w	r3, [sp, #2]
    bc50:	f88d 3003 	strb.w	r3, [sp, #3]
    bc54:	2300      	movs	r3, #0
    bc56:	7809      	ldrb	r1, [r1, #0]
	qspi_lock(dev);
    bc58:	6928      	ldr	r0, [r5, #16]
	nrf_qspi_cinstr_conf_t cinstr_cfg = {
    bc5a:	f88d 3004 	strb.w	r3, [sp, #4]
    bc5e:	f88d 1000 	strb.w	r1, [sp]
    bc62:	f88d 2005 	strb.w	r2, [sp, #5]
	qspi_lock(dev);
    bc66:	f7ff ffd0 	bl	bc0a <qspi_lock.isra.0>
	int res = nrfx_qspi_cinstr_xfer(&cinstr_cfg, tx_buf, rx_buf);
    bc6a:	4621      	mov	r1, r4
    bc6c:	4632      	mov	r2, r6
    bc6e:	4668      	mov	r0, sp
    bc70:	f7fb ff4e 	bl	7b10 <nrfx_qspi_cinstr_xfer>
    bc74:	4604      	mov	r4, r0
	k_sem_give(&dev_data->sem);
    bc76:	6928      	ldr	r0, [r5, #16]
    bc78:	3010      	adds	r0, #16
    bc7a:	f7ff ffbe 	bl	bbfa <k_sem_give>
	return qspi_get_zephyr_ret_code(res);
    bc7e:	4620      	mov	r0, r4
}
    bc80:	b002      	add	sp, #8
    bc82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return qspi_get_zephyr_ret_code(res);
    bc86:	f7f9 bc15 	b.w	54b4 <qspi_get_zephyr_ret_code>
	size_t tx_len = 0;
    bc8a:	4623      	mov	r3, r4
    bc8c:	e7d0      	b.n	bc30 <qspi_send_cmd+0xc>
	void *rx_buf = NULL;
    bc8e:	4606      	mov	r6, r0
		xfer_len += tx_len + rx_len;
    bc90:	3301      	adds	r3, #1
    bc92:	4403      	add	r3, r0
    bc94:	e7d5      	b.n	bc42 <qspi_send_cmd+0x1e>
}
    bc96:	f06f 0015 	mvn.w	r0, #21
    bc9a:	b002      	add	sp, #8
    bc9c:	bd70      	pop	{r4, r5, r6, pc}

0000bc9e <qspi_nor_write_protection_set>:
{
    bc9e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct qspi_cmd cmd = {
    bca0:	2200      	movs	r2, #0
    bca2:	4291      	cmp	r1, r2
    bca4:	bf14      	ite	ne
    bca6:	2304      	movne	r3, #4
    bca8:	2306      	moveq	r3, #6
	if (qspi_send_cmd(dev, &cmd, false) != 0) {
    bcaa:	a901      	add	r1, sp, #4
	struct qspi_cmd cmd = {
    bcac:	e9cd 2201 	strd	r2, r2, [sp, #4]
    bcb0:	9203      	str	r2, [sp, #12]
    bcb2:	f88d 3004 	strb.w	r3, [sp, #4]
	if (qspi_send_cmd(dev, &cmd, false) != 0) {
    bcb6:	f7ff ffb5 	bl	bc24 <qspi_send_cmd>
		ret = -EIO;
    bcba:	2800      	cmp	r0, #0
}
    bcbc:	bf18      	it	ne
    bcbe:	f06f 0004 	mvnne.w	r0, #4
    bcc2:	b005      	add	sp, #20
    bcc4:	f85d fb04 	ldr.w	pc, [sp], #4

0000bcc8 <qspi_rdsr.constprop.0>:
static int qspi_rdsr(const struct device *dev, uint8_t sr_num)
    bcc8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t sr = 0xFF;
    bcca:	23ff      	movs	r3, #255	; 0xff
    bccc:	f88d 3003 	strb.w	r3, [sp, #3]
	const struct qspi_buf sr_buf = {
    bcd0:	f10d 0303 	add.w	r3, sp, #3
	struct qspi_cmd cmd = {
    bcd4:	2200      	movs	r2, #0
	const struct qspi_buf sr_buf = {
    bcd6:	9301      	str	r3, [sp, #4]
	struct qspi_cmd cmd = {
    bcd8:	2301      	movs	r3, #1
    bcda:	e9cd 3202 	strd	r3, r2, [sp, #8]
    bcde:	2305      	movs	r3, #5
	int ret = qspi_send_cmd(dev, &cmd, false);
    bce0:	a903      	add	r1, sp, #12
	struct qspi_cmd cmd = {
    bce2:	f88d 300c 	strb.w	r3, [sp, #12]
    bce6:	ab01      	add	r3, sp, #4
    bce8:	9204      	str	r2, [sp, #16]
    bcea:	9305      	str	r3, [sp, #20]
	int ret = qspi_send_cmd(dev, &cmd, false);
    bcec:	f7ff ff9a 	bl	bc24 <qspi_send_cmd>
	return (ret < 0) ? ret : sr;
    bcf0:	2800      	cmp	r0, #0
    bcf2:	bfa8      	it	ge
    bcf4:	f89d 0003 	ldrbge.w	r0, [sp, #3]
}
    bcf8:	b007      	add	sp, #28
    bcfa:	f85d fb04 	ldr.w	pc, [sp], #4

0000bcfe <is_regular_addr_valid>:
{
    bcfe:	b538      	push	{r3, r4, r5, lr}
    bd00:	4605      	mov	r5, r0
    bd02:	460c      	mov	r4, r1
	return is_within_bounds(addr, len, 0, nrfx_nvmc_flash_size_get());
    bd04:	f001 fee9 	bl	dada <nrfx_nvmc_flash_size_get>
			(addr < (boundary_start + boundary_size)) &&
    bd08:	2d00      	cmp	r5, #0
    bd0a:	db07      	blt.n	bd1c <is_regular_addr_valid+0x1e>
	return (addr >= boundary_start &&
    bd0c:	42a8      	cmp	r0, r5
    bd0e:	d905      	bls.n	bd1c <is_regular_addr_valid+0x1e>
			(len <= (boundary_start + boundary_size - addr)));
    bd10:	1b40      	subs	r0, r0, r5
			(addr < (boundary_start + boundary_size)) &&
    bd12:	4284      	cmp	r4, r0
    bd14:	bf8c      	ite	hi
    bd16:	2000      	movhi	r0, #0
    bd18:	2001      	movls	r0, #1
}
    bd1a:	bd38      	pop	{r3, r4, r5, pc}
			(addr < (boundary_start + boundary_size)) &&
    bd1c:	2000      	movs	r0, #0
    bd1e:	e7fc      	b.n	bd1a <is_regular_addr_valid+0x1c>

0000bd20 <flash_nrf_read>:
{
    bd20:	b570      	push	{r4, r5, r6, lr}
    bd22:	460d      	mov	r5, r1
	if (is_regular_addr_valid(addr, len)) {
    bd24:	4619      	mov	r1, r3
    bd26:	4628      	mov	r0, r5
{
    bd28:	4616      	mov	r6, r2
    bd2a:	461c      	mov	r4, r3
	if (is_regular_addr_valid(addr, len)) {
    bd2c:	f7ff ffe7 	bl	bcfe <is_regular_addr_valid>
    bd30:	b138      	cbz	r0, bd42 <flash_nrf_read+0x22>
	if (!len) {
    bd32:	b14c      	cbz	r4, bd48 <flash_nrf_read+0x28>
	memcpy(data, (void *)addr, len);
    bd34:	4622      	mov	r2, r4
    bd36:	4629      	mov	r1, r5
    bd38:	4630      	mov	r0, r6
    bd3a:	f7ff fd72 	bl	b822 <memcpy>
	return 0;
    bd3e:	2000      	movs	r0, #0
}
    bd40:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
    bd42:	f06f 0015 	mvn.w	r0, #21
    bd46:	e7fb      	b.n	bd40 <flash_nrf_read+0x20>
		return 0;
    bd48:	4620      	mov	r0, r4
    bd4a:	e7f9      	b.n	bd40 <flash_nrf_read+0x20>

0000bd4c <flash_get_page_info>:

#include <zephyr/drivers/flash.h>

static int flash_get_page_info(const struct device *dev, off_t offs,
			       uint32_t index, struct flash_pages_info *info)
{
    bd4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    bd50:	461c      	mov	r4, r3
	const struct flash_driver_api *api = dev->api;
	const struct flash_pages_layout *layout;
	size_t layout_size;
	uint32_t index_jmp;

	info->start_offset = 0;
    bd52:	f04f 0800 	mov.w	r8, #0
	const struct flash_driver_api *api = dev->api;
    bd56:	6883      	ldr	r3, [r0, #8]
{
    bd58:	460d      	mov	r5, r1
    bd5a:	4616      	mov	r6, r2
	info->index = 0U;

	api->page_layout(dev, &layout, &layout_size);
    bd5c:	4669      	mov	r1, sp
    bd5e:	691b      	ldr	r3, [r3, #16]
	info->start_offset = 0;
    bd60:	f8c4 8000 	str.w	r8, [r4]
	info->index = 0U;
    bd64:	f8c4 8008 	str.w	r8, [r4, #8]
	api->page_layout(dev, &layout, &layout_size);
    bd68:	aa01      	add	r2, sp, #4
    bd6a:	4798      	blx	r3

	while (layout_size--) {
    bd6c:	e9dd 7c00 	ldrd	r7, ip, [sp]
    bd70:	4640      	mov	r0, r8
		info->size = layout->pages_size;
    bd72:	f107 0e04 	add.w	lr, r7, #4
	while (layout_size--) {
    bd76:	4560      	cmp	r0, ip
    bd78:	d104      	bne.n	bd84 <flash_get_page_info+0x38>
		}

		layout++;
	}

	return -EINVAL; /* page at offs or idx doesn't exist */
    bd7a:	f06f 0015 	mvn.w	r0, #21
}
    bd7e:	b003      	add	sp, #12
    bd80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		info->size = layout->pages_size;
    bd84:	f85e 9030 	ldr.w	r9, [lr, r0, lsl #3]
			index_jmp = index - info->index;
    bd88:	68a1      	ldr	r1, [r4, #8]
			index_jmp = (offs - info->start_offset) / info->size;
    bd8a:	6822      	ldr	r2, [r4, #0]
		info->size = layout->pages_size;
    bd8c:	f8c4 9004 	str.w	r9, [r4, #4]
		if (offs == 0) {
    bd90:	b97d      	cbnz	r5, bdb2 <flash_get_page_info+0x66>
			index_jmp = index - info->index;
    bd92:	1a73      	subs	r3, r6, r1
		index_jmp = MIN(index_jmp, layout->pages_count);
    bd94:	f857 8030 	ldr.w	r8, [r7, r0, lsl #3]
		if (index_jmp < layout->pages_count) {
    bd98:	3001      	adds	r0, #1
		index_jmp = MIN(index_jmp, layout->pages_count);
    bd9a:	4543      	cmp	r3, r8
    bd9c:	bf28      	it	cs
    bd9e:	4643      	movcs	r3, r8
		info->start_offset += (index_jmp * info->size);
    bda0:	fb03 2209 	mla	r2, r3, r9, r2
		info->index += index_jmp;
    bda4:	4419      	add	r1, r3
		if (index_jmp < layout->pages_count) {
    bda6:	4598      	cmp	r8, r3
		info->start_offset += (index_jmp * info->size);
    bda8:	6022      	str	r2, [r4, #0]
		info->index += index_jmp;
    bdaa:	60a1      	str	r1, [r4, #8]
		if (index_jmp < layout->pages_count) {
    bdac:	d9e3      	bls.n	bd76 <flash_get_page_info+0x2a>
			return 0;
    bdae:	2000      	movs	r0, #0
    bdb0:	e7e5      	b.n	bd7e <flash_get_page_info+0x32>
			index_jmp = (offs - info->start_offset) / info->size;
    bdb2:	1aab      	subs	r3, r5, r2
    bdb4:	fbb3 f3f9 	udiv	r3, r3, r9
    bdb8:	e7ec      	b.n	bd94 <flash_get_page_info+0x48>

0000bdba <z_impl_flash_get_page_info_by_offs>:

int z_impl_flash_get_page_info_by_offs(const struct device *dev, off_t offs,
				       struct flash_pages_info *info)
{
    bdba:	4613      	mov	r3, r2
	return flash_get_page_info(dev, offs, 0U, info);
    bdbc:	2200      	movs	r2, #0
    bdbe:	f7ff bfc5 	b.w	bd4c <flash_get_page_info>

0000bdc2 <flash_page_foreach>:
	return count;
}

void flash_page_foreach(const struct device *dev, flash_page_cb cb,
			void *data)
{
    bdc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	const struct flash_driver_api *api = dev->api;
	const struct flash_pages_layout *layout;
	struct flash_pages_info page_info;
	size_t block, num_blocks, page = 0, i;
	off_t off = 0;
    bdc6:	2400      	movs	r4, #0

	api->page_layout(dev, &layout, &num_blocks);
    bdc8:	6883      	ldr	r3, [r0, #8]
{
    bdca:	b086      	sub	sp, #24
    bdcc:	4688      	mov	r8, r1
    bdce:	4691      	mov	r9, r2
	api->page_layout(dev, &layout, &num_blocks);
    bdd0:	691b      	ldr	r3, [r3, #16]
    bdd2:	aa02      	add	r2, sp, #8
    bdd4:	a901      	add	r1, sp, #4
    bdd6:	4798      	blx	r3
	size_t block, num_blocks, page = 0, i;
    bdd8:	46a2      	mov	sl, r4

	for (block = 0; block < num_blocks; block++) {
    bdda:	4625      	mov	r5, r4
    bddc:	9b02      	ldr	r3, [sp, #8]
    bdde:	42ab      	cmp	r3, r5
    bde0:	d802      	bhi.n	bde8 <flash_page_foreach+0x26>

			off += page_info.size;
			page++;
		}
	}
}
    bde2:	b006      	add	sp, #24
    bde4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		for (i = 0; i < l->pages_count; i++) {
    bde8:	2600      	movs	r6, #0
		const struct flash_pages_layout *l = &layout[block];
    bdea:	9f01      	ldr	r7, [sp, #4]
    bdec:	eb07 07c5 	add.w	r7, r7, r5, lsl #3
		page_info.size = l->pages_size;
    bdf0:	687b      	ldr	r3, [r7, #4]
    bdf2:	9304      	str	r3, [sp, #16]
		for (i = 0; i < l->pages_count; i++) {
    bdf4:	683a      	ldr	r2, [r7, #0]
    bdf6:	eb0a 0306 	add.w	r3, sl, r6
    bdfa:	42b2      	cmp	r2, r6
    bdfc:	d802      	bhi.n	be04 <flash_page_foreach+0x42>
	for (block = 0; block < num_blocks; block++) {
    bdfe:	469a      	mov	sl, r3
    be00:	3501      	adds	r5, #1
    be02:	e7eb      	b.n	bddc <flash_page_foreach+0x1a>
			if (!cb(&page_info, data)) {
    be04:	4649      	mov	r1, r9
    be06:	a803      	add	r0, sp, #12
			page_info.start_offset = off;
    be08:	9403      	str	r4, [sp, #12]
			page_info.index = page;
    be0a:	9305      	str	r3, [sp, #20]
			if (!cb(&page_info, data)) {
    be0c:	47c0      	blx	r8
    be0e:	2800      	cmp	r0, #0
    be10:	d0e7      	beq.n	bde2 <flash_page_foreach+0x20>
			off += page_info.size;
    be12:	9b04      	ldr	r3, [sp, #16]
		for (i = 0; i < l->pages_count; i++) {
    be14:	3601      	adds	r6, #1
			off += page_info.size;
    be16:	441c      	add	r4, r3
		for (i = 0; i < l->pages_count; i++) {
    be18:	e7ec      	b.n	bdf4 <flash_page_foreach+0x32>

0000be1a <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    be1a:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    be1c:	6843      	ldr	r3, [r0, #4]
    be1e:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    be20:	7a03      	ldrb	r3, [r0, #8]
    be22:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    be26:	3b01      	subs	r3, #1
    be28:	00db      	lsls	r3, r3, #3
    be2a:	6845      	ldr	r5, [r0, #4]
    be2c:	6814      	ldr	r4, [r2, #0]
    be2e:	441d      	add	r5, r3
    be30:	42ac      	cmp	r4, r5
    be32:	d902      	bls.n	be3a <pinctrl_lookup_state+0x20>
		}

		(*state)++;
	}

	return -ENOENT;
    be34:	f06f 0001 	mvn.w	r0, #1
}
    be38:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    be3a:	7965      	ldrb	r5, [r4, #5]
    be3c:	428d      	cmp	r5, r1
    be3e:	d002      	beq.n	be46 <pinctrl_lookup_state+0x2c>
		(*state)++;
    be40:	3408      	adds	r4, #8
    be42:	6014      	str	r4, [r2, #0]
    be44:	e7f1      	b.n	be2a <pinctrl_lookup_state+0x10>
			return 0;
    be46:	2000      	movs	r0, #0
    be48:	e7f6      	b.n	be38 <pinctrl_lookup_state+0x1e>

0000be4a <nrf_gpio_pin_write>:
    if (value == 0)
    be4a:	b909      	cbnz	r1, be50 <nrf_gpio_pin_write+0x6>
        nrf_gpio_pin_clear(pin_number);
    be4c:	f7fa b94e 	b.w	60ec <nrf_gpio_pin_clear>
        nrf_gpio_pin_set(pin_number);
    be50:	f7fa b982 	b.w	6158 <nrf_gpio_pin_set>

0000be54 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    be54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    be58:	4616      	mov	r6, r2
    be5a:	4605      	mov	r5, r0
    be5c:	eb00 0781 	add.w	r7, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    be60:	42af      	cmp	r7, r5
    be62:	d102      	bne.n	be6a <pinctrl_configure_pins+0x16>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    be64:	2000      	movs	r0, #0
}
    be66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		__unused nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    be6a:	682c      	ldr	r4, [r5, #0]
		switch (NRF_GET_FUN(pins[i])) {
    be6c:	0c23      	lsrs	r3, r4, #16
		__unused nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    be6e:	f3c4 2803 	ubfx	r8, r4, #8, #4
		switch (NRF_GET_FUN(pins[i])) {
    be72:	2b22      	cmp	r3, #34	; 0x22
    be74:	f200 8097 	bhi.w	bfa6 <pinctrl_configure_pins+0x152>
    be78:	e8df f003 	tbb	[pc, r3]
    be7c:	2b261e12 	.word	0x2b261e12
    be80:	952b4130 	.word	0x952b4130
    be84:	4b959595 	.word	0x4b959595
    be88:	95959555 	.word	0x95959555
    be8c:	95959595 	.word	0x95959595
    be90:	665a9595 	.word	0x665a9595
    be94:	9595706b 	.word	0x9595706b
    be98:	817c7595 	.word	0x817c7595
    be9c:	8b86      	.short	0x8b86
    be9e:	90          	.byte	0x90
    be9f:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    bea0:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bea4:	f8c6 450c 	str.w	r4, [r6, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    bea8:	6828      	ldr	r0, [r5, #0]
    beaa:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    beae:	f7fa f953 	bl	6158 <nrf_gpio_pin_set>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    beb2:	4643      	mov	r3, r8
    beb4:	2201      	movs	r2, #1
    beb6:	e01c      	b.n	bef2 <pinctrl_configure_pins+0x9e>
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    beb8:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bebc:	f8c6 4514 	str.w	r4, [r6, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    bec0:	4643      	mov	r3, r8
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    bec2:	2200      	movs	r2, #0
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    bec4:	2100      	movs	r1, #0
    bec6:	e015      	b.n	bef4 <pinctrl_configure_pins+0xa0>
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    bec8:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    becc:	f8c6 4508 	str.w	r4, [r6, #1288]	; 0x508
    bed0:	e7ea      	b.n	bea8 <pinctrl_configure_pins+0x54>
			NRF_PSEL_UART(reg, CTS) = NRF_GET_PIN(pins[i]);
    bed2:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bed6:	f8c6 4510 	str.w	r4, [r6, #1296]	; 0x510
    beda:	e7f1      	b.n	bec0 <pinctrl_configure_pins+0x6c>
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    bedc:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bee0:	f8c6 4508 	str.w	r4, [r6, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    bee4:	6828      	ldr	r0, [r5, #0]
        nrf_gpio_pin_clear(pin_number);
    bee6:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    beea:	f7fa f8ff 	bl	60ec <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    beee:	4643      	mov	r3, r8
    bef0:	2200      	movs	r2, #0
    bef2:	2101      	movs	r1, #1
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    bef4:	6828      	ldr	r0, [r5, #0]
    bef6:	f7fa f909 	bl	610c <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    befa:	3504      	adds	r5, #4
    befc:	e7b0      	b.n	be60 <pinctrl_configure_pins+0xc>
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    befe:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bf02:	f8c6 450c 	str.w	r4, [r6, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    bf06:	6828      	ldr	r0, [r5, #0]
    bf08:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    bf0c:	f7fa f8ee 	bl	60ec <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    bf10:	e7cf      	b.n	beb2 <pinctrl_configure_pins+0x5e>
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    bf12:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bf16:	f8c6 4508 	str.w	r4, [r6, #1288]	; 0x508
				drive = NRF_DRIVE_S0D1;
    bf1a:	f1b8 0f00 	cmp.w	r8, #0
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    bf1e:	bf14      	ite	ne
    bf20:	4643      	movne	r3, r8
    bf22:	2306      	moveq	r3, #6
    bf24:	e7cd      	b.n	bec2 <pinctrl_configure_pins+0x6e>
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    bf26:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bf2a:	f8c6 450c 	str.w	r4, [r6, #1292]	; 0x50c
    bf2e:	e7f4      	b.n	bf1a <pinctrl_configure_pins+0xc6>
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    bf30:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bf34:	f8c6 4560 	str.w	r4, [r6, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    bf38:	6828      	ldr	r0, [r5, #0]
    bf3a:	f3c0 3140 	ubfx	r1, r0, #13, #1
    bf3e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    bf42:	f7ff ff82 	bl	be4a <nrf_gpio_pin_write>
    bf46:	e7b4      	b.n	beb2 <pinctrl_configure_pins+0x5e>
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    bf48:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bf4c:	f8c6 4564 	str.w	r4, [r6, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    bf50:	e7f2      	b.n	bf38 <pinctrl_configure_pins+0xe4>
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    bf52:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bf56:	f8c6 4568 	str.w	r4, [r6, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    bf5a:	e7ed      	b.n	bf38 <pinctrl_configure_pins+0xe4>
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    bf5c:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bf60:	f8c6 456c 	str.w	r4, [r6, #1388]	; 0x56c
    bf64:	e7e8      	b.n	bf38 <pinctrl_configure_pins+0xe4>
			NRF_PSEL_QSPI(reg, SCK) = NRF_GET_PIN(pins[i]);
    bf66:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bf6a:	f8c6 4524 	str.w	r4, [r6, #1316]	; 0x524
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    bf6e:	4643      	mov	r3, r8
    bf70:	2201      	movs	r2, #1
    bf72:	e7a7      	b.n	bec4 <pinctrl_configure_pins+0x70>
			NRF_PSEL_QSPI(reg, CSN) = NRF_GET_PIN(pins[i]);
    bf74:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bf78:	f8c6 4528 	str.w	r4, [r6, #1320]	; 0x528
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    bf7c:	e7f7      	b.n	bf6e <pinctrl_configure_pins+0x11a>
			NRF_PSEL_QSPI(reg, IO0) = NRF_GET_PIN(pins[i]);
    bf7e:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bf82:	f8c6 4530 	str.w	r4, [r6, #1328]	; 0x530
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    bf86:	e7f2      	b.n	bf6e <pinctrl_configure_pins+0x11a>
			NRF_PSEL_QSPI(reg, IO1) = NRF_GET_PIN(pins[i]);
    bf88:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bf8c:	f8c6 4534 	str.w	r4, [r6, #1332]	; 0x534
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    bf90:	e7ed      	b.n	bf6e <pinctrl_configure_pins+0x11a>
			NRF_PSEL_QSPI(reg, IO2) = NRF_GET_PIN(pins[i]);
    bf92:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bf96:	f8c6 4538 	str.w	r4, [r6, #1336]	; 0x538
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    bf9a:	e7e8      	b.n	bf6e <pinctrl_configure_pins+0x11a>
			NRF_PSEL_QSPI(reg, IO3) = NRF_GET_PIN(pins[i]);
    bf9c:	f004 043f 	and.w	r4, r4, #63	; 0x3f
    bfa0:	f8c6 453c 	str.w	r4, [r6, #1340]	; 0x53c
    bfa4:	e7e3      	b.n	bf6e <pinctrl_configure_pins+0x11a>
		switch (NRF_GET_FUN(pins[i])) {
    bfa6:	f06f 0085 	mvn.w	r0, #133	; 0x85
    bfaa:	e75c      	b.n	be66 <pinctrl_configure_pins+0x12>

0000bfac <boot_perform_update_hook>:
}
    bfac:	2001      	movs	r0, #1
    bfae:	4770      	bx	lr

0000bfb0 <boot_read_swap_state_primary_slot_hook>:
	if (image_index == 1) {
    bfb0:	2801      	cmp	r0, #1
		state->magic = BOOT_MAGIC_UNSET;
    bfb2:	bf01      	itttt	eq
    bfb4:	2303      	moveq	r3, #3
		state->swap_type = BOOT_SWAP_TYPE_NONE;
    bfb6:	7048      	strbeq	r0, [r1, #1]
		state->image_num = image_index;
    bfb8:	7108      	strbeq	r0, [r1, #4]
		state->magic = BOOT_MAGIC_UNSET;
    bfba:	700b      	strbeq	r3, [r1, #0]
		return 0;
    bfbc:	bf05      	ittet	eq
    bfbe:	2000      	moveq	r0, #0
		state->copy_done = BOOT_FLAG_UNSET;
    bfc0:	708b      	strbeq	r3, [r1, #2]
	return BOOT_HOOK_REGULAR;
    bfc2:	2001      	movne	r0, #1
		state->image_ok = BOOT_FLAG_UNSET;
    bfc4:	70cb      	strbeq	r3, [r1, #3]
}
    bfc6:	4770      	bx	lr

0000bfc8 <boot_copy_region_post_hook>:

int boot_copy_region_post_hook(int img_index, const struct flash_area *area,
		size_t size)
{
	if (img_index == NET_CORE_SECONDARY_SLOT) {
    bfc8:	2801      	cmp	r0, #1
    bfca:	d101      	bne.n	bfd0 <boot_copy_region_post_hook+0x8>
		return network_core_update(true);
    bfcc:	f7fa b986 	b.w	62dc <network_core_update>
	}

	return 0;
}
    bfd0:	2000      	movs	r0, #0
    bfd2:	4770      	bx	lr

0000bfd4 <boot_serial_uploaded_hook>:

int boot_serial_uploaded_hook(int img_index, const struct flash_area *area,
		size_t size)
{
	if (img_index == NET_CORE_VIRTUAL_PRIMARY_SLOT) {
    bfd4:	2803      	cmp	r0, #3
		return network_core_update(false);
    bfd6:	f04f 0000 	mov.w	r0, #0
	if (img_index == NET_CORE_VIRTUAL_PRIMARY_SLOT) {
    bfda:	d101      	bne.n	bfe0 <boot_serial_uploaded_hook+0xc>
		return network_core_update(false);
    bfdc:	f7fa b97e 	b.w	62dc <network_core_update>
	}

	return 0;
}
    bfe0:	4770      	bx	lr

0000bfe2 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    bfe2:	f7fd bef7 	b.w	9dd4 <nrf_cc3xx_platform_init_no_rng>

0000bfe6 <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    bfe6:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    bfe8:	f7f6 fefa 	bl	2de0 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    bfec:	f7f6 ffbe 	bl	2f6c <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    bff0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    bff4:	f7fd beee 	b.w	9dd4 <nrf_cc3xx_platform_init_no_rng>

0000bff8 <bootutil_buffer_is_erased.part.0>:
bool bootutil_buffer_is_erased(const struct flash_area *area,
    bff8:	b538      	push	{r3, r4, r5, lr}
    bffa:	460c      	mov	r4, r1
    bffc:	4615      	mov	r5, r2
    erased_val = flash_area_erased_val(area);
    bffe:	f7ff f8b8 	bl	b172 <flash_area_erased_val>
    for (i = 0, u8b = (uint8_t *)buffer; i < len; i++) {
    c002:	4621      	mov	r1, r4
    c004:	4425      	add	r5, r4
    c006:	42a9      	cmp	r1, r5
    c008:	d101      	bne.n	c00e <CONFIG_PM_PARTITION_SIZE_MCUBOOT+0xe>
    return true;
    c00a:	2001      	movs	r0, #1
}
    c00c:	bd38      	pop	{r3, r4, r5, pc}
        if (u8b[i] != erased_val) {
    c00e:	f811 3b01 	ldrb.w	r3, [r1], #1
    c012:	4298      	cmp	r0, r3
    c014:	d0f7      	beq.n	c006 <CONFIG_PM_PARTITION_SIZE_MCUBOOT+0x6>
            return false;
    c016:	2000      	movs	r0, #0
    c018:	e7f8      	b.n	c00c <CONFIG_PM_PARTITION_SIZE_MCUBOOT+0xc>

0000c01a <boot_swap_info_off>:
    return ALIGN_DOWN(boot_magic_off(fap) - BOOT_MAX_ALIGN, BOOT_MAX_ALIGN);
    c01a:	6880      	ldr	r0, [r0, #8]
    c01c:	3818      	subs	r0, #24
    c01e:	f020 0007 	bic.w	r0, r0, #7
}
    c022:	3810      	subs	r0, #16
    c024:	4770      	bx	lr

0000c026 <boot_magic_compatible_check>:
    switch (tbl_val) {
    c026:	2804      	cmp	r0, #4
    c028:	d009      	beq.n	c03e <boot_magic_compatible_check+0x18>
    c02a:	2805      	cmp	r0, #5
    c02c:	d103      	bne.n	c036 <boot_magic_compatible_check+0x10>
        return val != BOOT_MAGIC_GOOD;
    c02e:	1e48      	subs	r0, r1, #1
    c030:	bf18      	it	ne
    c032:	2001      	movne	r0, #1
    c034:	4770      	bx	lr
        return tbl_val == val;
    c036:	1a43      	subs	r3, r0, r1
    c038:	4258      	negs	r0, r3
    c03a:	4158      	adcs	r0, r3
    c03c:	4770      	bx	lr
    switch (tbl_val) {
    c03e:	2001      	movs	r0, #1
}
    c040:	4770      	bx	lr

0000c042 <bootutil_buffer_is_erased>:
    if (buffer == NULL || len == 0) {
    c042:	b111      	cbz	r1, c04a <bootutil_buffer_is_erased+0x8>
    c044:	b10a      	cbz	r2, c04a <bootutil_buffer_is_erased+0x8>
    c046:	f7ff bfd7 	b.w	bff8 <bootutil_buffer_is_erased.part.0>
}
    c04a:	2000      	movs	r0, #0
    c04c:	4770      	bx	lr

0000c04e <boot_read_flag>:
{
    c04e:	b538      	push	{r3, r4, r5, lr}
    c050:	460c      	mov	r4, r1
    rc = flash_area_read(fap, off, flag, sizeof *flag);
    c052:	2301      	movs	r3, #1
{
    c054:	4611      	mov	r1, r2
    rc = flash_area_read(fap, off, flag, sizeof *flag);
    c056:	4622      	mov	r2, r4
{
    c058:	4605      	mov	r5, r0
    rc = flash_area_read(fap, off, flag, sizeof *flag);
    c05a:	f7ff f845 	bl	b0e8 <flash_area_read>
    if (rc < 0) {
    c05e:	2800      	cmp	r0, #0
    c060:	db10      	blt.n	c084 <boot_read_flag+0x36>
    if (bootutil_buffer_is_erased(fap, flag, sizeof *flag)) {
    c062:	2201      	movs	r2, #1
    c064:	4621      	mov	r1, r4
    c066:	4628      	mov	r0, r5
    c068:	f7ff ffeb 	bl	c042 <bootutil_buffer_is_erased>
    c06c:	b118      	cbz	r0, c076 <boot_read_flag+0x28>
        *flag = BOOT_FLAG_UNSET;
    c06e:	2303      	movs	r3, #3
    return 0;
    c070:	2000      	movs	r0, #0
        *flag = BOOT_FLAG_UNSET;
    c072:	7023      	strb	r3, [r4, #0]
}
    c074:	bd38      	pop	{r3, r4, r5, pc}
    if (flag != BOOT_FLAG_SET) {
    c076:	7823      	ldrb	r3, [r4, #0]
        return BOOT_FLAG_BAD;
    c078:	2b01      	cmp	r3, #1
    c07a:	bf0c      	ite	eq
    c07c:	2301      	moveq	r3, #1
    c07e:	2302      	movne	r3, #2
        *flag = boot_flag_decode(*flag);
    c080:	7023      	strb	r3, [r4, #0]
    c082:	e7f7      	b.n	c074 <boot_read_flag+0x26>
        return BOOT_EFLASH;
    c084:	2001      	movs	r0, #1
    c086:	e7f5      	b.n	c074 <boot_read_flag+0x26>

0000c088 <boot_read_image_ok>:
    return ALIGN_DOWN(boot_magic_off(fap) - BOOT_MAX_ALIGN, BOOT_MAX_ALIGN);
    c088:	6882      	ldr	r2, [r0, #8]
    c08a:	3a18      	subs	r2, #24
    return boot_read_flag(fap, image_ok, boot_image_ok_off(fap));
    c08c:	f022 0207 	bic.w	r2, r2, #7
    c090:	f7ff bfdd 	b.w	c04e <boot_read_flag>

0000c094 <boot_read_swap_state_by_id>:
{
    c094:	b513      	push	{r0, r1, r4, lr}
    c096:	460c      	mov	r4, r1
    rc = flash_area_open(flash_area_id, &fap);
    c098:	b2c0      	uxtb	r0, r0
    c09a:	a901      	add	r1, sp, #4
    c09c:	f7f6 fe48 	bl	2d30 <flash_area_open>
    if (rc != 0) {
    c0a0:	b950      	cbnz	r0, c0b8 <boot_read_swap_state_by_id+0x24>
    rc = boot_read_swap_state(fap, state);
    c0a2:	4621      	mov	r1, r4
    c0a4:	9801      	ldr	r0, [sp, #4]
    c0a6:	f7fa f961 	bl	636c <boot_read_swap_state>
    c0aa:	4604      	mov	r4, r0
    flash_area_close(fap);
    c0ac:	9801      	ldr	r0, [sp, #4]
    c0ae:	f7ff f81a 	bl	b0e6 <flash_area_close>
}
    c0b2:	4620      	mov	r0, r4
    c0b4:	b002      	add	sp, #8
    c0b6:	bd10      	pop	{r4, pc}
        return BOOT_EFLASH;
    c0b8:	2401      	movs	r4, #1
    c0ba:	e7fa      	b.n	c0b2 <boot_read_swap_state_by_id+0x1e>

0000c0bc <_mbedtls_init>:
	ARG_UNUSED(device);

	init_heap();

	return 0;
}
    c0bc:	2000      	movs	r0, #0
    c0be:	4770      	bx	lr

0000c0c0 <mbedtls_asn1_get_len>:
 */
int mbedtls_asn1_get_len( unsigned char **p,
                  const unsigned char *end,
                  size_t *len )
{
    if( ( end - *p ) < 1 )
    c0c0:	6803      	ldr	r3, [r0, #0]
{
    c0c2:	b570      	push	{r4, r5, r6, lr}
    if( ( end - *p ) < 1 )
    c0c4:	1acd      	subs	r5, r1, r3
    c0c6:	2d00      	cmp	r5, #0
    c0c8:	dd0d      	ble.n	c0e6 <mbedtls_asn1_get_len+0x26>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    if( ( **p & 0x80 ) == 0 )
    c0ca:	f993 6000 	ldrsb.w	r6, [r3]
    c0ce:	781c      	ldrb	r4, [r3, #0]
    c0d0:	2e00      	cmp	r6, #0
    c0d2:	db0b      	blt.n	c0ec <mbedtls_asn1_get_len+0x2c>
        *len = *(*p)++;
    c0d4:	1c5c      	adds	r4, r3, #1
    c0d6:	6004      	str	r4, [r0, #0]
    c0d8:	781b      	ldrb	r3, [r3, #0]
    c0da:	6013      	str	r3, [r2, #0]
        default:
            return( MBEDTLS_ERR_ASN1_INVALID_LENGTH );
        }
    }

    if( *len > (size_t) ( end - *p ) )
    c0dc:	6803      	ldr	r3, [r0, #0]
    c0de:	1ac9      	subs	r1, r1, r3
    c0e0:	6813      	ldr	r3, [r2, #0]
    c0e2:	428b      	cmp	r3, r1
    c0e4:	d932      	bls.n	c14c <mbedtls_asn1_get_len+0x8c>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    c0e6:	f06f 005f 	mvn.w	r0, #95	; 0x5f

    return( 0 );
}
    c0ea:	bd70      	pop	{r4, r5, r6, pc}
        switch( **p & 0x7F )
    c0ec:	f004 047f 	and.w	r4, r4, #127	; 0x7f
    c0f0:	3c01      	subs	r4, #1
    c0f2:	2c03      	cmp	r4, #3
    c0f4:	d827      	bhi.n	c146 <mbedtls_asn1_get_len+0x86>
    c0f6:	e8df f004 	tbb	[pc, r4]
    c0fa:	0902      	.short	0x0902
    c0fc:	1e12      	.short	0x1e12
            if( ( end - *p ) < 2 )
    c0fe:	2d01      	cmp	r5, #1
    c100:	d0f1      	beq.n	c0e6 <mbedtls_asn1_get_len+0x26>
            *len = (*p)[1];
    c102:	785c      	ldrb	r4, [r3, #1]
            (*p) += 2;
    c104:	3302      	adds	r3, #2
            *len = (*p)[1];
    c106:	6014      	str	r4, [r2, #0]
            (*p) += 5;
    c108:	6003      	str	r3, [r0, #0]
            break;
    c10a:	e7e7      	b.n	c0dc <mbedtls_asn1_get_len+0x1c>
            if( ( end - *p ) < 3 )
    c10c:	2d02      	cmp	r5, #2
    c10e:	ddea      	ble.n	c0e6 <mbedtls_asn1_get_len+0x26>
            *len = ( (size_t)(*p)[1] << 8 ) | (*p)[2];
    c110:	f8b3 4001 	ldrh.w	r4, [r3, #1]
            (*p) += 3;
    c114:	3303      	adds	r3, #3
            *len = ( (size_t)(*p)[1] << 8 ) | (*p)[2];
    c116:	ba64      	rev16	r4, r4
    c118:	b2a4      	uxth	r4, r4
    c11a:	6014      	str	r4, [r2, #0]
            (*p) += 3;
    c11c:	e7f4      	b.n	c108 <mbedtls_asn1_get_len+0x48>
            if( ( end - *p ) < 4 )
    c11e:	2d03      	cmp	r5, #3
    c120:	dde1      	ble.n	c0e6 <mbedtls_asn1_get_len+0x26>
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    c122:	789c      	ldrb	r4, [r3, #2]
            *len = ( (size_t)(*p)[1] << 16 ) |
    c124:	785d      	ldrb	r5, [r3, #1]
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    c126:	0224      	lsls	r4, r4, #8
            *len = ( (size_t)(*p)[1] << 16 ) |
    c128:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    c12c:	78dd      	ldrb	r5, [r3, #3]
            (*p) += 4;
    c12e:	3304      	adds	r3, #4
                   ( (size_t)(*p)[2] << 8  ) | (*p)[3];
    c130:	432c      	orrs	r4, r5
            *len = ( (size_t)(*p)[1] << 16 ) |
    c132:	6014      	str	r4, [r2, #0]
            (*p) += 4;
    c134:	e7e8      	b.n	c108 <mbedtls_asn1_get_len+0x48>
            if( ( end - *p ) < 5 )
    c136:	2d04      	cmp	r5, #4
    c138:	ddd5      	ble.n	c0e6 <mbedtls_asn1_get_len+0x26>
            *len = ( (size_t)(*p)[1] << 24 ) | ( (size_t)(*p)[2] << 16 ) |
    c13a:	f8d3 4001 	ldr.w	r4, [r3, #1]
            (*p) += 5;
    c13e:	3305      	adds	r3, #5
    c140:	ba24      	rev	r4, r4
            *len = ( (size_t)(*p)[1] << 24 ) | ( (size_t)(*p)[2] << 16 ) |
    c142:	6014      	str	r4, [r2, #0]
            (*p) += 5;
    c144:	e7e0      	b.n	c108 <mbedtls_asn1_get_len+0x48>
        switch( **p & 0x7F )
    c146:	f06f 0063 	mvn.w	r0, #99	; 0x63
    c14a:	e7ce      	b.n	c0ea <mbedtls_asn1_get_len+0x2a>
    return( 0 );
    c14c:	2000      	movs	r0, #0
    c14e:	e7cc      	b.n	c0ea <mbedtls_asn1_get_len+0x2a>

0000c150 <mbedtls_asn1_get_tag>:

int mbedtls_asn1_get_tag( unsigned char **p,
                  const unsigned char *end,
                  size_t *len, int tag )
{
    c150:	b470      	push	{r4, r5, r6}
    if( ( end - *p ) < 1 )
    c152:	6804      	ldr	r4, [r0, #0]
    c154:	1b0e      	subs	r6, r1, r4
    c156:	2e00      	cmp	r6, #0
    c158:	dd07      	ble.n	c16a <mbedtls_asn1_get_tag+0x1a>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );

    if( **p != tag )
    c15a:	7826      	ldrb	r6, [r4, #0]
    c15c:	429e      	cmp	r6, r3
    c15e:	d108      	bne.n	c172 <mbedtls_asn1_get_tag+0x22>
        return( MBEDTLS_ERR_ASN1_UNEXPECTED_TAG );

    (*p)++;
    c160:	3401      	adds	r4, #1
    c162:	6004      	str	r4, [r0, #0]

    return( mbedtls_asn1_get_len( p, end, len ) );
}
    c164:	bc70      	pop	{r4, r5, r6}
    return( mbedtls_asn1_get_len( p, end, len ) );
    c166:	f7ff bfab 	b.w	c0c0 <mbedtls_asn1_get_len>
        return( MBEDTLS_ERR_ASN1_OUT_OF_DATA );
    c16a:	f06f 005f 	mvn.w	r0, #95	; 0x5f
}
    c16e:	bc70      	pop	{r4, r5, r6}
    c170:	4770      	bx	lr
        return( MBEDTLS_ERR_ASN1_UNEXPECTED_TAG );
    c172:	f06f 0061 	mvn.w	r0, #97	; 0x61
    c176:	e7fa      	b.n	c16e <mbedtls_asn1_get_tag+0x1e>

0000c178 <mbedtls_asn1_get_mpi>:

#if defined(MBEDTLS_BIGNUM_C)
int mbedtls_asn1_get_mpi( unsigned char **p,
                  const unsigned char *end,
                  mbedtls_mpi *X )
{
    c178:	b537      	push	{r0, r1, r2, r4, r5, lr}
    int ret = MBEDTLS_ERR_ERROR_CORRUPTION_DETECTED;
    size_t len;

    if( ( ret = mbedtls_asn1_get_tag( p, end, &len, MBEDTLS_ASN1_INTEGER ) ) != 0 )
    c17a:	2302      	movs	r3, #2
{
    c17c:	4615      	mov	r5, r2
    if( ( ret = mbedtls_asn1_get_tag( p, end, &len, MBEDTLS_ASN1_INTEGER ) ) != 0 )
    c17e:	aa01      	add	r2, sp, #4
{
    c180:	4604      	mov	r4, r0
    if( ( ret = mbedtls_asn1_get_tag( p, end, &len, MBEDTLS_ASN1_INTEGER ) ) != 0 )
    c182:	f7ff ffe5 	bl	c150 <mbedtls_asn1_get_tag>
    c186:	b940      	cbnz	r0, c19a <mbedtls_asn1_get_mpi+0x22>
        return( ret );

    ret = mbedtls_mpi_read_binary( X, *p, len );
    c188:	9a01      	ldr	r2, [sp, #4]
    c18a:	4628      	mov	r0, r5
    c18c:	6821      	ldr	r1, [r4, #0]
    c18e:	f000 fb1b 	bl	c7c8 <mbedtls_mpi_read_binary>

    *p += len;
    c192:	6823      	ldr	r3, [r4, #0]
    c194:	9a01      	ldr	r2, [sp, #4]
    c196:	4413      	add	r3, r2
    c198:	6023      	str	r3, [r4, #0]

    return( ret );
}
    c19a:	b003      	add	sp, #12
    c19c:	bd30      	pop	{r4, r5, pc}

0000c19e <mpi_mul_hlp>:
#endif
void mpi_mul_hlp( size_t i,
                  const mbedtls_mpi_uint *s,
                  mbedtls_mpi_uint *d,
                  mbedtls_mpi_uint b )
{
    c19e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
        MULADDC_INIT
        MULADDC_CORE
        MULADDC_STOP
    }
#else /* MULADDC_HUIT */
    for( ; i >= 16; i -= 16 )
    c1a2:	4684      	mov	ip, r0
{
    c1a4:	4688      	mov	r8, r1
    c1a6:	460e      	mov	r6, r1
    c1a8:	4614      	mov	r4, r2
    mbedtls_mpi_uint c = 0, t = 0;
    c1aa:	2500      	movs	r5, #0
    for( ; i >= 16; i -= 16 )
    c1ac:	f1bc 0f0f 	cmp.w	ip, #15
    c1b0:	f106 0640 	add.w	r6, r6, #64	; 0x40
    c1b4:	f104 0440 	add.w	r4, r4, #64	; 0x40
    c1b8:	d878      	bhi.n	c2ac <mpi_mul_hlp+0x10e>
    c1ba:	f06f 060f 	mvn.w	r6, #15
    c1be:	0907      	lsrs	r7, r0, #4
    c1c0:	fb06 0607 	mla	r6, r6, r7, r0
        MULADDC_CORE   MULADDC_CORE
        MULADDC_CORE   MULADDC_CORE
        MULADDC_STOP
    }

    for( ; i >= 8; i -= 8 )
    c1c4:	2e07      	cmp	r6, #7
    c1c6:	ea4f 1c87 	mov.w	ip, r7, lsl #6
    c1ca:	eb08 1487 	add.w	r4, r8, r7, lsl #6
    c1ce:	eb02 1087 	add.w	r0, r2, r7, lsl #6
    c1d2:	d95d      	bls.n	c290 <mpi_mul_hlp+0xf2>
    {
        MULADDC_INIT
        MULADDC_CORE   MULADDC_CORE
    c1d4:	f858 700c 	ldr.w	r7, [r8, ip]
    for( ; i >= 8; i -= 8 )
    c1d8:	3e08      	subs	r6, #8
        MULADDC_CORE   MULADDC_CORE
    c1da:	fba3 1707 	umull	r1, r7, r3, r7
    c1de:	186d      	adds	r5, r5, r1
    c1e0:	f852 100c 	ldr.w	r1, [r2, ip]
    c1e4:	f147 0700 	adc.w	r7, r7, #0
    c1e8:	186d      	adds	r5, r5, r1
    c1ea:	f842 500c 	str.w	r5, [r2, ip]
    c1ee:	6861      	ldr	r1, [r4, #4]
    c1f0:	f147 0200 	adc.w	r2, r7, #0
    c1f4:	fba3 5101 	umull	r5, r1, r3, r1
    c1f8:	1952      	adds	r2, r2, r5
    c1fa:	6845      	ldr	r5, [r0, #4]
    c1fc:	f141 0100 	adc.w	r1, r1, #0
    c200:	1952      	adds	r2, r2, r5
    c202:	6042      	str	r2, [r0, #4]
        MULADDC_CORE   MULADDC_CORE
    c204:	68a2      	ldr	r2, [r4, #8]
        MULADDC_CORE   MULADDC_CORE
    c206:	f141 0100 	adc.w	r1, r1, #0
        MULADDC_CORE   MULADDC_CORE
    c20a:	fba3 5202 	umull	r5, r2, r3, r2
    c20e:	1949      	adds	r1, r1, r5
    c210:	6885      	ldr	r5, [r0, #8]
    c212:	f142 0200 	adc.w	r2, r2, #0
    c216:	1949      	adds	r1, r1, r5
    c218:	6081      	str	r1, [r0, #8]
    c21a:	68e1      	ldr	r1, [r4, #12]
    c21c:	f142 0200 	adc.w	r2, r2, #0
    c220:	fba3 5101 	umull	r5, r1, r3, r1
    c224:	1952      	adds	r2, r2, r5
    c226:	68c5      	ldr	r5, [r0, #12]
    c228:	f141 0100 	adc.w	r1, r1, #0
    c22c:	1952      	adds	r2, r2, r5
    c22e:	60c2      	str	r2, [r0, #12]

        MULADDC_CORE   MULADDC_CORE
    c230:	6922      	ldr	r2, [r4, #16]
        MULADDC_CORE   MULADDC_CORE
    c232:	f141 0100 	adc.w	r1, r1, #0
        MULADDC_CORE   MULADDC_CORE
    c236:	fba3 5202 	umull	r5, r2, r3, r2
    c23a:	1949      	adds	r1, r1, r5
    c23c:	6905      	ldr	r5, [r0, #16]
    c23e:	f142 0200 	adc.w	r2, r2, #0
    c242:	1949      	adds	r1, r1, r5
    c244:	6101      	str	r1, [r0, #16]
    c246:	6961      	ldr	r1, [r4, #20]
    c248:	f142 0200 	adc.w	r2, r2, #0
    c24c:	fba3 5101 	umull	r5, r1, r3, r1
    c250:	1952      	adds	r2, r2, r5
    c252:	6945      	ldr	r5, [r0, #20]
    c254:	f141 0100 	adc.w	r1, r1, #0
    c258:	1952      	adds	r2, r2, r5
    c25a:	6142      	str	r2, [r0, #20]
        MULADDC_CORE   MULADDC_CORE
    c25c:	69a2      	ldr	r2, [r4, #24]
        MULADDC_CORE   MULADDC_CORE
    c25e:	f141 0100 	adc.w	r1, r1, #0
        MULADDC_CORE   MULADDC_CORE
    c262:	fba3 5202 	umull	r5, r2, r3, r2
    c266:	1949      	adds	r1, r1, r5
    c268:	6985      	ldr	r5, [r0, #24]
    c26a:	f142 0200 	adc.w	r2, r2, #0
    c26e:	1949      	adds	r1, r1, r5
    c270:	6181      	str	r1, [r0, #24]
    c272:	69e5      	ldr	r5, [r4, #28]
    c274:	f142 0200 	adc.w	r2, r2, #0
    c278:	fba3 5105 	umull	r5, r1, r3, r5
    c27c:	1952      	adds	r2, r2, r5
    c27e:	f141 0500 	adc.w	r5, r1, #0
    c282:	69c1      	ldr	r1, [r0, #28]
    c284:	3420      	adds	r4, #32
    c286:	1852      	adds	r2, r2, r1
    c288:	61c2      	str	r2, [r0, #28]
    c28a:	f145 0500 	adc.w	r5, r5, #0
    c28e:	3020      	adds	r0, #32
    c290:	4607      	mov	r7, r0
    c292:	ea4f 0c86 	mov.w	ip, r6, lsl #2
    c296:	eb04 0686 	add.w	r6, r4, r6, lsl #2
        MULADDC_STOP
    }

    for( ; i > 0; i-- )
    c29a:	42a6      	cmp	r6, r4
    c29c:	f040 8105 	bne.w	c4aa <mpi_mul_hlp+0x30c>
    c2a0:	4460      	add	r0, ip
    }
#endif /* MULADDC_HUIT */

    t++;

    while( c != 0 )
    c2a2:	2d00      	cmp	r5, #0
    c2a4:	f040 810f 	bne.w	c4c6 <mpi_mul_hlp+0x328>
    {
        *d += c; c = ( *d < c ); d++;
    }
}
    c2a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        MULADDC_CORE   MULADDC_CORE
    c2ac:	f856 7c40 	ldr.w	r7, [r6, #-64]
    c2b0:	f854 1c40 	ldr.w	r1, [r4, #-64]
    c2b4:	fba3 e707 	umull	lr, r7, r3, r7
    c2b8:	eb15 050e 	adds.w	r5, r5, lr
    c2bc:	f147 0700 	adc.w	r7, r7, #0
    c2c0:	194d      	adds	r5, r1, r5
    c2c2:	f844 5c40 	str.w	r5, [r4, #-64]
    c2c6:	f856 5c3c 	ldr.w	r5, [r6, #-60]
    c2ca:	f854 1c3c 	ldr.w	r1, [r4, #-60]
    c2ce:	fba3 e505 	umull	lr, r5, r3, r5
    c2d2:	f147 0700 	adc.w	r7, r7, #0
    c2d6:	eb17 070e 	adds.w	r7, r7, lr
    c2da:	f145 0500 	adc.w	r5, r5, #0
    c2de:	19cf      	adds	r7, r1, r7
    c2e0:	f844 7c3c 	str.w	r7, [r4, #-60]
        MULADDC_CORE   MULADDC_CORE
    c2e4:	f856 7c38 	ldr.w	r7, [r6, #-56]
        MULADDC_CORE   MULADDC_CORE
    c2e8:	f145 0500 	adc.w	r5, r5, #0
        MULADDC_CORE   MULADDC_CORE
    c2ec:	fba3 e707 	umull	lr, r7, r3, r7
    c2f0:	eb15 0e0e 	adds.w	lr, r5, lr
    c2f4:	f854 5c38 	ldr.w	r5, [r4, #-56]
    c2f8:	f147 0700 	adc.w	r7, r7, #0
    c2fc:	eb15 050e 	adds.w	r5, r5, lr
    c300:	f844 5c38 	str.w	r5, [r4, #-56]
    c304:	f856 5c34 	ldr.w	r5, [r6, #-52]
    c308:	f147 0700 	adc.w	r7, r7, #0
    c30c:	fba3 e505 	umull	lr, r5, r3, r5
    c310:	eb17 0e0e 	adds.w	lr, r7, lr
    c314:	f854 7c34 	ldr.w	r7, [r4, #-52]
    c318:	f145 0500 	adc.w	r5, r5, #0
    c31c:	eb17 070e 	adds.w	r7, r7, lr
    c320:	f844 7c34 	str.w	r7, [r4, #-52]
        MULADDC_CORE   MULADDC_CORE
    c324:	f856 7c30 	ldr.w	r7, [r6, #-48]
        MULADDC_CORE   MULADDC_CORE
    c328:	f145 0500 	adc.w	r5, r5, #0
        MULADDC_CORE   MULADDC_CORE
    c32c:	fba3 e707 	umull	lr, r7, r3, r7
    c330:	eb15 0e0e 	adds.w	lr, r5, lr
    c334:	f854 5c30 	ldr.w	r5, [r4, #-48]
    c338:	f147 0700 	adc.w	r7, r7, #0
    c33c:	eb15 050e 	adds.w	r5, r5, lr
    c340:	f844 5c30 	str.w	r5, [r4, #-48]
    c344:	f856 5c2c 	ldr.w	r5, [r6, #-44]
    c348:	f147 0700 	adc.w	r7, r7, #0
    c34c:	fba3 e505 	umull	lr, r5, r3, r5
    c350:	eb17 0e0e 	adds.w	lr, r7, lr
    c354:	f854 7c2c 	ldr.w	r7, [r4, #-44]
    c358:	f145 0500 	adc.w	r5, r5, #0
    c35c:	eb17 070e 	adds.w	r7, r7, lr
    c360:	f844 7c2c 	str.w	r7, [r4, #-44]
        MULADDC_CORE   MULADDC_CORE
    c364:	f856 7c28 	ldr.w	r7, [r6, #-40]
        MULADDC_CORE   MULADDC_CORE
    c368:	f145 0500 	adc.w	r5, r5, #0
        MULADDC_CORE   MULADDC_CORE
    c36c:	fba3 e707 	umull	lr, r7, r3, r7
    c370:	eb15 0e0e 	adds.w	lr, r5, lr
    c374:	f854 5c28 	ldr.w	r5, [r4, #-40]
    c378:	f147 0700 	adc.w	r7, r7, #0
    c37c:	eb15 050e 	adds.w	r5, r5, lr
    c380:	f844 5c28 	str.w	r5, [r4, #-40]
    c384:	f856 5c24 	ldr.w	r5, [r6, #-36]
    c388:	f147 0700 	adc.w	r7, r7, #0
    c38c:	fba3 e505 	umull	lr, r5, r3, r5
    c390:	eb17 0e0e 	adds.w	lr, r7, lr
    c394:	f854 7c24 	ldr.w	r7, [r4, #-36]
    c398:	f145 0500 	adc.w	r5, r5, #0
    c39c:	eb17 070e 	adds.w	r7, r7, lr
    c3a0:	f844 7c24 	str.w	r7, [r4, #-36]
        MULADDC_CORE   MULADDC_CORE
    c3a4:	f856 7c20 	ldr.w	r7, [r6, #-32]
        MULADDC_CORE   MULADDC_CORE
    c3a8:	f145 0500 	adc.w	r5, r5, #0
        MULADDC_CORE   MULADDC_CORE
    c3ac:	fba3 e707 	umull	lr, r7, r3, r7
    c3b0:	eb15 0e0e 	adds.w	lr, r5, lr
    c3b4:	f854 5c20 	ldr.w	r5, [r4, #-32]
    c3b8:	f147 0700 	adc.w	r7, r7, #0
    c3bc:	eb15 050e 	adds.w	r5, r5, lr
    c3c0:	f844 5c20 	str.w	r5, [r4, #-32]
    c3c4:	f856 5c1c 	ldr.w	r5, [r6, #-28]
    c3c8:	f147 0700 	adc.w	r7, r7, #0
    c3cc:	fba3 e505 	umull	lr, r5, r3, r5
    c3d0:	eb17 0e0e 	adds.w	lr, r7, lr
    c3d4:	f854 7c1c 	ldr.w	r7, [r4, #-28]
    c3d8:	f145 0500 	adc.w	r5, r5, #0
    c3dc:	eb17 070e 	adds.w	r7, r7, lr
    c3e0:	f844 7c1c 	str.w	r7, [r4, #-28]
        MULADDC_CORE   MULADDC_CORE
    c3e4:	f856 7c18 	ldr.w	r7, [r6, #-24]
        MULADDC_CORE   MULADDC_CORE
    c3e8:	f145 0500 	adc.w	r5, r5, #0
        MULADDC_CORE   MULADDC_CORE
    c3ec:	fba3 e707 	umull	lr, r7, r3, r7
    c3f0:	eb15 0e0e 	adds.w	lr, r5, lr
    c3f4:	f854 5c18 	ldr.w	r5, [r4, #-24]
    c3f8:	f147 0700 	adc.w	r7, r7, #0
    c3fc:	eb15 050e 	adds.w	r5, r5, lr
    c400:	f844 5c18 	str.w	r5, [r4, #-24]
    c404:	f856 5c14 	ldr.w	r5, [r6, #-20]
    c408:	f147 0700 	adc.w	r7, r7, #0
    c40c:	fba3 e505 	umull	lr, r5, r3, r5
    c410:	eb17 0e0e 	adds.w	lr, r7, lr
    c414:	f854 7c14 	ldr.w	r7, [r4, #-20]
    c418:	f145 0500 	adc.w	r5, r5, #0
    c41c:	eb17 070e 	adds.w	r7, r7, lr
    c420:	f844 7c14 	str.w	r7, [r4, #-20]
        MULADDC_CORE   MULADDC_CORE
    c424:	f856 7c10 	ldr.w	r7, [r6, #-16]
        MULADDC_CORE   MULADDC_CORE
    c428:	f145 0500 	adc.w	r5, r5, #0
        MULADDC_CORE   MULADDC_CORE
    c42c:	fba3 e707 	umull	lr, r7, r3, r7
    c430:	eb15 0e0e 	adds.w	lr, r5, lr
    c434:	f854 5c10 	ldr.w	r5, [r4, #-16]
    c438:	f147 0700 	adc.w	r7, r7, #0
    c43c:	eb15 050e 	adds.w	r5, r5, lr
    c440:	f844 5c10 	str.w	r5, [r4, #-16]
    c444:	f856 5c0c 	ldr.w	r5, [r6, #-12]
    c448:	f147 0700 	adc.w	r7, r7, #0
    c44c:	fba3 e505 	umull	lr, r5, r3, r5
    c450:	eb17 0e0e 	adds.w	lr, r7, lr
    c454:	f854 7c0c 	ldr.w	r7, [r4, #-12]
    c458:	f145 0500 	adc.w	r5, r5, #0
    c45c:	eb17 070e 	adds.w	r7, r7, lr
    c460:	f844 7c0c 	str.w	r7, [r4, #-12]
        MULADDC_CORE   MULADDC_CORE
    c464:	f856 7c08 	ldr.w	r7, [r6, #-8]
        MULADDC_CORE   MULADDC_CORE
    c468:	f145 0500 	adc.w	r5, r5, #0
        MULADDC_CORE   MULADDC_CORE
    c46c:	fba3 e707 	umull	lr, r7, r3, r7
    c470:	eb15 0e0e 	adds.w	lr, r5, lr
    c474:	f854 5c08 	ldr.w	r5, [r4, #-8]
    c478:	f147 0700 	adc.w	r7, r7, #0
    c47c:	eb15 050e 	adds.w	r5, r5, lr
    c480:	f844 5c08 	str.w	r5, [r4, #-8]
    c484:	f856 5c04 	ldr.w	r5, [r6, #-4]
    c488:	f854 1c04 	ldr.w	r1, [r4, #-4]
    c48c:	fba3 5e05 	umull	r5, lr, r3, r5
    c490:	f147 0700 	adc.w	r7, r7, #0
    c494:	197f      	adds	r7, r7, r5
    c496:	f14e 0500 	adc.w	r5, lr, #0
    c49a:	19cf      	adds	r7, r1, r7
    c49c:	f145 0500 	adc.w	r5, r5, #0
    c4a0:	f844 7c04 	str.w	r7, [r4, #-4]
    for( ; i >= 16; i -= 16 )
    c4a4:	f1ac 0c10 	sub.w	ip, ip, #16
    c4a8:	e680      	b.n	c1ac <mpi_mul_hlp+0xe>
        MULADDC_CORE
    c4aa:	f854 2b04 	ldr.w	r2, [r4], #4
    c4ae:	fba3 2102 	umull	r2, r1, r3, r2
    c4b2:	18ad      	adds	r5, r5, r2
    c4b4:	f141 0200 	adc.w	r2, r1, #0
    c4b8:	6839      	ldr	r1, [r7, #0]
    c4ba:	1949      	adds	r1, r1, r5
    c4bc:	f142 0500 	adc.w	r5, r2, #0
    c4c0:	f847 1b04 	str.w	r1, [r7], #4
    for( ; i > 0; i-- )
    c4c4:	e6e9      	b.n	c29a <mpi_mul_hlp+0xfc>
        *d += c; c = ( *d < c ); d++;
    c4c6:	6803      	ldr	r3, [r0, #0]
    c4c8:	195b      	adds	r3, r3, r5
    c4ca:	bf2c      	ite	cs
    c4cc:	2501      	movcs	r5, #1
    c4ce:	2500      	movcc	r5, #0
    c4d0:	f840 3b04 	str.w	r3, [r0], #4
    c4d4:	e6e5      	b.n	c2a2 <mpi_mul_hlp+0x104>

0000c4d6 <mpi_montmul>:
 *                      Note that unlike the usual convention in the library
 *                      for `const mbedtls_mpi*`, the content of T can change.
 */
static void mpi_montmul( mbedtls_mpi *A, const mbedtls_mpi *B, const mbedtls_mpi *N, mbedtls_mpi_uint mm,
                         const mbedtls_mpi *T )
{
    c4d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c4da:	468a      	mov	sl, r1
    c4dc:	4617      	mov	r7, r2
    c4de:	b085      	sub	sp, #20
    c4e0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    c4e2:	9000      	str	r0, [sp, #0]
    size_t i, n, m;
    mbedtls_mpi_uint u0, u1, *d;

    memset( T->p, 0, T->n * ciL );
    c4e4:	6862      	ldr	r2, [r4, #4]
    c4e6:	68a0      	ldr	r0, [r4, #8]
    c4e8:	2100      	movs	r1, #0
    c4ea:	0092      	lsls	r2, r2, #2
{
    c4ec:	9303      	str	r3, [sp, #12]
    memset( T->p, 0, T->n * ciL );
    c4ee:	f7ff f9a3 	bl	b838 <memset>

    d = T->p;
    n = N->n;
    c4f2:	687d      	ldr	r5, [r7, #4]
    m = ( B->n < n ) ? B->n : n;
    c4f4:	f8da 3004 	ldr.w	r3, [sl, #4]
    d = T->p;
    c4f8:	68a6      	ldr	r6, [r4, #8]
    m = ( B->n < n ) ? B->n : n;
    c4fa:	42ab      	cmp	r3, r5
    c4fc:	bf28      	it	cs
    c4fe:	462b      	movcs	r3, r5
    d = T->p;
    c500:	46b1      	mov	r9, r6

    for( i = 0; i < n; i++ )
    c502:	f04f 0800 	mov.w	r8, #0
        u1 = ( d[0] + u0 * B->p[0] ) * mm;

        mpi_mul_hlp( m, B->p, d, u0 );
        mpi_mul_hlp( n, N->p, d, u1 );

        *d++ = u0; d[n + 1] = 0;
    c506:	1c6c      	adds	r4, r5, #1
    m = ( B->n < n ) ? B->n : n;
    c508:	9301      	str	r3, [sp, #4]
        *d++ = u0; d[n + 1] = 0;
    c50a:	00a4      	lsls	r4, r4, #2
        u0 = A->p[i];
    c50c:	9b00      	ldr	r3, [sp, #0]
    for( i = 0; i < n; i++ )
    c50e:	45a8      	cmp	r8, r5
        u0 = A->p[i];
    c510:	6898      	ldr	r0, [r3, #8]
    for( i = 0; i < n; i++ )
    c512:	d122      	bne.n	c55a <mpi_montmul+0x84>
    c514:	3c04      	subs	r4, #4
    c516:	eb06 0804 	add.w	r8, r6, r4
     * plus N. We now potentially subtract N, avoiding leaking whether the
     * subtraction is performed through side channels. */

    /* Copy the n least significant limbs of d to A, so that
     * A = d if d < N (recall that N has n limbs). */
    memcpy( A->p, d, n * ciL );
    c51a:	4622      	mov	r2, r4
    c51c:	4641      	mov	r1, r8
    c51e:	f7ff f980 	bl	b822 <memcpy>
    /* If d >= N then we want to set A to d - N. To prevent timing attacks,
     * do the calculation without using conditional tests. */
    /* Set d to d0 + (2^biL)^n - N where d0 is the current value of d. */
    d[n] += 1;
    c522:	f856 3014 	ldr.w	r3, [r6, r4, lsl #1]
    d[n] -= mpi_sub_hlp( n, d, d, N->p );
    c526:	f8d7 e008 	ldr.w	lr, [r7, #8]
    d[n] += 1;
    c52a:	3301      	adds	r3, #1
    c52c:	f846 3014 	str.w	r3, [r6, r4, lsl #1]
    mbedtls_mpi_uint c = 0, t, z;
    c530:	2300      	movs	r3, #0
    for( i = 0; i < n; i++ )
    c532:	461a      	mov	r2, r3
    c534:	f1a8 0004 	sub.w	r0, r8, #4
    c538:	4295      	cmp	r5, r2
    c53a:	d12d      	bne.n	c598 <mpi_montmul+0xc2>
    d[n] -= mpi_sub_hlp( n, d, d, N->p );
    c53c:	f856 2014 	ldr.w	r2, [r6, r4, lsl #1]
     * so d[n] == 0 and we want to keep A as it is.
     * If d0 >= N then d >= (2^biL)^n, and d <= (2^biL)^n + N < 2 * (2^biL)^n
     * so d[n] == 1 and we want to set A to the result of the subtraction
     * which is d - (2^biL)^n, i.e. the n least significant limbs of d.
     * This exactly corresponds to a conditional assignment. */
    mbedtls_ct_mpi_uint_cond_assign( n, A->p, d, (unsigned char) d[n] );
    c540:	4628      	mov	r0, r5
    d[n] -= mpi_sub_hlp( n, d, d, N->p );
    c542:	1ad3      	subs	r3, r2, r3
    mbedtls_ct_mpi_uint_cond_assign( n, A->p, d, (unsigned char) d[n] );
    c544:	4642      	mov	r2, r8
    c546:	9900      	ldr	r1, [sp, #0]
    d[n] -= mpi_sub_hlp( n, d, d, N->p );
    c548:	f846 3014 	str.w	r3, [r6, r4, lsl #1]
    mbedtls_ct_mpi_uint_cond_assign( n, A->p, d, (unsigned char) d[n] );
    c54c:	6889      	ldr	r1, [r1, #8]
    c54e:	b2db      	uxtb	r3, r3
}
    c550:	b005      	add	sp, #20
    c552:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    mbedtls_ct_mpi_uint_cond_assign( n, A->p, d, (unsigned char) d[n] );
    c556:	f000 bfe8 	b.w	d52a <mbedtls_ct_mpi_uint_cond_assign>
        u1 = ( d[0] + u0 * B->p[0] ) * mm;
    c55a:	f8da 1008 	ldr.w	r1, [sl, #8]
        u0 = A->p[i];
    c55e:	f850 b028 	ldr.w	fp, [r0, r8, lsl #2]
        u1 = ( d[0] + u0 * B->p[0] ) * mm;
    c562:	f8d9 3000 	ldr.w	r3, [r9]
    c566:	6808      	ldr	r0, [r1, #0]
    c568:	9a03      	ldr	r2, [sp, #12]
    c56a:	fb00 330b 	mla	r3, r0, fp, r3
    c56e:	4353      	muls	r3, r2
        mpi_mul_hlp( m, B->p, d, u0 );
    c570:	9801      	ldr	r0, [sp, #4]
    c572:	464a      	mov	r2, r9
        u1 = ( d[0] + u0 * B->p[0] ) * mm;
    c574:	9302      	str	r3, [sp, #8]
        mpi_mul_hlp( m, B->p, d, u0 );
    c576:	465b      	mov	r3, fp
    c578:	f7ff fe11 	bl	c19e <mpi_mul_hlp>
        mpi_mul_hlp( n, N->p, d, u1 );
    c57c:	464a      	mov	r2, r9
    c57e:	9b02      	ldr	r3, [sp, #8]
    c580:	4628      	mov	r0, r5
    c582:	68b9      	ldr	r1, [r7, #8]
    c584:	f7ff fe0b 	bl	c19e <mpi_mul_hlp>
        *d++ = u0; d[n + 1] = 0;
    c588:	2300      	movs	r3, #0
    c58a:	f849 bb04 	str.w	fp, [r9], #4
    c58e:	f849 3004 	str.w	r3, [r9, r4]
    for( i = 0; i < n; i++ )
    c592:	f108 0801 	add.w	r8, r8, #1
    c596:	e7b9      	b.n	c50c <mpi_montmul+0x36>
        z = ( l[i] <  c );    t = l[i] - c;
    c598:	f850 cf04 	ldr.w	ip, [r0, #4]!
        c = ( t < r[i] ) + z; d[i] = t - r[i];
    c59c:	f85e 7022 	ldr.w	r7, [lr, r2, lsl #2]
        z = ( l[i] <  c );    t = l[i] - c;
    c5a0:	ebac 0103 	sub.w	r1, ip, r3
        c = ( t < r[i] ) + z; d[i] = t - r[i];
    c5a4:	42b9      	cmp	r1, r7
    c5a6:	bf2c      	ite	cs
    c5a8:	f04f 0900 	movcs.w	r9, #0
    c5ac:	f04f 0901 	movcc.w	r9, #1
    c5b0:	1bc9      	subs	r1, r1, r7
    c5b2:	459c      	cmp	ip, r3
    c5b4:	bf2c      	ite	cs
    c5b6:	464b      	movcs	r3, r9
    c5b8:	f109 0301 	addcc.w	r3, r9, #1
    c5bc:	6001      	str	r1, [r0, #0]
    for( i = 0; i < n; i++ )
    c5be:	3201      	adds	r2, #1
    c5c0:	e7ba      	b.n	c538 <mpi_montmul+0x62>

0000c5c2 <mpi_bigendian_to_host.part.0>:
static void mpi_bigendian_to_host( mbedtls_mpi_uint * const p, size_t limbs )
    c5c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
    for( cur_limb_left = p, cur_limb_right = p + ( limbs - 1 );
    c5c4:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    c5c8:	3901      	subs	r1, #1
    c5ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    c5ce:	4281      	cmp	r1, r0
    c5d0:	d201      	bcs.n	c5d6 <mpi_bigendian_to_host.part.0+0x14>
}
    c5d2:	b002      	add	sp, #8
    c5d4:	bd70      	pop	{r4, r5, r6, pc}
    return( mpi_uint_bigendian_to_host_c( x ) );
    c5d6:	6803      	ldr	r3, [r0, #0]
    mbedtls_mpi_uint tmp = 0;
    c5d8:	2500      	movs	r5, #0
    c5da:	9301      	str	r3, [sp, #4]
        tmp             = mpi_uint_bigendian_to_host( *cur_limb_left  );
    c5dc:	2304      	movs	r3, #4
    for( i = 0, x_ptr = (unsigned char*) &x; i < ciL; i++, x_ptr++ )
    c5de:	eb0d 0203 	add.w	r2, sp, r3
    c5e2:	4614      	mov	r4, r2
        tmp |= (mbedtls_mpi_uint) *x_ptr;
    c5e4:	f812 6b01 	ldrb.w	r6, [r2], #1
    for( i = 0, x_ptr = (unsigned char*) &x; i < ciL; i++, x_ptr++ )
    c5e8:	3b01      	subs	r3, #1
    c5ea:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
        tmp |= (mbedtls_mpi_uint) *x_ptr;
    c5ee:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
    for( i = 0, x_ptr = (unsigned char*) &x; i < ciL; i++, x_ptr++ )
    c5f2:	d1f7      	bne.n	c5e4 <mpi_bigendian_to_host.part.0+0x22>
    return( mpi_uint_bigendian_to_host_c( x ) );
    c5f4:	680a      	ldr	r2, [r1, #0]
    c5f6:	9201      	str	r2, [sp, #4]
        *cur_limb_left  = mpi_uint_bigendian_to_host( *cur_limb_right );
    c5f8:	2204      	movs	r2, #4
        tmp |= (mbedtls_mpi_uint) *x_ptr;
    c5fa:	f814 6b01 	ldrb.w	r6, [r4], #1
    for( i = 0, x_ptr = (unsigned char*) &x; i < ciL; i++, x_ptr++ )
    c5fe:	3a01      	subs	r2, #1
    c600:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
        tmp |= (mbedtls_mpi_uint) *x_ptr;
    c604:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
    for( i = 0, x_ptr = (unsigned char*) &x; i < ciL; i++, x_ptr++ )
    c608:	d1f7      	bne.n	c5fa <mpi_bigendian_to_host.part.0+0x38>
        *cur_limb_left  = mpi_uint_bigendian_to_host( *cur_limb_right );
    c60a:	f840 3b04 	str.w	r3, [r0], #4
        *cur_limb_right = tmp;
    c60e:	f841 5904 	str.w	r5, [r1], #-4
         cur_limb_left++, cur_limb_right-- )
    c612:	e7dc      	b.n	c5ce <mpi_bigendian_to_host.part.0+0xc>

0000c614 <mbedtls_mpi_init>:
    X->n = 0;
    c614:	2300      	movs	r3, #0
    c616:	2201      	movs	r2, #1
    X->p = NULL;
    c618:	6083      	str	r3, [r0, #8]
    X->n = 0;
    c61a:	e9c0 2300 	strd	r2, r3, [r0]
}
    c61e:	4770      	bx	lr

0000c620 <mbedtls_mpi_free>:
{
    c620:	b510      	push	{r4, lr}
    if( X == NULL )
    c622:	4604      	mov	r4, r0
    c624:	b168      	cbz	r0, c642 <mbedtls_mpi_free+0x22>
    if( X->p != NULL )
    c626:	6880      	ldr	r0, [r0, #8]
    c628:	b130      	cbz	r0, c638 <mbedtls_mpi_free+0x18>
    mbedtls_platform_zeroize( v, ciL * n );
    c62a:	6861      	ldr	r1, [r4, #4]
    c62c:	0089      	lsls	r1, r1, #2
    c62e:	f7fd fcb7 	bl	9fa0 <mbedtls_platform_zeroize>
        mbedtls_free( X->p );
    c632:	68a0      	ldr	r0, [r4, #8]
    c634:	f7fa f8da 	bl	67ec <mbedtls_free>
    X->n = 0;
    c638:	2300      	movs	r3, #0
    c63a:	2201      	movs	r2, #1
    c63c:	e9c4 2300 	strd	r2, r3, [r4]
    X->p = NULL;
    c640:	60a3      	str	r3, [r4, #8]
}
    c642:	bd10      	pop	{r4, pc}

0000c644 <mbedtls_mpi_grow>:
    if( nblimbs > MBEDTLS_MPI_MAX_LIMBS )
    c644:	f242 7310 	movw	r3, #10000	; 0x2710
    c648:	4299      	cmp	r1, r3
{
    c64a:	b570      	push	{r4, r5, r6, lr}
    c64c:	4604      	mov	r4, r0
    c64e:	460d      	mov	r5, r1
    if( nblimbs > MBEDTLS_MPI_MAX_LIMBS )
    c650:	d902      	bls.n	c658 <mbedtls_mpi_grow+0x14>
        return( MBEDTLS_ERR_MPI_ALLOC_FAILED );
    c652:	f06f 000f 	mvn.w	r0, #15
}
    c656:	bd70      	pop	{r4, r5, r6, pc}
    if( X->n < nblimbs )
    c658:	6843      	ldr	r3, [r0, #4]
    c65a:	428b      	cmp	r3, r1
    c65c:	d216      	bcs.n	c68c <mbedtls_mpi_grow+0x48>
        if( ( p = (mbedtls_mpi_uint*)mbedtls_calloc( nblimbs, ciL ) ) == NULL )
    c65e:	2104      	movs	r1, #4
    c660:	4628      	mov	r0, r5
    c662:	f7fa f8bd 	bl	67e0 <mbedtls_calloc>
    c666:	4606      	mov	r6, r0
    c668:	2800      	cmp	r0, #0
    c66a:	d0f2      	beq.n	c652 <mbedtls_mpi_grow+0xe>
        if( X->p != NULL )
    c66c:	68a1      	ldr	r1, [r4, #8]
    c66e:	b159      	cbz	r1, c688 <mbedtls_mpi_grow+0x44>
            memcpy( p, X->p, X->n * ciL );
    c670:	6862      	ldr	r2, [r4, #4]
    c672:	0092      	lsls	r2, r2, #2
    c674:	f7ff f8d5 	bl	b822 <memcpy>
    mbedtls_platform_zeroize( v, ciL * n );
    c678:	6861      	ldr	r1, [r4, #4]
    c67a:	68a0      	ldr	r0, [r4, #8]
    c67c:	0089      	lsls	r1, r1, #2
    c67e:	f7fd fc8f 	bl	9fa0 <mbedtls_platform_zeroize>
            mbedtls_free( X->p );
    c682:	68a0      	ldr	r0, [r4, #8]
    c684:	f7fa f8b2 	bl	67ec <mbedtls_free>
        X->p = p;
    c688:	e9c4 5601 	strd	r5, r6, [r4, #4]
    return( 0 );
    c68c:	2000      	movs	r0, #0
    c68e:	e7e2      	b.n	c656 <mbedtls_mpi_grow+0x12>

0000c690 <mbedtls_mpi_resize_clear>:
{
    c690:	b538      	push	{r3, r4, r5, lr}
    c692:	4604      	mov	r4, r0
    if( limbs == 0 )
    c694:	460d      	mov	r5, r1
    c696:	b919      	cbnz	r1, c6a0 <mbedtls_mpi_resize_clear+0x10>
        mbedtls_mpi_free( X );
    c698:	f7ff ffc2 	bl	c620 <mbedtls_mpi_free>
}
    c69c:	2000      	movs	r0, #0
    c69e:	bd38      	pop	{r3, r4, r5, pc}
    else if( X->n == limbs )
    c6a0:	6842      	ldr	r2, [r0, #4]
    c6a2:	428a      	cmp	r2, r1
    c6a4:	d107      	bne.n	c6b6 <mbedtls_mpi_resize_clear+0x26>
        memset( X->p, 0, limbs * ciL );
    c6a6:	2100      	movs	r1, #0
    c6a8:	6880      	ldr	r0, [r0, #8]
    c6aa:	0092      	lsls	r2, r2, #2
    c6ac:	f7ff f8c4 	bl	b838 <memset>
        X->s = 1;
    c6b0:	2301      	movs	r3, #1
    c6b2:	6023      	str	r3, [r4, #0]
        return( 0 );
    c6b4:	e7f2      	b.n	c69c <mbedtls_mpi_resize_clear+0xc>
        mbedtls_mpi_free( X );
    c6b6:	f7ff ffb3 	bl	c620 <mbedtls_mpi_free>
        return( mbedtls_mpi_grow( X, limbs ) );
    c6ba:	4629      	mov	r1, r5
    c6bc:	4620      	mov	r0, r4
}
    c6be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        return( mbedtls_mpi_grow( X, limbs ) );
    c6c2:	f7ff bfbf 	b.w	c644 <mbedtls_mpi_grow>

0000c6c6 <mbedtls_mpi_copy>:
    if( X == Y )
    c6c6:	4288      	cmp	r0, r1
{
    c6c8:	b570      	push	{r4, r5, r6, lr}
    c6ca:	4605      	mov	r5, r0
    c6cc:	460e      	mov	r6, r1
    if( X == Y )
    c6ce:	d00a      	beq.n	c6e6 <mbedtls_mpi_copy+0x20>
    if( Y->n == 0 )
    c6d0:	684c      	ldr	r4, [r1, #4]
        if( X->n != 0 )
    c6d2:	6840      	ldr	r0, [r0, #4]
    if( Y->n == 0 )
    c6d4:	b96c      	cbnz	r4, c6f2 <mbedtls_mpi_copy+0x2c>
        if( X->n != 0 )
    c6d6:	b1c8      	cbz	r0, c70c <mbedtls_mpi_copy+0x46>
            X->s = 1;
    c6d8:	2301      	movs	r3, #1
            memset( X->p, 0, X->n * ciL );
    c6da:	0082      	lsls	r2, r0, #2
    c6dc:	4621      	mov	r1, r4
    c6de:	68a8      	ldr	r0, [r5, #8]
            X->s = 1;
    c6e0:	602b      	str	r3, [r5, #0]
            memset( X->p, 0, X->n * ciL );
    c6e2:	f7ff f8a9 	bl	b838 <memset>
        return( 0 );
    c6e6:	2000      	movs	r0, #0
    c6e8:	e010      	b.n	c70c <mbedtls_mpi_copy+0x46>
        if( Y->p[i] != 0 )
    c6ea:	68b3      	ldr	r3, [r6, #8]
    c6ec:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    c6f0:	b913      	cbnz	r3, c6f8 <mbedtls_mpi_copy+0x32>
    for( i = Y->n - 1; i > 0; i-- )
    c6f2:	3c01      	subs	r4, #1
    c6f4:	2c00      	cmp	r4, #0
    c6f6:	d1f8      	bne.n	c6ea <mbedtls_mpi_copy+0x24>
    X->s = Y->s;
    c6f8:	6833      	ldr	r3, [r6, #0]
    i++;
    c6fa:	3401      	adds	r4, #1
    if( X->n < i )
    c6fc:	4284      	cmp	r4, r0
    X->s = Y->s;
    c6fe:	602b      	str	r3, [r5, #0]
    if( X->n < i )
    c700:	d905      	bls.n	c70e <mbedtls_mpi_copy+0x48>
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, i ) );
    c702:	4621      	mov	r1, r4
    c704:	4628      	mov	r0, r5
    c706:	f7ff ff9d 	bl	c644 <mbedtls_mpi_grow>
    c70a:	b140      	cbz	r0, c71e <mbedtls_mpi_copy+0x58>
}
    c70c:	bd70      	pop	{r4, r5, r6, pc}
        memset( X->p + i, 0, ( X->n - i ) * ciL );
    c70e:	1b02      	subs	r2, r0, r4
    c710:	68a8      	ldr	r0, [r5, #8]
    c712:	2100      	movs	r1, #0
    c714:	0092      	lsls	r2, r2, #2
    c716:	eb00 0084 	add.w	r0, r0, r4, lsl #2
    c71a:	f7ff f88d 	bl	b838 <memset>
    memcpy( X->p, Y->p, i * ciL );
    c71e:	68b1      	ldr	r1, [r6, #8]
    c720:	68a8      	ldr	r0, [r5, #8]
    c722:	00a2      	lsls	r2, r4, #2
    c724:	f7ff f87d 	bl	b822 <memcpy>
    c728:	e7dd      	b.n	c6e6 <mbedtls_mpi_copy+0x20>

0000c72a <mbedtls_mpi_lset>:
{
    c72a:	b570      	push	{r4, r5, r6, lr}
    c72c:	460e      	mov	r6, r1
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, 1 ) );
    c72e:	2101      	movs	r1, #1
{
    c730:	4604      	mov	r4, r0
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, 1 ) );
    c732:	f7ff ff87 	bl	c644 <mbedtls_mpi_grow>
    c736:	4605      	mov	r5, r0
    c738:	b988      	cbnz	r0, c75e <mbedtls_mpi_lset+0x34>
    memset( X->p, 0, X->n * ciL );
    c73a:	6862      	ldr	r2, [r4, #4]
    c73c:	4601      	mov	r1, r0
    c73e:	0092      	lsls	r2, r2, #2
    c740:	68a0      	ldr	r0, [r4, #8]
    c742:	f7ff f879 	bl	b838 <memset>
    X->p[0] = ( z < 0 ) ? -z : z;
    c746:	68a3      	ldr	r3, [r4, #8]
    c748:	ea86 72e6 	eor.w	r2, r6, r6, asr #31
    X->s    = ( z < 0 ) ? -1 : 1;
    c74c:	2e00      	cmp	r6, #0
    X->p[0] = ( z < 0 ) ? -z : z;
    c74e:	eba2 72e6 	sub.w	r2, r2, r6, asr #31
    c752:	601a      	str	r2, [r3, #0]
    X->s    = ( z < 0 ) ? -1 : 1;
    c754:	bfb4      	ite	lt
    c756:	f04f 33ff 	movlt.w	r3, #4294967295
    c75a:	2301      	movge	r3, #1
    c75c:	6023      	str	r3, [r4, #0]
}
    c75e:	4628      	mov	r0, r5
    c760:	bd70      	pop	{r4, r5, r6, pc}

0000c762 <mbedtls_mpi_get_bit>:
    if( X->n * biL <= pos )
    c762:	6843      	ldr	r3, [r0, #4]
    c764:	ebb1 1f43 	cmp.w	r1, r3, lsl #5
    return( ( X->p[pos / biL] >> ( pos % biL ) ) & 0x01 );
    c768:	bf3f      	itttt	cc
    c76a:	6883      	ldrcc	r3, [r0, #8]
    c76c:	094a      	lsrcc	r2, r1, #5
    c76e:	f853 0022 	ldrcc.w	r0, [r3, r2, lsl #2]
    c772:	f001 011f 	andcc.w	r1, r1, #31
    c776:	bf3a      	itte	cc
    c778:	fa20 f101 	lsrcc.w	r1, r0, r1
    c77c:	f001 0001 	andcc.w	r0, r1, #1
        return( 0 );
    c780:	2000      	movcs	r0, #0
}
    c782:	4770      	bx	lr

0000c784 <mbedtls_mpi_bitlen>:
{
    c784:	4602      	mov	r2, r0
    if( X->n == 0 )
    c786:	6840      	ldr	r0, [r0, #4]
    c788:	b188      	cbz	r0, c7ae <mbedtls_mpi_bitlen+0x2a>
        if( X->p[i] != 0 )
    c78a:	6892      	ldr	r2, [r2, #8]
    for( i = X->n - 1; i > 0; i-- )
    c78c:	1e43      	subs	r3, r0, #1
    c78e:	b97b      	cbnz	r3, c7b0 <mbedtls_mpi_bitlen+0x2c>
    j = biL - mbedtls_clz( X->p[i] );
    c790:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    for( j = 0; j < biL; j++ )
    c794:	2000      	movs	r0, #0
    mbedtls_mpi_uint mask = (mbedtls_mpi_uint) 1 << (biL - 1);
    c796:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
        if( x & mask ) break;
    c79a:	4211      	tst	r1, r2
    c79c:	d104      	bne.n	c7a8 <mbedtls_mpi_bitlen+0x24>
    for( j = 0; j < biL; j++ )
    c79e:	3001      	adds	r0, #1
    c7a0:	2820      	cmp	r0, #32
        mask >>= 1;
    c7a2:	ea4f 0252 	mov.w	r2, r2, lsr #1
    for( j = 0; j < biL; j++ )
    c7a6:	d1f8      	bne.n	c79a <mbedtls_mpi_bitlen+0x16>
    return( ( i * biL ) + j );
    c7a8:	3301      	adds	r3, #1
    c7aa:	ebc0 1043 	rsb	r0, r0, r3, lsl #5
}
    c7ae:	4770      	bx	lr
        if( X->p[i] != 0 )
    c7b0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    c7b4:	2900      	cmp	r1, #0
    c7b6:	d1eb      	bne.n	c790 <mbedtls_mpi_bitlen+0xc>
    for( i = X->n - 1; i > 0; i-- )
    c7b8:	3b01      	subs	r3, #1
    c7ba:	e7e8      	b.n	c78e <mbedtls_mpi_bitlen+0xa>

0000c7bc <mbedtls_mpi_size>:
{
    c7bc:	b508      	push	{r3, lr}
    return( ( mbedtls_mpi_bitlen( X ) + 7 ) >> 3 );
    c7be:	f7ff ffe1 	bl	c784 <mbedtls_mpi_bitlen>
    c7c2:	3007      	adds	r0, #7
}
    c7c4:	08c0      	lsrs	r0, r0, #3
    c7c6:	bd08      	pop	{r3, pc}

0000c7c8 <mbedtls_mpi_read_binary>:
{
    c7c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    size_t const limbs    = CHARS_TO_LIMBS( buflen );
    c7cc:	f012 0403 	ands.w	r4, r2, #3
    c7d0:	bf18      	it	ne
    c7d2:	2401      	movne	r4, #1
    c7d4:	eb04 0492 	add.w	r4, r4, r2, lsr #2
{
    c7d8:	4688      	mov	r8, r1
    MBEDTLS_MPI_CHK( mbedtls_mpi_resize_clear( X, limbs ) );
    c7da:	4621      	mov	r1, r4
{
    c7dc:	4607      	mov	r7, r0
    c7de:	4615      	mov	r5, r2
    MBEDTLS_MPI_CHK( mbedtls_mpi_resize_clear( X, limbs ) );
    c7e0:	f7ff ff56 	bl	c690 <mbedtls_mpi_resize_clear>
    c7e4:	4606      	mov	r6, r0
    c7e6:	b968      	cbnz	r0, c804 <mbedtls_mpi_read_binary+0x3c>
    if( buflen != 0 )
    c7e8:	b165      	cbz	r5, c804 <mbedtls_mpi_read_binary+0x3c>
        memcpy( Xp + overhead, buf, buflen );
    c7ea:	68bb      	ldr	r3, [r7, #8]
    size_t const overhead = ( limbs * ciL ) - buflen;
    c7ec:	ebc5 0084 	rsb	r0, r5, r4, lsl #2
        memcpy( Xp + overhead, buf, buflen );
    c7f0:	462a      	mov	r2, r5
    c7f2:	4641      	mov	r1, r8
    c7f4:	4418      	add	r0, r3
    c7f6:	f7ff f814 	bl	b822 <memcpy>
    if( limbs == 0 )
    c7fa:	b11c      	cbz	r4, c804 <mbedtls_mpi_read_binary+0x3c>
    c7fc:	4621      	mov	r1, r4
    c7fe:	68b8      	ldr	r0, [r7, #8]
    c800:	f7ff fedf 	bl	c5c2 <mpi_bigendian_to_host.part.0>
}
    c804:	4630      	mov	r0, r6
    c806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000c80a <mbedtls_mpi_write_binary>:
{
    c80a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c80c:	4604      	mov	r4, r0
    stored_bytes = X->n * ciL;
    c80e:	6863      	ldr	r3, [r4, #4]
{
    c810:	4608      	mov	r0, r1
    if( stored_bytes < buflen )
    c812:	ebb2 0f83 	cmp.w	r2, r3, lsl #2
    stored_bytes = X->n * ciL;
    c816:	ea4f 0583 	mov.w	r5, r3, lsl #2
    if( stored_bytes < buflen )
    c81a:	d91b      	bls.n	c854 <mbedtls_mpi_write_binary+0x4a>
        p = buf + buflen - stored_bytes;
    c81c:	1b52      	subs	r2, r2, r5
    c81e:	188e      	adds	r6, r1, r2
        memset( buf, 0, buflen - stored_bytes );
    c820:	2100      	movs	r1, #0
    c822:	f7ff f809 	bl	b838 <memset>
        p = buf + buflen - stored_bytes;
    c826:	4630      	mov	r0, r6
    c828:	462a      	mov	r2, r5
    for( i = 0; i < bytes_to_copy; i++ )
    c82a:	2300      	movs	r3, #0
    c82c:	1881      	adds	r1, r0, r2
    c82e:	429a      	cmp	r2, r3
    c830:	d112      	bne.n	c858 <mbedtls_mpi_write_binary+0x4e>
    return( 0 );
    c832:	2000      	movs	r0, #0
}
    c834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            if( GET_BYTE( X, i ) != 0 )
    c836:	68a7      	ldr	r7, [r4, #8]
    c838:	f003 0103 	and.w	r1, r3, #3
    c83c:	f023 0c03 	bic.w	ip, r3, #3
    c840:	00ce      	lsls	r6, r1, #3
    c842:	f857 100c 	ldr.w	r1, [r7, ip]
    c846:	40f1      	lsrs	r1, r6
    c848:	b2c9      	uxtb	r1, r1
    c84a:	b989      	cbnz	r1, c870 <mbedtls_mpi_write_binary+0x66>
        for( i = bytes_to_copy; i < stored_bytes; i++ )
    c84c:	3301      	adds	r3, #1
    c84e:	42ab      	cmp	r3, r5
    c850:	d1f1      	bne.n	c836 <mbedtls_mpi_write_binary+0x2c>
    c852:	e7ea      	b.n	c82a <mbedtls_mpi_write_binary+0x20>
    c854:	4613      	mov	r3, r2
    c856:	e7fa      	b.n	c84e <mbedtls_mpi_write_binary+0x44>
        p[bytes_to_copy - i - 1] = GET_BYTE( X, i );
    c858:	68a7      	ldr	r7, [r4, #8]
    c85a:	f003 0003 	and.w	r0, r3, #3
    c85e:	f023 0603 	bic.w	r6, r3, #3
    c862:	00c5      	lsls	r5, r0, #3
    c864:	59b8      	ldr	r0, [r7, r6]
    for( i = 0; i < bytes_to_copy; i++ )
    c866:	3301      	adds	r3, #1
        p[bytes_to_copy - i - 1] = GET_BYTE( X, i );
    c868:	40e8      	lsrs	r0, r5
    c86a:	f801 0d01 	strb.w	r0, [r1, #-1]!
    for( i = 0; i < bytes_to_copy; i++ )
    c86e:	e7de      	b.n	c82e <mbedtls_mpi_write_binary+0x24>
                return( MBEDTLS_ERR_MPI_BUFFER_TOO_SMALL );
    c870:	f06f 0007 	mvn.w	r0, #7
    c874:	e7de      	b.n	c834 <mbedtls_mpi_write_binary+0x2a>

0000c876 <mbedtls_mpi_shift_l>:
{
    c876:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c878:	4605      	mov	r5, r0
    c87a:	460e      	mov	r6, r1
    v0 = count / (biL    );
    c87c:	094c      	lsrs	r4, r1, #5
    t1 = count & (biL - 1);
    c87e:	f001 071f 	and.w	r7, r1, #31
    i = mbedtls_mpi_bitlen( X ) + count;
    c882:	f7ff ff7f 	bl	c784 <mbedtls_mpi_bitlen>
    if( X->n * biL < i )
    c886:	686b      	ldr	r3, [r5, #4]
    i = mbedtls_mpi_bitlen( X ) + count;
    c888:	4430      	add	r0, r6
    if( X->n * biL < i )
    c88a:	ebb0 1f43 	cmp.w	r0, r3, lsl #5
    c88e:	d805      	bhi.n	c89c <mbedtls_mpi_shift_l+0x26>
    if( v0 > 0 )
    c890:	2e1f      	cmp	r6, #31
    c892:	d80f      	bhi.n	c8b4 <mbedtls_mpi_shift_l+0x3e>
    if( t1 > 0 )
    c894:	2f00      	cmp	r7, #0
    c896:	d13c      	bne.n	c912 <mbedtls_mpi_shift_l+0x9c>
    ret = 0;
    c898:	2000      	movs	r0, #0
    c89a:	e00a      	b.n	c8b2 <mbedtls_mpi_shift_l+0x3c>
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, BITS_TO_LIMBS( i ) ) );
    c89c:	f010 011f 	ands.w	r1, r0, #31
    c8a0:	bf18      	it	ne
    c8a2:	2101      	movne	r1, #1
    c8a4:	eb01 1150 	add.w	r1, r1, r0, lsr #5
    c8a8:	4628      	mov	r0, r5
    c8aa:	f7ff fecb 	bl	c644 <mbedtls_mpi_grow>
    c8ae:	2800      	cmp	r0, #0
    c8b0:	d0ee      	beq.n	c890 <mbedtls_mpi_shift_l+0x1a>
}
    c8b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for( i = X->n; i > v0; i-- )
    c8b4:	f06f 0003 	mvn.w	r0, #3
    c8b8:	686b      	ldr	r3, [r5, #4]
    c8ba:	4360      	muls	r0, r4
    c8bc:	4619      	mov	r1, r3
    c8be:	009a      	lsls	r2, r3, #2
    c8c0:	42a1      	cmp	r1, r4
    c8c2:	f1a2 0204 	sub.w	r2, r2, #4
    c8c6:	d80c      	bhi.n	c8e2 <mbedtls_mpi_shift_l+0x6c>
    c8c8:	1ae2      	subs	r2, r4, r3
    c8ca:	429c      	cmp	r4, r3
    c8cc:	bf88      	it	hi
    c8ce:	2200      	movhi	r2, #0
    c8d0:	4413      	add	r3, r2
            X->p[i - 1] = 0;
    c8d2:	2200      	movs	r2, #0
    c8d4:	009b      	lsls	r3, r3, #2
        for( ; i > 0; i-- )
    c8d6:	3b04      	subs	r3, #4
    c8d8:	1d19      	adds	r1, r3, #4
    c8da:	d0db      	beq.n	c894 <mbedtls_mpi_shift_l+0x1e>
            X->p[i - 1] = 0;
    c8dc:	68a9      	ldr	r1, [r5, #8]
    c8de:	50ca      	str	r2, [r1, r3]
        for( ; i > 0; i-- )
    c8e0:	e7f9      	b.n	c8d6 <mbedtls_mpi_shift_l+0x60>
            X->p[i - 1] = X->p[i - v0 - 1];
    c8e2:	68ae      	ldr	r6, [r5, #8]
        for( i = X->n; i > v0; i-- )
    c8e4:	3901      	subs	r1, #1
            X->p[i - 1] = X->p[i - v0 - 1];
    c8e6:	eb06 0c02 	add.w	ip, r6, r2
    c8ea:	f85c c000 	ldr.w	ip, [ip, r0]
    c8ee:	f846 c002 	str.w	ip, [r6, r2]
        for( i = X->n; i > v0; i-- )
    c8f2:	e7e5      	b.n	c8c0 <mbedtls_mpi_shift_l+0x4a>
            r1 = X->p[i] >> (biL - t1);
    c8f4:	68a8      	ldr	r0, [r5, #8]
    c8f6:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
            X->p[i] <<= t1;
    c8fa:	fa01 f307 	lsl.w	r3, r1, r7
            X->p[i] |= r0;
    c8fe:	4313      	orrs	r3, r2
    c900:	f840 3024 	str.w	r3, [r0, r4, lsl #2]
            r0 = r1;
    c904:	fa21 f206 	lsr.w	r2, r1, r6
        for( i = v0; i < X->n; i++ )
    c908:	3401      	adds	r4, #1
    c90a:	686b      	ldr	r3, [r5, #4]
    c90c:	42a3      	cmp	r3, r4
    c90e:	d8f1      	bhi.n	c8f4 <mbedtls_mpi_shift_l+0x7e>
    c910:	e7c2      	b.n	c898 <mbedtls_mpi_shift_l+0x22>
    mbedtls_mpi_uint r0 = 0, r1;
    c912:	2200      	movs	r2, #0
            r1 = X->p[i] >> (biL - t1);
    c914:	f1c7 0620 	rsb	r6, r7, #32
    c918:	e7f7      	b.n	c90a <mbedtls_mpi_shift_l+0x94>

0000c91a <mbedtls_mpi_shift_r>:
    if( v0 > X->n || ( v0 == X->n && v1 > 0 ) )
    c91a:	6843      	ldr	r3, [r0, #4]
{
    c91c:	b4f0      	push	{r4, r5, r6, r7}
    v0 = count /  biL;
    c91e:	094c      	lsrs	r4, r1, #5
    if( v0 > X->n || ( v0 == X->n && v1 > 0 ) )
    c920:	42a3      	cmp	r3, r4
    v1 = count & (biL - 1);
    c922:	f001 021f 	and.w	r2, r1, #31
    if( v0 > X->n || ( v0 == X->n && v1 > 0 ) )
    c926:	d301      	bcc.n	c92c <mbedtls_mpi_shift_r+0x12>
    c928:	d104      	bne.n	c934 <mbedtls_mpi_shift_r+0x1a>
    c92a:	b36a      	cbz	r2, c988 <mbedtls_mpi_shift_r+0x6e>
}
    c92c:	bcf0      	pop	{r4, r5, r6, r7}
        return mbedtls_mpi_lset( X, 0 );
    c92e:	2100      	movs	r1, #0
    c930:	f7ff befb 	b.w	c72a <mbedtls_mpi_lset>
    if( v0 > 0 )
    c934:	291f      	cmp	r1, #31
    c936:	d829      	bhi.n	c98c <mbedtls_mpi_shift_r+0x72>
    if( v1 > 0 )
    c938:	b9aa      	cbnz	r2, c966 <mbedtls_mpi_shift_r+0x4c>
}
    c93a:	bcf0      	pop	{r4, r5, r6, r7}
    c93c:	2000      	movs	r0, #0
    c93e:	4770      	bx	lr
            X->p[i] = X->p[i + v0];
    c940:	6885      	ldr	r5, [r0, #8]
    c942:	586e      	ldr	r6, [r5, r1]
    c944:	3104      	adds	r1, #4
    c946:	f845 6023 	str.w	r6, [r5, r3, lsl #2]
        for( i = 0; i < X->n - v0; i++ )
    c94a:	3301      	adds	r3, #1
    c94c:	6845      	ldr	r5, [r0, #4]
    c94e:	1b2d      	subs	r5, r5, r4
    c950:	429d      	cmp	r5, r3
    c952:	d8f5      	bhi.n	c940 <mbedtls_mpi_shift_r+0x26>
            X->p[i] = 0;
    c954:	2400      	movs	r4, #0
        for( ; i < X->n; i++ )
    c956:	6841      	ldr	r1, [r0, #4]
    c958:	4299      	cmp	r1, r3
    c95a:	d9ed      	bls.n	c938 <mbedtls_mpi_shift_r+0x1e>
            X->p[i] = 0;
    c95c:	6881      	ldr	r1, [r0, #8]
    c95e:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
        for( ; i < X->n; i++ )
    c962:	3301      	adds	r3, #1
    c964:	e7f7      	b.n	c956 <mbedtls_mpi_shift_r+0x3c>
    mbedtls_mpi_uint r0 = 0, r1;
    c966:	2400      	movs	r4, #0
        for( i = X->n; i > 0; i-- )
    c968:	6843      	ldr	r3, [r0, #4]
            r1 = X->p[i - 1] << (biL - v1);
    c96a:	f1c2 0720 	rsb	r7, r2, #32
        for( i = X->n; i > 0; i-- )
    c96e:	3b01      	subs	r3, #1
    c970:	d3e3      	bcc.n	c93a <mbedtls_mpi_shift_r+0x20>
            r1 = X->p[i - 1] << (biL - v1);
    c972:	6886      	ldr	r6, [r0, #8]
    c974:	f856 5023 	ldr.w	r5, [r6, r3, lsl #2]
            X->p[i - 1] >>= v1;
    c978:	fa25 f102 	lsr.w	r1, r5, r2
            X->p[i - 1] |= r0;
    c97c:	4321      	orrs	r1, r4
    c97e:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
            r0 = r1;
    c982:	fa05 f407 	lsl.w	r4, r5, r7
    c986:	e7f2      	b.n	c96e <mbedtls_mpi_shift_r+0x54>
    if( v0 > 0 )
    c988:	291f      	cmp	r1, #31
    c98a:	d9d6      	bls.n	c93a <mbedtls_mpi_shift_r+0x20>
{
    c98c:	2300      	movs	r3, #0
    c98e:	00a1      	lsls	r1, r4, #2
    c990:	e7dc      	b.n	c94c <mbedtls_mpi_shift_r+0x32>

0000c992 <mbedtls_mpi_cmp_abs>:
{
    c992:	b530      	push	{r4, r5, lr}
    for( i = X->n; i > 0; i-- )
    c994:	6843      	ldr	r3, [r0, #4]
    c996:	b92b      	cbnz	r3, c9a4 <mbedtls_mpi_cmp_abs+0x12>
    for( j = Y->n; j > 0; j-- )
    c998:	684a      	ldr	r2, [r1, #4]
    c99a:	b962      	cbnz	r2, c9b6 <mbedtls_mpi_cmp_abs+0x24>
    if( i == 0 && j == 0 )
    c99c:	1e18      	subs	r0, r3, #0
    c99e:	bf18      	it	ne
    c9a0:	2001      	movne	r0, #1
    c9a2:	e028      	b.n	c9f6 <mbedtls_mpi_cmp_abs+0x64>
        if( X->p[i - 1] != 0 )
    c9a4:	6882      	ldr	r2, [r0, #8]
    c9a6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    c9aa:	f852 2c04 	ldr.w	r2, [r2, #-4]
    c9ae:	2a00      	cmp	r2, #0
    c9b0:	d1f2      	bne.n	c998 <mbedtls_mpi_cmp_abs+0x6>
    for( i = X->n; i > 0; i-- )
    c9b2:	3b01      	subs	r3, #1
    c9b4:	e7ef      	b.n	c996 <mbedtls_mpi_cmp_abs+0x4>
        if( Y->p[j - 1] != 0 )
    c9b6:	688c      	ldr	r4, [r1, #8]
    c9b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
    c9bc:	f855 5c04 	ldr.w	r5, [r5, #-4]
    c9c0:	b935      	cbnz	r5, c9d0 <mbedtls_mpi_cmp_abs+0x3e>
    for( j = Y->n; j > 0; j-- )
    c9c2:	3a01      	subs	r2, #1
    c9c4:	e7e9      	b.n	c99a <mbedtls_mpi_cmp_abs+0x8>
    if( i > j ) return(  1 );
    c9c6:	2001      	movs	r0, #1
    c9c8:	e015      	b.n	c9f6 <mbedtls_mpi_cmp_abs+0x64>
    if( j > i ) return( -1 );
    c9ca:	f04f 30ff 	mov.w	r0, #4294967295
    c9ce:	e012      	b.n	c9f6 <mbedtls_mpi_cmp_abs+0x64>
    if( i == 0 && j == 0 )
    c9d0:	2b00      	cmp	r3, #0
    c9d2:	d0fa      	beq.n	c9ca <mbedtls_mpi_cmp_abs+0x38>
    if( i > j ) return(  1 );
    c9d4:	4293      	cmp	r3, r2
    c9d6:	d8f6      	bhi.n	c9c6 <mbedtls_mpi_cmp_abs+0x34>
    if( j > i ) return( -1 );
    c9d8:	d3f7      	bcc.n	c9ca <mbedtls_mpi_cmp_abs+0x38>
    c9da:	3b01      	subs	r3, #1
        if( X->p[i - 1] > Y->p[i - 1] ) return(  1 );
    c9dc:	6882      	ldr	r2, [r0, #8]
    c9de:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    c9e2:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    c9e6:	4291      	cmp	r1, r2
    c9e8:	d8ed      	bhi.n	c9c6 <mbedtls_mpi_cmp_abs+0x34>
        if( X->p[i - 1] < Y->p[i - 1] ) return( -1 );
    c9ea:	f103 33ff 	add.w	r3, r3, #4294967295
    c9ee:	d3ec      	bcc.n	c9ca <mbedtls_mpi_cmp_abs+0x38>
    for( ; i > 0; i-- )
    c9f0:	1c5a      	adds	r2, r3, #1
    c9f2:	d1f3      	bne.n	c9dc <mbedtls_mpi_cmp_abs+0x4a>
    return( 0 );
    c9f4:	2000      	movs	r0, #0
}
    c9f6:	bd30      	pop	{r4, r5, pc}

0000c9f8 <mbedtls_mpi_cmp_mpi>:
{
    c9f8:	4602      	mov	r2, r0
    c9fa:	b530      	push	{r4, r5, lr}
    for( i = X->n; i > 0; i-- )
    c9fc:	6843      	ldr	r3, [r0, #4]
    c9fe:	b923      	cbnz	r3, ca0a <mbedtls_mpi_cmp_mpi+0x12>
    for( j = Y->n; j > 0; j-- )
    ca00:	6848      	ldr	r0, [r1, #4]
    ca02:	b958      	cbnz	r0, ca1c <mbedtls_mpi_cmp_mpi+0x24>
    if( i == 0 && j == 0 )
    ca04:	2b00      	cmp	r3, #0
    ca06:	d136      	bne.n	ca76 <mbedtls_mpi_cmp_mpi+0x7e>
    ca08:	e02f      	b.n	ca6a <mbedtls_mpi_cmp_mpi+0x72>
        if( X->p[i - 1] != 0 )
    ca0a:	6890      	ldr	r0, [r2, #8]
    ca0c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    ca10:	f850 0c04 	ldr.w	r0, [r0, #-4]
    ca14:	2800      	cmp	r0, #0
    ca16:	d1f3      	bne.n	ca00 <mbedtls_mpi_cmp_mpi+0x8>
    for( i = X->n; i > 0; i-- )
    ca18:	3b01      	subs	r3, #1
    ca1a:	e7f0      	b.n	c9fe <mbedtls_mpi_cmp_mpi+0x6>
        if( Y->p[j - 1] != 0 )
    ca1c:	688c      	ldr	r4, [r1, #8]
    ca1e:	eb04 0580 	add.w	r5, r4, r0, lsl #2
    ca22:	f855 5c04 	ldr.w	r5, [r5, #-4]
    ca26:	bb15      	cbnz	r5, ca6e <mbedtls_mpi_cmp_mpi+0x76>
    for( j = Y->n; j > 0; j-- )
    ca28:	3801      	subs	r0, #1
    ca2a:	e7ea      	b.n	ca02 <mbedtls_mpi_cmp_mpi+0xa>
    if( j > i ) return( -Y->s );
    ca2c:	d202      	bcs.n	ca34 <mbedtls_mpi_cmp_mpi+0x3c>
    ca2e:	6808      	ldr	r0, [r1, #0]
        if( X->p[i - 1] < Y->p[i - 1] ) return( -X->s );
    ca30:	4240      	negs	r0, r0
    ca32:	e021      	b.n	ca78 <mbedtls_mpi_cmp_mpi+0x80>
    if( X->s > 0 && Y->s < 0 ) return(  1 );
    ca34:	6810      	ldr	r0, [r2, #0]
    if( j > i ) return( -Y->s );
    ca36:	6809      	ldr	r1, [r1, #0]
    if( X->s > 0 && Y->s < 0 ) return(  1 );
    ca38:	2800      	cmp	r0, #0
    ca3a:	dd03      	ble.n	ca44 <mbedtls_mpi_cmp_mpi+0x4c>
    ca3c:	2900      	cmp	r1, #0
    ca3e:	da07      	bge.n	ca50 <mbedtls_mpi_cmp_mpi+0x58>
    ca40:	2001      	movs	r0, #1
    ca42:	e019      	b.n	ca78 <mbedtls_mpi_cmp_mpi+0x80>
    if( Y->s > 0 && X->s < 0 ) return( -1 );
    ca44:	2900      	cmp	r1, #0
    ca46:	dd03      	ble.n	ca50 <mbedtls_mpi_cmp_mpi+0x58>
    ca48:	b110      	cbz	r0, ca50 <mbedtls_mpi_cmp_mpi+0x58>
    ca4a:	f04f 30ff 	mov.w	r0, #4294967295
    ca4e:	e013      	b.n	ca78 <mbedtls_mpi_cmp_mpi+0x80>
    ca50:	3b01      	subs	r3, #1
        if( X->p[i - 1] > Y->p[i - 1] ) return(  X->s );
    ca52:	6891      	ldr	r1, [r2, #8]
    ca54:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
    ca58:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
    ca5c:	428d      	cmp	r5, r1
    ca5e:	d80b      	bhi.n	ca78 <mbedtls_mpi_cmp_mpi+0x80>
        if( X->p[i - 1] < Y->p[i - 1] ) return( -X->s );
    ca60:	f103 33ff 	add.w	r3, r3, #4294967295
    ca64:	d3e4      	bcc.n	ca30 <mbedtls_mpi_cmp_mpi+0x38>
    for( ; i > 0; i-- )
    ca66:	1c59      	adds	r1, r3, #1
    ca68:	d1f3      	bne.n	ca52 <mbedtls_mpi_cmp_mpi+0x5a>
    return( 0 );
    ca6a:	2000      	movs	r0, #0
    ca6c:	e004      	b.n	ca78 <mbedtls_mpi_cmp_mpi+0x80>
    if( i == 0 && j == 0 )
    ca6e:	2b00      	cmp	r3, #0
    ca70:	d0dd      	beq.n	ca2e <mbedtls_mpi_cmp_mpi+0x36>
    if( i > j ) return(  X->s );
    ca72:	4283      	cmp	r3, r0
    ca74:	d9da      	bls.n	ca2c <mbedtls_mpi_cmp_mpi+0x34>
    ca76:	6810      	ldr	r0, [r2, #0]
}
    ca78:	bd30      	pop	{r4, r5, pc}

0000ca7a <mbedtls_mpi_cmp_int>:
{
    ca7a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    *p  = ( z < 0 ) ? -z : z;
    ca7c:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
    ca80:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
    Y.s = ( z < 0 ) ? -1 : 1;
    ca84:	2900      	cmp	r1, #0
    *p  = ( z < 0 ) ? -z : z;
    ca86:	9300      	str	r3, [sp, #0]
    Y.s = ( z < 0 ) ? -1 : 1;
    ca88:	bfb4      	ite	lt
    ca8a:	f04f 33ff 	movlt.w	r3, #4294967295
    ca8e:	2301      	movge	r3, #1
    ca90:	9301      	str	r3, [sp, #4]
    Y.n = 1;
    ca92:	2301      	movs	r3, #1
    return( mbedtls_mpi_cmp_mpi( X, &Y ) );
    ca94:	a901      	add	r1, sp, #4
    Y.n = 1;
    ca96:	9302      	str	r3, [sp, #8]
    Y.p = p;
    ca98:	f8cd d00c 	str.w	sp, [sp, #12]
    return( mbedtls_mpi_cmp_mpi( X, &Y ) );
    ca9c:	f7ff ffac 	bl	c9f8 <mbedtls_mpi_cmp_mpi>
}
    caa0:	b005      	add	sp, #20
    caa2:	f85d fb04 	ldr.w	pc, [sp], #4

0000caa6 <mbedtls_mpi_add_abs>:
    if( X == B )
    caa6:	4290      	cmp	r0, r2
{
    caa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    caac:	4606      	mov	r6, r0
    caae:	460f      	mov	r7, r1
    cab0:	4615      	mov	r5, r2
    if( X == B )
    cab2:	d002      	beq.n	caba <mbedtls_mpi_add_abs+0x14>
    if( X != A )
    cab4:	4288      	cmp	r0, r1
    cab6:	d129      	bne.n	cb0c <mbedtls_mpi_add_abs+0x66>
{
    cab8:	462f      	mov	r7, r5
    X->s = 1;
    caba:	2301      	movs	r3, #1
    for( j = B->n; j > 0; j-- )
    cabc:	687d      	ldr	r5, [r7, #4]
    X->s = 1;
    cabe:	6033      	str	r3, [r6, #0]
    for( j = B->n; j > 0; j-- )
    cac0:	bb65      	cbnz	r5, cb1c <mbedtls_mpi_add_abs+0x76>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, j ) );
    cac2:	4629      	mov	r1, r5
    cac4:	4630      	mov	r0, r6
    cac6:	f7ff fdbd 	bl	c644 <mbedtls_mpi_grow>
    caca:	4604      	mov	r4, r0
    cacc:	bb18      	cbnz	r0, cb16 <mbedtls_mpi_add_abs+0x70>
    o = B->p; p = X->p; c = 0;
    cace:	68b3      	ldr	r3, [r6, #8]
    cad0:	68b9      	ldr	r1, [r7, #8]
    cad2:	469c      	mov	ip, r3
    cad4:	4607      	mov	r7, r0
    for( i = 0; i < j; i++, o++, p++ )
    cad6:	4285      	cmp	r5, r0
    cad8:	d129      	bne.n	cb2e <mbedtls_mpi_add_abs+0x88>
    cada:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    while( c != 0 )
    cade:	b1d7      	cbz	r7, cb16 <mbedtls_mpi_add_abs+0x70>
        if( i >= X->n )
    cae0:	6872      	ldr	r2, [r6, #4]
    cae2:	f105 0801 	add.w	r8, r5, #1
    cae6:	42aa      	cmp	r2, r5
    cae8:	d807      	bhi.n	cafa <mbedtls_mpi_add_abs+0x54>
            MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, i + 1 ) );
    caea:	4641      	mov	r1, r8
    caec:	4630      	mov	r0, r6
    caee:	f7ff fda9 	bl	c644 <mbedtls_mpi_grow>
    caf2:	bb68      	cbnz	r0, cb50 <mbedtls_mpi_add_abs+0xaa>
            p = X->p + i;
    caf4:	68b3      	ldr	r3, [r6, #8]
    caf6:	eb03 0385 	add.w	r3, r3, r5, lsl #2
        *p += c; c = ( *p < c ); i++; p++;
    cafa:	681a      	ldr	r2, [r3, #0]
    cafc:	4645      	mov	r5, r8
    cafe:	19d2      	adds	r2, r2, r7
    cb00:	bf2c      	ite	cs
    cb02:	2701      	movcs	r7, #1
    cb04:	2700      	movcc	r7, #0
    cb06:	f843 2b04 	str.w	r2, [r3], #4
    cb0a:	e7e8      	b.n	cade <mbedtls_mpi_add_abs+0x38>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( X, A ) );
    cb0c:	f7ff fddb 	bl	c6c6 <mbedtls_mpi_copy>
    cb10:	4604      	mov	r4, r0
    cb12:	2800      	cmp	r0, #0
    cb14:	d0d0      	beq.n	cab8 <mbedtls_mpi_add_abs+0x12>
}
    cb16:	4620      	mov	r0, r4
    cb18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if( B->p[j - 1] != 0 )
    cb1c:	68bb      	ldr	r3, [r7, #8]
    cb1e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    cb22:	f853 3c04 	ldr.w	r3, [r3, #-4]
    cb26:	2b00      	cmp	r3, #0
    cb28:	d1cb      	bne.n	cac2 <mbedtls_mpi_add_abs+0x1c>
    for( j = B->n; j > 0; j-- )
    cb2a:	3d01      	subs	r5, #1
    cb2c:	e7c8      	b.n	cac0 <mbedtls_mpi_add_abs+0x1a>
        *p +=  c; c  = ( *p <  c );
    cb2e:	f8dc 2000 	ldr.w	r2, [ip]
    cb32:	19d2      	adds	r2, r2, r7
    cb34:	bf2c      	ite	cs
    cb36:	f04f 0e01 	movcs.w	lr, #1
    cb3a:	f04f 0e00 	movcc.w	lr, #0
        *p += tmp; c += ( *p < tmp );
    cb3e:	f851 7020 	ldr.w	r7, [r1, r0, lsl #2]
    for( i = 0; i < j; i++, o++, p++ )
    cb42:	3001      	adds	r0, #1
    cb44:	19d2      	adds	r2, r2, r7
        *p += tmp; c += ( *p < tmp );
    cb46:	f84c 2b04 	str.w	r2, [ip], #4
    cb4a:	f14e 0700 	adc.w	r7, lr, #0
    for( i = 0; i < j; i++, o++, p++ )
    cb4e:	e7c2      	b.n	cad6 <mbedtls_mpi_add_abs+0x30>
    return( ret );
    cb50:	4604      	mov	r4, r0
    cb52:	e7e0      	b.n	cb16 <mbedtls_mpi_add_abs+0x70>

0000cb54 <mbedtls_mpi_sub_abs>:
{
    cb54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    cb58:	4605      	mov	r5, r0
    cb5a:	460e      	mov	r6, r1
    cb5c:	4690      	mov	r8, r2
    for( n = B->n; n > 0; n-- )
    cb5e:	6854      	ldr	r4, [r2, #4]
    cb60:	b93c      	cbnz	r4, cb72 <mbedtls_mpi_sub_abs+0x1e>
    if( n > A->n )
    cb62:	6871      	ldr	r1, [r6, #4]
    cb64:	42a1      	cmp	r1, r4
    cb66:	d20e      	bcs.n	cb86 <mbedtls_mpi_sub_abs+0x32>
        ret = MBEDTLS_ERR_MPI_NEGATIVE_VALUE;
    cb68:	f06f 0709 	mvn.w	r7, #9
}
    cb6c:	4638      	mov	r0, r7
    cb6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if( B->p[n - 1] != 0 )
    cb72:	f8d8 3008 	ldr.w	r3, [r8, #8]
    cb76:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    cb7a:	f853 3c04 	ldr.w	r3, [r3, #-4]
    cb7e:	2b00      	cmp	r3, #0
    cb80:	d1ef      	bne.n	cb62 <mbedtls_mpi_sub_abs+0xe>
    for( n = B->n; n > 0; n-- )
    cb82:	3c01      	subs	r4, #1
    cb84:	e7ec      	b.n	cb60 <mbedtls_mpi_sub_abs+0xc>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, A->n ) );
    cb86:	4628      	mov	r0, r5
    cb88:	f7ff fd5c 	bl	c644 <mbedtls_mpi_grow>
    cb8c:	4607      	mov	r7, r0
    cb8e:	2800      	cmp	r0, #0
    cb90:	d1ec      	bne.n	cb6c <mbedtls_mpi_sub_abs+0x18>
    if( A->n > n )
    cb92:	6872      	ldr	r2, [r6, #4]
    cb94:	42a2      	cmp	r2, r4
    cb96:	d909      	bls.n	cbac <mbedtls_mpi_sub_abs+0x58>
        memcpy( X->p + n, A->p + n, ( A->n - n ) * ciL );
    cb98:	68b1      	ldr	r1, [r6, #8]
    cb9a:	68a8      	ldr	r0, [r5, #8]
    cb9c:	1b12      	subs	r2, r2, r4
    cb9e:	0092      	lsls	r2, r2, #2
    cba0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
    cba4:	eb00 0084 	add.w	r0, r0, r4, lsl #2
    cba8:	f7fe fe3b 	bl	b822 <memcpy>
    if( X->n > A->n )
    cbac:	686a      	ldr	r2, [r5, #4]
    cbae:	6870      	ldr	r0, [r6, #4]
    cbb0:	4282      	cmp	r2, r0
    cbb2:	d907      	bls.n	cbc4 <mbedtls_mpi_sub_abs+0x70>
        memset( X->p + A->n, 0, ( X->n - A->n ) * ciL );
    cbb4:	68ab      	ldr	r3, [r5, #8]
    cbb6:	1a12      	subs	r2, r2, r0
    cbb8:	2100      	movs	r1, #0
    cbba:	0092      	lsls	r2, r2, #2
    cbbc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    cbc0:	f7fe fe3a 	bl	b838 <memset>
    mbedtls_mpi_uint c = 0, t, z;
    cbc4:	2200      	movs	r2, #0
    for( i = 0; i < n; i++ )
    cbc6:	4613      	mov	r3, r2
    carry = mpi_sub_hlp( n, X->p, A->p, B->p );
    cbc8:	68a9      	ldr	r1, [r5, #8]
    cbca:	f8d6 e008 	ldr.w	lr, [r6, #8]
    cbce:	f8d8 8008 	ldr.w	r8, [r8, #8]
    for( i = 0; i < n; i++ )
    cbd2:	429c      	cmp	r4, r3
    cbd4:	d111      	bne.n	cbfa <mbedtls_mpi_sub_abs+0xa6>
    if( carry != 0 )
    cbd6:	b16a      	cbz	r2, cbf4 <mbedtls_mpi_sub_abs+0xa0>
            --X->p[n];
    cbd8:	f04f 30ff 	mov.w	r0, #4294967295
    cbdc:	eb01 0384 	add.w	r3, r1, r4, lsl #2
        for( ; n < X->n && X->p[n] == 0; n++ )
    cbe0:	686a      	ldr	r2, [r5, #4]
    cbe2:	42a2      	cmp	r2, r4
    cbe4:	d923      	bls.n	cc2e <mbedtls_mpi_sub_abs+0xda>
    cbe6:	681a      	ldr	r2, [r3, #0]
    cbe8:	b1ea      	cbz	r2, cc26 <mbedtls_mpi_sub_abs+0xd2>
        --X->p[n];
    cbea:	f851 3024 	ldr.w	r3, [r1, r4, lsl #2]
    cbee:	3b01      	subs	r3, #1
    cbf0:	f841 3024 	str.w	r3, [r1, r4, lsl #2]
    X->s = 1;
    cbf4:	2301      	movs	r3, #1
    cbf6:	602b      	str	r3, [r5, #0]
    return( ret );
    cbf8:	e7b8      	b.n	cb6c <mbedtls_mpi_sub_abs+0x18>
        z = ( l[i] <  c );    t = l[i] - c;
    cbfa:	f85e c023 	ldr.w	ip, [lr, r3, lsl #2]
        c = ( t < r[i] ) + z; d[i] = t - r[i];
    cbfe:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
        z = ( l[i] <  c );    t = l[i] - c;
    cc02:	ebac 0002 	sub.w	r0, ip, r2
        c = ( t < r[i] ) + z; d[i] = t - r[i];
    cc06:	42b0      	cmp	r0, r6
    cc08:	bf2c      	ite	cs
    cc0a:	f04f 0900 	movcs.w	r9, #0
    cc0e:	f04f 0901 	movcc.w	r9, #1
    cc12:	1b80      	subs	r0, r0, r6
    cc14:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    cc18:	4594      	cmp	ip, r2
    cc1a:	bf2c      	ite	cs
    cc1c:	464a      	movcs	r2, r9
    cc1e:	f109 0201 	addcc.w	r2, r9, #1
    for( i = 0; i < n; i++ )
    cc22:	3301      	adds	r3, #1
    cc24:	e7d5      	b.n	cbd2 <mbedtls_mpi_sub_abs+0x7e>
            --X->p[n];
    cc26:	f843 0b04 	str.w	r0, [r3], #4
        for( ; n < X->n && X->p[n] == 0; n++ )
    cc2a:	3401      	adds	r4, #1
    cc2c:	e7d8      	b.n	cbe0 <mbedtls_mpi_sub_abs+0x8c>
        if( n == X->n )
    cc2e:	d1dc      	bne.n	cbea <mbedtls_mpi_sub_abs+0x96>
    cc30:	e79a      	b.n	cb68 <mbedtls_mpi_sub_abs+0x14>

0000cc32 <mbedtls_mpi_add_mpi>:
{
    cc32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    s = A->s;
    cc34:	680d      	ldr	r5, [r1, #0]
    if( A->s * B->s < 0 )
    cc36:	6813      	ldr	r3, [r2, #0]
{
    cc38:	4604      	mov	r4, r0
    if( A->s * B->s < 0 )
    cc3a:	436b      	muls	r3, r5
{
    cc3c:	460f      	mov	r7, r1
    cc3e:	4616      	mov	r6, r2
    if( A->s * B->s < 0 )
    cc40:	d516      	bpl.n	cc70 <mbedtls_mpi_add_mpi+0x3e>
        if( mbedtls_mpi_cmp_abs( A, B ) >= 0 )
    cc42:	4611      	mov	r1, r2
    cc44:	4638      	mov	r0, r7
    cc46:	f7ff fea4 	bl	c992 <mbedtls_mpi_cmp_abs>
    cc4a:	2800      	cmp	r0, #0
    cc4c:	db06      	blt.n	cc5c <mbedtls_mpi_add_mpi+0x2a>
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, A, B ) );
    cc4e:	4632      	mov	r2, r6
    cc50:	4639      	mov	r1, r7
    cc52:	4620      	mov	r0, r4
    cc54:	f7ff ff7e 	bl	cb54 <mbedtls_mpi_sub_abs>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_abs( X, A, B ) );
    cc58:	b140      	cbz	r0, cc6c <mbedtls_mpi_add_mpi+0x3a>
}
    cc5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, B, A ) );
    cc5c:	463a      	mov	r2, r7
    cc5e:	4631      	mov	r1, r6
    cc60:	4620      	mov	r0, r4
    cc62:	f7ff ff77 	bl	cb54 <mbedtls_mpi_sub_abs>
    cc66:	2800      	cmp	r0, #0
    cc68:	d1f7      	bne.n	cc5a <mbedtls_mpi_add_mpi+0x28>
            X->s = -s;
    cc6a:	426d      	negs	r5, r5
        X->s = s;
    cc6c:	6025      	str	r5, [r4, #0]
    return( ret );
    cc6e:	e7f4      	b.n	cc5a <mbedtls_mpi_add_mpi+0x28>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_abs( X, A, B ) );
    cc70:	f7ff ff19 	bl	caa6 <mbedtls_mpi_add_abs>
    cc74:	e7f0      	b.n	cc58 <mbedtls_mpi_add_mpi+0x26>

0000cc76 <mbedtls_mpi_sub_mpi>:
{
    cc76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    s = A->s;
    cc78:	680d      	ldr	r5, [r1, #0]
    if( A->s * B->s > 0 )
    cc7a:	6813      	ldr	r3, [r2, #0]
{
    cc7c:	4604      	mov	r4, r0
    if( A->s * B->s > 0 )
    cc7e:	436b      	muls	r3, r5
    cc80:	2b00      	cmp	r3, #0
{
    cc82:	460f      	mov	r7, r1
    cc84:	4616      	mov	r6, r2
    if( A->s * B->s > 0 )
    cc86:	dd16      	ble.n	ccb6 <mbedtls_mpi_sub_mpi+0x40>
        if( mbedtls_mpi_cmp_abs( A, B ) >= 0 )
    cc88:	4611      	mov	r1, r2
    cc8a:	4638      	mov	r0, r7
    cc8c:	f7ff fe81 	bl	c992 <mbedtls_mpi_cmp_abs>
    cc90:	2800      	cmp	r0, #0
    cc92:	db06      	blt.n	cca2 <mbedtls_mpi_sub_mpi+0x2c>
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, A, B ) );
    cc94:	4632      	mov	r2, r6
    cc96:	4639      	mov	r1, r7
    cc98:	4620      	mov	r0, r4
    cc9a:	f7ff ff5b 	bl	cb54 <mbedtls_mpi_sub_abs>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_abs( X, A, B ) );
    cc9e:	b140      	cbz	r0, ccb2 <mbedtls_mpi_sub_mpi+0x3c>
}
    cca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            MBEDTLS_MPI_CHK( mbedtls_mpi_sub_abs( X, B, A ) );
    cca2:	463a      	mov	r2, r7
    cca4:	4631      	mov	r1, r6
    cca6:	4620      	mov	r0, r4
    cca8:	f7ff ff54 	bl	cb54 <mbedtls_mpi_sub_abs>
    ccac:	2800      	cmp	r0, #0
    ccae:	d1f7      	bne.n	cca0 <mbedtls_mpi_sub_mpi+0x2a>
            X->s = -s;
    ccb0:	426d      	negs	r5, r5
        X->s = s;
    ccb2:	6025      	str	r5, [r4, #0]
    return( ret );
    ccb4:	e7f4      	b.n	cca0 <mbedtls_mpi_sub_mpi+0x2a>
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_abs( X, A, B ) );
    ccb6:	f7ff fef6 	bl	caa6 <mbedtls_mpi_add_abs>
    ccba:	e7f0      	b.n	cc9e <mbedtls_mpi_sub_mpi+0x28>

0000ccbc <mbedtls_mpi_mul_int>:
{
    ccbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ccc0:	4605      	mov	r5, r0
    ccc2:	460f      	mov	r7, r1
    ccc4:	4690      	mov	r8, r2
    size_t n = A->n;
    ccc6:	684e      	ldr	r6, [r1, #4]
    while( n > 0 && A->p[n - 1] == 0 )
    ccc8:	b146      	cbz	r6, ccdc <mbedtls_mpi_mul_int+0x20>
    ccca:	68bb      	ldr	r3, [r7, #8]
    cccc:	eb03 0386 	add.w	r3, r3, r6, lsl #2
    ccd0:	f853 3c04 	ldr.w	r3, [r3, #-4]
    ccd4:	b143      	cbz	r3, cce8 <mbedtls_mpi_mul_int+0x2c>
    if( b == 0 || n == 0 )
    ccd6:	f1b8 0f00 	cmp.w	r8, #0
    ccda:	d107      	bne.n	ccec <mbedtls_mpi_mul_int+0x30>
        return( mbedtls_mpi_lset( X, 0 ) );
    ccdc:	4628      	mov	r0, r5
}
    ccde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        return( mbedtls_mpi_lset( X, 0 ) );
    cce2:	2100      	movs	r1, #0
    cce4:	f7ff bd21 	b.w	c72a <mbedtls_mpi_lset>
        --n;
    cce8:	3e01      	subs	r6, #1
    ccea:	e7ed      	b.n	ccc8 <mbedtls_mpi_mul_int+0xc>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, n + 1 ) );
    ccec:	4628      	mov	r0, r5
    ccee:	1c71      	adds	r1, r6, #1
    ccf0:	f7ff fca8 	bl	c644 <mbedtls_mpi_grow>
    ccf4:	4604      	mov	r4, r0
    ccf6:	b960      	cbnz	r0, cd12 <mbedtls_mpi_mul_int+0x56>
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( X, A ) );
    ccf8:	4639      	mov	r1, r7
    ccfa:	4628      	mov	r0, r5
    ccfc:	f7ff fce3 	bl	c6c6 <mbedtls_mpi_copy>
    cd00:	4604      	mov	r4, r0
    cd02:	b930      	cbnz	r0, cd12 <mbedtls_mpi_mul_int+0x56>
    mpi_mul_hlp( n, A->p, X->p, b - 1 );
    cd04:	4630      	mov	r0, r6
    cd06:	68aa      	ldr	r2, [r5, #8]
    cd08:	68b9      	ldr	r1, [r7, #8]
    cd0a:	f108 33ff 	add.w	r3, r8, #4294967295
    cd0e:	f7ff fa46 	bl	c19e <mpi_mul_hlp>
}
    cd12:	4620      	mov	r0, r4
    cd14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000cd18 <mbedtls_mpi_div_mpi>:
{
    cd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cd1c:	b099      	sub	sp, #100	; 0x64
    cd1e:	4688      	mov	r8, r1
    cd20:	9000      	str	r0, [sp, #0]
    if( mbedtls_mpi_cmp_int( B, 0 ) == 0 )
    cd22:	2100      	movs	r1, #0
    cd24:	4618      	mov	r0, r3
{
    cd26:	4616      	mov	r6, r2
    cd28:	9301      	str	r3, [sp, #4]
    if( mbedtls_mpi_cmp_int( B, 0 ) == 0 )
    cd2a:	f7ff fea6 	bl	ca7a <mbedtls_mpi_cmp_int>
    cd2e:	2800      	cmp	r0, #0
    cd30:	f000 8194 	beq.w	d05c <mbedtls_mpi_div_mpi+0x344>
    T2.n = sizeof( TP2 ) / sizeof( *TP2 );
    cd34:	2303      	movs	r3, #3
    X->n = 0;
    cd36:	2400      	movs	r4, #0
    cd38:	2501      	movs	r5, #1
    T2.n = sizeof( TP2 ) / sizeof( *TP2 );
    cd3a:	9313      	str	r3, [sp, #76]	; 0x4c
    if( mbedtls_mpi_cmp_abs( A, B ) < 0 )
    cd3c:	4630      	mov	r0, r6
    T2.p = TP2;
    cd3e:	ab15      	add	r3, sp, #84	; 0x54
    if( mbedtls_mpi_cmp_abs( A, B ) < 0 )
    cd40:	9901      	ldr	r1, [sp, #4]
    X->n = 0;
    cd42:	e9cd 5406 	strd	r5, r4, [sp, #24]
    X->s = 1;
    cd46:	e9cd 4508 	strd	r4, r5, [sp, #32]
    X->p = NULL;
    cd4a:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
    X->n = 0;
    cd4e:	e9cd 540c 	strd	r5, r4, [sp, #48]	; 0x30
    X->s = 1;
    cd52:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
    X->p = NULL;
    cd56:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
    T2.s = 1;
    cd5a:	9512      	str	r5, [sp, #72]	; 0x48
    T2.p = TP2;
    cd5c:	9314      	str	r3, [sp, #80]	; 0x50
    if( mbedtls_mpi_cmp_abs( A, B ) < 0 )
    cd5e:	f7ff fe18 	bl	c992 <mbedtls_mpi_cmp_abs>
    cd62:	42a0      	cmp	r0, r4
    cd64:	da29      	bge.n	cdba <mbedtls_mpi_div_mpi+0xa2>
        if( Q != NULL ) MBEDTLS_MPI_CHK( mbedtls_mpi_lset( Q, 0 ) );
    cd66:	9b00      	ldr	r3, [sp, #0]
    cd68:	b93b      	cbnz	r3, cd7a <mbedtls_mpi_div_mpi+0x62>
        if( R != NULL ) MBEDTLS_MPI_CHK( mbedtls_mpi_copy( R, A ) );
    cd6a:	f1b8 0f00 	cmp.w	r8, #0
    cd6e:	d11c      	bne.n	cdaa <mbedtls_mpi_div_mpi+0x92>
        return( 0 );
    cd70:	2400      	movs	r4, #0
}
    cd72:	4620      	mov	r0, r4
    cd74:	b019      	add	sp, #100	; 0x64
    cd76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if( Q != NULL ) MBEDTLS_MPI_CHK( mbedtls_mpi_lset( Q, 0 ) );
    cd7a:	4621      	mov	r1, r4
    cd7c:	9800      	ldr	r0, [sp, #0]
    cd7e:	f7ff fcd4 	bl	c72a <mbedtls_mpi_lset>
    cd82:	4604      	mov	r4, r0
    cd84:	2800      	cmp	r0, #0
    cd86:	d0f0      	beq.n	cd6a <mbedtls_mpi_div_mpi+0x52>
    mbedtls_mpi_free( &X ); mbedtls_mpi_free( &Y ); mbedtls_mpi_free( &Z );
    cd88:	a806      	add	r0, sp, #24
    cd8a:	f7ff fc49 	bl	c620 <mbedtls_mpi_free>
    cd8e:	a809      	add	r0, sp, #36	; 0x24
    cd90:	f7ff fc46 	bl	c620 <mbedtls_mpi_free>
    cd94:	a80c      	add	r0, sp, #48	; 0x30
    cd96:	f7ff fc43 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &T1 );
    cd9a:	a80f      	add	r0, sp, #60	; 0x3c
    cd9c:	f7ff fc40 	bl	c620 <mbedtls_mpi_free>
    mbedtls_platform_zeroize( TP2, sizeof( TP2 ) );
    cda0:	210c      	movs	r1, #12
    cda2:	a815      	add	r0, sp, #84	; 0x54
    cda4:	f7fd f8fc 	bl	9fa0 <mbedtls_platform_zeroize>
    return( ret );
    cda8:	e7e3      	b.n	cd72 <mbedtls_mpi_div_mpi+0x5a>
        if( R != NULL ) MBEDTLS_MPI_CHK( mbedtls_mpi_copy( R, A ) );
    cdaa:	4631      	mov	r1, r6
    cdac:	4640      	mov	r0, r8
    cdae:	f7ff fc8a 	bl	c6c6 <mbedtls_mpi_copy>
    cdb2:	4604      	mov	r4, r0
    cdb4:	2800      	cmp	r0, #0
    cdb6:	d1e7      	bne.n	cd88 <mbedtls_mpi_div_mpi+0x70>
    cdb8:	e7da      	b.n	cd70 <mbedtls_mpi_div_mpi+0x58>
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &X, A ) );
    cdba:	4631      	mov	r1, r6
    cdbc:	a806      	add	r0, sp, #24
    cdbe:	f7ff fc82 	bl	c6c6 <mbedtls_mpi_copy>
    cdc2:	4604      	mov	r4, r0
    cdc4:	2800      	cmp	r0, #0
    cdc6:	d1df      	bne.n	cd88 <mbedtls_mpi_div_mpi+0x70>
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &Y, B ) );
    cdc8:	af09      	add	r7, sp, #36	; 0x24
    cdca:	4638      	mov	r0, r7
    cdcc:	9901      	ldr	r1, [sp, #4]
    cdce:	f7ff fc7a 	bl	c6c6 <mbedtls_mpi_copy>
    cdd2:	4604      	mov	r4, r0
    cdd4:	2800      	cmp	r0, #0
    cdd6:	d1d7      	bne.n	cd88 <mbedtls_mpi_div_mpi+0x70>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &Z, A->n + 2 ) );
    cdd8:	6871      	ldr	r1, [r6, #4]
    cdda:	a80c      	add	r0, sp, #48	; 0x30
    cddc:	3102      	adds	r1, #2
    X.s = Y.s = 1;
    cdde:	9509      	str	r5, [sp, #36]	; 0x24
    cde0:	9506      	str	r5, [sp, #24]
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &Z, A->n + 2 ) );
    cde2:	f7ff fc2f 	bl	c644 <mbedtls_mpi_grow>
    cde6:	4604      	mov	r4, r0
    cde8:	2800      	cmp	r0, #0
    cdea:	d1cd      	bne.n	cd88 <mbedtls_mpi_div_mpi+0x70>
    MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &Z,  0 ) );
    cdec:	4601      	mov	r1, r0
    cdee:	a80c      	add	r0, sp, #48	; 0x30
    cdf0:	f7ff fc9b 	bl	c72a <mbedtls_mpi_lset>
    cdf4:	4604      	mov	r4, r0
    cdf6:	2800      	cmp	r0, #0
    cdf8:	d1c6      	bne.n	cd88 <mbedtls_mpi_div_mpi+0x70>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &T1, A->n + 2 ) );
    cdfa:	6871      	ldr	r1, [r6, #4]
    cdfc:	a80f      	add	r0, sp, #60	; 0x3c
    cdfe:	3102      	adds	r1, #2
    ce00:	f7ff fc20 	bl	c644 <mbedtls_mpi_grow>
    ce04:	4604      	mov	r4, r0
    ce06:	2800      	cmp	r0, #0
    ce08:	d1be      	bne.n	cd88 <mbedtls_mpi_div_mpi+0x70>
    k = mbedtls_mpi_bitlen( &Y ) % biL;
    ce0a:	4638      	mov	r0, r7
    ce0c:	f7ff fcba 	bl	c784 <mbedtls_mpi_bitlen>
    ce10:	f000 001f 	and.w	r0, r0, #31
    if( k < biL - 1 )
    ce14:	281f      	cmp	r0, #31
    ce16:	d073      	beq.n	cf00 <mbedtls_mpi_div_mpi+0x1e8>
        k = biL - 1 - k;
    ce18:	f1c0 0a1f 	rsb	sl, r0, #31
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &X, k ) );
    ce1c:	4651      	mov	r1, sl
    ce1e:	a806      	add	r0, sp, #24
    ce20:	f7ff fd29 	bl	c876 <mbedtls_mpi_shift_l>
    ce24:	4604      	mov	r4, r0
    ce26:	2800      	cmp	r0, #0
    ce28:	d1ae      	bne.n	cd88 <mbedtls_mpi_div_mpi+0x70>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &Y, k ) );
    ce2a:	4651      	mov	r1, sl
    ce2c:	4638      	mov	r0, r7
    ce2e:	f7ff fd22 	bl	c876 <mbedtls_mpi_shift_l>
    ce32:	4604      	mov	r4, r0
    ce34:	2800      	cmp	r0, #0
    ce36:	d1a7      	bne.n	cd88 <mbedtls_mpi_div_mpi+0x70>
    n = X.n - 1;
    ce38:	f8dd 901c 	ldr.w	r9, [sp, #28]
    t = Y.n - 1;
    ce3c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &Y, biL * ( n - t ) ) );
    ce3e:	4638      	mov	r0, r7
    ce40:	eba9 0305 	sub.w	r3, r9, r5
    ce44:	ea4f 1b43 	mov.w	fp, r3, lsl #5
    ce48:	4659      	mov	r1, fp
    ce4a:	9302      	str	r3, [sp, #8]
    ce4c:	f7ff fd13 	bl	c876 <mbedtls_mpi_shift_l>
    ce50:	4604      	mov	r4, r0
    ce52:	2800      	cmp	r0, #0
    ce54:	d198      	bne.n	cd88 <mbedtls_mpi_div_mpi+0x70>
        Z.p[n - t]++;
    ce56:	9b02      	ldr	r3, [sp, #8]
    ce58:	009b      	lsls	r3, r3, #2
    while( mbedtls_mpi_cmp_mpi( &X, &Y ) >= 0 )
    ce5a:	4639      	mov	r1, r7
    ce5c:	a806      	add	r0, sp, #24
    ce5e:	9302      	str	r3, [sp, #8]
    ce60:	f7ff fdca 	bl	c9f8 <mbedtls_mpi_cmp_mpi>
    ce64:	2800      	cmp	r0, #0
    ce66:	9b02      	ldr	r3, [sp, #8]
    ce68:	da4c      	bge.n	cf04 <mbedtls_mpi_div_mpi+0x1ec>
    MBEDTLS_MPI_CHK( mbedtls_mpi_shift_r( &Y, biL * ( n - t ) ) );
    ce6a:	4659      	mov	r1, fp
    ce6c:	4638      	mov	r0, r7
    ce6e:	f7ff fd54 	bl	c91a <mbedtls_mpi_shift_r>
    ce72:	4604      	mov	r4, r0
    ce74:	2800      	cmp	r0, #0
    ce76:	d187      	bne.n	cd88 <mbedtls_mpi_div_mpi+0x70>
    t = Y.n - 1;
    ce78:	1e6b      	subs	r3, r5, #1
    ce7a:	9302      	str	r3, [sp, #8]
        if( X.p[i] >= Y.p[t] )
    ce7c:	009b      	lsls	r3, r3, #2
    ce7e:	9304      	str	r3, [sp, #16]
            T1.p[0] = ( t < 1 ) ? 0 : Y.p[t - 1];
    ce80:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
    ce84:	3b02      	subs	r3, #2
    ce86:	009b      	lsls	r3, r3, #2
    ce88:	9305      	str	r3, [sp, #20]
    ce8a:	f109 4380 	add.w	r3, r9, #1073741824	; 0x40000000
    n = X.n - 1;
    ce8e:	f109 37ff 	add.w	r7, r9, #4294967295
    ce92:	3b01      	subs	r3, #1
    ce94:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
    ce98:	1b5d      	subs	r5, r3, r5
    ce9a:	f1a9 0902 	sub.w	r9, r9, #2
    ce9e:	00ad      	lsls	r5, r5, #2
    cea0:	ea4f 0b89 	mov.w	fp, r9, lsl #2
    for( i = n; i > t ; i-- )
    cea4:	9b02      	ldr	r3, [sp, #8]
    cea6:	429f      	cmp	r7, r3
    cea8:	d83b      	bhi.n	cf22 <mbedtls_mpi_div_mpi+0x20a>
    if( Q != NULL )
    ceaa:	9b00      	ldr	r3, [sp, #0]
    ceac:	b153      	cbz	r3, cec4 <mbedtls_mpi_div_mpi+0x1ac>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( Q, &Z ) );
    ceae:	4618      	mov	r0, r3
    ceb0:	a90c      	add	r1, sp, #48	; 0x30
    ceb2:	f7ff fc08 	bl	c6c6 <mbedtls_mpi_copy>
    ceb6:	bb08      	cbnz	r0, cefc <mbedtls_mpi_div_mpi+0x1e4>
        Q->s = A->s * B->s;
    ceb8:	9a01      	ldr	r2, [sp, #4]
    ceba:	6833      	ldr	r3, [r6, #0]
    cebc:	6812      	ldr	r2, [r2, #0]
    cebe:	4353      	muls	r3, r2
    cec0:	9a00      	ldr	r2, [sp, #0]
    cec2:	6013      	str	r3, [r2, #0]
    if( R != NULL )
    cec4:	f1b8 0f00 	cmp.w	r8, #0
    cec8:	f43f af5e 	beq.w	cd88 <mbedtls_mpi_div_mpi+0x70>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_r( &X, k ) );
    cecc:	4651      	mov	r1, sl
    cece:	a806      	add	r0, sp, #24
    ced0:	f7ff fd23 	bl	c91a <mbedtls_mpi_shift_r>
    ced4:	b990      	cbnz	r0, cefc <mbedtls_mpi_div_mpi+0x1e4>
        X.s = A->s;
    ced6:	6833      	ldr	r3, [r6, #0]
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( R, &X ) );
    ced8:	a906      	add	r1, sp, #24
    ceda:	4640      	mov	r0, r8
        X.s = A->s;
    cedc:	9306      	str	r3, [sp, #24]
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( R, &X ) );
    cede:	f7ff fbf2 	bl	c6c6 <mbedtls_mpi_copy>
    cee2:	4601      	mov	r1, r0
    cee4:	2800      	cmp	r0, #0
    cee6:	f040 80b7 	bne.w	d058 <mbedtls_mpi_div_mpi+0x340>
        if( mbedtls_mpi_cmp_int( R, 0 ) == 0 )
    ceea:	4640      	mov	r0, r8
    ceec:	f7ff fdc5 	bl	ca7a <mbedtls_mpi_cmp_int>
    cef0:	2800      	cmp	r0, #0
    cef2:	f47f af49 	bne.w	cd88 <mbedtls_mpi_div_mpi+0x70>
            R->s = 1;
    cef6:	2301      	movs	r3, #1
    cef8:	f8c8 3000 	str.w	r3, [r8]
    cefc:	4604      	mov	r4, r0
    cefe:	e743      	b.n	cd88 <mbedtls_mpi_div_mpi+0x70>
    else k = 0;
    cf00:	46a2      	mov	sl, r4
    cf02:	e799      	b.n	ce38 <mbedtls_mpi_div_mpi+0x120>
        Z.p[n - t]++;
    cf04:	990e      	ldr	r1, [sp, #56]	; 0x38
    cf06:	9302      	str	r3, [sp, #8]
    cf08:	58ca      	ldr	r2, [r1, r3]
    cf0a:	3201      	adds	r2, #1
    cf0c:	50ca      	str	r2, [r1, r3]
        MBEDTLS_MPI_CHK( mbedtls_mpi_sub_mpi( &X, &X, &Y ) );
    cf0e:	a906      	add	r1, sp, #24
    cf10:	463a      	mov	r2, r7
    cf12:	4608      	mov	r0, r1
    cf14:	f7ff feaf 	bl	cc76 <mbedtls_mpi_sub_mpi>
    cf18:	9b02      	ldr	r3, [sp, #8]
    cf1a:	4604      	mov	r4, r0
    cf1c:	2800      	cmp	r0, #0
    cf1e:	d09c      	beq.n	ce5a <mbedtls_mpi_div_mpi+0x142>
    cf20:	e732      	b.n	cd88 <mbedtls_mpi_div_mpi+0x70>
        if( X.p[i] >= Y.p[t] )
    cf22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cf24:	f8dd 9020 	ldr.w	r9, [sp, #32]
    cf28:	9a04      	ldr	r2, [sp, #16]
    cf2a:	f859 1027 	ldr.w	r1, [r9, r7, lsl #2]
    cf2e:	589a      	ldr	r2, [r3, r2]
            Z.p[i - t - 1] = ~0;
    cf30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
        if( X.p[i] >= Y.p[t] )
    cf32:	4291      	cmp	r1, r2
            Z.p[i - t - 1] = ~0;
    cf34:	eb03 0005 	add.w	r0, r3, r5
    cf38:	9003      	str	r0, [sp, #12]
        if( X.p[i] >= Y.p[t] )
    cf3a:	d376      	bcc.n	d02a <mbedtls_mpi_div_mpi+0x312>
            Z.p[i - t - 1] = ~0;
    cf3c:	f04f 32ff 	mov.w	r2, #4294967295
    cf40:	515a      	str	r2, [r3, r5]
        T2.p[0] = ( i < 2 ) ? 0 : X.p[i - 2];
    cf42:	2f01      	cmp	r7, #1
    cf44:	bf92      	itee	ls
    cf46:	2300      	movls	r3, #0
    cf48:	eb09 030b 	addhi.w	r3, r9, fp
    cf4c:	f853 3c04 	ldrhi.w	r3, [r3, #-4]
    cf50:	9315      	str	r3, [sp, #84]	; 0x54
        T2.p[1] = ( i < 1 ) ? 0 : X.p[i - 1];
    cf52:	2f00      	cmp	r7, #0
    cf54:	d07c      	beq.n	d050 <mbedtls_mpi_div_mpi+0x338>
    cf56:	f859 300b 	ldr.w	r3, [r9, fp]
    cf5a:	9316      	str	r3, [sp, #88]	; 0x58
        T2.p[2] = X.p[i];
    cf5c:	00bb      	lsls	r3, r7, #2
    cf5e:	f859 3003 	ldr.w	r3, [r9, r3]
        Z.p[i - t - 1]++;
    cf62:	9a03      	ldr	r2, [sp, #12]
        T2.p[2] = X.p[i];
    cf64:	9317      	str	r3, [sp, #92]	; 0x5c
        Z.p[i - t - 1]++;
    cf66:	9b03      	ldr	r3, [sp, #12]
    cf68:	681b      	ldr	r3, [r3, #0]
    cf6a:	3301      	adds	r3, #1
    cf6c:	6013      	str	r3, [r2, #0]
            Z.p[i - t - 1]--;
    cf6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
            MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &T1, 0 ) );
    cf70:	2100      	movs	r1, #0
            Z.p[i - t - 1]--;
    cf72:	5953      	ldr	r3, [r2, r5]
            MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &T1, 0 ) );
    cf74:	a80f      	add	r0, sp, #60	; 0x3c
            Z.p[i - t - 1]--;
    cf76:	3b01      	subs	r3, #1
    cf78:	5153      	str	r3, [r2, r5]
            MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &T1, 0 ) );
    cf7a:	f7ff fbd6 	bl	c72a <mbedtls_mpi_lset>
    cf7e:	2800      	cmp	r0, #0
    cf80:	d1bc      	bne.n	cefc <mbedtls_mpi_div_mpi+0x1e4>
            T1.p[0] = ( t < 1 ) ? 0 : Y.p[t - 1];
    cf82:	9b02      	ldr	r3, [sp, #8]
    cf84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    cf86:	2b00      	cmp	r3, #0
    cf88:	d064      	beq.n	d054 <mbedtls_mpi_div_mpi+0x33c>
    cf8a:	9b05      	ldr	r3, [sp, #20]
    cf8c:	58d1      	ldr	r1, [r2, r3]
    cf8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    cf90:	6019      	str	r1, [r3, #0]
            T1.p[1] = Y.p[t];
    cf92:	9904      	ldr	r1, [sp, #16]
    cf94:	5852      	ldr	r2, [r2, r1]
            MBEDTLS_MPI_CHK( mbedtls_mpi_mul_int( &T1, &T1, Z.p[i - t - 1] ) );
    cf96:	a90f      	add	r1, sp, #60	; 0x3c
            T1.p[1] = Y.p[t];
    cf98:	605a      	str	r2, [r3, #4]
            MBEDTLS_MPI_CHK( mbedtls_mpi_mul_int( &T1, &T1, Z.p[i - t - 1] ) );
    cf9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cf9c:	4608      	mov	r0, r1
    cf9e:	595a      	ldr	r2, [r3, r5]
    cfa0:	f7ff fe8c 	bl	ccbc <mbedtls_mpi_mul_int>
    cfa4:	2800      	cmp	r0, #0
    cfa6:	d1a9      	bne.n	cefc <mbedtls_mpi_div_mpi+0x1e4>
        while( mbedtls_mpi_cmp_mpi( &T1, &T2 ) > 0 );
    cfa8:	a912      	add	r1, sp, #72	; 0x48
    cfaa:	a80f      	add	r0, sp, #60	; 0x3c
    cfac:	f7ff fd24 	bl	c9f8 <mbedtls_mpi_cmp_mpi>
    cfb0:	2800      	cmp	r0, #0
    cfb2:	dcdc      	bgt.n	cf6e <mbedtls_mpi_div_mpi+0x256>
        MBEDTLS_MPI_CHK( mbedtls_mpi_mul_int( &T1, &Y, Z.p[i - t - 1] ) );
    cfb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    cfb6:	a909      	add	r1, sp, #36	; 0x24
    cfb8:	595a      	ldr	r2, [r3, r5]
    cfba:	a80f      	add	r0, sp, #60	; 0x3c
    cfbc:	f7ff fe7e 	bl	ccbc <mbedtls_mpi_mul_int>
    cfc0:	2800      	cmp	r0, #0
    cfc2:	d19b      	bne.n	cefc <mbedtls_mpi_div_mpi+0x1e4>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &T1,  biL * ( i - t - 1 ) ) );
    cfc4:	ea4f 09c5 	mov.w	r9, r5, lsl #3
    cfc8:	4649      	mov	r1, r9
    cfca:	a80f      	add	r0, sp, #60	; 0x3c
    cfcc:	f7ff fc53 	bl	c876 <mbedtls_mpi_shift_l>
    cfd0:	2800      	cmp	r0, #0
    cfd2:	d193      	bne.n	cefc <mbedtls_mpi_div_mpi+0x1e4>
        MBEDTLS_MPI_CHK( mbedtls_mpi_sub_mpi( &X, &X, &T1 ) );
    cfd4:	a906      	add	r1, sp, #24
    cfd6:	4608      	mov	r0, r1
    cfd8:	aa0f      	add	r2, sp, #60	; 0x3c
    cfda:	f7ff fe4c 	bl	cc76 <mbedtls_mpi_sub_mpi>
    cfde:	4601      	mov	r1, r0
    cfe0:	2800      	cmp	r0, #0
    cfe2:	d139      	bne.n	d058 <mbedtls_mpi_div_mpi+0x340>
        if( mbedtls_mpi_cmp_int( &X, 0 ) < 0 )
    cfe4:	a806      	add	r0, sp, #24
    cfe6:	f7ff fd48 	bl	ca7a <mbedtls_mpi_cmp_int>
    cfea:	2800      	cmp	r0, #0
    cfec:	da18      	bge.n	d020 <mbedtls_mpi_div_mpi+0x308>
            MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &T1, &Y ) );
    cfee:	a909      	add	r1, sp, #36	; 0x24
    cff0:	a80f      	add	r0, sp, #60	; 0x3c
    cff2:	f7ff fb68 	bl	c6c6 <mbedtls_mpi_copy>
    cff6:	2800      	cmp	r0, #0
    cff8:	d180      	bne.n	cefc <mbedtls_mpi_div_mpi+0x1e4>
            MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &T1, biL * ( i - t - 1 ) ) );
    cffa:	4649      	mov	r1, r9
    cffc:	a80f      	add	r0, sp, #60	; 0x3c
    cffe:	f7ff fc3a 	bl	c876 <mbedtls_mpi_shift_l>
    d002:	2800      	cmp	r0, #0
    d004:	f47f af7a 	bne.w	cefc <mbedtls_mpi_div_mpi+0x1e4>
            MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( &X, &X, &T1 ) );
    d008:	a906      	add	r1, sp, #24
    d00a:	4608      	mov	r0, r1
    d00c:	aa0f      	add	r2, sp, #60	; 0x3c
    d00e:	f7ff fe10 	bl	cc32 <mbedtls_mpi_add_mpi>
    d012:	2800      	cmp	r0, #0
    d014:	f47f af72 	bne.w	cefc <mbedtls_mpi_div_mpi+0x1e4>
            Z.p[i - t - 1]--;
    d018:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    d01a:	5953      	ldr	r3, [r2, r5]
    d01c:	3b01      	subs	r3, #1
    d01e:	5153      	str	r3, [r2, r5]
    for( i = n; i > t ; i-- )
    d020:	3f01      	subs	r7, #1
    d022:	3d04      	subs	r5, #4
    d024:	f1ab 0b04 	sub.w	fp, fp, #4
    d028:	e73c      	b.n	cea4 <mbedtls_mpi_div_mpi+0x18c>
            Z.p[i - t - 1] = mbedtls_int_div_int( X.p[i], X.p[i - 1],
    d02a:	f859 000b 	ldr.w	r0, [r9, fp]
    if( 0 == d || u1 >= d )
    d02e:	b152      	cbz	r2, d046 <mbedtls_mpi_div_mpi+0x32e>
    dividend  = (mbedtls_t_udbl) u1 << biL;
    d030:	2300      	movs	r3, #0
    quotient = dividend / d;
    d032:	f7f3 f88f 	bl	154 <__aeabi_uldivmod>
    return (mbedtls_mpi_uint) quotient;
    d036:	f04f 33ff 	mov.w	r3, #4294967295
    d03a:	4283      	cmp	r3, r0
    d03c:	f04f 0300 	mov.w	r3, #0
    d040:	418b      	sbcs	r3, r1
    d042:	4602      	mov	r2, r0
    d044:	d201      	bcs.n	d04a <mbedtls_mpi_div_mpi+0x332>
        return ( ~0 );
    d046:	f04f 32ff 	mov.w	r2, #4294967295
            Z.p[i - t - 1] = mbedtls_int_div_int( X.p[i], X.p[i - 1],
    d04a:	9b03      	ldr	r3, [sp, #12]
    d04c:	601a      	str	r2, [r3, #0]
    d04e:	e778      	b.n	cf42 <mbedtls_mpi_div_mpi+0x22a>
        T2.p[1] = ( i < 1 ) ? 0 : X.p[i - 1];
    d050:	463b      	mov	r3, r7
    d052:	e782      	b.n	cf5a <mbedtls_mpi_div_mpi+0x242>
            T1.p[0] = ( t < 1 ) ? 0 : Y.p[t - 1];
    d054:	9902      	ldr	r1, [sp, #8]
    d056:	e79a      	b.n	cf8e <mbedtls_mpi_div_mpi+0x276>
    d058:	460c      	mov	r4, r1
    d05a:	e695      	b.n	cd88 <mbedtls_mpi_div_mpi+0x70>
        return( MBEDTLS_ERR_MPI_DIVISION_BY_ZERO );
    d05c:	f06f 040b 	mvn.w	r4, #11
    d060:	e687      	b.n	cd72 <mbedtls_mpi_div_mpi+0x5a>

0000d062 <mbedtls_mpi_mod_mpi>:
{
    d062:	b570      	push	{r4, r5, r6, lr}
    d064:	4604      	mov	r4, r0
    d066:	460d      	mov	r5, r1
    if( mbedtls_mpi_cmp_int( B, 0 ) < 0 )
    d068:	4610      	mov	r0, r2
    d06a:	2100      	movs	r1, #0
{
    d06c:	4616      	mov	r6, r2
    if( mbedtls_mpi_cmp_int( B, 0 ) < 0 )
    d06e:	f7ff fd04 	bl	ca7a <mbedtls_mpi_cmp_int>
    d072:	2800      	cmp	r0, #0
    d074:	db24      	blt.n	d0c0 <mbedtls_mpi_mod_mpi+0x5e>
    MBEDTLS_MPI_CHK( mbedtls_mpi_div_mpi( NULL, R, A, B ) );
    d076:	462a      	mov	r2, r5
    d078:	4633      	mov	r3, r6
    d07a:	4621      	mov	r1, r4
    d07c:	2000      	movs	r0, #0
    d07e:	f7ff fe4b 	bl	cd18 <mbedtls_mpi_div_mpi>
    d082:	4605      	mov	r5, r0
    d084:	b138      	cbz	r0, d096 <mbedtls_mpi_mod_mpi+0x34>
}
    d086:	4628      	mov	r0, r5
    d088:	bd70      	pop	{r4, r5, r6, pc}
      MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( R, R, B ) );
    d08a:	4632      	mov	r2, r6
    d08c:	4621      	mov	r1, r4
    d08e:	4620      	mov	r0, r4
    d090:	f7ff fdcf 	bl	cc32 <mbedtls_mpi_add_mpi>
    d094:	b990      	cbnz	r0, d0bc <mbedtls_mpi_mod_mpi+0x5a>
    while( mbedtls_mpi_cmp_int( R, 0 ) < 0 )
    d096:	2100      	movs	r1, #0
    d098:	4620      	mov	r0, r4
    d09a:	f7ff fcee 	bl	ca7a <mbedtls_mpi_cmp_int>
    d09e:	2800      	cmp	r0, #0
    d0a0:	dbf3      	blt.n	d08a <mbedtls_mpi_mod_mpi+0x28>
    while( mbedtls_mpi_cmp_mpi( R, B ) >= 0 )
    d0a2:	4631      	mov	r1, r6
    d0a4:	4620      	mov	r0, r4
    d0a6:	f7ff fca7 	bl	c9f8 <mbedtls_mpi_cmp_mpi>
    d0aa:	2800      	cmp	r0, #0
    d0ac:	dbeb      	blt.n	d086 <mbedtls_mpi_mod_mpi+0x24>
      MBEDTLS_MPI_CHK( mbedtls_mpi_sub_mpi( R, R, B ) );
    d0ae:	4632      	mov	r2, r6
    d0b0:	4621      	mov	r1, r4
    d0b2:	4620      	mov	r0, r4
    d0b4:	f7ff fddf 	bl	cc76 <mbedtls_mpi_sub_mpi>
    d0b8:	2800      	cmp	r0, #0
    d0ba:	d0f2      	beq.n	d0a2 <mbedtls_mpi_mod_mpi+0x40>
    d0bc:	4605      	mov	r5, r0
    d0be:	e7e2      	b.n	d086 <mbedtls_mpi_mod_mpi+0x24>
        return( MBEDTLS_ERR_MPI_NEGATIVE_VALUE );
    d0c0:	f06f 0509 	mvn.w	r5, #9
    d0c4:	e7df      	b.n	d086 <mbedtls_mpi_mod_mpi+0x24>

0000d0c6 <mbedtls_mpi_exp_mod>:
 * Sliding-window exponentiation: X = A^E mod N  (HAC 14.85)
 */
int mbedtls_mpi_exp_mod( mbedtls_mpi *X, const mbedtls_mpi *A,
                         const mbedtls_mpi *E, const mbedtls_mpi *N,
                         mbedtls_mpi *prec_RR )
{
    d0c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d0ca:	4606      	mov	r6, r0
    d0cc:	f5ad 7d5b 	sub.w	sp, sp, #876	; 0x36c
    d0d0:	4688      	mov	r8, r1
    MPI_VALIDATE_RET( X != NULL );
    MPI_VALIDATE_RET( A != NULL );
    MPI_VALIDATE_RET( E != NULL );
    MPI_VALIDATE_RET( N != NULL );

    if( mbedtls_mpi_cmp_int( N, 0 ) <= 0 || ( N->p[0] & 1 ) == 0 )
    d0d2:	4618      	mov	r0, r3
    d0d4:	2100      	movs	r1, #0
{
    d0d6:	461d      	mov	r5, r3
    d0d8:	9205      	str	r2, [sp, #20]
    if( mbedtls_mpi_cmp_int( N, 0 ) <= 0 || ( N->p[0] & 1 ) == 0 )
    d0da:	f7ff fcce 	bl	ca7a <mbedtls_mpi_cmp_int>
    d0de:	2800      	cmp	r0, #0
    d0e0:	f340 821a 	ble.w	d518 <mbedtls_mpi_exp_mod+0x452>
    d0e4:	68ab      	ldr	r3, [r5, #8]
    d0e6:	681c      	ldr	r4, [r3, #0]
    d0e8:	f014 0301 	ands.w	r3, r4, #1
    d0ec:	9307      	str	r3, [sp, #28]
    d0ee:	f000 8213 	beq.w	d518 <mbedtls_mpi_exp_mod+0x452>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );

    if( mbedtls_mpi_cmp_int( E, 0 ) < 0 )
    d0f2:	2100      	movs	r1, #0
    d0f4:	9805      	ldr	r0, [sp, #20]
    d0f6:	f7ff fcc0 	bl	ca7a <mbedtls_mpi_cmp_int>
    d0fa:	2800      	cmp	r0, #0
    d0fc:	f2c0 820c 	blt.w	d518 <mbedtls_mpi_exp_mod+0x452>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );

    if( mbedtls_mpi_bitlen( E ) > MBEDTLS_MPI_MAX_BITS ||
    d100:	9805      	ldr	r0, [sp, #20]
    d102:	f7ff fb3f 	bl	c784 <mbedtls_mpi_bitlen>
    d106:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
    d10a:	f200 8205 	bhi.w	d518 <mbedtls_mpi_exp_mod+0x452>
        mbedtls_mpi_bitlen( N ) > MBEDTLS_MPI_MAX_BITS )
    d10e:	4628      	mov	r0, r5
    d110:	f7ff fb38 	bl	c784 <mbedtls_mpi_bitlen>
    if( mbedtls_mpi_bitlen( E ) > MBEDTLS_MPI_MAX_BITS ||
    d114:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
    d118:	f200 81fe 	bhi.w	d518 <mbedtls_mpi_exp_mod+0x452>
    x += ( ( m0 + 2 ) & 4 ) << 1;
    d11c:	2103      	movs	r1, #3
    d11e:	1ca7      	adds	r7, r4, #2
    d120:	007f      	lsls	r7, r7, #1
    d122:	f007 0708 	and.w	r7, r7, #8
    d126:	4427      	add	r7, r4
        x *= ( 2 - ( m0 * x ) );
    d128:	fb07 f304 	mul.w	r3, r7, r4
    for( i = biL; i >= 8; i /= 2 )
    d12c:	3901      	subs	r1, #1
        x *= ( 2 - ( m0 * x ) );
    d12e:	f1c3 0302 	rsb	r3, r3, #2
    d132:	fb03 f707 	mul.w	r7, r3, r7
    for( i = biL; i >= 8; i /= 2 )
    d136:	d1f7      	bne.n	d128 <mbedtls_mpi_exp_mod+0x62>
    X->s = 1;
    d138:	2301      	movs	r3, #1
     */
    mpi_montg_init( &mm, N );
    mbedtls_mpi_init( &RR ); mbedtls_mpi_init( &T );
    mbedtls_mpi_init( &Apos );
    mbedtls_mpi_init( &WW );
    memset( W, 0, sizeof( W ) );
    d13a:	f44f 7240 	mov.w	r2, #768	; 0x300
    d13e:	a81a      	add	r0, sp, #104	; 0x68
    X->n = 0;
    d140:	e9cd 310b 	strd	r3, r1, [sp, #44]	; 0x2c
    X->s = 1;
    d144:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
    X->p = NULL;
    d148:	e9cd 110f 	strd	r1, r1, [sp, #60]	; 0x3c
    X->n = 0;
    d14c:	e9cd 3114 	strd	r3, r1, [sp, #80]	; 0x50
    d150:	e9cd 3111 	strd	r3, r1, [sp, #68]	; 0x44
    X->p = NULL;
    d154:	9116      	str	r1, [sp, #88]	; 0x58
    d156:	9113      	str	r1, [sp, #76]	; 0x4c
    memset( W, 0, sizeof( W ) );
    d158:	f7fe fb6e 	bl	b838 <memset>

    i = mbedtls_mpi_bitlen( E );
    d15c:	9805      	ldr	r0, [sp, #20]
    d15e:	f7ff fb11 	bl	c784 <mbedtls_mpi_bitlen>

    wsize = ( i > 671 ) ? 6 : ( i > 239 ) ? 5 :
    d162:	f5b0 7f28 	cmp.w	r0, #672	; 0x2a0
    d166:	f080 80f9 	bcs.w	d35c <mbedtls_mpi_exp_mod+0x296>
    d16a:	28ef      	cmp	r0, #239	; 0xef
    d16c:	f200 80f8 	bhi.w	d360 <mbedtls_mpi_exp_mod+0x29a>
    d170:	284f      	cmp	r0, #79	; 0x4f
    d172:	f200 80f7 	bhi.w	d364 <mbedtls_mpi_exp_mod+0x29e>
    d176:	2817      	cmp	r0, #23
    d178:	9b07      	ldr	r3, [sp, #28]
    d17a:	bf88      	it	hi
    d17c:	2303      	movhi	r3, #3
#if( MBEDTLS_MPI_WINDOW_SIZE < 6 )
    if( wsize > MBEDTLS_MPI_WINDOW_SIZE )
        wsize = MBEDTLS_MPI_WINDOW_SIZE;
#endif

    j = N->n + 1;
    d17e:	6869      	ldr	r1, [r5, #4]
    /* All W[i] and X must have at least N->n limbs for the mpi_montmul()
     * and mpi_montred() calls later. Here we ensure that W[1] and X are
     * large enough, and later we'll grow other W[i] to the same length.
     * They must not be shrunk midway through this function!
     */
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, j ) );
    d180:	4630      	mov	r0, r6
    j = N->n + 1;
    d182:	f101 0901 	add.w	r9, r1, #1
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, j ) );
    d186:	4649      	mov	r1, r9
    wsize = ( i > 671 ) ? 6 : ( i > 239 ) ? 5 :
    d188:	9303      	str	r3, [sp, #12]
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, j ) );
    d18a:	f7ff fa5b 	bl	c644 <mbedtls_mpi_grow>
    d18e:	4604      	mov	r4, r0
    d190:	2800      	cmp	r0, #0
    d192:	f040 80bf 	bne.w	d314 <mbedtls_mpi_exp_mod+0x24e>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[1],  j ) );
    d196:	4649      	mov	r1, r9
    d198:	a81d      	add	r0, sp, #116	; 0x74
    d19a:	f7ff fa53 	bl	c644 <mbedtls_mpi_grow>
    d19e:	4604      	mov	r4, r0
    d1a0:	2800      	cmp	r0, #0
    d1a2:	f040 80b7 	bne.w	d314 <mbedtls_mpi_exp_mod+0x24e>
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &T, j * 2 ) );
    d1a6:	ea4f 0149 	mov.w	r1, r9, lsl #1
    d1aa:	a80e      	add	r0, sp, #56	; 0x38
    d1ac:	f7ff fa4a 	bl	c644 <mbedtls_mpi_grow>
    d1b0:	4604      	mov	r4, r0
    d1b2:	2800      	cmp	r0, #0
    d1b4:	f040 80ae 	bne.w	d314 <mbedtls_mpi_exp_mod+0x24e>

    /*
     * Compensate for negative A (and correct at the end)
     */
    neg = ( A->s == -1 );
    d1b8:	f8d8 3000 	ldr.w	r3, [r8]
    d1bc:	9306      	str	r3, [sp, #24]
    if( neg )
    d1be:	3301      	adds	r3, #1
    d1c0:	d10b      	bne.n	d1da <mbedtls_mpi_exp_mod+0x114>
    {
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &Apos, A ) );
    d1c2:	4641      	mov	r1, r8
    d1c4:	a814      	add	r0, sp, #80	; 0x50
    d1c6:	f7ff fa7e 	bl	c6c6 <mbedtls_mpi_copy>
    d1ca:	4604      	mov	r4, r0
    d1cc:	2800      	cmp	r0, #0
    d1ce:	f040 80a1 	bne.w	d314 <mbedtls_mpi_exp_mod+0x24e>
        Apos.s = 1;
    d1d2:	2301      	movs	r3, #1
        A = &Apos;
    d1d4:	f10d 0850 	add.w	r8, sp, #80	; 0x50
        Apos.s = 1;
    d1d8:	9314      	str	r3, [sp, #80]	; 0x50
    }

    /*
     * If 1st call, pre-compute R^2 mod N
     */
    if( prec_RR == NULL || prec_RR->p == NULL )
    d1da:	9be4      	ldr	r3, [sp, #912]	; 0x390
    d1dc:	b11b      	cbz	r3, d1e6 <mbedtls_mpi_exp_mod+0x120>
    d1de:	689b      	ldr	r3, [r3, #8]
    d1e0:	2b00      	cmp	r3, #0
    d1e2:	f040 80c1 	bne.w	d368 <mbedtls_mpi_exp_mod+0x2a2>
    {
        MBEDTLS_MPI_CHK( mbedtls_mpi_lset( &RR, 1 ) );
    d1e6:	2101      	movs	r1, #1
    d1e8:	a80b      	add	r0, sp, #44	; 0x2c
    d1ea:	f7ff fa9e 	bl	c72a <mbedtls_mpi_lset>
    d1ee:	4604      	mov	r4, r0
    d1f0:	2800      	cmp	r0, #0
    d1f2:	f040 808f 	bne.w	d314 <mbedtls_mpi_exp_mod+0x24e>
        MBEDTLS_MPI_CHK( mbedtls_mpi_shift_l( &RR, N->n * 2 * biL ) );
    d1f6:	6869      	ldr	r1, [r5, #4]
    d1f8:	a80b      	add	r0, sp, #44	; 0x2c
    d1fa:	0189      	lsls	r1, r1, #6
    d1fc:	f7ff fb3b 	bl	c876 <mbedtls_mpi_shift_l>
    d200:	4604      	mov	r4, r0
    d202:	2800      	cmp	r0, #0
    d204:	f040 8086 	bne.w	d314 <mbedtls_mpi_exp_mod+0x24e>
        MBEDTLS_MPI_CHK( mbedtls_mpi_mod_mpi( &RR, &RR, N ) );
    d208:	a90b      	add	r1, sp, #44	; 0x2c
    d20a:	462a      	mov	r2, r5
    d20c:	4608      	mov	r0, r1
    d20e:	f7ff ff28 	bl	d062 <mbedtls_mpi_mod_mpi>
    d212:	4604      	mov	r4, r0
    d214:	2800      	cmp	r0, #0
    d216:	d17d      	bne.n	d314 <mbedtls_mpi_exp_mod+0x24e>

        if( prec_RR != NULL )
    d218:	9be4      	ldr	r3, [sp, #912]	; 0x390
    d21a:	b123      	cbz	r3, d226 <mbedtls_mpi_exp_mod+0x160>
            memcpy( prec_RR, &RR, sizeof( mbedtls_mpi ) );
    d21c:	220c      	movs	r2, #12
    d21e:	4618      	mov	r0, r3
    d220:	a90b      	add	r1, sp, #44	; 0x2c
    }
    else
        memcpy( &RR, prec_RR, sizeof( mbedtls_mpi ) );
    d222:	f7fe fafe 	bl	b822 <memcpy>

    /*
     * W[1] = A * R^2 * R^-1 mod N = A * R mod N
     */
    if( mbedtls_mpi_cmp_mpi( A, N ) >= 0 )
    d226:	4629      	mov	r1, r5
    d228:	4640      	mov	r0, r8
    d22a:	f7ff fbe5 	bl	c9f8 <mbedtls_mpi_cmp_mpi>
    d22e:	2800      	cmp	r0, #0
    d230:	f2c0 809e 	blt.w	d370 <mbedtls_mpi_exp_mod+0x2aa>
    {
        MBEDTLS_MPI_CHK( mbedtls_mpi_mod_mpi( &W[1], A, N ) );
    d234:	462a      	mov	r2, r5
    d236:	4641      	mov	r1, r8
    d238:	a81d      	add	r0, sp, #116	; 0x74
    d23a:	f7ff ff12 	bl	d062 <mbedtls_mpi_mod_mpi>
    d23e:	4604      	mov	r4, r0
    d240:	2800      	cmp	r0, #0
    d242:	d167      	bne.n	d314 <mbedtls_mpi_exp_mod+0x24e>
        /* This should be a no-op because W[1] is already that large before
         * mbedtls_mpi_mod_mpi(), but it's necessary to avoid an overflow
         * in mpi_montmul() below, so let's make sure. */
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[1], N->n + 1 ) );
    d244:	6869      	ldr	r1, [r5, #4]
    d246:	a81d      	add	r0, sp, #116	; 0x74
    d248:	3101      	adds	r1, #1
    d24a:	f7ff f9fb 	bl	c644 <mbedtls_mpi_grow>
    d24e:	4604      	mov	r4, r0
    d250:	2800      	cmp	r0, #0
    d252:	d15f      	bne.n	d314 <mbedtls_mpi_exp_mod+0x24e>
    *mm = ~x + 1;
    d254:	f1c7 0b00 	rsb	fp, r7, #0
    else
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[1], A ) );

    /* Note that this is safe because W[1] always has at least N->n limbs
     * (it grew above and was preserved by mbedtls_mpi_copy()). */
    mpi_montmul( &W[1], &RR, N, mm, &T );
    d258:	f10d 0938 	add.w	r9, sp, #56	; 0x38
    d25c:	465b      	mov	r3, fp
    d25e:	462a      	mov	r2, r5
    d260:	a90b      	add	r1, sp, #44	; 0x2c
    d262:	a81d      	add	r0, sp, #116	; 0x74
    d264:	f8cd 9000 	str.w	r9, [sp]
    d268:	f7ff f935 	bl	c4d6 <mpi_montmul>

    /*
     * X = R^2 * R^-1 mod N = R mod N
     */
    MBEDTLS_MPI_CHK( mbedtls_mpi_copy( X, &RR ) );
    d26c:	4630      	mov	r0, r6
    d26e:	a90b      	add	r1, sp, #44	; 0x2c
    d270:	f7ff fa29 	bl	c6c6 <mbedtls_mpi_copy>
    d274:	4604      	mov	r4, r0
    d276:	2800      	cmp	r0, #0
    d278:	d14c      	bne.n	d314 <mbedtls_mpi_exp_mod+0x24e>
    mbedtls_mpi_uint z = 1;
    d27a:	2701      	movs	r7, #1
    d27c:	ab0a      	add	r3, sp, #40	; 0x28
    U.p = &z;
    d27e:	9319      	str	r3, [sp, #100]	; 0x64
    mpi_montmul( A, &U, N, mm, T );
    d280:	462a      	mov	r2, r5
    d282:	465b      	mov	r3, fp
    d284:	4630      	mov	r0, r6
    d286:	f8cd 9000 	str.w	r9, [sp]
    d28a:	a917      	add	r1, sp, #92	; 0x5c
    U.n = U.s = (int) z;
    d28c:	e9cd 7717 	strd	r7, r7, [sp, #92]	; 0x5c
    mbedtls_mpi_uint z = 1;
    d290:	970a      	str	r7, [sp, #40]	; 0x28
    mpi_montmul( A, &U, N, mm, T );
    d292:	f7ff f920 	bl	c4d6 <mpi_montmul>
    mpi_montred( X, N, mm, &T );

    if( wsize > 1 )
    d296:	9b03      	ldr	r3, [sp, #12]
    d298:	42bb      	cmp	r3, r7
    d29a:	d16e      	bne.n	d37a <mbedtls_mpi_exp_mod+0x2b4>

    nblimbs = E->n;
    bufsize = 0;
    nbits   = 0;
    wbits   = 0;
    state   = 0;
    d29c:	f04f 0900 	mov.w	r9, #0
    nbits   = 0;
    d2a0:	464f      	mov	r7, r9
    bufsize = 0;
    d2a2:	46ca      	mov	sl, r9
    wbits   = 0;
    d2a4:	46c8      	mov	r8, r9
    nblimbs = E->n;
    d2a6:	9b05      	ldr	r3, [sp, #20]
    d2a8:	685b      	ldr	r3, [r3, #4]
    d2aa:	9304      	str	r3, [sp, #16]

    while( 1 )
    {
        if( bufsize == 0 )
    d2ac:	f1ba 0f00 	cmp.w	sl, #0
    d2b0:	f040 80b6 	bne.w	d420 <mbedtls_mpi_exp_mod+0x35a>
        {
            if( nblimbs == 0 )
    d2b4:	9b04      	ldr	r3, [sp, #16]
    d2b6:	2b00      	cmp	r3, #0
    d2b8:	f040 80ad 	bne.w	d416 <mbedtls_mpi_exp_mod+0x350>
    {
        mpi_montmul( X, X, N, mm, &T );

        wbits <<= 1;

        if( ( wbits & ( one << wsize ) ) != 0 )
    d2bc:	f04f 0a01 	mov.w	sl, #1
    d2c0:	9b03      	ldr	r3, [sp, #12]
    d2c2:	f10d 0938 	add.w	r9, sp, #56	; 0x38
    d2c6:	fa0a fa03 	lsl.w	sl, sl, r3
    for( i = 0; i < nbits; i++ )
    d2ca:	9b04      	ldr	r3, [sp, #16]
    d2cc:	42bb      	cmp	r3, r7
    d2ce:	f040 8101 	bne.w	d4d4 <mbedtls_mpi_exp_mod+0x40e>
    mbedtls_mpi_uint z = 1;
    d2d2:	2301      	movs	r3, #1
    d2d4:	aa0a      	add	r2, sp, #40	; 0x28
    U.n = U.s = (int) z;
    d2d6:	e9cd 3317 	strd	r3, r3, [sp, #92]	; 0x5c
    mbedtls_mpi_uint z = 1;
    d2da:	930a      	str	r3, [sp, #40]	; 0x28
    U.p = &z;
    d2dc:	9219      	str	r2, [sp, #100]	; 0x64
    mpi_montmul( A, &U, N, mm, T );
    d2de:	465b      	mov	r3, fp
    d2e0:	462a      	mov	r2, r5
    d2e2:	4630      	mov	r0, r6
    d2e4:	f8cd 9000 	str.w	r9, [sp]
    d2e8:	a917      	add	r1, sp, #92	; 0x5c
    d2ea:	f7ff f8f4 	bl	c4d6 <mpi_montmul>
    /*
     * X = A^E * R * R^-1 mod N = A^E mod N
     */
    mpi_montred( X, N, mm, &T );

    if( neg && E->n != 0 && ( E->p[0] & 1 ) != 0 )
    d2ee:	9b06      	ldr	r3, [sp, #24]
    d2f0:	3301      	adds	r3, #1
    d2f2:	d10f      	bne.n	d314 <mbedtls_mpi_exp_mod+0x24e>
    d2f4:	9b05      	ldr	r3, [sp, #20]
    d2f6:	685b      	ldr	r3, [r3, #4]
    d2f8:	b163      	cbz	r3, d314 <mbedtls_mpi_exp_mod+0x24e>
    d2fa:	9b05      	ldr	r3, [sp, #20]
    d2fc:	689b      	ldr	r3, [r3, #8]
    d2fe:	681b      	ldr	r3, [r3, #0]
    d300:	07db      	lsls	r3, r3, #31
    d302:	d507      	bpl.n	d314 <mbedtls_mpi_exp_mod+0x24e>
    {
        X->s = -1;
    d304:	9b06      	ldr	r3, [sp, #24]
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( X, N, X ) );
    d306:	4632      	mov	r2, r6
    d308:	4629      	mov	r1, r5
    d30a:	4630      	mov	r0, r6
        X->s = -1;
    d30c:	6033      	str	r3, [r6, #0]
        MBEDTLS_MPI_CHK( mbedtls_mpi_add_mpi( X, N, X ) );
    d30e:	f7ff fc90 	bl	cc32 <mbedtls_mpi_add_mpi>
    d312:	4604      	mov	r4, r0
    }

cleanup:

    for( i = ( one << ( wsize - 1 ) ); i < ( one << wsize ); i++ )
    d314:	9b03      	ldr	r3, [sp, #12]
        mbedtls_mpi_free( &W[i] );
    d316:	270c      	movs	r7, #12
    for( i = ( one << ( wsize - 1 ) ); i < ( one << wsize ); i++ )
    d318:	1e5d      	subs	r5, r3, #1
    d31a:	2301      	movs	r3, #1
    d31c:	9a03      	ldr	r2, [sp, #12]
    d31e:	fa03 f505 	lsl.w	r5, r3, r5
    d322:	fa03 f602 	lsl.w	r6, r3, r2
    d326:	42ae      	cmp	r6, r5
    d328:	f200 80ef 	bhi.w	d50a <mbedtls_mpi_exp_mod+0x444>

    mbedtls_mpi_free( &W[1] ); mbedtls_mpi_free( &T ); mbedtls_mpi_free( &Apos );
    d32c:	a81d      	add	r0, sp, #116	; 0x74
    d32e:	f7ff f977 	bl	c620 <mbedtls_mpi_free>
    d332:	a80e      	add	r0, sp, #56	; 0x38
    d334:	f7ff f974 	bl	c620 <mbedtls_mpi_free>
    d338:	a814      	add	r0, sp, #80	; 0x50
    d33a:	f7ff f971 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &WW );
    d33e:	a811      	add	r0, sp, #68	; 0x44
    d340:	f7ff f96e 	bl	c620 <mbedtls_mpi_free>

    if( prec_RR == NULL || prec_RR->p == NULL )
    d344:	9be4      	ldr	r3, [sp, #912]	; 0x390
    d346:	b10b      	cbz	r3, d34c <mbedtls_mpi_exp_mod+0x286>
    d348:	689b      	ldr	r3, [r3, #8]
    d34a:	b913      	cbnz	r3, d352 <mbedtls_mpi_exp_mod+0x28c>
        mbedtls_mpi_free( &RR );
    d34c:	a80b      	add	r0, sp, #44	; 0x2c
    d34e:	f7ff f967 	bl	c620 <mbedtls_mpi_free>

    return( ret );
}
    d352:	4620      	mov	r0, r4
    d354:	f50d 7d5b 	add.w	sp, sp, #876	; 0x36c
    d358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    wsize = ( i > 671 ) ? 6 : ( i > 239 ) ? 5 :
    d35c:	2306      	movs	r3, #6
    d35e:	e70e      	b.n	d17e <mbedtls_mpi_exp_mod+0xb8>
    d360:	2305      	movs	r3, #5
    d362:	e70c      	b.n	d17e <mbedtls_mpi_exp_mod+0xb8>
    d364:	2304      	movs	r3, #4
    d366:	e70a      	b.n	d17e <mbedtls_mpi_exp_mod+0xb8>
        memcpy( &RR, prec_RR, sizeof( mbedtls_mpi ) );
    d368:	220c      	movs	r2, #12
    d36a:	99e4      	ldr	r1, [sp, #912]	; 0x390
    d36c:	a80b      	add	r0, sp, #44	; 0x2c
    d36e:	e758      	b.n	d222 <mbedtls_mpi_exp_mod+0x15c>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[1], A ) );
    d370:	4641      	mov	r1, r8
    d372:	a81d      	add	r0, sp, #116	; 0x74
    d374:	f7ff f9a7 	bl	c6c6 <mbedtls_mpi_copy>
    d378:	e769      	b.n	d24e <mbedtls_mpi_exp_mod+0x188>
        j =  one << ( wsize - 1 );
    d37a:	9b03      	ldr	r3, [sp, #12]
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[j], N->n + 1 ) );
    d37c:	6869      	ldr	r1, [r5, #4]
        j =  one << ( wsize - 1 );
    d37e:	f103 3aff 	add.w	sl, r3, #4294967295
    d382:	fa07 f30a 	lsl.w	r3, r7, sl
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[j], N->n + 1 ) );
    d386:	270c      	movs	r7, #12
        j =  one << ( wsize - 1 );
    d388:	9304      	str	r3, [sp, #16]
        MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[j], N->n + 1 ) );
    d38a:	fa07 f70a 	lsl.w	r7, r7, sl
    d38e:	ab1a      	add	r3, sp, #104	; 0x68
    d390:	441f      	add	r7, r3
    d392:	4638      	mov	r0, r7
    d394:	3101      	adds	r1, #1
    d396:	f7ff f955 	bl	c644 <mbedtls_mpi_grow>
    d39a:	2800      	cmp	r0, #0
    d39c:	d1b9      	bne.n	d312 <mbedtls_mpi_exp_mod+0x24c>
        MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[j], &W[1]    ) );
    d39e:	4638      	mov	r0, r7
    d3a0:	a91d      	add	r1, sp, #116	; 0x74
    d3a2:	f7ff f990 	bl	c6c6 <mbedtls_mpi_copy>
    d3a6:	2800      	cmp	r0, #0
    d3a8:	d1b3      	bne.n	d312 <mbedtls_mpi_exp_mod+0x24c>
        for( i = 0; i < wsize - 1; i++ )
    d3aa:	46a0      	mov	r8, r4
            mpi_montmul( &W[j], &W[j], N, mm, &T );
    d3ac:	465b      	mov	r3, fp
    d3ae:	462a      	mov	r2, r5
    d3b0:	4639      	mov	r1, r7
    d3b2:	4638      	mov	r0, r7
    d3b4:	f8cd 9000 	str.w	r9, [sp]
        for( i = 0; i < wsize - 1; i++ )
    d3b8:	f108 0801 	add.w	r8, r8, #1
            mpi_montmul( &W[j], &W[j], N, mm, &T );
    d3bc:	f7ff f88b 	bl	c4d6 <mpi_montmul>
        for( i = 0; i < wsize - 1; i++ )
    d3c0:	45d0      	cmp	r8, sl
    d3c2:	d3f3      	bcc.n	d3ac <mbedtls_mpi_exp_mod+0x2e6>
        for( i = j + 1; i < ( one << wsize ); i++ )
    d3c4:	f04f 0a01 	mov.w	sl, #1
    d3c8:	9b04      	ldr	r3, [sp, #16]
    d3ca:	f103 0801 	add.w	r8, r3, #1
    d3ce:	9b03      	ldr	r3, [sp, #12]
    d3d0:	fa0a fa03 	lsl.w	sl, sl, r3
    d3d4:	45c2      	cmp	sl, r8
    d3d6:	f67f af61 	bls.w	d29c <mbedtls_mpi_exp_mod+0x1d6>
            MBEDTLS_MPI_CHK( mbedtls_mpi_grow( &W[i], N->n + 1 ) );
    d3da:	6869      	ldr	r1, [r5, #4]
    d3dc:	f107 090c 	add.w	r9, r7, #12
    d3e0:	4648      	mov	r0, r9
    d3e2:	3101      	adds	r1, #1
    d3e4:	f7ff f92e 	bl	c644 <mbedtls_mpi_grow>
    d3e8:	2800      	cmp	r0, #0
    d3ea:	d192      	bne.n	d312 <mbedtls_mpi_exp_mod+0x24c>
            MBEDTLS_MPI_CHK( mbedtls_mpi_copy( &W[i], &W[i - 1] ) );
    d3ec:	4639      	mov	r1, r7
    d3ee:	4648      	mov	r0, r9
    d3f0:	f7ff f969 	bl	c6c6 <mbedtls_mpi_copy>
    d3f4:	2800      	cmp	r0, #0
    d3f6:	d18c      	bne.n	d312 <mbedtls_mpi_exp_mod+0x24c>
            mpi_montmul( &W[i], &W[1], N, mm, &T );
    d3f8:	ab0e      	add	r3, sp, #56	; 0x38
    d3fa:	9300      	str	r3, [sp, #0]
    d3fc:	462a      	mov	r2, r5
    d3fe:	465b      	mov	r3, fp
    d400:	4648      	mov	r0, r9
    d402:	a91d      	add	r1, sp, #116	; 0x74
    d404:	f7ff f867 	bl	c4d6 <mpi_montmul>
        for( i = j + 1; i < ( one << wsize ); i++ )
    d408:	464f      	mov	r7, r9
    d40a:	f108 0801 	add.w	r8, r8, #1
    d40e:	e7e1      	b.n	d3d4 <mbedtls_mpi_exp_mod+0x30e>
        state = 2;
    d410:	f04f 0902 	mov.w	r9, #2
    d414:	e74a      	b.n	d2ac <mbedtls_mpi_exp_mod+0x1e6>
            bufsize = sizeof( mbedtls_mpi_uint ) << 3;
    d416:	f04f 0a20 	mov.w	sl, #32
            nblimbs--;
    d41a:	9b04      	ldr	r3, [sp, #16]
    d41c:	3b01      	subs	r3, #1
    d41e:	9304      	str	r3, [sp, #16]
        ei = (E->p[nblimbs] >> bufsize) & 1;
    d420:	9b05      	ldr	r3, [sp, #20]
    d422:	9a04      	ldr	r2, [sp, #16]
    d424:	689b      	ldr	r3, [r3, #8]
        bufsize--;
    d426:	f10a 3aff 	add.w	sl, sl, #4294967295
        ei = (E->p[nblimbs] >> bufsize) & 1;
    d42a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    d42e:	fa23 f30a 	lsr.w	r3, r3, sl
        if( ei == 0 && state == 0 )
    d432:	f013 0301 	ands.w	r3, r3, #1
    d436:	d10f      	bne.n	d458 <mbedtls_mpi_exp_mod+0x392>
    d438:	f1b9 0f00 	cmp.w	r9, #0
    d43c:	f43f af36 	beq.w	d2ac <mbedtls_mpi_exp_mod+0x1e6>
        if( ei == 0 && state == 1 )
    d440:	f1b9 0f01 	cmp.w	r9, #1
    d444:	d108      	bne.n	d458 <mbedtls_mpi_exp_mod+0x392>
            mpi_montmul( X, X, N, mm, &T );
    d446:	ab0e      	add	r3, sp, #56	; 0x38
    d448:	9300      	str	r3, [sp, #0]
    d44a:	462a      	mov	r2, r5
    d44c:	465b      	mov	r3, fp
    d44e:	4631      	mov	r1, r6
    d450:	4630      	mov	r0, r6
    d452:	f7ff f840 	bl	c4d6 <mpi_montmul>
            continue;
    d456:	e729      	b.n	d2ac <mbedtls_mpi_exp_mod+0x1e6>
        wbits |= ( ei << ( wsize - nbits ) );
    d458:	9a03      	ldr	r2, [sp, #12]
        nbits++;
    d45a:	3701      	adds	r7, #1
        wbits |= ( ei << ( wsize - nbits ) );
    d45c:	1bd2      	subs	r2, r2, r7
    d45e:	4093      	lsls	r3, r2
    d460:	ea48 0803 	orr.w	r8, r8, r3
        if( nbits == wsize )
    d464:	9b03      	ldr	r3, [sp, #12]
    d466:	42bb      	cmp	r3, r7
    d468:	d1d2      	bne.n	d410 <mbedtls_mpi_exp_mod+0x34a>
            for( i = 0; i < wsize; i++ )
    d46a:	f04f 0900 	mov.w	r9, #0
                mpi_montmul( X, X, N, mm, &T );
    d46e:	ab0e      	add	r3, sp, #56	; 0x38
    d470:	9300      	str	r3, [sp, #0]
    d472:	462a      	mov	r2, r5
    d474:	465b      	mov	r3, fp
    d476:	4631      	mov	r1, r6
    d478:	4630      	mov	r0, r6
            for( i = 0; i < wsize; i++ )
    d47a:	f109 0901 	add.w	r9, r9, #1
                mpi_montmul( X, X, N, mm, &T );
    d47e:	f7ff f82a 	bl	c4d6 <mpi_montmul>
            for( i = 0; i < wsize; i++ )
    d482:	454f      	cmp	r7, r9
    d484:	d8f3      	bhi.n	d46e <mbedtls_mpi_exp_mod+0x3a8>
            MBEDTLS_MPI_CHK( mpi_select( &WW, W, (size_t) 1 << wsize, wbits ) );
    d486:	2301      	movs	r3, #1
    for( size_t i = 0; i < T_size; i++ )
    d488:	f04f 0900 	mov.w	r9, #0
            MBEDTLS_MPI_CHK( mpi_select( &WW, W, (size_t) 1 << wsize, wbits ) );
    d48c:	40bb      	lsls	r3, r7
    d48e:	9308      	str	r3, [sp, #32]
    for( size_t i = 0; i < T_size; i++ )
    d490:	ab1a      	add	r3, sp, #104	; 0x68
        MBEDTLS_MPI_CHK( mbedtls_mpi_safe_cond_assign( R, &T[i],
    d492:	4641      	mov	r1, r8
    d494:	4648      	mov	r0, r9
    d496:	9309      	str	r3, [sp, #36]	; 0x24
    d498:	f000 f841 	bl	d51e <mbedtls_ct_size_bool_eq>
    d49c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d49e:	b2c2      	uxtb	r2, r0
    d4a0:	4619      	mov	r1, r3
    d4a2:	a811      	add	r0, sp, #68	; 0x44
    d4a4:	f000 f853 	bl	d54e <mbedtls_mpi_safe_cond_assign>
    d4a8:	4607      	mov	r7, r0
    d4aa:	bb60      	cbnz	r0, d506 <mbedtls_mpi_exp_mod+0x440>
    for( size_t i = 0; i < T_size; i++ )
    d4ac:	9a08      	ldr	r2, [sp, #32]
    d4ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d4b0:	f109 0901 	add.w	r9, r9, #1
    d4b4:	454a      	cmp	r2, r9
    d4b6:	f103 030c 	add.w	r3, r3, #12
    d4ba:	d1ea      	bne.n	d492 <mbedtls_mpi_exp_mod+0x3cc>
            mpi_montmul( X, &WW, N, mm, &T );
    d4bc:	ab0e      	add	r3, sp, #56	; 0x38
    d4be:	9300      	str	r3, [sp, #0]
    d4c0:	462a      	mov	r2, r5
    d4c2:	465b      	mov	r3, fp
    d4c4:	4630      	mov	r0, r6
    d4c6:	a911      	add	r1, sp, #68	; 0x44
    d4c8:	f7ff f805 	bl	c4d6 <mpi_montmul>
            nbits = 0;
    d4cc:	46b8      	mov	r8, r7
            state--;
    d4ce:	f8dd 901c 	ldr.w	r9, [sp, #28]
    d4d2:	e6eb      	b.n	d2ac <mbedtls_mpi_exp_mod+0x1e6>
        mpi_montmul( X, X, N, mm, &T );
    d4d4:	465b      	mov	r3, fp
    d4d6:	462a      	mov	r2, r5
    d4d8:	4631      	mov	r1, r6
    d4da:	4630      	mov	r0, r6
    d4dc:	f8cd 9000 	str.w	r9, [sp]
        wbits <<= 1;
    d4e0:	ea4f 0848 	mov.w	r8, r8, lsl #1
        mpi_montmul( X, X, N, mm, &T );
    d4e4:	f7fe fff7 	bl	c4d6 <mpi_montmul>
        if( ( wbits & ( one << wsize ) ) != 0 )
    d4e8:	ea1a 0f08 	tst.w	sl, r8
    d4ec:	d007      	beq.n	d4fe <mbedtls_mpi_exp_mod+0x438>
            mpi_montmul( X, &W[1], N, mm, &T );
    d4ee:	465b      	mov	r3, fp
    d4f0:	462a      	mov	r2, r5
    d4f2:	4630      	mov	r0, r6
    d4f4:	f8cd 9000 	str.w	r9, [sp]
    d4f8:	a91d      	add	r1, sp, #116	; 0x74
    d4fa:	f7fe ffec 	bl	c4d6 <mpi_montmul>
    for( i = 0; i < nbits; i++ )
    d4fe:	9b04      	ldr	r3, [sp, #16]
    d500:	3301      	adds	r3, #1
    d502:	9304      	str	r3, [sp, #16]
    d504:	e6e1      	b.n	d2ca <mbedtls_mpi_exp_mod+0x204>
    d506:	4604      	mov	r4, r0
    d508:	e704      	b.n	d314 <mbedtls_mpi_exp_mod+0x24e>
        mbedtls_mpi_free( &W[i] );
    d50a:	ab1a      	add	r3, sp, #104	; 0x68
    d50c:	fb07 3005 	mla	r0, r7, r5, r3
    d510:	f7ff f886 	bl	c620 <mbedtls_mpi_free>
    for( i = ( one << ( wsize - 1 ) ); i < ( one << wsize ); i++ )
    d514:	3501      	adds	r5, #1
    d516:	e706      	b.n	d326 <mbedtls_mpi_exp_mod+0x260>
        return( MBEDTLS_ERR_MPI_BAD_INPUT_DATA );
    d518:	f06f 0403 	mvn.w	r4, #3
    d51c:	e719      	b.n	d352 <mbedtls_mpi_exp_mod+0x28c>

0000d51e <mbedtls_ct_size_bool_eq>:

unsigned mbedtls_ct_size_bool_eq( size_t x,
                                  size_t y )
{
    /* diff = 0 if x == y, non-zero otherwise */
    const size_t diff = x ^ y;
    d51e:	4048      	eors	r0, r1
#pragma warning( push )
#pragma warning( disable : 4146 )
#endif

    /* diff_msb's most significant bit is equal to x != y */
    const size_t diff_msb = ( diff | (size_t) -diff );
    d520:	4241      	negs	r1, r0
    d522:	4308      	orrs	r0, r1

    /* diff1 = (x != y) ? 1 : 0 */
    const unsigned diff1 = diff_msb >> ( sizeof( diff_msb ) * 8 - 1 );

    return( 1 ^ diff1 );
}
    d524:	43c0      	mvns	r0, r0
    d526:	0fc0      	lsrs	r0, r0, #31
    d528:	4770      	bx	lr

0000d52a <mbedtls_ct_mpi_uint_cond_assign>:

void mbedtls_ct_mpi_uint_cond_assign( size_t n,
                                      mbedtls_mpi_uint *dest,
                                      const mbedtls_mpi_uint *src,
                                      unsigned char condition )
{
    d52a:	b5f0      	push	{r4, r5, r6, r7, lr}

#if defined(_MSC_VER)
#pragma warning( pop )
#endif

    for( i = 0; i < n; i++ )
    d52c:	2500      	movs	r5, #0
    const mbedtls_mpi_uint mask = -condition;
    d52e:	425f      	negs	r7, r3
    for( i = 0; i < n; i++ )
    d530:	3904      	subs	r1, #4
        dest[i] = ( src[i] & mask ) | ( dest[i] & ~mask );
    d532:	3b01      	subs	r3, #1
    for( i = 0; i < n; i++ )
    d534:	4285      	cmp	r5, r0
    d536:	d100      	bne.n	d53a <mbedtls_ct_mpi_uint_cond_assign+0x10>
}
    d538:	bdf0      	pop	{r4, r5, r6, r7, pc}
        dest[i] = ( src[i] & mask ) | ( dest[i] & ~mask );
    d53a:	f852 6025 	ldr.w	r6, [r2, r5, lsl #2]
    d53e:	f851 4f04 	ldr.w	r4, [r1, #4]!
    d542:	403e      	ands	r6, r7
    d544:	401c      	ands	r4, r3
    d546:	4334      	orrs	r4, r6
    d548:	600c      	str	r4, [r1, #0]
    for( i = 0; i < n; i++ )
    d54a:	3501      	adds	r5, #1
    d54c:	e7f2      	b.n	d534 <mbedtls_ct_mpi_uint_cond_assign+0xa>

0000d54e <mbedtls_mpi_safe_cond_assign>:
 * (Leaking information about the respective sizes of X and Y is ok however.)
 */
int mbedtls_mpi_safe_cond_assign( mbedtls_mpi *X,
                                  const mbedtls_mpi *Y,
                                  unsigned char assign )
{
    d54e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d552:	460f      	mov	r7, r1
    MPI_VALIDATE_RET( Y != NULL );

    /* all-bits 1 if assign is 1, all-bits 0 if assign is 0 */
    limb_mask = mbedtls_ct_mpi_uint_mask( assign );;

    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, Y->n ) );
    d554:	6849      	ldr	r1, [r1, #4]
{
    d556:	4605      	mov	r5, r0
    d558:	4691      	mov	r9, r2
    MBEDTLS_MPI_CHK( mbedtls_mpi_grow( X, Y->n ) );
    d55a:	f7ff f873 	bl	c644 <mbedtls_mpi_grow>
    d55e:	4680      	mov	r8, r0
    d560:	b9c8      	cbnz	r0, d596 <mbedtls_mpi_safe_cond_assign+0x48>
    return( - ( ( value | - value ) >> ( sizeof( value ) * 8 - 1 ) ) );
    d562:	f1c9 0600 	rsb	r6, r9, #0
    d566:	ea46 0609 	orr.w	r6, r6, r9
    d56a:	17f6      	asrs	r6, r6, #31
    X->s = mbedtls_ct_cond_select_sign( assign, Y->s, X->s );

    mbedtls_ct_mpi_uint_cond_assign( Y->n, X->p, Y->p, assign );

    for( i = Y->n; i < X->n; i++ )
        X->p[i] &= ~limb_mask;
    d56c:	43f6      	mvns	r6, r6
    unsigned uif0 = if0 + 1;
    d56e:	682c      	ldr	r4, [r5, #0]
    mbedtls_ct_mpi_uint_cond_assign( Y->n, X->p, Y->p, assign );
    d570:	68ba      	ldr	r2, [r7, #8]
    unsigned uif0 = if0 + 1;
    d572:	1c63      	adds	r3, r4, #1
    unsigned uif1 = if1 + 1;
    d574:	683c      	ldr	r4, [r7, #0]
    mbedtls_ct_mpi_uint_cond_assign( Y->n, X->p, Y->p, assign );
    d576:	68a9      	ldr	r1, [r5, #8]
    unsigned uif1 = if1 + 1;
    d578:	3401      	adds	r4, #1
    unsigned ur = ( uif0 & ~mask ) | ( uif1 & mask );
    d57a:	405c      	eors	r4, r3
    d57c:	ea04 0449 	and.w	r4, r4, r9, lsl #1
    d580:	405c      	eors	r4, r3
    return( (int) ur - 1 );
    d582:	3c01      	subs	r4, #1
    mbedtls_ct_mpi_uint_cond_assign( Y->n, X->p, Y->p, assign );
    d584:	464b      	mov	r3, r9
    d586:	6878      	ldr	r0, [r7, #4]
    X->s = mbedtls_ct_cond_select_sign( assign, Y->s, X->s );
    d588:	602c      	str	r4, [r5, #0]
    mbedtls_ct_mpi_uint_cond_assign( Y->n, X->p, Y->p, assign );
    d58a:	f7ff ffce 	bl	d52a <mbedtls_ct_mpi_uint_cond_assign>
    for( i = Y->n; i < X->n; i++ )
    d58e:	687b      	ldr	r3, [r7, #4]
    d590:	686a      	ldr	r2, [r5, #4]
    d592:	429a      	cmp	r2, r3
    d594:	d802      	bhi.n	d59c <mbedtls_mpi_safe_cond_assign+0x4e>

cleanup:
    return( ret );
}
    d596:	4640      	mov	r0, r8
    d598:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        X->p[i] &= ~limb_mask;
    d59c:	68a9      	ldr	r1, [r5, #8]
    d59e:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    d5a2:	4032      	ands	r2, r6
    d5a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( i = Y->n; i < X->n; i++ )
    d5a8:	3301      	adds	r3, #1
    d5aa:	e7f1      	b.n	d590 <mbedtls_mpi_safe_cond_assign+0x42>

0000d5ac <platform_calloc_uninit>:
}
    d5ac:	2000      	movs	r0, #0
    d5ae:	4770      	bx	lr

0000d5b0 <platform_exit_uninit>:
 * Make dummy function to prevent NULL pointer dereferences
 */
static void platform_exit_uninit( int status )
{
    ((void) status);
}
    d5b0:	4770      	bx	lr

0000d5b2 <platform_free_uninit>:
    d5b2:	4770      	bx	lr

0000d5b4 <mbedtls_rsa_import>:
{
    d5b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d5b8:	4605      	mov	r5, r0
    d5ba:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
    d5be:	4691      	mov	r9, r2
    d5c0:	4698      	mov	r8, r3
    if( ( N != NULL && ( ret = mbedtls_mpi_copy( &ctx->N, N ) ) != 0 ) ||
    d5c2:	460c      	mov	r4, r1
    d5c4:	b979      	cbnz	r1, d5e6 <mbedtls_rsa_import+0x32>
    d5c6:	f1b9 0f00 	cmp.w	r9, #0
    d5ca:	d115      	bne.n	d5f8 <mbedtls_rsa_import+0x44>
        ( P != NULL && ( ret = mbedtls_mpi_copy( &ctx->P, P ) ) != 0 ) ||
    d5cc:	f1b8 0f00 	cmp.w	r8, #0
    d5d0:	d11a      	bne.n	d608 <mbedtls_rsa_import+0x54>
        ( Q != NULL && ( ret = mbedtls_mpi_copy( &ctx->Q, Q ) ) != 0 ) ||
    d5d2:	bb0f      	cbnz	r7, d618 <mbedtls_rsa_import+0x64>
        ( D != NULL && ( ret = mbedtls_mpi_copy( &ctx->D, D ) ) != 0 ) ||
    d5d4:	bb46      	cbnz	r6, d628 <mbedtls_rsa_import+0x74>
    if( N != NULL )
    d5d6:	b37c      	cbz	r4, d638 <mbedtls_rsa_import+0x84>
        ctx->len = mbedtls_mpi_size( &ctx->N );
    d5d8:	f105 0008 	add.w	r0, r5, #8
    d5dc:	f7ff f8ee 	bl	c7bc <mbedtls_mpi_size>
    d5e0:	6068      	str	r0, [r5, #4]
    return( 0 );
    d5e2:	2000      	movs	r0, #0
    d5e4:	e006      	b.n	d5f4 <mbedtls_rsa_import+0x40>
    if( ( N != NULL && ( ret = mbedtls_mpi_copy( &ctx->N, N ) ) != 0 ) ||
    d5e6:	3008      	adds	r0, #8
    d5e8:	f7ff f86d 	bl	c6c6 <mbedtls_mpi_copy>
    d5ec:	2800      	cmp	r0, #0
    d5ee:	d0ea      	beq.n	d5c6 <mbedtls_rsa_import+0x12>
    d5f0:	f5a0 4081 	sub.w	r0, r0, #16512	; 0x4080
}
    d5f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ( P != NULL && ( ret = mbedtls_mpi_copy( &ctx->P, P ) ) != 0 ) ||
    d5f8:	4649      	mov	r1, r9
    d5fa:	f105 002c 	add.w	r0, r5, #44	; 0x2c
    d5fe:	f7ff f862 	bl	c6c6 <mbedtls_mpi_copy>
    d602:	2800      	cmp	r0, #0
    d604:	d0e2      	beq.n	d5cc <mbedtls_rsa_import+0x18>
    d606:	e7f3      	b.n	d5f0 <mbedtls_rsa_import+0x3c>
        ( Q != NULL && ( ret = mbedtls_mpi_copy( &ctx->Q, Q ) ) != 0 ) ||
    d608:	4641      	mov	r1, r8
    d60a:	f105 0038 	add.w	r0, r5, #56	; 0x38
    d60e:	f7ff f85a 	bl	c6c6 <mbedtls_mpi_copy>
    d612:	2800      	cmp	r0, #0
    d614:	d0dd      	beq.n	d5d2 <mbedtls_rsa_import+0x1e>
    d616:	e7eb      	b.n	d5f0 <mbedtls_rsa_import+0x3c>
        ( D != NULL && ( ret = mbedtls_mpi_copy( &ctx->D, D ) ) != 0 ) ||
    d618:	4639      	mov	r1, r7
    d61a:	f105 0020 	add.w	r0, r5, #32
    d61e:	f7ff f852 	bl	c6c6 <mbedtls_mpi_copy>
    d622:	2800      	cmp	r0, #0
    d624:	d0d6      	beq.n	d5d4 <mbedtls_rsa_import+0x20>
    d626:	e7e3      	b.n	d5f0 <mbedtls_rsa_import+0x3c>
        ( E != NULL && ( ret = mbedtls_mpi_copy( &ctx->E, E ) ) != 0 ) )
    d628:	4631      	mov	r1, r6
    d62a:	f105 0014 	add.w	r0, r5, #20
    d62e:	f7ff f84a 	bl	c6c6 <mbedtls_mpi_copy>
    d632:	2800      	cmp	r0, #0
    d634:	d0cf      	beq.n	d5d6 <mbedtls_rsa_import+0x22>
    d636:	e7db      	b.n	d5f0 <mbedtls_rsa_import+0x3c>
    return( 0 );
    d638:	4620      	mov	r0, r4
    d63a:	e7db      	b.n	d5f4 <mbedtls_rsa_import+0x40>

0000d63c <mbedtls_rsa_init>:
{
    d63c:	b510      	push	{r4, lr}
    memset( ctx, 0, sizeof( mbedtls_rsa_context ) );
    d63e:	22ac      	movs	r2, #172	; 0xac
    d640:	2100      	movs	r1, #0
{
    d642:	4604      	mov	r4, r0
    memset( ctx, 0, sizeof( mbedtls_rsa_context ) );
    d644:	f7fe f8f8 	bl	b838 <memset>
    ctx->padding = MBEDTLS_RSA_PKCS_V15;
    d648:	2300      	movs	r3, #0
    ctx->hash_id = MBEDTLS_MD_NONE;
    d64a:	e9c4 3329 	strd	r3, r3, [r4, #164]	; 0xa4
}
    d64e:	bd10      	pop	{r4, pc}

0000d650 <mbedtls_rsa_free>:

/*
 * Free the components of an RSA key
 */
void mbedtls_rsa_free( mbedtls_rsa_context *ctx )
{
    d650:	b510      	push	{r4, lr}
    if( ctx == NULL )
    d652:	4604      	mov	r4, r0
    d654:	b3a0      	cbz	r0, d6c0 <mbedtls_rsa_free+0x70>
        return;

    mbedtls_mpi_free( &ctx->Vi );
    d656:	308c      	adds	r0, #140	; 0x8c
    d658:	f7fe ffe2 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->Vf );
    d65c:	f104 0098 	add.w	r0, r4, #152	; 0x98
    d660:	f7fe ffde 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->RN );
    d664:	f104 0068 	add.w	r0, r4, #104	; 0x68
    d668:	f7fe ffda 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->D  );
    d66c:	f104 0020 	add.w	r0, r4, #32
    d670:	f7fe ffd6 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->Q  );
    d674:	f104 0038 	add.w	r0, r4, #56	; 0x38
    d678:	f7fe ffd2 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->P  );
    d67c:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    d680:	f7fe ffce 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->E  );
    d684:	f104 0014 	add.w	r0, r4, #20
    d688:	f7fe ffca 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->N  );
    d68c:	f104 0008 	add.w	r0, r4, #8
    d690:	f7fe ffc6 	bl	c620 <mbedtls_mpi_free>

#if !defined(MBEDTLS_RSA_NO_CRT)
    mbedtls_mpi_free( &ctx->RQ );
    d694:	f104 0080 	add.w	r0, r4, #128	; 0x80
    d698:	f7fe ffc2 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->RP );
    d69c:	f104 0074 	add.w	r0, r4, #116	; 0x74
    d6a0:	f7fe ffbe 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->QP );
    d6a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    d6a8:	f7fe ffba 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->DQ );
    d6ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
    d6b0:	f7fe ffb6 	bl	c620 <mbedtls_mpi_free>
    mbedtls_mpi_free( &ctx->DP );
    d6b4:	f104 0044 	add.w	r0, r4, #68	; 0x44
    {
        mbedtls_mutex_free( &ctx->mutex );
        ctx->ver = 0;
    }
#endif
}
    d6b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    mbedtls_mpi_free( &ctx->DP );
    d6bc:	f7fe bfb0 	b.w	c620 <mbedtls_mpi_free>
}
    d6c0:	bd10      	pop	{r4, pc}

0000d6c2 <mbedtls_sha256_init>:
    memset( ctx, 0, sizeof( mbedtls_sha256_context ) );
    d6c2:	226c      	movs	r2, #108	; 0x6c
    d6c4:	2100      	movs	r1, #0
    d6c6:	f7fe b8b7 	b.w	b838 <memset>

0000d6ca <mbedtls_sha256_update>:
 * SHA-256 process buffer
 */
int mbedtls_sha256_update( mbedtls_sha256_context *ctx,
                               const unsigned char *input,
                               size_t ilen )
{
    d6ca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d6ce:	4605      	mov	r5, r0
    d6d0:	460e      	mov	r6, r1
    uint32_t left;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( ilen == 0 || input != NULL );

    if( ilen == 0 )
    d6d2:	4614      	mov	r4, r2
    d6d4:	b912      	cbnz	r2, d6dc <mbedtls_sha256_update+0x12>
    }

    if( ilen > 0 )
        memcpy( (void *) (ctx->buffer + left), input, ilen );

    return( 0 );
    d6d6:	2000      	movs	r0, #0
}
    d6d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    left = ctx->total[0] & 0x3F;
    d6dc:	6803      	ldr	r3, [r0, #0]
    d6de:	f003 073f 	and.w	r7, r3, #63	; 0x3f
    ctx->total[0] += (uint32_t) ilen;
    d6e2:	18d3      	adds	r3, r2, r3
    d6e4:	6003      	str	r3, [r0, #0]
        ctx->total[1]++;
    d6e6:	bf22      	ittt	cs
    d6e8:	6843      	ldrcs	r3, [r0, #4]
    d6ea:	3301      	addcs	r3, #1
    d6ec:	6043      	strcs	r3, [r0, #4]
    if( left && ilen >= fill )
    d6ee:	b1a7      	cbz	r7, d71a <mbedtls_sha256_update+0x50>
    fill = 64 - left;
    d6f0:	f1c7 0940 	rsb	r9, r7, #64	; 0x40
    if( left && ilen >= fill )
    d6f4:	454a      	cmp	r2, r9
    d6f6:	d310      	bcc.n	d71a <mbedtls_sha256_update+0x50>
        memcpy( (void *) (ctx->buffer + left), input, fill );
    d6f8:	f100 0828 	add.w	r8, r0, #40	; 0x28
    d6fc:	464a      	mov	r2, r9
    d6fe:	eb08 0007 	add.w	r0, r8, r7
    d702:	f7fe f88e 	bl	b822 <memcpy>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    d706:	4641      	mov	r1, r8
    d708:	4628      	mov	r0, r5
    d70a:	f7f9 f98f 	bl	6a2c <mbedtls_internal_sha256_process>
    d70e:	2800      	cmp	r0, #0
    d710:	d1e2      	bne.n	d6d8 <mbedtls_sha256_update+0xe>
        ilen  -= fill;
    d712:	443c      	add	r4, r7
        left = 0;
    d714:	4607      	mov	r7, r0
        input += fill;
    d716:	444e      	add	r6, r9
        ilen  -= fill;
    d718:	3c40      	subs	r4, #64	; 0x40
        left = 0;
    d71a:	4426      	add	r6, r4
    d71c:	e005      	b.n	d72a <mbedtls_sha256_update+0x60>
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
    d71e:	4628      	mov	r0, r5
    d720:	f7f9 f984 	bl	6a2c <mbedtls_internal_sha256_process>
    d724:	2800      	cmp	r0, #0
    d726:	d1d7      	bne.n	d6d8 <mbedtls_sha256_update+0xe>
        ilen  -= 64;
    d728:	3c40      	subs	r4, #64	; 0x40
    while( ilen >= 64 )
    d72a:	2c3f      	cmp	r4, #63	; 0x3f
    d72c:	eba6 0104 	sub.w	r1, r6, r4
    d730:	d8f5      	bhi.n	d71e <mbedtls_sha256_update+0x54>
    if( ilen > 0 )
    d732:	2c00      	cmp	r4, #0
    d734:	d0cf      	beq.n	d6d6 <mbedtls_sha256_update+0xc>
        memcpy( (void *) (ctx->buffer + left), input, ilen );
    d736:	f105 0028 	add.w	r0, r5, #40	; 0x28
    d73a:	4622      	mov	r2, r4
    d73c:	4438      	add	r0, r7
    d73e:	f7fe f870 	bl	b822 <memcpy>
    d742:	e7c8      	b.n	d6d6 <mbedtls_sha256_update+0xc>

0000d744 <mbedtls_sha256_finish>:
/*
 * SHA-256 final digest
 */
int mbedtls_sha256_finish( mbedtls_sha256_context *ctx,
                               unsigned char *output )
{
    d744:	b570      	push	{r4, r5, r6, lr}
    d746:	460d      	mov	r5, r1
    /*
     * Add padding: 0x80 then 0x00 until 8 bytes remain for the length
     */
    used = ctx->total[0] & 0x3F;

    ctx->buffer[used++] = 0x80;
    d748:	2180      	movs	r1, #128	; 0x80
    used = ctx->total[0] & 0x3F;
    d74a:	6803      	ldr	r3, [r0, #0]

    if( used <= 56 )
    {
        /* Enough room for padding + length in current block */
        memset( ctx->buffer + used, 0, 56 - used );
    d74c:	f100 0628 	add.w	r6, r0, #40	; 0x28
    used = ctx->total[0] & 0x3F;
    d750:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    ctx->buffer[used++] = 0x80;
    d754:	1c5a      	adds	r2, r3, #1
    if( used <= 56 )
    d756:	2a38      	cmp	r2, #56	; 0x38
    ctx->buffer[used++] = 0x80;
    d758:	4403      	add	r3, r0
{
    d75a:	4604      	mov	r4, r0
    ctx->buffer[used++] = 0x80;
    d75c:	f883 1028 	strb.w	r1, [r3, #40]	; 0x28
        memset( ctx->buffer + used, 0, 56 - used );
    d760:	eb06 0002 	add.w	r0, r6, r2
    if( used <= 56 )
    d764:	d861      	bhi.n	d82a <mbedtls_sha256_finish+0xe6>
        memset( ctx->buffer + used, 0, 56 - used );
    d766:	2100      	movs	r1, #0
    d768:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
        memset( ctx->buffer + used, 0, 64 - used );

        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
            return( ret );

        memset( ctx->buffer, 0, 56 );
    d76c:	f7fe f864 	bl	b838 <memset>

    /*
     * Add message length
     */
    high = ( ctx->total[0] >> 29 )
         | ( ctx->total[1] <<  3 );
    d770:	e9d4 3100 	ldrd	r3, r1, [r4]
    high = ( ctx->total[0] >> 29 )
    d774:	0f5a      	lsrs	r2, r3, #29
    d776:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
    low  = ( ctx->total[0] <<  3 );
    d77a:	00db      	lsls	r3, r3, #3
    d77c:	ba12      	rev	r2, r2
    d77e:	ba1b      	rev	r3, r3

    MBEDTLS_PUT_UINT32_BE( high, ctx->buffer, 56 );
    MBEDTLS_PUT_UINT32_BE( low,  ctx->buffer, 60 );

    if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    d780:	4631      	mov	r1, r6
    d782:	4620      	mov	r0, r4
    MBEDTLS_PUT_UINT32_BE( high, ctx->buffer, 56 );
    d784:	6622      	str	r2, [r4, #96]	; 0x60
    MBEDTLS_PUT_UINT32_BE( low,  ctx->buffer, 60 );
    d786:	6663      	str	r3, [r4, #100]	; 0x64
    if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    d788:	f7f9 f950 	bl	6a2c <mbedtls_internal_sha256_process>
    d78c:	2800      	cmp	r0, #0
    d78e:	d14b      	bne.n	d828 <mbedtls_sha256_finish+0xe4>
        return( ret );

    /*
     * Output final state
     */
    MBEDTLS_PUT_UINT32_BE( ctx->state[0], output,  0 );
    d790:	7ae3      	ldrb	r3, [r4, #11]
    d792:	702b      	strb	r3, [r5, #0]
    d794:	8963      	ldrh	r3, [r4, #10]
    d796:	706b      	strb	r3, [r5, #1]
    d798:	68a3      	ldr	r3, [r4, #8]
    d79a:	0a1b      	lsrs	r3, r3, #8
    d79c:	70ab      	strb	r3, [r5, #2]
    d79e:	68a3      	ldr	r3, [r4, #8]
    d7a0:	70eb      	strb	r3, [r5, #3]
    MBEDTLS_PUT_UINT32_BE( ctx->state[1], output,  4 );
    d7a2:	7be3      	ldrb	r3, [r4, #15]
    d7a4:	712b      	strb	r3, [r5, #4]
    d7a6:	89e3      	ldrh	r3, [r4, #14]
    d7a8:	716b      	strb	r3, [r5, #5]
    d7aa:	68e3      	ldr	r3, [r4, #12]
    d7ac:	0a1b      	lsrs	r3, r3, #8
    d7ae:	71ab      	strb	r3, [r5, #6]
    d7b0:	68e3      	ldr	r3, [r4, #12]
    d7b2:	71eb      	strb	r3, [r5, #7]
    MBEDTLS_PUT_UINT32_BE( ctx->state[2], output,  8 );
    d7b4:	7ce3      	ldrb	r3, [r4, #19]
    d7b6:	722b      	strb	r3, [r5, #8]
    d7b8:	8a63      	ldrh	r3, [r4, #18]
    d7ba:	726b      	strb	r3, [r5, #9]
    d7bc:	6923      	ldr	r3, [r4, #16]
    d7be:	0a1b      	lsrs	r3, r3, #8
    d7c0:	72ab      	strb	r3, [r5, #10]
    d7c2:	6923      	ldr	r3, [r4, #16]
    d7c4:	72eb      	strb	r3, [r5, #11]
    MBEDTLS_PUT_UINT32_BE( ctx->state[3], output, 12 );
    d7c6:	7de3      	ldrb	r3, [r4, #23]
    d7c8:	732b      	strb	r3, [r5, #12]
    d7ca:	8ae3      	ldrh	r3, [r4, #22]
    d7cc:	736b      	strb	r3, [r5, #13]
    d7ce:	6963      	ldr	r3, [r4, #20]
    d7d0:	0a1b      	lsrs	r3, r3, #8
    d7d2:	73ab      	strb	r3, [r5, #14]
    d7d4:	6963      	ldr	r3, [r4, #20]
    d7d6:	73eb      	strb	r3, [r5, #15]
    MBEDTLS_PUT_UINT32_BE( ctx->state[4], output, 16 );
    d7d8:	7ee3      	ldrb	r3, [r4, #27]
    d7da:	742b      	strb	r3, [r5, #16]
    d7dc:	8b63      	ldrh	r3, [r4, #26]
    d7de:	746b      	strb	r3, [r5, #17]
    d7e0:	69a3      	ldr	r3, [r4, #24]
    d7e2:	0a1b      	lsrs	r3, r3, #8
    d7e4:	74ab      	strb	r3, [r5, #18]
    d7e6:	69a3      	ldr	r3, [r4, #24]
    d7e8:	74eb      	strb	r3, [r5, #19]
    MBEDTLS_PUT_UINT32_BE( ctx->state[5], output, 20 );
    d7ea:	7fe3      	ldrb	r3, [r4, #31]
    d7ec:	752b      	strb	r3, [r5, #20]
    d7ee:	8be3      	ldrh	r3, [r4, #30]
    d7f0:	756b      	strb	r3, [r5, #21]
    d7f2:	69e3      	ldr	r3, [r4, #28]
    d7f4:	0a1b      	lsrs	r3, r3, #8
    d7f6:	75ab      	strb	r3, [r5, #22]
    d7f8:	69e3      	ldr	r3, [r4, #28]
    d7fa:	75eb      	strb	r3, [r5, #23]
    MBEDTLS_PUT_UINT32_BE( ctx->state[6], output, 24 );
    d7fc:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
    d800:	762b      	strb	r3, [r5, #24]
    d802:	8c63      	ldrh	r3, [r4, #34]	; 0x22
    d804:	766b      	strb	r3, [r5, #25]
    d806:	6a23      	ldr	r3, [r4, #32]
    d808:	0a1b      	lsrs	r3, r3, #8
    d80a:	76ab      	strb	r3, [r5, #26]
    d80c:	6a23      	ldr	r3, [r4, #32]
    d80e:	76eb      	strb	r3, [r5, #27]

#if defined(MBEDTLS_SHA224_C)
    if( ctx->is224 == 0 )
    d810:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    d812:	b94b      	cbnz	r3, d828 <mbedtls_sha256_finish+0xe4>
#endif
        MBEDTLS_PUT_UINT32_BE( ctx->state[7], output, 28 );
    d814:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
    d818:	772b      	strb	r3, [r5, #28]
    d81a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
    d81c:	776b      	strb	r3, [r5, #29]
    d81e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    d820:	0a1b      	lsrs	r3, r3, #8
    d822:	77ab      	strb	r3, [r5, #30]
    d824:	6a63      	ldr	r3, [r4, #36]	; 0x24
    d826:	77eb      	strb	r3, [r5, #31]

    return( 0 );
}
    d828:	bd70      	pop	{r4, r5, r6, pc}
        memset( ctx->buffer + used, 0, 64 - used );
    d82a:	2100      	movs	r1, #0
    d82c:	f1c2 0240 	rsb	r2, r2, #64	; 0x40
    d830:	f7fe f802 	bl	b838 <memset>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    d834:	4631      	mov	r1, r6
    d836:	4620      	mov	r0, r4
    d838:	f7f9 f8f8 	bl	6a2c <mbedtls_internal_sha256_process>
    d83c:	2800      	cmp	r0, #0
    d83e:	d1f3      	bne.n	d828 <mbedtls_sha256_finish+0xe4>
        memset( ctx->buffer, 0, 56 );
    d840:	4601      	mov	r1, r0
    d842:	2238      	movs	r2, #56	; 0x38
    d844:	4630      	mov	r0, r6
    d846:	e791      	b.n	d76c <mbedtls_sha256_finish+0x28>

0000d848 <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    d848:	4700      	bx	r0

0000d84a <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    d84a:	f000 bc66 	b.w	e11a <z_impl_k_busy_wait>

0000d84e <clock_stop>:
{
    d84e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    d850:	4605      	mov	r5, r0
    switch (domain)
    d852:	2803      	cmp	r0, #3
    d854:	d874      	bhi.n	d940 <clock_stop+0xf2>
    d856:	e8df f000 	tbb	[pc, r0]
    d85a:	2102      	.short	0x2102
    d85c:	3b2d      	.short	0x3b2d
    d85e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    d862:	2202      	movs	r2, #2
    d864:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    d868:	2200      	movs	r2, #0
    d86a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    d86e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    d872:	2201      	movs	r2, #1
    d874:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    d876:	2301      	movs	r3, #1
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    d878:	429d      	cmp	r5, r3
    d87a:	bf18      	it	ne
    d87c:	2400      	movne	r4, #0
    d87e:	f242 7710 	movw	r7, #10000	; 0x2710
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    d882:	f04f 2650 	mov.w	r6, #1342197760	; 0x50005000
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    d886:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    d88a:	bf08      	it	eq
    d88c:	f10d 0407 	addeq.w	r4, sp, #7
    switch (domain)
    d890:	2d03      	cmp	r5, #3
    d892:	d855      	bhi.n	d940 <clock_stop+0xf2>
    d894:	e8df f005 	tbb	[pc, r5]
    d898:	4d443b2a 	.word	0x4d443b2a
    p_reg->INTENCLR = mask;
    d89c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    d8a0:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    d8a2:	2100      	movs	r1, #0
    p_reg->INTENCLR = mask;
    d8a4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    d8a8:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    d8ac:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    d8b0:	605a      	str	r2, [r3, #4]
}
    d8b2:	e7e0      	b.n	d876 <clock_stop+0x28>
    p_reg->INTENCLR = mask;
    d8b4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    d8b8:	f44f 7200 	mov.w	r2, #512	; 0x200
    d8bc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    d8c0:	2200      	movs	r2, #0
    d8c2:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    d8c6:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    d8ca:	2201      	movs	r2, #1
    d8cc:	625a      	str	r2, [r3, #36]	; 0x24
}
    d8ce:	e7d2      	b.n	d876 <clock_stop+0x28>
    p_reg->INTENCLR = mask;
    d8d0:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    d8d4:	f44f 7280 	mov.w	r2, #256	; 0x100
    d8d8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    d8dc:	2200      	movs	r2, #0
    d8de:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    d8e2:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    d8e6:	2201      	movs	r2, #1
    d8e8:	61da      	str	r2, [r3, #28]
}
    d8ea:	e7c4      	b.n	d876 <clock_stop+0x28>
            if (p_clk_src != NULL)
    d8ec:	b124      	cbz	r4, d8f8 <clock_stop+0xaa>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    d8ee:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    d8f2:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    d8f6:	7023      	strb	r3, [r4, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    d8f8:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    d8fc:	03db      	lsls	r3, r3, #15
    d8fe:	d51f      	bpl.n	d940 <clock_stop+0xf2>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    d900:	b9d4      	cbnz	r4, d938 <clock_stop+0xea>
    d902:	2001      	movs	r0, #1
    d904:	f7ff ffa1 	bl	d84a <nrfx_busy_wait>
    d908:	3f01      	subs	r7, #1
    d90a:	d1c1      	bne.n	d890 <clock_stop+0x42>
    d90c:	e018      	b.n	d940 <clock_stop+0xf2>
            if (p_clk_src != NULL)
    d90e:	b124      	cbz	r4, d91a <clock_stop+0xcc>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    d910:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    d914:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    d918:	7023      	strb	r3, [r4, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    d91a:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    d91e:	e7ed      	b.n	d8fc <clock_stop+0xae>
            if (p_clk_src != NULL)
    d920:	b124      	cbz	r4, d92c <clock_stop+0xde>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
    d922:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
    d926:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    d92a:	7023      	strb	r3, [r4, #0]
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
    d92c:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
    d930:	e7e4      	b.n	d8fc <clock_stop+0xae>
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
    d932:	f8d6 3454 	ldr.w	r3, [r6, #1108]	; 0x454
    d936:	e7e1      	b.n	d8fc <clock_stop+0xae>
    d938:	f89d 3007 	ldrb.w	r3, [sp, #7]
    d93c:	2b01      	cmp	r3, #1
    d93e:	d0e0      	beq.n	d902 <clock_stop+0xb4>
}
    d940:	b003      	add	sp, #12
    d942:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000d944 <nrfx_clock_start>:
{
    d944:	b508      	push	{r3, lr}
    switch (domain)
    d946:	2803      	cmp	r0, #3
    d948:	d81e      	bhi.n	d988 <nrfx_clock_start+0x44>
    d94a:	e8df f000 	tbb	[pc, r0]
    d94e:	3302      	.short	0x3302
    d950:	4d3f      	.short	0x4d3f
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    d952:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    d956:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    d95a:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    d95e:	03c9      	lsls	r1, r1, #15
    d960:	d413      	bmi.n	d98a <nrfx_clock_start+0x46>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    d962:	f8d2 3414 	ldr.w	r3, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    d966:	07db      	lsls	r3, r3, #31
    d968:	d419      	bmi.n	d99e <nrfx_clock_start+0x5a>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    d96a:	2301      	movs	r3, #1
    p_reg->LFCLKSRC = (uint32_t)(source);
    d96c:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    d970:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    d974:	2300      	movs	r3, #0
    d976:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    d97a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    d97e:	2302      	movs	r3, #2
    d980:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    d984:	2301      	movs	r3, #1
    d986:	6093      	str	r3, [r2, #8]
}
    d988:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    d98a:	f003 0303 	and.w	r3, r3, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    d98e:	2b02      	cmp	r3, #2
    d990:	d0ec      	beq.n	d96c <nrfx_clock_start+0x28>
    if (!is_correct_clk)
    d992:	2b01      	cmp	r3, #1
    d994:	d0ea      	beq.n	d96c <nrfx_clock_start+0x28>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    d996:	2000      	movs	r0, #0
    d998:	f7ff ff59 	bl	d84e <clock_stop>
    d99c:	e7e5      	b.n	d96a <nrfx_clock_start+0x26>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    d99e:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    d9a2:	f003 0303 	and.w	r3, r3, #3
    if (!is_correct_clk)
    d9a6:	3b01      	subs	r3, #1
    d9a8:	2b01      	cmp	r3, #1
    d9aa:	d8f4      	bhi.n	d996 <nrfx_clock_start+0x52>
    p_reg->INTENSET = mask;
    d9ac:	2302      	movs	r3, #2
    d9ae:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    d9b2:	e7e9      	b.n	d988 <nrfx_clock_start+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    d9b4:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    d9b8:	2200      	movs	r2, #0
    d9ba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    d9be:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    d9c2:	2201      	movs	r2, #1
    d9c4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    d9c8:	601a      	str	r2, [r3, #0]
}
    d9ca:	e7dd      	b.n	d988 <nrfx_clock_start+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    d9cc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    d9d0:	2200      	movs	r2, #0
    d9d2:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    d9d6:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENSET = mask;
    d9da:	f44f 7200 	mov.w	r2, #512	; 0x200
    d9de:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    d9e2:	2201      	movs	r2, #1
    d9e4:	621a      	str	r2, [r3, #32]
}
    d9e6:	e7cf      	b.n	d988 <nrfx_clock_start+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    d9e8:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    d9ec:	2200      	movs	r2, #0
    d9ee:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    d9f2:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENSET = mask;
    d9f6:	f44f 7280 	mov.w	r2, #256	; 0x100
    d9fa:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    d9fe:	2201      	movs	r2, #1
    da00:	619a      	str	r2, [r3, #24]
}
    da02:	e7c1      	b.n	d988 <nrfx_clock_start+0x44>

0000da04 <nrfx_clock_stop>:
    clock_stop(domain);
    da04:	f7ff bf23 	b.w	d84e <clock_stop>

0000da08 <nrf_gpio_reconfigure>:
{
    da08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    da0a:	4617      	mov	r7, r2
    da0c:	e9dd 4608 	ldrd	r4, r6, [sp, #32]
    da10:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    da12:	a801      	add	r0, sp, #4
{
    da14:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    da16:	f7f9 fa47 	bl	6ea8 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    da1a:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    da1c:	2f00      	cmp	r7, #0
    da1e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    da22:	bf14      	ite	ne
    da24:	2302      	movne	r3, #2
    da26:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    da28:	2900      	cmp	r1, #0
    da2a:	bf18      	it	ne
    da2c:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    da30:	2d00      	cmp	r5, #0
    da32:	bf14      	ite	ne
    da34:	f04f 0c0c 	movne.w	ip, #12
    da38:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    da3c:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    da3e:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    da42:	bf14      	ite	ne
    da44:	f44f 6c70 	movne.w	ip, #3840	; 0xf00
    da48:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    da4c:	2e00      	cmp	r6, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    da4e:	ea43 030c 	orr.w	r3, r3, ip
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    da52:	bf14      	ite	ne
    da54:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    da58:	f04f 0c00 	moveq.w	ip, #0
    uint32_t cnf = reg->PIN_CNF[pin_number];
    da5c:	f8d0 2200 	ldr.w	r2, [r0, #512]	; 0x200
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    da60:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    da64:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    da68:	b101      	cbz	r1, da6c <nrf_gpio_reconfigure+0x64>
    da6a:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    da6c:	b10f      	cbz	r7, da72 <nrf_gpio_reconfigure+0x6a>
    da6e:	783f      	ldrb	r7, [r7, #0]
    da70:	007f      	lsls	r7, r7, #1
    da72:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    da74:	b10d      	cbz	r5, da7a <nrf_gpio_reconfigure+0x72>
    da76:	782d      	ldrb	r5, [r5, #0]
    da78:	00ad      	lsls	r5, r5, #2
    da7a:	4339      	orrs	r1, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    da7c:	b10c      	cbz	r4, da82 <nrf_gpio_reconfigure+0x7a>
    da7e:	7822      	ldrb	r2, [r4, #0]
    da80:	0214      	lsls	r4, r2, #8
    da82:	430d      	orrs	r5, r1
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    da84:	b10e      	cbz	r6, da8a <nrf_gpio_reconfigure+0x82>
    da86:	7836      	ldrb	r6, [r6, #0]
    da88:	0436      	lsls	r6, r6, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    da8a:	432c      	orrs	r4, r5
    da8c:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    da8e:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
}
    da92:	b003      	add	sp, #12
    da94:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000da96 <nrf_gpio_cfg_sense_set>:
{
    da96:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    da98:	f10d 030f 	add.w	r3, sp, #15
    da9c:	9301      	str	r3, [sp, #4]
    da9e:	2300      	movs	r3, #0
{
    daa0:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    daa4:	461a      	mov	r2, r3
    daa6:	4619      	mov	r1, r3
    daa8:	9300      	str	r3, [sp, #0]
    daaa:	f7ff ffad 	bl	da08 <nrf_gpio_reconfigure>
}
    daae:	b005      	add	sp, #20
    dab0:	f85d fb04 	ldr.w	pc, [sp], #4

0000dab4 <partial_word_create>:
    value32 = 0xFFFFFFFF;
    dab4:	f04f 33ff 	mov.w	r3, #4294967295
{
    dab8:	b082      	sub	sp, #8
    value32 = 0xFFFFFFFF;
    daba:	9301      	str	r3, [sp, #4]
    byte_shift = addr % NVMC_BYTES_IN_WORD;
    dabc:	f000 0003 	and.w	r0, r0, #3
    dac0:	ab01      	add	r3, sp, #4
    dac2:	4418      	add	r0, r3
    dac4:	440a      	add	r2, r1
    for (uint32_t i = 0; i < bytes_count; i++)
    dac6:	4291      	cmp	r1, r2
    dac8:	d102      	bne.n	dad0 <partial_word_create+0x1c>
}
    daca:	9801      	ldr	r0, [sp, #4]
    dacc:	b002      	add	sp, #8
    dace:	4770      	bx	lr
        ((uint8_t *)&value32)[byte_shift] = bytes[i];
    dad0:	f811 3b01 	ldrb.w	r3, [r1], #1
    dad4:	f800 3b01 	strb.w	r3, [r0], #1
    for (uint32_t i = 0; i < bytes_count; i++)
    dad8:	e7f5      	b.n	dac6 <partial_word_create+0x12>

0000dada <nrfx_nvmc_flash_size_get>:
}

uint32_t nrfx_nvmc_flash_size_get(void)
{
    return flash_total_size_get();
}
    dada:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    dade:	4770      	bx	lr

0000dae0 <nrfx_nvmc_flash_page_size_get>:

uint32_t nrfx_nvmc_flash_page_size_get(void)
{
    return flash_page_size_get();
}
    dae0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    dae4:	4770      	bx	lr

0000dae6 <nrfx_nvmc_flash_page_count_get>:

uint32_t nrfx_nvmc_flash_page_count_get(void)
{
    return flash_page_count_get();
}
    dae6:	f44f 7080 	mov.w	r0, #256	; 0x100
    daea:	4770      	bx	lr

0000daec <nrfx_power_clock_irq_handler>:
 * a library with nrfx is created. In such case, forcing a linker to use this
 * function instead of another one defined as weak will require additional
 * actions, and might be even impossible.
 */
void nrfx_power_clock_irq_handler(void)
{
    daec:	b508      	push	{r3, lr}
    nrfx_power_irq_handler();
    daee:	f7f9 fdfd 	bl	76ec <nrfx_power_irq_handler>
    nrfx_clock_irq_handler();
}
    daf2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_irq_handler();
    daf6:	f7f9 b97f 	b.w	6df8 <nrfx_clock_irq_handler>

0000dafa <nrf_gpio_cfg_default>:
    nrf_gpio_cfg(
    dafa:	2100      	movs	r1, #0
    dafc:	f7f9 beb8 	b.w	7870 <nrf_gpio_cfg.constprop.0>

0000db00 <nrfx_qspi_write>:
    return qspi_xfer((void *)p_tx_buffer, tx_buffer_length, dst_address, NRFX_QSPI_STATE_WRITE);
    db00:	2302      	movs	r3, #2
    db02:	f7f9 be2b 	b.w	775c <qspi_xfer>

0000db06 <nrfx_qspi_read>:
    return qspi_xfer((void *)p_rx_buffer, rx_buffer_length, src_address, NRFX_QSPI_STATE_READ);
    db06:	2303      	movs	r3, #3
    db08:	f7f9 be28 	b.w	775c <qspi_xfer>

0000db0c <nrfx_qspi_chip_erase>:
    return nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_ALL, 0);
    db0c:	2100      	movs	r1, #0
    db0e:	2002      	movs	r0, #2
    db10:	f7fa b8b2 	b.w	7c78 <nrfx_qspi_erase>

0000db14 <nrfx_usbd_consumer>:
{
    db14:	b530      	push	{r4, r5, lr}
    size_t size = p_transfer->size;
    db16:	684c      	ldr	r4, [r1, #4]
    if (size < data_size)
    db18:	680d      	ldr	r5, [r1, #0]
    db1a:	42a3      	cmp	r3, r4
        p_next->size = 0;
    db1c:	bf8f      	iteee	hi
    db1e:	2100      	movhi	r1, #0
        p_next->p_data = p_transfer->p_data;
    db20:	e9c0 5300 	strdls	r5, r3, [r0]
        size -= data_size;
    db24:	1ae4      	subls	r4, r4, r3
        p_transfer->p_data.addr += data_size;
    db26:	18ed      	addls	r5, r5, r3
        p_next->p_data = p_transfer->p_data;
    db28:	bf8e      	itee	hi
    db2a:	e9c0 5100 	strdhi	r5, r1, [r0]
        p_transfer->size = size;
    db2e:	604c      	strls	r4, [r1, #4]
        p_transfer->p_data.addr += data_size;
    db30:	600d      	strls	r5, [r1, #0]
    return (ep_size == data_size) && (size != 0);
    db32:	429a      	cmp	r2, r3
    db34:	d103      	bne.n	db3e <nrfx_usbd_consumer+0x2a>
    db36:	1e20      	subs	r0, r4, #0
    db38:	bf18      	it	ne
    db3a:	2001      	movne	r0, #1
}
    db3c:	bd30      	pop	{r4, r5, pc}
    return (ep_size == data_size) && (size != 0);
    db3e:	2000      	movs	r0, #0
    db40:	e7fc      	b.n	db3c <nrfx_usbd_consumer+0x28>

0000db42 <nrfx_usbd_feeder_ram>:
    size_t tx_size = p_transfer->size;
    db42:	684b      	ldr	r3, [r1, #4]
{
    db44:	b510      	push	{r4, lr}
    db46:	429a      	cmp	r2, r3
    db48:	bf28      	it	cs
    db4a:	461a      	movcs	r2, r3
    p_next->p_data = p_transfer->p_data;
    db4c:	680c      	ldr	r4, [r1, #0]
    p_next->size = tx_size;
    db4e:	e9c0 4200 	strd	r4, r2, [r0]
    p_transfer->size -= tx_size;
    db52:	1a98      	subs	r0, r3, r2
    p_transfer->p_data.addr += tx_size;
    db54:	680b      	ldr	r3, [r1, #0]
    p_transfer->size -= tx_size;
    db56:	6048      	str	r0, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    db58:	441a      	add	r2, r3
}
    db5a:	3800      	subs	r0, #0
    db5c:	bf18      	it	ne
    db5e:	2001      	movne	r0, #1
    p_transfer->p_data.addr += tx_size;
    db60:	600a      	str	r2, [r1, #0]
}
    db62:	bd10      	pop	{r4, pc}

0000db64 <nrfx_usbd_feeder_ram_zlp>:
{
    db64:	b530      	push	{r4, r5, lr}
    size_t tx_size = p_transfer->size;
    db66:	684c      	ldr	r4, [r1, #4]
    p_next->p_data.tx = (tx_size == 0) ? NULL : p_transfer->p_data.tx;
    db68:	680b      	ldr	r3, [r1, #0]
    db6a:	42a2      	cmp	r2, r4
    db6c:	bf28      	it	cs
    db6e:	4622      	movcs	r2, r4
    db70:	2a00      	cmp	r2, #0
    db72:	bf14      	ite	ne
    db74:	461d      	movne	r5, r3
    db76:	2500      	moveq	r5, #0
    p_transfer->size -= tx_size;
    db78:	eba4 0402 	sub.w	r4, r4, r2
    p_next->size = tx_size;
    db7c:	e9c0 5200 	strd	r5, r2, [r0]
    p_transfer->p_data.addr += tx_size;
    db80:	441a      	add	r2, r3
}
    db82:	bf14      	ite	ne
    db84:	2001      	movne	r0, #1
    db86:	2000      	moveq	r0, #0
    p_transfer->size -= tx_size;
    db88:	604c      	str	r4, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    db8a:	600a      	str	r2, [r1, #0]
}
    db8c:	bd30      	pop	{r4, r5, pc}

0000db8e <ep2bit>:
    return NRFX_USBD_EP_BITPOS(ep);
    db8e:	f010 0f80 	tst.w	r0, #128	; 0x80
    db92:	bf14      	ite	ne
    db94:	2300      	movne	r3, #0
    db96:	2310      	moveq	r3, #16
    db98:	f000 000f 	and.w	r0, r0, #15
}
    db9c:	4418      	add	r0, r3
    db9e:	4770      	bx	lr

0000dba0 <ev_started_handler>:
}
    dba0:	4770      	bx	lr

0000dba2 <ev_dma_epin7_handler>:
static void ev_dma_epin7_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN7 ); }
    dba2:	2087      	movs	r0, #135	; 0x87
    dba4:	f7fa b9a8 	b.w	7ef8 <nrf_usbd_epin_dma_handler>

0000dba8 <ev_dma_epin6_handler>:
static void ev_dma_epin6_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN6 ); }
    dba8:	2086      	movs	r0, #134	; 0x86
    dbaa:	f7fa b9a5 	b.w	7ef8 <nrf_usbd_epin_dma_handler>

0000dbae <ev_dma_epin5_handler>:
static void ev_dma_epin5_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN5 ); }
    dbae:	2085      	movs	r0, #133	; 0x85
    dbb0:	f7fa b9a2 	b.w	7ef8 <nrf_usbd_epin_dma_handler>

0000dbb4 <ev_dma_epin4_handler>:
static void ev_dma_epin4_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN4 ); }
    dbb4:	2084      	movs	r0, #132	; 0x84
    dbb6:	f7fa b99f 	b.w	7ef8 <nrf_usbd_epin_dma_handler>

0000dbba <ev_dma_epin3_handler>:
static void ev_dma_epin3_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN3 ); }
    dbba:	2083      	movs	r0, #131	; 0x83
    dbbc:	f7fa b99c 	b.w	7ef8 <nrf_usbd_epin_dma_handler>

0000dbc0 <ev_dma_epin2_handler>:
static void ev_dma_epin2_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN2 ); }
    dbc0:	2082      	movs	r0, #130	; 0x82
    dbc2:	f7fa b999 	b.w	7ef8 <nrf_usbd_epin_dma_handler>

0000dbc6 <ev_dma_epin1_handler>:
static void ev_dma_epin1_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN1 ); }
    dbc6:	2081      	movs	r0, #129	; 0x81
    dbc8:	f7fa b996 	b.w	7ef8 <nrf_usbd_epin_dma_handler>

0000dbcc <ev_dma_epin0_handler>:
static void ev_dma_epin0_handler(void)  { nrf_usbd_ep0in_dma_handler(); }
    dbcc:	f7fa b9b0 	b.w	7f30 <nrf_usbd_ep0in_dma_handler>

0000dbd0 <nrfx_usbd_ep_max_packet_size_set>:
{
    dbd0:	b508      	push	{r3, lr}
    usbd_ep_state_t * p_state = ep_state_access(ep);
    dbd2:	f7fa f8b7 	bl	7d44 <ep_state_access>
    p_state->max_packet_size = size;
    dbd6:	8181      	strh	r1, [r0, #12]
}
    dbd8:	bd08      	pop	{r3, pc}

0000dbda <nrfx_usbd_ep_status_get>:
{
    dbda:	b508      	push	{r3, lr}
    usbd_ep_state_t const * p_state = ep_state_access(ep);
    dbdc:	f7fa f8b2 	bl	7d44 <ep_state_access>
	__asm__ volatile(
    dbe0:	f04f 0220 	mov.w	r2, #32
    dbe4:	f3ef 8311 	mrs	r3, BASEPRI
    dbe8:	f382 8812 	msr	BASEPRI_MAX, r2
    dbec:	f3bf 8f6f 	isb	sy
    *p_size = p_state->transfer_cnt;
    dbf0:	6882      	ldr	r2, [r0, #8]
    dbf2:	600a      	str	r2, [r1, #0]
    ret = (p_state->handler.consumer == NULL) ? p_state->status : NRFX_USBD_EP_BUSY;
    dbf4:	6802      	ldr	r2, [r0, #0]
    dbf6:	b92a      	cbnz	r2, dc04 <nrfx_usbd_ep_status_get+0x2a>
    dbf8:	7b80      	ldrb	r0, [r0, #14]
	__asm__ volatile(
    dbfa:	f383 8811 	msr	BASEPRI, r3
    dbfe:	f3bf 8f6f 	isb	sy
}
    dc02:	bd08      	pop	{r3, pc}
    ret = (p_state->handler.consumer == NULL) ? p_state->status : NRFX_USBD_EP_BUSY;
    dc04:	2004      	movs	r0, #4
    dc06:	e7f8      	b.n	dbfa <nrfx_usbd_ep_status_get+0x20>

0000dc08 <ev_dma_epout7_handler>:
static void ev_dma_epout7_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT7); }
    dc08:	2007      	movs	r0, #7
    dc0a:	f7fa bc67 	b.w	84dc <nrf_usbd_epout_dma_handler>

0000dc0e <ev_dma_epout6_handler>:
static void ev_dma_epout6_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT6); }
    dc0e:	2006      	movs	r0, #6
    dc10:	f7fa bc64 	b.w	84dc <nrf_usbd_epout_dma_handler>

0000dc14 <ev_dma_epout5_handler>:
static void ev_dma_epout5_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT5); }
    dc14:	2005      	movs	r0, #5
    dc16:	f7fa bc61 	b.w	84dc <nrf_usbd_epout_dma_handler>

0000dc1a <ev_dma_epout4_handler>:
static void ev_dma_epout4_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT4); }
    dc1a:	2004      	movs	r0, #4
    dc1c:	f7fa bc5e 	b.w	84dc <nrf_usbd_epout_dma_handler>

0000dc20 <ev_dma_epout3_handler>:
static void ev_dma_epout3_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT3); }
    dc20:	2003      	movs	r0, #3
    dc22:	f7fa bc5b 	b.w	84dc <nrf_usbd_epout_dma_handler>

0000dc26 <ev_dma_epout2_handler>:
static void ev_dma_epout2_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT2); }
    dc26:	2002      	movs	r0, #2
    dc28:	f7fa bc58 	b.w	84dc <nrf_usbd_epout_dma_handler>

0000dc2c <ev_dma_epout1_handler>:
static void ev_dma_epout1_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT1); }
    dc2c:	2001      	movs	r0, #1
    dc2e:	f7fa bc55 	b.w	84dc <nrf_usbd_epout_dma_handler>

0000dc32 <nrfx_usbd_ep_abort>:
    usbd_ep_abort(ep);
    dc32:	f7fa bd4f 	b.w	86d4 <usbd_ep_abort>

0000dc36 <z_device_state_init>:
}
    dc36:	4770      	bx	lr

0000dc38 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    dc38:	b138      	cbz	r0, dc4a <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    dc3a:	68c3      	ldr	r3, [r0, #12]
    dc3c:	8818      	ldrh	r0, [r3, #0]
    dc3e:	f3c0 0008 	ubfx	r0, r0, #0, #9
    dc42:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    dc46:	4258      	negs	r0, r3
    dc48:	4158      	adcs	r0, r3
}
    dc4a:	4770      	bx	lr

0000dc4c <arch_system_halt>:
	__asm__ volatile(
    dc4c:	f04f 0220 	mov.w	r2, #32
    dc50:	f3ef 8311 	mrs	r3, BASEPRI
    dc54:	f382 8812 	msr	BASEPRI_MAX, r2
    dc58:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
    dc5c:	e7fe      	b.n	dc5c <arch_system_halt+0x10>

0000dc5e <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
    dc5e:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
    dc60:	f7ff fff4 	bl	dc4c <arch_system_halt>

0000dc64 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    dc64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dc66:	4605      	mov	r5, r0
    dc68:	460e      	mov	r6, r1
    dc6a:	f04f 0320 	mov.w	r3, #32
    dc6e:	f3ef 8711 	mrs	r7, BASEPRI
    dc72:	f383 8812 	msr	BASEPRI_MAX, r3
    dc76:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    dc7a:	f7fb fde9 	bl	9850 <z_impl_z_current_get>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    dc7e:	4631      	mov	r1, r6
    dc80:	4604      	mov	r4, r0
    dc82:	4628      	mov	r0, r5
    dc84:	f7ff ffeb 	bl	dc5e <k_sys_fatal_error_handler>
	__asm__ volatile(
    dc88:	f387 8811 	msr	BASEPRI, r7
    dc8c:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    dc90:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    dc92:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    dc96:	f7f6 b979 	b.w	3f8c <z_impl_k_thread_abort>

0000dc9a <z_early_memset>:
	(void) memset(dst, c, n);
    dc9a:	f7fd bdcd 	b.w	b838 <memset>

0000dc9e <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    dc9e:	f7fd bdc0 	b.w	b822 <memcpy>

0000dca2 <k_mem_slab_init>:
{
    dca2:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    dca4:	2400      	movs	r4, #0
    dca6:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    dca8:	ea41 0402 	orr.w	r4, r1, r2
    dcac:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    dcb0:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    dcb4:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    dcb6:	d10c      	bne.n	dcd2 <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    dcb8:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    dcba:	42a3      	cmp	r3, r4
    dcbc:	d103      	bne.n	dcc6 <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    dcbe:	e9c0 0000 	strd	r0, r0, [r0]
}
    dcc2:	2000      	movs	r0, #0
}
    dcc4:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    dcc6:	6945      	ldr	r5, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    dcc8:	3401      	adds	r4, #1
		*(char **)p = slab->free_list;
    dcca:	600d      	str	r5, [r1, #0]
		slab->free_list = p;
    dccc:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    dcce:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    dcd0:	e7f3      	b.n	dcba <k_mem_slab_init+0x18>
		return -EINVAL;
    dcd2:	f06f 0015 	mvn.w	r0, #21
	return rc;
    dcd6:	e7f5      	b.n	dcc4 <k_mem_slab_init+0x22>

0000dcd8 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    dcd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dcda:	4604      	mov	r4, r0
    dcdc:	460d      	mov	r5, r1
	__asm__ volatile(
    dcde:	f04f 0320 	mov.w	r3, #32
    dce2:	f3ef 8611 	mrs	r6, BASEPRI
    dce6:	f383 8812 	msr	BASEPRI_MAX, r3
    dcea:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    dcee:	6947      	ldr	r7, [r0, #20]
    dcf0:	b977      	cbnz	r7, dd10 <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    dcf2:	f000 f9b1 	bl	e058 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    dcf6:	b158      	cbz	r0, dd10 <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    dcf8:	682a      	ldr	r2, [r5, #0]
    dcfa:	6747      	str	r7, [r0, #116]	; 0x74
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    dcfc:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    dcfe:	f000 f94f 	bl	dfa0 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    dd02:	4631      	mov	r1, r6
    dd04:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    dd08:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    dd0c:	f7fb bb82 	b.w	9414 <z_reschedule>
	**(char ***) mem = slab->free_list;
    dd10:	682b      	ldr	r3, [r5, #0]
    dd12:	6962      	ldr	r2, [r4, #20]
    dd14:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    dd16:	682b      	ldr	r3, [r5, #0]
    dd18:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    dd1a:	69a3      	ldr	r3, [r4, #24]
    dd1c:	3b01      	subs	r3, #1
    dd1e:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    dd20:	f386 8811 	msr	BASEPRI, r6
    dd24:	f3bf 8f6f 	isb	sy
}
    dd28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000dd2a <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    dd2a:	f3ef 8005 	mrs	r0, IPSR
}
    dd2e:	3800      	subs	r0, #0
    dd30:	bf18      	it	ne
    dd32:	2001      	movne	r0, #1
    dd34:	4770      	bx	lr

0000dd36 <z_impl_k_thread_name_set>:
}
    dd36:	f06f 0057 	mvn.w	r0, #87	; 0x57
    dd3a:	4770      	bx	lr

0000dd3c <z_impl_k_thread_start>:
	z_sched_start(thread);
    dd3c:	f7fb bbe0 	b.w	9500 <z_sched_start>

0000dd40 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    dd40:	b508      	push	{r3, lr}
	__asm__ volatile(
    dd42:	f04f 0220 	mov.w	r2, #32
    dd46:	f3ef 8311 	mrs	r3, BASEPRI
    dd4a:	f382 8812 	msr	BASEPRI_MAX, r2
    dd4e:	f3bf 8f6f 	isb	sy
    dd52:	f7f5 fe7f 	bl	3a54 <arch_cpu_idle>
    dd56:	e7f4      	b.n	dd42 <idle+0x2>

0000dd58 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    dd58:	f990 300e 	ldrsb.w	r3, [r0, #14]
    dd5c:	428b      	cmp	r3, r1
    dd5e:	d001      	beq.n	dd64 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    dd60:	f7fb bc3a 	b.w	95d8 <z_set_prio>
}
    dd64:	2000      	movs	r0, #0
    dd66:	4770      	bx	lr

0000dd68 <z_impl_k_mutex_init>:
{
    dd68:	4603      	mov	r3, r0
	mutex->owner = NULL;
    dd6a:	2000      	movs	r0, #0
    dd6c:	e9c3 3300 	strd	r3, r3, [r3]
	mutex->lock_count = 0U;
    dd70:	e9c3 0002 	strd	r0, r0, [r3, #8]
}
    dd74:	4770      	bx	lr

0000dd76 <queue_insert>:
{
    dd76:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    dd7a:	4699      	mov	r9, r3
    dd7c:	4604      	mov	r4, r0
    dd7e:	460d      	mov	r5, r1
    dd80:	4690      	mov	r8, r2
    dd82:	f89d 3020 	ldrb.w	r3, [sp, #32]
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    dd86:	f100 0708 	add.w	r7, r0, #8
    dd8a:	f04f 0220 	mov.w	r2, #32
    dd8e:	f3ef 8611 	mrs	r6, BASEPRI
    dd92:	f382 8812 	msr	BASEPRI_MAX, r2
    dd96:	f3bf 8f6f 	isb	sy
	if (is_append) {
    dd9a:	b103      	cbz	r3, dd9e <queue_insert+0x28>
	return list->tail;
    dd9c:	6845      	ldr	r5, [r0, #4]
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
    dd9e:	4638      	mov	r0, r7
    dda0:	f000 f95a 	bl	e058 <z_unpend_first_thread>
	if (first_pending_thread != NULL) {
    dda4:	b158      	cbz	r0, ddbe <queue_insert+0x48>
    dda6:	2400      	movs	r4, #0
    dda8:	f8c0 8014 	str.w	r8, [r0, #20]
    ddac:	6744      	str	r4, [r0, #116]	; 0x74
	z_ready_thread(thread);
    ddae:	f000 f8f7 	bl	dfa0 <z_ready_thread>
	z_reschedule(&queue->lock, key);
    ddb2:	4638      	mov	r0, r7
    ddb4:	4631      	mov	r1, r6
    ddb6:	f7fb fb2d 	bl	9414 <z_reschedule>
	return 0;
    ddba:	2000      	movs	r0, #0
    ddbc:	e00c      	b.n	ddd8 <queue_insert+0x62>
	if (alloc) {
    ddbe:	f1b9 0f00 	cmp.w	r9, #0
    ddc2:	d01c      	beq.n	ddfe <queue_insert+0x88>
	return z_thread_aligned_alloc(0, size);
    ddc4:	2108      	movs	r1, #8
    ddc6:	f7fb ffb9 	bl	9d3c <z_thread_aligned_alloc>
		if (anode == NULL) {
    ddca:	b938      	cbnz	r0, dddc <queue_insert+0x66>
	__asm__ volatile(
    ddcc:	f386 8811 	msr	BASEPRI, r6
    ddd0:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
    ddd4:	f06f 000b 	mvn.w	r0, #11
}
    ddd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	node->next_and_flags = flags;
    dddc:	2301      	movs	r3, #1
		anode->data = data;
    ddde:	f8c0 8004 	str.w	r8, [r0, #4]
    dde2:	6003      	str	r3, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    dde4:	6803      	ldr	r3, [r0, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    dde6:	f003 0203 	and.w	r2, r3, #3
Z_GENLIST_INSERT(sflist, sfnode)
    ddea:	b965      	cbnz	r5, de06 <queue_insert+0x90>
	parent->next_and_flags = cur_flags | (unative_t)child;
    ddec:	6823      	ldr	r3, [r4, #0]
    ddee:	4313      	orrs	r3, r2
    ddf0:	6003      	str	r3, [r0, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    ddf2:	6863      	ldr	r3, [r4, #4]
	list->head = node;
    ddf4:	6020      	str	r0, [r4, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    ddf6:	2b00      	cmp	r3, #0
    ddf8:	d1db      	bne.n	ddb2 <queue_insert+0x3c>
	list->tail = node;
    ddfa:	6060      	str	r0, [r4, #4]
}
    ddfc:	e7d9      	b.n	ddb2 <queue_insert+0x3c>
}
    ddfe:	4640      	mov	r0, r8
	node->next_and_flags = flags;
    de00:	f8c8 9000 	str.w	r9, [r8]
}
    de04:	e7ee      	b.n	dde4 <queue_insert+0x6e>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    de06:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_INSERT(sflist, sfnode)
    de08:	f033 0303 	bics.w	r3, r3, #3
    de0c:	d10b      	bne.n	de26 <queue_insert+0xb0>
	parent->next_and_flags = cur_flags | (unative_t)child;
    de0e:	6002      	str	r2, [r0, #0]
	return list->tail;
    de10:	6862      	ldr	r2, [r4, #4]
Z_GENLIST_APPEND(sflist, sfnode)
    de12:	b912      	cbnz	r2, de1a <queue_insert+0xa4>
	list->head = node;
    de14:	e9c4 0000 	strd	r0, r0, [r4]
}
    de18:	e7cb      	b.n	ddb2 <queue_insert+0x3c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    de1a:	6813      	ldr	r3, [r2, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    de1c:	f003 0303 	and.w	r3, r3, #3
    de20:	4303      	orrs	r3, r0
    de22:	6013      	str	r3, [r2, #0]
    de24:	e7e9      	b.n	ddfa <queue_insert+0x84>
    de26:	4313      	orrs	r3, r2
    de28:	6003      	str	r3, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    de2a:	682b      	ldr	r3, [r5, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    de2c:	f003 0303 	and.w	r3, r3, #3
    de30:	4318      	orrs	r0, r3
    de32:	6028      	str	r0, [r5, #0]
}
    de34:	e7bd      	b.n	ddb2 <queue_insert+0x3c>

0000de36 <z_queue_node_peek>:
{
    de36:	b510      	push	{r4, lr}
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
    de38:	4604      	mov	r4, r0
    de3a:	b130      	cbz	r0, de4a <z_queue_node_peek+0x14>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    de3c:	6802      	ldr	r2, [r0, #0]
    de3e:	0793      	lsls	r3, r2, #30
    de40:	d003      	beq.n	de4a <z_queue_node_peek+0x14>
		ret = anode->data;
    de42:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
    de44:	b109      	cbz	r1, de4a <z_queue_node_peek+0x14>
			k_free(anode);
    de46:	f000 f997 	bl	e178 <k_free>
}
    de4a:	4620      	mov	r0, r4
    de4c:	bd10      	pop	{r4, pc}

0000de4e <k_queue_append>:
	(void)queue_insert(queue, NULL, data, false, true);
    de4e:	2301      	movs	r3, #1
{
    de50:	b507      	push	{r0, r1, r2, lr}
	(void)queue_insert(queue, NULL, data, false, true);
    de52:	9300      	str	r3, [sp, #0]
    de54:	2300      	movs	r3, #0
{
    de56:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
    de58:	4619      	mov	r1, r3
    de5a:	f7ff ff8c 	bl	dd76 <queue_insert>
}
    de5e:	b003      	add	sp, #12
    de60:	f85d fb04 	ldr.w	pc, [sp], #4

0000de64 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    de64:	b13a      	cbz	r2, de76 <z_impl_k_sem_init+0x12>
    de66:	428a      	cmp	r2, r1
    de68:	d305      	bcc.n	de76 <z_impl_k_sem_init+0x12>
	sem->limit = limit;
    de6a:	e9c0 1202 	strd	r1, r2, [r0, #8]
    de6e:	e9c0 0000 	strd	r0, r0, [r0]
	return 0;
    de72:	2000      	movs	r0, #0
    de74:	4770      	bx	lr
		return -EINVAL;
    de76:	f06f 0015 	mvn.w	r0, #21
}
    de7a:	4770      	bx	lr

0000de7c <flag_test_and_clear>:
	*flagp &= ~BIT(bit);
    de7c:	2301      	movs	r3, #1
	return (*flagp & BIT(bit)) != 0U;
    de7e:	6802      	ldr	r2, [r0, #0]
	*flagp &= ~BIT(bit);
    de80:	408b      	lsls	r3, r1
    de82:	ea22 0303 	bic.w	r3, r2, r3
    de86:	6003      	str	r3, [r0, #0]
	return (*flagp & BIT(bit)) != 0U;
    de88:	fa22 f001 	lsr.w	r0, r2, r1
}
    de8c:	f000 0001 	and.w	r0, r0, #1
    de90:	4770      	bx	lr

0000de92 <notify_queue_locked.isra.0>:
	if (queue != NULL) {
    de92:	b120      	cbz	r0, de9e <notify_queue_locked.isra.0+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    de94:	2200      	movs	r2, #0
    de96:	3080      	adds	r0, #128	; 0x80
    de98:	4611      	mov	r1, r2
    de9a:	f000 b905 	b.w	e0a8 <z_sched_wake>
}
    de9e:	4770      	bx	lr

0000dea0 <k_work_init>:
{
    dea0:	b538      	push	{r3, r4, r5, lr}
    dea2:	4604      	mov	r4, r0
    dea4:	460d      	mov	r5, r1
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
    dea6:	2210      	movs	r2, #16
    dea8:	2100      	movs	r1, #0
    deaa:	f7fd fcc5 	bl	b838 <memset>
    deae:	6065      	str	r5, [r4, #4]
}
    deb0:	bd38      	pop	{r3, r4, r5, pc}

0000deb2 <z_work_submit_to_queue>:
{
    deb2:	b513      	push	{r0, r1, r4, lr}
    deb4:	9001      	str	r0, [sp, #4]
    deb6:	4608      	mov	r0, r1
	__asm__ volatile(
    deb8:	f04f 0320 	mov.w	r3, #32
    debc:	f3ef 8411 	mrs	r4, BASEPRI
    dec0:	f383 8812 	msr	BASEPRI_MAX, r3
    dec4:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
    dec8:	a901      	add	r1, sp, #4
    deca:	f7fb fa1d 	bl	9308 <submit_to_queue_locked>
	__asm__ volatile(
    dece:	f384 8811 	msr	BASEPRI, r4
    ded2:	f3bf 8f6f 	isb	sy
}
    ded6:	b002      	add	sp, #8
    ded8:	bd10      	pop	{r4, pc}

0000deda <k_work_submit_to_queue>:
{
    deda:	b510      	push	{r4, lr}
	int ret = z_work_submit_to_queue(queue, work);
    dedc:	f7ff ffe9 	bl	deb2 <z_work_submit_to_queue>
	if (ret > 0) {
    dee0:	1e04      	subs	r4, r0, #0
    dee2:	dd09      	ble.n	def8 <k_work_submit_to_queue+0x1e>
	__asm__ volatile(
    dee4:	f04f 0320 	mov.w	r3, #32
    dee8:	f3ef 8011 	mrs	r0, BASEPRI
    deec:	f383 8812 	msr	BASEPRI_MAX, r3
    def0:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    def4:	f000 f838 	bl	df68 <z_reschedule_irqlock>
}
    def8:	4620      	mov	r0, r4
    defa:	bd10      	pop	{r4, pc}

0000defc <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    defc:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    df00:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    df02:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    df04:	2300      	movs	r3, #0
	node->prev = NULL;
    df06:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    df0a:	4770      	bx	lr

0000df0c <unpend_thread_no_timeout>:
{
    df0c:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    df0e:	f7ff fff5 	bl	defc <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    df12:	7b43      	ldrb	r3, [r0, #13]
    df14:	f023 0302 	bic.w	r3, r3, #2
    df18:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    df1a:	2300      	movs	r3, #0
    df1c:	6083      	str	r3, [r0, #8]
}
    df1e:	bd08      	pop	{r3, pc}

0000df20 <z_unpend_thread_no_timeout>:
{
    df20:	b508      	push	{r3, lr}
    df22:	f04f 0320 	mov.w	r3, #32
    df26:	f3ef 8111 	mrs	r1, BASEPRI
    df2a:	f383 8812 	msr	BASEPRI_MAX, r3
    df2e:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
    df32:	f7ff ffeb 	bl	df0c <unpend_thread_no_timeout>
	__asm__ volatile(
    df36:	f381 8811 	msr	BASEPRI, r1
    df3a:	f3bf 8f6f 	isb	sy
}
    df3e:	bd08      	pop	{r3, pc}

0000df40 <z_unpend_thread>:
{
    df40:	b510      	push	{r4, lr}
	__asm__ volatile(
    df42:	f04f 0320 	mov.w	r3, #32
    df46:	f3ef 8411 	mrs	r4, BASEPRI
    df4a:	f383 8812 	msr	BASEPRI_MAX, r3
    df4e:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
    df52:	f7ff ffdb 	bl	df0c <unpend_thread_no_timeout>
	__asm__ volatile(
    df56:	f384 8811 	msr	BASEPRI, r4
    df5a:	f3bf 8f6f 	isb	sy
}
    df5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    df62:	3018      	adds	r0, #24
    df64:	f000 b8bd 	b.w	e0e2 <z_abort_timeout>

0000df68 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    df68:	4603      	mov	r3, r0
    df6a:	b920      	cbnz	r0, df76 <z_reschedule_irqlock+0xe>
    df6c:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    df70:	b90a      	cbnz	r2, df76 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    df72:	f7f5 bdef 	b.w	3b54 <arch_swap>
    df76:	f383 8811 	msr	BASEPRI, r3
    df7a:	f3bf 8f6f 	isb	sy
}
    df7e:	4770      	bx	lr

0000df80 <z_reschedule_unlocked>:
	__asm__ volatile(
    df80:	f04f 0320 	mov.w	r3, #32
    df84:	f3ef 8011 	mrs	r0, BASEPRI
    df88:	f383 8812 	msr	BASEPRI_MAX, r3
    df8c:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    df90:	f7ff bfea 	b.w	df68 <z_reschedule_irqlock>

0000df94 <z_priq_dumb_best>:
{
    df94:	4603      	mov	r3, r0
	return list->head == list;
    df96:	6800      	ldr	r0, [r0, #0]
}
    df98:	4283      	cmp	r3, r0
    df9a:	bf08      	it	eq
    df9c:	2000      	moveq	r0, #0
    df9e:	4770      	bx	lr

0000dfa0 <z_ready_thread>:
{
    dfa0:	b510      	push	{r4, lr}
    dfa2:	f04f 0320 	mov.w	r3, #32
    dfa6:	f3ef 8411 	mrs	r4, BASEPRI
    dfaa:	f383 8812 	msr	BASEPRI_MAX, r3
    dfae:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    dfb2:	f7fb fa6f 	bl	9494 <ready_thread>
	__asm__ volatile(
    dfb6:	f384 8811 	msr	BASEPRI, r4
    dfba:	f3bf 8f6f 	isb	sy
}
    dfbe:	bd10      	pop	{r4, pc}

0000dfc0 <z_thread_timeout>:
{
    dfc0:	4601      	mov	r1, r0
    dfc2:	b510      	push	{r4, lr}
	__asm__ volatile(
    dfc4:	f04f 0320 	mov.w	r3, #32
    dfc8:	f3ef 8411 	mrs	r4, BASEPRI
    dfcc:	f383 8812 	msr	BASEPRI_MAX, r3
    dfd0:	f3bf 8f6f 	isb	sy
		if (!killed) {
    dfd4:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    dfd8:	f013 0f28 	tst.w	r3, #40	; 0x28
    dfdc:	d10d      	bne.n	dffa <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    dfde:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    dfe2:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    dfe4:	b10b      	cbz	r3, dfea <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    dfe6:	f7ff ff91 	bl	df0c <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    dfea:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    dfee:	f023 0314 	bic.w	r3, r3, #20
    dff2:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    dff6:	f7fb fa4d 	bl	9494 <ready_thread>
	__asm__ volatile(
    dffa:	f384 8811 	msr	BASEPRI, r4
    dffe:	f3bf 8f6f 	isb	sy
}
    e002:	bd10      	pop	{r4, pc}

0000e004 <add_to_waitq_locked>:
{
    e004:	b538      	push	{r3, r4, r5, lr}
    e006:	4604      	mov	r4, r0
    e008:	460d      	mov	r5, r1
	unready_thread(thread);
    e00a:	f7fb fa97 	bl	953c <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    e00e:	7b63      	ldrb	r3, [r4, #13]
    e010:	f043 0302 	orr.w	r3, r3, #2
    e014:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    e016:	b195      	cbz	r5, e03e <add_to_waitq_locked+0x3a>
    e018:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    e01a:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e01c:	429d      	cmp	r5, r3
    e01e:	d015      	beq.n	e04c <add_to_waitq_locked+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    e020:	b1a3      	cbz	r3, e04c <add_to_waitq_locked+0x48>
	int32_t b1 = thread_1->base.prio;
    e022:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    e026:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    e02a:	4291      	cmp	r1, r2
    e02c:	d008      	beq.n	e040 <add_to_waitq_locked+0x3c>
		return b2 - b1;
    e02e:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    e030:	2a00      	cmp	r2, #0
    e032:	dd05      	ble.n	e040 <add_to_waitq_locked+0x3c>
	sys_dnode_t *const prev = successor->prev;
    e034:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    e036:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    e03a:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    e03c:	605c      	str	r4, [r3, #4]
}
    e03e:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    e040:	686a      	ldr	r2, [r5, #4]
    e042:	4293      	cmp	r3, r2
    e044:	d002      	beq.n	e04c <add_to_waitq_locked+0x48>
    e046:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    e048:	2b00      	cmp	r3, #0
    e04a:	d1ec      	bne.n	e026 <add_to_waitq_locked+0x22>
	sys_dnode_t *const tail = list->tail;
    e04c:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    e04e:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    e052:	601c      	str	r4, [r3, #0]
	list->tail = node;
    e054:	606c      	str	r4, [r5, #4]
}
    e056:	e7f2      	b.n	e03e <add_to_waitq_locked+0x3a>

0000e058 <z_unpend_first_thread>:
{
    e058:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    e05a:	f04f 0320 	mov.w	r3, #32
    e05e:	f3ef 8511 	mrs	r5, BASEPRI
    e062:	f383 8812 	msr	BASEPRI_MAX, r3
    e066:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    e06a:	f7ff ff93 	bl	df94 <z_priq_dumb_best>
		if (thread != NULL) {
    e06e:	4604      	mov	r4, r0
    e070:	b120      	cbz	r0, e07c <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
    e072:	f7ff ff4b 	bl	df0c <unpend_thread_no_timeout>
    e076:	3018      	adds	r0, #24
    e078:	f000 f833 	bl	e0e2 <z_abort_timeout>
	__asm__ volatile(
    e07c:	f385 8811 	msr	BASEPRI, r5
    e080:	f3bf 8f6f 	isb	sy
}
    e084:	4620      	mov	r0, r4
    e086:	bd38      	pop	{r3, r4, r5, pc}

0000e088 <z_unpend_all>:
{
    e088:	b538      	push	{r3, r4, r5, lr}
    e08a:	4605      	mov	r5, r0
	int need_sched = 0;
    e08c:	2000      	movs	r0, #0
	return list->head == list;
    e08e:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    e090:	42a5      	cmp	r5, r4
    e092:	d000      	beq.n	e096 <z_unpend_all+0xe>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    e094:	b904      	cbnz	r4, e098 <z_unpend_all+0x10>
}
    e096:	bd38      	pop	{r3, r4, r5, pc}
		z_unpend_thread(thread);
    e098:	4620      	mov	r0, r4
    e09a:	f7ff ff51 	bl	df40 <z_unpend_thread>
		z_ready_thread(thread);
    e09e:	4620      	mov	r0, r4
    e0a0:	f7ff ff7e 	bl	dfa0 <z_ready_thread>
		need_sched = 1;
    e0a4:	2001      	movs	r0, #1
    e0a6:	e7f2      	b.n	e08e <z_unpend_all+0x6>

0000e0a8 <z_sched_wake>:
{
    e0a8:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    e0aa:	f04f 0320 	mov.w	r3, #32
    e0ae:	f3ef 8511 	mrs	r5, BASEPRI
    e0b2:	f383 8812 	msr	BASEPRI_MAX, r3
    e0b6:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    e0ba:	f7ff ff6b 	bl	df94 <z_priq_dumb_best>
		if (thread != NULL) {
    e0be:	4604      	mov	r4, r0
    e0c0:	b150      	cbz	r0, e0d8 <z_sched_wake+0x30>
    e0c2:	6741      	str	r1, [r0, #116]	; 0x74
	thread->base.swap_data = data;
    e0c4:	6142      	str	r2, [r0, #20]
			unpend_thread_no_timeout(thread);
    e0c6:	f7ff ff21 	bl	df0c <unpend_thread_no_timeout>
    e0ca:	3018      	adds	r0, #24
    e0cc:	f000 f809 	bl	e0e2 <z_abort_timeout>
			ready_thread(thread);
    e0d0:	4620      	mov	r0, r4
    e0d2:	f7fb f9df 	bl	9494 <ready_thread>
			ret = true;
    e0d6:	2001      	movs	r0, #1
	__asm__ volatile(
    e0d8:	f385 8811 	msr	BASEPRI, r5
    e0dc:	f3bf 8f6f 	isb	sy
}
    e0e0:	bd38      	pop	{r3, r4, r5, pc}

0000e0e2 <z_abort_timeout>:
{
    e0e2:	b510      	push	{r4, lr}
	__asm__ volatile(
    e0e4:	f04f 0220 	mov.w	r2, #32
    e0e8:	f3ef 8411 	mrs	r4, BASEPRI
    e0ec:	f382 8812 	msr	BASEPRI_MAX, r2
    e0f0:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    e0f4:	6803      	ldr	r3, [r0, #0]
    e0f6:	b13b      	cbz	r3, e108 <z_abort_timeout+0x26>
			remove_timeout(to);
    e0f8:	f7fb fc64 	bl	99c4 <remove_timeout>
			ret = 0;
    e0fc:	2000      	movs	r0, #0
	__asm__ volatile(
    e0fe:	f384 8811 	msr	BASEPRI, r4
    e102:	f3bf 8f6f 	isb	sy
}
    e106:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    e108:	f06f 0015 	mvn.w	r0, #21
    e10c:	e7f7      	b.n	e0fe <z_abort_timeout+0x1c>

0000e10e <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    e10e:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    e110:	f7fb fd3e 	bl	9b90 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    e114:	bd08      	pop	{r3, pc}

0000e116 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    e116:	f7fb bd3b 	b.w	9b90 <sys_clock_tick_get>

0000e11a <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    e11a:	b108      	cbz	r0, e120 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    e11c:	f7f3 bd48 	b.w	1bb0 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    e120:	4770      	bx	lr

0000e122 <sys_clock_timeout_end_calc>:
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    e122:	f1b1 3fff 	cmp.w	r1, #4294967295
    e126:	bf08      	it	eq
    e128:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    e12c:	b538      	push	{r3, r4, r5, lr}
    e12e:	4605      	mov	r5, r0
    e130:	460c      	mov	r4, r1
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    e132:	d01d      	beq.n	e170 <sys_clock_timeout_end_calc+0x4e>
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    e134:	ea51 0300 	orrs.w	r3, r1, r0
    e138:	d103      	bne.n	e142 <sys_clock_timeout_end_calc+0x20>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
    e13a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return sys_clock_tick_get();
    e13e:	f7fb bd27 	b.w	9b90 <sys_clock_tick_get>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
    e142:	f06f 0301 	mvn.w	r3, #1
    e146:	1a18      	subs	r0, r3, r0
    e148:	f04f 33ff 	mov.w	r3, #4294967295
    e14c:	eb63 0101 	sbc.w	r1, r3, r1
    e150:	2900      	cmp	r1, #0
    e152:	da0c      	bge.n	e16e <sys_clock_timeout_end_calc+0x4c>
		return sys_clock_tick_get() + MAX(1, dt);
    e154:	f7fb fd1c 	bl	9b90 <sys_clock_tick_get>
    e158:	2d01      	cmp	r5, #1
    e15a:	4622      	mov	r2, r4
    e15c:	f174 0400 	sbcs.w	r4, r4, #0
    e160:	462b      	mov	r3, r5
    e162:	bfbc      	itt	lt
    e164:	2301      	movlt	r3, #1
    e166:	2200      	movlt	r2, #0
    e168:	1818      	adds	r0, r3, r0
    e16a:	eb41 0102 	adc.w	r1, r1, r2
}
    e16e:	bd38      	pop	{r3, r4, r5, pc}
		return UINT64_MAX;
    e170:	f04f 30ff 	mov.w	r0, #4294967295
    e174:	4601      	mov	r1, r0
    e176:	e7fa      	b.n	e16e <sys_clock_timeout_end_calc+0x4c>

0000e178 <k_free>:
	if (ptr != NULL) {
    e178:	b120      	cbz	r0, e184 <k_free+0xc>
		k_heap_free(*heap_ref, ptr);
    e17a:	1f01      	subs	r1, r0, #4
    e17c:	f850 0c04 	ldr.w	r0, [r0, #-4]
    e180:	f000 b84b 	b.w	e21a <k_heap_free>
}
    e184:	4770      	bx	lr

0000e186 <boot_banner>:
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
    e186:	4770      	bx	lr

0000e188 <k_heap_init>:
{
    e188:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
    e18a:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    e18e:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    e192:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    e194:	f7fc bd35 	b.w	ac02 <sys_heap_init>

0000e198 <k_heap_aligned_alloc>:
SYS_INIT_NAMED(statics_init_post, statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
    e198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e19c:	b085      	sub	sp, #20
    e19e:	4606      	mov	r6, r0
    e1a0:	4688      	mov	r8, r1
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    e1a2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
{
    e1a6:	4691      	mov	r9, r2
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    e1a8:	f7ff ffbb 	bl	e122 <sys_clock_timeout_end_calc>
	void *ret = NULL;
	k_spinlock_key_t key = k_spin_lock(&h->lock);
    e1ac:	f106 0a14 	add.w	sl, r6, #20
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    e1b0:	4605      	mov	r5, r0
    e1b2:	460f      	mov	r7, r1
	__asm__ volatile(
    e1b4:	f04f 0320 	mov.w	r3, #32
    e1b8:	f3ef 8411 	mrs	r4, BASEPRI
    e1bc:	f383 8812 	msr	BASEPRI_MAX, r3
    e1c0:	f3bf 8f6f 	isb	sy
			/**
			 * @todo	Trace attempt to avoid empty trace segments
			 */
		}

		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    e1c4:	f106 0b0c 	add.w	fp, r6, #12
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
    e1c8:	464a      	mov	r2, r9
    e1ca:	4641      	mov	r1, r8
    e1cc:	4630      	mov	r0, r6
    e1ce:	f7fc fc9d 	bl	ab0c <sys_heap_aligned_alloc>
    e1d2:	9003      	str	r0, [sp, #12]
		now = sys_clock_tick_get();
    e1d4:	f7fb fcdc 	bl	9b90 <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
    e1d8:	9b03      	ldr	r3, [sp, #12]
    e1da:	b13b      	cbz	r3, e1ec <k_heap_aligned_alloc+0x54>
	__asm__ volatile(
    e1dc:	f384 8811 	msr	BASEPRI, r4
    e1e0:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
    e1e4:	4618      	mov	r0, r3
    e1e6:	b005      	add	sp, #20
    e1e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		    (ret != NULL) || ((end - now) <= 0)) {
    e1ec:	1a28      	subs	r0, r5, r0
    e1ee:	eb67 0101 	sbc.w	r1, r7, r1
    e1f2:	2801      	cmp	r0, #1
    e1f4:	f171 0200 	sbcs.w	r2, r1, #0
    e1f8:	dbf0      	blt.n	e1dc <k_heap_aligned_alloc+0x44>
		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    e1fa:	e9cd 0100 	strd	r0, r1, [sp]
    e1fe:	465a      	mov	r2, fp
    e200:	4621      	mov	r1, r4
    e202:	4650      	mov	r0, sl
    e204:	f7fb f9d8 	bl	95b8 <z_pend_curr>
	__asm__ volatile(
    e208:	f04f 0320 	mov.w	r3, #32
    e20c:	f3ef 8411 	mrs	r4, BASEPRI
    e210:	f383 8812 	msr	BASEPRI_MAX, r3
    e214:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    e218:	e7d6      	b.n	e1c8 <k_heap_aligned_alloc+0x30>

0000e21a <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
    e21a:	b538      	push	{r3, r4, r5, lr}
    e21c:	4604      	mov	r4, r0
    e21e:	f04f 0320 	mov.w	r3, #32
    e222:	f3ef 8511 	mrs	r5, BASEPRI
    e226:	f383 8812 	msr	BASEPRI_MAX, r3
    e22a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&h->lock);

	sys_heap_free(&h->heap, mem);
    e22e:	f7fc fc24 	bl	aa7a <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
    e232:	f104 000c 	add.w	r0, r4, #12
    e236:	f7ff ff27 	bl	e088 <z_unpend_all>
    e23a:	b130      	cbz	r0, e24a <k_heap_free+0x30>
		z_reschedule(&h->lock, key);
    e23c:	4629      	mov	r1, r5
    e23e:	f104 0014 	add.w	r0, r4, #20
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
    e242:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_reschedule(&h->lock, key);
    e246:	f7fb b8e5 	b.w	9414 <z_reschedule>
	__asm__ volatile(
    e24a:	f385 8811 	msr	BASEPRI, r5
    e24e:	f3bf 8f6f 	isb	sy
}
    e252:	bd38      	pop	{r3, r4, r5, pc}

0000e254 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    e254:	4770      	bx	lr
