// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pcie_write_multiplexer,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.067400,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4752,HLS_SYN_LUT=1451}" *)

module pcie_write_multiplexer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        host_data_pcie_write_req_data_V_last_dout,
        host_data_pcie_write_req_data_V_last_empty_n,
        host_data_pcie_write_req_data_V_last_read,
        host_data_pcie_write_req_data_V_data_V_dout,
        host_data_pcie_write_req_data_V_data_V_empty_n,
        host_data_pcie_write_req_data_V_data_V_read,
        host_data_pcie_write_req_apply_V_num_dout,
        host_data_pcie_write_req_apply_V_num_empty_n,
        host_data_pcie_write_req_apply_V_num_read,
        host_data_pcie_write_req_apply_V_addr_dout,
        host_data_pcie_write_req_apply_V_addr_empty_n,
        host_data_pcie_write_req_apply_V_addr_read,
        pcie_write_req_data_V_last_din,
        pcie_write_req_data_V_last_full_n,
        pcie_write_req_data_V_last_write,
        pcie_write_req_data_V_data_V_din,
        pcie_write_req_data_V_data_V_full_n,
        pcie_write_req_data_V_data_V_write,
        pcie_write_req_apply_V_num_din,
        pcie_write_req_apply_V_num_full_n,
        pcie_write_req_apply_V_num_write,
        pcie_write_req_apply_V_addr_din,
        pcie_write_req_apply_V_addr_full_n,
        pcie_write_req_apply_V_addr_write,
        host_fin_pcie_write_req_data_V_last_dout,
        host_fin_pcie_write_req_data_V_last_empty_n,
        host_fin_pcie_write_req_data_V_last_read,
        host_fin_pcie_write_req_data_V_data_V_dout,
        host_fin_pcie_write_req_data_V_data_V_empty_n,
        host_fin_pcie_write_req_data_V_data_V_read,
        host_fin_pcie_write_req_apply_V_num_dout,
        host_fin_pcie_write_req_apply_V_num_empty_n,
        host_fin_pcie_write_req_apply_V_num_read,
        host_fin_pcie_write_req_apply_V_addr_dout,
        host_fin_pcie_write_req_apply_V_addr_empty_n,
        host_fin_pcie_write_req_apply_V_addr_read,
        device_pcie_write_req_data_V_last_dout,
        device_pcie_write_req_data_V_last_empty_n,
        device_pcie_write_req_data_V_last_read,
        device_pcie_write_req_data_V_data_V_dout,
        device_pcie_write_req_data_V_data_V_empty_n,
        device_pcie_write_req_data_V_data_V_read,
        device_pcie_write_req_apply_V_num_dout,
        device_pcie_write_req_apply_V_num_empty_n,
        device_pcie_write_req_apply_V_num_read,
        device_pcie_write_req_apply_V_addr_dout,
        device_pcie_write_req_apply_V_addr_empty_n,
        device_pcie_write_req_apply_V_addr_read,
        cosim_dramA_write_req_data_V_last_dout,
        cosim_dramA_write_req_data_V_last_empty_n,
        cosim_dramA_write_req_data_V_last_read,
        cosim_dramA_write_req_data_V_data_V_dout,
        cosim_dramA_write_req_data_V_data_V_empty_n,
        cosim_dramA_write_req_data_V_data_V_read,
        cosim_dramA_write_req_apply_V_num_dout,
        cosim_dramA_write_req_apply_V_num_empty_n,
        cosim_dramA_write_req_apply_V_num_read,
        cosim_dramA_write_req_apply_V_addr_dout,
        cosim_dramA_write_req_apply_V_addr_empty_n,
        cosim_dramA_write_req_apply_V_addr_read,
        cosim_dramB_write_req_data_V_last_dout,
        cosim_dramB_write_req_data_V_last_empty_n,
        cosim_dramB_write_req_data_V_last_read,
        cosim_dramB_write_req_data_V_data_V_dout,
        cosim_dramB_write_req_data_V_data_V_empty_n,
        cosim_dramB_write_req_data_V_data_V_read,
        cosim_dramB_write_req_apply_V_num_dout,
        cosim_dramB_write_req_apply_V_num_empty_n,
        cosim_dramB_write_req_apply_V_num_read,
        cosim_dramB_write_req_apply_V_addr_dout,
        cosim_dramB_write_req_apply_V_addr_empty_n,
        cosim_dramB_write_req_apply_V_addr_read,
        cosim_dramC_write_req_data_V_last_dout,
        cosim_dramC_write_req_data_V_last_empty_n,
        cosim_dramC_write_req_data_V_last_read,
        cosim_dramC_write_req_data_V_data_V_dout,
        cosim_dramC_write_req_data_V_data_V_empty_n,
        cosim_dramC_write_req_data_V_data_V_read,
        cosim_dramC_write_req_apply_V_num_dout,
        cosim_dramC_write_req_apply_V_num_empty_n,
        cosim_dramC_write_req_apply_V_num_read,
        cosim_dramC_write_req_apply_V_addr_dout,
        cosim_dramC_write_req_apply_V_addr_empty_n,
        cosim_dramC_write_req_apply_V_addr_read,
        cosim_dramD_write_req_data_V_last_dout,
        cosim_dramD_write_req_data_V_last_empty_n,
        cosim_dramD_write_req_data_V_last_read,
        cosim_dramD_write_req_data_V_data_V_dout,
        cosim_dramD_write_req_data_V_data_V_empty_n,
        cosim_dramD_write_req_data_V_data_V_read,
        cosim_dramD_write_req_apply_V_num_dout,
        cosim_dramD_write_req_apply_V_num_empty_n,
        cosim_dramD_write_req_apply_V_num_read,
        cosim_dramD_write_req_apply_V_addr_dout,
        cosim_dramD_write_req_apply_V_addr_empty_n,
        cosim_dramD_write_req_apply_V_addr_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   host_data_pcie_write_req_data_V_last_dout;
input   host_data_pcie_write_req_data_V_last_empty_n;
output   host_data_pcie_write_req_data_V_last_read;
input  [511:0] host_data_pcie_write_req_data_V_data_V_dout;
input   host_data_pcie_write_req_data_V_data_V_empty_n;
output   host_data_pcie_write_req_data_V_data_V_read;
input  [7:0] host_data_pcie_write_req_apply_V_num_dout;
input   host_data_pcie_write_req_apply_V_num_empty_n;
output   host_data_pcie_write_req_apply_V_num_read;
input  [63:0] host_data_pcie_write_req_apply_V_addr_dout;
input   host_data_pcie_write_req_apply_V_addr_empty_n;
output   host_data_pcie_write_req_apply_V_addr_read;
output   pcie_write_req_data_V_last_din;
input   pcie_write_req_data_V_last_full_n;
output   pcie_write_req_data_V_last_write;
output  [511:0] pcie_write_req_data_V_data_V_din;
input   pcie_write_req_data_V_data_V_full_n;
output   pcie_write_req_data_V_data_V_write;
output  [7:0] pcie_write_req_apply_V_num_din;
input   pcie_write_req_apply_V_num_full_n;
output   pcie_write_req_apply_V_num_write;
output  [63:0] pcie_write_req_apply_V_addr_din;
input   pcie_write_req_apply_V_addr_full_n;
output   pcie_write_req_apply_V_addr_write;
input   host_fin_pcie_write_req_data_V_last_dout;
input   host_fin_pcie_write_req_data_V_last_empty_n;
output   host_fin_pcie_write_req_data_V_last_read;
input  [511:0] host_fin_pcie_write_req_data_V_data_V_dout;
input   host_fin_pcie_write_req_data_V_data_V_empty_n;
output   host_fin_pcie_write_req_data_V_data_V_read;
input  [7:0] host_fin_pcie_write_req_apply_V_num_dout;
input   host_fin_pcie_write_req_apply_V_num_empty_n;
output   host_fin_pcie_write_req_apply_V_num_read;
input  [63:0] host_fin_pcie_write_req_apply_V_addr_dout;
input   host_fin_pcie_write_req_apply_V_addr_empty_n;
output   host_fin_pcie_write_req_apply_V_addr_read;
input   device_pcie_write_req_data_V_last_dout;
input   device_pcie_write_req_data_V_last_empty_n;
output   device_pcie_write_req_data_V_last_read;
input  [511:0] device_pcie_write_req_data_V_data_V_dout;
input   device_pcie_write_req_data_V_data_V_empty_n;
output   device_pcie_write_req_data_V_data_V_read;
input  [7:0] device_pcie_write_req_apply_V_num_dout;
input   device_pcie_write_req_apply_V_num_empty_n;
output   device_pcie_write_req_apply_V_num_read;
input  [63:0] device_pcie_write_req_apply_V_addr_dout;
input   device_pcie_write_req_apply_V_addr_empty_n;
output   device_pcie_write_req_apply_V_addr_read;
input   cosim_dramA_write_req_data_V_last_dout;
input   cosim_dramA_write_req_data_V_last_empty_n;
output   cosim_dramA_write_req_data_V_last_read;
input  [511:0] cosim_dramA_write_req_data_V_data_V_dout;
input   cosim_dramA_write_req_data_V_data_V_empty_n;
output   cosim_dramA_write_req_data_V_data_V_read;
input  [7:0] cosim_dramA_write_req_apply_V_num_dout;
input   cosim_dramA_write_req_apply_V_num_empty_n;
output   cosim_dramA_write_req_apply_V_num_read;
input  [63:0] cosim_dramA_write_req_apply_V_addr_dout;
input   cosim_dramA_write_req_apply_V_addr_empty_n;
output   cosim_dramA_write_req_apply_V_addr_read;
input   cosim_dramB_write_req_data_V_last_dout;
input   cosim_dramB_write_req_data_V_last_empty_n;
output   cosim_dramB_write_req_data_V_last_read;
input  [511:0] cosim_dramB_write_req_data_V_data_V_dout;
input   cosim_dramB_write_req_data_V_data_V_empty_n;
output   cosim_dramB_write_req_data_V_data_V_read;
input  [7:0] cosim_dramB_write_req_apply_V_num_dout;
input   cosim_dramB_write_req_apply_V_num_empty_n;
output   cosim_dramB_write_req_apply_V_num_read;
input  [63:0] cosim_dramB_write_req_apply_V_addr_dout;
input   cosim_dramB_write_req_apply_V_addr_empty_n;
output   cosim_dramB_write_req_apply_V_addr_read;
input   cosim_dramC_write_req_data_V_last_dout;
input   cosim_dramC_write_req_data_V_last_empty_n;
output   cosim_dramC_write_req_data_V_last_read;
input  [511:0] cosim_dramC_write_req_data_V_data_V_dout;
input   cosim_dramC_write_req_data_V_data_V_empty_n;
output   cosim_dramC_write_req_data_V_data_V_read;
input  [7:0] cosim_dramC_write_req_apply_V_num_dout;
input   cosim_dramC_write_req_apply_V_num_empty_n;
output   cosim_dramC_write_req_apply_V_num_read;
input  [63:0] cosim_dramC_write_req_apply_V_addr_dout;
input   cosim_dramC_write_req_apply_V_addr_empty_n;
output   cosim_dramC_write_req_apply_V_addr_read;
input   cosim_dramD_write_req_data_V_last_dout;
input   cosim_dramD_write_req_data_V_last_empty_n;
output   cosim_dramD_write_req_data_V_last_read;
input  [511:0] cosim_dramD_write_req_data_V_data_V_dout;
input   cosim_dramD_write_req_data_V_data_V_empty_n;
output   cosim_dramD_write_req_data_V_data_V_read;
input  [7:0] cosim_dramD_write_req_apply_V_num_dout;
input   cosim_dramD_write_req_apply_V_num_empty_n;
output   cosim_dramD_write_req_apply_V_num_read;
input  [63:0] cosim_dramD_write_req_apply_V_addr_dout;
input   cosim_dramD_write_req_apply_V_addr_empty_n;
output   cosim_dramD_write_req_apply_V_addr_read;

reg ap_idle;
reg pcie_write_req_data_V_last_din;
reg[511:0] pcie_write_req_data_V_data_V_din;
reg[7:0] pcie_write_req_apply_V_num_din;
reg[63:0] pcie_write_req_apply_V_addr_din;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    pcie_write_req_data_V_last_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_s_reg_1257;
reg   [0:0] ap_reg_pp0_iter1_tmp_s_reg_1257;
reg   [0:0] empty_n_21_reg_1384;
reg   [0:0] tmp_1_reg_1261;
reg   [0:0] ap_reg_pp0_iter1_tmp_1_reg_1261;
reg   [0:0] empty_n_22_reg_1370;
reg   [0:0] tmp_2_reg_1265;
reg   [0:0] ap_reg_pp0_iter1_tmp_2_reg_1265;
reg   [0:0] empty_n_23_reg_1269;
reg   [0:0] ap_reg_pp0_iter1_empty_n_23_reg_1269;
reg   [0:0] tmp_3_reg_1293;
reg   [0:0] empty_n_24_reg_1351;
reg   [0:0] tmp_5_reg_1297;
reg   [0:0] empty_n_25_reg_1337;
reg   [0:0] tmp_6_reg_1301;
reg   [0:0] empty_n_26_reg_1323;
reg   [0:0] tmp_7_reg_1305;
reg   [0:0] empty_n_27_reg_1309;
reg    pcie_write_req_data_V_data_V_blk_n;
reg    pcie_write_req_apply_V_num_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] tmp_reg_1155;
reg   [0:0] empty_n_14_reg_1159;
reg   [0:0] empty_n_15_reg_1173;
reg   [0:0] empty_n_16_reg_1187;
reg   [0:0] empty_n_17_reg_1201;
reg   [0:0] empty_n_18_reg_1215;
reg   [0:0] empty_n_19_reg_1229;
reg   [0:0] empty_n_20_reg_1243;
reg    pcie_write_req_apply_V_addr_blk_n;
reg   [7:0] state_reg_646;
reg   [31:0] device_pcie_write_req_lefting_num_reg_657;
reg   [7:0] state_8_reg_668;
reg   [31:0] device_pcie_write_req_lefting_num_4_reg_701;
wire   [0:0] tmp_fu_829_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    pcie_write_req_apply_V_num1_status;
reg    ap_predicate_op135_write_state3;
reg    ap_predicate_op137_write_state3;
reg    ap_predicate_op139_write_state3;
reg    ap_predicate_op141_write_state3;
reg    ap_predicate_op142_write_state3;
reg    ap_predicate_op143_write_state3;
reg    ap_predicate_op144_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    pcie_write_req_data_V_last1_status;
reg    ap_predicate_op204_write_state4;
reg    ap_predicate_op205_write_state4;
reg    ap_predicate_op206_write_state4;
reg    ap_predicate_op207_write_state4;
reg    ap_predicate_op208_write_state4;
reg    ap_predicate_op209_write_state4;
reg    ap_predicate_op210_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] empty_n_14_fu_835_p1;
reg   [7:0] tmp_num_reg_1163;
reg   [63:0] tmp_addr_reg_1168;
wire   [0:0] empty_n_15_fu_847_p1;
reg   [7:0] tmp_num_2_reg_1177;
reg   [63:0] tmp_addr_2_reg_1182;
wire   [0:0] empty_n_16_fu_859_p1;
reg   [7:0] tmp_num_4_reg_1191;
reg   [63:0] tmp_addr_4_reg_1196;
wire   [0:0] empty_n_17_fu_871_p1;
reg   [7:0] tmp_num_6_reg_1205;
reg   [63:0] tmp_addr_13_reg_1210;
wire   [0:0] empty_n_18_fu_883_p1;
reg   [7:0] tmp_num_8_reg_1219;
reg   [63:0] tmp_addr_14_reg_1224;
wire   [0:0] empty_n_19_fu_895_p1;
reg   [7:0] tmp_num_10_reg_1233;
reg   [63:0] tmp_addr_15_reg_1238;
wire   [0:0] empty_n_20_fu_907_p1;
reg   [7:0] tmp_num_12_reg_1247;
reg   [63:0] tmp_addr_16_reg_1252;
wire   [0:0] tmp_s_fu_924_p2;
wire   [0:0] tmp_1_fu_930_p2;
wire   [0:0] tmp_2_fu_936_p2;
wire   [0:0] empty_n_23_fu_942_p1;
reg   [0:0] tmp_last_13_reg_1273;
reg   [511:0] tmp_data_V_4_reg_1278;
reg   [511:0] ap_reg_pp0_iter1_tmp_data_V_4_reg_1278;
wire   [31:0] device_pcie_write_req_lefting_num_2_fu_954_p2;
reg   [31:0] device_pcie_write_req_lefting_num_2_reg_1283;
wire   [0:0] tmp_4_fu_960_p2;
reg   [0:0] tmp_4_reg_1288;
wire   [0:0] tmp_3_fu_990_p2;
wire   [0:0] tmp_5_fu_996_p2;
wire   [0:0] tmp_6_fu_1002_p2;
wire   [0:0] tmp_7_fu_1008_p2;
wire   [0:0] empty_n_27_fu_1014_p1;
reg   [0:0] tmp_last_12_reg_1313;
reg   [511:0] tmp_data_V_12_reg_1318;
wire   [0:0] empty_n_26_fu_1035_p1;
reg   [0:0] tmp_last_10_reg_1327;
reg   [511:0] tmp_data_V_10_reg_1332;
wire   [0:0] empty_n_25_fu_1056_p1;
reg   [0:0] tmp_last_8_reg_1341;
reg   [511:0] tmp_data_V_8_reg_1346;
wire   [0:0] empty_n_24_fu_1077_p1;
reg   [0:0] tmp_last_6_reg_1355;
reg   [511:0] tmp_data_V_6_reg_1360;
wire   [0:0] tmp_last_4_fu_1098_p2;
reg   [0:0] tmp_last_4_reg_1365;
wire   [0:0] empty_n_22_fu_1111_p1;
reg   [0:0] tmp_last_2_reg_1374;
reg   [511:0] tmp_data_V_2_reg_1379;
wire   [0:0] empty_n_21_fu_1132_p1;
reg   [0:0] tmp_last_reg_1388;
reg   [511:0] tmp_data_V_reg_1393;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [7:0] state_phi_fu_650_p4;
reg   [7:0] state_s_phi_fu_737_p30;
reg   [31:0] device_pcie_write_req_lefting_num_8_phi_fu_782_p30;
reg   [31:0] device_pcie_write_req_lefting_num_phi_fu_661_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter0_state_8_reg_668;
reg   [7:0] state_8_phi_fu_671_p18;
wire   [31:0] ap_phi_precharge_reg_pp0_iter0_device_pcie_write_req_lefting_num_4_reg_701;
reg   [31:0] device_pcie_write_req_lefting_num_4_phi_fu_704_p18;
wire   [31:0] device_pcie_write_req_lefting_num_1_fu_919_p1;
wire   [7:0] p_state_8_cast_fu_1150_p1;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_state_s_reg_733;
wire   [7:0] p_state_cast_cast_fu_1123_p3;
wire   [7:0] p_state_1_cast_cast_fu_1102_p3;
wire   [7:0] p_state_2_cast_cast_fu_1089_p3;
wire   [7:0] p_state_3_cast_cast_fu_1068_p3;
wire   [7:0] p_state_4_cast_cast_fu_1047_p3;
wire   [7:0] p_state_5_cast_cast_fu_1026_p3;
wire   [31:0] ap_phi_precharge_reg_pp0_iter1_device_pcie_write_req_lefting_num_8_reg_778;
reg    host_fin_pcie_write_req_apply_V_num0_update;
wire   [0:0] empty_n_nbread_fu_514_p3_0;
reg    host_data_pcie_write_req_apply_V_num0_update;
wire   [0:0] empty_n_1_nbread_fu_522_p3_0;
reg    device_pcie_write_req_apply_V_num0_update;
wire   [0:0] empty_n_2_nbread_fu_530_p3_0;
reg    cosim_dramA_write_req_apply_V_num0_update;
wire   [0:0] empty_n_3_nbread_fu_538_p3_0;
reg    cosim_dramB_write_req_apply_V_num0_update;
wire   [0:0] empty_n_4_nbread_fu_546_p3_0;
reg    cosim_dramC_write_req_apply_V_num0_update;
wire   [0:0] empty_n_5_nbread_fu_554_p3_0;
reg    cosim_dramD_write_req_apply_V_num0_update;
wire   [0:0] empty_n_6_nbread_fu_562_p3_0;
reg    device_pcie_write_req_data_V_last0_update;
wire   [0:0] empty_n_9_nbread_fu_570_p3_0;
reg    pcie_write_req_apply_V_num1_update;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] req_apply_addr_3_fu_966_p2;
wire   [63:0] req_apply_addr_2_fu_972_p2;
wire   [63:0] req_apply_addr_1_fu_978_p2;
wire   [63:0] req_apply_addr_fu_984_p2;
reg    cosim_dramD_write_req_data_V_last0_update;
wire   [0:0] empty_n_13_nbread_fu_588_p3_0;
reg    cosim_dramC_write_req_data_V_last0_update;
wire   [0:0] empty_n_12_nbread_fu_596_p3_0;
reg    cosim_dramB_write_req_data_V_last0_update;
wire   [0:0] empty_n_11_nbread_fu_604_p3_0;
reg    cosim_dramA_write_req_data_V_last0_update;
wire   [0:0] empty_n_10_nbread_fu_612_p3_0;
reg    host_fin_pcie_write_req_data_V_last0_update;
wire   [0:0] empty_n_8_nbread_fu_620_p3_0;
reg    host_data_pcie_write_req_data_V_last0_update;
wire   [0:0] empty_n_7_nbread_fu_628_p3_0;
reg    pcie_write_req_data_V_last1_update;
wire   [0:0] p_state_5_cast_cast_fu_1026_p0;
wire   [0:0] p_state_4_cast_cast_fu_1047_p0;
wire   [0:0] p_state_3_cast_cast_fu_1068_p0;
wire   [0:0] p_state_2_cast_cast_fu_1089_p0;
wire   [0:0] p_state_cast_cast_fu_1123_p0;
wire   [0:0] not_write_data_last_7_fu_1144_p0;
wire   [0:0] not_write_data_last_7_fu_1144_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_835;
reg    ap_condition_568;
reg    ap_condition_573;
reg    ap_condition_578;
reg    ap_condition_583;
reg    ap_condition_588;
reg    ap_condition_593;
reg    ap_condition_606;
reg    ap_condition_564;
reg    ap_condition_559;
reg    ap_condition_634;
reg    ap_condition_526;
reg    ap_condition_642;
reg    ap_condition_647;
reg    ap_condition_652;
reg    ap_condition_657;
reg    ap_condition_666;
reg    ap_condition_672;
reg    ap_condition_679;
reg    ap_condition_687;
reg    ap_condition_696;
reg    ap_condition_705;
reg    ap_condition_715;
reg    ap_condition_239;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_16_fu_859_p1))) begin
        device_pcie_write_req_lefting_num_4_reg_701 <= device_pcie_write_req_lefting_num_1_fu_919_p1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_14_fu_835_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_15_fu_847_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_17_fu_871_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_18_fu_883_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_19_fu_895_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1) & (1'd0 == empty_n_19_fu_895_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_20_fu_907_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == tmp_fu_829_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1) & (1'd0 == empty_n_19_fu_895_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == empty_n_20_fu_907_p1)))) begin
        device_pcie_write_req_lefting_num_4_reg_701 <= device_pcie_write_req_lefting_num_phi_fu_661_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        device_pcie_write_req_lefting_num_4_reg_701 <= ap_phi_precharge_reg_pp0_iter0_device_pcie_write_req_lefting_num_4_reg_701;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_559 == 1'b1)) begin
        if ((ap_condition_606 == 1'b1)) begin
            state_8_reg_668 <= 8'd0;
        end else if ((1'd0 == tmp_fu_829_p2)) begin
            state_8_reg_668 <= state_phi_fu_650_p4;
        end else if ((ap_condition_593 == 1'b1)) begin
            state_8_reg_668 <= 8'd7;
        end else if ((ap_condition_588 == 1'b1)) begin
            state_8_reg_668 <= 8'd6;
        end else if ((ap_condition_583 == 1'b1)) begin
            state_8_reg_668 <= 8'd5;
        end else if ((ap_condition_578 == 1'b1)) begin
            state_8_reg_668 <= 8'd4;
        end else if ((ap_condition_573 == 1'b1)) begin
            state_8_reg_668 <= 8'd3;
        end else if ((ap_condition_568 == 1'b1)) begin
            state_8_reg_668 <= 8'd1;
        end else if (((1'd1 == tmp_fu_829_p2) & (1'd1 == empty_n_14_fu_835_p1))) begin
            state_8_reg_668 <= 8'd2;
        end else if ((1'b1 == 1'b1)) begin
            state_8_reg_668 <= ap_phi_precharge_reg_pp0_iter0_state_8_reg_668;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        state_reg_646 <= state_s_phi_fu_737_p30;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        state_reg_646 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_empty_n_23_reg_1269 <= empty_n_23_reg_1269;
        ap_reg_pp0_iter1_tmp_1_reg_1261 <= tmp_1_reg_1261;
        ap_reg_pp0_iter1_tmp_2_reg_1265 <= tmp_2_reg_1265;
        ap_reg_pp0_iter1_tmp_data_V_4_reg_1278 <= tmp_data_V_4_reg_1278;
        ap_reg_pp0_iter1_tmp_s_reg_1257 <= tmp_s_reg_1257;
        tmp_reg_1155 <= tmp_fu_829_p2;
        tmp_s_reg_1257 <= tmp_s_fu_924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_924_p2) & (1'd0 == tmp_1_fu_930_p2) & (1'd1 == tmp_2_fu_936_p2) & (1'd1 == empty_n_23_fu_942_p1))) begin
        device_pcie_write_req_lefting_num_2_reg_1283 <= device_pcie_write_req_lefting_num_2_fu_954_p2;
        tmp_4_reg_1288 <= tmp_4_fu_960_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        device_pcie_write_req_lefting_num_reg_657 <= device_pcie_write_req_lefting_num_8_phi_fu_782_p30;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2))) begin
        empty_n_14_reg_1159 <= empty_n_nbread_fu_514_p3_0;
        tmp_addr_reg_1168 <= host_fin_pcie_write_req_apply_V_addr_dout;
        tmp_num_reg_1163 <= host_fin_pcie_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1))) begin
        empty_n_15_reg_1173 <= empty_n_1_nbread_fu_522_p3_0;
        tmp_addr_2_reg_1182 <= host_data_pcie_write_req_apply_V_addr_dout;
        tmp_num_2_reg_1177 <= host_data_pcie_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1))) begin
        empty_n_16_reg_1187 <= empty_n_2_nbread_fu_530_p3_0;
        tmp_addr_4_reg_1196 <= device_pcie_write_req_apply_V_addr_dout;
        tmp_num_4_reg_1191 <= device_pcie_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1))) begin
        empty_n_17_reg_1201 <= empty_n_3_nbread_fu_538_p3_0;
        tmp_addr_13_reg_1210 <= cosim_dramA_write_req_apply_V_addr_dout;
        tmp_num_6_reg_1205 <= cosim_dramA_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1))) begin
        empty_n_18_reg_1215 <= empty_n_4_nbread_fu_546_p3_0;
        tmp_addr_14_reg_1224 <= cosim_dramB_write_req_apply_V_addr_dout;
        tmp_num_8_reg_1219 <= cosim_dramB_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1))) begin
        empty_n_19_reg_1229 <= empty_n_5_nbread_fu_554_p3_0;
        tmp_addr_15_reg_1238 <= cosim_dramC_write_req_apply_V_addr_dout;
        tmp_num_10_reg_1233 <= cosim_dramC_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1) & (1'd0 == empty_n_19_fu_895_p1))) begin
        empty_n_20_reg_1243 <= empty_n_6_nbread_fu_562_p3_0;
        tmp_addr_16_reg_1252 <= cosim_dramD_write_req_apply_V_addr_dout;
        tmp_num_12_reg_1247 <= cosim_dramD_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd1))) begin
        empty_n_21_reg_1384 <= empty_n_7_nbread_fu_628_p3_0;
        tmp_data_V_reg_1393 <= host_data_pcie_write_req_data_V_data_V_dout;
        tmp_last_reg_1388 <= host_data_pcie_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd1 == tmp_1_reg_1261))) begin
        empty_n_22_reg_1370 <= empty_n_8_nbread_fu_620_p3_0;
        tmp_data_V_2_reg_1379 <= host_fin_pcie_write_req_data_V_data_V_dout;
        tmp_last_2_reg_1374 <= host_fin_pcie_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_924_p2) & (1'd0 == tmp_1_fu_930_p2) & (1'd1 == tmp_2_fu_936_p2))) begin
        empty_n_23_reg_1269 <= empty_n_9_nbread_fu_570_p3_0;
        tmp_data_V_4_reg_1278 <= device_pcie_write_req_data_V_data_V_dout;
        tmp_last_13_reg_1273 <= device_pcie_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd1 == tmp_3_fu_990_p2))) begin
        empty_n_24_reg_1351 <= empty_n_10_nbread_fu_612_p3_0;
        tmp_data_V_6_reg_1360 <= cosim_dramA_write_req_data_V_data_V_dout;
        tmp_last_6_reg_1355 <= cosim_dramA_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd1 == tmp_5_fu_996_p2))) begin
        empty_n_25_reg_1337 <= empty_n_11_nbread_fu_604_p3_0;
        tmp_data_V_8_reg_1346 <= cosim_dramB_write_req_data_V_data_V_dout;
        tmp_last_8_reg_1341 <= cosim_dramB_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd1 == tmp_6_fu_1002_p2))) begin
        empty_n_26_reg_1323 <= empty_n_12_nbread_fu_596_p3_0;
        tmp_data_V_10_reg_1332 <= cosim_dramC_write_req_data_V_data_V_dout;
        tmp_last_10_reg_1327 <= cosim_dramC_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd0 == tmp_6_fu_1002_p2) & (1'd1 == tmp_7_fu_1008_p2))) begin
        empty_n_27_reg_1309 <= empty_n_13_nbread_fu_588_p3_0;
        tmp_data_V_12_reg_1318 <= cosim_dramD_write_req_data_V_data_V_dout;
        tmp_last_12_reg_1313 <= cosim_dramD_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_924_p2))) begin
        tmp_1_reg_1261 <= tmp_1_fu_930_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_924_p2) & (1'd0 == tmp_1_fu_930_p2))) begin
        tmp_2_reg_1265 <= tmp_2_fu_936_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265))) begin
        tmp_3_reg_1293 <= tmp_3_fu_990_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2))) begin
        tmp_5_reg_1297 <= tmp_5_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2))) begin
        tmp_6_reg_1301 <= tmp_6_fu_1002_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd0 == tmp_6_fu_1002_p2))) begin
        tmp_7_reg_1305 <= tmp_7_fu_1008_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd1 == tmp_2_reg_1265) & (1'd1 == empty_n_23_reg_1269))) begin
        tmp_last_4_reg_1365 <= tmp_last_4_fu_1098_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (cosim_dramA_write_req_apply_V_num_empty_n & cosim_dramA_write_req_apply_V_addr_empty_n)))) begin
        cosim_dramA_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cosim_dramA_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd1 == tmp_3_fu_990_p2) & (1'b1 == (cosim_dramA_write_req_data_V_last_empty_n & cosim_dramA_write_req_data_V_data_V_empty_n)))) begin
        cosim_dramA_write_req_data_V_last0_update = 1'b1;
    end else begin
        cosim_dramA_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (cosim_dramB_write_req_apply_V_num_empty_n & cosim_dramB_write_req_apply_V_addr_empty_n)))) begin
        cosim_dramB_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cosim_dramB_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd1 == tmp_5_fu_996_p2) & (1'b1 == (cosim_dramB_write_req_data_V_last_empty_n & cosim_dramB_write_req_data_V_data_V_empty_n)))) begin
        cosim_dramB_write_req_data_V_last0_update = 1'b1;
    end else begin
        cosim_dramB_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (cosim_dramC_write_req_apply_V_num_empty_n & cosim_dramC_write_req_apply_V_addr_empty_n)))) begin
        cosim_dramC_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cosim_dramC_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd1 == tmp_6_fu_1002_p2) & (1'b1 == (cosim_dramC_write_req_data_V_last_empty_n & cosim_dramC_write_req_data_V_data_V_empty_n)))) begin
        cosim_dramC_write_req_data_V_last0_update = 1'b1;
    end else begin
        cosim_dramC_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1) & (1'd0 == empty_n_19_fu_895_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (cosim_dramD_write_req_apply_V_num_empty_n & cosim_dramD_write_req_apply_V_addr_empty_n)))) begin
        cosim_dramD_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cosim_dramD_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd0 == tmp_6_fu_1002_p2) & (1'd1 == tmp_7_fu_1008_p2) & (1'b1 == (cosim_dramD_write_req_data_V_last_empty_n & cosim_dramD_write_req_data_V_data_V_empty_n)))) begin
        cosim_dramD_write_req_data_V_last0_update = 1'b1;
    end else begin
        cosim_dramD_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (device_pcie_write_req_apply_V_num_empty_n & device_pcie_write_req_apply_V_addr_empty_n)))) begin
        device_pcie_write_req_apply_V_num0_update = 1'b1;
    end else begin
        device_pcie_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_924_p2) & (1'd0 == tmp_1_fu_930_p2) & (1'd1 == tmp_2_fu_936_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (device_pcie_write_req_data_V_last_empty_n & device_pcie_write_req_data_V_data_V_empty_n)))) begin
        device_pcie_write_req_data_V_last0_update = 1'b1;
    end else begin
        device_pcie_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_16_fu_859_p1))) begin
        device_pcie_write_req_lefting_num_4_phi_fu_704_p18 = device_pcie_write_req_lefting_num_1_fu_919_p1;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == tmp_fu_829_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_14_fu_835_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_15_fu_847_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_17_fu_871_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_18_fu_883_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_19_fu_895_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1) & (1'd0 == empty_n_19_fu_895_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_20_fu_907_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == tmp_fu_829_p2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1) & (1'd0 == empty_n_19_fu_895_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == empty_n_20_fu_907_p1)))) begin
        device_pcie_write_req_lefting_num_4_phi_fu_704_p18 = device_pcie_write_req_lefting_num_phi_fu_661_p4;
    end else begin
        device_pcie_write_req_lefting_num_4_phi_fu_704_p18 = ap_phi_precharge_reg_pp0_iter0_device_pcie_write_req_lefting_num_4_reg_701;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd1 == tmp_2_reg_1265) & (1'd1 == empty_n_23_reg_1269))) begin
        device_pcie_write_req_lefting_num_8_phi_fu_782_p30 = device_pcie_write_req_lefting_num_2_reg_1283;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd1) & (1'd1 == empty_n_21_fu_1132_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd1 == tmp_1_reg_1261) & (1'd1 == empty_n_22_fu_1111_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd1 == tmp_3_fu_990_p2) & (1'd1 == empty_n_24_fu_1077_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd1 == tmp_5_fu_996_p2) & (1'd1 == empty_n_25_fu_1056_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd1 == tmp_6_fu_1002_p2) & (1'd1 == empty_n_26_fu_1035_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd0 == tmp_6_fu_1002_p2) & (1'd1 == tmp_7_fu_1008_p2) & (1'd1 == empty_n_27_fu_1014_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd1) & (1'd0 == empty_n_21_fu_1132_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd1 == tmp_1_reg_1261) & (1'd0 == empty_n_22_fu_1111_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd1 == tmp_2_reg_1265) & (1'd0 == empty_n_23_reg_1269)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd1 == tmp_3_fu_990_p2) & (1'd0 == empty_n_24_fu_1077_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd1 == tmp_5_fu_996_p2) & (1'd0 == empty_n_25_fu_1056_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd1 == tmp_6_fu_1002_p2) & (1'd0 == empty_n_26_fu_1035_p1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd0 == tmp_6_fu_1002_p2) & (1'd0 == tmp_7_fu_1008_p2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd0 == tmp_6_fu_1002_p2) & (1'd1 == tmp_7_fu_1008_p2) & (1'd0 == empty_n_27_fu_1014_p1)))) begin
        device_pcie_write_req_lefting_num_8_phi_fu_782_p30 = device_pcie_write_req_lefting_num_4_reg_701;
    end else begin
        device_pcie_write_req_lefting_num_8_phi_fu_782_p30 = ap_phi_precharge_reg_pp0_iter1_device_pcie_write_req_lefting_num_8_reg_778;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        device_pcie_write_req_lefting_num_phi_fu_661_p4 = device_pcie_write_req_lefting_num_8_phi_fu_782_p30;
    end else begin
        device_pcie_write_req_lefting_num_phi_fu_661_p4 = device_pcie_write_req_lefting_num_reg_657;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (host_data_pcie_write_req_apply_V_num_empty_n & host_data_pcie_write_req_apply_V_addr_empty_n)))) begin
        host_data_pcie_write_req_apply_V_num0_update = 1'b1;
    end else begin
        host_data_pcie_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd1) & (1'b1 == (host_data_pcie_write_req_data_V_last_empty_n & host_data_pcie_write_req_data_V_data_V_empty_n)))) begin
        host_data_pcie_write_req_data_V_last0_update = 1'b1;
    end else begin
        host_data_pcie_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_829_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (host_fin_pcie_write_req_apply_V_num_empty_n & host_fin_pcie_write_req_apply_V_addr_empty_n)))) begin
        host_fin_pcie_write_req_apply_V_num0_update = 1'b1;
    end else begin
        host_fin_pcie_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_s_reg_1257 == 1'd0) & (1'd1 == tmp_1_reg_1261) & (1'b1 == (host_fin_pcie_write_req_data_V_last_empty_n & host_fin_pcie_write_req_data_V_data_V_empty_n)))) begin
        host_fin_pcie_write_req_data_V_last0_update = 1'b1;
    end else begin
        host_fin_pcie_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd1 == empty_n_14_reg_1159)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd1 == empty_n_15_reg_1173)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd1 == empty_n_16_reg_1187)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd0 == empty_n_16_reg_1187) & (1'd1 == empty_n_17_reg_1201)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd0 == empty_n_16_reg_1187) & (1'd0 == empty_n_17_reg_1201) & (1'd1 == empty_n_18_reg_1215)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd0 == empty_n_16_reg_1187) & (1'd0 == empty_n_17_reg_1201) & (1'd0 == empty_n_18_reg_1215) & (1'd1 == empty_n_19_reg_1229)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd0 == empty_n_16_reg_1187) & (1'd0 == empty_n_17_reg_1201) & (1'd0 == empty_n_18_reg_1215) & (1'd0 == empty_n_19_reg_1229) & (1'd1 == empty_n_20_reg_1243)))) begin
        pcie_write_req_apply_V_addr_blk_n = pcie_write_req_apply_V_addr_full_n;
    end else begin
        pcie_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_condition_835 == 1'b1)) begin
        if ((1'b1 == ap_predicate_op144_write_state3)) begin
            pcie_write_req_apply_V_addr_din = tmp_addr_reg_1168;
        end else if ((1'b1 == ap_predicate_op143_write_state3)) begin
            pcie_write_req_apply_V_addr_din = tmp_addr_2_reg_1182;
        end else if ((1'b1 == ap_predicate_op142_write_state3)) begin
            pcie_write_req_apply_V_addr_din = tmp_addr_4_reg_1196;
        end else if ((1'b1 == ap_predicate_op141_write_state3)) begin
            pcie_write_req_apply_V_addr_din = req_apply_addr_fu_984_p2;
        end else if ((1'b1 == ap_predicate_op139_write_state3)) begin
            pcie_write_req_apply_V_addr_din = req_apply_addr_1_fu_978_p2;
        end else if ((1'b1 == ap_predicate_op137_write_state3)) begin
            pcie_write_req_apply_V_addr_din = req_apply_addr_2_fu_972_p2;
        end else if ((1'b1 == ap_predicate_op135_write_state3)) begin
            pcie_write_req_apply_V_addr_din = req_apply_addr_3_fu_966_p2;
        end else begin
            pcie_write_req_apply_V_addr_din = 'bx;
        end
    end else begin
        pcie_write_req_apply_V_addr_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op135_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op137_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op139_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op141_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op142_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op143_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op144_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)))) begin
        pcie_write_req_apply_V_num1_update = 1'b1;
    end else begin
        pcie_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd1 == empty_n_14_reg_1159)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd1 == empty_n_15_reg_1173)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd1 == empty_n_16_reg_1187)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd0 == empty_n_16_reg_1187) & (1'd1 == empty_n_17_reg_1201)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd0 == empty_n_16_reg_1187) & (1'd0 == empty_n_17_reg_1201) & (1'd1 == empty_n_18_reg_1215)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd0 == empty_n_16_reg_1187) & (1'd0 == empty_n_17_reg_1201) & (1'd0 == empty_n_18_reg_1215) & (1'd1 == empty_n_19_reg_1229)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd0 == empty_n_16_reg_1187) & (1'd0 == empty_n_17_reg_1201) & (1'd0 == empty_n_18_reg_1215) & (1'd0 == empty_n_19_reg_1229) & (1'd1 == empty_n_20_reg_1243)))) begin
        pcie_write_req_apply_V_num_blk_n = pcie_write_req_apply_V_num_full_n;
    end else begin
        pcie_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_condition_835 == 1'b1)) begin
        if ((1'b1 == ap_predicate_op144_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_reg_1163;
        end else if ((1'b1 == ap_predicate_op143_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_2_reg_1177;
        end else if ((1'b1 == ap_predicate_op142_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_4_reg_1191;
        end else if ((1'b1 == ap_predicate_op141_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_6_reg_1205;
        end else if ((1'b1 == ap_predicate_op139_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_8_reg_1219;
        end else if ((1'b1 == ap_predicate_op137_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_10_reg_1233;
        end else if ((1'b1 == ap_predicate_op135_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_12_reg_1247;
        end else begin
            pcie_write_req_apply_V_num_din = 'bx;
        end
    end else begin
        pcie_write_req_apply_V_num_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd1) & (1'd1 == empty_n_21_reg_1384)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd1 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd1 == empty_n_22_reg_1370)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd1 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd1 == ap_reg_pp0_iter1_empty_n_23_reg_1269)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd0 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd1 == tmp_3_reg_1293) & (1'd1 == empty_n_24_reg_1351)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd0 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd0 == tmp_3_reg_1293) & (1'd1 == tmp_5_reg_1297) & (1'd1 == empty_n_25_reg_1337)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd0 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd0 == tmp_3_reg_1293) & (1'd0 == tmp_5_reg_1297) & (1'd1 == tmp_6_reg_1301) & (1'd1 == empty_n_26_reg_1323)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd0 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd0 == tmp_3_reg_1293) & (1'd0 == tmp_5_reg_1297) & (1'd0 == tmp_6_reg_1301) & (1'd1 == tmp_7_reg_1305) & (1'd1 == empty_n_27_reg_1309)))) begin
        pcie_write_req_data_V_data_V_blk_n = pcie_write_req_data_V_data_V_full_n;
    end else begin
        pcie_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
        if ((1'b1 == ap_predicate_op210_write_state4)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_reg_1393;
        end else if ((1'b1 == ap_predicate_op209_write_state4)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_2_reg_1379;
        end else if ((1'b1 == ap_predicate_op208_write_state4)) begin
            pcie_write_req_data_V_data_V_din = ap_reg_pp0_iter1_tmp_data_V_4_reg_1278;
        end else if ((1'b1 == ap_predicate_op207_write_state4)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_6_reg_1360;
        end else if ((1'b1 == ap_predicate_op206_write_state4)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_8_reg_1346;
        end else if ((1'b1 == ap_predicate_op205_write_state4)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_10_reg_1332;
        end else if ((1'b1 == ap_predicate_op204_write_state4)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_12_reg_1318;
        end else begin
            pcie_write_req_data_V_data_V_din = 'bx;
        end
    end else begin
        pcie_write_req_data_V_data_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op204_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op205_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op206_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op207_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op208_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op209_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op210_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)))) begin
        pcie_write_req_data_V_last1_update = 1'b1;
    end else begin
        pcie_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd1) & (1'd1 == empty_n_21_reg_1384)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd1 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd1 == empty_n_22_reg_1370)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd1 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd1 == ap_reg_pp0_iter1_empty_n_23_reg_1269)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd0 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd1 == tmp_3_reg_1293) & (1'd1 == empty_n_24_reg_1351)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd0 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd0 == tmp_3_reg_1293) & (1'd1 == tmp_5_reg_1297) & (1'd1 == empty_n_25_reg_1337)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd0 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd0 == tmp_3_reg_1293) & (1'd0 == tmp_5_reg_1297) & (1'd1 == tmp_6_reg_1301) & (1'd1 == empty_n_26_reg_1323)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd0 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd0 == tmp_3_reg_1293) & (1'd0 == tmp_5_reg_1297) & (1'd0 == tmp_6_reg_1301) & (1'd1 == tmp_7_reg_1305) & (1'd1 == empty_n_27_reg_1309)))) begin
        pcie_write_req_data_V_last_blk_n = pcie_write_req_data_V_last_full_n;
    end else begin
        pcie_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
        if ((1'b1 == ap_predicate_op210_write_state4)) begin
            pcie_write_req_data_V_last_din = tmp_last_reg_1388;
        end else if ((1'b1 == ap_predicate_op209_write_state4)) begin
            pcie_write_req_data_V_last_din = tmp_last_2_reg_1374;
        end else if ((1'b1 == ap_predicate_op208_write_state4)) begin
            pcie_write_req_data_V_last_din = tmp_last_4_reg_1365;
        end else if ((1'b1 == ap_predicate_op207_write_state4)) begin
            pcie_write_req_data_V_last_din = tmp_last_6_reg_1355;
        end else if ((1'b1 == ap_predicate_op206_write_state4)) begin
            pcie_write_req_data_V_last_din = tmp_last_8_reg_1341;
        end else if ((1'b1 == ap_predicate_op205_write_state4)) begin
            pcie_write_req_data_V_last_din = tmp_last_10_reg_1327;
        end else if ((1'b1 == ap_predicate_op204_write_state4)) begin
            pcie_write_req_data_V_last_din = tmp_last_12_reg_1313;
        end else begin
            pcie_write_req_data_V_last_din = 'bx;
        end
    end else begin
        pcie_write_req_data_V_last_din = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_564 == 1'b1)) begin
        if ((ap_condition_606 == 1'b1)) begin
            state_8_phi_fu_671_p18 = 8'd0;
        end else if ((1'd0 == tmp_fu_829_p2)) begin
            state_8_phi_fu_671_p18 = state_phi_fu_650_p4;
        end else if ((ap_condition_593 == 1'b1)) begin
            state_8_phi_fu_671_p18 = 8'd7;
        end else if ((ap_condition_588 == 1'b1)) begin
            state_8_phi_fu_671_p18 = 8'd6;
        end else if ((ap_condition_583 == 1'b1)) begin
            state_8_phi_fu_671_p18 = 8'd5;
        end else if ((ap_condition_578 == 1'b1)) begin
            state_8_phi_fu_671_p18 = 8'd4;
        end else if ((ap_condition_573 == 1'b1)) begin
            state_8_phi_fu_671_p18 = 8'd3;
        end else if ((ap_condition_568 == 1'b1)) begin
            state_8_phi_fu_671_p18 = 8'd1;
        end else if (((1'd1 == tmp_fu_829_p2) & (1'd1 == empty_n_14_fu_835_p1))) begin
            state_8_phi_fu_671_p18 = 8'd2;
        end else begin
            state_8_phi_fu_671_p18 = ap_phi_precharge_reg_pp0_iter0_state_8_reg_668;
        end
    end else begin
        state_8_phi_fu_671_p18 = ap_phi_precharge_reg_pp0_iter0_state_8_reg_668;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        state_phi_fu_650_p4 = state_s_phi_fu_737_p30;
    end else begin
        state_phi_fu_650_p4 = state_reg_646;
    end
end

always @ (*) begin
    if ((ap_condition_239 == 1'b1)) begin
        if ((ap_condition_715 == 1'b1)) begin
            state_s_phi_fu_737_p30 = 8'd7;
        end else if ((ap_condition_705 == 1'b1)) begin
            state_s_phi_fu_737_p30 = state_8_reg_668;
        end else if ((ap_condition_696 == 1'b1)) begin
            state_s_phi_fu_737_p30 = 8'd6;
        end else if ((ap_condition_687 == 1'b1)) begin
            state_s_phi_fu_737_p30 = 8'd5;
        end else if ((ap_condition_679 == 1'b1)) begin
            state_s_phi_fu_737_p30 = 8'd4;
        end else if ((ap_condition_672 == 1'b1)) begin
            state_s_phi_fu_737_p30 = 8'd3;
        end else if ((ap_condition_666 == 1'b1)) begin
            state_s_phi_fu_737_p30 = 8'd2;
        end else if (((tmp_s_reg_1257 == 1'd1) & (1'd0 == empty_n_21_fu_1132_p1))) begin
            state_s_phi_fu_737_p30 = 8'd1;
        end else if ((ap_condition_657 == 1'b1)) begin
            state_s_phi_fu_737_p30 = p_state_5_cast_cast_fu_1026_p3;
        end else if ((ap_condition_652 == 1'b1)) begin
            state_s_phi_fu_737_p30 = p_state_4_cast_cast_fu_1047_p3;
        end else if ((ap_condition_647 == 1'b1)) begin
            state_s_phi_fu_737_p30 = p_state_3_cast_cast_fu_1068_p3;
        end else if ((ap_condition_642 == 1'b1)) begin
            state_s_phi_fu_737_p30 = p_state_2_cast_cast_fu_1089_p3;
        end else if ((ap_condition_526 == 1'b1)) begin
            state_s_phi_fu_737_p30 = p_state_1_cast_cast_fu_1102_p3;
        end else if ((ap_condition_634 == 1'b1)) begin
            state_s_phi_fu_737_p30 = p_state_cast_cast_fu_1123_p3;
        end else if (((tmp_s_reg_1257 == 1'd1) & (1'd1 == empty_n_21_fu_1132_p1))) begin
            state_s_phi_fu_737_p30 = p_state_8_cast_fu_1150_p1;
        end else begin
            state_s_phi_fu_737_p30 = ap_phi_precharge_reg_pp0_iter1_state_s_reg_733;
        end
    end else begin
        state_s_phi_fu_737_p30 = ap_phi_precharge_reg_pp0_iter1_state_s_reg_733;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'b1 == ap_enable_reg_pp0_iter1) & (((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op135_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op137_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op139_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op141_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op142_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op143_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op144_write_state3)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op204_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op205_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op206_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op207_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op208_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op209_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op210_write_state4)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_enable_reg_pp0_iter1) & (((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op135_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op137_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op139_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op141_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op142_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op143_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op144_write_state3)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op204_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op205_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op206_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op207_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op208_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op209_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op210_write_state4)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_enable_reg_pp0_iter1) & (((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op135_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op137_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op139_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op141_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op142_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op143_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op144_write_state3)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op204_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op205_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op206_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op207_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op208_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op209_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op210_write_state4)))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op135_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op137_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op139_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op141_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op142_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op143_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op144_write_state3)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op204_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op205_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op206_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op207_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op208_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op209_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op210_write_state4)));
end

always @ (*) begin
    ap_condition_239 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_condition_526 = ((tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd1 == tmp_2_reg_1265) & (1'd1 == empty_n_23_reg_1269));
end

always @ (*) begin
    ap_condition_559 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_564 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_568 = ((1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd1 == empty_n_15_fu_847_p1));
end

always @ (*) begin
    ap_condition_573 = ((1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd1 == empty_n_16_fu_859_p1));
end

always @ (*) begin
    ap_condition_578 = ((1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd1 == empty_n_17_fu_871_p1));
end

always @ (*) begin
    ap_condition_583 = ((1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd1 == empty_n_18_fu_883_p1));
end

always @ (*) begin
    ap_condition_588 = ((1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1) & (1'd1 == empty_n_19_fu_895_p1));
end

always @ (*) begin
    ap_condition_593 = ((1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1) & (1'd0 == empty_n_19_fu_895_p1) & (1'd1 == empty_n_20_fu_907_p1));
end

always @ (*) begin
    ap_condition_606 = ((1'd1 == tmp_fu_829_p2) & (1'd0 == empty_n_14_fu_835_p1) & (1'd0 == empty_n_15_fu_847_p1) & (1'd0 == empty_n_16_fu_859_p1) & (1'd0 == empty_n_17_fu_871_p1) & (1'd0 == empty_n_18_fu_883_p1) & (1'd0 == empty_n_19_fu_895_p1) & (1'd0 == empty_n_20_fu_907_p1));
end

always @ (*) begin
    ap_condition_634 = ((tmp_s_reg_1257 == 1'd0) & (1'd1 == tmp_1_reg_1261) & (1'd1 == empty_n_22_fu_1111_p1));
end

always @ (*) begin
    ap_condition_642 = ((tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd1 == tmp_3_fu_990_p2) & (1'd1 == empty_n_24_fu_1077_p1));
end

always @ (*) begin
    ap_condition_647 = ((tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd1 == tmp_5_fu_996_p2) & (1'd1 == empty_n_25_fu_1056_p1));
end

always @ (*) begin
    ap_condition_652 = ((tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd1 == tmp_6_fu_1002_p2) & (1'd1 == empty_n_26_fu_1035_p1));
end

always @ (*) begin
    ap_condition_657 = ((tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd0 == tmp_6_fu_1002_p2) & (1'd1 == tmp_7_fu_1008_p2) & (1'd1 == empty_n_27_fu_1014_p1));
end

always @ (*) begin
    ap_condition_666 = ((tmp_s_reg_1257 == 1'd0) & (1'd1 == tmp_1_reg_1261) & (1'd0 == empty_n_22_fu_1111_p1));
end

always @ (*) begin
    ap_condition_672 = ((tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd1 == tmp_2_reg_1265) & (1'd0 == empty_n_23_reg_1269));
end

always @ (*) begin
    ap_condition_679 = ((tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd1 == tmp_3_fu_990_p2) & (1'd0 == empty_n_24_fu_1077_p1));
end

always @ (*) begin
    ap_condition_687 = ((tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd1 == tmp_5_fu_996_p2) & (1'd0 == empty_n_25_fu_1056_p1));
end

always @ (*) begin
    ap_condition_696 = ((tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd1 == tmp_6_fu_1002_p2) & (1'd0 == empty_n_26_fu_1035_p1));
end

always @ (*) begin
    ap_condition_705 = ((tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd0 == tmp_6_fu_1002_p2) & (1'd0 == tmp_7_fu_1008_p2));
end

always @ (*) begin
    ap_condition_715 = ((tmp_s_reg_1257 == 1'd0) & (1'd0 == tmp_1_reg_1261) & (1'd0 == tmp_2_reg_1265) & (1'd0 == tmp_3_fu_990_p2) & (1'd0 == tmp_5_fu_996_p2) & (1'd0 == tmp_6_fu_1002_p2) & (1'd1 == tmp_7_fu_1008_p2) & (1'd0 == empty_n_27_fu_1014_p1));
end

always @ (*) begin
    ap_condition_835 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_01001 == 1'b0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter0_device_pcie_write_req_lefting_num_4_reg_701 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_state_8_reg_668 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_device_pcie_write_req_lefting_num_8_reg_778 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_state_s_reg_733 = 'bx;

always @ (*) begin
    ap_predicate_op135_write_state3 = ((1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd0 == empty_n_16_reg_1187) & (1'd0 == empty_n_17_reg_1201) & (1'd0 == empty_n_18_reg_1215) & (1'd0 == empty_n_19_reg_1229) & (1'd1 == empty_n_20_reg_1243));
end

always @ (*) begin
    ap_predicate_op137_write_state3 = ((1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd0 == empty_n_16_reg_1187) & (1'd0 == empty_n_17_reg_1201) & (1'd0 == empty_n_18_reg_1215) & (1'd1 == empty_n_19_reg_1229));
end

always @ (*) begin
    ap_predicate_op139_write_state3 = ((1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd0 == empty_n_16_reg_1187) & (1'd0 == empty_n_17_reg_1201) & (1'd1 == empty_n_18_reg_1215));
end

always @ (*) begin
    ap_predicate_op141_write_state3 = ((1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd0 == empty_n_16_reg_1187) & (1'd1 == empty_n_17_reg_1201));
end

always @ (*) begin
    ap_predicate_op142_write_state3 = ((1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd0 == empty_n_15_reg_1173) & (1'd1 == empty_n_16_reg_1187));
end

always @ (*) begin
    ap_predicate_op143_write_state3 = ((1'd1 == tmp_reg_1155) & (1'd0 == empty_n_14_reg_1159) & (1'd1 == empty_n_15_reg_1173));
end

always @ (*) begin
    ap_predicate_op144_write_state3 = ((1'd1 == tmp_reg_1155) & (1'd1 == empty_n_14_reg_1159));
end

always @ (*) begin
    ap_predicate_op204_write_state4 = ((ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd0 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd0 == tmp_3_reg_1293) & (1'd0 == tmp_5_reg_1297) & (1'd0 == tmp_6_reg_1301) & (1'd1 == tmp_7_reg_1305) & (1'd1 == empty_n_27_reg_1309));
end

always @ (*) begin
    ap_predicate_op205_write_state4 = ((ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd0 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd0 == tmp_3_reg_1293) & (1'd0 == tmp_5_reg_1297) & (1'd1 == tmp_6_reg_1301) & (1'd1 == empty_n_26_reg_1323));
end

always @ (*) begin
    ap_predicate_op206_write_state4 = ((ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd0 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd0 == tmp_3_reg_1293) & (1'd1 == tmp_5_reg_1297) & (1'd1 == empty_n_25_reg_1337));
end

always @ (*) begin
    ap_predicate_op207_write_state4 = ((ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd0 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd1 == tmp_3_reg_1293) & (1'd1 == empty_n_24_reg_1351));
end

always @ (*) begin
    ap_predicate_op208_write_state4 = ((ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd1 == ap_reg_pp0_iter1_tmp_2_reg_1265) & (1'd1 == ap_reg_pp0_iter1_empty_n_23_reg_1269));
end

always @ (*) begin
    ap_predicate_op209_write_state4 = ((ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd0) & (1'd1 == ap_reg_pp0_iter1_tmp_1_reg_1261) & (1'd1 == empty_n_22_reg_1370));
end

always @ (*) begin
    ap_predicate_op210_write_state4 = ((ap_reg_pp0_iter1_tmp_s_reg_1257 == 1'd1) & (1'd1 == empty_n_21_reg_1384));
end

assign ap_ready = 1'b0;

assign cosim_dramA_write_req_apply_V_addr_read = cosim_dramA_write_req_apply_V_num0_update;

assign cosim_dramA_write_req_apply_V_num_read = cosim_dramA_write_req_apply_V_num0_update;

assign cosim_dramA_write_req_data_V_data_V_read = cosim_dramA_write_req_data_V_last0_update;

assign cosim_dramA_write_req_data_V_last_read = cosim_dramA_write_req_data_V_last0_update;

assign cosim_dramB_write_req_apply_V_addr_read = cosim_dramB_write_req_apply_V_num0_update;

assign cosim_dramB_write_req_apply_V_num_read = cosim_dramB_write_req_apply_V_num0_update;

assign cosim_dramB_write_req_data_V_data_V_read = cosim_dramB_write_req_data_V_last0_update;

assign cosim_dramB_write_req_data_V_last_read = cosim_dramB_write_req_data_V_last0_update;

assign cosim_dramC_write_req_apply_V_addr_read = cosim_dramC_write_req_apply_V_num0_update;

assign cosim_dramC_write_req_apply_V_num_read = cosim_dramC_write_req_apply_V_num0_update;

assign cosim_dramC_write_req_data_V_data_V_read = cosim_dramC_write_req_data_V_last0_update;

assign cosim_dramC_write_req_data_V_last_read = cosim_dramC_write_req_data_V_last0_update;

assign cosim_dramD_write_req_apply_V_addr_read = cosim_dramD_write_req_apply_V_num0_update;

assign cosim_dramD_write_req_apply_V_num_read = cosim_dramD_write_req_apply_V_num0_update;

assign cosim_dramD_write_req_data_V_data_V_read = cosim_dramD_write_req_data_V_last0_update;

assign cosim_dramD_write_req_data_V_last_read = cosim_dramD_write_req_data_V_last0_update;

assign device_pcie_write_req_apply_V_addr_read = device_pcie_write_req_apply_V_num0_update;

assign device_pcie_write_req_apply_V_num_read = device_pcie_write_req_apply_V_num0_update;

assign device_pcie_write_req_data_V_data_V_read = device_pcie_write_req_data_V_last0_update;

assign device_pcie_write_req_data_V_last_read = device_pcie_write_req_data_V_last0_update;

assign device_pcie_write_req_lefting_num_1_fu_919_p1 = device_pcie_write_req_apply_V_num_dout;

assign device_pcie_write_req_lefting_num_2_fu_954_p2 = ($signed(device_pcie_write_req_lefting_num_4_phi_fu_704_p18) + $signed(32'd4294967295));

assign empty_n_10_nbread_fu_612_p3_0 = (cosim_dramA_write_req_data_V_last_empty_n & cosim_dramA_write_req_data_V_data_V_empty_n);

assign empty_n_11_nbread_fu_604_p3_0 = (cosim_dramB_write_req_data_V_last_empty_n & cosim_dramB_write_req_data_V_data_V_empty_n);

assign empty_n_12_nbread_fu_596_p3_0 = (cosim_dramC_write_req_data_V_last_empty_n & cosim_dramC_write_req_data_V_data_V_empty_n);

assign empty_n_13_nbread_fu_588_p3_0 = (cosim_dramD_write_req_data_V_last_empty_n & cosim_dramD_write_req_data_V_data_V_empty_n);

assign empty_n_14_fu_835_p1 = empty_n_nbread_fu_514_p3_0;

assign empty_n_15_fu_847_p1 = empty_n_1_nbread_fu_522_p3_0;

assign empty_n_16_fu_859_p1 = empty_n_2_nbread_fu_530_p3_0;

assign empty_n_17_fu_871_p1 = empty_n_3_nbread_fu_538_p3_0;

assign empty_n_18_fu_883_p1 = empty_n_4_nbread_fu_546_p3_0;

assign empty_n_19_fu_895_p1 = empty_n_5_nbread_fu_554_p3_0;

assign empty_n_1_nbread_fu_522_p3_0 = (host_data_pcie_write_req_apply_V_num_empty_n & host_data_pcie_write_req_apply_V_addr_empty_n);

assign empty_n_20_fu_907_p1 = empty_n_6_nbread_fu_562_p3_0;

assign empty_n_21_fu_1132_p1 = empty_n_7_nbread_fu_628_p3_0;

assign empty_n_22_fu_1111_p1 = empty_n_8_nbread_fu_620_p3_0;

assign empty_n_23_fu_942_p1 = empty_n_9_nbread_fu_570_p3_0;

assign empty_n_24_fu_1077_p1 = empty_n_10_nbread_fu_612_p3_0;

assign empty_n_25_fu_1056_p1 = empty_n_11_nbread_fu_604_p3_0;

assign empty_n_26_fu_1035_p1 = empty_n_12_nbread_fu_596_p3_0;

assign empty_n_27_fu_1014_p1 = empty_n_13_nbread_fu_588_p3_0;

assign empty_n_2_nbread_fu_530_p3_0 = (device_pcie_write_req_apply_V_num_empty_n & device_pcie_write_req_apply_V_addr_empty_n);

assign empty_n_3_nbread_fu_538_p3_0 = (cosim_dramA_write_req_apply_V_num_empty_n & cosim_dramA_write_req_apply_V_addr_empty_n);

assign empty_n_4_nbread_fu_546_p3_0 = (cosim_dramB_write_req_apply_V_num_empty_n & cosim_dramB_write_req_apply_V_addr_empty_n);

assign empty_n_5_nbread_fu_554_p3_0 = (cosim_dramC_write_req_apply_V_num_empty_n & cosim_dramC_write_req_apply_V_addr_empty_n);

assign empty_n_6_nbread_fu_562_p3_0 = (cosim_dramD_write_req_apply_V_num_empty_n & cosim_dramD_write_req_apply_V_addr_empty_n);

assign empty_n_7_nbread_fu_628_p3_0 = (host_data_pcie_write_req_data_V_last_empty_n & host_data_pcie_write_req_data_V_data_V_empty_n);

assign empty_n_8_nbread_fu_620_p3_0 = (host_fin_pcie_write_req_data_V_last_empty_n & host_fin_pcie_write_req_data_V_data_V_empty_n);

assign empty_n_9_nbread_fu_570_p3_0 = (device_pcie_write_req_data_V_last_empty_n & device_pcie_write_req_data_V_data_V_empty_n);

assign empty_n_nbread_fu_514_p3_0 = (host_fin_pcie_write_req_apply_V_num_empty_n & host_fin_pcie_write_req_apply_V_addr_empty_n);

assign host_data_pcie_write_req_apply_V_addr_read = host_data_pcie_write_req_apply_V_num0_update;

assign host_data_pcie_write_req_apply_V_num_read = host_data_pcie_write_req_apply_V_num0_update;

assign host_data_pcie_write_req_data_V_data_V_read = host_data_pcie_write_req_data_V_last0_update;

assign host_data_pcie_write_req_data_V_last_read = host_data_pcie_write_req_data_V_last0_update;

assign host_fin_pcie_write_req_apply_V_addr_read = host_fin_pcie_write_req_apply_V_num0_update;

assign host_fin_pcie_write_req_apply_V_num_read = host_fin_pcie_write_req_apply_V_num0_update;

assign host_fin_pcie_write_req_data_V_data_V_read = host_fin_pcie_write_req_data_V_last0_update;

assign host_fin_pcie_write_req_data_V_last_read = host_fin_pcie_write_req_data_V_last0_update;

assign not_write_data_last_7_fu_1144_p0 = host_data_pcie_write_req_data_V_last_dout;

assign not_write_data_last_7_fu_1144_p2 = (not_write_data_last_7_fu_1144_p0 ^ 1'd1);

assign p_state_1_cast_cast_fu_1102_p3 = ((tmp_last_4_fu_1098_p2[0:0] === 1'b1) ? 8'd0 : 8'd3);

assign p_state_2_cast_cast_fu_1089_p0 = cosim_dramA_write_req_data_V_last_dout;

assign p_state_2_cast_cast_fu_1089_p3 = ((p_state_2_cast_cast_fu_1089_p0[0:0] === 1'b1) ? 8'd0 : 8'd4);

assign p_state_3_cast_cast_fu_1068_p0 = cosim_dramB_write_req_data_V_last_dout;

assign p_state_3_cast_cast_fu_1068_p3 = ((p_state_3_cast_cast_fu_1068_p0[0:0] === 1'b1) ? 8'd0 : 8'd5);

assign p_state_4_cast_cast_fu_1047_p0 = cosim_dramC_write_req_data_V_last_dout;

assign p_state_4_cast_cast_fu_1047_p3 = ((p_state_4_cast_cast_fu_1047_p0[0:0] === 1'b1) ? 8'd0 : 8'd6);

assign p_state_5_cast_cast_fu_1026_p0 = cosim_dramD_write_req_data_V_last_dout;

assign p_state_5_cast_cast_fu_1026_p3 = ((p_state_5_cast_cast_fu_1026_p0[0:0] === 1'b1) ? 8'd0 : 8'd7);

assign p_state_8_cast_fu_1150_p1 = not_write_data_last_7_fu_1144_p2;

assign p_state_cast_cast_fu_1123_p0 = host_fin_pcie_write_req_data_V_last_dout;

assign p_state_cast_cast_fu_1123_p3 = ((p_state_cast_cast_fu_1123_p0[0:0] === 1'b1) ? 8'd0 : 8'd2);

assign pcie_write_req_apply_V_addr_write = pcie_write_req_apply_V_num1_update;

assign pcie_write_req_apply_V_num1_status = (pcie_write_req_apply_V_num_full_n & pcie_write_req_apply_V_addr_full_n);

assign pcie_write_req_apply_V_num_write = pcie_write_req_apply_V_num1_update;

assign pcie_write_req_data_V_data_V_write = pcie_write_req_data_V_last1_update;

assign pcie_write_req_data_V_last1_status = (pcie_write_req_data_V_last_full_n & pcie_write_req_data_V_data_V_full_n);

assign pcie_write_req_data_V_last_write = pcie_write_req_data_V_last1_update;

assign req_apply_addr_1_fu_978_p2 = (tmp_addr_14_reg_1224 + 64'd34359738368);

assign req_apply_addr_2_fu_972_p2 = (tmp_addr_15_reg_1238 + 64'd51539607552);

assign req_apply_addr_3_fu_966_p2 = (tmp_addr_16_reg_1252 + 64'd68719476736);

assign req_apply_addr_fu_984_p2 = (tmp_addr_13_reg_1210 + 64'd17179869184);

assign tmp_1_fu_930_p2 = ((state_8_phi_fu_671_p18 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_2_fu_936_p2 = ((state_8_phi_fu_671_p18 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_3_fu_990_p2 = ((state_8_reg_668 == 8'd4) ? 1'b1 : 1'b0);

assign tmp_4_fu_960_p2 = ((device_pcie_write_req_lefting_num_2_fu_954_p2 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_996_p2 = ((state_8_reg_668 == 8'd5) ? 1'b1 : 1'b0);

assign tmp_6_fu_1002_p2 = ((state_8_reg_668 == 8'd6) ? 1'b1 : 1'b0);

assign tmp_7_fu_1008_p2 = ((state_8_reg_668 == 8'd7) ? 1'b1 : 1'b0);

assign tmp_fu_829_p2 = ((state_phi_fu_650_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_last_4_fu_1098_p2 = (tmp_last_13_reg_1273 | tmp_4_reg_1288);

assign tmp_s_fu_924_p2 = ((state_8_phi_fu_671_p18 == 8'd1) ? 1'b1 : 1'b0);

endmodule //pcie_write_multiplexer
