(edif ArmRegisterBitAdder
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 12 27 16 25 59)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure ArmRegisterBitAdder.ngc ArmRegisterBitAdder.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library ArmRegisterBitAdder_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell (rename full_adder_NO9_full_adder_3 "full_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port Cin
              (direction INPUT)
            )
            (port B
              (direction INPUT)
            )
            (port C
              (direction OUTPUT)
            )
            (port RBA_REGLIST_11_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_10_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_9_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_8_IBUF
              (direction INPUT)
            )
            (port S
              (direction OUTPUT)
            )
          )
          (contents
            (instance C1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8E") (owner "Xilinx"))
            )
            (instance (rename Mxor_S_xo_0_21 "Mxor_S_xo<0>21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFF") (owner "Xilinx"))
            )
            (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "69") (owner "Xilinx"))
            )
            (net B
              (joined
                (portRef B)
                (portRef I1 (instanceRef C1))
                (portRef I0 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net C
              (joined
                (portRef C)
                (portRef O (instanceRef C1))
              )
            )
            (net Cin
              (joined
                (portRef Cin)
                (portRef I0 (instanceRef C1))
                (portRef I1 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net N19
              (joined
                (portRef I2 (instanceRef C1))
                (portRef I2 (instanceRef Mxor_S_xo_0_1))
                (portRef O (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_10_IBUF
              (joined
                (portRef RBA_REGLIST_10_IBUF)
                (portRef I1 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_11_IBUF
              (joined
                (portRef RBA_REGLIST_11_IBUF)
                (portRef I0 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_8_IBUF
              (joined
                (portRef RBA_REGLIST_8_IBUF)
                (portRef I3 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_9_IBUF
              (joined
                (portRef RBA_REGLIST_9_IBUF)
                (portRef I2 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net S
              (joined
                (portRef S)
                (portRef O (instanceRef Mxor_S_xo_0_1))
              )
            )
          )
      )
    )
    (cell (rename full_adder_NO8_full_adder_2 "full_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port B
              (direction INPUT)
            )
            (port (rename three_bit_adder_vector_10__ "three_bit_adder_vector<10>")
              (direction INPUT)
            )
            (port A
              (direction INPUT)
            )
            (port N15
              (direction INPUT)
            )
            (port S
              (direction OUTPUT)
            )
            (port C
              (direction OUTPUT)
            )
          )
          (contents
            (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "963C") (owner "Xilinx"))
            )
            (instance C1
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA80") (owner "Xilinx"))
            )
            (net A
              (joined
                (portRef A)
                (portRef I2 (instanceRef Mxor_S_xo_0_1))
                (portRef I3 (instanceRef C1))
              )
            )
            (net B
              (joined
                (portRef B)
                (portRef I0 (instanceRef Mxor_S_xo_0_1))
                (portRef I2 (instanceRef C1))
              )
            )
            (net C
              (joined
                (portRef C)
                (portRef O (instanceRef C1))
              )
            )
            (net N15
              (joined
                (portRef N15)
                (portRef I3 (instanceRef Mxor_S_xo_0_1))
                (portRef I1 (instanceRef C1))
              )
            )
            (net S
              (joined
                (portRef S)
                (portRef O (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net (rename three_bit_adder_vector_10__ "three_bit_adder_vector<10>")
              (joined
                (portRef three_bit_adder_vector_10__)
                (portRef I1 (instanceRef Mxor_S_xo_0_1))
                (portRef I0 (instanceRef C1))
              )
            )
          )
      )
    )
    (cell (rename full_adder_NO7_full_adder_1 "full_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port N15
              (direction OUTPUT)
            )
            (port B
              (direction INPUT)
            )
            (port S
              (direction OUTPUT)
            )
            (port RBA_REGLIST_8_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_9_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_10_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_11_IBUF
              (direction INPUT)
            )
          )
          (contents
            (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename Mxor_S_xo_0_21 "Mxor_S_xo<0>21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996") (owner "Xilinx"))
            )
            (net B
              (joined
                (portRef B)
                (portRef I1 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net N15
              (joined
                (portRef N15)
                (portRef O (instanceRef Mxor_S_xo_0_21))
                (portRef I0 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net RBA_REGLIST_10_IBUF
              (joined
                (portRef RBA_REGLIST_10_IBUF)
                (portRef I2 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_11_IBUF
              (joined
                (portRef RBA_REGLIST_11_IBUF)
                (portRef I3 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_8_IBUF
              (joined
                (portRef RBA_REGLIST_8_IBUF)
                (portRef I0 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_9_IBUF
              (joined
                (portRef RBA_REGLIST_9_IBUF)
                (portRef I1 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net S
              (joined
                (portRef S)
                (portRef O (instanceRef Mxor_S_xo_0_1))
              )
            )
          )
      )
    )
    (cell (rename three_bit_adder_NO1_generate_three_bit_adders_1__three_bit_adder "three_bit_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port N15
              (direction OUTPUT)
            )
            (port RBA_REGLIST_8_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_9_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_10_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_11_IBUF
              (direction INPUT)
            )
            (port C
              (direction OUTPUT)
            )
            (port (array (rename B "B<2:0>") 3)
              (direction INPUT))
            (port (array (rename S "S<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename A "A<1:1>") 1)
              (direction INPUT))
          )
          (contents
            (instance full_adder_1
              (viewRef view_1 (cellRef full_adder_NO7_full_adder_1 (libraryRef ArmRegisterBitAdder_lib)))
              (property NLW_UNIQUE_ID (integer 7) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 15) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "full_adder_NO7_full_adder_1") (owner "Xilinx"))
            )
            (instance full_adder_2
              (viewRef view_1 (cellRef full_adder_NO8_full_adder_2 (libraryRef ArmRegisterBitAdder_lib)))
              (property NLW_UNIQUE_ID (integer 8) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 16) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "full_adder_NO8_full_adder_2") (owner "Xilinx"))
            )
            (instance full_adder_3
              (viewRef view_1 (cellRef full_adder_NO9_full_adder_3 (libraryRef ArmRegisterBitAdder_lib)))
              (property NLW_UNIQUE_ID (integer 9) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 17) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "full_adder_NO9_full_adder_3") (owner "Xilinx"))
            )
            (net (rename A_1_ "A<1>")
              (joined
                (portRef (member A 0))
                (portRef A (instanceRef full_adder_2))
              )
            )
            (net (rename B_0_ "B<0>")
              (joined
                (portRef (member B 2))
                (portRef B (instanceRef full_adder_1))
                (portRef B (instanceRef full_adder_2))
              )
            )
            (net (rename B_1_ "B<1>")
              (joined
                (portRef (member B 1))
                (portRef three_bit_adder_vector_10__ (instanceRef full_adder_2))
              )
            )
            (net (rename B_2_ "B<2>")
              (joined
                (portRef (member B 0))
                (portRef B (instanceRef full_adder_3))
              )
            )
            (net C
              (joined
                (portRef C)
                (portRef C (instanceRef full_adder_3))
              )
            )
            (net N15
              (joined
                (portRef N15)
                (portRef N15 (instanceRef full_adder_1))
                (portRef N15 (instanceRef full_adder_2))
              )
            )
            (net RBA_REGLIST_10_IBUF
              (joined
                (portRef RBA_REGLIST_10_IBUF)
                (portRef RBA_REGLIST_10_IBUF (instanceRef full_adder_1))
                (portRef RBA_REGLIST_10_IBUF (instanceRef full_adder_3))
              )
            )
            (net RBA_REGLIST_11_IBUF
              (joined
                (portRef RBA_REGLIST_11_IBUF)
                (portRef RBA_REGLIST_11_IBUF (instanceRef full_adder_1))
                (portRef RBA_REGLIST_11_IBUF (instanceRef full_adder_3))
              )
            )
            (net RBA_REGLIST_8_IBUF
              (joined
                (portRef RBA_REGLIST_8_IBUF)
                (portRef RBA_REGLIST_8_IBUF (instanceRef full_adder_1))
                (portRef RBA_REGLIST_8_IBUF (instanceRef full_adder_3))
              )
            )
            (net RBA_REGLIST_9_IBUF
              (joined
                (portRef RBA_REGLIST_9_IBUF)
                (portRef RBA_REGLIST_9_IBUF (instanceRef full_adder_1))
                (portRef RBA_REGLIST_9_IBUF (instanceRef full_adder_3))
              )
            )
            (net (rename S_0_ "S<0>")
              (joined
                (portRef (member S 2))
                (portRef S (instanceRef full_adder_1))
              )
            )
            (net (rename S_1_ "S<1>")
              (joined
                (portRef (member S 1))
                (portRef S (instanceRef full_adder_2))
              )
            )
            (net (rename S_2_ "S<2>")
              (joined
                (portRef (member S 0))
                (portRef S (instanceRef full_adder_3))
              )
            )
            (net (rename cout_buffer_1_ "cout_buffer<1>")
              (joined
                (portRef Cin (instanceRef full_adder_3))
                (portRef C (instanceRef full_adder_2))
              )
            )
          )
      )
    )
    (cell (rename full_adder_NO6_full_adder_3 "full_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port Cin
              (direction INPUT)
            )
            (port B
              (direction INPUT)
            )
            (port C
              (direction OUTPUT)
            )
            (port RBA_REGLIST_1_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_0_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_3_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_2_IBUF
              (direction INPUT)
            )
            (port S
              (direction OUTPUT)
            )
          )
          (contents
            (instance C1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8E") (owner "Xilinx"))
            )
            (instance (rename Mxor_S_xo_0_21 "Mxor_S_xo<0>21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFF") (owner "Xilinx"))
            )
            (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "69") (owner "Xilinx"))
            )
            (net B
              (joined
                (portRef B)
                (portRef I1 (instanceRef C1))
                (portRef I0 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net C
              (joined
                (portRef C)
                (portRef O (instanceRef C1))
              )
            )
            (net Cin
              (joined
                (portRef Cin)
                (portRef I0 (instanceRef C1))
                (portRef I1 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net N20
              (joined
                (portRef I2 (instanceRef C1))
                (portRef I2 (instanceRef Mxor_S_xo_0_1))
                (portRef O (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_0_IBUF
              (joined
                (portRef RBA_REGLIST_0_IBUF)
                (portRef I1 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_1_IBUF
              (joined
                (portRef RBA_REGLIST_1_IBUF)
                (portRef I0 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_2_IBUF
              (joined
                (portRef RBA_REGLIST_2_IBUF)
                (portRef I3 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_3_IBUF
              (joined
                (portRef RBA_REGLIST_3_IBUF)
                (portRef I2 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net S
              (joined
                (portRef S)
                (portRef O (instanceRef Mxor_S_xo_0_1))
              )
            )
          )
      )
    )
    (cell (rename full_adder_NO5_full_adder_2 "full_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port B
              (direction INPUT)
            )
            (port A
              (direction INPUT)
            )
            (port (rename three_bit_adder_vector_4__ "three_bit_adder_vector<4>")
              (direction INPUT)
            )
            (port N14
              (direction INPUT)
            )
            (port S
              (direction OUTPUT)
            )
            (port C
              (direction OUTPUT)
            )
          )
          (contents
            (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "963C") (owner "Xilinx"))
            )
            (instance C1
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA80") (owner "Xilinx"))
            )
            (net A
              (joined
                (portRef A)
                (portRef I1 (instanceRef Mxor_S_xo_0_1))
                (portRef I0 (instanceRef C1))
              )
            )
            (net B
              (joined
                (portRef B)
                (portRef I0 (instanceRef Mxor_S_xo_0_1))
                (portRef I2 (instanceRef C1))
              )
            )
            (net C
              (joined
                (portRef C)
                (portRef O (instanceRef C1))
              )
            )
            (net N14
              (joined
                (portRef N14)
                (portRef I3 (instanceRef Mxor_S_xo_0_1))
                (portRef I1 (instanceRef C1))
              )
            )
            (net S
              (joined
                (portRef S)
                (portRef O (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net (rename three_bit_adder_vector_4__ "three_bit_adder_vector<4>")
              (joined
                (portRef three_bit_adder_vector_4__)
                (portRef I2 (instanceRef Mxor_S_xo_0_1))
                (portRef I3 (instanceRef C1))
              )
            )
          )
      )
    )
    (cell (rename full_adder_NO4_full_adder_1 "full_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port N14
              (direction OUTPUT)
            )
            (port B
              (direction INPUT)
            )
            (port S
              (direction OUTPUT)
            )
            (port RBA_REGLIST_2_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_3_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_0_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_1_IBUF
              (direction INPUT)
            )
          )
          (contents
            (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename Mxor_S_xo_0_21 "Mxor_S_xo<0>21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996") (owner "Xilinx"))
            )
            (net B
              (joined
                (portRef B)
                (portRef I1 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net N14
              (joined
                (portRef N14)
                (portRef O (instanceRef Mxor_S_xo_0_21))
                (portRef I0 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net RBA_REGLIST_0_IBUF
              (joined
                (portRef RBA_REGLIST_0_IBUF)
                (portRef I2 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_1_IBUF
              (joined
                (portRef RBA_REGLIST_1_IBUF)
                (portRef I3 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_2_IBUF
              (joined
                (portRef RBA_REGLIST_2_IBUF)
                (portRef I0 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net RBA_REGLIST_3_IBUF
              (joined
                (portRef RBA_REGLIST_3_IBUF)
                (portRef I1 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net S
              (joined
                (portRef S)
                (portRef O (instanceRef Mxor_S_xo_0_1))
              )
            )
          )
      )
    )
    (cell (rename three_bit_adder_generate_three_bit_adders_0__three_bit_adder "three_bit_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port N14
              (direction OUTPUT)
            )
            (port RBA_REGLIST_2_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_3_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_0_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_1_IBUF
              (direction INPUT)
            )
            (port C
              (direction OUTPUT)
            )
            (port (array (rename B "B<2:0>") 3)
              (direction INPUT))
            (port (array (rename S "S<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename A "A<1:1>") 1)
              (direction INPUT))
          )
          (contents
            (instance full_adder_1
              (viewRef view_1 (cellRef full_adder_NO4_full_adder_1 (libraryRef ArmRegisterBitAdder_lib)))
              (property NLW_UNIQUE_ID (integer 4) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 11) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "full_adder_NO4_full_adder_1") (owner "Xilinx"))
            )
            (instance full_adder_2
              (viewRef view_1 (cellRef full_adder_NO5_full_adder_2 (libraryRef ArmRegisterBitAdder_lib)))
              (property NLW_UNIQUE_ID (integer 5) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 12) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "full_adder_NO5_full_adder_2") (owner "Xilinx"))
            )
            (instance full_adder_3
              (viewRef view_1 (cellRef full_adder_NO6_full_adder_3 (libraryRef ArmRegisterBitAdder_lib)))
              (property NLW_UNIQUE_ID (integer 6) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 13) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "full_adder_NO6_full_adder_3") (owner "Xilinx"))
            )
            (net (rename A_1_ "A<1>")
              (joined
                (portRef (member A 0))
                (portRef A (instanceRef full_adder_2))
              )
            )
            (net (rename B_0_ "B<0>")
              (joined
                (portRef (member B 2))
                (portRef B (instanceRef full_adder_1))
                (portRef B (instanceRef full_adder_2))
              )
            )
            (net (rename B_1_ "B<1>")
              (joined
                (portRef (member B 1))
                (portRef three_bit_adder_vector_4__ (instanceRef full_adder_2))
              )
            )
            (net (rename B_2_ "B<2>")
              (joined
                (portRef (member B 0))
                (portRef B (instanceRef full_adder_3))
              )
            )
            (net C
              (joined
                (portRef C)
                (portRef C (instanceRef full_adder_3))
              )
            )
            (net N14
              (joined
                (portRef N14)
                (portRef N14 (instanceRef full_adder_1))
                (portRef N14 (instanceRef full_adder_2))
              )
            )
            (net RBA_REGLIST_0_IBUF
              (joined
                (portRef RBA_REGLIST_0_IBUF)
                (portRef RBA_REGLIST_0_IBUF (instanceRef full_adder_1))
                (portRef RBA_REGLIST_0_IBUF (instanceRef full_adder_3))
              )
            )
            (net RBA_REGLIST_1_IBUF
              (joined
                (portRef RBA_REGLIST_1_IBUF)
                (portRef RBA_REGLIST_1_IBUF (instanceRef full_adder_1))
                (portRef RBA_REGLIST_1_IBUF (instanceRef full_adder_3))
              )
            )
            (net RBA_REGLIST_2_IBUF
              (joined
                (portRef RBA_REGLIST_2_IBUF)
                (portRef RBA_REGLIST_2_IBUF (instanceRef full_adder_1))
                (portRef RBA_REGLIST_2_IBUF (instanceRef full_adder_3))
              )
            )
            (net RBA_REGLIST_3_IBUF
              (joined
                (portRef RBA_REGLIST_3_IBUF)
                (portRef RBA_REGLIST_3_IBUF (instanceRef full_adder_1))
                (portRef RBA_REGLIST_3_IBUF (instanceRef full_adder_3))
              )
            )
            (net (rename S_0_ "S<0>")
              (joined
                (portRef (member S 2))
                (portRef S (instanceRef full_adder_1))
              )
            )
            (net (rename S_1_ "S<1>")
              (joined
                (portRef (member S 1))
                (portRef S (instanceRef full_adder_2))
              )
            )
            (net (rename S_2_ "S<2>")
              (joined
                (portRef (member S 0))
                (portRef S (instanceRef full_adder_3))
              )
            )
            (net (rename cout_buffer_1_ "cout_buffer<1>")
              (joined
                (portRef Cin (instanceRef full_adder_3))
                (portRef C (instanceRef full_adder_2))
              )
            )
          )
      )
    )
    (cell (rename full_adder_NO3_full_adder_4 "full_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A
              (direction INPUT)
            )
            (port B
              (direction INPUT)
            )
            (port Cin
              (direction INPUT)
            )
            (port C
              (direction OUTPUT)
            )
            (port S
              (direction OUTPUT)
            )
          )
          (contents
            (instance C1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (net A
              (joined
                (portRef A)
                (portRef I0 (instanceRef C1))
                (portRef I1 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net B
              (joined
                (portRef B)
                (portRef I1 (instanceRef C1))
                (portRef I2 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net C
              (joined
                (portRef C)
                (portRef O (instanceRef C1))
              )
            )
            (net Cin
              (joined
                (portRef Cin)
                (portRef I2 (instanceRef C1))
                (portRef I0 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net S
              (joined
                (portRef S)
                (portRef O (instanceRef Mxor_S_xo_0_1))
              )
            )
          )
      )
    )
    (cell (rename full_adder_NO2_full_adder_3 "full_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A
              (direction INPUT)
            )
            (port B
              (direction INPUT)
            )
            (port S
              (direction OUTPUT)
            )
            (port (rename four_bit_adder_vector_1__ "four_bit_adder_vector<1>")
              (direction INPUT)
            )
            (port (rename four_bit_adder_vector_4__ "four_bit_adder_vector<4>")
              (direction INPUT)
            )
            (port (rename four_bit_adder_vector_0__ "four_bit_adder_vector<0>")
              (direction INPUT)
            )
            (port (rename four_bit_adder_vector_5__ "four_bit_adder_vector<5>")
              (direction INPUT)
            )
            (port C
              (direction OUTPUT)
            )
          )
          (contents
            (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename Mxor_S_xo_0_21 "Mxor_S_xo<0>21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA80") (owner "Xilinx"))
            )
            (instance C1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (net A
              (joined
                (portRef A)
                (portRef I0 (instanceRef Mxor_S_xo_0_1))
                (portRef I0 (instanceRef C1))
              )
            )
            (net B
              (joined
                (portRef B)
                (portRef I1 (instanceRef Mxor_S_xo_0_1))
                (portRef I1 (instanceRef C1))
              )
            )
            (net C
              (joined
                (portRef C)
                (portRef O (instanceRef C1))
              )
            )
            (net N13
              (joined
                (portRef I2 (instanceRef Mxor_S_xo_0_1))
                (portRef I2 (instanceRef C1))
                (portRef O (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net S
              (joined
                (portRef S)
                (portRef O (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net (rename four_bit_adder_vector_0__ "four_bit_adder_vector<0>")
              (joined
                (portRef four_bit_adder_vector_0__)
                (portRef I2 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net (rename four_bit_adder_vector_1__ "four_bit_adder_vector<1>")
              (joined
                (portRef four_bit_adder_vector_1__)
                (portRef I0 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net (rename four_bit_adder_vector_4__ "four_bit_adder_vector<4>")
              (joined
                (portRef four_bit_adder_vector_4__)
                (portRef I1 (instanceRef Mxor_S_xo_0_21))
              )
            )
            (net (rename four_bit_adder_vector_5__ "four_bit_adder_vector<5>")
              (joined
                (portRef four_bit_adder_vector_5__)
                (portRef I3 (instanceRef Mxor_S_xo_0_21))
              )
            )
          )
      )
    )
    (cell (rename full_adder_NO1_full_adder_2 "full_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port B
              (direction INPUT)
            )
            (port A
              (direction INPUT)
            )
            (port (rename four_bit_adder_vector_5__ "four_bit_adder_vector<5>")
              (direction INPUT)
            )
            (port (rename four_bit_adder_vector_0__ "four_bit_adder_vector<0>")
              (direction INPUT)
            )
            (port S
              (direction OUTPUT)
            )
          )
          (contents
            (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "963C") (owner "Xilinx"))
            )
            (net A
              (joined
                (portRef A)
                (portRef I1 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net B
              (joined
                (portRef B)
                (portRef I0 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net S
              (joined
                (portRef S)
                (portRef O (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net (rename four_bit_adder_vector_0__ "four_bit_adder_vector<0>")
              (joined
                (portRef four_bit_adder_vector_0__)
                (portRef I3 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net (rename four_bit_adder_vector_5__ "four_bit_adder_vector<5>")
              (joined
                (portRef four_bit_adder_vector_5__)
                (portRef I2 (instanceRef Mxor_S_xo_0_1))
              )
            )
          )
      )
    )
    (cell (rename full_adder_full_adder_1 "full_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port N14
              (direction INPUT)
            )
            (port N15
              (direction INPUT)
            )
            (port B
              (direction INPUT)
            )
            (port (rename three_bit_adder_vector_9__ "three_bit_adder_vector<9>")
              (direction INPUT)
            )
            (port S
              (direction OUTPUT)
            )
          )
          (contents
            (instance (rename Mxor_S_xo_0_1 "Mxor_S_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996") (owner "Xilinx"))
            )
            (net B
              (joined
                (portRef B)
                (portRef I2 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net N14
              (joined
                (portRef N14)
                (portRef I0 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net N15
              (joined
                (portRef N15)
                (portRef I1 (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net S
              (joined
                (portRef S)
                (portRef O (instanceRef Mxor_S_xo_0_1))
              )
            )
            (net (rename three_bit_adder_vector_9__ "three_bit_adder_vector<9>")
              (joined
                (portRef three_bit_adder_vector_9__)
                (portRef I3 (instanceRef Mxor_S_xo_0_1))
              )
            )
          )
      )
    )
    (cell (rename four_bit_adder_four_bit_adder "four_bit_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port N14
              (direction INPUT)
            )
            (port N15
              (direction INPUT)
            )
            (port (rename three_bit_adder_vector_3__ "three_bit_adder_vector<3>")
              (direction INPUT)
            )
            (port (rename three_bit_adder_vector_9__ "three_bit_adder_vector<9>")
              (direction INPUT)
            )
            (port C
              (direction OUTPUT)
            )
            (port (array (rename S "S<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename B "B<3:0>") 4)
              (direction INPUT))
            (port (array (rename A "A<3:0>") 4)
              (direction INPUT))
          )
          (contents
            (instance full_adder_1
              (viewRef view_1 (cellRef full_adder_full_adder_1 (libraryRef ArmRegisterBitAdder_lib)))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 6) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "full_adder_full_adder_1") (owner "Xilinx"))
            )
            (instance full_adder_2
              (viewRef view_1 (cellRef full_adder_NO1_full_adder_2 (libraryRef ArmRegisterBitAdder_lib)))
              (property NLW_UNIQUE_ID (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 7) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "full_adder_NO1_full_adder_2") (owner "Xilinx"))
            )
            (instance full_adder_3
              (viewRef view_1 (cellRef full_adder_NO2_full_adder_3 (libraryRef ArmRegisterBitAdder_lib)))
              (property NLW_UNIQUE_ID (integer 2) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 8) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "full_adder_NO2_full_adder_3") (owner "Xilinx"))
            )
            (instance full_adder_4
              (viewRef view_1 (cellRef full_adder_NO3_full_adder_4 (libraryRef ArmRegisterBitAdder_lib)))
              (property NLW_UNIQUE_ID (integer 3) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 9) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "full_adder_NO3_full_adder_4") (owner "Xilinx"))
            )
            (net (rename A_0_ "A<0>")
              (joined
                (portRef (member A 3))
                (portRef four_bit_adder_vector_0__ (instanceRef full_adder_2))
                (portRef four_bit_adder_vector_0__ (instanceRef full_adder_3))
              )
            )
            (net (rename A_1_ "A<1>")
              (joined
                (portRef (member A 2))
                (portRef A (instanceRef full_adder_2))
                (portRef four_bit_adder_vector_1__ (instanceRef full_adder_3))
              )
            )
            (net (rename A_2_ "A<2>")
              (joined
                (portRef (member A 1))
                (portRef A (instanceRef full_adder_3))
              )
            )
            (net (rename A_3_ "A<3>")
              (joined
                (portRef (member A 0))
                (portRef A (instanceRef full_adder_4))
              )
            )
            (net (rename B_0_ "B<0>")
              (joined
                (portRef (member B 3))
                (portRef B (instanceRef full_adder_2))
                (portRef four_bit_adder_vector_4__ (instanceRef full_adder_3))
              )
            )
            (net (rename B_1_ "B<1>")
              (joined
                (portRef (member B 2))
                (portRef four_bit_adder_vector_5__ (instanceRef full_adder_2))
                (portRef four_bit_adder_vector_5__ (instanceRef full_adder_3))
              )
            )
            (net (rename B_2_ "B<2>")
              (joined
                (portRef (member B 1))
                (portRef B (instanceRef full_adder_3))
              )
            )
            (net (rename B_3_ "B<3>")
              (joined
                (portRef (member B 0))
                (portRef B (instanceRef full_adder_4))
              )
            )
            (net C
              (joined
                (portRef C)
                (portRef C (instanceRef full_adder_4))
              )
            )
            (net N14
              (joined
                (portRef N14)
                (portRef N14 (instanceRef full_adder_1))
              )
            )
            (net N15
              (joined
                (portRef N15)
                (portRef N15 (instanceRef full_adder_1))
              )
            )
            (net (rename S_0_ "S<0>")
              (joined
                (portRef (member S 3))
                (portRef S (instanceRef full_adder_1))
              )
            )
            (net (rename S_1_ "S<1>")
              (joined
                (portRef (member S 2))
                (portRef S (instanceRef full_adder_2))
              )
            )
            (net (rename S_2_ "S<2>")
              (joined
                (portRef (member S 1))
                (portRef S (instanceRef full_adder_3))
              )
            )
            (net (rename S_3_ "S<3>")
              (joined
                (portRef (member S 0))
                (portRef S (instanceRef full_adder_4))
              )
            )
            (net (rename cout_buffer_2_ "cout_buffer<2>")
              (joined
                (portRef Cin (instanceRef full_adder_4))
                (portRef C (instanceRef full_adder_3))
              )
            )
            (net (rename three_bit_adder_vector_3__ "three_bit_adder_vector<3>")
              (joined
                (portRef three_bit_adder_vector_3__)
                (portRef B (instanceRef full_adder_1))
              )
            )
            (net (rename three_bit_adder_vector_9__ "three_bit_adder_vector<9>")
              (joined
                (portRef three_bit_adder_vector_9__)
                (portRef three_bit_adder_vector_9__ (instanceRef full_adder_1))
              )
            )
          )
      )
    )
    (cell (rename two_bit_adder_NO3_generate_two_bit_adders_0__two_bit_adder "two_bit_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port RBA_REGLIST_2_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_3_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_0_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_1_IBUF
              (direction INPUT)
            )
            (port (rename S_1__ "S<1>")
              (direction OUTPUT)
            )
          )
          (contents
            (instance (rename Mxor_S_1__Result1 "Mxor_S<1>_Result1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7EE8") (owner "Xilinx"))
            )
            (net RBA_REGLIST_0_IBUF
              (joined
                (portRef RBA_REGLIST_0_IBUF)
                (portRef I2 (instanceRef Mxor_S_1__Result1))
              )
            )
            (net RBA_REGLIST_1_IBUF
              (joined
                (portRef RBA_REGLIST_1_IBUF)
                (portRef I3 (instanceRef Mxor_S_1__Result1))
              )
            )
            (net RBA_REGLIST_2_IBUF
              (joined
                (portRef RBA_REGLIST_2_IBUF)
                (portRef I0 (instanceRef Mxor_S_1__Result1))
              )
            )
            (net RBA_REGLIST_3_IBUF
              (joined
                (portRef RBA_REGLIST_3_IBUF)
                (portRef I1 (instanceRef Mxor_S_1__Result1))
              )
            )
            (net (rename S_1__ "S<1>")
              (joined
                (portRef S_1__)
                (portRef O (instanceRef Mxor_S_1__Result1))
              )
            )
          )
      )
    )
    (cell (rename two_bit_adder_NO2_generate_two_bit_adders_3__two_bit_adder "two_bit_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port RBA_REGLIST_13_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_12_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_15_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_14_IBUF
              (direction INPUT)
            )
            (port C
              (direction OUTPUT)
            )
            (port (array (rename S "S<1:0>") 2)
              (direction OUTPUT))
          )
          (contents
            (instance C1
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename Mxor_S_1__Result1 "Mxor_S<1>_Result1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7EE8") (owner "Xilinx"))
            )
            (instance (rename Mxor_S_0__Result1 "Mxor_S<0>_Result1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996") (owner "Xilinx"))
            )
            (net C
              (joined
                (portRef C)
                (portRef O (instanceRef C1))
              )
            )
            (net RBA_REGLIST_12_IBUF
              (joined
                (portRef RBA_REGLIST_12_IBUF)
                (portRef I1 (instanceRef C1))
                (portRef I2 (instanceRef Mxor_S_1__Result1))
                (portRef I2 (instanceRef Mxor_S_0__Result1))
              )
            )
            (net RBA_REGLIST_13_IBUF
              (joined
                (portRef RBA_REGLIST_13_IBUF)
                (portRef I0 (instanceRef C1))
                (portRef I3 (instanceRef Mxor_S_1__Result1))
                (portRef I3 (instanceRef Mxor_S_0__Result1))
              )
            )
            (net RBA_REGLIST_14_IBUF
              (joined
                (portRef RBA_REGLIST_14_IBUF)
                (portRef I3 (instanceRef C1))
                (portRef I0 (instanceRef Mxor_S_1__Result1))
                (portRef I0 (instanceRef Mxor_S_0__Result1))
              )
            )
            (net RBA_REGLIST_15_IBUF
              (joined
                (portRef RBA_REGLIST_15_IBUF)
                (portRef I2 (instanceRef C1))
                (portRef I1 (instanceRef Mxor_S_1__Result1))
                (portRef I1 (instanceRef Mxor_S_0__Result1))
              )
            )
            (net (rename S_0_ "S<0>")
              (joined
                (portRef (member S 1))
                (portRef O (instanceRef Mxor_S_0__Result1))
              )
            )
            (net (rename S_1_ "S<1>")
              (joined
                (portRef (member S 0))
                (portRef O (instanceRef Mxor_S_1__Result1))
              )
            )
          )
      )
    )
    (cell (rename two_bit_adder_NO1_generate_two_bit_adders_1__two_bit_adder "two_bit_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port RBA_REGLIST_7_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_6_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_5_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_4_IBUF
              (direction INPUT)
            )
            (port C
              (direction OUTPUT)
            )
            (port (array (rename S "S<1:0>") 2)
              (direction OUTPUT))
          )
          (contents
            (instance C1
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename Mxor_S_1__Result1 "Mxor_S<1>_Result1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7EE8") (owner "Xilinx"))
            )
            (instance (rename Mxor_S_0__Result1 "Mxor_S<0>_Result1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996") (owner "Xilinx"))
            )
            (net C
              (joined
                (portRef C)
                (portRef O (instanceRef C1))
              )
            )
            (net RBA_REGLIST_4_IBUF
              (joined
                (portRef RBA_REGLIST_4_IBUF)
                (portRef I3 (instanceRef C1))
                (portRef I2 (instanceRef Mxor_S_1__Result1))
                (portRef I2 (instanceRef Mxor_S_0__Result1))
              )
            )
            (net RBA_REGLIST_5_IBUF
              (joined
                (portRef RBA_REGLIST_5_IBUF)
                (portRef I2 (instanceRef C1))
                (portRef I3 (instanceRef Mxor_S_1__Result1))
                (portRef I3 (instanceRef Mxor_S_0__Result1))
              )
            )
            (net RBA_REGLIST_6_IBUF
              (joined
                (portRef RBA_REGLIST_6_IBUF)
                (portRef I1 (instanceRef C1))
                (portRef I0 (instanceRef Mxor_S_1__Result1))
                (portRef I0 (instanceRef Mxor_S_0__Result1))
              )
            )
            (net RBA_REGLIST_7_IBUF
              (joined
                (portRef RBA_REGLIST_7_IBUF)
                (portRef I0 (instanceRef C1))
                (portRef I1 (instanceRef Mxor_S_1__Result1))
                (portRef I1 (instanceRef Mxor_S_0__Result1))
              )
            )
            (net (rename S_0_ "S<0>")
              (joined
                (portRef (member S 1))
                (portRef O (instanceRef Mxor_S_0__Result1))
              )
            )
            (net (rename S_1_ "S<1>")
              (joined
                (portRef (member S 0))
                (portRef O (instanceRef Mxor_S_1__Result1))
              )
            )
          )
      )
    )
    (cell (rename two_bit_adder_generate_two_bit_adders_2__two_bit_adder "two_bit_adder")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port RBA_REGLIST_10_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_11_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_8_IBUF
              (direction INPUT)
            )
            (port RBA_REGLIST_9_IBUF
              (direction INPUT)
            )
            (port (rename S_1__ "S<1>")
              (direction OUTPUT)
            )
          )
          (contents
            (instance (rename Mxor_S_1__Result1 "Mxor_S<1>_Result1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7EE8") (owner "Xilinx"))
            )
            (net RBA_REGLIST_10_IBUF
              (joined
                (portRef RBA_REGLIST_10_IBUF)
                (portRef I0 (instanceRef Mxor_S_1__Result1))
              )
            )
            (net RBA_REGLIST_11_IBUF
              (joined
                (portRef RBA_REGLIST_11_IBUF)
                (portRef I1 (instanceRef Mxor_S_1__Result1))
              )
            )
            (net RBA_REGLIST_8_IBUF
              (joined
                (portRef RBA_REGLIST_8_IBUF)
                (portRef I2 (instanceRef Mxor_S_1__Result1))
              )
            )
            (net RBA_REGLIST_9_IBUF
              (joined
                (portRef RBA_REGLIST_9_IBUF)
                (portRef I3 (instanceRef Mxor_S_1__Result1))
              )
            )
            (net (rename S_1__ "S<1>")
              (joined
                (portRef S_1__)
                (portRef O (instanceRef Mxor_S_1__Result1))
              )
            )
          )
      )
    )
    (cell ArmRegisterBitAdder
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port (array (rename RBA_NR_OF_REGS "RBA_NR_OF_REGS<4:0>") 5)
              (direction OUTPUT))
            (port (array (rename RBA_REGLIST "RBA_REGLIST<15:0>") 16)
              (direction INPUT))
            (designator "xc3s500efg320-4")
            (property TYPE (string "ArmRegisterBitAdder") (owner "Xilinx"))
            (property BUS_INFO (string "5:OUTPUT:RBA_NR_OF_REGS<4:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:RBA_REGLIST<15:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "ArmRegisterBitAdder_ArmRegisterBitAdder") (owner "Xilinx"))
          )
          (contents
            (instance (rename RBA_REGLIST_15_IBUF_renamed_0 "RBA_REGLIST_15_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_14_IBUF_renamed_1 "RBA_REGLIST_14_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_13_IBUF_renamed_2 "RBA_REGLIST_13_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_12_IBUF_renamed_3 "RBA_REGLIST_12_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_11_IBUF_renamed_4 "RBA_REGLIST_11_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_10_IBUF_renamed_5 "RBA_REGLIST_10_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_9_IBUF_renamed_6 "RBA_REGLIST_9_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_8_IBUF_renamed_7 "RBA_REGLIST_8_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_7_IBUF_renamed_8 "RBA_REGLIST_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_6_IBUF_renamed_9 "RBA_REGLIST_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_5_IBUF_renamed_10 "RBA_REGLIST_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_4_IBUF_renamed_11 "RBA_REGLIST_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_3_IBUF_renamed_12 "RBA_REGLIST_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_2_IBUF_renamed_13 "RBA_REGLIST_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_1_IBUF_renamed_14 "RBA_REGLIST_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_REGLIST_0_IBUF_renamed_15 "RBA_REGLIST_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_NR_OF_REGS_4_OBUF_renamed_16 "RBA_NR_OF_REGS_4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_NR_OF_REGS_3_OBUF_renamed_17 "RBA_NR_OF_REGS_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_NR_OF_REGS_2_OBUF_renamed_18 "RBA_NR_OF_REGS_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_NR_OF_REGS_1_OBUF_renamed_19 "RBA_NR_OF_REGS_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RBA_NR_OF_REGS_0_OBUF_renamed_20 "RBA_NR_OF_REGS_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename generate_two_bit_adders_2__two_bit_adder "generate_two_bit_adders[2].two_bit_adder")
              (viewRef view_1 (cellRef two_bit_adder_generate_two_bit_adders_2__two_bit_adder (libraryRef ArmRegisterBitAdder_lib)))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "two_bit_adder_generate_two_bit_adders[2].two_bit_adder") (owner "Xilinx"))
            )
            (instance (rename generate_two_bit_adders_1__two_bit_adder "generate_two_bit_adders[1].two_bit_adder")
              (viewRef view_1 (cellRef two_bit_adder_NO1_generate_two_bit_adders_1__two_bit_adder (libraryRef ArmRegisterBitAdder_lib)))
              (property BUS_INFO (string "2:OUTPUT:S<1:0>") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 2) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "two_bit_adder_NO1_generate_two_bit_adders[1].two_bit_adder") (owner "Xilinx"))
            )
            (instance (rename generate_two_bit_adders_3__two_bit_adder "generate_two_bit_adders[3].two_bit_adder")
              (viewRef view_1 (cellRef two_bit_adder_NO2_generate_two_bit_adders_3__two_bit_adder (libraryRef ArmRegisterBitAdder_lib)))
              (property BUS_INFO (string "2:OUTPUT:S<1:0>") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 2) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 3) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "two_bit_adder_NO2_generate_two_bit_adders[3].two_bit_adder") (owner "Xilinx"))
            )
            (instance (rename generate_two_bit_adders_0__two_bit_adder "generate_two_bit_adders[0].two_bit_adder")
              (viewRef view_1 (cellRef two_bit_adder_NO3_generate_two_bit_adders_0__two_bit_adder (libraryRef ArmRegisterBitAdder_lib)))
              (property NLW_UNIQUE_ID (integer 3) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 4) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "two_bit_adder_NO3_generate_two_bit_adders[0].two_bit_adder") (owner "Xilinx"))
            )
            (instance four_bit_adder
              (viewRef view_1 (cellRef four_bit_adder_four_bit_adder (libraryRef ArmRegisterBitAdder_lib)))
              (property BUS_INFO (string "4:OUTPUT:S<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:B<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:A<3:0>") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 5) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "four_bit_adder_four_bit_adder") (owner "Xilinx"))
            )
            (instance (rename generate_three_bit_adders_0__three_bit_adder "generate_three_bit_adders[0].three_bit_adder")
              (viewRef view_1 (cellRef three_bit_adder_generate_three_bit_adders_0__three_bit_adder (libraryRef ArmRegisterBitAdder_lib)))
              (property BUS_INFO (string "3:INPUT:B<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:S<2:0>") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 10) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "three_bit_adder_generate_three_bit_adders[0].three_bit_adder") (owner "Xilinx"))
            )
            (instance (rename generate_three_bit_adders_1__three_bit_adder "generate_three_bit_adders[1].three_bit_adder")
              (viewRef view_1 (cellRef three_bit_adder_NO1_generate_three_bit_adders_1__three_bit_adder (libraryRef ArmRegisterBitAdder_lib)))
              (property BUS_INFO (string "3:INPUT:B<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:S<2:0>") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 14) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "three_bit_adder_NO1_generate_three_bit_adders[1].three_bit_adder") (owner "Xilinx"))
            )
            (net N14
              (joined
                (portRef N14 (instanceRef four_bit_adder))
                (portRef N14 (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net N15
              (joined
                (portRef N15 (instanceRef four_bit_adder))
                (portRef N15 (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
            (net (rename RBA_NR_OF_REGS_0_ "RBA_NR_OF_REGS<0>")
              (joined
                (portRef (member RBA_NR_OF_REGS 4))
                (portRef O (instanceRef RBA_NR_OF_REGS_0_OBUF_renamed_20))
              )
            )
            (net (rename RBA_NR_OF_REGS_1_ "RBA_NR_OF_REGS<1>")
              (joined
                (portRef (member RBA_NR_OF_REGS 3))
                (portRef O (instanceRef RBA_NR_OF_REGS_1_OBUF_renamed_19))
              )
            )
            (net (rename RBA_NR_OF_REGS_2_ "RBA_NR_OF_REGS<2>")
              (joined
                (portRef (member RBA_NR_OF_REGS 2))
                (portRef O (instanceRef RBA_NR_OF_REGS_2_OBUF_renamed_18))
              )
            )
            (net (rename RBA_NR_OF_REGS_3_ "RBA_NR_OF_REGS<3>")
              (joined
                (portRef (member RBA_NR_OF_REGS 1))
                (portRef O (instanceRef RBA_NR_OF_REGS_3_OBUF_renamed_17))
              )
            )
            (net (rename RBA_NR_OF_REGS_4_ "RBA_NR_OF_REGS<4>")
              (joined
                (portRef (member RBA_NR_OF_REGS 0))
                (portRef O (instanceRef RBA_NR_OF_REGS_4_OBUF_renamed_16))
              )
            )
            (net RBA_NR_OF_REGS_0_OBUF
              (joined
                (portRef I (instanceRef RBA_NR_OF_REGS_0_OBUF_renamed_20))
                (portRef (member S 3) (instanceRef four_bit_adder))
              )
            )
            (net RBA_NR_OF_REGS_1_OBUF
              (joined
                (portRef I (instanceRef RBA_NR_OF_REGS_1_OBUF_renamed_19))
                (portRef (member S 2) (instanceRef four_bit_adder))
              )
            )
            (net RBA_NR_OF_REGS_2_OBUF
              (joined
                (portRef I (instanceRef RBA_NR_OF_REGS_2_OBUF_renamed_18))
                (portRef (member S 1) (instanceRef four_bit_adder))
              )
            )
            (net RBA_NR_OF_REGS_3_OBUF
              (joined
                (portRef I (instanceRef RBA_NR_OF_REGS_3_OBUF_renamed_17))
                (portRef (member S 0) (instanceRef four_bit_adder))
              )
            )
            (net RBA_NR_OF_REGS_4_OBUF
              (joined
                (portRef I (instanceRef RBA_NR_OF_REGS_4_OBUF_renamed_16))
                (portRef C (instanceRef four_bit_adder))
              )
            )
            (net (rename RBA_REGLIST_0_ "RBA_REGLIST<0>")
              (joined
                (portRef (member RBA_REGLIST 15))
                (portRef I (instanceRef RBA_REGLIST_0_IBUF_renamed_15))
              )
            )
            (net (rename RBA_REGLIST_10_ "RBA_REGLIST<10>")
              (joined
                (portRef (member RBA_REGLIST 5))
                (portRef I (instanceRef RBA_REGLIST_10_IBUF_renamed_5))
              )
            )
            (net (rename RBA_REGLIST_11_ "RBA_REGLIST<11>")
              (joined
                (portRef (member RBA_REGLIST 4))
                (portRef I (instanceRef RBA_REGLIST_11_IBUF_renamed_4))
              )
            )
            (net (rename RBA_REGLIST_12_ "RBA_REGLIST<12>")
              (joined
                (portRef (member RBA_REGLIST 3))
                (portRef I (instanceRef RBA_REGLIST_12_IBUF_renamed_3))
              )
            )
            (net (rename RBA_REGLIST_13_ "RBA_REGLIST<13>")
              (joined
                (portRef (member RBA_REGLIST 2))
                (portRef I (instanceRef RBA_REGLIST_13_IBUF_renamed_2))
              )
            )
            (net (rename RBA_REGLIST_14_ "RBA_REGLIST<14>")
              (joined
                (portRef (member RBA_REGLIST 1))
                (portRef I (instanceRef RBA_REGLIST_14_IBUF_renamed_1))
              )
            )
            (net (rename RBA_REGLIST_15_ "RBA_REGLIST<15>")
              (joined
                (portRef (member RBA_REGLIST 0))
                (portRef I (instanceRef RBA_REGLIST_15_IBUF_renamed_0))
              )
            )
            (net (rename RBA_REGLIST_1_ "RBA_REGLIST<1>")
              (joined
                (portRef (member RBA_REGLIST 14))
                (portRef I (instanceRef RBA_REGLIST_1_IBUF_renamed_14))
              )
            )
            (net (rename RBA_REGLIST_2_ "RBA_REGLIST<2>")
              (joined
                (portRef (member RBA_REGLIST 13))
                (portRef I (instanceRef RBA_REGLIST_2_IBUF_renamed_13))
              )
            )
            (net (rename RBA_REGLIST_3_ "RBA_REGLIST<3>")
              (joined
                (portRef (member RBA_REGLIST 12))
                (portRef I (instanceRef RBA_REGLIST_3_IBUF_renamed_12))
              )
            )
            (net (rename RBA_REGLIST_4_ "RBA_REGLIST<4>")
              (joined
                (portRef (member RBA_REGLIST 11))
                (portRef I (instanceRef RBA_REGLIST_4_IBUF_renamed_11))
              )
            )
            (net (rename RBA_REGLIST_5_ "RBA_REGLIST<5>")
              (joined
                (portRef (member RBA_REGLIST 10))
                (portRef I (instanceRef RBA_REGLIST_5_IBUF_renamed_10))
              )
            )
            (net (rename RBA_REGLIST_6_ "RBA_REGLIST<6>")
              (joined
                (portRef (member RBA_REGLIST 9))
                (portRef I (instanceRef RBA_REGLIST_6_IBUF_renamed_9))
              )
            )
            (net (rename RBA_REGLIST_7_ "RBA_REGLIST<7>")
              (joined
                (portRef (member RBA_REGLIST 8))
                (portRef I (instanceRef RBA_REGLIST_7_IBUF_renamed_8))
              )
            )
            (net (rename RBA_REGLIST_8_ "RBA_REGLIST<8>")
              (joined
                (portRef (member RBA_REGLIST 7))
                (portRef I (instanceRef RBA_REGLIST_8_IBUF_renamed_7))
              )
            )
            (net (rename RBA_REGLIST_9_ "RBA_REGLIST<9>")
              (joined
                (portRef (member RBA_REGLIST 6))
                (portRef I (instanceRef RBA_REGLIST_9_IBUF_renamed_6))
              )
            )
            (net RBA_REGLIST_0_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_0_IBUF_renamed_15))
                (portRef RBA_REGLIST_0_IBUF (instanceRef generate_two_bit_adders_0__two_bit_adder))
                (portRef RBA_REGLIST_0_IBUF (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net RBA_REGLIST_10_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_10_IBUF_renamed_5))
                (portRef RBA_REGLIST_10_IBUF (instanceRef generate_two_bit_adders_2__two_bit_adder))
                (portRef RBA_REGLIST_10_IBUF (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
            (net RBA_REGLIST_11_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_11_IBUF_renamed_4))
                (portRef RBA_REGLIST_11_IBUF (instanceRef generate_two_bit_adders_2__two_bit_adder))
                (portRef RBA_REGLIST_11_IBUF (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
            (net RBA_REGLIST_12_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_12_IBUF_renamed_3))
                (portRef RBA_REGLIST_12_IBUF (instanceRef generate_two_bit_adders_3__two_bit_adder))
              )
            )
            (net RBA_REGLIST_13_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_13_IBUF_renamed_2))
                (portRef RBA_REGLIST_13_IBUF (instanceRef generate_two_bit_adders_3__two_bit_adder))
              )
            )
            (net RBA_REGLIST_14_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_14_IBUF_renamed_1))
                (portRef RBA_REGLIST_14_IBUF (instanceRef generate_two_bit_adders_3__two_bit_adder))
              )
            )
            (net RBA_REGLIST_15_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_15_IBUF_renamed_0))
                (portRef RBA_REGLIST_15_IBUF (instanceRef generate_two_bit_adders_3__two_bit_adder))
              )
            )
            (net RBA_REGLIST_1_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_1_IBUF_renamed_14))
                (portRef RBA_REGLIST_1_IBUF (instanceRef generate_two_bit_adders_0__two_bit_adder))
                (portRef RBA_REGLIST_1_IBUF (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net RBA_REGLIST_2_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_2_IBUF_renamed_13))
                (portRef RBA_REGLIST_2_IBUF (instanceRef generate_two_bit_adders_0__two_bit_adder))
                (portRef RBA_REGLIST_2_IBUF (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net RBA_REGLIST_3_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_3_IBUF_renamed_12))
                (portRef RBA_REGLIST_3_IBUF (instanceRef generate_two_bit_adders_0__two_bit_adder))
                (portRef RBA_REGLIST_3_IBUF (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net RBA_REGLIST_4_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_4_IBUF_renamed_11))
                (portRef RBA_REGLIST_4_IBUF (instanceRef generate_two_bit_adders_1__two_bit_adder))
              )
            )
            (net RBA_REGLIST_5_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_5_IBUF_renamed_10))
                (portRef RBA_REGLIST_5_IBUF (instanceRef generate_two_bit_adders_1__two_bit_adder))
              )
            )
            (net RBA_REGLIST_6_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_6_IBUF_renamed_9))
                (portRef RBA_REGLIST_6_IBUF (instanceRef generate_two_bit_adders_1__two_bit_adder))
              )
            )
            (net RBA_REGLIST_7_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_7_IBUF_renamed_8))
                (portRef RBA_REGLIST_7_IBUF (instanceRef generate_two_bit_adders_1__two_bit_adder))
              )
            )
            (net RBA_REGLIST_8_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_8_IBUF_renamed_7))
                (portRef RBA_REGLIST_8_IBUF (instanceRef generate_two_bit_adders_2__two_bit_adder))
                (portRef RBA_REGLIST_8_IBUF (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
            (net RBA_REGLIST_9_IBUF
              (joined
                (portRef O (instanceRef RBA_REGLIST_9_IBUF_renamed_6))
                (portRef RBA_REGLIST_9_IBUF (instanceRef generate_two_bit_adders_2__two_bit_adder))
                (portRef RBA_REGLIST_9_IBUF (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
            (net (rename four_bit_adder_vector_0_ "four_bit_adder_vector<0>")
              (joined
                (portRef (member A 3) (instanceRef four_bit_adder))
                (portRef (member S 2) (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net (rename four_bit_adder_vector_1_ "four_bit_adder_vector<1>")
              (joined
                (portRef (member A 2) (instanceRef four_bit_adder))
                (portRef (member S 1) (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net (rename four_bit_adder_vector_2_ "four_bit_adder_vector<2>")
              (joined
                (portRef (member A 1) (instanceRef four_bit_adder))
                (portRef (member S 0) (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net (rename four_bit_adder_vector_3_ "four_bit_adder_vector<3>")
              (joined
                (portRef (member A 0) (instanceRef four_bit_adder))
                (portRef C (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net (rename four_bit_adder_vector_4_ "four_bit_adder_vector<4>")
              (joined
                (portRef (member B 3) (instanceRef four_bit_adder))
                (portRef (member S 2) (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
            (net (rename four_bit_adder_vector_5_ "four_bit_adder_vector<5>")
              (joined
                (portRef (member B 2) (instanceRef four_bit_adder))
                (portRef (member S 1) (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
            (net (rename four_bit_adder_vector_6_ "four_bit_adder_vector<6>")
              (joined
                (portRef (member B 1) (instanceRef four_bit_adder))
                (portRef (member S 0) (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
            (net (rename four_bit_adder_vector_7_ "four_bit_adder_vector<7>")
              (joined
                (portRef (member B 0) (instanceRef four_bit_adder))
                (portRef C (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
            (net (rename three_bit_adder_vector_10__ "three_bit_adder_vector<10>")
              (joined
                (portRef (member S 0) (instanceRef generate_two_bit_adders_3__two_bit_adder))
                (portRef (member B 1) (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
            (net (rename three_bit_adder_vector_11__ "three_bit_adder_vector<11>")
              (joined
                (portRef C (instanceRef generate_two_bit_adders_3__two_bit_adder))
                (portRef (member B 0) (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
            (net (rename three_bit_adder_vector_1__ "three_bit_adder_vector<1>")
              (joined
                (portRef S_1__ (instanceRef generate_two_bit_adders_0__two_bit_adder))
                (portRef (member A 0) (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net (rename three_bit_adder_vector_3__ "three_bit_adder_vector<3>")
              (joined
                (portRef (member S 1) (instanceRef generate_two_bit_adders_1__two_bit_adder))
                (portRef three_bit_adder_vector_3__ (instanceRef four_bit_adder))
                (portRef (member B 2) (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net (rename three_bit_adder_vector_4__ "three_bit_adder_vector<4>")
              (joined
                (portRef (member S 0) (instanceRef generate_two_bit_adders_1__two_bit_adder))
                (portRef (member B 1) (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net (rename three_bit_adder_vector_5__ "three_bit_adder_vector<5>")
              (joined
                (portRef C (instanceRef generate_two_bit_adders_1__two_bit_adder))
                (portRef (member B 0) (instanceRef generate_three_bit_adders_0__three_bit_adder))
              )
            )
            (net (rename three_bit_adder_vector_7__ "three_bit_adder_vector<7>")
              (joined
                (portRef S_1__ (instanceRef generate_two_bit_adders_2__two_bit_adder))
                (portRef (member A 0) (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
            (net (rename three_bit_adder_vector_9__ "three_bit_adder_vector<9>")
              (joined
                (portRef (member S 1) (instanceRef generate_two_bit_adders_3__two_bit_adder))
                (portRef three_bit_adder_vector_9__ (instanceRef four_bit_adder))
                (portRef (member B 2) (instanceRef generate_three_bit_adders_1__three_bit_adder))
              )
            )
          )
      )
    )
  )

  (design ArmRegisterBitAdder
    (cellRef ArmRegisterBitAdder
      (libraryRef ArmRegisterBitAdder_lib)
    )
    (property PART (string "xc3s500efg320-4") (owner "Xilinx"))
  )
)

