
*** Running vivado
    with args -log design_1_ALUdesign_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ALUdesign_1_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/dimitriosa/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_ALUdesign_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dimitriosa/Downloads/Project/project_ALU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_ALUdesign_1_0 -part xcku040-ffva1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 281684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2941.949 ; gain = 14.875 ; free physical = 6089 ; free virtual = 56127
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ALUdesign_1_0' [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALUdesign_1_0/synth/design_1_ALUdesign_1_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'ALUdesign' [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/imports/Project/ALUdesign.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Multiplication' [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/imports/Project/MUL.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'Multiplication' (1#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/imports/Project/MUL.sv:6]
WARNING: [Synth 8-7071] port 'Exception' of module 'Multiplication' is unconnected for instance 'MUL' [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/imports/Project/ALUdesign.sv:70]
WARNING: [Synth 8-7071] port 'Overflow' of module 'Multiplication' is unconnected for instance 'MUL' [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/imports/Project/ALUdesign.sv:70]
WARNING: [Synth 8-7071] port 'Underflow' of module 'Multiplication' is unconnected for instance 'MUL' [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/imports/Project/ALUdesign.sv:70]
WARNING: [Synth 8-7023] instance 'MUL' of module 'Multiplication' has 6 connections declared, but only 3 given [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/imports/Project/ALUdesign.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ADD_SUB' [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/new/ADD_SUB.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Normalize' [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/new/Normalize.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'Normalize' (2#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/new/Normalize.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ADD_SUB' (3#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/new/ADD_SUB.sv:23]
WARNING: [Synth 8-7071] port 'Exception' of module 'ADD_SUB' is unconnected for instance 'AddSub' [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/imports/Project/ALUdesign.sv:71]
WARNING: [Synth 8-7023] instance 'AddSub' of module 'ADD_SUB' has 5 connections declared, but only 4 given [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/imports/Project/ALUdesign.sv:71]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/imports/Project/ALUdesign.sv:138]
WARNING: [Synth 8-6014] Unused sequential element outnum_axis_tready_REG_reg was removed.  [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/imports/Project/ALUdesign.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'ALUdesign' (4#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/imports/Project/ALUdesign.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ALUdesign_1_0' (5#1) [/home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ALUdesign_1_0/synth/design_1_ALUdesign_1_0.sv:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2994.887 ; gain = 67.812 ; free physical = 5532 ; free virtual = 55573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3012.699 ; gain = 85.625 ; free physical = 6405 ; free virtual = 56445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3012.699 ; gain = 85.625 ; free physical = 6405 ; free virtual = 56445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3012.699 ; gain = 0.000 ; free physical = 6398 ; free virtual = 56438
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.605 ; gain = 0.000 ; free physical = 6390 ; free virtual = 56437
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3185.418 ; gain = 23.812 ; free physical = 6401 ; free virtual = 56449
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.418 ; gain = 258.344 ; free physical = 6487 ; free virtual = 56516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.418 ; gain = 258.344 ; free physical = 6487 ; free virtual = 56516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.418 ; gain = 258.344 ; free physical = 6487 ; free virtual = 56516
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Significand_reg' [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/new/Normalize.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'shift_reg' [/home/dimitriosa/Downloads/Project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1178/sources_1/new/Normalize.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.418 ; gain = 258.344 ; free physical = 6480 ; free virtual = 56509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   4 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 2     
	   4 Input    8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 3     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  26 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
	  25 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/MUL/product, operation Mode is: A*B2.
DSP Report: register inst/MUL/product is absorbed into DSP inst/MUL/product.
DSP Report: operator inst/MUL/product is absorbed into DSP inst/MUL/product.
DSP Report: operator inst/MUL/product is absorbed into DSP inst/MUL/product.
DSP Report: Generating DSP inst/MUL/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/MUL/product is absorbed into DSP inst/MUL/product.
DSP Report: operator inst/MUL/product is absorbed into DSP inst/MUL/product.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[24]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[23]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[22]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[21]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[20]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[19]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[18]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[17]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[16]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[15]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[14]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[13]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[12]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[11]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[10]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[9]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[8]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[7]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[6]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[5]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[4]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[3]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[2]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[1]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/Significand_reg[0]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/shift_reg[4]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/shift_reg[3]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/shift_reg[2]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/shift_reg[1]) is unused and will be removed from module design_1_ALUdesign_1_0.
INFO: [Synth 8-3332] Sequential element (inst/AddSub/norm/shift_reg[0]) is unused and will be removed from module design_1_ALUdesign_1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3203.402 ; gain = 276.328 ; free physical = 6422 ; free virtual = 56455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_ALUdesign_1_0 | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplication         | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 3206.371 ; gain = 279.297 ; free physical = 6175 ; free virtual = 56238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 3206.371 ; gain = 279.297 ; free physical = 6165 ; free virtual = 56228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3214.379 ; gain = 287.305 ; free physical = 6160 ; free virtual = 56222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3220.316 ; gain = 293.242 ; free physical = 6200 ; free virtual = 56233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3220.316 ; gain = 293.242 ; free physical = 6200 ; free virtual = 56233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3220.316 ; gain = 293.242 ; free physical = 6199 ; free virtual = 56232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3220.316 ; gain = 293.242 ; free physical = 6198 ; free virtual = 56231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3220.316 ; gain = 293.242 ; free physical = 6198 ; free virtual = 56231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3220.316 ; gain = 293.242 ; free physical = 6198 ; free virtual = 56231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    21|
|2     |DSP_ALU         |     2|
|3     |DSP_A_B_DATA    |     2|
|5     |DSP_C_DATA      |     2|
|6     |DSP_MULTIPLIER  |     2|
|7     |DSP_M_DATA      |     2|
|8     |DSP_OUTPUT      |     2|
|9     |DSP_PREADD      |     2|
|10    |DSP_PREADD_DATA |     2|
|11    |LUT1            |    23|
|12    |LUT2            |    25|
|13    |LUT3            |    65|
|14    |LUT4            |   141|
|15    |LUT5            |    93|
|16    |LUT6            |   266|
|17    |MUXF7           |     9|
|18    |FDRE            |    79|
|19    |FDSE            |    24|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3220.316 ; gain = 293.242 ; free physical = 6195 ; free virtual = 56228
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3220.316 ; gain = 120.523 ; free physical = 6218 ; free virtual = 56251
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3220.324 ; gain = 293.242 ; free physical = 6218 ; free virtual = 56251
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.223 ; gain = 0.000 ; free physical = 6310 ; free virtual = 56343
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3282.051 ; gain = 0.000 ; free physical = 6240 ; free virtual = 56273
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

Synth Design complete, checksum: dc5d44e1
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 3282.051 ; gain = 369.117 ; free physical = 6317 ; free virtual = 56356
INFO: [Common 17-1381] The checkpoint '/home/dimitriosa/Downloads/Project/project_1/project_1.runs/design_1_ALUdesign_1_0_synth_1/design_1_ALUdesign_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_ALUdesign_1_0, cache-ID = 58cc7035854b2b00
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dimitriosa/Downloads/Project/project_1/project_1.runs/design_1_ALUdesign_1_0_synth_1/design_1_ALUdesign_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ALUdesign_1_0_utilization_synth.rpt -pb design_1_ALUdesign_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 20 12:42:00 2022...
