Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /archive/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 07c9cef170004fa2b67ee1253f06516b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU10Bits_Test_behav xil_defaultlib.CPU10Bits_Test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:72]
ERROR: [VRFC 10-2063] Module <FetchUnit> not found while processing module instance <fu0> [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:154]
ERROR: [VRFC 10-2063] Module <ControlUnit> not found while processing module instance <cu0> [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:165]
ERROR: [VRFC 10-2063] Module <RegisterFile> not found while processing module instance <rf0> [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:177]
ERROR: [VRFC 10-2063] Module <ALU_source1_mux> not found while processing module instance <asm1> [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:188]
ERROR: [VRFC 10-2063] Module <ALU_source2_mux> not found while processing module instance <asm2> [/archive/ECE3570Lab2/ECE3570Lab2.srcs/sources_1/new/CPU.v:194]
ERROR: [VRFC 10-2063] Module <Register_Pipeline_37bit> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <Execute_Memory_Stage> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <Register_Pipeline_13bit> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <Write_Back_Stage> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
