// Seed: 790541930
module module_0 #(
    parameter id_26 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout supply0 id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout uwire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic _id_26 = id_23;
  assign id_25 = id_18;
  assign id_25 = id_20;
  wire id_27, id_28;
  logic id_29;
  ;
  wire id_30;
  assign id_17 = 1;
  assign id_12 = -1;
  assign id_4  = id_17;
  wire ['b0 : id_26] id_31;
  localparam id_32 = 1'd0;
endmodule
module module_1 #(
    parameter id_2 = 32'd21,
    parameter id_9 = 32'd55
) (
    input supply1 id_0
    , id_13,
    output uwire id_1,
    output wand _id_2,
    output tri0 id_3,
    input tri id_4,
    output supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    inout uwire id_8,
    output supply0 _id_9
    , id_14 = 1,
    input wor id_10[id_9 : id_2],
    output wand id_11
);
  assign id_13 = id_7;
  logic id_15;
  wire  id_16;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_13,
      id_13,
      id_14,
      id_15,
      id_14,
      id_14,
      id_13,
      id_15,
      id_13,
      id_16,
      id_15,
      id_14,
      id_15,
      id_13,
      id_14,
      id_16,
      id_14,
      id_16,
      id_14,
      id_13,
      id_13,
      id_15,
      id_13
  );
  union packed {logic id_17;} id_18;
endmodule
