--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/home/david/Xilinx/ISE13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml siggen.twx siggen.ncd -o siggen.twr siggen.pcf -ucf
siggen.ucf

Design file:              siggen.ncd
Physical constraint file: siggen.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 220 MHz HIGH 50%;

 154408 paths analyzed, 61673 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.529ns.
--------------------------------------------------------------------------------

Paths for end point mem_dout_1833 (SLICE_X136Y90.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               status (FF)
  Destination:          mem_dout_1833 (FF)
  Requirement:          4.545ns
  Data Path Delay:      4.397ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (1.226 - 1.323)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.545ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: status to mem_dout_1833
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y123.AQ     Tcko                  0.246   status
                                                       status
    SLICE_X136Y90.A5     net (fanout=1054)     4.139   status
    SLICE_X136Y90.CLK    Tas                   0.012   mem_dout<1839>
                                                       memA_dout[2099]_memB_dout[2099]_mux_188_OUT<1833>1
                                                       mem_dout_1833
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (0.258ns logic, 4.139ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_dout_590 (SLICE_X136Y109.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               status (FF)
  Destination:          mem_dout_590 (FF)
  Requirement:          4.545ns
  Data Path Delay:      4.396ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (1.226 - 1.323)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.545ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: status to mem_dout_590
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y123.AQ     Tcko                  0.246   status
                                                       status
    SLICE_X136Y109.C5    net (fanout=1054)     4.138   status
    SLICE_X136Y109.CLK   Tas                   0.012   mem_dout<592>
                                                       memA_dout[2099]_memB_dout[2099]_mux_188_OUT<590>1
                                                       mem_dout_590
    -------------------------------------------------  ---------------------------
    Total                                      4.396ns (0.258ns logic, 4.138ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_dout_640 (SLICE_X138Y113.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               status (FF)
  Destination:          mem_dout_640 (FF)
  Requirement:          4.545ns
  Data Path Delay:      4.394ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (1.231 - 1.323)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.545ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: status to mem_dout_640
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y123.AQ     Tcko                  0.246   status
                                                       status
    SLICE_X138Y113.B5    net (fanout=1054)     4.138   status
    SLICE_X138Y113.CLK   Tas                   0.010   mem_dout<644>
                                                       memA_dout[2099]_memB_dout[2099]_mux_188_OUT<640>1
                                                       mem_dout_640
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (0.256ns logic, 4.138ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 220 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point signature_9566 (SLICE_X69Y160.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmp_reg_9566 (FF)
  Destination:          signature_9566 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (0.800 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.545ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tmp_reg_9566 to signature_9566
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y158.CQ     Tcko                  0.098   tmp_reg<9567>
                                                       tmp_reg_9566
    SLICE_X69Y160.C5     net (fanout=4)        0.118   tmp_reg<9566>
    SLICE_X69Y160.CLK    Tah         (-Th)     0.056   signature<9567>
                                                       Mxor_tmp_reg[0]_signature[0]_xor_193_OUT_233_xo<0>1
                                                       signature_9566
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.042ns logic, 0.118ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point signature_9564 (SLICE_X69Y160.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmp_reg_9564 (FF)
  Destination:          signature_9564 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (0.800 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.545ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tmp_reg_9564 to signature_9564
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y158.AQ     Tcko                  0.098   tmp_reg<9567>
                                                       tmp_reg_9564
    SLICE_X69Y160.A5     net (fanout=4)        0.118   tmp_reg<9564>
    SLICE_X69Y160.CLK    Tah         (-Th)     0.055   signature<9567>
                                                       Mxor_tmp_reg[0]_signature[0]_xor_193_OUT_235_xo<0>1
                                                       signature_9564
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.043ns logic, 0.118ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point tmp_reg_3076 (SLICE_X137Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tmp_reg_5176 (FF)
  Destination:          tmp_reg_3076 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.763 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.545ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tmp_reg_5176 to tmp_reg_3076
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y80.AQ     Tcko                  0.115   tmp_reg<5179>
                                                       tmp_reg_5176
    SLICE_X137Y78.A6     net (fanout=4)        0.098   tmp_reg<5176>
    SLICE_X137Y78.CLK    Tah         (-Th)     0.055   tmp_reg<3079>
                                                       tmp_reg[0]_qc_result[0]_mux_183_OUT<6723>1
                                                       tmp_reg_3076
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.060ns logic, 0.098ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 220 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.878ns (period - min period limit)
  Period: 4.545ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKA)
  Physical resource: CW/b/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: CW/b/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y37.CLKARDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.878ns (period - min period limit)
  Period: 4.545ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKA)
  Physical resource: CW/b/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: CW/b/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/SP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y37.CLKBWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.878ns (period - min period limit)
  Period: 4.545ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKA)
  Physical resource: B/B2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/SP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: B/B2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/SP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y22.CLKARDCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.529|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 154408 paths, 0 nets, and 65179 connections

Design statistics:
   Minimum period:   4.529ns{1}   (Maximum frequency: 220.799MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 13 21:16:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 697 MB



