Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 23 10:57:39 2021
| Host         : AN-GUANGYAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3099)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (778)
5. checking no_input_delay (27)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3099)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clock (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[17]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[18]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[19]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[29]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_ifetch/pc_reg[31]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u_ifetch/pc_reg[9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: u_upg/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (778)
--------------------------------------------------
 There are 778 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.723     -277.649                    525                 3121        0.054        0.000                      0                 3121        2.633        0.000                       0                  1339  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
u_clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk   {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk   {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk        -0.819      -15.716                     42                 2692        0.612        0.000                      0                 2692       21.239        0.000                       0                  1163  
  clk_out2_cpuclk        94.191        0.000                      0                  301        0.054        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -1.723     -277.649                    525                  656        0.199        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_clk/inst/clk_in1
  To Clock:  u_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :           42  Failing Endpoints,  Worst Slack       -0.819ns,  Total Violation      -15.716ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.819ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.285ns  (logic 4.710ns (22.128%)  route 16.575ns (77.872%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.146ns = ( 21.593 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.907    -2.366    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.298    -2.068 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.672    -0.397    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.057 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.395     3.453    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22][0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.577 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.424     6.001    u_decode/douta[8]
    SLICE_X31Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.125 f  u_decode/pc[5]_i_13/O
                         net (fo=1, routed)           0.000     6.125    u_decode/pc[5]_i_13_n_0
    SLICE_X31Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     6.363 f  u_decode/pc_reg[5]_i_9/O
                         net (fo=1, routed)           0.730     7.093    u_decode/pc_reg[5]_i_9_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.298     7.391 f  u_decode/pc[5]_i_8/O
                         net (fo=83, routed)          1.254     8.645    u_decode/read_data_1[3]
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.769 r  u_decode/registers[0][30]_i_20/O
                         net (fo=44, routed)          1.165     9.934    u_decode/pc[6]_i_3_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.148    10.082 r  u_decode/registers[0][6]_i_25/O
                         net (fo=3, routed)           0.538    10.620    u_decode/registers[0][6]_i_25_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.328    10.948 r  u_decode/registers[0][4]_i_23/O
                         net (fo=4, routed)           0.832    11.780    u_decode/registers[0][4]_i_23_n_0
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.148    11.928 r  u_decode/registers[0][1]_i_15/O
                         net (fo=3, routed)           0.767    12.695    u_decode/registers[0][1]_i_15_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.328    13.023 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.841    13.864    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.498    14.486    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I3_O)        0.124    14.610 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.499    16.109    u_rom/alu_result[1]
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.148    16.257 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.632    20.889    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041    18.823    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122    18.945 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754    19.699    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    19.953 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.640    21.593    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    21.015    
                         clock uncertainty           -0.175    20.840    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770    20.070    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.070    
                         arrival time                         -20.889    
  -------------------------------------------------------------------
                         slack                                 -0.819    

Slack (VIOLATED) :        -0.811ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.188ns  (logic 4.710ns (22.229%)  route 16.478ns (77.771%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.235ns = ( 21.504 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.907    -2.366    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.298    -2.068 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.672    -0.397    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.057 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.395     3.453    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22][0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.577 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.424     6.001    u_decode/douta[8]
    SLICE_X31Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.125 f  u_decode/pc[5]_i_13/O
                         net (fo=1, routed)           0.000     6.125    u_decode/pc[5]_i_13_n_0
    SLICE_X31Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     6.363 f  u_decode/pc_reg[5]_i_9/O
                         net (fo=1, routed)           0.730     7.093    u_decode/pc_reg[5]_i_9_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.298     7.391 f  u_decode/pc[5]_i_8/O
                         net (fo=83, routed)          1.254     8.645    u_decode/read_data_1[3]
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.769 r  u_decode/registers[0][30]_i_20/O
                         net (fo=44, routed)          1.165     9.934    u_decode/pc[6]_i_3_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.148    10.082 r  u_decode/registers[0][6]_i_25/O
                         net (fo=3, routed)           0.538    10.620    u_decode/registers[0][6]_i_25_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.328    10.948 r  u_decode/registers[0][4]_i_23/O
                         net (fo=4, routed)           0.832    11.780    u_decode/registers[0][4]_i_23_n_0
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.148    11.928 r  u_decode/registers[0][1]_i_15/O
                         net (fo=3, routed)           0.767    12.695    u_decode/registers[0][1]_i_15_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.328    13.023 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.841    13.864    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.498    14.486    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I3_O)        0.124    14.610 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.499    16.109    u_rom/alu_result[1]
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.148    16.257 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.535    20.792    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041    18.823    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122    18.945 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754    19.699    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    19.953 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.551    21.504    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.926    
                         clock uncertainty           -0.175    20.751    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770    19.981    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.981    
                         arrival time                         -20.792    
  -------------------------------------------------------------------
                         slack                                 -0.811    

Slack (VIOLATED) :        -0.775ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.141ns  (logic 4.710ns (22.279%)  route 16.431ns (77.721%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.247ns = ( 21.492 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.907    -2.366    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.298    -2.068 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.672    -0.397    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.057 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.395     3.453    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22][0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.577 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.424     6.001    u_decode/douta[8]
    SLICE_X31Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.125 f  u_decode/pc[5]_i_13/O
                         net (fo=1, routed)           0.000     6.125    u_decode/pc[5]_i_13_n_0
    SLICE_X31Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     6.363 f  u_decode/pc_reg[5]_i_9/O
                         net (fo=1, routed)           0.730     7.093    u_decode/pc_reg[5]_i_9_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.298     7.391 f  u_decode/pc[5]_i_8/O
                         net (fo=83, routed)          1.254     8.645    u_decode/read_data_1[3]
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.769 r  u_decode/registers[0][30]_i_20/O
                         net (fo=44, routed)          1.165     9.934    u_decode/pc[6]_i_3_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.148    10.082 r  u_decode/registers[0][6]_i_25/O
                         net (fo=3, routed)           0.538    10.620    u_decode/registers[0][6]_i_25_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.328    10.948 r  u_decode/registers[0][4]_i_23/O
                         net (fo=4, routed)           0.832    11.780    u_decode/registers[0][4]_i_23_n_0
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.148    11.928 r  u_decode/registers[0][1]_i_15/O
                         net (fo=3, routed)           0.767    12.695    u_decode/registers[0][1]_i_15_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.328    13.023 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.841    13.864    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.498    14.486    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I3_O)        0.124    14.610 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.499    16.109    u_rom/alu_result[1]
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.148    16.257 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.487    20.744    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041    18.823    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122    18.945 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754    19.699    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    19.953 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.539    21.492    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.914    
                         clock uncertainty           -0.175    20.739    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770    19.969    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                         -20.744    
  -------------------------------------------------------------------
                         slack                                 -0.775    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 4.710ns (22.298%)  route 16.413ns (77.702%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.234ns = ( 21.505 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.907    -2.366    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.298    -2.068 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.672    -0.397    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.057 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.395     3.453    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22][0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.577 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.424     6.001    u_decode/douta[8]
    SLICE_X31Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.125 f  u_decode/pc[5]_i_13/O
                         net (fo=1, routed)           0.000     6.125    u_decode/pc[5]_i_13_n_0
    SLICE_X31Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     6.363 f  u_decode/pc_reg[5]_i_9/O
                         net (fo=1, routed)           0.730     7.093    u_decode/pc_reg[5]_i_9_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.298     7.391 f  u_decode/pc[5]_i_8/O
                         net (fo=83, routed)          1.254     8.645    u_decode/read_data_1[3]
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.769 r  u_decode/registers[0][30]_i_20/O
                         net (fo=44, routed)          1.165     9.934    u_decode/pc[6]_i_3_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.148    10.082 r  u_decode/registers[0][6]_i_25/O
                         net (fo=3, routed)           0.538    10.620    u_decode/registers[0][6]_i_25_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.328    10.948 r  u_decode/registers[0][4]_i_23/O
                         net (fo=4, routed)           0.832    11.780    u_decode/registers[0][4]_i_23_n_0
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.148    11.928 r  u_decode/registers[0][1]_i_15/O
                         net (fo=3, routed)           0.767    12.695    u_decode/registers[0][1]_i_15_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.328    13.023 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.841    13.864    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.498    14.486    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I3_O)        0.124    14.610 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.499    16.109    u_rom/alu_result[1]
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.148    16.257 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.470    20.727    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y19         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041    18.823    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122    18.945 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754    19.699    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    19.953 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.552    21.505    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.927    
                         clock uncertainty           -0.175    20.752    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.770    19.982    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.982    
                         arrival time                         -20.727    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.670ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.131ns  (logic 4.710ns (22.289%)  route 16.421ns (77.711%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.151ns = ( 21.588 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.907    -2.366    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.298    -2.068 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.672    -0.397    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.057 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.395     3.453    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22][0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.577 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.424     6.001    u_decode/douta[8]
    SLICE_X31Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.125 f  u_decode/pc[5]_i_13/O
                         net (fo=1, routed)           0.000     6.125    u_decode/pc[5]_i_13_n_0
    SLICE_X31Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     6.363 f  u_decode/pc_reg[5]_i_9/O
                         net (fo=1, routed)           0.730     7.093    u_decode/pc_reg[5]_i_9_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.298     7.391 f  u_decode/pc[5]_i_8/O
                         net (fo=83, routed)          1.254     8.645    u_decode/read_data_1[3]
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.769 r  u_decode/registers[0][30]_i_20/O
                         net (fo=44, routed)          1.165     9.934    u_decode/pc[6]_i_3_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.148    10.082 r  u_decode/registers[0][6]_i_25/O
                         net (fo=3, routed)           0.538    10.620    u_decode/registers[0][6]_i_25_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.328    10.948 r  u_decode/registers[0][4]_i_23/O
                         net (fo=4, routed)           0.832    11.780    u_decode/registers[0][4]_i_23_n_0
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.148    11.928 r  u_decode/registers[0][1]_i_15/O
                         net (fo=3, routed)           0.767    12.695    u_decode/registers[0][1]_i_15_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.328    13.023 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.841    13.864    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.498    14.486    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I3_O)        0.124    14.610 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.499    16.109    u_rom/alu_result[1]
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.148    16.257 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.478    20.735    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041    18.823    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122    18.945 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754    19.699    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    19.953 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.635    21.588    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    21.010    
                         clock uncertainty           -0.175    20.835    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770    20.065    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.065    
                         arrival time                         -20.735    
  -------------------------------------------------------------------
                         slack                                 -0.670    

Slack (VIOLATED) :        -0.648ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.015ns  (logic 4.710ns (22.413%)  route 16.305ns (77.587%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.245ns = ( 21.494 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.907    -2.366    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.298    -2.068 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.672    -0.397    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.057 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.395     3.453    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22][0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.577 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.424     6.001    u_decode/douta[8]
    SLICE_X31Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.125 f  u_decode/pc[5]_i_13/O
                         net (fo=1, routed)           0.000     6.125    u_decode/pc[5]_i_13_n_0
    SLICE_X31Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     6.363 f  u_decode/pc_reg[5]_i_9/O
                         net (fo=1, routed)           0.730     7.093    u_decode/pc_reg[5]_i_9_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.298     7.391 f  u_decode/pc[5]_i_8/O
                         net (fo=83, routed)          1.254     8.645    u_decode/read_data_1[3]
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.769 r  u_decode/registers[0][30]_i_20/O
                         net (fo=44, routed)          1.165     9.934    u_decode/pc[6]_i_3_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.148    10.082 r  u_decode/registers[0][6]_i_25/O
                         net (fo=3, routed)           0.538    10.620    u_decode/registers[0][6]_i_25_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.328    10.948 r  u_decode/registers[0][4]_i_23/O
                         net (fo=4, routed)           0.832    11.780    u_decode/registers[0][4]_i_23_n_0
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.148    11.928 r  u_decode/registers[0][1]_i_15/O
                         net (fo=3, routed)           0.767    12.695    u_decode/registers[0][1]_i_15_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.328    13.023 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.841    13.864    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.498    14.486    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I3_O)        0.124    14.610 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.499    16.109    u_rom/alu_result[1]
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.148    16.257 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.361    20.618    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y20         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041    18.823    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122    18.945 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754    19.699    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    19.953 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.540    21.494    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.915    
                         clock uncertainty           -0.175    20.740    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770    19.970    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.970    
                         arrival time                         -20.618    
  -------------------------------------------------------------------
                         slack                                 -0.648    

Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.096ns  (logic 4.710ns (22.327%)  route 16.386ns (77.673%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.163ns = ( 21.576 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.907    -2.366    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.298    -2.068 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.672    -0.397    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.057 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.395     3.453    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22][0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.577 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.424     6.001    u_decode/douta[8]
    SLICE_X31Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.125 f  u_decode/pc[5]_i_13/O
                         net (fo=1, routed)           0.000     6.125    u_decode/pc[5]_i_13_n_0
    SLICE_X31Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     6.363 f  u_decode/pc_reg[5]_i_9/O
                         net (fo=1, routed)           0.730     7.093    u_decode/pc_reg[5]_i_9_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.298     7.391 f  u_decode/pc[5]_i_8/O
                         net (fo=83, routed)          1.254     8.645    u_decode/read_data_1[3]
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.769 r  u_decode/registers[0][30]_i_20/O
                         net (fo=44, routed)          1.165     9.934    u_decode/pc[6]_i_3_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.148    10.082 r  u_decode/registers[0][6]_i_25/O
                         net (fo=3, routed)           0.538    10.620    u_decode/registers[0][6]_i_25_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.328    10.948 r  u_decode/registers[0][4]_i_23/O
                         net (fo=4, routed)           0.832    11.780    u_decode/registers[0][4]_i_23_n_0
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.148    11.928 r  u_decode/registers[0][1]_i_15/O
                         net (fo=3, routed)           0.767    12.695    u_decode/registers[0][1]_i_15_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.328    13.023 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.841    13.864    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.498    14.486    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I3_O)        0.124    14.610 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.499    16.109    u_rom/alu_result[1]
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.148    16.257 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.443    20.699    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041    18.823    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122    18.945 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754    19.699    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    19.953 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.623    21.576    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.998    
                         clock uncertainty           -0.175    20.823    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770    20.053    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.053    
                         arrival time                         -20.699    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.644ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.096ns  (logic 4.710ns (22.327%)  route 16.386ns (77.673%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.161ns = ( 21.578 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.907    -2.366    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.298    -2.068 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.672    -0.397    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.057 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.395     3.453    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22][0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.577 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.424     6.001    u_decode/douta[8]
    SLICE_X31Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.125 f  u_decode/pc[5]_i_13/O
                         net (fo=1, routed)           0.000     6.125    u_decode/pc[5]_i_13_n_0
    SLICE_X31Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     6.363 f  u_decode/pc_reg[5]_i_9/O
                         net (fo=1, routed)           0.730     7.093    u_decode/pc_reg[5]_i_9_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.298     7.391 f  u_decode/pc[5]_i_8/O
                         net (fo=83, routed)          1.254     8.645    u_decode/read_data_1[3]
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.769 r  u_decode/registers[0][30]_i_20/O
                         net (fo=44, routed)          1.165     9.934    u_decode/pc[6]_i_3_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.148    10.082 r  u_decode/registers[0][6]_i_25/O
                         net (fo=3, routed)           0.538    10.620    u_decode/registers[0][6]_i_25_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.328    10.948 r  u_decode/registers[0][4]_i_23/O
                         net (fo=4, routed)           0.832    11.780    u_decode/registers[0][4]_i_23_n_0
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.148    11.928 r  u_decode/registers[0][1]_i_15/O
                         net (fo=3, routed)           0.767    12.695    u_decode/registers[0][1]_i_15_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.328    13.023 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.841    13.864    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.498    14.486    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I3_O)        0.124    14.610 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.499    16.109    u_rom/alu_result[1]
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.148    16.257 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.443    20.699    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y13         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041    18.823    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122    18.945 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754    19.699    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    19.953 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.625    21.578    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    21.000    
                         clock uncertainty           -0.175    20.825    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770    20.055    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.055    
                         arrival time                         -20.699    
  -------------------------------------------------------------------
                         slack                                 -0.644    

Slack (VIOLATED) :        -0.627ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.082ns  (logic 4.710ns (22.342%)  route 16.372ns (77.658%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.158ns = ( 21.581 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.907    -2.366    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.298    -2.068 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.672    -0.397    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.057 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.395     3.453    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22][0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.577 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.424     6.001    u_decode/douta[8]
    SLICE_X31Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.125 f  u_decode/pc[5]_i_13/O
                         net (fo=1, routed)           0.000     6.125    u_decode/pc[5]_i_13_n_0
    SLICE_X31Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     6.363 f  u_decode/pc_reg[5]_i_9/O
                         net (fo=1, routed)           0.730     7.093    u_decode/pc_reg[5]_i_9_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.298     7.391 f  u_decode/pc[5]_i_8/O
                         net (fo=83, routed)          1.254     8.645    u_decode/read_data_1[3]
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.769 r  u_decode/registers[0][30]_i_20/O
                         net (fo=44, routed)          1.165     9.934    u_decode/pc[6]_i_3_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.148    10.082 r  u_decode/registers[0][6]_i_25/O
                         net (fo=3, routed)           0.538    10.620    u_decode/registers[0][6]_i_25_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.328    10.948 r  u_decode/registers[0][4]_i_23/O
                         net (fo=4, routed)           0.832    11.780    u_decode/registers[0][4]_i_23_n_0
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.148    11.928 r  u_decode/registers[0][1]_i_15/O
                         net (fo=3, routed)           0.767    12.695    u_decode/registers[0][1]_i_15_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.328    13.023 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.841    13.864    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.498    14.486    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I3_O)        0.124    14.610 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.499    16.109    u_rom/alu_result[1]
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.148    16.257 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.429    20.685    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041    18.823    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122    18.945 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754    19.699    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    19.953 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.628    21.581    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    21.003    
                         clock uncertainty           -0.175    20.828    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770    20.058    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.058    
                         arrival time                         -20.685    
  -------------------------------------------------------------------
                         slack                                 -0.627    

Slack (VIOLATED) :        -0.624ns  (required time - arrival time)
  Source:                 u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.999ns  (logic 4.710ns (22.430%)  route 16.289ns (77.570%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.238ns = ( 21.501 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.113    -3.423    u_rom/clk_out1
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.150    -3.273 r  u_rom/instmem_i_1/O
                         net (fo=1, routed)           0.907    -2.366    u_rom/instmem_i_1_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.298    -2.068 r  u_rom/instmem_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.672    -0.397    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.057 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.395     3.453    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22][0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.577 r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         2.424     6.001    u_decode/douta[8]
    SLICE_X31Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.125 f  u_decode/pc[5]_i_13/O
                         net (fo=1, routed)           0.000     6.125    u_decode/pc[5]_i_13_n_0
    SLICE_X31Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     6.363 f  u_decode/pc_reg[5]_i_9/O
                         net (fo=1, routed)           0.730     7.093    u_decode/pc_reg[5]_i_9_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.298     7.391 f  u_decode/pc[5]_i_8/O
                         net (fo=83, routed)          1.254     8.645    u_decode/read_data_1[3]
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.124     8.769 r  u_decode/registers[0][30]_i_20/O
                         net (fo=44, routed)          1.165     9.934    u_decode/pc[6]_i_3_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I0_O)        0.148    10.082 r  u_decode/registers[0][6]_i_25/O
                         net (fo=3, routed)           0.538    10.620    u_decode/registers[0][6]_i_25_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.328    10.948 r  u_decode/registers[0][4]_i_23/O
                         net (fo=4, routed)           0.832    11.780    u_decode/registers[0][4]_i_23_n_0
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.148    11.928 r  u_decode/registers[0][1]_i_15/O
                         net (fo=3, routed)           0.767    12.695    u_decode/registers[0][1]_i_15_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.328    13.023 r  u_decode/registers[0][1]_i_9/O
                         net (fo=1, routed)           0.841    13.864    u_rom/registers[0][1]_i_3_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.988 r  u_rom/registers[0][1]_i_5/O
                         net (fo=1, routed)           0.498    14.486    u_rom/registers[0][1]_i_5_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I3_O)        0.124    14.610 r  u_rom/registers[0][1]_i_3/O
                         net (fo=20, routed)          1.499    16.109    u_rom/alu_result[1]
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.148    16.257 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.345    20.602    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181    22.920    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041    18.823    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122    18.945 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754    19.699    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    19.953 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.548    21.501    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    20.923    
                         clock uncertainty           -0.175    20.748    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.770    19.978    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                         -20.602    
  -------------------------------------------------------------------
                         slack                                 -0.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.710ns  (logic 0.366ns (51.576%)  route 0.344ns (48.424%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 20.971 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 20.932 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.556    20.932    u_ifetch/clk_out1
    SLICE_X55Y82         FDRE                                         r  u_ifetch/pc_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.146    21.078 r  u_ifetch/pc_reg[28]/Q
                         net (fo=1, routed)           0.167    21.245    u_ifetch/pc_reg_n_0_[28]
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    21.354 r  u_ifetch/branch_base_addr_carry__5/O[3]
                         net (fo=5, routed)           0.177    21.531    u_rom/branch_base_addr[26]
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.111    21.642 r  u_rom/pc[28]_i_1/O
                         net (fo=1, routed)           0.000    21.642    u_ifetch/D[27]
    SLICE_X55Y82         FDRE                                         r  u_ifetch/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.824    20.971    u_ifetch/clk_out1
    SLICE_X55Y82         FDRE                                         r  u_ifetch/pc_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.039    20.932    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.098    21.030    u_ifetch/pc_reg[28]
  -------------------------------------------------------------------
                         required time                        -21.030    
                         arrival time                          21.642    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.766ns  (logic 0.366ns (47.785%)  route 0.400ns (52.215%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 20.971 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 20.932 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.556    20.932    u_ifetch/clk_out1
    SLICE_X55Y82         FDRE                                         r  u_ifetch/pc_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.146    21.078 r  u_ifetch/pc_reg[29]/Q
                         net (fo=1, routed)           0.161    21.240    u_ifetch/pc_reg_n_0_[29]
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.355 r  u_ifetch/branch_base_addr_carry__6/O[0]
                         net (fo=5, routed)           0.239    21.593    u_rom/branch_base_addr[27]
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.105    21.698 r  u_rom/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    21.698    u_ifetch/D[28]
    SLICE_X55Y82         FDRE                                         r  u_ifetch/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.824    20.971    u_ifetch/clk_out1
    SLICE_X55Y82         FDRE                                         r  u_ifetch/pc_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.039    20.932    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.099    21.031    u_ifetch/pc_reg[29]
  -------------------------------------------------------------------
                         required time                        -21.031    
                         arrival time                          21.698    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.772ns  (logic 0.365ns (47.304%)  route 0.407ns (52.696%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 20.971 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 20.932 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.556    20.932    u_ifetch/clk_out1
    SLICE_X55Y82         FDRE                                         r  u_ifetch/pc_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.146    21.078 r  u_ifetch/pc_reg[30]/Q
                         net (fo=1, routed)           0.168    21.247    u_ifetch/pc_reg_n_0_[30]
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    21.358 r  u_ifetch/branch_base_addr_carry__6/O[1]
                         net (fo=5, routed)           0.238    21.596    u_rom/branch_base_addr[28]
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.108    21.704 r  u_rom/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    21.704    u_ifetch/D[29]
    SLICE_X55Y82         FDRE                                         r  u_ifetch/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.824    20.971    u_ifetch/clk_out1
    SLICE_X55Y82         FDRE                                         r  u_ifetch/pc_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.039    20.932    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.099    21.031    u_ifetch/pc_reg[30]
  -------------------------------------------------------------------
                         required time                        -21.031    
                         arrival time                          21.704    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.794ns  (logic 0.364ns (45.835%)  route 0.430ns (54.164%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 20.971 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 20.932 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.556    20.932    u_ifetch/clk_out1
    SLICE_X55Y82         FDRE                                         r  u_ifetch/pc_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.146    21.078 r  u_ifetch/pc_reg[31]/Q
                         net (fo=1, routed)           0.111    21.189    u_ifetch/pc_reg_n_0_[31]
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    21.299 r  u_ifetch/branch_base_addr_carry__6/O[2]
                         net (fo=4, routed)           0.319    21.618    u_rom/branch_base_addr[29]
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.108    21.726 r  u_rom/pc[31]_i_2/O
                         net (fo=1, routed)           0.000    21.726    u_ifetch/D[30]
    SLICE_X55Y82         FDRE                                         r  u_ifetch/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.824    20.971    u_ifetch/clk_out1
    SLICE_X55Y82         FDRE                                         r  u_ifetch/pc_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.039    20.932    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.099    21.031    u_ifetch/pc_reg[31]
  -------------------------------------------------------------------
                         required time                        -21.031    
                         arrival time                          21.726    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.814ns  (logic 0.409ns (50.272%)  route 0.405ns (49.728%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 20.970 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 20.931 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.555    20.931    u_ifetch/clk_out1
    SLICE_X55Y81         FDRE                                         r  u_ifetch/pc_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.146    21.077 r  u_ifetch/pc_reg[27]/Q
                         net (fo=1, routed)           0.175    21.253    u_ifetch/pc_reg_n_0_[27]
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    21.363 r  u_ifetch/branch_base_addr_carry__5/O[2]
                         net (fo=5, routed)           0.147    21.510    u_decode/branch_base_addr[25]
    SLICE_X55Y81         LUT3 (Prop_lut3_I2_O)        0.108    21.618 r  u_decode/pc[27]_i_2/O
                         net (fo=1, routed)           0.082    21.700    u_rom/pc_reg[27]
    SLICE_X55Y81         LUT5 (Prop_lut5_I4_O)        0.045    21.745 r  u_rom/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    21.745    u_ifetch/D[26]
    SLICE_X55Y81         FDRE                                         r  u_ifetch/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.823    20.970    u_ifetch/clk_out1
    SLICE_X55Y81         FDRE                                         r  u_ifetch/pc_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.039    20.931    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.099    21.030    u_ifetch/pc_reg[27]
  -------------------------------------------------------------------
                         required time                        -21.030    
                         arrival time                          21.745    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.864ns  (logic 0.409ns (47.349%)  route 0.455ns (52.651%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 20.967 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.811ns = ( 20.928 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.552    20.928    u_ifetch/clk_out1
    SLICE_X55Y78         FDRE                                         r  u_ifetch/pc_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.146    21.074 r  u_ifetch/pc_reg[11]/Q
                         net (fo=2, routed)           0.122    21.197    u_ifetch/pc_reg_n_0_[11]
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    21.307 r  u_ifetch/branch_base_addr_carry__1/O[2]
                         net (fo=5, routed)           0.250    21.557    u_decode/branch_base_addr[9]
    SLICE_X55Y78         LUT3 (Prop_lut3_I2_O)        0.108    21.665 r  u_decode/pc[11]_i_2/O
                         net (fo=1, routed)           0.082    21.747    u_rom/pc_reg[11]
    SLICE_X55Y78         LUT5 (Prop_lut5_I4_O)        0.045    21.792 r  u_rom/pc[11]_i_1/O
                         net (fo=1, routed)           0.000    21.792    u_ifetch/D[10]
    SLICE_X55Y78         FDRE                                         r  u_ifetch/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.820    20.967    u_ifetch/clk_out1
    SLICE_X55Y78         FDRE                                         r  u_ifetch/pc_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.039    20.928    
    SLICE_X55Y78         FDRE (Hold_fdre_C_D)         0.099    21.027    u_ifetch/pc_reg[11]
  -------------------------------------------------------------------
                         required time                        -21.027    
                         arrival time                          21.792    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.875ns  (logic 0.409ns (46.735%)  route 0.466ns (53.265%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 20.968 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 20.929 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.553    20.929    u_ifetch/clk_out1
    SLICE_X55Y79         FDRE                                         r  u_ifetch/pc_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.146    21.075 r  u_ifetch/pc_reg[15]/Q
                         net (fo=2, routed)           0.122    21.197    u_ifetch/pc_reg_n_0_[15]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    21.307 r  u_ifetch/branch_base_addr_carry__2/O[2]
                         net (fo=5, routed)           0.234    21.542    u_decode/branch_base_addr[13]
    SLICE_X55Y79         LUT3 (Prop_lut3_I2_O)        0.108    21.650 r  u_decode/pc[15]_i_2/O
                         net (fo=1, routed)           0.110    21.759    u_rom/pc_reg[15]
    SLICE_X55Y79         LUT5 (Prop_lut5_I4_O)        0.045    21.804 r  u_rom/pc[15]_i_1/O
                         net (fo=1, routed)           0.000    21.804    u_ifetch/D[14]
    SLICE_X55Y79         FDRE                                         r  u_ifetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.821    20.968    u_ifetch/clk_out1
    SLICE_X55Y79         FDRE                                         r  u_ifetch/pc_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.039    20.929    
    SLICE_X55Y79         FDRE (Hold_fdre_C_D)         0.099    21.028    u_ifetch/pc_reg[15]
  -------------------------------------------------------------------
                         required time                        -21.028    
                         arrival time                          21.804    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.936ns  (logic 0.432ns (46.169%)  route 0.504ns (53.831%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 20.970 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 20.930 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.554    20.930    u_ifetch/clk_out1
    SLICE_X58Y78         FDRE                                         r  u_ifetch/pc_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.167    21.097 r  u_ifetch/pc_reg[13]/Q
                         net (fo=2, routed)           0.145    21.242    u_ifetch/pc_reg_n_0_[13]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.357 r  u_ifetch/branch_base_addr_carry__2/O[0]
                         net (fo=5, routed)           0.267    21.625    u_decode/branch_base_addr[11]
    SLICE_X58Y78         LUT3 (Prop_lut3_I2_O)        0.105    21.730 r  u_decode/pc[13]_i_3/O
                         net (fo=1, routed)           0.091    21.821    u_rom/pc_reg[13]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.045    21.866 r  u_rom/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    21.866    u_ifetch/D[12]
    SLICE_X58Y78         FDRE                                         r  u_ifetch/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.823    20.970    u_ifetch/clk_out1
    SLICE_X58Y78         FDRE                                         r  u_ifetch/pc_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.040    20.930    
    SLICE_X58Y78         FDRE (Hold_fdre_C_D)         0.125    21.055    u_ifetch/pc_reg[13]
  -------------------------------------------------------------------
                         required time                        -21.055    
                         arrival time                          21.866    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.948ns  (logic 0.536ns (56.567%)  route 0.412ns (43.433%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 20.966 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.811ns = ( 20.928 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.552    20.928    u_ifetch/clk_out1
    SLICE_X55Y77         FDRE                                         r  u_ifetch/pc_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.146    21.074 r  u_ifetch/pc_reg[7]/Q
                         net (fo=2, routed)           0.122    21.197    u_ifetch/pc_reg_n_0_[7]
    SLICE_X56Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    21.307 r  u_ifetch/branch_base_addr_carry__0/O[2]
                         net (fo=5, routed)           0.176    21.482    u_ifetch/branch_base_addr[5]
    SLICE_X57Y77         LUT2 (Prop_lut2_I0_O)        0.108    21.590 r  u_ifetch/pc[9]_i_6/O
                         net (fo=1, routed)           0.000    21.590    u_ifetch/pc[9]_i_6_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    21.655 r  u_ifetch/pc_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.113    21.769    u_rom/addr_result[5]
    SLICE_X55Y77         LUT5 (Prop_lut5_I2_O)        0.107    21.876 r  u_rom/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    21.876    u_ifetch/D[6]
    SLICE_X55Y77         FDRE                                         r  u_ifetch/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.819    20.966    u_ifetch/clk_out1
    SLICE_X55Y77         FDRE                                         r  u_ifetch/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.038    20.928    
    SLICE_X55Y77         FDRE (Hold_fdre_C_D)         0.099    21.027    u_ifetch/pc_reg[7]
  -------------------------------------------------------------------
                         required time                        -21.027    
                         arrival time                          21.876    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 u_ifetch/pc_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u_ifetch/pc_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.950ns  (logic 0.513ns (54.028%)  route 0.437ns (45.972%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 20.968 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 20.929 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440    22.179    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.553    20.929    u_ifetch/clk_out1
    SLICE_X55Y79         FDRE                                         r  u_ifetch/pc_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.146    21.075 r  u_ifetch/pc_reg[15]/Q
                         net (fo=2, routed)           0.122    21.197    u_ifetch/pc_reg_n_0_[15]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    21.343 r  u_ifetch/branch_base_addr_carry__2/O[3]
                         net (fo=5, routed)           0.175    21.518    u_decode/branch_base_addr[14]
    SLICE_X55Y79         LUT3 (Prop_lut3_I2_O)        0.114    21.632 r  u_decode/pc[16]_i_2/O
                         net (fo=1, routed)           0.139    21.772    u_rom/pc_reg[16]_7
    SLICE_X55Y79         LUT5 (Prop_lut5_I4_O)        0.107    21.879 r  u_rom/pc[16]_i_1/O
                         net (fo=1, routed)           0.000    21.879    u_ifetch/D[15]
    SLICE_X55Y79         FDRE                                         r  u_ifetch/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481    22.220    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        0.821    20.968    u_ifetch/clk_out1
    SLICE_X55Y79         FDRE                                         r  u_ifetch/pc_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.039    20.929    
    SLICE_X55Y79         FDRE (Hold_fdre_C_D)         0.099    21.028    u_ifetch/pc_reg[16]
  -------------------------------------------------------------------
                         required time                        -21.028    
                         arrival time                          21.879    
  -------------------------------------------------------------------
                         slack                                  0.851    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { u_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y17    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y17    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y19    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y19    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y20    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y20    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y12    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y12    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X39Y75    u_decode/registers_reg[16][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X43Y70    u_decode/registers_reg[19][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X40Y74    u_decode/registers_reg[19][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X43Y70    u_decode/registers_reg[19][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X34Y75    u_decode/registers_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X34Y75    u_decode/registers_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X34Y75    u_decode/registers_reg[1][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X58Y78    u_ifetch/pc_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X58Y79    u_ifetch/pc_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X33Y76    u_decode/registers_reg[22][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y71    u_decode/registers_reg[16][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y71    u_decode/registers_reg[16][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y80    u_decode/registers_reg[17][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y80    u_decode/registers_reg[17][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y86    u_decode/registers_reg[17][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y80    u_decode/registers_reg[17][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y80    u_decode/registers_reg[17][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y86    u_decode/registers_reg[17][18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y77    u_decode/registers_reg[17][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y86    u_decode/registers_reg[17][24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.191ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.217ns (23.586%)  route 3.943ns (76.414%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.906ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630    -3.906    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  u_upg/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.592    -1.858    u_upg/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152    -1.706 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.441    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.332    -1.109 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.648    -0.460    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.124    -0.336 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.603     0.267    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.153     0.420 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.834     1.254    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X67Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508    96.551    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.499    96.052    
                         clock uncertainty           -0.199    95.853    
    SLICE_X67Y91         FDCE (Setup_fdce_C_CE)      -0.408    95.445    u_upg/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.445    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 94.191    

Slack (MET) :             94.191ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.217ns (23.586%)  route 3.943ns (76.414%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.906ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630    -3.906    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  u_upg/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.592    -1.858    u_upg/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152    -1.706 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.441    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.332    -1.109 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.648    -0.460    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.124    -0.336 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.603     0.267    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.153     0.420 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.834     1.254    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X67Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508    96.551    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.499    96.052    
                         clock uncertainty           -0.199    95.853    
    SLICE_X67Y91         FDCE (Setup_fdce_C_CE)      -0.408    95.445    u_upg/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.445    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 94.191    

Slack (MET) :             94.427ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.217ns (24.503%)  route 3.750ns (75.497%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.906ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630    -3.906    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  u_upg/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.592    -1.858    u_upg/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152    -1.706 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.441    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.332    -1.109 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.648    -0.460    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.124    -0.336 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.603     0.267    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.153     0.420 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.641     1.061    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508    96.551    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.457    96.094    
                         clock uncertainty           -0.199    95.895    
    SLICE_X63Y95         FDCE (Setup_fdce_C_CE)      -0.408    95.487    u_upg/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.487    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 94.427    

Slack (MET) :             94.427ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.217ns (24.503%)  route 3.750ns (75.497%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.906ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630    -3.906    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  u_upg/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.592    -1.858    u_upg/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152    -1.706 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.441    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.332    -1.109 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.648    -0.460    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.124    -0.336 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.603     0.267    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.153     0.420 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.641     1.061    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508    96.551    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.457    96.094    
                         clock uncertainty           -0.199    95.895    
    SLICE_X63Y95         FDCE (Setup_fdce_C_CE)      -0.408    95.487    u_upg/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         95.487    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 94.427    

Slack (MET) :             94.427ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.217ns (24.503%)  route 3.750ns (75.497%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.906ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630    -3.906    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  u_upg/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.592    -1.858    u_upg/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152    -1.706 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.441    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.332    -1.109 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.648    -0.460    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.124    -0.336 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.603     0.267    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.153     0.420 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.641     1.061    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508    96.551    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.457    96.094    
                         clock uncertainty           -0.199    95.895    
    SLICE_X63Y95         FDCE (Setup_fdce_C_CE)      -0.408    95.487    u_upg/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         95.487    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 94.427    

Slack (MET) :             94.480ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.217ns (24.986%)  route 3.654ns (75.014%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.906ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630    -3.906    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  u_upg/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.592    -1.858    u_upg/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152    -1.706 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.441    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.332    -1.109 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.648    -0.460    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.124    -0.336 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.603     0.267    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.153     0.420 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.545     0.965    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X65Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508    96.551    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.499    96.052    
                         clock uncertainty           -0.199    95.853    
    SLICE_X65Y91         FDCE (Setup_fdce_C_CE)      -0.408    95.445    u_upg/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.445    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 94.480    

Slack (MET) :             94.480ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.217ns (24.986%)  route 3.654ns (75.014%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.906ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630    -3.906    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  u_upg/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.592    -1.858    u_upg/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152    -1.706 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.441    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.332    -1.109 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.648    -0.460    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.124    -0.336 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.603     0.267    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.153     0.420 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.545     0.965    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X65Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508    96.551    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.499    96.052    
                         clock uncertainty           -0.199    95.853    
    SLICE_X65Y91         FDCE (Setup_fdce_C_CE)      -0.408    95.445    u_upg/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.445    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 94.480    

Slack (MET) :             94.480ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.217ns (24.986%)  route 3.654ns (75.014%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.906ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630    -3.906    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  u_upg/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.592    -1.858    u_upg/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152    -1.706 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.441    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.332    -1.109 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.648    -0.460    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.124    -0.336 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.603     0.267    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.153     0.420 r  u_upg/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.545     0.965    u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X65Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508    96.551    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y91         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.499    96.052    
                         clock uncertainty           -0.199    95.853    
    SLICE_X65Y91         FDCE (Setup_fdce_C_CE)      -0.408    95.445    u_upg/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         95.445    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 94.480    

Slack (MET) :             94.537ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.188ns (23.600%)  route 3.846ns (76.400%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.906ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630    -3.906    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  u_upg/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.592    -1.858    u_upg/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152    -1.706 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.441    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.332    -1.109 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.648    -0.460    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.124    -0.336 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.606     0.270    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124     0.394 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.734     1.128    u_upg/inst/upg_inst/s_axi_wdata
    SLICE_X63Y94         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508    96.551    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism             -0.482    96.069    
                         clock uncertainty           -0.199    95.870    
    SLICE_X63Y94         FDRE (Setup_fdre_C_CE)      -0.205    95.665    u_upg/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.665    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 94.537    

Slack (MET) :             94.537ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.188ns (23.600%)  route 3.846ns (76.400%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.449ns = ( 96.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.906ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630    -3.906    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_upg/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  u_upg/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.592    -1.858    u_upg/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152    -1.706 f  u_upg/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.266    -1.441    u_upg/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.332    -1.109 f  u_upg/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.648    -0.460    u_upg/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.124    -0.336 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.606     0.270    u_upg/inst/upg_inst/uart_wen5_out
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124     0.394 r  u_upg/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.734     1.128    u_upg/inst/upg_inst/s_axi_wdata
    SLICE_X63Y94         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508    96.551    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism             -0.482    96.069    
                         clock uncertainty           -0.199    95.870    
    SLICE_X63Y94         FDRE (Setup_fdre_C_CE)      -0.205    95.665    u_upg/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         95.665    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 94.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.248%)  route 0.234ns (55.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565    -0.798    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X64Y100        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.657 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=4, routed)           0.234    -0.422    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg_reg[2]
    SLICE_X64Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.377 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.377    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X64Y99         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.839    -0.753    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X64Y99         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism              0.229    -0.524    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.092    -0.432    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.250ns (47.429%)  route 0.277ns (52.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567    -0.796    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aclk
    SLICE_X62Y98         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.648 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]/Q
                         net (fo=7, routed)           0.277    -0.371    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15]
    SLICE_X62Y101        LUT5 (Prop_lut5_I0_O)        0.102    -0.269 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/frame_err_ocrd_i_1/O
                         net (fo=1, routed)           0.000    -0.269    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I_n_11
    SLICE_X62Y101        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835    -0.756    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y101        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/C
                         clock pessimism              0.229    -0.527    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.131    -0.396    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566    -0.797    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  u_upg/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.544    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X62Y95         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.755    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y95         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.026    -0.781    
    SLICE_X62Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.672    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.837%)  route 0.186ns (53.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567    -0.796    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X66Y99         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.632 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.186    -0.446    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X62Y99         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838    -0.754    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y99         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.005    -0.759    
    SLICE_X62Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.576    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.591%)  route 0.143ns (50.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567    -0.796    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X64Y99         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.655 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.143    -0.511    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X62Y99         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838    -0.754    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y99         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.005    -0.759    
    SLICE_X62Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.642    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.706%)  route 0.143ns (50.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567    -0.796    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X64Y99         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.655 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.143    -0.512    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X62Y99         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838    -0.754    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y99         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.005    -0.759    
    SLICE_X62Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.644    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.246ns (47.027%)  route 0.277ns (52.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.567    -0.796    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aclk
    SLICE_X62Y98         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.648 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]/Q
                         net (fo=7, routed)           0.277    -0.371    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15]
    SLICE_X62Y101        LUT4 (Prop_lut4_I0_O)        0.098    -0.273 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/fifo_Write_i_1/O
                         net (fo=1, routed)           0.000    -0.273    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write0
    SLICE_X62Y101        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835    -0.756    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y101        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
                         clock pessimism              0.229    -0.527    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.121    -0.406    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.566    -0.797    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  u_upg/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  u_upg/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.544    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X62Y95         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837    -0.755    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y95         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.026    -0.781    
    SLICE_X62Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.679    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.863%)  route 0.320ns (66.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564    -0.799    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X60Y96         FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.635 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=5, routed)           0.320    -0.314    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2
    SLICE_X63Y101        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835    -0.756    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X63Y101        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                         clock pessimism              0.229    -0.527    
    SLICE_X63Y101        FDRE (Hold_fdre_C_D)         0.075    -0.452    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.132%)  route 0.359ns (65.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565    -0.798    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X63Y101        FDRE                                         r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.657 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/Q
                         net (fo=11, routed)          0.182    -0.475    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/start_Edge_Detected
    SLICE_X63Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.430 r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15_i_1/O
                         net (fo=1, routed)           0.177    -0.253    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/recycle
    SLICE_X62Y98         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838    -0.754    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aclk
    SLICE_X62Y98         SRL16E                                       r  u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
                         clock pessimism              0.229    -0.525    
    SLICE_X62Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.408    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X64Y92    u_upg/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X67Y91    u_upg/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X65Y91    u_upg/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X65Y91    u_upg/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X63Y95    u_upg/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X63Y95    u_upg/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X63Y95    u_upg/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X67Y91    u_upg/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y95    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y95    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y95    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y95    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y95    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y95    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y95    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y98    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y99    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y99    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y98    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y99    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y99    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y99    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y99    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y99    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y99    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y99    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y99    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y98    u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8   u_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  u_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          525  Failing Endpoints,  Worst Slack       -1.723ns,  Total Violation     -277.649ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.723ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        8.070ns  (logic 0.604ns (7.484%)  route 7.466ns (92.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.163ns = ( 804.185 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.914ns = ( 796.086 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622   796.086    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456   796.542 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.902   799.444    u_rom/upg_done_o
    SLICE_X62Y74         LUT4 (Prop_lut4_I1_O)        0.148   799.592 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=15, routed)          4.564   804.156    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041   801.432    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122   801.554 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754   802.308    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.562 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.623   804.185    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.522    
                         clock uncertainty           -0.319   803.203    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770   802.433    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.433    
                         arrival time                        -804.156    
  -------------------------------------------------------------------
                         slack                                 -1.723    

Slack (VIOLATED) :        -1.690ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        8.049ns  (logic 0.604ns (7.504%)  route 7.445ns (92.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.151ns = ( 804.197 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.914ns = ( 796.086 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622   796.086    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456   796.542 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.902   799.444    u_rom/upg_done_o
    SLICE_X62Y74         LUT4 (Prop_lut4_I1_O)        0.148   799.592 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=15, routed)          4.543   804.135    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041   801.432    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122   801.554 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754   802.308    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.562 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.635   804.197    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.534    
                         clock uncertainty           -0.319   803.215    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770   802.445    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.445    
                         arrival time                        -804.135    
  -------------------------------------------------------------------
                         slack                                 -1.690    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.952ns  (logic 0.572ns (7.193%)  route 7.380ns (92.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.146ns = ( 804.202 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.914ns = ( 796.086 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622   796.086    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456   796.542 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.748   799.290    u_rom/upg_done_o
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.116   799.406 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.632   804.038    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041   801.432    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122   801.554 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754   802.308    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.562 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.640   804.202    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.539    
                         clock uncertainty           -0.319   803.220    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770   802.450    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.450    
                         arrival time                        -804.038    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.851ns  (logic 0.604ns (7.693%)  route 7.247ns (92.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.247ns = ( 804.101 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.914ns = ( 796.086 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622   796.086    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456   796.542 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.902   799.444    u_rom/upg_done_o
    SLICE_X62Y74         LUT4 (Prop_lut4_I1_O)        0.148   799.592 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=15, routed)          4.345   803.937    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041   801.432    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122   801.554 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754   802.308    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.562 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.539   804.101    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.438    
                         clock uncertainty           -0.319   803.119    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770   802.349    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.349    
                         arrival time                        -803.937    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.855ns  (logic 0.572ns (7.282%)  route 7.283ns (92.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.235ns = ( 804.113 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.914ns = ( 796.086 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622   796.086    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456   796.542 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.748   799.290    u_rom/upg_done_o
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.116   799.406 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.535   803.941    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041   801.432    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122   801.554 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754   802.308    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.562 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.551   804.113    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.450    
                         clock uncertainty           -0.319   803.131    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770   802.361    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.361    
                         arrival time                        -803.941    
  -------------------------------------------------------------------
                         slack                                 -1.580    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.900ns  (logic 0.604ns (7.646%)  route 7.296ns (92.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.166ns = ( 804.182 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.914ns = ( 796.086 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622   796.086    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456   796.542 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.902   799.444    u_rom/upg_done_o
    SLICE_X62Y74         LUT4 (Prop_lut4_I1_O)        0.148   799.592 r  u_rom/u_ram_32x16384_i_8/O
                         net (fo=15, routed)          4.394   803.986    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y14         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041   801.432    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122   801.554 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754   802.308    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.562 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.620   804.182    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.519    
                         clock uncertainty           -0.319   803.200    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770   802.430    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.430    
                         arrival time                        -803.986    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.544ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.807ns  (logic 0.572ns (7.326%)  route 7.235ns (92.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.247ns = ( 804.101 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.914ns = ( 796.086 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622   796.086    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456   796.542 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.748   799.290    u_rom/upg_done_o
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.116   799.406 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.487   803.894    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041   801.432    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122   801.554 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754   802.308    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.562 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.539   804.101    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.438    
                         clock uncertainty           -0.319   803.119    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770   802.349    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.349    
                         arrival time                        -803.893    
  -------------------------------------------------------------------
                         slack                                 -1.544    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        8.089ns  (logic 0.580ns (7.171%)  route 7.509ns (92.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.158ns = ( 804.190 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.914ns = ( 796.086 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622   796.086    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456   796.542 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.053   799.595    u_rom/upg_done_o
    SLICE_X62Y79         LUT4 (Prop_lut4_I1_O)        0.124   799.719 r  u_rom/u_ram_32x16384_i_16/O
                         net (fo=15, routed)          4.455   804.175    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041   801.432    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122   801.554 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754   802.308    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.562 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.628   804.190    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.527    
                         clock uncertainty           -0.319   803.208    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   802.642    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.642    
                         arrival time                        -804.175    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.526ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        8.089ns  (logic 0.580ns (7.171%)  route 7.509ns (92.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.151ns = ( 804.197 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.914ns = ( 796.086 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622   796.086    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456   796.542 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.053   799.595    u_rom/upg_done_o
    SLICE_X62Y79         LUT4 (Prop_lut4_I1_O)        0.124   799.719 r  u_rom/u_ram_32x16384_i_16/O
                         net (fo=15, routed)          4.455   804.175    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041   801.432    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122   801.554 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754   802.308    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.562 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.635   804.197    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.534    
                         clock uncertainty           -0.319   803.215    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   802.649    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.649    
                         arrival time                        -804.175    
  -------------------------------------------------------------------
                         slack                                 -1.526    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.790ns  (logic 0.572ns (7.343%)  route 7.218ns (92.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.234ns = ( 804.114 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.914ns = ( 796.086 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   801.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622   796.086    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456   796.542 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.748   799.290    u_rom/upg_done_o
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.116   799.406 r  u_rom/u_ram_32x16384_i_15/O
                         net (fo=15, routed)          4.470   803.876    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y19         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   805.529    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.041   801.432    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.122   801.554 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.754   802.308    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254   802.562 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.552   804.114    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   803.451    
                         clock uncertainty           -0.319   803.132    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.770   802.362    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.362    
                         arrival time                        -803.876    
  -------------------------------------------------------------------
                         slack                                 -1.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.740ns  (logic 0.231ns (8.430%)  route 2.509ns (91.570%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 500.960 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 499.198 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561   499.198    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141   499.339 f  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.770   500.109    u_mem/upg_done_o
    SLICE_X52Y93         LUT2 (Prop_lut2_I0_O)        0.045   500.154 r  u_mem/u_ram_32x16384_i_51/O
                         net (fo=1, routed)           0.854   501.007    u_rom/u_ram_32x16384
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.045   501.052 r  u_rom/u_ram_32x16384_i_10/O
                         net (fo=15, routed)          0.886   501.938    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y14         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116   499.524    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.055   499.579 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.381   499.961    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.068 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.892   500.960    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   501.237    
                         clock uncertainty            0.319   501.556    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   501.739    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.739    
                         arrival time                         501.938    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.724ns  (logic 0.231ns (8.481%)  route 2.493ns (91.519%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 500.940 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 499.198 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561   499.198    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141   499.339 f  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.770   500.109    u_mem/upg_done_o
    SLICE_X52Y93         LUT2 (Prop_lut2_I0_O)        0.045   500.154 r  u_mem/u_ram_32x16384_i_51/O
                         net (fo=1, routed)           0.854   501.007    u_rom/u_ram_32x16384
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.045   501.052 r  u_rom/u_ram_32x16384_i_10/O
                         net (fo=15, routed)          0.870   501.922    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116   499.524    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.055   499.579 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.381   499.961    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.068 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.872   500.940    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   501.217    
                         clock uncertainty            0.319   501.536    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   501.719    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.719    
                         arrival time                         501.922    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.788ns  (logic 0.231ns (8.285%)  route 2.557ns (91.715%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns = ( 500.973 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 499.198 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561   499.198    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141   499.339 f  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.770   500.109    u_mem/upg_done_o
    SLICE_X52Y93         LUT2 (Prop_lut2_I0_O)        0.045   500.154 r  u_mem/u_ram_32x16384_i_51/O
                         net (fo=1, routed)           0.854   501.007    u_rom/u_ram_32x16384
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.045   501.052 r  u_rom/u_ram_32x16384_i_10/O
                         net (fo=15, routed)          0.934   501.986    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116   499.524    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.055   499.579 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.381   499.961    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.068 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.905   500.973    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   501.250    
                         clock uncertainty            0.319   501.569    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   501.752    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.752    
                         arrival time                         501.986    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.766ns  (logic 0.231ns (8.352%)  route 2.535ns (91.648%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns = ( 500.945 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 499.198 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561   499.198    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141   499.339 f  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.770   500.109    u_mem/upg_done_o
    SLICE_X52Y93         LUT2 (Prop_lut2_I0_O)        0.045   500.154 r  u_mem/u_ram_32x16384_i_51/O
                         net (fo=1, routed)           0.854   501.007    u_rom/u_ram_32x16384
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.045   501.052 r  u_rom/u_ram_32x16384_i_10/O
                         net (fo=15, routed)          0.912   501.964    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116   499.524    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.055   499.579 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.381   499.961    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.068 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.877   500.945    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   501.222    
                         clock uncertainty            0.319   501.541    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   501.724    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.724    
                         arrival time                         501.964    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.769ns  (logic 0.231ns (8.343%)  route 2.538ns (91.657%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns = ( 500.947 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 499.198 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561   499.198    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141   499.339 f  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.770   500.109    u_mem/upg_done_o
    SLICE_X52Y93         LUT2 (Prop_lut2_I0_O)        0.045   500.154 r  u_mem/u_ram_32x16384_i_51/O
                         net (fo=1, routed)           0.854   501.007    u_rom/u_ram_32x16384
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.045   501.052 r  u_rom/u_ram_32x16384_i_10/O
                         net (fo=15, routed)          0.915   501.967    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116   499.524    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.055   499.579 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.381   499.961    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.068 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.879   500.947    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   501.224    
                         clock uncertainty            0.319   501.543    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   501.726    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.726    
                         arrival time                         501.967    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.812ns  (logic 0.231ns (8.213%)  route 2.581ns (91.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns = ( 500.980 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 499.198 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561   499.198    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141   499.339 f  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.770   500.109    u_mem/upg_done_o
    SLICE_X52Y93         LUT2 (Prop_lut2_I0_O)        0.045   500.154 r  u_mem/u_ram_32x16384_i_51/O
                         net (fo=1, routed)           0.854   501.007    u_rom/u_ram_32x16384
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.045   501.052 r  u_rom/u_ram_32x16384_i_10/O
                         net (fo=15, routed)          0.958   502.011    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116   499.524    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.055   499.579 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.381   499.961    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.068 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.912   500.980    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   501.257    
                         clock uncertainty            0.319   501.576    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   501.759    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.759    
                         arrival time                         502.011    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        4.622ns  (logic 0.467ns (10.103%)  route 4.155ns (89.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns = ( 499.729 - 500.000 ) 
    Source Clock Delay      (SCD):    -3.457ns = ( 496.543 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   501.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   493.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   494.952    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   495.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500   496.543    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.367   496.910 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.378   499.288    u_rom/upg_done_o
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.100   499.388 r  u_rom/u_ram_32x16384_i_2/O
                         net (fo=15, routed)          1.778   501.165    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   501.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   492.663 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   494.368    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   494.464 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.294   496.758    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.152   496.910 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.856   497.767    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298   498.065 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.665   499.729    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.663   500.393    
                         clock uncertainty            0.319   500.711    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.197   500.908    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.908    
                         arrival time                         501.165    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        5.177ns  (logic 0.467ns (9.020%)  route 4.710ns (90.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns = ( 499.806 - 500.000 ) 
    Source Clock Delay      (SCD):    -3.457ns = ( 496.543 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.181   501.181    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   493.326 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   494.952    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   495.043 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500   496.543    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.367   496.910 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.374   499.284    u_decode/upg_done_o
    SLICE_X61Y83         LUT4 (Prop_lut4_I1_O)        0.100   499.384 r  u_decode/u_ram_32x16384_i_17/O
                         net (fo=4, routed)           2.336   501.720    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.253   501.253    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   492.663 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   494.368    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   494.464 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        2.294   496.758    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.152   496.910 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.856   497.767    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298   498.065 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          1.742   499.806    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.663   500.470    
                         clock uncertainty            0.319   500.788    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.667   501.455    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.455    
                         arrival time                         501.720    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.713ns  (logic 0.184ns (6.783%)  route 2.529ns (93.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns = ( 500.932 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 499.198 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561   499.198    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141   499.339 r  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.464   500.803    u_rom/upg_done_o
    SLICE_X62Y73         LUT4 (Prop_lut4_I1_O)        0.043   500.846 r  u_rom/u_ram_32x16384_i_14/O
                         net (fo=15, routed)          1.065   501.911    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y14         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116   499.524    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.055   499.579 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.381   499.961    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.068 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.864   500.932    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   501.209    
                         clock uncertainty            0.319   501.528    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.115   501.643    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.643    
                         arrival time                         501.911    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_upg/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.788ns  (logic 0.231ns (8.287%)  route 2.557ns (91.713%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns = ( 500.938 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 499.198 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.440   500.440    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  u_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    u_upg/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561   499.198    u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y91         FDCE                                         r  u_upg/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141   499.339 f  u_upg/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.770   500.109    u_mem/upg_done_o
    SLICE_X52Y93         LUT2 (Prop_lut2_I0_O)        0.045   500.154 r  u_mem/u_ram_32x16384_i_51/O
                         net (fo=1, routed)           0.854   501.007    u_rom/u_ram_32x16384
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.045   501.052 r  u_rom/u_ram_32x16384_i_10/O
                         net (fo=15, routed)          0.933   501.986    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y26         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.481   500.481    u_clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  u_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    u_clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  u_clk/inst/clkout1_buf/O
                         net (fo=1097, routed)        1.116   499.524    u_mem/clk_out1
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.055   499.579 r  u_mem/u_ram_32x16384_i_1/O
                         net (fo=1, routed)           0.381   499.961    u_mem/u_ram_32x16384_i_1_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107   500.068 r  u_mem/u_ram_32x16384_i_1_n_0_BUFG_inst/O
                         net (fo=32, routed)          0.870   500.938    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.278   501.215    
                         clock uncertainty            0.319   501.534    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   501.717    u_mem/u_ram_32x16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -501.717    
                         arrival time                         501.986    
  -------------------------------------------------------------------
                         slack                                  0.269    





