# Module 03: Translation Lookaside Buffer (TLB) ðŸ”„

## Overview

The **Translation Lookaside Buffer (TLB)** is a specialized cache that stores recent virtual-to-physical address translations. It's critical for performance because page table walks are expensive (multiple memory accesses).

This module covers:
- TLB organization and operation
- Multi-page-size support (4KB, 2MB, 1GB)
- TLB reach and coverage
- TLB miss handling
- Performance impact

---

## ðŸ“š Table of Contents

1. [What is a TLB?](#what-is-a-tlb)
2. [Why TLBs are Critical](#why-tlbs-are-critical)
3. [TLB Organization](#tlb-organization)
4. [TLB Lookup Process](#tlb-lookup-process)
5. [Multi-Page-Size Support](#multi-page-size-support)
6. [TLB Reach and Coverage](#tlb-reach-and-coverage)
7. [TLB Miss Handling](#tlb-miss-handling)
8. [TLB Shootdown](#tlb-shootdown)
9. [Real-World Examples](#real-world-examples)
10. [Python Simulator](#python-simulator)

---

## What is a TLB?

The **TLB** is a small, fast cache for page table entries (PTEs).

```
Virtual Address â†’ [TLB] â†’ Physical Address
                    â†“
              Hit? Fast!
                    â†“
              Miss? Page Walk (slow)
```

### Key Characteristics

- **Size**: 64-512 entries (much smaller than caches)
- **Organization**: Fully associative or set-associative
- **Latency**: 1-2 cycles
- **Miss penalty**: 20-200 cycles (page table walk)

### TLB vs Cache

| Feature | TLB | Cache |
|---------|-----|-------|
| **Purpose** | VA â†’ PA translation | Store data |
| **Size** | 64-512 entries | 32KB - 32MB |
| **Organization** | Fully associative | Set-associative |
| **Entry Size** | ~8-16 bytes | 64 bytes |
| **Coverage** | 256KB - 2GB | 32KB - 32MB |
| **Miss Penalty** | Page walk (20-200 cycles) | Memory access (200+ cycles) |

---

## Why TLBs are Critical

### Problem: Page Table Walks are Expensive

Without a TLB, **every memory access** requires a page table walk!

```
Example: 4-level page table (x86-64)

Single memory access:
  1. Read L4 page table
  2. Read L3 page table
  3. Read L2 page table
  4. Read L1 page table
  5. Finally, read actual data

Result: 5 memory accesses instead of 1! (5Ã— slowdown)
```

### Solution: TLB Caches Translations

```
With TLB (95% hit rate):

  95% of accesses: 1 cycle (TLB hit)
  5% of accesses: ~100 cycles (TLB miss â†’ page walk)
  
Average: 0.95Ã—1 + 0.05Ã—100 = 5.95 cycles

Without TLB: 100 cycles average

â†’ 16Ã— speedup! ðŸš€
```

---

## TLB Organization

### Fully Associative TLB

Most TLBs are **fully associative**: any entry can hold any translation.

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  TLB (Fully Associative)           â”‚
â”œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Way â”‚Validâ”‚ VPN â”‚ PPN  â”‚ Flags     â”‚
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  0  â”‚  1  â”‚0x123â”‚0xABC â”‚R,W,X,D,A  â”‚
â”‚  1  â”‚  1  â”‚0x456â”‚0xDEF â”‚R,X        â”‚
â”‚  2  â”‚  1  â”‚0x789â”‚0x111 â”‚R,W        â”‚
â”‚ ... â”‚ ... â”‚ ... â”‚ ...  â”‚ ...       â”‚
â”‚ 63  â”‚  0  â”‚  -  â”‚  -   â”‚ -         â”‚
â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Entry Contents

Each TLB entry contains:
- **VPN** (Virtual Page Number): Tag for lookup
- **PPN** (Physical Page Number): Translation result
- **Flags**: Permission and status bits
  - **V** (Valid): Entry is valid
  - **R** (Read): Readable
  - **W** (Write): Writable
  - **X** (Execute): Executable
  - **D** (Dirty): Page has been written to
  - **A** (Accessed): Page has been accessed
  - **U** (User): User-mode accessible
  - **G** (Global): Don't flush on context switch

### Page Size Field

For multi-page-size TLBs:
- **Page Size**: 4KB, 2MB, 1GB, etc.
- Determines how many address bits are offset vs page number

---

## TLB Lookup Process

### Step-by-Step

```
1. Extract VPN from virtual address
   VA = [VPN | Page Offset]
   
2. Search TLB for matching VPN (parallel comparison)
   
3a. TLB Hit:
    - Get PPN from TLB entry
    - Check permission bits
    - If OK: PA = [PPN | Page Offset]
    - Done! (1-2 cycles)
    
3b. TLB Miss:
    - Trigger page table walk
    - Load PTE into TLB
    - Evict old entry if full (LRU)
    - Retry translation
    - Done! (20-200 cycles)
```

### Diagram: TLB Hit

```
Virtual Address: 0x00401234

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   VPN = 0x00401        â”‚ Offset=0x234â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â†“
    [TLB Lookup]
         â†“
   Found: VPN=0x00401 â†’ PPN=0x12345
         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   PPN = 0x12345        â”‚ Offset=0x234â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Physical Address: 0x12345234
```

### Diagram: TLB Miss

```
Virtual Address: 0x00501234

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   VPN = 0x00501        â”‚ Offset=0x234â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â†“
    [TLB Lookup]
         â†“
     NOT FOUND!
         â†“
    [Page Table Walk]
    â”œâ”€ Read L4 entry
    â”œâ”€ Read L3 entry
    â”œâ”€ Read L2 entry
    â””â”€ Read L1 entry â†’ PPN=0xABCDE
         â†“
    [Insert into TLB]
    VPN=0x00501 â†’ PPN=0xABCDE
         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   PPN = 0xABCDE        â”‚ Offset=0x234â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Physical Address: 0xABCDE234
```

---

## Multi-Page-Size Support

Modern CPUs support multiple page sizes:

| Page Size | Linux Name | Use Case | TLB Reach (64 entries) |
|-----------|-----------|----------|------------------------|
| **4 KB** | Base page | Default | 256 KB |
| **2 MB** | Huge page | Databases, VMs | 128 MB |
| **1 GB** | Giant page | Large datasets | 64 GB |

### Why Multiple Page Sizes?

```
Problem with 4KB pages:
  64-entry TLB covers only 64 Ã— 4KB = 256KB
  
  Large application (1GB working set):
    Needs 262,144 PTEs
    TLB can hold only 64
    â†’ 99.98% TLB miss rate! ðŸ’¥
    
Solution: Use 2MB huge pages
  64 entries Ã— 2MB = 128MB coverage
  1GB working set:
    Needs only 512 PTEs
    TLB holds 64 â†’ ~88% hit rate âœ…
```

### Multi-Level TLB

Modern CPUs have separate TLBs:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Instruction    â”‚  L1 ITLB: 64-128 entries (4KB pages)
â”‚  TLB (ITLB)     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Data TLB       â”‚  L1 DTLB: 64-128 entries (4KB + 2MB pages)
â”‚  (DTLB)         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  L2 TLB         â”‚  L2 TLB: 512-2048 entries (all sizes)
â”‚  (Unified)      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Example: Intel Core i7

```
L1 DTLB:
  - 64 entries for 4KB pages
  - 32 entries for 2MB/4MB pages
  
L1 ITLB:
  - 128 entries for 4KB pages
  - 8 entries for 2MB/4MB pages
  
L2 TLB (unified):
  - 1536 entries for 4KB pages
  - 16 entries for 1GB pages
```

---

## TLB Reach and Coverage

### TLB Reach

**TLB Reach** = Total memory coverage of all TLB entries

```
TLB Reach = (Num Entries) Ã— (Page Size)

Example 1: 64 entries, 4KB pages
  Reach = 64 Ã— 4KB = 256KB
  
Example 2: 64 entries, 2MB pages
  Reach = 64 Ã— 2MB = 128MB
  
Example 3: Mixed
  32 Ã— 4KB + 32 Ã— 2MB = 128KB + 64MB â‰ˆ 64MB
```

### Improving TLB Reach

1. **Increase TLB Size**
   - âŒ Expensive (fully associative â†’ long critical path)
   
2. **Use Larger Pages**
   - âœ… 2MB huge pages common
   - âœ… 1GB for extreme cases
   - âŒ Increases internal fragmentation
   
3. **Multi-Level TLB**
   - âœ… L1 TLB: small, fast
   - âœ… L2 TLB: large, slightly slower

---

## TLB Miss Handling

### Hardware Page Walk (x86, ARM)

CPU automatically walks page tables on TLB miss.

```
1. TLB miss detected
2. Hardware page walker:
   - Reads page table base (CR3 on x86)
   - Follows page table levels
   - Loads PTE
3. Insert PTE into TLB
4. Retry instruction (now TLB hit)
```

### Software Page Walk (RISC-V, MIPS)

TLB miss triggers exception â†’ OS handles it.

```
1. TLB miss detected
2. Raise exception (trap to OS)
3. OS exception handler:
   - Walks page table in software
   - Loads PTE
   - Writes TLB entry (tlbwr instruction)
4. Return from exception
5. Retry instruction (now TLB hit)
```

### Comparison

| Feature | Hardware Walk (x86) | Software Walk (RISC-V) |
|---------|---------------------|------------------------|
| **Speed** | Faster (~20 cycles) | Slower (~100 cycles) |
| **Flexibility** | Fixed format | OS-defined format |
| **Complexity** | More HW | Simpler HW |

---

## TLB Shootdown

**TLB Shootdown**: Invalidating TLB entries across multiple cores.

### When Needed

```
Scenario: Process frees a page

Core 0: munmap(0x1000) â†’ page no longer valid
        â†“
Core 1: Still has TLB entry: 0x1000 â†’ 0xABCD
        â†“
Core 1: Uses stale translation! ðŸ’¥ Bug!

Solution: TLB Shootdown
  1. Core 0 sends Inter-Processor Interrupt (IPI)
  2. All cores invalidate TLB entry for VA 0x1000
  3. Core 0 continues
```

### Implementation

```c
// Pseudo-code for TLB shootdown
void invalidate_tlb_global(va_t virtual_address) {
    // Invalidate local TLB
    tlb_invalidate_local(virtual_address);
    
    // Send IPI to all other cores
    for_each_cpu(cpu) {
        if (cpu != current_cpu()) {
            send_ipi(cpu, TLB_SHOOTDOWN, virtual_address);
        }
    }
    
    // Wait for acknowledgment
    wait_for_all_acks();
}
```

### Cost

TLB shootdown is **expensive**:
- IPI latency: ~1000 cycles
- Synchronization overhead
- Stalls other cores

**Optimization**: Batch shootdowns, use global bit

---

## Real-World Examples

### x86-64 (Intel Core i7)

```
L1 DTLB:
  - 64 entries (4KB)
  - 32 entries (2MB/4MB)
  
L2 TLB:
  - 1536 entries (4KB)
  - 16 entries (1GB)

Total Reach: ~6.5 MB (4KB) + ~80 MB (large pages)
```

### ARM Cortex-A53

```
Unified TLB:
  - 512 entries
  - Supports 4KB, 64KB, 1MB, 16MB, 1GB pages
  
Fully associative
LRU replacement
```

### RISC-V (SiFive U74)

```
L1 TLB:
  - 40 entries (Instruction)
  - 40 entries (Data)
  
Fully associative
Software-managed (OS handles misses)
Supports 4KB, 2MB, 1GB (Sv39)
```

---

## Python Simulator

See [`tlb_simulator.py`](./tlb_simulator.py) for a complete implementation.

### Features

- âœ… Fully associative TLB
- âœ… Multi-page-size support (4KB, 2MB, 1GB)
- âœ… LRU replacement
- âœ… Permission checking (R/W/X)
- âœ… TLB miss simulation with page walk
- âœ… Statistics (hit rate, reach)

### Usage Example

```python
from tlb_simulator import TLB, PageSize

# Create TLB with 64 entries
tlb = TLB(num_entries=64)

# Simulate address translation
pa = tlb.translate(va=0x00401000, page_size=PageSize.KB_4)

# Print statistics
tlb.print_stats()
```

### Example Output

```
=== TLB Translation: VA=0x00401000 ===
VPN: 0x00401
TLB Miss! Initiating page walk...
Page walk result: PPN=0x12345
Inserting into TLB...

Physical Address: 0x12345000

TLB Statistics:
  Accesses:   1000
  Hits:       950 (95.00%)
  Misses:     50 (5.00%)
  TLB Reach:  256 KB (64 Ã— 4KB pages)
```

---

## Performance Impact

### Example Calculation

```
System:
  TLB hit time: 1 cycle
  Page walk time: 100 cycles
  TLB hit rate: 95%

Average translation time:
  0.95 Ã— 1 + 0.05 Ã— 100 = 5.95 cycles

If hit rate drops to 80%:
  0.80 Ã— 1 + 0.20 Ã— 100 = 20.8 cycles
  â†’ 3.5Ã— slower!
```

### Improving TLB Performance

1. **Use Huge Pages**
   - 2MB pages â†’ 512Ã— fewer TLB entries needed
   
2. **Optimize Memory Layout**
   - Keep hot data in fewer pages
   
3. **TLB-Aware Scheduling**
   - Avoid unnecessary context switches
   
4. **Global Pages**
   - Kernel mappings stay in TLB across switches

---

## Key Formulas

| Formula | Description |
|---------|-------------|
| `TLB Reach = Entries Ã— Page Size` | Total memory coverage |
| `VPN = VA >> page_offset_bits` | Extract virtual page number |
| `PA = (PPN << page_offset_bits) | offset` | Construct physical address |
| `ATAT = hit_time + miss_rate Ã— walk_time` | Average translation access time |

---

## Interview Questions

1. **What is the purpose of the TLB?**
   - Caches VAâ†’PA translations to avoid expensive page table walks

2. **Why are TLBs fully associative?**
   - Small size makes it feasible; avoids conflict misses

3. **What happens on a TLB miss?**
   - Hardware or software page table walk, load PTE, evict old entry

4. **How do huge pages improve performance?**
   - Increase TLB reach (64 Ã— 2MB = 128MB vs 64 Ã— 4KB = 256KB)

5. **What is TLB shootdown?**
   - Invalidating TLB entries across multiple cores (expensive!)

---

## Next Steps

âœ… Run `tlb_simulator.py` to see TLB in action  
âœ… Experiment with different page sizes  
âœ… Move to [Module 04: Page Walk](../04_Page_Walk/README.md) to see detailed translation

---

**ðŸ“Œ Key Insight**: The TLB is critical for performance! A 95% hit rate is typical, but workloads with large memory footprints benefit greatly from huge pages.

