$date
	Thu Mar 20 16:50:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rstn $end
$var integer 32 % i [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rstn $end
$var reg 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
0$
0#
0"
b0 !
$end
#5
1"
#10
1$
0"
b0 %
#15
b1 %
1"
#20
0"
#25
1#
b10 %
1"
#30
0"
#35
b1 !
b1 &
b11 %
1"
#40
0"
#45
b11 !
b11 &
b100 %
1"
#50
0"
#55
b111 !
b111 &
b101 %
1"
#60
0"
#65
b1111 !
b1111 &
b110 %
1"
#70
0"
#75
b111 %
1"
#80
0"
#85
0#
b1000 %
1"
#90
0"
#95
b1110 !
b1110 &
1#
b1001 %
1"
#100
0"
#105
b1101 !
b1101 &
b1010 %
1"
#110
0"
#115
b1011 !
b1011 &
0#
b1011 %
1"
#120
0"
#125
b110 !
b110 &
1#
b1100 %
1"
#130
0"
#135
b1101 !
b1101 &
b1101 %
1"
#140
0"
#145
b1011 !
b1011 &
0#
b1110 %
1"
#150
0"
#155
b110 !
b110 &
1#
b1111 %
1"
#160
0"
#165
b1101 !
b1101 &
0#
b10000 %
1"
#170
0"
#175
b1010 !
b1010 &
1#
b10001 %
1"
#180
0"
#185
b101 !
b101 &
0#
b10010 %
1"
#190
0"
#195
b1010 !
b1010 &
1#
b10011 %
1"
#200
0"
#205
b101 !
b101 &
b10100 %
1"
#210
0"
#215
b1011 !
b1011 &
1"
