#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 12 12:08:10 2024
# Process ID: 3992
# Current directory: C:/Users/86138/Desktop/FPGA/verilog/adder1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16372 C:\Users\86138\Desktop\FPGA\verilog\adder1\adder1.xpr
# Log file: C:/Users/86138/Desktop/FPGA/verilog/adder1/vivado.log
# Journal file: C:/Users/86138/Desktop/FPGA/verilog/adder1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86138/Desktop/FPGA/verilog/adder1/adder1.xpr
update_compile_order -fileset sources_1
launch_simulation
source adder16.tcl
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
close_sim
