#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01146E40 .scope module, "cpu" "cpu" 2 1;
 .timescale 0 0;
v01148AA8_0 .var "PC", 31 0;
v01148A50_0 .net "aluOp", 3 0, L_01150F20; 1 drivers
v0118C4B8_0 .net "alu_out", 31 0, v01148688_0; 1 drivers
v0118C670_0 .net "alu_zero", 0 0, L_01151188; 1 drivers
v0118C3B0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0118C510_0 .net "drdata", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0118C6C8_0 .net "dwe", 3 0, C4<0000>; 1 drivers
v0118C778_0 .net "iaddr", 31 0, v01148AA8_0; 1 drivers
v0118C568_0 .net "idata", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01148528_31 .array/port v01148528, 31;
v0118C408_0 .net "r31", 31 0, v01148528_31; 1 drivers
v0118C720_0 .net "rd", 4 0, L_01150FD0; 1 drivers
v0118C358_0 .net "reset", 0 0, C4<z>; 0 drivers
v0118C7D0_0 .net "rs1", 4 0, L_01151398; 1 drivers
v0118C460_0 .net "rs2", 4 0, L_01151290; 1 drivers
v0118C5C0_0 .net "rv1", 31 0, L_01151600; 1 drivers
v0118C618_0 .net "rv2", 31 0, L_01151130; 1 drivers
v0118C1A0_0 .net "wrdata", 31 0, C4<00000000000000000000000000000000>; 1 drivers
S_01146A88 .scope module, "udec" "decoder" 2 25, 3 1, S_01146E40;
 .timescale 0 0;
v011488F0_0 .net *"_s10", 4 0, L_011514A0; 1 drivers
v01148898_0 .net *"_s12", 4 0, L_011511E0; 1 drivers
v01148B58_0 .net *"_s14", 4 0, L_011514F8; 1 drivers
v01148840_0 .net *"_s15", 18 0, L_01150F78; 1 drivers
v01148BB0_0 .net *"_s6", 0 0, L_01151448; 1 drivers
v01148C08_0 .net *"_s8", 2 0, L_01150EC8; 1 drivers
v01148790_0 .alias "aluOp", 3 0, v01148A50_0;
v01148948_0 .alias "instr", 31 0, v0118C568_0;
v011489A0_0 .alias "rd", 4 0, v0118C720_0;
v011487E8_0 .alias "rs1", 4 0, v0118C7D0_0;
v011489F8_0 .alias "rs2", 4 0, v0118C460_0;
L_01150F20 .part L_01150F78, 15, 4;
L_01151398 .part L_01150F78, 10, 5;
L_01151290 .part L_01150F78, 5, 5;
L_01150FD0 .part L_01150F78, 0, 5;
L_01151448 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 30, 1;
L_01150EC8 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 12, 3;
L_011514A0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 15, 5;
L_011511E0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 20, 5;
L_011514F8 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 7, 5;
LS_01150F78_0_0 .concat [ 5 5 5 3], L_011514F8, L_011511E0, L_011514A0, L_01150EC8;
LS_01150F78_0_4 .concat [ 1 0 0 0], L_01151448;
L_01150F78 .concat [ 18 1 0 0], LS_01150F78_0_0, LS_01150F78_0_4;
S_01146B98 .scope module, "ureg" "regfile" 2 35, 4 1, S_01146E40;
 .timescale 0 0;
v01148528 .array "RF", 31 0, 31 0;
v01147D40_0 .net *"_s0", 5 0, L_01151550; 1 drivers
v01147E48_0 .net *"_s10", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v01148058_0 .net *"_s14", 5 0, L_01151028; 1 drivers
v01147D98_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v01148370_0 .net *"_s18", 5 0, C4<000000>; 1 drivers
v01147F50_0 .net *"_s20", 0 0, L_01151080; 1 drivers
v01148420_0 .net *"_s22", 31 0, L_011510D8; 1 drivers
v01148630_0 .net *"_s24", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v011481B8_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v011486E0_0 .net *"_s4", 5 0, C4<000000>; 1 drivers
v01148210_0 .net *"_s6", 0 0, L_011515A8; 1 drivers
v01147FA8_0 .net *"_s8", 31 0, L_01151340; 1 drivers
v01148108_0 .alias "clk", 0 0, v0118C3B0_0;
v01148160_0 .alias "indata", 31 0, v0118C4B8_0;
v01148268_0 .alias "rd", 4 0, v0118C720_0;
v011482C0_0 .alias "rs1", 4 0, v0118C7D0_0;
v011483C8_0 .alias "rs2", 4 0, v0118C460_0;
v011484D0_0 .alias "rv1", 31 0, v0118C5C0_0;
v01148580_0 .alias "rv2", 31 0, v0118C618_0;
v011485D8_0 .net "we", 0 0, C4<1>; 1 drivers
v01148B00_0 .alias "x31", 31 0, v0118C408_0;
E_011427D0 .event posedge, v01148108_0;
L_01151550 .concat [ 5 1 0 0], L_01151398, C4<0>;
L_011515A8 .cmp/ne 6, L_01151550, C4<000000>;
L_01151340 .array/port v01148528, L_01151398;
L_01151600 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_01151340, L_011515A8, C4<>;
L_01151028 .concat [ 5 1 0 0], L_01151290, C4<0>;
L_01151080 .cmp/ne 6, L_01151028, C4<000000>;
L_011510D8 .array/port v01148528, L_01151290;
L_01151130 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_011510D8, L_01151080, C4<>;
S_01146D30 .scope module, "u_alu" "alu" 2 49, 5 1, S_01146E40;
 .timescale 0 0;
v01147DF0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v01147EF8_0 .alias "alucon", 3 0, v01148A50_0;
v01148478_0 .alias "in1", 31 0, v0118C5C0_0;
v01148000_0 .alias "in2", 31 0, v0118C618_0;
v01148688_0 .var "out", 31 0;
v01148318_0 .alias "zero", 0 0, v0118C670_0;
E_011424D0 .event edge, v01147EF8_0, v01148478_0, v01148000_0;
L_01151188 .cmp/eq 32, v01148688_0, C4<00000000000000000000000000000000>;
S_01146978 .scope module, "dmem" "dmem" 6 1;
 .timescale 0 0;
L_0118CA20 .functor AND 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<11111111111111111111111111111100>, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0118CDD8 .functor AND 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<11111111111111111111111111111100>, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0118CE10 .functor AND 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<11111111111111111111111111111100>, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0118CF98 .functor AND 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<11111111111111111111111111111100>, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0118C2A8_0 .net *"_s0", 31 0, C4<11111111111111111111111111111100>; 1 drivers
v0118B960_0 .net *"_s10", 31 0, L_0118CDD8; 1 drivers
v0118C148_0 .net *"_s12", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0118BD28_0 .net *"_s16", 31 0, C4<11111111111111111111111111111100>; 1 drivers
v0118BA10_0 .net *"_s18", 31 0, L_0118CE10; 1 drivers
v0118BF38_0 .net *"_s2", 31 0, L_0118CA20; 1 drivers
v0118BEE0_0 .net *"_s20", 31 0, C4<00000000000000000000000000000010>; 1 drivers
v0118B8B0_0 .net *"_s24", 31 0, C4<11111111111111111111111111111100>; 1 drivers
v0118B9B8_0 .net *"_s26", 31 0, L_0118CF98; 1 drivers
v0118BD80_0 .net *"_s28", 31 0, C4<00000000000000000000000000000011>; 1 drivers
v0118BA68_0 .net *"_s32", 7 0, L_0118DE48; 1 drivers
v0118B908_0 .net *"_s34", 7 0, L_0118DF50; 1 drivers
v0118BC78_0 .net *"_s36", 7 0, L_0118DA80; 1 drivers
v0118BCD0_0 .net *"_s38", 7 0, L_0118D920; 1 drivers
v0118BAC0_0 .net *"_s4", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0118BC20_0 .net *"_s8", 31 0, C4<11111111111111111111111111111100>; 1 drivers
v0118BE30_0 .net "add0", 31 0, L_01151238; 1 drivers
v0118BF90_0 .net "add1", 31 0, L_011512E8; 1 drivers
v0118BFE8_0 .net "add2", 31 0, L_011513F0; 1 drivers
v0118BB18_0 .net "add3", 31 0, L_0118D9D0; 1 drivers
v0118BB70_0 .net "clk", 0 0, C4<z>; 0 drivers
v0118C040_0 .net "daddr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0118BBC8_0 .net "drdata", 31 0, L_0118E160; 1 drivers
v0118C250_0 .net "dwdata", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0118BDD8 .array "m", 127 0, 7 0;
v0118C300_0 .net "we", 3 0, C4<zzzz>; 0 drivers
E_01142B10 .event posedge, v0118BB70_0;
L_01151238 .arith/sum 32, L_0118CA20, C4<00000000000000000000000000000000>;
L_011512E8 .arith/sum 32, L_0118CDD8, C4<00000000000000000000000000000001>;
L_011513F0 .arith/sum 32, L_0118CE10, C4<00000000000000000000000000000010>;
L_0118D9D0 .arith/sum 32, L_0118CF98, C4<00000000000000000000000000000011>;
L_0118DE48 .array/port v0118BDD8, L_0118D9D0;
L_0118DF50 .array/port v0118BDD8, L_011513F0;
L_0118DA80 .array/port v0118BDD8, L_011512E8;
L_0118D920 .array/port v0118BDD8, L_01151238;
L_0118E160 .concat [ 8 8 8 8], L_0118D920, L_0118DA80, L_0118DF50, L_0118DE48;
S_01146CA8 .scope module, "imem" "imem" 7 1;
 .timescale 0 0;
L_0118E9C8 .functor BUFZ 32, L_0118DFA8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0118B858_0 .net *"_s0", 31 0, L_0118DFA8; 1 drivers
v0118BE88_0 .net *"_s3", 29 0, L_0118D978; 1 drivers
v0118C098_0 .net "iaddr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0118C0F0_0 .net "idata", 31 0, L_0118E9C8; 1 drivers
v0118C1F8 .array "m", 31 0, 31 0;
L_0118DFA8 .array/port v0118C1F8, L_0118D978;
L_0118D978 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 2, 30;
    .scope S_01146B98;
T_0 ;
    %vpi_call 4 26 "$readmemh", "./test/rtype/init_regfile.mem", v01148528;
    %end;
    .thread T_0;
    .scope S_01146B98;
T_1 ;
    %wait E_011427D0;
    %load/v 8, v011485D8_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v01148160_0, 32;
    %ix/getv 3, v01148268_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01148528, 0, 8;
t_0 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_01146D30;
T_2 ;
    %wait E_011424D0;
    %load/v 8, v01147EF8_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_2.4, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_2.5, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_2.6, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_2.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_2.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_2.9, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v01148688_0, 0, 0;
    %jmp T_2.11;
T_2.0 ;
    %load/v 8, v01148478_0, 32;
    %load/v 40, v01148000_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01148688_0, 0, 8;
    %jmp T_2.11;
T_2.1 ;
    %load/v 8, v01148478_0, 32;
    %load/v 40, v01148000_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01148688_0, 0, 8;
    %jmp T_2.11;
T_2.2 ;
    %load/v 8, v01148478_0, 32;
    %load/v 40, v01148000_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01148688_0, 0, 8;
    %jmp T_2.11;
T_2.3 ;
    %load/v 40, v01148478_0, 32;
    %load/v 72, v01148000_0, 32;
    %cmp/s 40, 72, 32;
    %mov 40, 5, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %ix/load 0, 32, 0;
    %assign/v0 v01148688_0, 0, 8;
    %jmp T_2.11;
T_2.4 ;
    %load/v 40, v01148478_0, 32;
    %load/v 72, v01148000_0, 32;
    %cmp/u 40, 72, 32;
    %mov 40, 5, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %ix/load 0, 32, 0;
    %assign/v0 v01148688_0, 0, 8;
    %jmp T_2.11;
T_2.5 ;
    %load/v 8, v01148478_0, 32;
    %load/v 40, v01148000_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01148688_0, 0, 8;
    %jmp T_2.11;
T_2.6 ;
    %load/v 8, v01148478_0, 32;
    %load/v 40, v01148000_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01148688_0, 0, 8;
    %jmp T_2.11;
T_2.7 ;
    %load/v 8, v01148478_0, 32;
    %load/v 40, v01148000_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01148688_0, 0, 8;
    %jmp T_2.11;
T_2.8 ;
    %load/v 8, v01148478_0, 32;
    %load/v 40, v01148000_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01148688_0, 0, 8;
    %jmp T_2.11;
T_2.9 ;
    %load/v 8, v01148478_0, 32;
    %load/v 40, v01148000_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01148688_0, 0, 8;
    %jmp T_2.11;
T_2.11 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_01146E40;
T_3 ;
    %wait E_011427D0;
    %load/v 8, v0118C358_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01148AA8_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %ix/load 0, 4, 0;
    %load/vp0 8, v01148AA8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01148AA8_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_01146978;
T_4 ;
    %vpi_call 6 9 "$readmemh", "./test/rtype/init_dmem.mem", v0118BDD8;
    %end;
    .thread T_4;
    .scope S_01146978;
T_5 ;
    %wait E_01142B10;
    %load/v 8, v0118C300_0, 1; Select 1 out of 4 bits
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_5.0, 4;
    %load/v 8, v0118C250_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0118BE30_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0118BDD8, 8, 8;
t_1 ;
T_5.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.2, 4;
    %load/x1p 11, v0118C300_0, 1;
    %jmp T_5.3;
T_5.2 ;
    %mov 11, 2, 1;
T_5.3 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_5.4, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.6, 4;
    %load/x1p 8, v0118C250_0, 8;
    %jmp T_5.7;
T_5.6 ;
    %mov 8, 2, 8;
T_5.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0118BF90_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0118BDD8, 8, 8;
t_2 ;
T_5.4 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.8, 4;
    %load/x1p 11, v0118C300_0, 1;
    %jmp T_5.9;
T_5.8 ;
    %mov 11, 2, 1;
T_5.9 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_5.10, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.12, 4;
    %load/x1p 8, v0118C250_0, 8;
    %jmp T_5.13;
T_5.12 ;
    %mov 8, 2, 8;
T_5.13 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0118BFE8_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0118BDD8, 8, 8;
t_3 ;
T_5.10 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.14, 4;
    %load/x1p 11, v0118C300_0, 1;
    %jmp T_5.15;
T_5.14 ;
    %mov 11, 2, 1;
T_5.15 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_5.16, 4;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.18, 4;
    %load/x1p 8, v0118C250_0, 8;
    %jmp T_5.19;
T_5.18 ;
    %mov 8, 2, 8;
T_5.19 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0118BB18_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0118BDD8, 8, 8;
t_4 ;
T_5.16 ;
    %jmp T_5;
    .thread T_5;
    .scope S_01146CA8;
T_6 ;
    %vpi_call 7 7 "$readmemh", "./test/rtype/idata.mem", v0118C1F8;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../rtl/cpu.v";
    "../rtl/decoder.v";
    "../rtl/regfile.v";
    "../rtl/alu.v";
    "../rtl/dmem.v";
    "../rtl/imem.v";
