// Seed: 3848474525
module module_0 (
    input tri  id_0,
    input wand id_1,
    input tri0 id_2
);
  tri0 id_4 = (1 || id_0 && (id_2 || id_2) && 1 == 1'd0) > id_2;
  wire id_5;
  assign module_1.id_9 = 0;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4
    , id_9,
    output tri1 id_5,
    output supply1 id_6,
    input supply0 id_7
);
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0
  );
  always @(posedge id_7 or posedge 1'b0 == 1) id_9 = 1;
endmodule
