//module io(comp, cnt, ord, btn, seg, clk, rst_n);
module io(comp, ord, btn, seg0, seg1, seg2, seg3, clk, rst_n);

	input comp;
	input [33:0] ord;
	input btn;
	output reg [11:0] seg0;
	output reg [11:0] seg1;
	output reg [11:0] seg2;
	output reg [11:0] seg3;
	input clk, rst_n;

	reg [11:0] buff [3:0];
//	reg [3:0] count;
	reg [3:0] btn_flag;
	reg [4:0] sort_num;

`include "def.h"
	
	parameter[11:0]

		SEG_U = 12'b1110_1_1000001,
		SEG_P = 12'b1110_1_0001100,
		SEG_D = 12'b1110_1_0100001,
		SEG_O = 12'b1110_1_0100011,
		SEG_L = 12'b1110_1_1000111,
		SEG_E = 12'b1110_1_0000110,
		SEG_R = 12'b1110_1_0001000,
		SEG_I = 12'b1110_1_1111001,
		SEG_0 = 12'b1110_1_1000000,
		SEG_1 = 12'b1110_1_1111001,
		SEG_2 = 12'b1110_1_0100100,
		SEG_3 = 12'b1110_1_0110000,
		SEG_4 = 12'b1110_1_0011001,
		SEG_5 = 12'b1110_1_0010010,
		SEG_6 = 12'b1110_1_0000010,
		SEG_7 = 12'b1110_1_1011000,
		SEG_8 = 12'b1110_1_0000000,
		SEG_9 = 12'b1110_1_0010000,
		SEG_NONE = 7'b0000000;

	always @(posedge clk) begin
		if(!rst_n) begin
			//seg <= 7'b0000000;
			//count <= 4'b0000;
			btn_flag <= 4'b0001;
			sort_num <= 5'b00000;
		end else begin
//			assign seg <= buff[count];
//			countã€€<= count + 1;
			seg0 <= buff[0];
			seg1 <= buff[1];
			seg2 <= buff[2];
			seg3 <= buff[3];
		end
	end

	always @(posedge btn) begin
		btn_flag <= btn_flag + 1;
		sort_num <= 2*(btn_flag-1);
		//sort_num <= 2*(btn_flag);
	end

	always @(*) begin
		if(comp) begin
			//case ((ord & (34'b11 << {sort_num,1'b0})) >> {sort_num,1'b0})
			case ((ord & (34'b11 << sort_num)) >> sort_num)
			UP : begin
				buff[3] = SEG_U;
				buff[2] = SEG_P;
			end
			DOWN : begin
				buff[3] = SEG_D;
				buff[2] = SEG_O;
			end
			RIGHT : begin
				buff[3] = SEG_R;
				buff[2] = SEG_I;
			end
			LEFT : begin
				buff[3] = SEG_L;
				buff[2] = SEG_E;
			end
			endcase
		end else begin
			buff[3] = SEG_NONE;
			buff[2] = SEG_NONE;
		end
	end

	always @(*) begin
		if(comp) begin
			case (btn_flag)
			0 : begin
				buff[1] = SEG_0;
				buff[0] = SEG_0;
			end
			1 : begin
				buff[1] = SEG_0;
				buff[0] = SEG_1;
			end
			2 : begin
				buff[1] = SEG_0;
				buff[0] = SEG_2;
			end
			3 : begin
				buff[1] = SEG_0;
				buff[0] = SEG_3;
			end
			4 : begin
				buff[1] = SEG_0;
				buff[0] = SEG_4;
			end
			5 : begin
				buff[1] = SEG_0;
				buff[0] = SEG_5;
			end
			6 : begin
				buff[1] = SEG_0;
				buff[0] = SEG_6;
			end
			7 : begin
				buff[1] = SEG_0;
				buff[0] = SEG_7;
			end
			8 : begin
				buff[1] = SEG_0;
				buff[0] = SEG_8;
			end
			9 : begin
				buff[1] = SEG_0;
				buff[0] = SEG_9;
			end
			10 : begin
				buff[1] = SEG_1;
				buff[0] = SEG_0;
			end
			11 : begin
				buff[1] = SEG_1;
				buff[0] = SEG_1;
			end
			12 : begin
				buff[1] = SEG_1;
				buff[0] = SEG_2;
			end
			13 : begin
				buff[1] = SEG_1;
				buff[0] = SEG_3;
			end
			14 : begin
				buff[1] = SEG_1;
				buff[0] = SEG_4;
			end
			15 : begin
				buff[1] = SEG_1;
				buff[0] = SEG_5;
			end
			endcase
		end else begin
			buff[1] = SEG_NONE;
			buff[0] = SEG_NONE;
		end
	end
endmodule
