
*** Running vivado
    with args -log ps_block_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ps_block_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ps_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.762 ; gain = 0.000 ; free physical = 15930 ; free virtual = 40175
Command: link_design -top ps_block_wrapper -part xczu4cg-sfvc784-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu4cg-sfvc784-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2558.270 ; gain = 0.000 ; free physical = 15151 ; free virtual = 39396
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/ps_block_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_block_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.172 ; gain = 0.000 ; free physical = 14919 ; free virtual = 39172
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/ps_block_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_block_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_axi_gpio_0_0/ps_block_axi_gpio_0_0_board.xdc] for cell 'ps_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_axi_gpio_0_0/ps_block_axi_gpio_0_0_board.xdc] for cell 'ps_block_i/axi_gpio_0/U0'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_axi_gpio_0_0/ps_block_axi_gpio_0_0.xdc] for cell 'ps_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_axi_gpio_0_0/ps_block_axi_gpio_0_0.xdc] for cell 'ps_block_i/axi_gpio_0/U0'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_rst_ps8_0_96M_0/ps_block_rst_ps8_0_96M_0_board.xdc] for cell 'ps_block_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_rst_ps8_0_96M_0/ps_block_rst_ps8_0_96M_0_board.xdc] for cell 'ps_block_i/rst_ps8_0_96M/U0'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_rst_ps8_0_96M_0/ps_block_rst_ps8_0_96M_0.xdc] for cell 'ps_block_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_rst_ps8_0_96M_0/ps_block_rst_ps8_0_96M_0.xdc] for cell 'ps_block_i/rst_ps8_0_96M/U0'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/constrs_1/new/clkTestCostr.xdc]
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.srcs/constrs_1/new/clkTestCostr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.188 ; gain = 0.000 ; free physical = 14850 ; free virtual = 39120
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2598.188 ; gain = 485.426 ; free physical = 14849 ; free virtual = 39119
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2614.188 ; gain = 16.000 ; free physical = 14790 ; free virtual = 39079

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 298b4cb60

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2770.641 ; gain = 156.453 ; free physical = 14566 ; free virtual = 38852

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17702689f

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2939.516 ; gain = 0.000 ; free physical = 14358 ; free virtual = 38665
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 270 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1abc13259

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2939.516 ; gain = 0.000 ; free physical = 14360 ; free virtual = 38666
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 216f5d6b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2939.516 ; gain = 0.000 ; free physical = 14352 ; free virtual = 38659
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 388 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 216f5d6b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2939.516 ; gain = 0.000 ; free physical = 14349 ; free virtual = 38656
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 216f5d6b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2939.516 ; gain = 0.000 ; free physical = 14346 ; free virtual = 38653
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 216f5d6b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2939.516 ; gain = 0.000 ; free physical = 14347 ; free virtual = 38654
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             270  |                                              0  |
|  Constant propagation         |               0  |              21  |                                              0  |
|  Sweep                        |               0  |             388  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2939.516 ; gain = 0.000 ; free physical = 14351 ; free virtual = 38658
Ending Logic Optimization Task | Checksum: 1cc5a053b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2939.516 ; gain = 0.000 ; free physical = 14351 ; free virtual = 38658

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cc5a053b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2939.516 ; gain = 0.000 ; free physical = 14350 ; free virtual = 38657

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cc5a053b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.516 ; gain = 0.000 ; free physical = 14350 ; free virtual = 38657

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.516 ; gain = 0.000 ; free physical = 14350 ; free virtual = 38657
Ending Netlist Obfuscation Task | Checksum: 1cc5a053b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.516 ; gain = 0.000 ; free physical = 14350 ; free virtual = 38657
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2939.516 ; gain = 341.328 ; free physical = 14350 ; free virtual = 38657
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2979.535 ; gain = 0.000 ; free physical = 14341 ; free virtual = 38651
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ps_block_wrapper_drc_opted.rpt -pb ps_block_wrapper_drc_opted.pb -rpx ps_block_wrapper_drc_opted.rpx
Command: report_drc -file ps_block_wrapper_drc_opted.rpt -pb ps_block_wrapper_drc_opted.pb -rpx ps_block_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2982.504 ; gain = 2.969 ; free physical = 14330 ; free virtual = 38639
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.504 ; gain = 0.000 ; free physical = 14474 ; free virtual = 38783
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 112163ed3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2982.504 ; gain = 0.000 ; free physical = 14474 ; free virtual = 38783
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.504 ; gain = 0.000 ; free physical = 14474 ; free virtual = 38783

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13222b62d

Time (s): cpu = 00:01:02 ; elapsed = 00:01:42 . Memory (MB): peak = 4089.312 ; gain = 1106.809 ; free physical = 13343 ; free virtual = 37702

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cfb3e2da

Time (s): cpu = 00:01:07 ; elapsed = 00:01:48 . Memory (MB): peak = 4121.328 ; gain = 1138.824 ; free physical = 13299 ; free virtual = 37654

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cfb3e2da

Time (s): cpu = 00:01:07 ; elapsed = 00:01:48 . Memory (MB): peak = 4121.328 ; gain = 1138.824 ; free physical = 13299 ; free virtual = 37654
Phase 1 Placer Initialization | Checksum: 1cfb3e2da

Time (s): cpu = 00:01:07 ; elapsed = 00:01:48 . Memory (MB): peak = 4121.328 ; gain = 1138.824 ; free physical = 13298 ; free virtual = 37654

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1dd4dae90

Time (s): cpu = 00:01:07 ; elapsed = 00:01:48 . Memory (MB): peak = 4121.328 ; gain = 1138.824 ; free physical = 13296 ; free virtual = 37652

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1bc5c36e9

Time (s): cpu = 00:01:07 ; elapsed = 00:01:49 . Memory (MB): peak = 4121.328 ; gain = 1138.824 ; free physical = 13295 ; free virtual = 37651

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1bc5c36e9

Time (s): cpu = 00:01:08 ; elapsed = 00:01:49 . Memory (MB): peak = 4124.340 ; gain = 1141.836 ; free physical = 13289 ; free virtual = 37644

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1a7ce960a

Time (s): cpu = 00:01:08 ; elapsed = 00:01:49 . Memory (MB): peak = 4124.340 ; gain = 1141.836 ; free physical = 13289 ; free virtual = 37645

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1a7ce960a

Time (s): cpu = 00:01:08 ; elapsed = 00:01:49 . Memory (MB): peak = 4124.340 ; gain = 1141.836 ; free physical = 13289 ; free virtual = 37645
Phase 2.1.1 Partition Driven Placement | Checksum: 1a7ce960a

Time (s): cpu = 00:01:08 ; elapsed = 00:01:49 . Memory (MB): peak = 4124.340 ; gain = 1141.836 ; free physical = 13290 ; free virtual = 37645
Phase 2.1 Floorplanning | Checksum: 1433dfa14

Time (s): cpu = 00:01:08 ; elapsed = 00:01:49 . Memory (MB): peak = 4124.340 ; gain = 1141.836 ; free physical = 13290 ; free virtual = 37645

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 26 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 12 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13284 ; free virtual = 37640

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2401be151

Time (s): cpu = 00:01:13 ; elapsed = 00:01:53 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13284 ; free virtual = 37639
Phase 2.2 Global Placement Core | Checksum: 22623b92a

Time (s): cpu = 00:01:13 ; elapsed = 00:01:53 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13282 ; free virtual = 37637
Phase 2 Global Placement | Checksum: 22623b92a

Time (s): cpu = 00:01:13 ; elapsed = 00:01:53 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13285 ; free virtual = 37641

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21e94205c

Time (s): cpu = 00:01:14 ; elapsed = 00:01:54 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13285 ; free virtual = 37640

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24ef51b75

Time (s): cpu = 00:01:14 ; elapsed = 00:01:54 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13283 ; free virtual = 37639

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19d1a1ea4

Time (s): cpu = 00:01:15 ; elapsed = 00:01:55 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13283 ; free virtual = 37639

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 201409bbe

Time (s): cpu = 00:01:15 ; elapsed = 00:01:55 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13279 ; free virtual = 37634

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 1c987a06d

Time (s): cpu = 00:01:15 ; elapsed = 00:01:56 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13278 ; free virtual = 37634

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1889acddc

Time (s): cpu = 00:01:16 ; elapsed = 00:01:56 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13267 ; free virtual = 37623
Phase 3.4 Small Shape DP | Checksum: 23429cfe2

Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13276 ; free virtual = 37631

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 22ecc0064

Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13276 ; free virtual = 37631

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 26748bacb

Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13285 ; free virtual = 37641
Phase 3 Detail Placement | Checksum: 26748bacb

Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13265 ; free virtual = 37621

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1af6dc463

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.240 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a7e485ff

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13271 ; free virtual = 37630
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2393dceb1

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13271 ; free virtual = 37630
Phase 4.1.1.1 BUFG Insertion | Checksum: 1af6dc463

Time (s): cpu = 00:01:19 ; elapsed = 00:01:59 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13271 ; free virtual = 37630
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.240. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dd819e4f

Time (s): cpu = 00:01:20 ; elapsed = 00:01:59 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13271 ; free virtual = 37630
Phase 4.1 Post Commit Optimization | Checksum: 1dd819e4f

Time (s): cpu = 00:01:20 ; elapsed = 00:01:59 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13271 ; free virtual = 37630

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dd819e4f

Time (s): cpu = 00:01:20 ; elapsed = 00:01:59 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13275 ; free virtual = 37634
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13262 ; free virtual = 37620

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2d6b841a4

Time (s): cpu = 00:01:24 ; elapsed = 00:02:04 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13262 ; free virtual = 37620

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13262 ; free virtual = 37620
Phase 4.4 Final Placement Cleanup | Checksum: 3163bc4cc

Time (s): cpu = 00:01:24 ; elapsed = 00:02:04 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13262 ; free virtual = 37620
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 3163bc4cc

Time (s): cpu = 00:01:24 ; elapsed = 00:02:04 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13262 ; free virtual = 37620
Ending Placer Task | Checksum: 2b7b42ec6

Time (s): cpu = 00:01:24 ; elapsed = 00:02:04 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13262 ; free virtual = 37620
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:30 ; elapsed = 00:02:10 . Memory (MB): peak = 4127.352 ; gain = 1144.848 ; free physical = 13295 ; free virtual = 37654
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13280 ; free virtual = 37644
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ps_block_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13274 ; free virtual = 37632
INFO: [runtcl-4] Executing : report_utilization -file ps_block_wrapper_utilization_placed.rpt -pb ps_block_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ps_block_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13292 ; free virtual = 37650
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13256 ; free virtual = 37620
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c1cd04cc ConstDB: 0 ShapeSum: fcb086a5 RouteDB: f936a355

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13116 ; free virtual = 37476
Phase 1 Build RT Design | Checksum: 11a432bbe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13125 ; free virtual = 37485
Post Restoration Checksum: NetGraph: 8f0050e6 NumContArr: 8f5baab2 Constraints: cbd46eb Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12b194283

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13126 ; free virtual = 37486

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12b194283

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13100 ; free virtual = 37460

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12b194283

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13100 ; free virtual = 37460

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 141f8e098

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13051 ; free virtual = 37411

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: e9155b14

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13040 ; free virtual = 37403
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.269  | TNS=0.000  | WHS=-0.074 | THS=-0.351 |

Phase 2 Router Initialization | Checksum: 12d8449a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13038 ; free virtual = 37401

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1629
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1461
  Number of Partially Routed Nets     = 168
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 224e88993

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13031 ; free virtual = 37394

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.086  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 26ad92fb1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13043 ; free virtual = 37406

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1f8ea22e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13043 ; free virtual = 37406
Phase 4 Rip-up And Reroute | Checksum: 1f8ea22e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13043 ; free virtual = 37406

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f8ea22e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13045 ; free virtual = 37408

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f8ea22e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13045 ; free virtual = 37408
Phase 5 Delay and Skew Optimization | Checksum: 1f8ea22e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13045 ; free virtual = 37408

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ab787df0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13045 ; free virtual = 37408
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.086  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29afc84c8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13045 ; free virtual = 37408
Phase 6 Post Hold Fix | Checksum: 29afc84c8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13045 ; free virtual = 37408

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0866132 %
  Global Horizontal Routing Utilization  = 0.112804 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 292c025fa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13043 ; free virtual = 37406

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 292c025fa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13042 ; free virtual = 37405

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 292c025fa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13042 ; free virtual = 37405

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.086  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 292c025fa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13044 ; free virtual = 37407
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13080 ; free virtual = 37443

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13080 ; free virtual = 37443
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.39 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13055 ; free virtual = 37422
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ps_block_wrapper_drc_routed.rpt -pb ps_block_wrapper_drc_routed.pb -rpx ps_block_wrapper_drc_routed.rpx
Command: report_drc -file ps_block_wrapper_drc_routed.rpt -pb ps_block_wrapper_drc_routed.pb -rpx ps_block_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13049 ; free virtual = 37411
INFO: [runtcl-4] Executing : report_methodology -file ps_block_wrapper_methodology_drc_routed.rpt -pb ps_block_wrapper_methodology_drc_routed.pb -rpx ps_block_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ps_block_wrapper_methodology_drc_routed.rpt -pb ps_block_wrapper_methodology_drc_routed.pb -rpx ps_block_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/ps_block_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4127.352 ; gain = 0.000 ; free physical = 13045 ; free virtual = 37410
INFO: [runtcl-4] Executing : report_power -file ps_block_wrapper_power_routed.rpt -pb ps_block_wrapper_power_summary_routed.pb -rpx ps_block_wrapper_power_routed.rpx
Command: report_power -file ps_block_wrapper_power_routed.rpt -pb ps_block_wrapper_power_summary_routed.pb -rpx ps_block_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ps_block_wrapper_route_status.rpt -pb ps_block_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ps_block_wrapper_timing_summary_routed.rpt -pb ps_block_wrapper_timing_summary_routed.pb -rpx ps_block_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ps_block_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ps_block_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ps_block_wrapper_bus_skew_routed.rpt -pb ps_block_wrapper_bus_skew_routed.pb -rpx ps_block_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force ps_block_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ps_block_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmReg/myproj/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul 12 06:50:32 2021. For additional details about this file, please refer to the WebTalk help file at /home/software/xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 4223.773 ; gain = 96.422 ; free physical = 12993 ; free virtual = 37365
INFO: [Common 17-206] Exiting Vivado at Mon Jul 12 06:50:33 2021...
