{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538636978900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538636978900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 04 14:09:38 2018 " "Processing started: Thu Oct 04 14:09:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538636978900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538636978900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau6 -c cau6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau6 -c cau6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538636978904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1538636980098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau6.v 5 5 " "Found 5 design units, including 5 entities, in source file cau6.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau6 " "Found entity 1: cau6" {  } { { "cau6.v" "" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538636980278 ""} { "Info" "ISGN_ENTITY_NAME" "2 DECODER_HEX0 " "Found entity 2: DECODER_HEX0" {  } { { "cau6.v" "" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538636980278 ""} { "Info" "ISGN_ENTITY_NAME" "3 DECODER_HEX1 " "Found entity 3: DECODER_HEX1" {  } { { "cau6.v" "" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538636980278 ""} { "Info" "ISGN_ENTITY_NAME" "4 DECODER_HEX2 " "Found entity 4: DECODER_HEX2" {  } { { "cau6.v" "" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538636980278 ""} { "Info" "ISGN_ENTITY_NAME" "5 DECODER_HEX3 " "Found entity 5: DECODER_HEX3" {  } { { "cau6.v" "" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538636980278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538636980278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau6.v(4) " "Verilog HDL Instantiation warning at cau6.v(4): instance has no name" {  } { { "cau6.v" "" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1538636980282 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau6.v(5) " "Verilog HDL Instantiation warning at cau6.v(5): instance has no name" {  } { { "cau6.v" "" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1538636980282 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau6.v(6) " "Verilog HDL Instantiation warning at cau6.v(6): instance has no name" {  } { { "cau6.v" "" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1538636980282 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau6.v(7) " "Verilog HDL Instantiation warning at cau6.v(7): instance has no name" {  } { { "cau6.v" "" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1538636980282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau6 " "Elaborating entity \"cau6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538636980370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_HEX0 DECODER_HEX0:comb_3 " "Elaborating entity \"DECODER_HEX0\" for hierarchy \"DECODER_HEX0:comb_3\"" {  } { { "cau6.v" "comb_3" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538636980430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_HEX1 DECODER_HEX1:comb_4 " "Elaborating entity \"DECODER_HEX1\" for hierarchy \"DECODER_HEX1:comb_4\"" {  } { { "cau6.v" "comb_4" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538636980478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_HEX2 DECODER_HEX2:comb_5 " "Elaborating entity \"DECODER_HEX2\" for hierarchy \"DECODER_HEX2:comb_5\"" {  } { { "cau6.v" "comb_5" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538636980522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_HEX3 DECODER_HEX3:comb_6 " "Elaborating entity \"DECODER_HEX3\" for hierarchy \"DECODER_HEX3:comb_6\"" {  } { { "cau6.v" "comb_6" { Text "D:/Workspace/GIT/IC-Design/altera-de1/bai01/cau6/cau6.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538636980570 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538636983048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538636983048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538636983283 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538636983283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538636983283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538636983283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538636983507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 04 14:09:43 2018 " "Processing ended: Thu Oct 04 14:09:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538636983507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538636983507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538636983507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538636983507 ""}
