#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May 24 21:30:51 2022
# Process ID: 31276
# Current directory: D:/CodeTry/CODExperiment/Lab6/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31212 D:\CodeTry\CODExperiment\Lab6\project_1\project_1.xpr
# Log file: D:/CodeTry/CODExperiment/Lab6/project_1/vivado.log
# Journal file: D:/CodeTry/CODExperiment/Lab6/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CodeTry/CODExperiment/Lab6/project_1/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse D:/CodeTry/CODExperiment/Lab6/MEM_CACHE.v
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab6/coe/sortPythonOut.coe}] [get_ips DataMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab6/coe/sortPythonOut.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/sortPythonOut.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DataMem'...
catch { config_ip_cache -export [get_ips -all DataMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -no_script -sync -force -quiet
reset_run DataMem_synth_1
launch_runs -jobs 6 DataMem_synth_1
[Tue May 24 21:32:07 2022] Launched DataMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/DataMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -directory D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.dcp' for cell 'cpu/DataMem'
INFO: [Project 1-454] Reading design checkpoint 'd:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.dcp' for cell 'cpu/InstMem'
INFO: [Netlist 29-17] Analyzing 823 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/CodeTry/CODExperiment/Lab6/Nexys4DDR.xdc]
Finished Parsing XDC File [D:/CodeTry/CODExperiment/Lab6/Nexys4DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1188.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1320.898 ; gain = 496.992
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_target Simulation [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sortPythonOut.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:362]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:412]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:523]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 412 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:564]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:297]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:311]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:380]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:402]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:634]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:636]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:641]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 24 21:34:53 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 91.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Tue May 24 21:34:53 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1971.586 ; gain = 33.242
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.852 ; gain = 5.184
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab6/coe/sortPythonOut.coe}] [get_ips DataMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab6/coe/sortPythonOut.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/sortPythonOut.coe'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sortPythonOut.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:362]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:412]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:523]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 412 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:564]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:297]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:311]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:380]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:402]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:634]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:636]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:641]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1998.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sortPythonOut.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/MEM_CACHE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_CACHE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:362]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:412]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:523]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 412 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:564]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:297]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:311]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:380]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:402]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:634]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:636]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'Address' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:644]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM_CACHE
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2486.906 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/synth_1

reset_run InstMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/InstMem_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May 24 21:43:31 2022] Launched InstMem_synth_1, synth_1...
Run output will be captured here:
InstMem_synth_1: D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/InstMem_synth_1/runme.log
synth_1: D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/synth_1/runme.log
[Tue May 24 21:43:31 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab6/coe/CH2sort.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab6/coe/CH2sort.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/CH2sort.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 6 InstMem_synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci' is already up-to-date
[Tue May 24 21:44:53 2022] Launched InstMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/impl_1/CPUDownload.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/impl_1/CPUDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab6/coe/sortPythonOut.coe}] [get_ips DataMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab6/coe/sortPythonOut.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/sortPythonOut.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DataMem'...
catch { config_ip_cache -export [get_ips -all DataMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -no_script -sync -force -quiet
reset_run DataMem_synth_1
launch_runs -jobs 6 DataMem_synth_1
[Tue May 24 21:48:43 2022] Launched DataMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/DataMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -directory D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sortPythonOut.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/MEM_CACHE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_CACHE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:362]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:412]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:523]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 412 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:564]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:297]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:311]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:380]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:402]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:634]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:636]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'Address' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:644]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM_CACHE
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3008.117 ; gain = 4.184
run 10 us
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3034.121 ; gain = 8.191
run 1 us
run 1 us
run 1 us
run 10 us
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3071.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab6/coe/sortPythonOut.coe}] [get_ips DataMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab6/coe/sortPythonOut.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/sortPythonOut.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DataMem'...
catch { config_ip_cache -export [get_ips -all DataMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -no_script -sync -force -quiet
reset_run DataMem_synth_1
launch_runs -jobs 6 DataMem_synth_1
[Tue May 24 21:54:18 2022] Launched DataMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/DataMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -directory D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sortPythonOut.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/MEM_CACHE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_CACHE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:362]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:412]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:523]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 412 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:564]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sortPythonOut.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/MEM_CACHE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_CACHE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:362]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:412]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:523]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 412 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:564]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:297]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:311]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:380]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:402]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:634]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:636]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'Address' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:644]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM_CACHE
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3080.035 ; gain = 0.000
run 10 us
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3080.035 ; gain = 0.000
run 10 us
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3080.035 ; gain = 0.000
run 10 us
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3080.035 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3098.250 ; gain = 18.215
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab6/coe/sortPythonOut.coe}] [get_ips DataMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab6/coe/sortPythonOut.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/sortPythonOut.coe'
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DataMem'...
catch { config_ip_cache -export [get_ips -all DataMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -no_script -sync -force -quiet
reset_run DataMem_synth_1
launch_runs -jobs 6 DataMem_synth_1
[Tue May 24 22:00:40 2022] Launched DataMem_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab6/project_1/project_1.runs/DataMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/DataMem.xci] -directory D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab6/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab6/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sortPythonOut.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/testWithoutHazard.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/simple_test_cpu_pl.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/leftInsTest.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/sort.coe'
INFO: [SIM-utils-43] Exported 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim/CH2data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/InsCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCache
WARNING: [VRFC 10-3380] identifier 'eqW' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/InsCache.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/MEM_CACHE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_CACHE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4t16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/register_32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/saturatingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturatingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:362]
INFO: [VRFC 10-2458] undeclared symbol PredictPC, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:412]
INFO: [VRFC 10-2458] undeclared symbol LW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:520]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:523]
WARNING: [VRFC 10-2938] 'PredictPC' is already implicitly declared on line 412 [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:564]
WARNING: [VRFC 10-3380] identifier 'B_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:151]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:153]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:155]
WARNING: [VRFC 10-3380] identifier 'nextBranch' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:156]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:160]
WARNING: [VRFC 10-3380] identifier 'predictJ' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:163]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:164]
WARNING: [VRFC 10-3380] identifier 'B_r_fixed' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:175]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:193]
WARNING: [VRFC 10-3380] identifier 'LD_R_Hazard' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:203]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:205]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:214]
WARNING: [VRFC 10-3380] identifier 'predictJ_r_Ex' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:297]
WARNING: [VRFC 10-3380] identifier 'InsCacheRead' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:311]
WARNING: [VRFC 10-3380] identifier 'InsCacheAdd' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:380]
WARNING: [VRFC 10-3380] identifier 'PredictPC' is used before its declaration [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:402]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d8f2f68fe946f18b662aa69e8ee8e3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 16 for port 'in' [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 's' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:634]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:635]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:636]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'Address' [D:/CodeTry/CODExperiment/Lab6/project_1/project_1.srcs/sim_1/new/test.v:644]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/CodeTry/CODExperiment/Lab6/InsCache.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_4t16
Compiling module xil_defaultlib.saturatingCounter
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.InsCache
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register_file
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM_CACHE
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/CodeTry/CODExperiment/Lab6/project_1/sortTestWave.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CodeTry/CODExperiment/Lab6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.379 ; gain = 0.000
run 10 us
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3108.379 ; gain = 0.000
run 10 us
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3108.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 24 23:19:22 2022...
