Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Thu Jul 27 09:49:23 2017
| Host         : maipo.ee.ethz.ch running 64-bit CentOS release 6.5 (Final)
| Command      : report_utilization -hierarchical -file reports_MICRO_RISCY/pulpino.utilization.rpt
| Design       : pulpino
| Device       : xc7z020
| Design State : Synthesized
----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                    Instance                   |                               Module                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| pulpino                                       |                                                             (top) |      10823 |      10823 |       0 |    0 | 8547 |     16 |      0 |            0 |
|   (pulpino)                                   |                                                             (top) |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            0 |
|   pulpino_i                                   |                                                       pulpino_top |      10808 |      10808 |       0 |    0 | 8547 |     16 |      0 |            0 |
|     axi_interconnect_i                        |                                                axi_node_intf_wrap |        620 |        620 |       0 |    0 |  321 |      0 |      0 |            0 |
|       axi_node_i                              |                                                          axi_node |        620 |        620 |       0 |    0 |  321 |      0 |      0 |            0 |
|         _REQ_BLOCK_GEN[0].REQ_BLOCK           |                                                 axi_request_block |         56 |         56 |       0 |    0 |   37 |      0 |      0 |            0 |
|           AR_ALLOCATOR                        |                                               axi_AR_allocator_68 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AW_ARB_TREE                       |                                            axi_ArbitrationTree_74 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                          |                                                axi_RR_Flag_Req_75 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           AW_ALLOCATOR                        |                                               axi_AW_allocator_69 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AW_ARB_TREE                       |                                            axi_ArbitrationTree_72 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                          |                                                axi_RR_Flag_Req_73 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|           DW_ALLOC                            |                                               axi_DW_allocator_70 |         53 |         53 |       0 |    0 |   33 |      0 |      0 |            0 |
|             (DW_ALLOC)                        |                                               axi_DW_allocator_70 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                    |                                  generic_fifo__parameterized17_71 |         53 |         53 |       0 |    0 |   32 |      0 |      0 |            0 |
|         _REQ_BLOCK_GEN[1].REQ_BLOCK           |                                              axi_request_block_32 |         72 |         72 |       0 |    0 |   37 |      0 |      0 |            0 |
|           AR_ALLOCATOR                        |                                               axi_AR_allocator_60 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AW_ARB_TREE                       |                                            axi_ArbitrationTree_66 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                          |                                                axi_RR_Flag_Req_67 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           AW_ALLOCATOR                        |                                               axi_AW_allocator_61 |         18 |         18 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AW_ARB_TREE                       |                                            axi_ArbitrationTree_64 |         18 |         18 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                          |                                                axi_RR_Flag_Req_65 |         18 |         18 |       0 |    0 |    2 |      0 |      0 |            0 |
|           DW_ALLOC                            |                                               axi_DW_allocator_62 |         53 |         53 |       0 |    0 |   33 |      0 |      0 |            0 |
|             (DW_ALLOC)                        |                                               axi_DW_allocator_62 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                    |                                  generic_fifo__parameterized17_63 |         53 |         53 |       0 |    0 |   32 |      0 |      0 |            0 |
|         _REQ_BLOCK_GEN[2].REQ_BLOCK           |                                              axi_request_block_33 |         88 |         88 |       0 |    0 |   37 |      0 |      0 |            0 |
|           AR_ALLOCATOR                        |                                                  axi_AR_allocator |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AW_ARB_TREE                       |                                            axi_ArbitrationTree_58 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                          |                                                axi_RR_Flag_Req_59 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           AW_ALLOCATOR                        |                                                  axi_AW_allocator |         37 |         37 |       0 |    0 |    2 |      0 |      0 |            0 |
|             AW_ARB_TREE                       |                                               axi_ArbitrationTree |         37 |         37 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                          |                                                axi_RR_Flag_Req_57 |         37 |         37 |       0 |    0 |    2 |      0 |      0 |            0 |
|           DW_ALLOC                            |                                                  axi_DW_allocator |         50 |         50 |       0 |    0 |   33 |      0 |      0 |            0 |
|             (DW_ALLOC)                        |                                                  axi_DW_allocator |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                    |                                     generic_fifo__parameterized17 |         50 |         50 |       0 |    0 |   32 |      0 |      0 |            0 |
|         _RESP_BLOCK_GEN[0].RESP_BLOCK         |                                                axi_response_block |        115 |        115 |       0 |    0 |   70 |      0 |      0 |            0 |
|           AR_ADDR_DEC                         |                                         axi_address_decoder_AR_47 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AW_ADDR_DEC                         |                                         axi_address_decoder_AW_48 |          8 |          8 |       0 |    0 |    2 |      0 |      0 |            0 |
|           BR_ALLOC                            |                                               axi_BR_allocator_49 |         38 |         38 |       0 |    0 |   22 |      0 |      0 |            0 |
|             (BR_ALLOC)                        |                                               axi_BR_allocator_49 |         37 |         37 |       0 |    0 |   20 |      0 |      0 |            0 |
|             ARB_TREE.BR_ARB_TREE              |                            axi_ArbitrationTree__parameterized1_55 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                          |                                                axi_RR_Flag_Req_56 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           BW_ALLOC                            |                                               axi_BW_allocator_50 |         21 |         21 |       0 |    0 |   13 |      0 |      0 |            0 |
|             (BW_ALLOC)                        |                                               axi_BW_allocator_50 |         19 |         19 |       0 |    0 |   11 |      0 |      0 |            0 |
|             ARB_TREE.BW_ARB_TREE              |                            axi_ArbitrationTree__parameterized0_53 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                          |                                                axi_RR_Flag_Req_54 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|           DW_ADDR_DEC                         |                                         axi_address_decoder_DW_51 |         48 |         48 |       0 |    0 |   32 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                    |                                  generic_fifo__parameterized18_52 |         48 |         48 |       0 |    0 |   32 |      0 |      0 |            0 |
|         _RESP_BLOCK_GEN[1].RESP_BLOCK         |                                             axi_response_block_34 |        129 |        129 |       0 |    0 |   70 |      0 |      0 |            0 |
|           AR_ADDR_DEC                         |                                         axi_address_decoder_AR_37 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AW_ADDR_DEC                         |                                         axi_address_decoder_AW_38 |         13 |         13 |       0 |    0 |    2 |      0 |      0 |            0 |
|           BR_ALLOC                            |                                               axi_BR_allocator_39 |         46 |         46 |       0 |    0 |   22 |      0 |      0 |            0 |
|             (BR_ALLOC)                        |                                               axi_BR_allocator_39 |         45 |         45 |       0 |    0 |   20 |      0 |      0 |            0 |
|             ARB_TREE.BR_ARB_TREE              |                            axi_ArbitrationTree__parameterized1_45 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                          |                                                axi_RR_Flag_Req_46 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           BW_ALLOC                            |                                               axi_BW_allocator_40 |         20 |         20 |       0 |    0 |   13 |      0 |      0 |            0 |
|             (BW_ALLOC)                        |                                               axi_BW_allocator_40 |         19 |         19 |       0 |    0 |   11 |      0 |      0 |            0 |
|             ARB_TREE.BW_ARB_TREE              |                            axi_ArbitrationTree__parameterized0_43 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                          |                                                axi_RR_Flag_Req_44 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           DW_ADDR_DEC                         |                                         axi_address_decoder_DW_41 |         50 |         50 |       0 |    0 |   32 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                    |                                  generic_fifo__parameterized18_42 |         50 |         50 |       0 |    0 |   32 |      0 |      0 |            0 |
|         _RESP_BLOCK_GEN[2].RESP_BLOCK         |                                             axi_response_block_35 |        160 |        160 |       0 |    0 |   70 |      0 |      0 |            0 |
|           AR_ADDR_DEC                         |                                            axi_address_decoder_AR |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           AW_ADDR_DEC                         |                                            axi_address_decoder_AW |         16 |         16 |       0 |    0 |    2 |      0 |      0 |            0 |
|           BR_ALLOC                            |                                                  axi_BR_allocator |         73 |         73 |       0 |    0 |   22 |      0 |      0 |            0 |
|             (BR_ALLOC)                        |                                                  axi_BR_allocator |         36 |         36 |       0 |    0 |   20 |      0 |      0 |            0 |
|             ARB_TREE.BR_ARB_TREE              |                               axi_ArbitrationTree__parameterized1 |         37 |         37 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                          |                                                axi_RR_Flag_Req_36 |         37 |         37 |       0 |    0 |    2 |      0 |      0 |            0 |
|           BW_ALLOC                            |                                                  axi_BW_allocator |         21 |         21 |       0 |    0 |   13 |      0 |      0 |            0 |
|             (BW_ALLOC)                        |                                                  axi_BW_allocator |         20 |         20 |       0 |    0 |   11 |      0 |      0 |            0 |
|             ARB_TREE.BW_ARB_TREE              |                               axi_ArbitrationTree__parameterized0 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|               RR_REQ                          |                                                   axi_RR_Flag_Req |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|           DW_ADDR_DEC                         |                                            axi_address_decoder_DW |         50 |         50 |       0 |    0 |   32 |      0 |      0 |            0 |
|             MASTER_ID_FIFO                    |                                     generic_fifo__parameterized18 |         50 |         50 |       0 |    0 |   32 |      0 |      0 |            0 |
|     clk_rst_gen_i                             |                                                       clk_rst_gen |          2 |          2 |       0 |    0 |    5 |      0 |      0 |            0 |
|       i_rst_gen_soc                           |                                                            rstgen |          2 |          2 |       0 |    0 |    5 |      0 |      0 |            0 |
|     core_region_i                             |                                                       core_region |       5567 |       5567 |       0 |    0 | 3114 |     16 |      0 |            0 |
|       (core_region_i)                         |                                                       core_region |         36 |         36 |       0 |    0 |    1 |      0 |      0 |            0 |
|       CORE.RISCV_CORE                         |                                                    zeroriscy_core |       2691 |       2691 |       0 |    0 | 1276 |      0 |      0 |            0 |
|         (CORE.RISCV_CORE)                     |                                                    zeroriscy_core |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         cs_registers_i                        |                                            zeroriscy_cs_registers |        543 |        543 |       0 |    0 |  414 |      0 |      0 |            0 |
|         debug_unit_i                          |                                              zeroriscy_debug_unit |         98 |         98 |       0 |    0 |   65 |      0 |      0 |            0 |
|         ex_block_i                            |                                                zeroriscy_ex_block |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            0 |
|           alu_i                               |                                                     zeroriscy_alu |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            0 |
|         id_stage_i                            |                                                zeroriscy_id_stage |        484 |        484 |       0 |    0 |  493 |      0 |      0 |            0 |
|           (id_stage_i)                        |                                                zeroriscy_id_stage |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|           controller_i                        |                                              zeroriscy_controller |        159 |        159 |       0 |    0 |    4 |      0 |      0 |            0 |
|           int_controller_i                    |                                          zeroriscy_int_controller |         11 |         11 |       0 |    0 |    7 |      0 |      0 |            0 |
|           registers_i                         |                                           zeroriscy_register_file |        314 |        314 |       0 |    0 |  480 |      0 |      0 |            0 |
|         if_stage_i                            |                                                zeroriscy_if_stage |       1378 |       1378 |       0 |    0 |  229 |      0 |      0 |            0 |
|           (if_stage_i)                        |                                                zeroriscy_if_stage |        889 |        889 |       0 |    0 |   66 |      0 |      0 |            0 |
|           prefetch_buffer_i                   |                                         zeroriscy_prefetch_buffer |        489 |        489 |       0 |    0 |  163 |      0 |      0 |            0 |
|             (prefetch_buffer_i)               |                                         zeroriscy_prefetch_buffer |         50 |         50 |       0 |    0 |   33 |      0 |      0 |            0 |
|             fifo_i                            |                                              zeroriscy_fetch_fifo |        439 |        439 |       0 |    0 |  130 |      0 |      0 |            0 |
|         load_store_unit_i                     |                                         zeroriscy_load_store_unit |        147 |        147 |       0 |    0 |   74 |      0 |      0 |            0 |
|       adv_dbg_if_i                            |                                                        adv_dbg_if |        818 |        818 |       0 |    0 |  455 |      0 |      0 |            0 |
|         (adv_dbg_if_i)                        |                                                        adv_dbg_if |          8 |          8 |       0 |    0 |    0 |      0 |      0 |            0 |
|         cluster_tap_i                         |                                                      adbg_tap_top |         51 |         51 |       0 |    0 |   46 |      0 |      0 |            0 |
|         dbg_module_i                          |                                                          adbg_top |        759 |        759 |       0 |    0 |  409 |      0 |      0 |            0 |
|           (dbg_module_i)                      |                                                          adbg_top |          1 |          1 |       0 |    0 |   62 |      0 |      0 |            0 |
|           i_dbg_axi                           |                                                   adbg_axi_module |        626 |        626 |       0 |    0 |  273 |      0 |      0 |            0 |
|             (i_dbg_axi)                       |                                                   adbg_axi_module |         84 |         84 |       0 |    0 |  128 |      0 |      0 |            0 |
|             axi_biu_i                         |                                                      adbg_axi_biu |        508 |        508 |       0 |    0 |  113 |      0 |      0 |            0 |
|             axi_crc_i                         |                                                     adbg_crc32_31 |         34 |         34 |       0 |    0 |   32 |      0 |      0 |            0 |
|           i_dbg_cpu_or1k                      |                                                  adbg_or1k_module |        132 |        132 |       0 |    0 |   74 |      0 |      0 |            0 |
|             (i_dbg_cpu_or1k)                  |                                                  adbg_or1k_module |         46 |         46 |       0 |    0 |   31 |      0 |      0 |            0 |
|             or1k_biu_i                        |                                                     adbg_or1k_biu |         54 |         54 |       0 |    0 |   10 |      0 |      0 |            0 |
|             or1k_crc_i                        |                                                        adbg_crc32 |         31 |         31 |       0 |    0 |   32 |      0 |      0 |            0 |
|             or1k_statusreg_i                  |                                              adbg_or1k_status_reg |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|       axi_slice_core2axi                      |                                                    axi_slice_wrap |        500 |        500 |       0 |    0 |  288 |      0 |      0 |            0 |
|         WITH_SLICE.axi_slice_i                |                                                         axi_slice |        500 |        500 |       0 |    0 |  288 |      0 |      0 |            0 |
|           ar_buffer_i                         |                                                     axi_ar_buffer |        211 |        211 |       0 |    0 |   69 |      0 |      0 |            0 |
|             buffer_i                          |                                                   generic_fifo_30 |        211 |        211 |       0 |    0 |   69 |      0 |      0 |            0 |
|           aw_buffer_i                         |                                                     axi_aw_buffer |        149 |        149 |       0 |    0 |   69 |      0 |      0 |            0 |
|             buffer_i                          |                                                      generic_fifo |        149 |        149 |       0 |    0 |   69 |      0 |      0 |            0 |
|           b_buffer_i                          |                                                      axi_b_buffer |         29 |         29 |       0 |    0 |    4 |      0 |      0 |            0 |
|             buffer_i                          |                                      generic_fifo__parameterized2 |         29 |         29 |       0 |    0 |    4 |      0 |      0 |            0 |
|           r_buffer_i                          |                                                      axi_r_buffer |         51 |         51 |       0 |    0 |   68 |      0 |      0 |            0 |
|             buffer_i                          |                                      generic_fifo__parameterized1 |         51 |         51 |       0 |    0 |   68 |      0 |      0 |            0 |
|           w_buffer_i                          |                                                   axi_w_buffer_28 |         60 |         60 |       0 |    0 |   78 |      0 |      0 |            0 |
|             buffer_i                          |                                   generic_fifo__parameterized0_29 |         60 |         60 |       0 |    0 |   78 |      0 |      0 |            0 |
|       core2axi_i                              |                                                     core2axi_wrap |         17 |         17 |       0 |    0 |    3 |      0 |      0 |            0 |
|         core2axi_i                            |                                                          core2axi |         17 |         17 |       0 |    0 |    3 |      0 |      0 |            0 |
|       data_mem                                |                                                       sp_ram_wrap |         22 |         22 |       0 |    0 |    1 |      8 |      0 |            0 |
|         (data_mem)                            |                                                       sp_ram_wrap |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            0 |
|         sp_ram_i                              |                                                xilinx_mem_8192x32 |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|           (sp_ram_i)                          |                                                xilinx_mem_8192x32 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|           U0                                  |                               xilinx_mem_8192x32_blk_mem_gen_v8_2 |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|             (U0)                              |                               xilinx_mem_8192x32_blk_mem_gen_v8_2 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|             inst_blk_mem_gen                  |                         xilinx_mem_8192x32_blk_mem_gen_v8_2_synth |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|               gnativebmg.native_blk_mem_gen   |                                xilinx_mem_8192x32_blk_mem_gen_top |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|                 valid.cstr                    |                       xilinx_mem_8192x32_blk_mem_gen_generic_cstr |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|                   has_mux_a.A                 |                                xilinx_mem_8192x32_blk_mem_gen_mux |         17 |         17 |       0 |    0 |    1 |      0 |      0 |            0 |
|                   ramloop[0].ram.r            |                         xilinx_mem_8192x32_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram           |                       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[1].ram.r            |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram           |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[2].ram.r            |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram           |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[3].ram.r            |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram           |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[4].ram.r            |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized3 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram           |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized3 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[5].ram.r            |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram           |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[6].ram.r            |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram           |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[7].ram.r            |         xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized6 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram           |       xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized6 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|       data_mem_axi_if                         |                                axi_mem_if_SP_wrap__parameterized0 |        557 |        557 |       0 |    0 |  533 |      0 |      0 |            0 |
|         axi_mem_if_SP_i                       |                                     axi_mem_if_SP__parameterized0 |        557 |        557 |       0 |    0 |  533 |      0 |      0 |            0 |
|           (axi_mem_if_SP_i)                   |                                     axi_mem_if_SP__parameterized0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           READ_CTRL                           |                                axi_read_only_ctrl__parameterized0 |        142 |        142 |       0 |    0 |   59 |      0 |      0 |            0 |
|           Slave_ar_buffer_LP                  |                                     axi_ar_buffer__parameterized1 |         49 |         49 |       0 |    0 |   66 |      0 |      0 |            0 |
|             buffer_i                          |                                      generic_fifo__parameterized9 |         49 |         49 |       0 |    0 |   66 |      0 |      0 |            0 |
|           Slave_aw_buffer_LP                  |                                     axi_aw_buffer__parameterized1 |         50 |         50 |       0 |    0 |   66 |      0 |      0 |            0 |
|             buffer_i                          |                                      generic_fifo__parameterized8 |         50 |         50 |       0 |    0 |   66 |      0 |      0 |            0 |
|           Slave_b_buffer_LP                   |                                      axi_b_buffer__parameterized1 |         43 |         43 |       0 |    0 |   14 |      0 |      0 |            0 |
|             buffer_i                          |                                     generic_fifo__parameterized12 |         43 |         43 |       0 |    0 |   14 |      0 |      0 |            0 |
|           Slave_r_buffer_LP                   |                                      axi_r_buffer__parameterized1 |        145 |        145 |       0 |    0 |  146 |      0 |      0 |            0 |
|             buffer_i                          |                                     generic_fifo__parameterized11 |        145 |        145 |       0 |    0 |  146 |      0 |      0 |            0 |
|           Slave_w_buffer_LP                   |                                      axi_w_buffer__parameterized1 |         72 |         72 |       0 |    0 |  154 |      0 |      0 |            0 |
|             buffer_i                          |                                     generic_fifo__parameterized10 |         72 |         72 |       0 |    0 |  154 |      0 |      0 |            0 |
|           WRITE_CTRL                          |                               axi_write_only_ctrl__parameterized0 |         56 |         56 |       0 |    0 |   27 |      0 |      0 |            0 |
|       data_ram_mux_i                          |                                           ram_mux__parameterized0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|       instr_mem                               |                                                    instr_ram_wrap |        397 |        397 |       0 |    0 |   12 |      8 |      0 |            0 |
|         (instr_mem)                           |                                                    instr_ram_wrap |         31 |         31 |       0 |    0 |    1 |      0 |      0 |            0 |
|         boot_rom_wrap_i                       |                                                     boot_rom_wrap |        347 |        347 |       0 |    0 |   10 |      0 |      0 |            0 |
|           boot_code_i                         |                                                         boot_code |        347 |        347 |       0 |    0 |   10 |      0 |      0 |            0 |
|         sp_ram_wrap_i                         |                                                    sp_ram_wrap_27 |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|           (sp_ram_wrap_i)                     |                                                    sp_ram_wrap_27 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|           sp_ram_i                            |                                          xilinx_mem_8192x32_HD145 |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|             (sp_ram_i)                        |                                          xilinx_mem_8192x32_HD145 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|             U0                                |                         xilinx_mem_8192x32_blk_mem_gen_v8_2_HD146 |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|               (U0)                            |                         xilinx_mem_8192x32_blk_mem_gen_v8_2_HD146 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|               inst_blk_mem_gen                |                   xilinx_mem_8192x32_blk_mem_gen_v8_2_synth_HD147 |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|                 gnativebmg.native_blk_mem_gen |                          xilinx_mem_8192x32_blk_mem_gen_top_HD148 |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|                   valid.cstr                  |                 xilinx_mem_8192x32_blk_mem_gen_generic_cstr_HD149 |         19 |         19 |       0 |    0 |    1 |      8 |      0 |            0 |
|                     has_mux_a.A               |                          xilinx_mem_8192x32_blk_mem_gen_mux_HD150 |         17 |         17 |       0 |    0 |    1 |      0 |      0 |            0 |
|                     ramloop[0].ram.r          |                   xilinx_mem_8192x32_blk_mem_gen_prim_width_HD151 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram         |                 xilinx_mem_8192x32_blk_mem_gen_prim_wrapper_HD152 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[1].ram.r          |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized0_HD153 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram         | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized0_HD154 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[2].ram.r          |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized1_HD155 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram         | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized1_HD156 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[3].ram.r          |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized2_HD157 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram         | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized2_HD158 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[4].ram.r          |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized3_HD159 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram         | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized3_HD160 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[5].ram.r          |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized4_HD161 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram         | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized4_HD162 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[6].ram.r          |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized5_HD163 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram         | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized5_HD164 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     ramloop[7].ram.r          |   xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized6_HD165 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                       prim_noinit.ram         | xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized6_HD166 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|       instr_mem_axi_if                        |                                                axi_mem_if_SP_wrap |        529 |        529 |       0 |    0 |  543 |      0 |      0 |            0 |
|         axi_mem_if_SP_i                       |                                                     axi_mem_if_SP |        529 |        529 |       0 |    0 |  543 |      0 |      0 |            0 |
|           (axi_mem_if_SP_i)                   |                                                     axi_mem_if_SP |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           READ_CTRL                           |                                                axi_read_only_ctrl |        125 |        125 |       0 |    0 |   60 |      0 |      0 |            0 |
|           Slave_ar_buffer_LP                  |                                     axi_ar_buffer__parameterized0 |         50 |         50 |       0 |    0 |   70 |      0 |      0 |            0 |
|             buffer_i                          |                                      generic_fifo__parameterized4 |         50 |         50 |       0 |    0 |   70 |      0 |      0 |            0 |
|           Slave_aw_buffer_LP                  |                                     axi_aw_buffer__parameterized0 |         51 |         51 |       0 |    0 |   70 |      0 |      0 |            0 |
|             buffer_i                          |                                      generic_fifo__parameterized3 |         51 |         51 |       0 |    0 |   70 |      0 |      0 |            0 |
|           Slave_b_buffer_LP                   |                                      axi_b_buffer__parameterized0 |         47 |         47 |       0 |    0 |   14 |      0 |      0 |            0 |
|             buffer_i                          |                                      generic_fifo__parameterized7 |         47 |         47 |       0 |    0 |   14 |      0 |      0 |            0 |
|           Slave_r_buffer_LP                   |                                      axi_r_buffer__parameterized0 |        126 |        126 |       0 |    0 |  146 |      0 |      0 |            0 |
|             buffer_i                          |                                      generic_fifo__parameterized6 |        126 |        126 |       0 |    0 |  146 |      0 |      0 |            0 |
|           Slave_w_buffer_LP                   |                                      axi_w_buffer__parameterized0 |         72 |         72 |       0 |    0 |  154 |      0 |      0 |            0 |
|             buffer_i                          |                                      generic_fifo__parameterized5 |         72 |         72 |       0 |    0 |  154 |      0 |      0 |            0 |
|           WRITE_CTRL                          |                                               axi_write_only_ctrl |         58 |         58 |       0 |    0 |   28 |      0 |      0 |            0 |
|       instr_ram_mux_i                         |                                                           ram_mux |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|     peripherals_i                             |                                                       peripherals |       4619 |       4619 |       0 |    0 | 5107 |      0 |      0 |            0 |
|       apb2per_debug_i                         |                                                           apb2per |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|       apb_event_unit_i                        |                                                    apb_event_unit |        155 |        155 |       0 |    0 |  357 |      0 |      0 |            0 |
|         (apb_event_unit_i)                    |                                                    apb_event_unit |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         i_event_unit                          |                                              generic_service_unit |         65 |         65 |       0 |    0 |  160 |      0 |      0 |            0 |
|         i_interrupt_unit                      |                                           generic_service_unit_26 |         87 |         87 |       0 |    0 |  160 |      0 |      0 |            0 |
|         i_sleep_unit                          |                                                        sleep_unit |          3 |          3 |       0 |    0 |   35 |      0 |      0 |            0 |
|       apb_fll_if_i                            |                                                        apb_fll_if |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|       apb_gpio_i                              |                                                          apb_gpio |        188 |        188 |       0 |    0 |  513 |      0 |      0 |            0 |
|       apb_i2c_i                               |                                                           apb_i2c |        132 |        132 |       0 |    0 |  130 |      0 |      0 |            0 |
|         (apb_i2c_i)                           |                                                           apb_i2c |          2 |          2 |       0 |    0 |   45 |      0 |      0 |            0 |
|         byte_controller                       |                                              i2c_master_byte_ctrl |        130 |        130 |       0 |    0 |   85 |      0 |      0 |            0 |
|           (byte_controller)                   |                                              i2c_master_byte_ctrl |         27 |         27 |       0 |    0 |   23 |      0 |      0 |            0 |
|           bit_controller                      |                                               i2c_master_bit_ctrl |        103 |        103 |       0 |    0 |   62 |      0 |      0 |            0 |
|       apb_pulpino_i                           |                                                       apb_pulpino |         59 |         59 |       0 |    0 |  258 |      0 |      0 |            0 |
|       apb_spi_master_i                        |                                                    apb_spi_master |        641 |        641 |       0 |    0 |  868 |      0 |      0 |            0 |
|         (apb_spi_master_i)                    |                                                    apb_spi_master |          4 |          4 |       0 |    0 |   14 |      0 |      0 |            0 |
|         u_axiregs                             |                                                 spi_master_apb_if |        207 |        207 |       0 |    0 |  164 |      0 |      0 |            0 |
|         u_rxfifo                              |                                                   spi_master_fifo |        104 |        104 |       0 |    0 |  267 |      0 |      0 |            0 |
|         u_spictrl                             |                                             spi_master_controller |        246 |        246 |       0 |    0 |  156 |      0 |      0 |            0 |
|           (u_spictrl)                         |                                             spi_master_controller |         11 |         11 |       0 |    0 |    7 |      0 |      0 |            0 |
|           u_clkgen                            |                                                 spi_master_clkgen |        120 |        120 |       0 |    0 |   18 |      0 |      0 |            0 |
|           u_rxreg                             |                                                     spi_master_rx |         73 |         73 |       0 |    0 |   66 |      0 |      0 |            0 |
|           u_txreg                             |                                                     spi_master_tx |         42 |         42 |       0 |    0 |   65 |      0 |      0 |            0 |
|         u_txfifo                              |                                                spi_master_fifo_25 |         80 |         80 |       0 |    0 |  267 |      0 |      0 |            0 |
|       apb_timer_i                             |                                                         apb_timer |        274 |        274 |       0 |    0 |  256 |      0 |      0 |            0 |
|         TIMER_GEN[0].timer_i                  |                                                             timer |        121 |        121 |       0 |    0 |  128 |      0 |      0 |            0 |
|         TIMER_GEN[1].timer_i                  |                                                          timer_24 |        153 |        153 |       0 |    0 |  128 |      0 |      0 |            0 |
|       apb_uart_i                              |                                                          apb_uart |        711 |        711 |       0 |    0 | 1476 |      0 |      0 |            0 |
|         (apb_uart_i)                          |                                                          apb_uart |         18 |         18 |       0 |    0 |  104 |      0 |      0 |            0 |
|         UART_BG16                             |                                                      uart_baudgen |         30 |         30 |       0 |    0 |   17 |      0 |      0 |            0 |
|         UART_BG2                              |                                                    slib_clock_div |          3 |          3 |       0 |    0 |    4 |      0 |      0 |            0 |
|         UART_BIDET                            |                                                  slib_edge_detect |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_ED_CTS                           |                                                slib_edge_detect_9 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_ED_DCD                           |                                               slib_edge_detect_10 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_ED_DSR                           |                                               slib_edge_detect_11 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_ED_RI                            |                                               slib_edge_detect_12 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_FEDET                            |                                               slib_edge_detect_13 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_IF_CTS                           |                                                 slib_input_filter |          6 |          6 |       0 |    0 |    3 |      0 |      0 |            0 |
|         UART_IF_DCD                           |                                              slib_input_filter_14 |          6 |          6 |       0 |    0 |    3 |      0 |      0 |            0 |
|         UART_IF_DSR                           |                                              slib_input_filter_15 |          6 |          6 |       0 |    0 |    3 |      0 |      0 |            0 |
|         UART_IF_RI                            |                                              slib_input_filter_16 |          6 |          6 |       0 |    0 |    3 |      0 |      0 |            0 |
|         UART_IIC                              |                                                    uart_interrupt |          7 |          7 |       0 |    0 |    4 |      0 |      0 |            0 |
|         UART_IIC_THRE_ED                      |                                               slib_edge_detect_17 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_IS_CTS                           |                                                   slib_input_sync |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         UART_IS_DCD                           |                                                slib_input_sync_18 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         UART_IS_DSR                           |                                                slib_input_sync_19 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         UART_IS_RI                            |                                                slib_input_sync_20 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         UART_IS_SIN                           |                                                slib_input_sync_21 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|         UART_PEDET                            |                                               slib_edge_detect_22 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_RCLK                             |                                               slib_edge_detect_23 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|         UART_RX                               |                                                     uart_receiver |         53 |         53 |       0 |    0 |   33 |      0 |      0 |            0 |
|           (UART_RX)                           |                                                     uart_receiver |         14 |         14 |       0 |    0 |   18 |      0 |      0 |            0 |
|           RX_BRC                              |                                                      slib_counter |         12 |         12 |       0 |    0 |    5 |      0 |      0 |            0 |
|           RX_IFSB                             |                                 slib_input_filter__parameterized4 |         10 |         10 |       0 |    0 |    4 |      0 |      0 |            0 |
|           RX_MVF                              |                                                    slib_mv_filter |         17 |         17 |       0 |    0 |    6 |      0 |      0 |            0 |
|         UART_RXFF                             |                                         slib_fifo__parameterized1 |        317 |        317 |       0 |    0 |  736 |      0 |      0 |            0 |
|         UART_TX                               |                                                  uart_transmitter |         22 |         22 |       0 |    0 |    7 |      0 |      0 |            0 |
|         UART_TXFF                             |                                                         slib_fifo |        235 |        235 |       0 |    0 |  540 |      0 |      0 |            0 |
|       axi2apb_i                               |                                                      axi2apb_wrap |       1691 |       1691 |       0 |    0 |  333 |      0 |      0 |            0 |
|         axi2apb_i                             |                                                         axi2apb32 |       1691 |       1691 |       0 |    0 |  333 |      0 |      0 |            0 |
|           (axi2apb_i)                         |                                                         axi2apb32 |          0 |          0 |       0 |    0 |   35 |      0 |      0 |            0 |
|           Slave_ar_buffer                     |                                     axi_ar_buffer__parameterized2 |         74 |         74 |       0 |    0 |   72 |      0 |      0 |            0 |
|             buffer_i                          |                                     generic_fifo__parameterized14 |         74 |         74 |       0 |    0 |   72 |      0 |      0 |            0 |
|           Slave_aw_buffer                     |                                     axi_aw_buffer__parameterized2 |       1247 |       1247 |       0 |    0 |   72 |      0 |      0 |            0 |
|             buffer_i                          |                                     generic_fifo__parameterized13 |       1247 |       1247 |       0 |    0 |   72 |      0 |      0 |            0 |
|           Slave_b_buffer                      |                                      axi_b_buffer__parameterized2 |         40 |         40 |       0 |    0 |    8 |      0 |      0 |            0 |
|             buffer_i                          |                                     generic_fifo__parameterized16 |         40 |         40 |       0 |    0 |    8 |      0 |      0 |            0 |
|           Slave_r_buffer                      |                                      axi_r_buffer__parameterized2 |         63 |         63 |       0 |    0 |   74 |      0 |      0 |            0 |
|             buffer_i                          |                                     generic_fifo__parameterized15 |         63 |         63 |       0 |    0 |   74 |      0 |      0 |            0 |
|           Slave_w_buffer                      |                                                      axi_w_buffer |        267 |        267 |       0 |    0 |   72 |      0 |      0 |            0 |
|             buffer_i                          |                                      generic_fifo__parameterized0 |        267 |        267 |       0 |    0 |   72 |      0 |      0 |            0 |
|       axi_spi_slave_i                         |                                                axi_spi_slave_wrap |        767 |        767 |       0 |    0 |  911 |      0 |      0 |            0 |
|         axi_spi_slave_i                       |                                                     axi_spi_slave |        767 |        767 |       0 |    0 |  911 |      0 |      0 |            0 |
|           (axi_spi_slave_i)                   |                                                     axi_spi_slave |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|           u_axiplug                           |                                                spi_slave_axi_plug |        288 |        288 |       0 |    0 |  116 |      0 |      0 |            0 |
|           u_dcfifo_rx                         |                                                 spi_slave_dc_fifo |        110 |        110 |       0 |    0 |  291 |      0 |      0 |            0 |
|             u_din                             |                                          dc_token_ring_fifo_din_1 |         88 |         88 |       0 |    0 |  267 |      0 |      0 |            0 |
|               buffer                          |                                                  dc_data_buffer_5 |         64 |         64 |       0 |    0 |  256 |      0 |      0 |            0 |
|               full                            |                                                dc_full_detector_6 |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 (full)                        |                                                dc_full_detector_6 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 full_synch                    |                                                 dc_synchronizer_8 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|               write_tr                        |                                                   dc_token_ring_7 |         24 |         24 |       0 |    0 |    8 |      0 |      0 |            0 |
|             u_dout                            |                                         dc_token_ring_fifo_dout_2 |         22 |         22 |       0 |    0 |   24 |      0 |      0 |            0 |
|               empty_synch                     |                                 dc_synchronizer__parameterized0_3 |          4 |          4 |       0 |    0 |   16 |      0 |      0 |            0 |
|               read_tr                         |                                   dc_token_ring__parameterized0_4 |         18 |         18 |       0 |    0 |    8 |      0 |      0 |            0 |
|           u_dcfifo_tx                         |                                               spi_slave_dc_fifo_0 |        137 |        137 |       0 |    0 |  291 |      0 |      0 |            0 |
|             u_din                             |                                            dc_token_ring_fifo_din |        114 |        114 |       0 |    0 |  267 |      0 |      0 |            0 |
|               buffer                          |                                                    dc_data_buffer |         96 |         96 |       0 |    0 |  256 |      0 |      0 |            0 |
|               full                            |                                                  dc_full_detector |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|                 (full)                        |                                                  dc_full_detector |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|                 full_synch                    |                                                   dc_synchronizer |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|               write_tr                        |                                                     dc_token_ring |         18 |         18 |       0 |    0 |    8 |      0 |      0 |            0 |
|             u_dout                            |                                           dc_token_ring_fifo_dout |         23 |         23 |       0 |    0 |   24 |      0 |      0 |            0 |
|               empty_synch                     |                                   dc_synchronizer__parameterized0 |          5 |          5 |       0 |    0 |   16 |      0 |      0 |            0 |
|               read_tr                         |                                     dc_token_ring__parameterized0 |         18 |         18 |       0 |    0 |    8 |      0 |      0 |            0 |
|           u_rxreg                             |                                                      spi_slave_rx |         44 |         44 |       0 |    0 |   49 |      0 |      0 |            0 |
|           u_slave_sm                          |                                              spi_slave_controller |        125 |        125 |       0 |    0 |  114 |      0 |      0 |            0 |
|             (u_slave_sm)                      |                                              spi_slave_controller |         36 |         36 |       0 |    0 |   82 |      0 |      0 |            0 |
|             u_spiregs                         |                                                    spi_slave_regs |         89 |         89 |       0 |    0 |   32 |      0 |      0 |            0 |
|           u_syncro                            |                                                  spi_slave_syncro |         49 |         49 |       0 |    0 |    7 |      0 |      0 |            0 |
|           u_txreg                             |                                                      spi_slave_tx |         12 |         12 |       0 |    0 |   43 |      0 |      0 |            0 |
+-----------------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+


