// Seed: 3208239655
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_6;
  wire id_7;
  assign id_1 = id_7;
  uwire id_8 = id_6;
  assign id_6 = !id_8;
  module_0(
      id_8, id_6, id_6, id_1
  ); timeprecision 1ps;
endmodule
