############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
Please generate the verilog RTL code according to the following description and header information:
problem description:
Create a combinational circuit that implements the truth table.

// x3 | x2 | x1 | f
// 0 | 0 | 0 | 0
// 0 | 0 | 1 | 0
// 0 | 1 | 0 | 1
// 0 | 1 | 1 | 1
// 1 | 0 | 0 | 0
// 1 | 0 | 1 | 1
// 1 | 1 | 0 | 0
// 1 | 1 | 1 | 1
RTL header:
module top_module (
	input x3,
	input x2,
	input x1,
	output f
);

please only reply verilog codes. reply_format:
```verilog
your_code_here...
```


########## assistant ##########
```verilog
module top_module (
    input x3,
    input x2,
    input x1,
    output f
);

assign f = (x2 & ~x1) | (x2 & x1) | (x3 & x1);

endmodule
```

