#
ifndef
jit_riscv64_extension_Extension_riscv_m_h_
#
define
jit_riscv64_extension_Extension_riscv_m_h_
#
include
"
mozilla
/
Assertions
.
h
"
#
include
<
stdint
.
h
>
#
include
"
jit
/
riscv64
/
extension
/
base
-
assembler
-
riscv
.
h
"
#
include
"
jit
/
riscv64
/
Register
-
riscv64
.
h
"
namespace
js
{
namespace
jit
{
class
AssemblerRISCVM
:
public
AssemblerRiscvBase
{
public
:
void
mul
(
Register
rd
Register
rs1
Register
rs2
)
;
void
mulh
(
Register
rd
Register
rs1
Register
rs2
)
;
void
mulhsu
(
Register
rd
Register
rs1
Register
rs2
)
;
void
mulhu
(
Register
rd
Register
rs1
Register
rs2
)
;
void
div
(
Register
rd
Register
rs1
Register
rs2
)
;
void
divu
(
Register
rd
Register
rs1
Register
rs2
)
;
void
rem
(
Register
rd
Register
rs1
Register
rs2
)
;
void
remu
(
Register
rd
Register
rs1
Register
rs2
)
;
#
ifdef
JS_CODEGEN_RISCV64
void
mulw
(
Register
rd
Register
rs1
Register
rs2
)
;
void
divw
(
Register
rd
Register
rs1
Register
rs2
)
;
void
divuw
(
Register
rd
Register
rs1
Register
rs2
)
;
void
remw
(
Register
rd
Register
rs1
Register
rs2
)
;
void
remuw
(
Register
rd
Register
rs1
Register
rs2
)
;
#
endif
}
;
}
}
#
endif
