# Tape-out-8-bit-6x6-Matrix-Multiplier-Engine-in-TSMC-180nm-Proces
Developed an 8-bit 6Ã—6 matrix multiplier engine with a custom memory control system and a cross-product computation unit. Integrated SRAM array, SIPO shift registers, and a State Machine for efficient data handling. 

Top Cell View:
![alt text](images/TOP_cell.jpg)

INPUT SRAM BANK:
![alt text](images/SRAM_bank.jpg)

OUTPUT SRAM BANK & FSM:
![alt text](images/FSM.jpg)

Function Testing PCB:
![alt text](images/PCB.jpg)

CHIP:
![alt text](images/CHIP.jpg)
