#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x595f2fd46340 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x595f2fd464d0 .scope module, "por_gen" "por_gen" 3 58;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "por_n";
P_0x595f2fd462f0 .param/l "DELAY_CYCLES" 0 3 59, +C4<00000000000000000000000000010000>;
o0x77e93c8ab018 .functor BUFZ 1, C4<z>; HiZ drive
v0x595f2fd4c220_0 .net "clk", 0 0, o0x77e93c8ab018;  0 drivers
v0x595f2fd4c720_0 .var "por_counter", 3 0;
v0x595f2fd4cb80_0 .var "por_n", 0 0;
E_0x595f2fd36240 .event posedge, v0x595f2fd4c220_0;
S_0x595f2fd414c0 .scope module, "reset_sync" "reset_sync" 3 12;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "async_rst_n";
    .port_info 2 /OUTPUT 1 "sync_rst_n";
o0x77e93c8ab108 .functor BUFZ 1, C4<z>; HiZ drive
v0x595f2fd4d0b0_0 .net "async_rst_n", 0 0, o0x77e93c8ab108;  0 drivers
o0x77e93c8ab138 .functor BUFZ 1, C4<z>; HiZ drive
v0x595f2fd4dfd0_0 .net "clk", 0 0, o0x77e93c8ab138;  0 drivers
v0x595f2fd48e30_0 .var "rst_meta", 0 0;
v0x595f2fd6cd80_0 .var "sync_rst_n", 0 0;
E_0x595f2fd38960/0 .event negedge, v0x595f2fd4d0b0_0;
E_0x595f2fd38960/1 .event posedge, v0x595f2fd4dfd0_0;
E_0x595f2fd38960 .event/or E_0x595f2fd38960/0, E_0x595f2fd38960/1;
S_0x595f2fd416a0 .scope module, "reset_sync_n" "reset_sync_n" 3 34;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "async_rst_n";
    .port_info 2 /OUTPUT 1 "sync_rst_n";
P_0x595f2fd28ec0 .param/l "INIT_VALUE" 0 3 36, +C4<00000000000000000000000000000000>;
P_0x595f2fd28f00 .param/l "STAGES" 0 3 35, +C4<00000000000000000000000000000010>;
o0x77e93c8ab258 .functor BUFZ 1, C4<z>; HiZ drive
v0x595f2fd6cee0_0 .net "async_rst_n", 0 0, o0x77e93c8ab258;  0 drivers
o0x77e93c8ab288 .functor BUFZ 1, C4<z>; HiZ drive
v0x595f2fd6cfc0_0 .net "clk", 0 0, o0x77e93c8ab288;  0 drivers
v0x595f2fd6d080_0 .var "sync_chain", 1 0;
v0x595f2fd6d140_0 .net "sync_rst_n", 0 0, L_0x595f2fd70c30;  1 drivers
E_0x595f2fd39730/0 .event negedge, v0x595f2fd6cee0_0;
E_0x595f2fd39730/1 .event posedge, v0x595f2fd6cfc0_0;
E_0x595f2fd39730 .event/or E_0x595f2fd39730/0, E_0x595f2fd39730/1;
L_0x595f2fd70c30 .part v0x595f2fd6d080_0, 1, 1;
S_0x595f2fd436a0 .scope module, "tb_simple_lif" "tb_simple_lif" 4 8;
 .timescale -9 -12;
P_0x595f2fd43830 .param/l "CLK_PERIOD" 0 4 11, +C4<00000000000000000000000000001010>;
P_0x595f2fd43870 .param/l "DATA_WIDTH" 0 4 12, +C4<00000000000000000000000000010000>;
P_0x595f2fd438b0 .param/l "LEAK_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x595f2fd438f0 .param/l "REFRAC_WIDTH" 0 4 16, +C4<00000000000000000000000000001000>;
P_0x595f2fd43930 .param/l "THRESHOLD_WIDTH" 0 4 14, +C4<00000000000000000000000000010000>;
P_0x595f2fd43970 .param/l "WEIGHT_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v0x595f2fd70010_0 .var "clk", 0 0;
v0x595f2fd700d0_0 .var "enable", 0 0;
v0x595f2fd701a0_0 .net "is_refractory", 0 0, L_0x595f2fd80ea0;  1 drivers
v0x595f2fd702a0_0 .var "leak_rate", 7 0;
v0x595f2fd70370_0 .net "membrane_potential", 15 0, v0x595f2fd6eee0_0;  1 drivers
v0x595f2fd70410_0 .net "refrac_count", 7 0, L_0x595f2fd4c0c0;  1 drivers
v0x595f2fd704e0_0 .var "refractory_period", 7 0;
v0x595f2fd705b0_0 .var "reset_potential", 15 0;
v0x595f2fd70680_0 .var "reset_potential_en", 0 0;
v0x595f2fd70750_0 .var "rst_n", 0 0;
v0x595f2fd70820_0 .net "spike_out", 0 0, v0x595f2fd6f4c0_0;  1 drivers
v0x595f2fd708f0_0 .var "syn_excitatory", 0 0;
v0x595f2fd709c0_0 .var "syn_valid", 0 0;
v0x595f2fd70a90_0 .var "syn_weight", 7 0;
v0x595f2fd70b60_0 .var "threshold", 15 0;
S_0x595f2fd6d280 .scope module, "dut" "lif_neuron" 4 53, 5 12 0, S_0x595f2fd436a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "syn_valid";
    .port_info 4 /INPUT 8 "syn_weight";
    .port_info 5 /INPUT 1 "syn_excitatory";
    .port_info 6 /INPUT 16 "threshold";
    .port_info 7 /INPUT 8 "leak_rate";
    .port_info 8 /INPUT 8 "refractory_period";
    .port_info 9 /INPUT 1 "reset_potential_en";
    .port_info 10 /INPUT 16 "reset_potential";
    .port_info 11 /OUTPUT 1 "spike_out";
    .port_info 12 /OUTPUT 16 "membrane_potential";
    .port_info 13 /OUTPUT 1 "is_refractory";
    .port_info 14 /OUTPUT 8 "refrac_count";
P_0x595f2fd6d460 .param/l "DATA_WIDTH" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x595f2fd6d4a0 .param/l "LEAK_WIDTH" 0 5 17, +C4<00000000000000000000000000001000>;
P_0x595f2fd6d4e0 .param/l "NEURON_ID" 0 5 13, +C4<00000000000000000000000000000000>;
P_0x595f2fd6d520 .param/l "REFRAC_WIDTH" 0 5 18, +C4<00000000000000000000000000001000>;
P_0x595f2fd6d560 .param/l "THRESHOLD_WIDTH" 0 5 16, +C4<00000000000000000000000000010000>;
P_0x595f2fd6d5a0 .param/l "WEIGHT_WIDTH" 0 5 15, +C4<00000000000000000000000000001000>;
L_0x595f2fd4c0c0 .functor BUFZ 8, v0x595f2fd6f0a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x595f2fd6daa0_0 .net *"_ivl_0", 31 0, L_0x595f2fd70d30;  1 drivers
L_0x77e93c5b70a8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x595f2fd6dba0_0 .net/2u *"_ivl_10", 8 0, L_0x77e93c5b70a8;  1 drivers
v0x595f2fd6dc80_0 .net *"_ivl_12", 16 0, L_0x595f2fd810d0;  1 drivers
L_0x77e93c5b70f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x595f2fd6dd70_0 .net/2u *"_ivl_14", 8 0, L_0x77e93c5b70f0;  1 drivers
v0x595f2fd6de50_0 .net *"_ivl_16", 16 0, L_0x595f2fd81210;  1 drivers
L_0x77e93c5b7138 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x595f2fd6df80_0 .net *"_ivl_18", 16 0, L_0x77e93c5b7138;  1 drivers
v0x595f2fd6e060_0 .net *"_ivl_21", 16 0, L_0x595f2fd81380;  1 drivers
L_0x77e93c5b7180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x595f2fd6e140_0 .net/2u *"_ivl_24", 8 0, L_0x77e93c5b7180;  1 drivers
v0x595f2fd6e220_0 .net *"_ivl_26", 16 0, L_0x595f2fd81690;  1 drivers
L_0x77e93c5b71c8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x595f2fd6e300_0 .net *"_ivl_28", 16 0, L_0x77e93c5b71c8;  1 drivers
L_0x77e93c5b7018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x595f2fd6e3e0_0 .net *"_ivl_3", 23 0, L_0x77e93c5b7018;  1 drivers
L_0x77e93c5b7210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x595f2fd6e4c0_0 .net/2u *"_ivl_32", 0 0, L_0x77e93c5b7210;  1 drivers
v0x595f2fd6e5a0_0 .net *"_ivl_34", 16 0, L_0x595f2fd81960;  1 drivers
v0x595f2fd6e680_0 .net/s *"_ivl_36", 16 0, L_0x595f2fd81a50;  1 drivers
L_0x77e93c5b7258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x595f2fd6e760_0 .net/2u *"_ivl_38", 0 0, L_0x77e93c5b7258;  1 drivers
L_0x77e93c5b7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x595f2fd6e840_0 .net/2u *"_ivl_4", 31 0, L_0x77e93c5b7060;  1 drivers
v0x595f2fd6e920_0 .net *"_ivl_40", 16 0, L_0x595f2fd81bf0;  1 drivers
v0x595f2fd6ea00_0 .net/s *"_ivl_42", 16 0, L_0x595f2fd81c90;  1 drivers
v0x595f2fd6eae0_0 .net "clk", 0 0, v0x595f2fd70010_0;  1 drivers
v0x595f2fd6eba0_0 .net "enable", 0 0, v0x595f2fd700d0_0;  1 drivers
v0x595f2fd6ec60_0 .net "is_refractory", 0 0, L_0x595f2fd80ea0;  alias, 1 drivers
v0x595f2fd6ed20_0 .net/s "leak_contribution", 16 0, L_0x595f2fd817d0;  1 drivers
v0x595f2fd6ee00_0 .net "leak_rate", 7 0, v0x595f2fd702a0_0;  1 drivers
v0x595f2fd6eee0_0 .var "membrane_potential", 15 0;
v0x595f2fd6efc0_0 .net "refrac_count", 7 0, L_0x595f2fd4c0c0;  alias, 1 drivers
v0x595f2fd6f0a0_0 .var "refrac_counter", 7 0;
v0x595f2fd6f180_0 .net "refractory_period", 7 0, v0x595f2fd704e0_0;  1 drivers
v0x595f2fd6f260_0 .net "reset_potential", 15 0, v0x595f2fd705b0_0;  1 drivers
v0x595f2fd6f340_0 .net "reset_potential_en", 0 0, v0x595f2fd70680_0;  1 drivers
v0x595f2fd6f400_0 .net "rst_n", 0 0, v0x595f2fd70750_0;  1 drivers
v0x595f2fd6f4c0_0 .var "spike_out", 0 0;
v0x595f2fd6f580_0 .var "spike_reg", 0 0;
v0x595f2fd6f640_0 .net/s "syn_contribution", 16 0, L_0x595f2fd814c0;  1 drivers
v0x595f2fd6f930_0 .net "syn_excitatory", 0 0, v0x595f2fd708f0_0;  1 drivers
v0x595f2fd6f9f0_0 .net "syn_valid", 0 0, v0x595f2fd709c0_0;  1 drivers
v0x595f2fd6fab0_0 .net "syn_weight", 7 0, v0x595f2fd70a90_0;  1 drivers
v0x595f2fd6fb90_0 .net "threshold", 15 0, v0x595f2fd70b60_0;  1 drivers
v0x595f2fd6fc70_0 .var "v_mem", 15 0;
v0x595f2fd6fd50_0 .net/s "v_mem_next", 16 0, L_0x595f2fd81e40;  1 drivers
E_0x595f2fd157a0 .event posedge, v0x595f2fd6eae0_0;
L_0x595f2fd70d30 .concat [ 8 24 0 0], v0x595f2fd6f0a0_0, L_0x77e93c5b7018;
L_0x595f2fd80ea0 .cmp/gt 32, L_0x595f2fd70d30, L_0x77e93c5b7060;
L_0x595f2fd810d0 .concat [ 8 9 0 0], v0x595f2fd70a90_0, L_0x77e93c5b70a8;
L_0x595f2fd81210 .concat [ 8 9 0 0], v0x595f2fd70a90_0, L_0x77e93c5b70f0;
L_0x595f2fd81380 .arith/sub 17, L_0x77e93c5b7138, L_0x595f2fd81210;
L_0x595f2fd814c0 .functor MUXZ 17, L_0x595f2fd81380, L_0x595f2fd810d0, v0x595f2fd708f0_0, C4<>;
L_0x595f2fd81690 .concat [ 8 9 0 0], v0x595f2fd702a0_0, L_0x77e93c5b7180;
L_0x595f2fd817d0 .arith/sub 17, L_0x77e93c5b71c8, L_0x595f2fd81690;
L_0x595f2fd81960 .concat [ 16 1 0 0], v0x595f2fd6fc70_0, L_0x77e93c5b7210;
L_0x595f2fd81a50 .arith/sum 17, L_0x595f2fd81960, L_0x595f2fd814c0;
L_0x595f2fd81bf0 .concat [ 16 1 0 0], v0x595f2fd6fc70_0, L_0x77e93c5b7258;
L_0x595f2fd81c90 .arith/sum 17, L_0x595f2fd81bf0, L_0x595f2fd817d0;
L_0x595f2fd81e40 .functor MUXZ 17, L_0x595f2fd81c90, L_0x595f2fd81a50, v0x595f2fd709c0_0, C4<>;
    .scope S_0x595f2fd464d0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x595f2fd4c720_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x595f2fd4cb80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x595f2fd464d0;
T_1 ;
    %wait E_0x595f2fd36240;
    %load/vec4 v0x595f2fd4c720_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x595f2fd4c720_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x595f2fd4c720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x595f2fd4cb80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x595f2fd4cb80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x595f2fd414c0;
T_2 ;
    %wait E_0x595f2fd38960;
    %load/vec4 v0x595f2fd4d0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x595f2fd48e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x595f2fd6cd80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x595f2fd48e30_0, 0;
    %load/vec4 v0x595f2fd48e30_0;
    %assign/vec4 v0x595f2fd6cd80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x595f2fd416a0;
T_3 ;
    %wait E_0x595f2fd39730;
    %load/vec4 v0x595f2fd6cee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x595f2fd6d080_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x595f2fd6d080_0;
    %parti/s 1, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x595f2fd6d080_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x595f2fd6d280;
T_4 ;
    %wait E_0x595f2fd157a0;
    %load/vec4 v0x595f2fd6f400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x595f2fd6fc70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x595f2fd6f0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x595f2fd6f580_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x595f2fd6eee0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x595f2fd6eba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x595f2fd6f580_0, 0;
    %load/vec4 v0x595f2fd6f0a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0x595f2fd6f0a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x595f2fd6f0a0_0, 0;
    %load/vec4 v0x595f2fd6f340_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.6, 8;
    %load/vec4 v0x595f2fd6f260_0;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %assign/vec4 v0x595f2fd6fc70_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x595f2fd6fd50_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x595f2fd6fc70_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x595f2fd6fd50_0;
    %parti/s 2, 15, 5;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x595f2fd6fc70_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x595f2fd6fd50_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x595f2fd6fc70_0, 0;
T_4.11 ;
T_4.9 ;
    %load/vec4 v0x595f2fd6fb90_0;
    %load/vec4 v0x595f2fd6fc70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x595f2fd6f580_0, 0;
    %load/vec4 v0x595f2fd6f180_0;
    %assign/vec4 v0x595f2fd6f0a0_0, 0;
    %load/vec4 v0x595f2fd6f340_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %load/vec4 v0x595f2fd6f260_0;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %assign/vec4 v0x595f2fd6fc70_0, 0;
T_4.12 ;
T_4.5 ;
    %load/vec4 v0x595f2fd6fc70_0;
    %assign/vec4 v0x595f2fd6eee0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x595f2fd6d280;
T_5 ;
    %wait E_0x595f2fd157a0;
    %load/vec4 v0x595f2fd6f400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x595f2fd6f4c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x595f2fd6f580_0;
    %load/vec4 v0x595f2fd6eba0_0;
    %and;
    %assign/vec4 v0x595f2fd6f4c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x595f2fd436a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x595f2fd70010_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0x595f2fd70010_0;
    %inv;
    %store/vec4 v0x595f2fd70010_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x595f2fd436a0;
T_7 ;
    %vpi_call/w 4 73 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 4 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x595f2fd436a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x595f2fd70750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x595f2fd700d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x595f2fd709c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x595f2fd70a90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x595f2fd708f0_0, 0, 1;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x595f2fd70b60_0, 0, 16;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x595f2fd702a0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x595f2fd704e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x595f2fd70680_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x595f2fd705b0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x595f2fd70750_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x595f2fd700d0_0, 0, 1;
    %vpi_call/w 4 94 "$display", "Starting LIF neuron simulation..." {0 0 0};
    %vpi_call/w 4 95 "$display", "Threshold: %d, Leak rate: %d", v0x595f2fd70b60_0, v0x595f2fd702a0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x595f2fd157a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x595f2fd709c0_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x595f2fd70a90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x595f2fd708f0_0, 0, 1;
    %wait E_0x595f2fd157a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x595f2fd709c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x595f2fd70a90_0, 0, 8;
    %pushi/vec4 3, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x595f2fd157a0;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 111 "$display", "Time: %0t, Membrane: %d, Spike: %b", $time, v0x595f2fd70370_0, v0x595f2fd70820_0 {0 0 0};
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 20, 0, 32;
T_7.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x595f2fd157a0;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 118 "$display", "Simulation completed successfully!" {0 0 0};
    %vpi_call/w 4 119 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x595f2fd436a0;
T_8 ;
    %wait E_0x595f2fd157a0;
    %load/vec4 v0x595f2fd70820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call/w 4 125 "$display", "*** SPIKE detected at time %0t! Membrane was: %d ***", $time, v0x595f2fd70370_0 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x595f2fd436a0;
T_9 ;
    %delay 100000000, 0;
    %vpi_call/w 4 133 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call/w 4 134 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/home/jwlee/workspace/Spiking-Neural-Network-on-FPGA/hardware/hdl/sim/../rtl/common/reset_sync.v";
    "/home/jwlee/workspace/Spiking-Neural-Network-on-FPGA/hardware/hdl/sim/../tb/tb_simple_lif.v";
    "/home/jwlee/workspace/Spiking-Neural-Network-on-FPGA/hardware/hdl/sim/../rtl/neurons/lif_neuron.v";
