# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 1
attribute \dynports 1
attribute \src "dut.sv:1.1-36.10"
module \simple_memory
  parameter \WIDTH 8
  parameter \DEPTH 16
  parameter \ADDR_WIDTH 4
  attribute \src "dut.sv:19.5-34.8"
  wire width 8 $0\data_out[7:0]
  attribute \src "dut.sv:9.34-9.38"
  wire width 4 input 4 \addr
  attribute \src "dut.sv:6.34-6.37"
  wire input 1 \clk
  attribute \src "dut.sv:10.34-10.41"
  wire width 8 input 5 \data_in
  attribute \src "dut.sv:11.34-11.42"
  wire width 8 output 6 \data_out
  attribute \src "dut.sv:18.13-18.14"
  wire width 32 \i
  attribute \hdlname "\\memory[0]"
  wire width 8 \memory[0]
  attribute \hdlname "\\memory[10]"
  wire width 8 \memory[10]
  attribute \hdlname "\\memory[11]"
  wire width 8 \memory[11]
  attribute \hdlname "\\memory[12]"
  wire width 8 \memory[12]
  attribute \hdlname "\\memory[13]"
  wire width 8 \memory[13]
  attribute \hdlname "\\memory[14]"
  wire width 8 \memory[14]
  attribute \hdlname "\\memory[15]"
  wire width 8 \memory[15]
  attribute \hdlname "\\memory[1]"
  wire width 8 \memory[1]
  attribute \hdlname "\\memory[2]"
  wire width 8 \memory[2]
  attribute \hdlname "\\memory[3]"
  wire width 8 \memory[3]
  attribute \hdlname "\\memory[4]"
  wire width 8 \memory[4]
  attribute \hdlname "\\memory[5]"
  wire width 8 \memory[5]
  attribute \hdlname "\\memory[6]"
  wire width 8 \memory[6]
  attribute \hdlname "\\memory[7]"
  wire width 8 \memory[7]
  attribute \hdlname "\\memory[8]"
  wire width 8 \memory[8]
  attribute \hdlname "\\memory[9]"
  wire width 8 \memory[9]
  attribute \src "dut.sv:7.34-7.37"
  wire input 2 \rst
  attribute \src "dut.sv:8.34-8.36"
  wire input 3 \we
  attribute \src "dut.sv:15.21-15.27"
  memory width 8 size 16 \memory
  attribute \always_ff 1
  attribute \src "dut.sv:19.5-34.8"
  process $proc$dut.sv:19$1
    assign $0\data_out[7:0] \data_out
    attribute \src "dut.sv:20.9-33.12"
    switch \rst
      attribute \src "dut.sv:20.13-20.16"
      case 1'1
        assign $0\data_out[7:0] 8'00000000
        assign \memory[0] 8'00000000
        assign \memory[1] 8'00000000
        assign \memory[2] 8'00000000
        assign \memory[3] 8'00000000
        assign \memory[4] 8'00000000
        assign \memory[5] 8'00000000
        assign \memory[6] 8'00000000
        assign \memory[7] 8'00000000
        assign \memory[8] 8'00000000
        assign \memory[9] 8'00000000
        assign \memory[10] 8'00000000
        assign \memory[11] 8'00000000
        assign \memory[12] 8'00000000
        assign \memory[13] 8'00000000
        assign \memory[14] 8'00000000
        assign \memory[15] 8'00000000
      attribute \src "dut.sv:25.18-33.12"
      case 
    end
    sync posedge \clk
      update \data_out $0\data_out[7:0]
  end
end
