<profile>

<section name = "Vivado HLS Report for 'rc_receiver'" level="0">
<item name = "Date">Mon Aug 13 16:04:42 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">rc_receiver</item>
<item name = "Solution">rc_receiver</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Target initiation interval">1</item>
<item name = "Estimated clock period (ns)">43.48</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">75, 75, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1125</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 9065, 7273</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 45</column>
<column name="Register">0, -, 588, 177</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, 9, 16</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="rc_receiver_in_s_axi_U">rc_receiver_in_s_axi, 0, 0, 112, 168</column>
<column name="rc_receiver_mixer_out_V_m_axi_U">rc_receiver_mixer_out_V_m_axi, 2, 0, 537, 677</column>
<column name="rc_receiver_udiv_bkb_U1">rc_receiver_udiv_bkb, 0, 0, 8416, 6428</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_10_1_fu_184_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_10_2_fu_246_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_10_3_fu_308_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_10_4_fu_370_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_1_fu_126_p2">+, 0, 0, 39, 1, 32</column>
<column name="p_Val2_1_fu_568_p2">-, 0, 0, 39, 32, 32</column>
<column name="p_Val2_2_fu_572_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_state70_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state71_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state76_pp0_stage0_iter75">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_1_fu_224_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_2_fu_286_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_3_fu_348_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_4_fu_410_p2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond_fu_162_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_12_1_fu_212_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_12_2_fu_274_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_12_3_fu_336_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_12_4_fu_398_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_9_fu_150_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_14_1_fu_218_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_14_2_fu_280_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_14_3_fu_342_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_14_4_fu_404_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="tmp_3_fu_156_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 8, 1, 1</column>
<column name="p_acc_flag_7_fu_464_p2">or, 0, 0, 8, 1, 1</column>
<column name="p_should_write_1_3_fu_556_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp10_fu_551_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp1_fu_434_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp2_fu_416_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp3_fu_428_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp4_fu_422_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp5_fu_458_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp6_fu_440_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp7_fu_452_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp8_fu_446_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp9_fu_547_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_fu_535_p2">or, 0, 0, 8, 1, 1</column>
<column name="acc_loc_fu_132_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_loc_s_fu_490_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_1_fu_190_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_3_fu_252_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_5_fu_314_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_new_7_fu_376_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_acc_loc_fu_168_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_1_fu_230_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_3_fu_292_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_5_fu_354_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_acc_new_7_fu_470_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_write_to_1_1_fu_505_p3">select, 0, 0, 3, 1, 3</column>
<column name="p_write_to_1_2_fu_528_p3">select, 0, 0, 4, 1, 4</column>
<column name="p_write_to_1_3_fu_539_p3">select, 0, 0, 3, 1, 3</column>
<column name="write_val_2_1_write_s_fu_499_p3">select, 0, 0, 32, 1, 32</column>
<column name="write_val_2_2_write_s_fu_516_p3">select, 0, 0, 32, 1, 32</column>
<column name="write_val_2_3_write_s_fu_522_p3">select, 0, 0, 32, 1, 32</column>
<column name="write_val_2_4_write_s_fu_562_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_11_1_fu_206_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_11_2_fu_268_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_11_3_fu_330_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_11_4_fu_392_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_7_fu_144_p2">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sig_ioackin_mixer_out_V_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_mixer_out_V_WREADY">9, 2, 1, 2</column>
<column name="mixer_out_V_blk_n_AW">9, 2, 1, 2</column>
<column name="mixer_out_V_blk_n_B">9, 2, 1, 2</column>
<column name="mixer_out_V_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc">32, 0, 32, 0</column>
<column name="acc_loc_reg_614">32, 0, 32, 0</column>
<column name="acc_new_1_reg_625">32, 0, 32, 0</column>
<column name="acc_new_3_reg_637">32, 0, 32, 0</column>
<column name="acc_new_5_reg_649">32, 0, 32, 0</column>
<column name="acc_new_7_reg_660">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter41">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter42">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter43">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter44">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter45">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter46">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter47">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter48">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter49">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter50">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter51">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter52">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter53">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter54">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter55">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter56">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter57">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter58">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter59">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter60">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter61">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter62">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter63">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter64">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter65">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter66">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter67">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter68">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter69">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter70">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter71">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter72">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter73">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter74">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter75">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mixer_out_V_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mixer_out_V_WREADY">1, 0, 1, 0</column>
<column name="last_on_V">5, 0, 5, 0</column>
<column name="max_high_read_reg_676">32, 0, 32, 0</column>
<column name="min_high_read_reg_681">32, 0, 32, 0</column>
<column name="or_cond_1_reg_630">1, 0, 1, 0</column>
<column name="or_cond_2_reg_642">1, 0, 1, 0</column>
<column name="or_cond_3_reg_654">1, 0, 1, 0</column>
<column name="or_cond_4_reg_665">1, 0, 1, 0</column>
<column name="or_cond_reg_619">1, 0, 1, 0</column>
<column name="p_Val2_1_reg_701">32, 0, 32, 0</column>
<column name="p_Val2_2_reg_706">32, 0, 32, 0</column>
<column name="p_should_write_1_3_reg_692">1, 0, 1, 0</column>
<column name="p_write_to_1_3_reg_687">3, 0, 3, 0</column>
<column name="tmp_s_reg_721">16, 0, 16, 0</column>
<column name="write_val_2_4_write_s_reg_696">32, 0, 32, 0</column>
<column name="p_should_write_1_3_reg_692">64, 96, 1, 0</column>
<column name="p_write_to_1_3_reg_687">64, 81, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_in_AWVALID">in, 1, s_axi, in, scalar</column>
<column name="s_axi_in_AWREADY">out, 1, s_axi, in, scalar</column>
<column name="s_axi_in_AWADDR">in, 5, s_axi, in, scalar</column>
<column name="s_axi_in_WVALID">in, 1, s_axi, in, scalar</column>
<column name="s_axi_in_WREADY">out, 1, s_axi, in, scalar</column>
<column name="s_axi_in_WDATA">in, 32, s_axi, in, scalar</column>
<column name="s_axi_in_WSTRB">in, 4, s_axi, in, scalar</column>
<column name="s_axi_in_ARVALID">in, 1, s_axi, in, scalar</column>
<column name="s_axi_in_ARREADY">out, 1, s_axi, in, scalar</column>
<column name="s_axi_in_ARADDR">in, 5, s_axi, in, scalar</column>
<column name="s_axi_in_RVALID">out, 1, s_axi, in, scalar</column>
<column name="s_axi_in_RREADY">in, 1, s_axi, in, scalar</column>
<column name="s_axi_in_RDATA">out, 32, s_axi, in, scalar</column>
<column name="s_axi_in_RRESP">out, 2, s_axi, in, scalar</column>
<column name="s_axi_in_BVALID">out, 1, s_axi, in, scalar</column>
<column name="s_axi_in_BREADY">in, 1, s_axi, in, scalar</column>
<column name="s_axi_in_BRESP">out, 2, s_axi, in, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, rc_receiver, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, rc_receiver, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, rc_receiver, return value</column>
<column name="m_axi_mixer_out_V_AWVALID">out, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_AWREADY">in, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_AWADDR">out, 32, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_AWID">out, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_AWLEN">out, 8, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_AWSIZE">out, 3, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_AWBURST">out, 2, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_AWLOCK">out, 2, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_AWCACHE">out, 4, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_AWPROT">out, 3, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_AWQOS">out, 4, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_AWREGION">out, 4, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_AWUSER">out, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_WVALID">out, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_WREADY">in, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_WDATA">out, 32, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_WSTRB">out, 4, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_WLAST">out, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_WID">out, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_WUSER">out, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARVALID">out, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARREADY">in, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARADDR">out, 32, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARID">out, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARLEN">out, 8, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARSIZE">out, 3, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARBURST">out, 2, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARLOCK">out, 2, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARCACHE">out, 4, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARPROT">out, 3, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARQOS">out, 4, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARREGION">out, 4, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_ARUSER">out, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_RVALID">in, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_RREADY">out, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_RDATA">in, 32, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_RLAST">in, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_RID">in, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_RUSER">in, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_RRESP">in, 2, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_BVALID">in, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_BREADY">out, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_BRESP">in, 2, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_BID">in, 1, m_axi, mixer_out_V, pointer</column>
<column name="m_axi_mixer_out_V_BUSER">in, 1, m_axi, mixer_out_V, pointer</column>
<column name="channels_V">in, 5, ap_none, channels_V, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">43.48</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'acc_load', rc_receiver.cpp:69">load, 0.00, 0.00, -, -, -, -, -, -, -, -, &apos;acc&apos;, -, -</column>
<column name="'tmp_1', rc_receiver.cpp:66">add, 2.55, 2.55, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc_loc', rc_receiver.cpp:65">select, 1.37, 3.92, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_3', rc_receiver.cpp:69">icmp, 2.47, 6.39, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond', rc_receiver.cpp:69">and, 0.93, 7.33, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_acc_loc', rc_receiver.cpp:69">select, 1.37, 8.70, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_10_1', rc_receiver.cpp:66">add, 2.55, 11.25, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc_new_1', rc_receiver.cpp:65">select, 1.37, 12.62, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_14_1', rc_receiver.cpp:69">icmp, 2.47, 15.09, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond_1', rc_receiver.cpp:69">and, 0.93, 16.02, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_acc_new_1', rc_receiver.cpp:69">select, 1.37, 17.39, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_10_2', rc_receiver.cpp:66">add, 2.55, 19.94, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc_new_3', rc_receiver.cpp:65">select, 1.37, 21.31, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_14_2', rc_receiver.cpp:69">icmp, 2.47, 23.79, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond_2', rc_receiver.cpp:69">and, 0.93, 24.72, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_acc_new_3', rc_receiver.cpp:69">select, 1.37, 26.09, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_10_3', rc_receiver.cpp:66">add, 2.55, 28.64, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc_new_5', rc_receiver.cpp:65">select, 1.37, 30.01, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_14_3', rc_receiver.cpp:69">icmp, 2.47, 32.48, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond_3', rc_receiver.cpp:69">and, 0.93, 33.41, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_acc_new_5', rc_receiver.cpp:69">select, 1.37, 34.78, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_10_4', rc_receiver.cpp:66">add, 2.55, 37.34, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc_new_7', rc_receiver.cpp:65">select, 1.37, 38.71, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_14_4', rc_receiver.cpp:69">icmp, 2.47, 41.18, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond_4', rc_receiver.cpp:69">and, 0.93, 42.11, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_acc_new_7', rc_receiver.cpp:69">select, 1.37, 43.48, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
