# main definitions
source common.qsf

set_global_assignment -name TOP_LEVEL_ENTITY MuraxControllerMontgomeryMultiplierSHAKE

# HDL source code files
set_global_assignment -name VERILOG_FILE ../../src/hardware/util/clog2.v
set_global_assignment -name VERILOG_FILE MuraxControllerMontgomeryMultiplierSHAKE.v
set_global_assignment -name VERILOG_FILE ../rtl/BlockRam.v
set_global_assignment -name VERILOG_FILE ../rtl/Apb3Controller_RADIX_32.v
set_global_assignment -name VERILOG_FILE ../rtl/Apb3Fp2MontMultiplier_RADIX_32.v
set_global_assignment -name VERILOG_FILE ../rtl/Apb3SHAKE.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/util/delay.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/util/single_port_mem.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/top_controller/top_controller.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/controller_xDBL_get_4_isog_xDBLADD_eval_4_isog/controller.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/controller_xDBL_get_4_isog_xDBLADD_eval_4_isog/double_to_single_memory_wrapper.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/controller_xDBLADD/xDBLADD_FSM.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/controller_xDBL/xDBL_FSM.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/controller_get_4_isog/get_4_isog_FSM.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/controller_eval_4_isog/eval_4_isog_FSM.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/fp2_sub_add_correction/fp2_sub_add_correction.v
set_global_assignment -name VERILOG_FILE serial_comparator.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/fp2_mont_mul_one_cycle_pipeline/fp2_mont_mul.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/fp_sub_and_add/fp_adder.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/fp_sub_and_add/unit_adder.v 
set_global_assignment -name VERILOG_FILE ../../src/hardware/Montgomery_multiplier_two_cycle_pipeline/step_sub.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/Montgomery_multiplier_two_cycle_pipeline/step_add.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/Montgomery_multiplier_two_cycle_pipeline/multiplier.v
set_global_assignment -name VERILOG_FILE ../../src/hardware/SHAKE/verilog/keccak_top.v   
set_global_assignment -name VERILOG_FILE ../../src/hardware/SHAKE/verilog/control_path.v   
set_global_assignment -name VERILOG_FILE ../../src/hardware/SHAKE/verilog/keccak_pkg.v   
set_global_assignment -name VERILOG_FILE ../../src/hardware/SHAKE/verilog/rc.v                   
set_global_assignment -name VERILOG_FILE ../../src/hardware/SHAKE/verilog/state_ram.v   
set_global_assignment -name VERILOG_FILE ../../src/hardware/SHAKE/verilog/data_path.v      
set_global_assignment -name VERILOG_FILE ../../src/hardware/SHAKE/verilog/keccak_math.v  
set_global_assignment -name VERILOG_FILE ../../src/hardware/SHAKE/verilog/stateram_inference.v           
set_global_assignment -name VERILOG_FILE ../../src/hardware/SHAKE/verilog/transform.v 