Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Sat Feb 21 20:25:05 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_design_analysis -file ./report/top_kernel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                          Path #1                                                          |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                    |
| Path Delay                | 6.596                                                                                                                     |
| Logic Delay               | 1.302(20%)                                                                                                                |
| Net Delay                 | 5.294(80%)                                                                                                                |
| Clock Skew                | 0.004                                                                                                                     |
| Slack                     | 3.083                                                                                                                     |
| Clock Uncertainty         | 0.035                                                                                                                     |
| Clock Pair Classification | Timed                                                                                                                     |
| Clock Delay Group         | Same Clock                                                                                                                |
| Logic Levels              | 11                                                                                                                        |
| Routes                    | 6                                                                                                                         |
| Logical Path              | FDRE/C-(1)-CARRY8-(1)-CARRY8-CARRY8-CARRY8-CARRY8-LUT3-(1)-CARRY8-CARRY8-LUT6-(87)-LUT3-(48)-LUT5-(1)-RAMB36E2/DINADIN[9] |
| Start Point Clock         | ap_clk                                                                                                                    |
| End Point Clock           | ap_clk                                                                                                                    |
| DSP Block                 | None                                                                                                                      |
| RAM Registers             | None-None                                                                                                                 |
| IO Crossings              | 1                                                                                                                         |
| SLR Crossings             | 0                                                                                                                         |
| PBlocks                   | 0                                                                                                                         |
| High Fanout               | 87                                                                                                                        |
| ASYNC REG                 | 0                                                                                                                         |
| Dont Touch                | 0                                                                                                                         |
| Mark Debug                | 0                                                                                                                         |
| Start Point Pin Primitive | FDRE/C                                                                                                                    |
| End Point Pin Primitive   | RAMB36E2/DINADIN[9]                                                                                                       |
| Start Point Pin           | out_reg_18243_reg[1]/C                                                                                                    |
| End Point Pin             | ram_reg_bram_0/DINADIN[9]                                                                                                 |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2447, 372)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+----+---+----+-----+----+-----+
| End Point Clock | Requirement |  1 |  2 |  3 |  4  |  8 | 9 | 10 |  11 | 12 |  13 |
+-----------------+-------------+----+----+----+-----+----+---+----+-----+----+-----+
| ap_clk          | 10.000ns    | 19 | 22 | 78 | 399 | 24 | 5 | 72 | 232 |  5 | 144 |
+-----------------+-------------+----+----+----+-----+----+---+----+-----+----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


