5 18 101 22 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (score_ts1.vcd) 2 -o (score_ts1.cdd) 2 -v (score_ts1.v) 2 -ts (1) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 score_ts1.v 8 28 1
2 1 3d 12 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 clock 1 10 1070004 1 0 0 0 1 17 0 1 0 1 1 0
4 1 12 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 score_ts1.v 0 19 1
2 2 0 13 9000c 1 21004 0 0 1 16 0 0
2 3 1 13 10005 0 1410 0 0 1 1 clock
2 4 37 13 1000c 1 16 2 3
2 5 0 14 9000a 1 1008 0 0 32 48 14 0
2 6 0 14 10006 1 1004 0 0 32 48 0 0
2 7 41 14 1000c 15 100e 5 6 1 18 0 1 1 1 0 0
2 8 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
2 9 3d 14 e0012 14 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 4 13 1 11 7 7 4
4 7 14 1 0 9 8 4
4 9 14 14 6 7 0 4
4 8 18 0 0 0 0 4
3 1 main.$u0.$u1 "main.$u0.$u1" 0 score_ts1.v 0 17 1
2 10 0 15 40004 1 1008 0 0 32 48 5 0
2 11 2c 15 30004 28 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 1 16 c0010 14 101c 0 0 1 1 clock
2 13 1b 16 b000b 14 102c 12 0 1 18 0 1 1 1 0 0
2 14 1 16 30007 0 1410 0 0 1 1 clock
2 15 37 16 30010 14 3e 13 14
4 11 15 3 11 15 0 11
4 15 16 3 0 0 0 11
3 1 main.$u2 "main.$u2" 0 score_ts1.v 0 26 1
