Classic Timing Analyzer report for register8
Fri Mar 25 13:43:12 2016
Quartus II Version 8.0 Build 215 05/29/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                     ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.009 ns    ; INPUT[1]       ; OUTPUT[1]~reg0 ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.677 ns    ; OUTPUT[7]~reg0 ; OUTPUT[7]      ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.884 ns   ; INPUT[7]       ; OUTPUT[7]~reg0 ; --         ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+----------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To             ; To Clock ;
+-------+--------------+------------+----------+----------------+----------+
; N/A   ; None         ; 5.009 ns   ; INPUT[1] ; OUTPUT[1]~reg0 ; Clock    ;
; N/A   ; None         ; 5.004 ns   ; INPUT[0] ; OUTPUT[0]~reg0 ; Clock    ;
; N/A   ; None         ; 4.982 ns   ; INPUT[2] ; OUTPUT[2]~reg0 ; Clock    ;
; N/A   ; None         ; 4.492 ns   ; INPUT[3] ; OUTPUT[3]~reg0 ; Clock    ;
; N/A   ; None         ; 4.489 ns   ; INPUT[4] ; OUTPUT[4]~reg0 ; Clock    ;
; N/A   ; None         ; 4.488 ns   ; INPUT[6] ; OUTPUT[6]~reg0 ; Clock    ;
; N/A   ; None         ; 4.486 ns   ; INPUT[5] ; OUTPUT[5]~reg0 ; Clock    ;
; N/A   ; None         ; 4.150 ns   ; INPUT[7] ; OUTPUT[7]~reg0 ; Clock    ;
+-------+--------------+------------+----------+----------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+----------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To        ; From Clock ;
+-------+--------------+------------+----------------+-----------+------------+
; N/A   ; None         ; 8.677 ns   ; OUTPUT[7]~reg0 ; OUTPUT[7] ; Clock      ;
; N/A   ; None         ; 8.345 ns   ; OUTPUT[5]~reg0 ; OUTPUT[5] ; Clock      ;
; N/A   ; None         ; 8.213 ns   ; OUTPUT[6]~reg0 ; OUTPUT[6] ; Clock      ;
; N/A   ; None         ; 8.008 ns   ; OUTPUT[3]~reg0 ; OUTPUT[3] ; Clock      ;
; N/A   ; None         ; 8.002 ns   ; OUTPUT[2]~reg0 ; OUTPUT[2] ; Clock      ;
; N/A   ; None         ; 7.967 ns   ; OUTPUT[4]~reg0 ; OUTPUT[4] ; Clock      ;
; N/A   ; None         ; 7.564 ns   ; OUTPUT[1]~reg0 ; OUTPUT[1] ; Clock      ;
; N/A   ; None         ; 7.226 ns   ; OUTPUT[0]~reg0 ; OUTPUT[0] ; Clock      ;
+-------+--------------+------------+----------------+-----------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+----------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To             ; To Clock ;
+---------------+-------------+-----------+----------+----------------+----------+
; N/A           ; None        ; -3.884 ns ; INPUT[7] ; OUTPUT[7]~reg0 ; Clock    ;
; N/A           ; None        ; -4.220 ns ; INPUT[5] ; OUTPUT[5]~reg0 ; Clock    ;
; N/A           ; None        ; -4.222 ns ; INPUT[6] ; OUTPUT[6]~reg0 ; Clock    ;
; N/A           ; None        ; -4.223 ns ; INPUT[4] ; OUTPUT[4]~reg0 ; Clock    ;
; N/A           ; None        ; -4.226 ns ; INPUT[3] ; OUTPUT[3]~reg0 ; Clock    ;
; N/A           ; None        ; -4.716 ns ; INPUT[2] ; OUTPUT[2]~reg0 ; Clock    ;
; N/A           ; None        ; -4.738 ns ; INPUT[0] ; OUTPUT[0]~reg0 ; Clock    ;
; N/A           ; None        ; -4.743 ns ; INPUT[1] ; OUTPUT[1]~reg0 ; Clock    ;
+---------------+-------------+-----------+----------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition
    Info: Processing started: Fri Mar 25 13:43:12 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register8 -c register8 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clock"
Info: tsu for register "OUTPUT[1]~reg0" (data pin = "INPUT[1]", clock pin = "Clock") is 5.009 ns
    Info: + Longest pin to register delay is 7.824 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_143; Fanout = 1; PIN Node = 'INPUT[1]'
        Info: 2: + IC(6.400 ns) + CELL(0.460 ns) = 7.824 ns; Loc. = LCFF_X7_Y13_N13; Fanout = 1; REG Node = 'OUTPUT[1]~reg0'
        Info: Total cell delay = 1.424 ns ( 18.20 % )
        Info: Total interconnect delay = 6.400 ns ( 81.80 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.775 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.856 ns) + CELL(0.666 ns) = 2.775 ns; Loc. = LCFF_X7_Y13_N13; Fanout = 1; REG Node = 'OUTPUT[1]~reg0'
        Info: Total cell delay = 1.776 ns ( 64.00 % )
        Info: Total interconnect delay = 0.999 ns ( 36.00 % )
Info: tco from clock "Clock" to destination pin "OUTPUT[7]" through register "OUTPUT[7]~reg0" is 8.677 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.775 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.856 ns) + CELL(0.666 ns) = 2.775 ns; Loc. = LCFF_X7_Y13_N25; Fanout = 1; REG Node = 'OUTPUT[7]~reg0'
        Info: Total cell delay = 1.776 ns ( 64.00 % )
        Info: Total interconnect delay = 0.999 ns ( 36.00 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.598 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y13_N25; Fanout = 1; REG Node = 'OUTPUT[7]~reg0'
        Info: 2: + IC(2.362 ns) + CELL(3.236 ns) = 5.598 ns; Loc. = PIN_120; Fanout = 0; PIN Node = 'OUTPUT[7]'
        Info: Total cell delay = 3.236 ns ( 57.81 % )
        Info: Total interconnect delay = 2.362 ns ( 42.19 % )
Info: th for register "OUTPUT[7]~reg0" (data pin = "INPUT[7]", clock pin = "Clock") is -3.884 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.775 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.856 ns) + CELL(0.666 ns) = 2.775 ns; Loc. = LCFF_X7_Y13_N25; Fanout = 1; REG Node = 'OUTPUT[7]~reg0'
        Info: Total cell delay = 1.776 ns ( 64.00 % )
        Info: Total interconnect delay = 0.999 ns ( 36.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.965 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 1; PIN Node = 'INPUT[7]'
        Info: 2: + IC(5.707 ns) + CELL(0.206 ns) = 6.857 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 1; COMB Node = 'OUTPUT[7]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.965 ns; Loc. = LCFF_X7_Y13_N25; Fanout = 1; REG Node = 'OUTPUT[7]~reg0'
        Info: Total cell delay = 1.258 ns ( 18.06 % )
        Info: Total interconnect delay = 5.707 ns ( 81.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 122 megabytes
    Info: Processing ended: Fri Mar 25 13:43:12 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


