# 14-bit-RISC-CPU-Implementation
14-bit CPU implementation in Logisim. This is a 14-bit RISC CPU logisim implementation. All files are included in this single repository. Datapath, Register Circut,Register File
1 bit ALU, 14 bit ALU, Final ALU, Control Signals and Control Unit

# Designed by Uttam Kumar Saha

# Datapath Design:
![](/Images/datapath.png)


# Register Circuit:
![](Images/regCircuit.png)


# Register File:
![](Images/RegFile.png)

# ALU Circuit:
![](Images/ALU%20circuit.png)


# 1-bit ALU:
![](Images/1-bit-ALU.png)



# 14 bit ALU:
![](Images/14%20bit%20ALU.png)


# Final ALU:
![](Images/final%20ALU.png)

# Shifter Circuit:
![](Images/shifterCircuit.png)

# Control Signals Circuit 1:
![](Images/Control%20Signal%20Circuit1.png)

# Control Signal Circuit 2:
![](Images/Control%20Signal%20Circuit2.png)

# Control Unit 1:
![](Images/control%20unit%201.png)

# Control Unit 2:
![](Images/control%20unit%202.png)
