# RISC-V Three-Stage CPU by JYD_SoC

#### Description
本项目为本人参与第九届全国大学生集成电路创新创业大赛，华南分赛区决赛参赛作品。该CPU支持RV32I的37条基础指令，另外3条系统指令(ecall，fenci，mret)未验证，该项目存在烧录时初始化问题，有时候运行失败，因为该项目ai成分实在是太多了，时间紧迫来不及调试。若有高手可以批评指点，本人万般感谢。

#### Software Architecture
Software architecture description

#### Installation

1.  xxxx
2.  xxxx
3.  xxxx

#### Instructions

1.  xxxx
2.  xxxx
3.  xxxx

#### Contribution

1.  Fork the repository
2.  Create Feat_xxx branch
3.  Commit your code
4.  Create Pull Request


#### Gitee Feature

1.  You can use Readme\_XXX.md to support different languages, such as Readme\_en.md, Readme\_zh.md
2.  Gitee blog [blog.gitee.com](https://blog.gitee.com)
3.  Explore open source project [https://gitee.com/explore](https://gitee.com/explore)
4.  The most valuable open source project [GVP](https://gitee.com/gvp)
5.  The manual of Gitee [https://gitee.com/help](https://gitee.com/help)
6.  The most popular members  [https://gitee.com/gitee-stars/](https://gitee.com/gitee-stars/)
