<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: SCU_CLK_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structSCU__CLK__TypeDef.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SCU_CLK_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>System Control Unit (SCU_CLK)  
 <a href="structSCU__CLK__TypeDef.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab972917abb198752f349b62d9af7e603"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#ab972917abb198752f349b62d9af7e603">CLKSTAT</a></td></tr>
<tr class="separator:ab972917abb198752f349b62d9af7e603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ceb8c8ec5a21b9d1be47bb897e9f0b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a6ceb8c8ec5a21b9d1be47bb897e9f0b7">CLKSET</a></td></tr>
<tr class="separator:a6ceb8c8ec5a21b9d1be47bb897e9f0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad253add8053ce7cad3b0386169b63fef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#ad253add8053ce7cad3b0386169b63fef">CLKCLR</a></td></tr>
<tr class="separator:ad253add8053ce7cad3b0386169b63fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743d5fbc39119c59d660073cae8c41db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a743d5fbc39119c59d660073cae8c41db">SYSCLKCR</a></td></tr>
<tr class="separator:a743d5fbc39119c59d660073cae8c41db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5362bf8c5a41264569230a3ffeb88d7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a5362bf8c5a41264569230a3ffeb88d7c">CPUCLKCR</a></td></tr>
<tr class="separator:a5362bf8c5a41264569230a3ffeb88d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae02a4abfafcc4b17c859fcb6ee9297ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#ae02a4abfafcc4b17c859fcb6ee9297ba">PBCLKCR</a></td></tr>
<tr class="separator:ae02a4abfafcc4b17c859fcb6ee9297ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b396103c913f82df762be37e662b9fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a0b396103c913f82df762be37e662b9fe">USBCLKCR</a></td></tr>
<tr class="separator:a0b396103c913f82df762be37e662b9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52d5edd61b02034d3f5bcc3b960bfc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#ac52d5edd61b02034d3f5bcc3b960bfc8">EBUCLKCR</a></td></tr>
<tr class="separator:ac52d5edd61b02034d3f5bcc3b960bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a671811d9a30ed9030bf26bd69c3365a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a671811d9a30ed9030bf26bd69c3365a4">CCUCLKCR</a></td></tr>
<tr class="separator:a671811d9a30ed9030bf26bd69c3365a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911f95f7ffb4f8062fdbd62fc0d55872"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a911f95f7ffb4f8062fdbd62fc0d55872">WDTCLKCR</a></td></tr>
<tr class="separator:a911f95f7ffb4f8062fdbd62fc0d55872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26292a1a5bb8deca6e05f0310335fd08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a26292a1a5bb8deca6e05f0310335fd08">EXTCLKCR</a></td></tr>
<tr class="separator:a26292a1a5bb8deca6e05f0310335fd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4d8e8d2c1603bdb8a449f977a6cd63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#aac4d8e8d2c1603bdb8a449f977a6cd63">MLINKCLKCR</a></td></tr>
<tr class="separator:aac4d8e8d2c1603bdb8a449f977a6cd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeffdc1ab49bf3b9b25e7cfb40988c6f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#aeffdc1ab49bf3b9b25e7cfb40988c6f4">SLEEPCR</a></td></tr>
<tr class="separator:aeffdc1ab49bf3b9b25e7cfb40988c6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125ba6b20c0b272c1edb787e447c6b9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a125ba6b20c0b272c1edb787e447c6b9c">DSLEEPCR</a></td></tr>
<tr class="separator:a125ba6b20c0b272c1edb787e447c6b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c82298eabaf36a07252fe74ac001700"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a5c82298eabaf36a07252fe74ac001700">ECATCLKCR</a></td></tr>
<tr class="separator:a5c82298eabaf36a07252fe74ac001700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7794567ac467b12a61ccf94f25d70bb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a7794567ac467b12a61ccf94f25d70bb3">RESERVED</a></td></tr>
<tr class="separator:a7794567ac467b12a61ccf94f25d70bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc7692adffd07e09ed1e31a323666a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a4bc7692adffd07e09ed1e31a323666a8">CGATSTAT0</a></td></tr>
<tr class="separator:a4bc7692adffd07e09ed1e31a323666a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9683c2fc89cae9d4330d363fc452d3d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a9683c2fc89cae9d4330d363fc452d3d0">CGATSET0</a></td></tr>
<tr class="separator:a9683c2fc89cae9d4330d363fc452d3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426d2e56b20d1d4f649237c6d4f9dfb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a426d2e56b20d1d4f649237c6d4f9dfb7">CGATCLR0</a></td></tr>
<tr class="separator:a426d2e56b20d1d4f649237c6d4f9dfb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10d63a8b4a05bcfb72d8fca1f6256f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#ac10d63a8b4a05bcfb72d8fca1f6256f8">CGATSTAT1</a></td></tr>
<tr class="separator:ac10d63a8b4a05bcfb72d8fca1f6256f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebcfcc307e6c1623af968d6a24ddb5e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#aebcfcc307e6c1623af968d6a24ddb5e6">CGATSET1</a></td></tr>
<tr class="separator:aebcfcc307e6c1623af968d6a24ddb5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c021251ec0e0d8e79b4a36ef6e0fd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#af4c021251ec0e0d8e79b4a36ef6e0fd8">CGATCLR1</a></td></tr>
<tr class="separator:af4c021251ec0e0d8e79b4a36ef6e0fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab796d84d80e25f730a7ed119123af0b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#ab796d84d80e25f730a7ed119123af0b8">CGATSTAT2</a></td></tr>
<tr class="separator:ab796d84d80e25f730a7ed119123af0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc0d07e1ad065da372fd4738f52bd99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a1fc0d07e1ad065da372fd4738f52bd99">CGATSET2</a></td></tr>
<tr class="separator:a1fc0d07e1ad065da372fd4738f52bd99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6e50d8fd1a6373e4eb4d126e137bc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a9c6e50d8fd1a6373e4eb4d126e137bc2">CGATCLR2</a></td></tr>
<tr class="separator:a9c6e50d8fd1a6373e4eb4d126e137bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa160084c15c3ef6ef4a4ed3f6d6e21f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#aaa160084c15c3ef6ef4a4ed3f6d6e21f">CGATSTAT3</a></td></tr>
<tr class="separator:aaa160084c15c3ef6ef4a4ed3f6d6e21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d921fd08ef388bfe60bfc018db62f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a49d921fd08ef388bfe60bfc018db62f4">CGATSET3</a></td></tr>
<tr class="separator:a49d921fd08ef388bfe60bfc018db62f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317a89bd02fa1477451e66cb421429e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__CLK__TypeDef.html#a317a89bd02fa1477451e66cb421429e4">CGATCLR3</a></td></tr>
<tr class="separator:a317a89bd02fa1477451e66cb421429e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00924">924</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a671811d9a30ed9030bf26bd69c3365a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a671811d9a30ed9030bf26bd69c3365a4">&#9670;&nbsp;</a></span>CCUCLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_CLK_TypeDef::CCUCLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004620) CCU Clock Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00933">933</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a426d2e56b20d1d4f649237c6d4f9dfb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426d2e56b20d1d4f649237c6d4f9dfb7">&#9670;&nbsp;</a></span>CGATCLR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_CLK_TypeDef::CGATCLR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004648) Peripheral 0 Clock Gating Clear <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00943">943</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af4c021251ec0e0d8e79b4a36ef6e0fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c021251ec0e0d8e79b4a36ef6e0fd8">&#9670;&nbsp;</a></span>CGATCLR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_CLK_TypeDef::CGATCLR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004654) Peripheral 1 Clock Gating Clear <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00946">946</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a9c6e50d8fd1a6373e4eb4d126e137bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6e50d8fd1a6373e4eb4d126e137bc2">&#9670;&nbsp;</a></span>CGATCLR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_CLK_TypeDef::CGATCLR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004660) Peripheral 2 Clock Gating Clear <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00949">949</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a317a89bd02fa1477451e66cb421429e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317a89bd02fa1477451e66cb421429e4">&#9670;&nbsp;</a></span>CGATCLR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_CLK_TypeDef::CGATCLR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000466C) Peripheral 3 Clock Gating Clear <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00952">952</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a9683c2fc89cae9d4330d363fc452d3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9683c2fc89cae9d4330d363fc452d3d0">&#9670;&nbsp;</a></span>CGATSET0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_CLK_TypeDef::CGATSET0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004644) Peripheral 0 Clock Gating Set <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00942">942</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aebcfcc307e6c1623af968d6a24ddb5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebcfcc307e6c1623af968d6a24ddb5e6">&#9670;&nbsp;</a></span>CGATSET1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_CLK_TypeDef::CGATSET1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004650) Peripheral 1 Clock Gating Set <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00945">945</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a1fc0d07e1ad065da372fd4738f52bd99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fc0d07e1ad065da372fd4738f52bd99">&#9670;&nbsp;</a></span>CGATSET2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_CLK_TypeDef::CGATSET2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000465C) Peripheral 2 Clock Gating Set <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00948">948</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a49d921fd08ef388bfe60bfc018db62f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d921fd08ef388bfe60bfc018db62f4">&#9670;&nbsp;</a></span>CGATSET3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_CLK_TypeDef::CGATSET3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004668) Peripheral 3 Clock Gating Set <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00951">951</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a4bc7692adffd07e09ed1e31a323666a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bc7692adffd07e09ed1e31a323666a8">&#9670;&nbsp;</a></span>CGATSTAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_CLK_TypeDef::CGATSTAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004640) Peripheral 0 Clock Gating Status <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00941">941</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac10d63a8b4a05bcfb72d8fca1f6256f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac10d63a8b4a05bcfb72d8fca1f6256f8">&#9670;&nbsp;</a></span>CGATSTAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_CLK_TypeDef::CGATSTAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000464C) Peripheral 1 Clock Gating Status <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00944">944</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab796d84d80e25f730a7ed119123af0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab796d84d80e25f730a7ed119123af0b8">&#9670;&nbsp;</a></span>CGATSTAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_CLK_TypeDef::CGATSTAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004658) Peripheral 2 Clock Gating Status <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00947">947</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aaa160084c15c3ef6ef4a4ed3f6d6e21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa160084c15c3ef6ef4a4ed3f6d6e21f">&#9670;&nbsp;</a></span>CGATSTAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_CLK_TypeDef::CGATSTAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004664) Peripheral 3 Clock Gating Status <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00950">950</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ad253add8053ce7cad3b0386169b63fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad253add8053ce7cad3b0386169b63fef">&#9670;&nbsp;</a></span>CLKCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_CLK_TypeDef::CLKCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004608) CLK Clear Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00927">927</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a6ceb8c8ec5a21b9d1be47bb897e9f0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ceb8c8ec5a21b9d1be47bb897e9f0b7">&#9670;&nbsp;</a></span>CLKSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_CLK_TypeDef::CLKSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004604) CLK Set Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00926">926</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ab972917abb198752f349b62d9af7e603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab972917abb198752f349b62d9af7e603">&#9670;&nbsp;</a></span>CLKSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_CLK_TypeDef::CLKSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50004600) SCU_CLK Structure <br  />
 (@ 0x50004600) Clock Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00925">925</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a5362bf8c5a41264569230a3ffeb88d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5362bf8c5a41264569230a3ffeb88d7c">&#9670;&nbsp;</a></span>CPUCLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_CLK_TypeDef::CPUCLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004610) CPU Clock Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00929">929</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a125ba6b20c0b272c1edb787e447c6b9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a125ba6b20c0b272c1edb787e447c6b9c">&#9670;&nbsp;</a></span>DSLEEPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_CLK_TypeDef::DSLEEPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004634) Deep Sleep Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00938">938</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac52d5edd61b02034d3f5bcc3b960bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52d5edd61b02034d3f5bcc3b960bfc8">&#9670;&nbsp;</a></span>EBUCLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_CLK_TypeDef::EBUCLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000461C) EBU Clock Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00932">932</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a5c82298eabaf36a07252fe74ac001700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c82298eabaf36a07252fe74ac001700">&#9670;&nbsp;</a></span>ECATCLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_CLK_TypeDef::ECATCLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004638) EtherCAT Clock Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00939">939</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a26292a1a5bb8deca6e05f0310335fd08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26292a1a5bb8deca6e05f0310335fd08">&#9670;&nbsp;</a></span>EXTCLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_CLK_TypeDef::EXTCLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004628) External Clock Control <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00935">935</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aac4d8e8d2c1603bdb8a449f977a6cd63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac4d8e8d2c1603bdb8a449f977a6cd63">&#9670;&nbsp;</a></span>MLINKCLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_CLK_TypeDef::MLINKCLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000462C) Multi-Link Clock Control <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00936">936</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae02a4abfafcc4b17c859fcb6ee9297ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae02a4abfafcc4b17c859fcb6ee9297ba">&#9670;&nbsp;</a></span>PBCLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_CLK_TypeDef::PBCLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004614) Peripheral Bus Clock Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00930">930</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7794567ac467b12a61ccf94f25d70bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7794567ac467b12a61ccf94f25d70bb3">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_CLK_TypeDef::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00940">940</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aeffdc1ab49bf3b9b25e7cfb40988c6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeffdc1ab49bf3b9b25e7cfb40988c6f4">&#9670;&nbsp;</a></span>SLEEPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_CLK_TypeDef::SLEEPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004630) Sleep Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00937">937</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a743d5fbc39119c59d660073cae8c41db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a743d5fbc39119c59d660073cae8c41db">&#9670;&nbsp;</a></span>SYSCLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_CLK_TypeDef::SYSCLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000460C) System Clock Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00928">928</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a0b396103c913f82df762be37e662b9fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b396103c913f82df762be37e662b9fe">&#9670;&nbsp;</a></span>USBCLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_CLK_TypeDef::USBCLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004618) USB Clock Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00931">931</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a911f95f7ffb4f8062fdbd62fc0d55872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a911f95f7ffb4f8062fdbd62fc0d55872">&#9670;&nbsp;</a></span>WDTCLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCU_CLK_TypeDef::WDTCLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004624) WDT Clock Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l00934">934</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
