git clone --depth 1 --no-tags https://github.com/balaji-vbr/AHB-Lite-Protocol-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/655494758
git clone --depth 1 --no-tags https://github.com/jaycordaro/half-band-filter.git f:/verilog_sva_gh_scraper/data/full_repos/655486232
git clone --depth 1 --no-tags https://github.com/mvgprasanth/VLSI-design.git f:/verilog_sva_gh_scraper/data/full_repos/657338315
git clone --depth 1 --no-tags https://github.com/FHDO-ICLAB/TMRG_Config_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/632347792
git clone --depth 1 --no-tags https://github.com/supleed2/cordic.git f:/verilog_sva_gh_scraper/data/full_repos/646487800
git clone --depth 1 --no-tags https://github.com/Vitya198/dds_wg.git f:/verilog_sva_gh_scraper/data/full_repos/640651679
git clone --depth 1 --no-tags https://github.com/Jimmy-Chu-127/FPGA-SHA-256-Bitcoin-Hashing-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/646316287
git clone --depth 1 --no-tags https://github.com/ZhengYuhe/NonVonNeumann-4bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/633642818
git clone --depth 1 --no-tags https://github.com/birdybro/chatGPT4_sv.git f:/verilog_sva_gh_scraper/data/full_repos/634004649
git clone --depth 1 --no-tags https://github.com/bushbecky/verilog2vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/637971542
git clone --depth 1 --no-tags https://github.com/SummerDay231/TinyTPU.git f:/verilog_sva_gh_scraper/data/full_repos/637838346
git clone --depth 1 --no-tags https://github.com/abdelrahman99999/Mult_Mode_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/638551813
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/DV_HW7.git f:/verilog_sva_gh_scraper/data/full_repos/637689241
git clone --depth 1 --no-tags https://github.com/SriVemulapalli22/Temp.git f:/verilog_sva_gh_scraper/data/full_repos/634670957
git clone --depth 1 --no-tags https://github.com/karthik-0710/Verification-of-a-multiplier-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/634743049
git clone --depth 1 --no-tags https://github.com/CakemasterFTW/18224-ttt-tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/635063718
git clone --depth 1 --no-tags https://github.com/Fahad-Habib/RISC-V-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/630591572
git clone --depth 1 --no-tags https://github.com/BROsandr/vga.git f:/verilog_sva_gh_scraper/data/full_repos/638969773
git clone --depth 1 --no-tags https://github.com/CreeKee/RISCV_Starfish.git f:/verilog_sva_gh_scraper/data/full_repos/641678202
git clone --depth 1 --no-tags https://github.com/sid-anand98/Verification-of-AMBA---APB-in-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/654134368
git clone --depth 1 --no-tags https://github.com/Rohithgarde/factorial_function_SV.git f:/verilog_sva_gh_scraper/data/full_repos/653954170
git clone --depth 1 --no-tags https://github.com/haydenbeames/FastMultiplication.git f:/verilog_sva_gh_scraper/data/full_repos/653743801
git clone --depth 1 --no-tags https://github.com/cyprienh/H2BP.git f:/verilog_sva_gh_scraper/data/full_repos/652242152
git clone --depth 1 --no-tags https://github.com/gjtromp/blink_hps.git f:/verilog_sva_gh_scraper/data/full_repos/652440383
git clone --depth 1 --no-tags https://github.com/beneldokow/VGA-Road-Fighter-Project.git f:/verilog_sva_gh_scraper/data/full_repos/653177190
git clone --depth 1 --no-tags https://github.com/GlennVodra/OOP-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/654263325
git clone --depth 1 --no-tags https://github.com/GeekyDev2002DG/RAM_and_ROM_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/655861969
git clone --depth 1 --no-tags https://github.com/HBX-hbx/A-simple-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/655301759
git clone --depth 1 --no-tags https://github.com/MrDarkhawk/System-Verilog-Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/656522154
git clone --depth 1 --no-tags https://github.com/YKengo1224/tremor_extraction_system_interface.git f:/verilog_sva_gh_scraper/data/full_repos/650481160
git clone --depth 1 --no-tags https://github.com/sharathk227/Router-1X3.git f:/verilog_sva_gh_scraper/data/full_repos/649827901
git clone --depth 1 --no-tags https://github.com/GiantDwarfRen/CSE140_lab5.git f:/verilog_sva_gh_scraper/data/full_repos/649877478
git clone --depth 1 --no-tags https://github.com/monty6400/NumEx1.git f:/verilog_sva_gh_scraper/data/full_repos/644286170
git clone --depth 1 --no-tags https://github.com/Jaco-bB-rown/Final-Project-ECE-111.git f:/verilog_sva_gh_scraper/data/full_repos/647538481
git clone --depth 1 --no-tags https://github.com/cheepakeepa/ECE_111_Bitcoin_Miner.git f:/verilog_sva_gh_scraper/data/full_repos/647538173
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/Teenage-Mixing-Ninja-Turtles.git f:/verilog_sva_gh_scraper/data/full_repos/655958440
git clone --depth 1 --no-tags https://github.com/Fazail333/Dsd-lab-.git f:/verilog_sva_gh_scraper/data/full_repos/647115138
git clone --depth 1 --no-tags https://github.com/MoonLoone/alu_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/646831191
git clone --depth 1 --no-tags https://github.com/CLA10LAW10/SSD_Keypad_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/639529826
git clone --depth 1 --no-tags https://github.com/geoneill12/CPE521_Branch_Predictor.git f:/verilog_sva_gh_scraper/data/full_repos/645191495
git clone --depth 1 --no-tags https://github.com/lenguyen8888/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/646005655
git clone --depth 1 --no-tags https://github.com/AlphaLyrae0/UVM_RAL_DPI_C_Example.git f:/verilog_sva_gh_scraper/data/full_repos/646335434
git clone --depth 1 --no-tags https://github.com/troykerim/ECE-524-Lab-4-Intro-to-VGA-PMOD.git f:/verilog_sva_gh_scraper/data/full_repos/646595862
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Half-Adder-using-SV-Day-050-.git f:/verilog_sva_gh_scraper/data/full_repos/646936132
git clone --depth 1 --no-tags https://github.com/philiprbrenan/zero.git f:/verilog_sva_gh_scraper/data/full_repos/637583348
git clone --depth 1 --no-tags https://github.com/csnewman/juna.git f:/verilog_sva_gh_scraper/data/full_repos/652222287
git clone --depth 1 --no-tags https://github.com/testguruai/riscv-cva6.git f:/verilog_sva_gh_scraper/data/full_repos/643149663
git clone --depth 1 --no-tags https://github.com/dewostator/verilog_clock.git f:/verilog_sva_gh_scraper/data/full_repos/654613832
git clone --depth 1 --no-tags https://github.com/cleverever/nand_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/656252825
git clone --depth 1 --no-tags https://github.com/bittervivek/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/630837241
git clone --depth 1 --no-tags https://github.com/tommy73594/MCDF_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/654845621
git clone --depth 1 --no-tags https://github.com/princemahi2001/system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/655996382
git clone --depth 1 --no-tags https://github.com/rbride/SystemVerilog_Practice_Problems.git f:/verilog_sva_gh_scraper/data/full_repos/655465630
git clone --depth 1 --no-tags https://github.com/Temix707/ROI.git f:/verilog_sva_gh_scraper/data/full_repos/656592074
git clone --depth 1 --no-tags https://github.com/ArmanGhafarnia/RISC-V-multi-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/652995292
git clone --depth 1 --no-tags https://github.com/pp-cyril/Verification-of-AXI-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/653056604
git clone --depth 1 --no-tags https://github.com/Bhoomi-sravanthi/D15_UP-DOWN-COUNTER.git f:/verilog_sva_gh_scraper/data/full_repos/640214814
git clone --depth 1 --no-tags https://github.com/hyungmin2/FlexKA.git f:/verilog_sva_gh_scraper/data/full_repos/638825601
git clone --depth 1 --no-tags https://github.com/qyley/limber-generic.git f:/verilog_sva_gh_scraper/data/full_repos/638854144
git clone --depth 1 --no-tags https://github.com/AliMaher15/tinyalu.git f:/verilog_sva_gh_scraper/data/full_repos/641909567
git clone --depth 1 --no-tags https://github.com/stefana17/AM2940.git f:/verilog_sva_gh_scraper/data/full_repos/640552028
git clone --depth 1 --no-tags https://github.com/flaviens/cva6_yosys_issue.git f:/verilog_sva_gh_scraper/data/full_repos/643294245
git clone --depth 1 --no-tags https://github.com/Asrithamanju12/SV_Project_Spring_2023.git f:/verilog_sva_gh_scraper/data/full_repos/651293802
git clone --depth 1 --no-tags https://github.com/anmandaisuki/HDL_Source_Storage.git f:/verilog_sva_gh_scraper/data/full_repos/654088785
git clone --depth 1 --no-tags https://github.com/Vassardog77/SHA256_optimizations.git f:/verilog_sva_gh_scraper/data/full_repos/636009518
git clone --depth 1 --no-tags https://github.com/lelewel4/Fibonacci-search-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/637379428
git clone --depth 1 --no-tags https://github.com/sxwkl2/friendly-enigma.git f:/verilog_sva_gh_scraper/data/full_repos/633776208
git clone --depth 1 --no-tags https://github.com/karthik-0710/Design-and-verification-of-D-Flip-Flop-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/634741725
git clone --depth 1 --no-tags https://github.com/2011eric/DCLAB-Final.git f:/verilog_sva_gh_scraper/data/full_repos/633924030
git clone --depth 1 --no-tags https://github.com/thinhngo11/hdlGPT.git f:/verilog_sva_gh_scraper/data/full_repos/635588370
git clone --depth 1 --no-tags https://github.com/sarakane6090/lpddr2_nios.git f:/verilog_sva_gh_scraper/data/full_repos/638485490
git clone --depth 1 --no-tags https://github.com/Bhoomi-sravanthi/D02_Full-Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/637645833
git clone --depth 1 --no-tags https://github.com/ZVasilii/VerilogRISCV_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/639703818
git clone --depth 1 --no-tags https://github.com/juanprrr/jpena_cornputer_architecture_1_2023.git f:/verilog_sva_gh_scraper/data/full_repos/641776934
git clone --depth 1 --no-tags https://github.com/cjstange/perceptron_tiny_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/634413768
git clone --depth 1 --no-tags https://github.com/njayawar/ModifiedTetrisV2.git f:/verilog_sva_gh_scraper/data/full_repos/633611549
git clone --depth 1 --no-tags https://github.com/robmarano/cpu_hdl_catalog.git f:/verilog_sva_gh_scraper/data/full_repos/632264294
git clone --depth 1 --no-tags https://github.com/TeoThatsMe/2940.git f:/verilog_sva_gh_scraper/data/full_repos/632416398
git clone --depth 1 --no-tags https://github.com/Totoro742/jos_project.git f:/verilog_sva_gh_scraper/data/full_repos/633753092
git clone --depth 1 --no-tags https://github.com/mukesh891/google_riscv_dv.git f:/verilog_sva_gh_scraper/data/full_repos/633738137
git clone --depth 1 --no-tags https://github.com/0TulipRose0/ADC.git f:/verilog_sva_gh_scraper/data/full_repos/635362332
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/silly-synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/656699919
git clone --depth 1 --no-tags https://github.com/6Kotnk/async_main.git f:/verilog_sva_gh_scraper/data/full_repos/636176005
git clone --depth 1 --no-tags https://github.com/GProCPU/Lexington.git f:/verilog_sva_gh_scraper/data/full_repos/641784635
git clone --depth 1 --no-tags https://github.com/nikhilj6644/MAC_8x8.git f:/verilog_sva_gh_scraper/data/full_repos/629239120
git clone --depth 1 --no-tags https://github.com/xiaotianbc/dht11_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/629583111
git clone --depth 1 --no-tags https://github.com/pabmars2/riscV_pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/630087361
git clone --depth 1 --no-tags https://github.com/akiki19950827/gen_hdl_top.git f:/verilog_sva_gh_scraper/data/full_repos/630832178
git clone --depth 1 --no-tags https://github.com/bushbecky/Kotsu2Risc.git f:/verilog_sva_gh_scraper/data/full_repos/637988404
git clone --depth 1 --no-tags https://github.com/tamirsh123/BSc_EE.git f:/verilog_sva_gh_scraper/data/full_repos/640305384
git clone --depth 1 --no-tags https://github.com/gajendra17/prep_.git f:/verilog_sva_gh_scraper/data/full_repos/638162386
git clone --depth 1 --no-tags https://github.com/ayanjdeka/SLC-3.2.git f:/verilog_sva_gh_scraper/data/full_repos/642272550
git clone --depth 1 --no-tags https://github.com/AydoganArslantash/fbu-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/644813807
git clone --depth 1 --no-tags https://github.com/motasem-rafati/sha256.git f:/verilog_sva_gh_scraper/data/full_repos/646552443
git clone --depth 1 --no-tags https://github.com/CLA10LAW10/FSM_Digital_Lock_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/639530426
git clone --depth 1 --no-tags https://github.com/transistasis/nexys4ddr-mig-demo.git f:/verilog_sva_gh_scraper/data/full_repos/639425771
git clone --depth 1 --no-tags https://github.com/aniruddhavaidya21/SegwayProject.git f:/verilog_sva_gh_scraper/data/full_repos/638100805
git clone --depth 1 --no-tags https://github.com/cam-br0wn/vliw.git f:/verilog_sva_gh_scraper/data/full_repos/640020978
git clone --depth 1 --no-tags https://github.com/ChungKee/Learning_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/643092590
git clone --depth 1 --no-tags https://github.com/suchuankai/PE.git f:/verilog_sva_gh_scraper/data/full_repos/634572792
