// Seed: 3363477794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_11 = 1, id_12 = id_1 + 1'd0;
  assign id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0(
      id_3, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_3, id_3
  );
  final #1 id_1 <= 1;
  always id_1 = id_1;
endmodule
