# VLSI Lab Experiments

This repository contains the Verilog code for various experiments conducted in the VLSI Design  .

 

## Procedure

1. Start the Xilinx navigator, Select and Name the New project.
2. Select the device family, device, package, and speed.
3. Select new source in the New Project and select Verilog Module as the Source type.
4. Type the File Name and Click Next and then finish button. Type the code and save it.

## Output

For each experiment, a waveform generated from Xilinx ISE is placed in the output section.

 
