<map id="lib/Target/AMDGPU/SIMachineFunctionInfo.h" name="lib/Target/AMDGPU/SIMachineFunctionInfo.h">
<area shape="rect" id="node1" title=" " alt="" coords="3431,5,3634,47"/>
<area shape="rect" id="node2" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="5,95,231,136"/>
<area shape="rect" id="node3" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="255,95,477,136"/>
<area shape="rect" id="node4" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="501,95,783,136"/>
<area shape="rect" id="node5" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="807,95,1067,136"/>
<area shape="rect" id="node6" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="1091,95,1313,136"/>
<area shape="rect" id="node7" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="1337,95,1560,136"/>
<area shape="rect" id="node8" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="1585,95,1835,136"/>
<area shape="rect" id="node9" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="1859,102,2163,129"/>
<area shape="rect" id="node10" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="2188,95,2435,136"/>
<area shape="rect" id="node11" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2459,102,2737,129"/>
<area shape="rect" id="node12" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="2762,95,2997,136"/>
<area shape="rect" id="node13" href="$GCNIterativeScheduler_8cpp.html" title="This file implements the class GCNIterativeScheduler." alt="" coords="3021,95,3239,136"/>
<area shape="rect" id="node14" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="3263,102,3541,129"/>
<area shape="rect" id="node15" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts." alt="" coords="3566,95,3761,136"/>
<area shape="rect" id="node16" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware." alt="" coords="3785,95,3993,136"/>
<area shape="rect" id="node17" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="4017,95,4195,136"/>
<area shape="rect" id="node18" href="$SIFormMemoryClauses_8cpp.html" title="This pass creates bundles of SMEM and VMEM instructions forming memory clauses if XNACK is enabled." alt="" coords="4219,95,4403,136"/>
<area shape="rect" id="node19" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="4428,95,4619,136"/>
<area shape="rect" id="node20" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="4643,95,4831,136"/>
<area shape="rect" id="node21" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="4855,95,5035,136"/>
<area shape="rect" id="node22" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="5059,95,5236,136"/>
<area shape="rect" id="node23" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="5260,95,5448,136"/>
<area shape="rect" id="node24" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="5473,95,5675,136"/>
<area shape="rect" id="node25" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="5699,95,5921,136"/>
<area shape="rect" id="node26" href="$SIPreEmitPeephole_8cpp.html" title="This pass performs the peephole optimizations before code emission." alt="" coords="5945,95,6147,136"/>
<area shape="rect" id="node27" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="6171,95,6374,136"/>
</map>
