

================================================================
== Vitis HLS Report for 'conv2d_1'
================================================================
* Date:           Thu Dec 22 16:31:34 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.495 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28283|    28283|  0.283 ms|  0.283 ms|  28283|  28283|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3  |    28281|    28281|        67|          9|          1|  3136|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1173|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    524|    -|
|Register         |        -|    -|    2013|    416|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2013|   2113|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln31_21_fu_1201_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln31_22_fu_1425_p2     |         +|   0|  0|  14|           6|           2|
    |add_ln31_23_fu_1369_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln31_24_fu_1317_p2     |         +|   0|  0|  14|           6|           2|
    |add_ln31_25_fu_1098_p2     |         +|   0|  0|  14|           6|           2|
    |add_ln31_26_fu_957_p2      |         +|   0|  0|  14|           6|           1|
    |add_ln31_27_fu_1196_p2     |         +|   0|  0|  12|          12|           1|
    |add_ln31_fu_468_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln33_fu_1398_p2        |         +|   0|  0|  13|          10|           1|
    |add_ln46_2_fu_1135_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln46_fu_923_p2         |         +|   0|  0|  14|           6|           2|
    |add_ln54_1_fu_1111_p2      |         +|   0|  0|  13|          10|          10|
    |add_ln54_2_fu_1144_p2      |         +|   0|  0|  13|          10|          10|
    |add_ln54_3_fu_941_p2       |         +|   0|  0|  13|          10|          10|
    |add_ln54_4_fu_1284_p2      |         +|   0|  0|  13|          10|          10|
    |add_ln54_5_fu_1293_p2      |         +|   0|  0|  13|          10|          10|
    |add_ln54_6_fu_1297_p2      |         +|   0|  0|  13|          10|          10|
    |add_ln54_7_fu_1302_p2      |         +|   0|  0|  13|          10|          10|
    |add_ln54_8_fu_1307_p2      |         +|   0|  0|  13|          10|          10|
    |add_ln54_fu_967_p2         |         +|   0|  0|  13|          10|          10|
    |add_ln65_fu_951_p2         |         +|   0|  0|  12|          12|          12|
    |empty_158_fu_976_p2        |         +|   0|  0|  13|           5|           1|
    |empty_161_fu_1003_p2       |         +|   0|  0|  13|           5|           2|
    |empty_164_fu_650_p2        |         +|   0|  0|  15|           8|           8|
    |empty_167_fu_686_p2        |         +|   0|  0|  14|           6|           2|
    |empty_171_fu_1159_p2       |         +|   0|  0|  13|           5|           1|
    |p_dup7_fu_570_p2           |         +|   0|  0|  13|           5|           1|
    |p_mid111_fu_859_p2         |         +|   0|  0|  14|           6|           2|
    |p_mid119_fu_1228_p2        |         +|   0|  0|  13|           5|           2|
    |p_mid156_fu_1030_p2        |         +|   0|  0|  13|           5|           1|
    |p_mid160_fu_1064_p2        |         +|   0|  0|  13|           5|           2|
    |p_mid1_fu_816_p2           |         +|   0|  0|  15|           8|           8|
    |empty_154_fu_638_p2        |         -|   0|  0|  15|           8|           8|
    |empty_155_fu_402_p2        |         -|   0|  0|  13|           5|           5|
    |empty_157_fu_424_p2        |         -|   0|  0|  14|           6|           6|
    |empty_160_fu_997_p2        |         -|   0|  0|  14|           6|           6|
    |empty_163_fu_1024_p2       |         -|   0|  0|  14|           6|           6|
    |empty_166_fu_680_p2        |         -|   0|  0|  12|          12|          12|
    |empty_169_fu_716_p2        |         -|   0|  0|  13|          10|          10|
    |empty_170_fu_450_p2        |         -|   0|  0|  13|          10|          10|
    |empty_172_fu_1190_p2       |         -|   0|  0|  13|          10|          10|
    |p_mid115_fu_889_p2         |         -|   0|  0|  13|          10|          10|
    |p_mid117_fu_610_p2         |         -|   0|  0|  13|          10|          10|
    |p_mid121_fu_1266_p2        |         -|   0|  0|  13|          10|          10|
    |p_mid148_fu_744_p2         |         -|   0|  0|  15|           8|           8|
    |p_mid152_fu_508_p2         |         -|   0|  0|  13|           5|           5|
    |p_mid154_fu_530_p2         |         -|   0|  0|  14|           6|           6|
    |p_mid158_fu_1051_p2        |         -|   0|  0|  14|           6|           6|
    |p_mid162_fu_1085_p2        |         -|   0|  0|  14|           6|           6|
    |p_mid184_fu_785_p2         |         -|   0|  0|  12|          12|          12|
    |p_mid19_fu_846_p2          |         -|   0|  0|  12|          12|          12|
    |and_ln31_2_fu_564_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln31_fu_1216_p2        |       and|   0|  0|   2|           1|           1|
    |cmp25_0_2_fu_1164_p2       |      icmp|   0|  0|   9|           5|           4|
    |cmp25_0_2_mid1_fu_1233_p2  |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln31_fu_456_p2        |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln33_fu_474_p2        |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln35_fu_558_p2        |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln49_fu_1384_p2       |      icmp|   0|  0|   9|           5|           4|
    |or_ln31_fu_805_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln33_fu_576_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln49_4_fu_1517_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln49_5_fu_1540_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln49_6_fu_1561_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln49_fu_1490_p2         |        or|   0|  0|   6|           6|           6|
    |select_ln31_29_fu_750_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln31_30_fu_1359_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln31_31_fu_1057_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln31_32_fu_1091_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln31_33_fu_536_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln31_34_fu_791_p3   |    select|   0|  0|  12|           1|          12|
    |select_ln31_35_fu_1478_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln31_36_fu_798_p3   |    select|   0|  0|  10|           1|           6|
    |select_ln31_37_fu_544_p3   |    select|   0|  0|  10|           1|           1|
    |select_ln31_38_fu_1221_p3  |    select|   0|  0|  10|           1|           5|
    |select_ln31_fu_480_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln33_19_fu_852_p3   |    select|   0|  0|  12|           1|          12|
    |select_ln33_20_fu_1484_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln33_21_fu_895_p3   |    select|   0|  0|  10|           1|          10|
    |select_ln33_22_fu_616_p3   |    select|   0|  0|  10|           1|          10|
    |select_ln33_23_fu_1239_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln33_24_fu_1272_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln33_25_fu_910_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln33_26_fu_1379_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln33_27_fu_1403_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln33_fu_582_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln49_28_fu_1511_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_29_fu_1521_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_30_fu_1528_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_31_fu_1534_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_32_fu_1544_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_33_fu_1565_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_fu_1503_p3     |    select|   0|  0|  32|           1|           1|
    |sum_3_0_2_1_fu_1555_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln31_fu_552_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1173|         481|         701|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  53|         10|    1|         10|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |grp_fu_310_p0                     |  37|          7|   32|        224|
    |grp_fu_310_p1                     |  37|          7|   32|        224|
    |grp_fu_315_p0                     |  25|          5|   32|        160|
    |grp_fu_315_p1                     |  25|          5|   32|        160|
    |grp_fu_319_p0                     |  53|         10|   32|        320|
    |grp_fu_319_p1                     |  53|         10|   32|        320|
    |h_fu_114                          |   9|          2|    5|         10|
    |indvar_flatten134_fu_126          |   9|          2|   12|         24|
    |indvar_flatten_fu_118             |   9|          2|   10|         20|
    |och_fu_122                        |   9|          2|    3|          6|
    |w_fu_110                          |   9|          2|    5|         10|
    |weight0_address0                  |  53|         10|    6|         60|
    |x_address0                        |  53|         10|   10|        100|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 524|        104|  254|       1668|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln31_reg_1657                      |   3|   0|    3|          0|
    |add_ln46_2_reg_1853                    |   5|   0|    5|          0|
    |add_ln46_reg_1771                      |   6|   0|    6|          0|
    |add_ln46_reg_1771_pp0_iter1_reg        |   6|   0|    6|          0|
    |add_ln54_5_reg_1896                    |  10|   0|   10|          0|
    |add_ln54_6_reg_1901                    |  10|   0|   10|          0|
    |add_ln54_7_reg_1906                    |  10|   0|   10|          0|
    |add_ln54_8_reg_1911                    |  10|   0|   10|          0|
    |add_ln65_reg_1793                      |  12|   0|   12|          0|
    |and_ln31_2_reg_1710                    |   1|   0|    1|          0|
    |and_ln31_2_reg_1710_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_CS_fsm                              |   9|   0|    9|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |bias0_load_reg_2140                    |  32|   0|   32|          0|
    |empty_155_reg_1642                     |   5|   0|    5|          0|
    |empty_167_reg_1743                     |   6|   0|    6|          0|
    |empty_167_reg_1743_pp0_iter1_reg       |   6|   0|    6|          0|
    |empty_174_reg_1682                     |   2|   0|    2|          0|
    |empty_reg_1632                         |   2|   0|    2|          0|
    |h_4_reg_1615                           |   5|   0|    5|          0|
    |h_fu_114                               |   5|   0|    5|          0|
    |icmp_ln31_reg_1648                     |   1|   0|    1|          0|
    |icmp_ln33_reg_1662                     |   1|   0|    1|          0|
    |icmp_ln33_reg_1662_pp0_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln49_reg_1981                     |   1|   0|    1|          0|
    |indvar_flatten134_fu_126               |  12|   0|   12|          0|
    |indvar_flatten134_load_reg_1627        |  12|   0|   12|          0|
    |indvar_flatten_fu_118                  |  10|   0|   10|          0|
    |indvar_flatten_load_reg_1652           |  10|   0|   10|          0|
    |mul_0_0_1_reg_1976                     |  32|   0|   32|          0|
    |mul_0_0_2_reg_2008                     |  32|   0|   32|          0|
    |mul_0_0_2_reg_2008_pp0_iter2_reg       |  32|   0|   32|          0|
    |mul_0_1_1_reg_2048                     |  32|   0|   32|          0|
    |mul_0_1_2_reg_2063                     |  32|   0|   32|          0|
    |mul_0_1_reg_2033                       |  32|   0|   32|          0|
    |mul_0_2_1_reg_2084                     |  32|   0|   32|          0|
    |mul_0_2_2_reg_2089                     |  32|   0|   32|          0|
    |mul_0_2_reg_2079                       |  32|   0|   32|          0|
    |mul_reg_1946                           |  32|   0|   32|          0|
    |och_2_reg_1622                         |   3|   0|    3|          0|
    |och_fu_122                             |   3|   0|    3|          0|
    |p_dup7_reg_1721                        |   5|   0|    5|          0|
    |p_mid111_reg_1753                      |   6|   0|    6|          0|
    |p_mid111_reg_1753_pp0_iter1_reg        |   6|   0|    6|          0|
    |p_mid152_reg_1692                      |   5|   0|    5|          0|
    |p_shl3_mid1_reg_1687                   |   2|   0|    4|          2|
    |p_shl3_reg_1637                        |   2|   0|    4|          2|
    |reg_323                                |  32|   0|   32|          0|
    |reg_327                                |  32|   0|   32|          0|
    |reg_331                                |  32|   0|   32|          0|
    |reg_335                                |  32|   0|   32|          0|
    |reg_339                                |  32|   0|   32|          0|
    |reg_343                                |  32|   0|   32|          0|
    |select_ln31_30_reg_1961                |   3|   0|    3|          0|
    |select_ln31_31_reg_1808                |   6|   0|    6|          0|
    |select_ln31_32_reg_1815                |   6|   0|    6|          0|
    |select_ln31_33_reg_1698                |   6|   0|    6|          0|
    |select_ln31_reg_1676                   |   5|   0|    5|          0|
    |select_ln33_21_reg_1758                |   8|   0|   10|          2|
    |select_ln33_22_reg_1736                |   8|   0|   10|          2|
    |select_ln33_23_reg_1879                |   1|   0|    1|          0|
    |select_ln33_25_reg_1765                |   1|   0|    1|          0|
    |select_ln33_reg_1728                   |   5|   0|    5|          0|
    |select_ln49_28_reg_2094                |  32|   0|   32|          0|
    |select_ln49_29_reg_2100                |  32|   0|   32|          0|
    |select_ln49_30_reg_2106                |  32|   0|   32|          0|
    |select_ln49_31_reg_2117                |  32|   0|   32|          0|
    |select_ln49_31_reg_2117_pp0_iter5_reg  |  32|   0|   32|          0|
    |select_ln49_32_reg_2124                |  32|   0|   32|          0|
    |select_ln49_33_reg_2145                |  32|   0|   32|          0|
    |select_ln49_reg_2073                   |  32|   0|   32|          0|
    |sext_ln49_reg_1776                     |  10|   0|   10|          0|
    |sum_3_0_2_1_reg_2134                   |  32|   0|   32|          0|
    |sum_9_0_1_1_reg_2111                   |  32|   0|   32|          0|
    |tmp_6_reg_1782                         |   1|   0|    1|          0|
    |trunc_ln46_cast18_reg_1827             |   5|   0|   10|          5|
    |w_fu_110                               |   5|   0|    5|          0|
    |weight0_load_1_reg_2023                |  32|   0|   32|          0|
    |xor_ln31_reg_1705                      |   1|   0|    1|          0|
    |zext_ln49_reg_1858                     |   5|   0|   10|          5|
    |add_ln65_reg_1793                      |  64|  32|   12|          0|
    |icmp_ln31_reg_1648                     |  64|  32|    1|          0|
    |icmp_ln49_reg_1981                     |  64|  32|    1|          0|
    |mul_0_1_1_reg_2048                     |  64|  32|   32|          0|
    |mul_0_1_2_reg_2063                     |  64|  32|   32|          0|
    |mul_0_1_reg_2033                       |  64|  32|   32|          0|
    |mul_0_2_1_reg_2084                     |  64|  32|   32|          0|
    |mul_0_2_2_reg_2089                     |  64|  32|   32|          0|
    |mul_0_2_reg_2079                       |  64|  32|   32|          0|
    |select_ln31_30_reg_1961                |  64|  32|    3|          0|
    |select_ln33_23_reg_1879                |  64|  32|    1|          0|
    |select_ln33_25_reg_1765                |  64|  32|    1|          0|
    |tmp_6_reg_1782                         |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |2013| 416| 1411|         18|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_873_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_873_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_873_p_opcode  |  out|    2|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_873_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_873_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_877_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_877_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_877_p_opcode  |  out|    2|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_877_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_877_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_881_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_881_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_881_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_881_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|x_address0           |  out|   10|   ap_memory|             x|         array|
|x_ce0                |  out|    1|   ap_memory|             x|         array|
|x_q0                 |   in|   32|   ap_memory|             x|         array|
|weight0_address0     |  out|    6|   ap_memory|       weight0|         array|
|weight0_ce0          |  out|    1|   ap_memory|       weight0|         array|
|weight0_q0           |   in|   32|   ap_memory|       weight0|         array|
|bias0_address0       |  out|    2|   ap_memory|         bias0|         array|
|bias0_ce0            |  out|    1|   ap_memory|         bias0|         array|
|bias0_q0             |   in|   32|   ap_memory|         bias0|         array|
|y_address0           |  out|   12|   ap_memory|             y|         array|
|y_ce0                |  out|    1|   ap_memory|             y|         array|
|y_we0                |  out|    1|   ap_memory|             y|         array|
|y_d0                 |  out|   32|   ap_memory|             y|         array|
+---------------------+-----+-----+------------+--------------+--------------+

