Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 28 19:52:35 2023
| Host         : LAPTOP-EQT99M9U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file baseDesign_wrapper_timing_summary_routed.rpt -pb baseDesign_wrapper_timing_summary_routed.pb -rpx baseDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : baseDesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               2           
PDRC-190   Warning           Suboptimally placed synchronized register chain            4           
TIMING-16  Warning           Large setup violation                                      229         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.468     -980.401                    239                 6325        0.058        0.000                      0                 6289        3.000        0.000                       0                  2066  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
sys_clock                          {0.000 5.000}      10.000          100.000         
  clk_out1_baseDesign_clk_wiz_0_0  {0.000 7.143}      14.286          70.000          
  clkfbout_baseDesign_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               1.742        0.000                      0                 4561        0.059        0.000                      0                 4561        4.020        0.000                       0                  1430  
sys_clock                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_baseDesign_clk_wiz_0_0        5.320        0.000                      0                 1226        0.058        0.000                      0                 1226        6.163        0.000                       0                   632  
  clkfbout_baseDesign_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_baseDesign_clk_wiz_0_0  clk_fpga_0                            -5.334     -821.227                    202                  220        0.084        0.000                      0                  202  
clk_fpga_0                       clk_out1_baseDesign_clk_wiz_0_0       -5.468     -134.713                     27                   45        1.473        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_fpga_0                       clk_fpga_0                             5.014        0.000                      0                  172        0.446        0.000                      0                  172  
**async_default**                clk_out1_baseDesign_clk_wiz_0_0  clk_fpga_0                            -1.959      -14.121                      8                    8        0.282        0.000                      0                    8  
**async_default**                clk_fpga_0                       clk_out1_baseDesign_clk_wiz_0_0       -5.170      -10.341                      2                    2        1.728        0.000                      0                    2  
**async_default**                clk_out1_baseDesign_clk_wiz_0_0  clk_out1_baseDesign_clk_wiz_0_0        7.373        0.000                      0                  252        0.356        0.000                      0                  252  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_20/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 1.935ns (26.506%)  route 5.365ns (73.494%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.763 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.737     3.031    baseDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.905     5.269    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/s00_axi_wvalid
    SLICE_X29Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.393 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO_i_22/O
                         net (fo=3, routed)           1.189     6.583    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22_4
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.150     6.733 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/U_MMAP_REQUEST_FIFO_i_28/O
                         net (fo=5, routed)           1.150     7.883    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_22
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.327     8.210 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_12_i_1/O
                         net (fo=10, routed)          2.121    10.331    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12_0
    RAMB36_X3Y5          RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_20/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.584    12.763    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X3Y5          RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_20/CLKARDCLK
                         clock pessimism              0.115    12.878    
                         clock uncertainty           -0.154    12.724    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    12.073    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_20
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_14/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 1.935ns (26.247%)  route 5.437ns (73.753%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 12.931 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.737     3.031    baseDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.905     5.269    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/s00_axi_wvalid
    SLICE_X29Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.393 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO_i_22/O
                         net (fo=3, routed)           1.189     6.583    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22_4
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.150     6.733 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/U_MMAP_REQUEST_FIFO_i_28/O
                         net (fo=5, routed)           1.150     7.883    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_22
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.327     8.210 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_12_i_1/O
                         net (fo=10, routed)          2.193    10.403    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12_0
    RAMB36_X3Y21         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.752    12.931    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X3Y21         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_14/CLKARDCLK
                         clock pessimism              0.129    13.060    
                         clock uncertainty           -0.154    12.905    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    12.254    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_14
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 1.935ns (27.275%)  route 5.159ns (72.725%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.737     3.031    baseDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.905     5.269    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/s00_axi_wvalid
    SLICE_X29Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.393 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO_i_22/O
                         net (fo=3, routed)           1.189     6.583    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22_4
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.150     6.733 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/U_MMAP_REQUEST_FIFO_i_28/O
                         net (fo=5, routed)           1.150     7.883    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_22
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.327     8.210 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_12_i_1/O
                         net (fo=10, routed)          1.915    10.125    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12_0
    RAMB36_X1Y5          RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.609    12.788    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X1Y5          RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12/CLKARDCLK
                         clock pessimism              0.115    12.903    
                         clock uncertainty           -0.154    12.749    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    12.098    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_11/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 1.934ns (27.067%)  route 5.211ns (72.933%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.737     3.031    baseDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.905     5.269    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/s00_axi_wvalid
    SLICE_X29Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.393 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO_i_22/O
                         net (fo=3, routed)           1.189     6.583    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22_4
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.150     6.733 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/U_MMAP_REQUEST_FIFO_i_28/O
                         net (fo=5, routed)           1.146     7.879    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_22
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.326     8.205 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_2_i_1/O
                         net (fo=10, routed)          1.971    10.176    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_2_1
    RAMB36_X4Y11         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_11/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.646    12.825    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X4Y11         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_11/CLKARDCLK
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    12.155    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_11
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_17/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 1.935ns (27.081%)  route 5.210ns (72.919%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 12.870 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.737     3.031    baseDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.905     5.269    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/s00_axi_wvalid
    SLICE_X29Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.393 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO_i_22/O
                         net (fo=3, routed)           1.189     6.583    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22_4
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.150     6.733 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/U_MMAP_REQUEST_FIFO_i_28/O
                         net (fo=5, routed)           1.150     7.883    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_22
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.327     8.210 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_12_i_1/O
                         net (fo=10, routed)          1.966    10.176    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12_0
    RAMB36_X2Y22         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_17/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.691    12.870    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X2Y22         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_17/CLKARDCLK
                         clock pessimism              0.129    12.999    
                         clock uncertainty           -0.154    12.844    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    12.193    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_17
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_18/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 1.935ns (27.824%)  route 5.019ns (72.176%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.737     3.031    baseDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.905     5.269    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/s00_axi_wvalid
    SLICE_X29Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.393 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO_i_22/O
                         net (fo=3, routed)           1.189     6.583    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22_4
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.150     6.733 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/U_MMAP_REQUEST_FIFO_i_28/O
                         net (fo=5, routed)           1.150     7.883    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_22
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.327     8.210 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_12_i_1/O
                         net (fo=10, routed)          1.775     9.985    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12_0
    RAMB36_X2Y5          RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_18/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.526    12.705    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X2Y5          RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_18/CLKARDCLK
                         clock pessimism              0.115    12.820    
                         clock uncertainty           -0.154    12.666    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    12.015    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_18
  -------------------------------------------------------------------
                         required time                         12.015    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_15/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 1.935ns (27.675%)  route 5.057ns (72.325%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 12.768 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.737     3.031    baseDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.905     5.269    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/s00_axi_wvalid
    SLICE_X29Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.393 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO_i_22/O
                         net (fo=3, routed)           1.189     6.583    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22_4
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.150     6.733 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/U_MMAP_REQUEST_FIFO_i_28/O
                         net (fo=5, routed)           1.150     7.883    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_22
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.327     8.210 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_12_i_1/O
                         net (fo=10, routed)          1.813    10.023    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12_0
    RAMB36_X3Y6          RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_15/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.589    12.768    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X3Y6          RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_15/CLKARDCLK
                         clock pessimism              0.115    12.883    
                         clock uncertainty           -0.154    12.729    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    12.078    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_15
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_13/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 1.935ns (27.329%)  route 5.145ns (72.671%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.737     3.031    baseDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.905     5.269    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/s00_axi_wvalid
    SLICE_X29Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.393 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO_i_22/O
                         net (fo=3, routed)           1.189     6.583    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22_4
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.150     6.733 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/U_MMAP_REQUEST_FIFO_i_28/O
                         net (fo=5, routed)           1.150     7.883    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_22
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.327     8.210 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_12_i_1/O
                         net (fo=10, routed)          1.901    10.111    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12_0
    RAMB36_X2Y23         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_13/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.686    12.865    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X2Y23         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_13/CLKARDCLK
                         clock pessimism              0.129    12.994    
                         clock uncertainty           -0.154    12.839    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    12.188    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_13
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 1.934ns (27.463%)  route 5.108ns (72.537%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.737     3.031    baseDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.905     5.269    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/s00_axi_wvalid
    SLICE_X29Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.393 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO_i_22/O
                         net (fo=3, routed)           1.189     6.583    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22_4
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.150     6.733 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/U_MMAP_REQUEST_FIFO_i_28/O
                         net (fo=5, routed)           1.146     7.879    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_22
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.326     8.205 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_2_i_1/O
                         net (fo=10, routed)          1.868    10.073    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_2_1
    RAMB36_X4Y12         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_8/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.642    12.821    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X4Y12         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_8/CLKARDCLK
                         clock pessimism              0.129    12.950    
                         clock uncertainty           -0.154    12.796    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    12.151    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_8
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_9/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 1.934ns (27.766%)  route 5.031ns (72.234%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.737     3.031    baseDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  baseDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           0.905     5.269    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/s00_axi_wvalid
    SLICE_X29Y91         LUT4 (Prop_lut4_I1_O)        0.124     5.393 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO_i_22/O
                         net (fo=3, routed)           1.189     6.583    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_22_4
    SLICE_X29Y80         LUT5 (Prop_lut5_I4_O)        0.150     6.733 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/U_MMAP_REQUEST_FIFO_i_28/O
                         net (fo=5, routed)           1.146     7.879    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_22
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.326     8.205 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/memory_reg_0_2_i_1/O
                         net (fo=10, routed)          1.791     9.996    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_2_1
    RAMB36_X3Y7          RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_9/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.593    12.772    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X3Y7          RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_9/CLKARDCLK
                         clock pessimism              0.115    12.887    
                         clock uncertainty           -0.154    12.733    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    12.088    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_9
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  2.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][24]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.135%)  route 0.245ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.574     0.910    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/s00_axi_aclk
    SLICE_X54Y61         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][24]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][24]__0/Q
                         net (fo=1, routed)           0.245     1.318    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[24]
    RAMB18_X3Y26         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.880     1.246    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.963    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     1.259    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.189ns (44.145%)  route 0.239ns (55.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y68         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=3, routed)           0.239     1.264    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[1]
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.048     1.312 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.312    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[1]
    SLICE_X51Y65         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.814     1.180    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X51Y65         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.107     1.252    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][26]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.843%)  route 0.248ns (60.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.574     0.910    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/s00_axi_aclk
    SLICE_X54Y61         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][26]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][26]__0/Q
                         net (fo=1, routed)           0.248     1.321    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[26]
    RAMB18_X3Y26         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.880     1.246    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.963    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     1.259    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.190ns (43.615%)  route 0.246ns (56.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.549     0.885    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y68         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/Q
                         net (fo=3, routed)           0.246     1.271    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[4]
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.049     1.320 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.320    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[3]
    SLICE_X51Y65         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.814     1.180    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X51Y65         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.107     1.252    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.751%)  route 0.239ns (56.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y68         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=3, routed)           0.239     1.264    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[1]
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.309 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.309    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[0]
    SLICE_X51Y65         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.814     1.180    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X51Y65         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.091     1.236    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_13/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.164ns (25.963%)  route 0.468ns (74.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.571     0.907    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X54Y83         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.468     1.538    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/wdata[13]
    RAMB36_X3Y20         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_13/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.973     1.339    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/s00_axi_aclk
    RAMB36_X3Y20         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_13/CLKARDCLK
                         clock pessimism             -0.035     1.304    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.459    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_13
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.189%)  route 0.524ns (78.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X35Y77         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]_replica_6/Q
                         net (fo=3, routed)           0.524     1.549    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[3]_repN_6_alias
    RAMB36_X2Y21         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.953     1.319    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X2Y21         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16/CLKBWRCLK
                         clock pessimism             -0.035     1.284    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.467    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.389%)  route 0.226ns (61.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.659     0.995    baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.226     1.362    baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y98         SRL16E                                       r  baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.844     1.210    baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.758%)  route 0.538ns (79.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.546     0.882    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X37Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_replica_5/Q
                         net (fo=3, routed)           0.538     1.561    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[0]_repN_5_alias
    RAMB36_X2Y21         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.953     1.319    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X2Y21         RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16/CLKBWRCLK
                         clock pessimism             -0.035     1.284    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.467    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.164ns (27.378%)  route 0.435ns (72.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.555     0.891    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X36Y59         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]_replica_1/Q
                         net (fo=11, routed)          0.435     1.490    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[6]_repN_1_alias
    RAMB36_X2Y9          RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.872     1.238    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/s00_axi_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24/CLKBWRCLK
                         clock pessimism             -0.030     1.208    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.391    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_24
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8   baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y11  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y23  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y21  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6   baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y22  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_17/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y48  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y48  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][10]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][10]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][11]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][11]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][12]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][12]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][13]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][13]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y48  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][0]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y48  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][10]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][10]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][11]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][11]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][12]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][12]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][13]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y65  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[7][13]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_baseDesign_clk_wiz_0_0
  To Clock:  clk_out1_baseDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 2.612ns (31.334%)  route 5.724ns (68.666%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 12.783 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.640    -0.972    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X40Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/Q
                         net (fo=4, routed)           0.981     0.465    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_count_OBUF[2]
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.589 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     0.589    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.139 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.139    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.262    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.533 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_2/CO[0]
                         net (fo=5, routed)           0.941     2.474    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CO[0]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.373     2.847 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.472     3.320    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/ram0_rd_valid
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.444 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_i_1/O
                         net (fo=26, routed)          1.612     5.056    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/rd_en_IBUF
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.150     5.206 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=10, routed)          0.902     6.108    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y68         LUT5 (Prop_lut5_I1_O)        0.326     6.434 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.154     6.588    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X53Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.712 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.652     7.364    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X3Y26         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.571    12.783    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.476    13.259    
                         clock uncertainty           -0.132    13.128    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.685    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 2.516ns (30.633%)  route 5.697ns (69.367%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 12.743 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.640    -0.972    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X40Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/Q
                         net (fo=4, routed)           0.981     0.465    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_count_OBUF[2]
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.589 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     0.589    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.139 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.139    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.262    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.533 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_2/CO[0]
                         net (fo=5, routed)           0.941     2.474    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CO[0]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.373     2.847 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.472     3.320    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/ram0_rd_valid
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.444 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_i_1/O
                         net (fo=26, routed)          1.612     5.056    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/rd_en_IBUF
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.150     5.206 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=10, routed)          0.902     6.108    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.354     6.462 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.780     7.242    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.531    12.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
                         clock pessimism              0.476    13.219    
                         clock uncertainty           -0.132    13.087    
    SLICE_X55Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.674    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 2.516ns (30.633%)  route 5.697ns (69.367%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 12.743 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.640    -0.972    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X40Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/Q
                         net (fo=4, routed)           0.981     0.465    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_count_OBUF[2]
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.589 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     0.589    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.139 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.139    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.262    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.533 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_2/CO[0]
                         net (fo=5, routed)           0.941     2.474    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CO[0]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.373     2.847 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.472     3.320    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/ram0_rd_valid
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.444 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_i_1/O
                         net (fo=26, routed)          1.612     5.056    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/rd_en_IBUF
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.150     5.206 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=10, routed)          0.902     6.108    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.354     6.462 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.780     7.242    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.531    12.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                         clock pessimism              0.476    13.219    
                         clock uncertainty           -0.132    13.087    
    SLICE_X55Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.674    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 2.516ns (30.633%)  route 5.697ns (69.367%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 12.743 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.640    -0.972    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X40Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/Q
                         net (fo=4, routed)           0.981     0.465    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_count_OBUF[2]
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.589 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     0.589    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.139 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.139    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.262    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.533 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_2/CO[0]
                         net (fo=5, routed)           0.941     2.474    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CO[0]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.373     2.847 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.472     3.320    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/ram0_rd_valid
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.444 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_i_1/O
                         net (fo=26, routed)          1.612     5.056    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/rd_en_IBUF
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.150     5.206 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=10, routed)          0.902     6.108    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.354     6.462 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.780     7.242    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.531    12.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C
                         clock pessimism              0.476    13.219    
                         clock uncertainty           -0.132    13.087    
    SLICE_X55Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.674    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 2.516ns (30.633%)  route 5.697ns (69.367%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 12.743 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.640    -0.972    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X40Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/Q
                         net (fo=4, routed)           0.981     0.465    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_count_OBUF[2]
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.589 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     0.589    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.139 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.139    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.262    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.533 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_2/CO[0]
                         net (fo=5, routed)           0.941     2.474    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CO[0]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.373     2.847 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.472     3.320    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/ram0_rd_valid
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.444 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_i_1/O
                         net (fo=26, routed)          1.612     5.056    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/rd_en_IBUF
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.150     5.206 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=10, routed)          0.902     6.108    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.354     6.462 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.780     7.242    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.531    12.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                         clock pessimism              0.476    13.219    
                         clock uncertainty           -0.132    13.087    
    SLICE_X55Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.674    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 2.516ns (30.633%)  route 5.697ns (69.367%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 12.743 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.640    -0.972    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X40Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/Q
                         net (fo=4, routed)           0.981     0.465    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_count_OBUF[2]
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.589 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     0.589    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.139 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.139    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.262    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.533 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_2/CO[0]
                         net (fo=5, routed)           0.941     2.474    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CO[0]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.373     2.847 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.472     3.320    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/ram0_rd_valid
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.444 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_i_1/O
                         net (fo=26, routed)          1.612     5.056    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/rd_en_IBUF
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.150     5.206 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=10, routed)          0.902     6.108    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.354     6.462 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.780     7.242    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.531    12.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                         clock pessimism              0.476    13.219    
                         clock uncertainty           -0.132    13.087    
    SLICE_X55Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.674    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 2.516ns (30.633%)  route 5.697ns (69.367%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 12.743 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.640    -0.972    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X40Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/Q
                         net (fo=4, routed)           0.981     0.465    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_count_OBUF[2]
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.589 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     0.589    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.139 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.139    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.262    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.533 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_2/CO[0]
                         net (fo=5, routed)           0.941     2.474    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CO[0]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.373     2.847 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.472     3.320    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/ram0_rd_valid
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.444 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_i_1/O
                         net (fo=26, routed)          1.612     5.056    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/rd_en_IBUF
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.150     5.206 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=10, routed)          0.902     6.108    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.354     6.462 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.780     7.242    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.531    12.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
                         clock pessimism              0.476    13.219    
                         clock uncertainty           -0.132    13.087    
    SLICE_X55Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.674    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 2.516ns (30.633%)  route 5.697ns (69.367%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 12.743 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.640    -0.972    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X40Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/Q
                         net (fo=4, routed)           0.981     0.465    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_count_OBUF[2]
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.589 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     0.589    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.139 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.139    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.262    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.533 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_2/CO[0]
                         net (fo=5, routed)           0.941     2.474    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CO[0]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.373     2.847 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.472     3.320    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/ram0_rd_valid
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.444 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_i_1/O
                         net (fo=26, routed)          1.612     5.056    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/rd_en_IBUF
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.150     5.206 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=10, routed)          0.902     6.108    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.354     6.462 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.780     7.242    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.531    12.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                         clock pessimism              0.476    13.219    
                         clock uncertainty           -0.132    13.087    
    SLICE_X55Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.674    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 2.516ns (30.633%)  route 5.697ns (69.367%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 12.743 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.640    -0.972    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X40Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/Q
                         net (fo=4, routed)           0.981     0.465    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_count_OBUF[2]
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.589 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     0.589    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.139 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.139    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.262    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.533 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_2/CO[0]
                         net (fo=5, routed)           0.941     2.474    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CO[0]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.373     2.847 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.472     3.320    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/ram0_rd_valid
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.444 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_i_1/O
                         net (fo=26, routed)          1.612     5.056    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/rd_en_IBUF
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.150     5.206 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=10, routed)          0.902     6.108    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.354     6.462 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.780     7.242    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.531    12.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X55Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                         clock pessimism              0.476    13.219    
                         clock uncertainty           -0.132    13.087    
    SLICE_X55Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.674    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 2.516ns (30.856%)  route 5.638ns (69.144%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 12.744 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.640    -0.972    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X40Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]/Q
                         net (fo=4, routed)           0.981     0.465    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_count_OBUF[2]
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.124     0.589 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     0.589    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_21_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.139 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.139    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_6_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.253 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.262    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.533 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/valid_OBUF_inst_i_2/CO[0]
                         net (fo=5, routed)           0.941     2.474    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CO[0]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.373     2.847 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.472     3.320    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/ram0_rd_valid
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.444 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD_i_1/O
                         net (fo=26, routed)          1.612     5.056    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/rd_en_IBUF
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.150     5.206 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/U_FIFO_i_1/O
                         net (fo=10, routed)          0.902     6.108    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.354     6.462 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.720     7.182    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]_0[0]
    SLICE_X55Y66         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.532    12.744    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X55Y66         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                         clock pessimism              0.476    13.220    
                         clock uncertainty           -0.132    13.088    
    SLICE_X55Y66         FDRE (Setup_fdre_C_CE)      -0.413    12.675    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  5.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.547%)  route 0.213ns (62.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.548    -0.631    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y67         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.503 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=4, routed)           0.213    -0.290    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[5]
    SLICE_X48Y66         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.819    -0.866    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X48Y66         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                         clock pessimism              0.502    -0.364    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.017    -0.347    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.992%)  route 0.159ns (53.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.568    -0.611    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y78         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/Q
                         net (fo=3, routed)           0.159    -0.311    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X3Y30         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.874    -0.810    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.557    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.374    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.069%)  route 0.299ns (67.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.547    -0.632    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X35Y74         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[11]/Q
                         net (fo=1, routed)           0.299    -0.192    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X2Y32         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.860    -0.824    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.552    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.296    -0.256    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.681%)  route 0.161ns (53.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.568    -0.611    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y77         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=3, routed)           0.161    -0.309    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X3Y30         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.874    -0.810    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.557    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.374    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.825%)  route 0.307ns (65.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.548    -0.631    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X38Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[9]/Q
                         net (fo=1, routed)           0.307    -0.160    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X2Y32         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.860    -0.824    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.552    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296    -0.256    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.544    -0.635    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y78         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.494 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.441    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[3]
    SLICE_X50Y78         LUT6 (Prop_lut6_I0_O)        0.045    -0.396 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1/O
                         net (fo=1, routed)           0.000    -0.396    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
    SLICE_X50Y78         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.810    -0.875    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y78         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.253    -0.622    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.121    -0.501    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.362%)  route 0.339ns (70.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.549    -0.630    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X37Y70         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[2]/Q
                         net (fo=1, routed)           0.339    -0.149    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X2Y32         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.860    -0.824    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.552    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.296    -0.256    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.547    -0.632    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y72         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.435    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X49Y72         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.813    -0.872    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y72         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.240    -0.632    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.078    -0.554    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.550    -0.629    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y80         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.432    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X37Y80         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.816    -0.869    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y80         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.076    -0.553    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.420%)  route 0.217ns (60.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.568    -0.611    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y77         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=3, routed)           0.217    -0.253    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X3Y30         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.874    -0.810    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.557    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.374    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_baseDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X3Y26     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB18_X3Y30     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB18_X2Y32     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB36_X2Y15     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         14.286      12.131     BUFGCTRL_X0Y0    baseDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         14.286      13.286     SLICE_X46Y80     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         14.286      13.286     SLICE_X46Y80     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         14.286      13.286     SLICE_X48Y75     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/FSM_onehot_handshake_state_r_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X48Y75     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/FSM_onehot_handshake_state_r_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y0  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X46Y69     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X46Y69     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X50Y81     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X50Y81     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X50Y81     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X50Y81     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y82     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y82     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y82     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y82     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X46Y69     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X46Y69     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X50Y81     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X50Y81     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X50Y81     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X50Y81     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y82     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y82     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y82     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.143       6.163      SLICE_X38Y82     baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_baseDesign_clk_wiz_0_0
  To Clock:  clkfbout_baseDesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_baseDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    baseDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_baseDesign_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :          202  Failing Endpoints,  Worst Slack       -5.334ns,  Total Violation     -821.227ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.334ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        9.694ns  (logic 1.628ns (16.794%)  route 8.066ns (83.206%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 32.656 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 27.601 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.641    27.601    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.518    28.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/Q
                         net (fo=2, routed)           4.777    32.896    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[1]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.020 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6/O
                         net (fo=1, routed)           0.000    33.020    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.553 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.553    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.670    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.796    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.015 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1/O[0]
                         net (fo=10, routed)          3.280    37.295    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1_n_7
    SLICE_X46Y57         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.477    32.656    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X46Y57         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_1/C
                         clock pessimism              0.000    32.656    
                         clock uncertainty           -0.493    32.162    
    SLICE_X46Y57         FDCE (Setup_fdce_C_D)       -0.202    31.960    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_1
  -------------------------------------------------------------------
                         required time                         31.960    
                         arrival time                         -37.295    
  -------------------------------------------------------------------
                         slack                                 -5.334    

Slack (VIOLATED) :        -5.312ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        9.647ns  (logic 1.732ns (17.953%)  route 7.915ns (82.047%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        3.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 32.643 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 27.601 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.641    27.601    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.518    28.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/Q
                         net (fo=2, routed)           4.777    32.896    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[1]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.020 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6/O
                         net (fo=1, routed)           0.000    33.020    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.553 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.553    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.670    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.796    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1/O[1]
                         net (fo=10, routed)          3.129    37.248    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1_n_6
    SLICE_X46Y77         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.464    32.643    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X46Y77         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_3/C
                         clock pessimism              0.000    32.643    
                         clock uncertainty           -0.493    32.149    
    SLICE_X46Y77         FDCE (Setup_fdce_C_D)       -0.213    31.936    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_3
  -------------------------------------------------------------------
                         required time                         31.936    
                         arrival time                         -37.248    
  -------------------------------------------------------------------
                         slack                                 -5.312    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        9.632ns  (logic 1.732ns (17.982%)  route 7.900ns (82.018%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        3.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 32.643 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 27.601 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.641    27.601    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.518    28.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/Q
                         net (fo=2, routed)           4.777    32.896    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[1]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.020 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6/O
                         net (fo=1, routed)           0.000    33.020    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.553 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.553    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.670    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.796    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1/O[1]
                         net (fo=10, routed)          3.114    37.233    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1_n_6
    SLICE_X46Y77         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.464    32.643    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X46Y77         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_7/C
                         clock pessimism              0.000    32.643    
                         clock uncertainty           -0.493    32.149    
    SLICE_X46Y77         FDCE (Setup_fdce_C_D)       -0.210    31.939    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_7
  -------------------------------------------------------------------
                         required time                         31.939    
                         arrival time                         -37.233    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.260ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        9.558ns  (logic 1.628ns (17.033%)  route 7.930ns (82.967%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        3.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 32.644 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 27.601 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.641    27.601    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.518    28.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/Q
                         net (fo=2, routed)           4.777    32.896    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[1]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.020 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6/O
                         net (fo=1, routed)           0.000    33.020    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.553 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.553    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.670    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.796    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.015 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1/O[0]
                         net (fo=10, routed)          3.144    37.159    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1_n_7
    SLICE_X39Y72         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.465    32.644    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X39Y72         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]/C
                         clock pessimism              0.000    32.644    
                         clock uncertainty           -0.493    32.150    
    SLICE_X39Y72         FDCE (Setup_fdce_C_D)       -0.252    31.898    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]
  -------------------------------------------------------------------
                         required time                         31.898    
                         arrival time                         -37.159    
  -------------------------------------------------------------------
                         slack                                 -5.260    

Slack (VIOLATED) :        -5.231ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        9.529ns  (logic 1.628ns (17.084%)  route 7.901ns (82.916%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 32.645 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 27.601 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.641    27.601    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.518    28.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/Q
                         net (fo=2, routed)           4.777    32.896    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[1]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.020 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6/O
                         net (fo=1, routed)           0.000    33.020    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.553 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.553    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.670    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.796    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.015 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1/O[0]
                         net (fo=10, routed)          3.115    37.130    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1_n_7
    SLICE_X35Y77         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.466    32.645    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X35Y77         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_5/C
                         clock pessimism              0.000    32.645    
                         clock uncertainty           -0.493    32.151    
    SLICE_X35Y77         FDCE (Setup_fdce_C_D)       -0.252    31.899    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_5
  -------------------------------------------------------------------
                         required time                         31.899    
                         arrival time                         -37.130    
  -------------------------------------------------------------------
                         slack                                 -5.231    

Slack (VIOLATED) :        -5.226ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        9.572ns  (logic 1.628ns (17.007%)  route 7.944ns (82.993%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        3.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 32.643 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 27.601 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.641    27.601    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.518    28.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/Q
                         net (fo=2, routed)           4.777    32.896    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[1]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.020 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6/O
                         net (fo=1, routed)           0.000    33.020    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.553 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.553    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.670    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.796    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.015 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1/O[0]
                         net (fo=10, routed)          3.158    37.173    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1_n_7
    SLICE_X38Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.464    32.643    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X38Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica/C
                         clock pessimism              0.000    32.643    
                         clock uncertainty           -0.493    32.149    
    SLICE_X38Y73         FDCE (Setup_fdce_C_D)       -0.202    31.947    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica
  -------------------------------------------------------------------
                         required time                         31.947    
                         arrival time                         -37.173    
  -------------------------------------------------------------------
                         slack                                 -5.226    

Slack (VIOLATED) :        -5.206ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        9.491ns  (logic 1.732ns (18.249%)  route 7.759ns (81.751%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        3.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 32.642 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 27.601 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.641    27.601    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.518    28.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/Q
                         net (fo=2, routed)           4.777    32.896    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[1]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.020 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6/O
                         net (fo=1, routed)           0.000    33.020    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.553 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.553    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.670    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.796    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1/O[1]
                         net (fo=10, routed)          2.973    37.092    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1_n_6
    SLICE_X48Y77         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.463    32.642    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X48Y77         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_1/C
                         clock pessimism              0.000    32.642    
                         clock uncertainty           -0.493    32.148    
    SLICE_X48Y77         FDCE (Setup_fdce_C_D)       -0.263    31.885    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_1
  -------------------------------------------------------------------
                         required time                         31.885    
                         arrival time                         -37.092    
  -------------------------------------------------------------------
                         slack                                 -5.206    

Slack (VIOLATED) :        -5.155ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        9.500ns  (logic 1.732ns (18.231%)  route 7.768ns (81.769%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        3.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 32.653 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 27.601 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.641    27.601    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.518    28.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/Q
                         net (fo=2, routed)           4.777    32.896    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[1]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.020 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6/O
                         net (fo=1, routed)           0.000    33.020    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.553 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.553    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.670    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.796    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1/O[1]
                         net (fo=10, routed)          2.982    37.101    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1_n_6
    SLICE_X42Y63         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.474    32.653    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X42Y63         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_2/C
                         clock pessimism              0.000    32.653    
                         clock uncertainty           -0.493    32.159    
    SLICE_X42Y63         FDCE (Setup_fdce_C_D)       -0.213    31.946    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_2
  -------------------------------------------------------------------
                         required time                         31.946    
                         arrival time                         -37.101    
  -------------------------------------------------------------------
                         slack                                 -5.155    

Slack (VIOLATED) :        -5.143ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[14]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        9.458ns  (logic 1.648ns (17.425%)  route 7.810ns (82.575%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        3.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 32.644 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 27.601 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.641    27.601    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.518    28.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/Q
                         net (fo=2, routed)           4.777    32.896    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[1]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.020 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6/O
                         net (fo=1, routed)           0.000    33.020    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.553 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.553    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.670    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.796    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.035 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1/O[2]
                         net (fo=2, routed)           3.024    37.059    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_i_1_n_5
    SLICE_X41Y72         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[14]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.465    32.644    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X41Y72         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[14]_replica/C
                         clock pessimism              0.000    32.644    
                         clock uncertainty           -0.493    32.150    
    SLICE_X41Y72         FDCE (Setup_fdce_C_D)       -0.235    31.915    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[14]_replica
  -------------------------------------------------------------------
                         required time                         31.915    
                         arrival time                         -37.059    
  -------------------------------------------------------------------
                         slack                                 -5.143    

Slack (VIOLATED) :        -5.143ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[11]_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        9.420ns  (logic 1.607ns (17.060%)  route 7.813ns (82.940%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        3.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 32.635 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.971ns = ( 27.601 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.641    27.601    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.518    28.119 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[1]/Q
                         net (fo=2, routed)           4.777    32.896    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[1]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.020 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6/O
                         net (fo=1, routed)           0.000    33.020    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_6_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.553 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.553    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.670    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.985 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1/O[3]
                         net (fo=9, routed)           3.036    37.021    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1_n_4
    SLICE_X51Y68         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[11]_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.456    32.635    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X51Y68         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[11]_replica_7/C
                         clock pessimism              0.000    32.635    
                         clock uncertainty           -0.493    32.141    
    SLICE_X51Y68         FDCE (Setup_fdce_C_D)       -0.264    31.877    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[11]_replica_7
  -------------------------------------------------------------------
                         required time                         31.877    
                         arrival time                         -37.021    
  -------------------------------------------------------------------
                         slack                                 -5.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.709ns (13.627%)  route 4.494ns (86.373%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        4.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.418    -1.186 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/Q
                         net (fo=2, routed)           2.606     1.420    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[2]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.100     1.520 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_5/O
                         net (fo=1, routed)           0.000     1.520    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191     1.711 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/O[2]
                         net (fo=9, routed)           1.888     3.599    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_5
    SLICE_X42Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.637     2.931    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X42Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica/C
                         clock pessimism              0.000     2.931    
                         clock uncertainty            0.493     3.424    
    SLICE_X42Y71         FDCE (Hold_fdce_C_D)         0.090     3.514    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 0.709ns (13.621%)  route 4.496ns (86.379%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        4.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.418    -1.186 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/Q
                         net (fo=2, routed)           2.606     1.420    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[2]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.100     1.520 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_5/O
                         net (fo=1, routed)           0.000     1.520    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191     1.711 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/O[2]
                         net (fo=9, routed)           1.890     3.601    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_5
    SLICE_X38Y72         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.635     2.929    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X38Y72         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]/C
                         clock pessimism              0.000     2.929    
                         clock uncertainty            0.493     3.422    
    SLICE_X38Y72         FDCE (Hold_fdce_C_D)         0.088     3.510    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.510    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.709ns (13.602%)  route 4.503ns (86.398%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        4.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.418    -1.186 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/Q
                         net (fo=2, routed)           2.606     1.420    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[2]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.100     1.520 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_5/O
                         net (fo=1, routed)           0.000     1.520    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191     1.711 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/O[2]
                         net (fo=9, routed)           1.897     3.608    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_5
    SLICE_X45Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.637     2.931    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X45Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_5/C
                         clock pessimism              0.000     2.931    
                         clock uncertainty            0.493     3.424    
    SLICE_X45Y78         FDCE (Hold_fdce_C_D)         0.054     3.478    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_5
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 0.709ns (13.664%)  route 4.480ns (86.336%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        4.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.418    -1.186 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/Q
                         net (fo=2, routed)           2.606     1.420    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[2]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.100     1.520 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_5/O
                         net (fo=1, routed)           0.000     1.520    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191     1.711 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/O[2]
                         net (fo=9, routed)           1.874     3.585    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_5
    SLICE_X47Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.637     2.931    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X47Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_6/C
                         clock pessimism              0.000     2.931    
                         clock uncertainty            0.493     3.424    
    SLICE_X47Y78         FDCE (Hold_fdce_C_D)         0.027     3.451    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_6
  -------------------------------------------------------------------
                         required time                         -3.451    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.128ns (5.175%)  route 2.346ns (94.825%))
  Logic Levels:           0  
  Clock Path Skew:        1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.546    -0.633    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X43Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.128    -0.505 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[7]/Q
                         net (fo=2, routed)           2.346     1.841    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[7]
    SLICE_X43Y72         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.811     1.177    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X43Y72         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[7]/C
                         clock pessimism              0.000     1.177    
                         clock uncertainty            0.493     1.670    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.017     1.687    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.709ns (13.542%)  route 4.526ns (86.458%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        4.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.418    -1.186 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/Q
                         net (fo=2, routed)           2.606     1.420    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[2]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.100     1.520 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_5/O
                         net (fo=1, routed)           0.000     1.520    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191     1.711 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/O[2]
                         net (fo=9, routed)           1.920     3.631    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_5
    SLICE_X40Y69         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639     2.933    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X40Y69         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_1/C
                         clock pessimism              0.000     2.933    
                         clock uncertainty            0.493     3.426    
    SLICE_X40Y69         FDCE (Hold_fdce_C_D)         0.050     3.476    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_1
  -------------------------------------------------------------------
                         required time                         -3.476    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.017ns (19.223%)  route 4.273ns (80.777%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.467    -1.607    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X43Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.337    -1.270 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[5]/Q
                         net (fo=2, routed)           2.369     1.099    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[5]
    SLICE_X36Y73         LUT3 (Prop_lut3_I2_O)        0.240     1.339 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[4]_i_4/O
                         net (fo=1, routed)           0.000     1.339    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[4]_i_4_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.440     1.779 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1/O[2]
                         net (fo=9, routed)           1.904     3.683    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_i_1_n_5
    SLICE_X38Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.638     2.932    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X38Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]_replica/C
                         clock pessimism              0.000     2.932    
                         clock uncertainty            0.493     3.425    
    SLICE_X38Y71         FDCE (Hold_fdce_C_D)         0.101     3.526    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 0.709ns (13.358%)  route 4.599ns (86.642%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        4.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X36Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.418    -1.186 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[2]/Q
                         net (fo=2, routed)           2.606     1.420    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[2]
    SLICE_X36Y72         LUT3 (Prop_lut3_I2_O)        0.100     1.520 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_5/O
                         net (fo=1, routed)           0.000     1.520    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[0]_i_5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191     1.711 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2/O[2]
                         net (fo=9, routed)           1.993     3.704    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_i_2_n_5
    SLICE_X42Y70         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.638     2.932    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X42Y70         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_4/C
                         clock pessimism              0.000     2.932    
                         clock uncertainty            0.493     3.425    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.101     3.526    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_4
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[9]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.643ns (12.276%)  route 4.595ns (87.724%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        4.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    -1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.463    -1.611    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X49Y74         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDCE (Prop_fdce_C_Q)         0.367    -1.244 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[9]/Q
                         net (fo=2, routed)           2.777     1.533    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[9]
    SLICE_X36Y74         LUT3 (Prop_lut3_I2_O)        0.100     1.633 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[8]_i_4/O
                         net (fo=1, routed)           0.000     1.633    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[8]_i_4_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176     1.809 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1/O[1]
                         net (fo=9, routed)           1.818     3.627    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1_n_6
    SLICE_X37Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.638     2.932    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X37Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[9]_replica/C
                         clock pessimism              0.000     2.932    
                         clock uncertainty            0.493     3.425    
    SLICE_X37Y78         FDCE (Hold_fdce_C_D)         0.024     3.449    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[10]_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.658ns (12.559%)  route 4.581ns (87.441%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        4.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.467    -1.607    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk
    SLICE_X37Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.367    -1.240 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r_reg[10]/Q
                         net (fo=2, routed)           2.301     1.061    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/start_addr_r[10]
    SLICE_X36Y74         LUT3 (Prop_lut3_I2_O)        0.100     1.161 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[8]_i_3/O
                         net (fo=1, routed)           0.000     1.161    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r[8]_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191     1.352 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1/O[2]
                         net (fo=9, routed)           2.280     3.632    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_i_1_n_5
    SLICE_X47Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[10]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.637     2.931    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X47Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[10]_replica_6/C
                         clock pessimism              0.000     2.931    
                         clock uncertainty            0.493     3.424    
    SLICE_X47Y78         FDCE (Hold_fdce_C_D)         0.028     3.452    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[10]_replica_6
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_baseDesign_clk_wiz_0_0

Setup :           27  Failing Endpoints,  Worst Slack       -5.468ns,  Total Violation     -134.713ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.468ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@71.429ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.898ns  (logic 0.704ns (37.094%)  route 1.194ns (62.906%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 69.825 - 71.429 ) 
    Source Clock Delay      (SCD):    2.932ns = ( 72.932 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    71.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.638    72.932    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X40Y70         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    73.388 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[7]/Q
                         net (fo=3, routed)           0.433    73.821    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_size[7]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    73.945 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_2_comp_1/O
                         net (fo=1, routed)           0.761    74.706    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_2_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.124    74.830 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    74.830    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[7]
    SLICE_X41Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     71.429    71.429 r  
    Y9                                                0.000    71.429 r  sys_clock (IN)
                         net (fo=0)                   0.000    71.429    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    72.848 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.010    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    66.573 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    68.264    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    68.355 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    69.825    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X41Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[7]/C
                         clock pessimism              0.000    69.825    
                         clock uncertainty           -0.493    69.331    
    SLICE_X41Y71         FDCE (Setup_fdce_C_D)        0.031    69.362    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         69.362    
                         arrival time                         -74.830    
  -------------------------------------------------------------------
                         slack                                 -5.468    

Slack (VIOLATED) :        -5.360ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@71.429ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.791ns  (logic 0.704ns (39.301%)  route 1.087ns (60.699%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 69.822 - 71.429 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 72.928 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    71.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.634    72.928    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X33Y73         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.456    73.384 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[8]/Q
                         net (fo=1, routed)           0.295    73.679    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_start_addr[8]
    SLICE_X35Y73         LUT6 (Prop_lut6_I2_O)        0.124    73.803 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_3/O
                         net (fo=1, routed)           0.792    74.595    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_3_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124    74.719 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_1_comp/O
                         net (fo=1, routed)           0.000    74.719    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[8]
    SLICE_X39Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     71.429    71.429 r  
    Y9                                                0.000    71.429 r  sys_clock (IN)
                         net (fo=0)                   0.000    71.429    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    72.848 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.010    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    66.573 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    68.264    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    68.355 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.467    69.822    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X39Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[8]/C
                         clock pessimism              0.000    69.822    
                         clock uncertainty           -0.493    69.328    
    SLICE_X39Y73         FDCE (Setup_fdce_C_D)        0.031    69.359    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         69.359    
                         arrival time                         -74.719    
  -------------------------------------------------------------------
                         slack                                 -5.360    

Slack (VIOLATED) :        -5.295ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@71.429ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.726ns  (logic 0.704ns (40.789%)  route 1.022ns (59.211%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 69.822 - 71.429 ) 
    Source Clock Delay      (SCD):    2.929ns = ( 72.929 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    71.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.635    72.929    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X37Y72         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.456    73.385 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[12]/Q
                         net (fo=3, routed)           0.456    73.841    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_size[12]
    SLICE_X38Y73         LUT6 (Prop_lut6_I5_O)        0.124    73.965 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[12]_i_2_comp_1/O
                         net (fo=1, routed)           0.566    74.531    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[12]_i_2_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.124    74.655 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[12]_i_1_comp/O
                         net (fo=1, routed)           0.000    74.655    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[12]
    SLICE_X37Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     71.429    71.429 r  
    Y9                                                0.000    71.429 r  sys_clock (IN)
                         net (fo=0)                   0.000    71.429    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    72.848 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.010    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    66.573 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    68.264    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    68.355 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.467    69.822    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X37Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[12]/C
                         clock pessimism              0.000    69.822    
                         clock uncertainty           -0.493    69.328    
    SLICE_X37Y73         FDCE (Setup_fdce_C_D)        0.032    69.360    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         69.360    
                         arrival time                         -74.655    
  -------------------------------------------------------------------
                         slack                                 -5.295    

Slack (VIOLATED) :        -5.269ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@71.429ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.702ns  (logic 0.704ns (41.372%)  route 0.998ns (58.628%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 69.821 - 71.429 ) 
    Source Clock Delay      (SCD):    2.924ns = ( 72.924 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    71.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.630    72.924    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X48Y74         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456    73.380 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[0]/Q
                         net (fo=2, routed)           0.702    74.082    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_size[0]
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124    74.206 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3/O
                         net (fo=1, routed)           0.295    74.502    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I3_O)        0.124    74.626 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_1/O
                         net (fo=1, routed)           0.000    74.626    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[0]
    SLICE_X47Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     71.429    71.429 r  
    Y9                                                0.000    71.429 r  sys_clock (IN)
                         net (fo=0)                   0.000    71.429    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    72.848 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.010    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    66.573 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    68.264    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    68.355 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.466    69.821    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X47Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[0]/C
                         clock pessimism              0.000    69.821    
                         clock uncertainty           -0.493    69.327    
    SLICE_X47Y73         FDCE (Setup_fdce_C_D)        0.029    69.356    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         69.356    
                         arrival time                         -74.626    
  -------------------------------------------------------------------
                         slack                                 -5.269    

Slack (VIOLATED) :        -5.248ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@71.429ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.675ns  (logic 0.704ns (42.033%)  route 0.971ns (57.967%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 69.825 - 71.429 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 72.933 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    71.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639    72.933    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X39Y70         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456    73.389 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[6]/Q
                         net (fo=3, routed)           0.570    73.959    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_size[6]
    SLICE_X39Y72         LUT6 (Prop_lut6_I5_O)        0.124    74.083 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[6]_i_2_comp_1/O
                         net (fo=1, routed)           0.401    74.484    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[6]_i_2_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.124    74.608 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    74.608    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[6]
    SLICE_X39Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     71.429    71.429 r  
    Y9                                                0.000    71.429 r  sys_clock (IN)
                         net (fo=0)                   0.000    71.429    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    72.848 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.010    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    66.573 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    68.264    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    68.355 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    69.825    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X39Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[6]/C
                         clock pessimism              0.000    69.825    
                         clock uncertainty           -0.493    69.331    
    SLICE_X39Y71         FDCE (Setup_fdce_C_D)        0.029    69.360    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         69.360    
                         arrival time                         -74.608    
  -------------------------------------------------------------------
                         slack                                 -5.248    

Slack (VIOLATED) :        -5.234ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@71.429ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.663ns  (logic 0.704ns (42.321%)  route 0.959ns (57.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 69.825 - 71.429 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 72.933 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    71.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639    72.933    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X39Y70         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456    73.389 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[14]/Q
                         net (fo=3, routed)           0.310    73.699    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_size[14]
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.124    73.823 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[14]_i_4_comp_1/O
                         net (fo=1, routed)           0.649    74.472    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[14]_i_4_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.124    74.596 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[14]_i_1_comp/O
                         net (fo=1, routed)           0.000    74.596    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[14]
    SLICE_X39Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     71.429    71.429 r  
    Y9                                                0.000    71.429 r  sys_clock (IN)
                         net (fo=0)                   0.000    71.429    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    72.848 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.010    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    66.573 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    68.264    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    68.355 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    69.825    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X39Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[14]/C
                         clock pessimism              0.000    69.825    
                         clock uncertainty           -0.493    69.331    
    SLICE_X39Y71         FDCE (Setup_fdce_C_D)        0.031    69.362    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         69.362    
                         arrival time                         -74.596    
  -------------------------------------------------------------------
                         slack                                 -5.234    

Slack (VIOLATED) :        -5.233ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@71.429ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.662ns  (logic 0.704ns (42.349%)  route 0.958ns (57.651%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 69.822 - 71.429 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 72.928 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    71.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.634    72.928    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X43Y72         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456    73.384 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[10]/Q
                         net (fo=3, routed)           0.325    73.709    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_size[10]
    SLICE_X39Y72         LUT3 (Prop_lut3_I2_O)        0.124    73.833 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_2_comp/O
                         net (fo=1, routed)           0.633    74.466    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_2_n_0_repN
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.124    74.590 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_1_comp/O
                         net (fo=1, routed)           0.000    74.590    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[10]
    SLICE_X39Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     71.429    71.429 r  
    Y9                                                0.000    71.429 r  sys_clock (IN)
                         net (fo=0)                   0.000    71.429    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    72.848 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.010    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    66.573 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    68.264    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    68.355 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.467    69.822    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X39Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[10]/C
                         clock pessimism              0.000    69.822    
                         clock uncertainty           -0.493    69.328    
    SLICE_X39Y73         FDCE (Setup_fdce_C_D)        0.029    69.357    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         69.357    
                         arrival time                         -74.590    
  -------------------------------------------------------------------
                         slack                                 -5.233    

Slack (VIOLATED) :        -5.228ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@71.429ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.661ns  (logic 0.766ns (46.106%)  route 0.895ns (53.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 69.821 - 71.429 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 72.926 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    71.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.632    72.926    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X36Y74         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518    73.444 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[11]/Q
                         net (fo=3, routed)           0.462    73.906    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_size[11]
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.124    74.030 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_2_comp/O
                         net (fo=1, routed)           0.433    74.463    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_2_n_0_repN
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.124    74.587 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_1_comp/O
                         net (fo=1, routed)           0.000    74.587    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[11]
    SLICE_X35Y74         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     71.429    71.429 r  
    Y9                                                0.000    71.429 r  sys_clock (IN)
                         net (fo=0)                   0.000    71.429    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    72.848 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.010    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    66.573 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    68.264    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    68.355 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.466    69.821    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X35Y74         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[11]/C
                         clock pessimism              0.000    69.821    
                         clock uncertainty           -0.493    69.327    
    SLICE_X35Y74         FDCE (Setup_fdce_C_D)        0.032    69.359    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         69.359    
                         arrival time                         -74.587    
  -------------------------------------------------------------------
                         slack                                 -5.228    

Slack (VIOLATED) :        -5.210ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@71.429ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.638ns  (logic 0.704ns (42.988%)  route 0.934ns (57.012%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 69.826 - 71.429 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 72.934 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    71.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.640    72.934    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X39Y69         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456    73.390 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[4]/Q
                         net (fo=1, routed)           0.306    73.696    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_start_addr[4]
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.124    73.820 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_3/O
                         net (fo=1, routed)           0.627    74.448    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_3_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I4_O)        0.124    74.572 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    74.572    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[4]
    SLICE_X37Y70         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     71.429    71.429 r  
    Y9                                                0.000    71.429 r  sys_clock (IN)
                         net (fo=0)                   0.000    71.429    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    72.848 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.010    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    66.573 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    68.264    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    68.355 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.471    69.826    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X37Y70         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[4]/C
                         clock pessimism              0.000    69.826    
                         clock uncertainty           -0.493    69.332    
    SLICE_X37Y70         FDCE (Setup_fdce_C_D)        0.029    69.361    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         69.361    
                         arrival time                         -74.572    
  -------------------------------------------------------------------
                         slack                                 -5.210    

Slack (VIOLATED) :        -5.191ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@71.429ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.623ns  (logic 0.704ns (43.389%)  route 0.919ns (56.611%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 69.822 - 71.429 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 72.928 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    71.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.634    72.928    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X40Y77         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456    73.384 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[13]/Q
                         net (fo=1, routed)           0.292    73.676    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_start_addr[13]
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124    73.800 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_3/O
                         net (fo=1, routed)           0.627    74.427    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_3_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124    74.551 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_1_comp/O
                         net (fo=1, routed)           0.000    74.551    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[13]
    SLICE_X39Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     71.429    71.429 r  
    Y9                                                0.000    71.429 r  sys_clock (IN)
                         net (fo=0)                   0.000    71.429    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    72.848 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.010    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    66.573 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    68.264    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    68.355 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.467    69.822    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X39Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[13]/C
                         clock pessimism              0.000    69.822    
                         clock uncertainty           -0.493    69.328    
    SLICE_X39Y73         FDCE (Setup_fdce_C_D)        0.031    69.359    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         69.359    
                         arrival time                         -74.551    
  -------------------------------------------------------------------
                         slack                                 -5.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.724%)  route 0.121ns (46.276%))
  Logic Levels:           0  
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.568     0.904    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y80         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.121     1.166    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X56Y80         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.839    -0.846    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y80         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -0.846    
                         clock uncertainty            0.493    -0.353    
    SLICE_X56Y80         FDRE (Hold_fdre_C_D)         0.046    -0.307    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.605%)  route 0.096ns (31.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.544     0.880    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X38Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.164     1.044 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_replica/Q
                         net (fo=5, routed)           0.096     1.139    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/dram_rd_addr_OBUF[8]_repN_alias
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.184 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.184    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[8]
    SLICE_X39Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.811    -0.874    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X39Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[8]/C
                         clock pessimism              0.000    -0.874    
                         clock uncertainty            0.493    -0.381    
    SLICE_X39Y73         FDCE (Hold_fdce_C_D)         0.092    -0.289    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.369%)  route 0.155ns (42.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X34Y77         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[15]/Q
                         net (fo=2, routed)           0.155     1.203    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_size[15]
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.045     1.248 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[15]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.248    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[15]
    SLICE_X34Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.815    -0.870    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X34Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[15]/C
                         clock pessimism              0.000    -0.870    
                         clock uncertainty            0.493    -0.377    
    SLICE_X34Y78         FDCE (Hold_fdce_C_D)         0.120    -0.257    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.511ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.710%)  route 0.135ns (39.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.546     0.882    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X42Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     1.046 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[14]/Q
                         net (fo=33, routed)          0.135     1.181    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_addr[14]
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.226 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[14]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.226    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[14]
    SLICE_X39Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.814    -0.871    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X39Y71         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[14]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.493    -0.378    
    SLICE_X39Y71         FDCE (Hold_fdce_C_D)         0.092    -0.286    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.516ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.996%)  route 0.166ns (54.004%))
  Logic Levels:           0  
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.568     0.904    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y80         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.166     1.210    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X56Y80         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.839    -0.846    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y80         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -0.846    
                         clock uncertainty            0.493    -0.353    
    SLICE_X56Y80         FDRE (Hold_fdre_C_D)         0.047    -0.306    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.923%)  route 0.173ns (55.076%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.570     0.906    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y81         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.173     1.219    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X56Y81         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.840    -0.845    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y81         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000    -0.845    
                         clock uncertainty            0.493    -0.352    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.046    -0.306    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.544     0.880    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X38Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.164     1.044 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[10]_replica/Q
                         net (fo=5, routed)           0.147     1.191    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/dram_rd_addr_OBUF[10]_repN_alias
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.236 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.236    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[10]
    SLICE_X39Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.811    -0.874    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X39Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[10]/C
                         clock pessimism              0.000    -0.874    
                         clock uncertainty            0.493    -0.381    
    SLICE_X39Y73         FDCE (Hold_fdce_C_D)         0.091    -0.290    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.529ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.592%)  route 0.190ns (57.408%))
  Logic Levels:           0  
  Clock Path Skew:        -1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.567     0.903    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y78         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.190     1.234    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X57Y80         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.839    -0.846    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y80         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -0.846    
                         clock uncertainty            0.493    -0.353    
    SLICE_X57Y80         FDRE (Hold_fdre_C_D)         0.057    -0.296    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.534ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_src_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.219%)  route 0.219ns (60.781%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.543     0.879    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg_0
    SLICE_X49Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDCE (Prop_fdce_C_Q)         0.141     1.020 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_reg/Q
                         net (fo=2, routed)           0.219     1.238    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg
    SLICE_X46Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_src_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.811    -0.874    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/CLK
    SLICE_X46Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_src_reg/C
                         clock pessimism              0.000    -0.874    
                         clock uncertainty            0.493    -0.381    
    SLICE_X46Y76         FDCE (Hold_fdce_C_D)         0.085    -0.296    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_src_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_baseDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.837%)  route 0.211ns (53.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.546     0.882    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X33Y73         FDRE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[3]/Q
                         net (fo=2, routed)           0.211     1.234    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/debug_dma_size[3]
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.279 r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.279    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/D[3]
    SLICE_X32Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.812    -0.873    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/clk2
    SLICE_X32Y73         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[3]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.493    -0.380    
    SLICE_X32Y73         FDCE (Hold_fdce_C_D)         0.120    -0.260    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  1.538    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]_replica_3/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.580ns (13.237%)  route 3.802ns (86.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639     2.933    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.324     3.713    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.837 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         3.478     7.315    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X33Y52         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.480    12.659    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X33Y52         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]_replica_3/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]_replica_3
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.580ns (13.901%)  route 3.592ns (86.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639     2.933    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.324     3.713    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.837 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         3.268     7.105    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X45Y52         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.479    12.658    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X45Y52         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]_replica_1/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X45Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.580ns (14.047%)  route 3.549ns (85.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639     2.933    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.324     3.713    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.837 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         3.225     7.062    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X48Y55         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.477    12.656    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X48Y55         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_2/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X48Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.326    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_replica_4/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.580ns (14.643%)  route 3.381ns (85.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639     2.933    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.324     3.713    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.837 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         3.057     6.894    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X52Y59         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.464    12.643    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X52Y59         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_replica_4/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X52Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.213    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_replica_4
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_replica_4/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.580ns (14.643%)  route 3.381ns (85.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639     2.933    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.324     3.713    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.837 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         3.057     6.894    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X52Y59         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.464    12.643    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X52Y59         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_replica_4/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X52Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.213    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_replica_4
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.580ns (14.684%)  route 3.370ns (85.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639     2.933    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.324     3.713    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.837 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         3.046     6.883    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X32Y55         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.479    12.658    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X32Y55         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_1/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y55         FDCE (Recov_fdce_C_CLR)     -0.319    12.414    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.580ns (15.147%)  route 3.249ns (84.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639     2.933    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.324     3.713    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.837 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         2.925     6.762    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X46Y57         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.477    12.656    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X46Y57         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_1/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X46Y57         FDCE (Recov_fdce_C_CLR)     -0.319    12.412    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_1
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_4/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.580ns (15.755%)  route 3.101ns (84.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639     2.933    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.324     3.713    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.837 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         2.777     6.614    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X48Y59         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.475    12.654    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X48Y59         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_4/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X48Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.324    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_4
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_replica_2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.580ns (15.382%)  route 3.191ns (84.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639     2.933    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.324     3.713    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.837 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         2.866     6.704    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X36Y55         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.479    12.658    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X36Y55         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_replica_2/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y55         FDCE (Recov_fdce_C_CLR)     -0.319    12.414    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]_replica_1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.580ns (15.636%)  route 3.129ns (84.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639     2.933    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.324     3.713    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.837 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         2.805     6.642    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X36Y59         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.477    12.656    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X36Y59         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]_replica_1/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.319    12.412    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[11]_replica_1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.509%)  route 0.424ns (69.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.130     1.155    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         0.293     1.493    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X53Y78         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[11]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.808     1.174    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X53Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[11]_replica_1/C
                         clock pessimism             -0.035     1.139    
    SLICE_X53Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.047    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[11]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_5/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.509%)  route 0.424ns (69.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.130     1.155    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         0.293     1.493    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X53Y78         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.808     1.174    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X53Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_5/C
                         clock pessimism             -0.035     1.139    
    SLICE_X53Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.047    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_5
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_8/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.509%)  route 0.424ns (69.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.130     1.155    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         0.293     1.493    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X53Y78         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.808     1.174    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X53Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_8/C
                         clock pessimism             -0.035     1.139    
    SLICE_X53Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.047    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_8
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_replica_4/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.509%)  route 0.424ns (69.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.130     1.155    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         0.293     1.493    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rst
    SLICE_X53Y78         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.808     1.174    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk
    SLICE_X53Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_replica_4/C
                         clock pessimism             -0.035     1.139    
    SLICE_X53Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.047    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_replica_4
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.566%)  route 0.337ns (64.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.130     1.155    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         0.207     1.407    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/dram_rst
    SLICE_X46Y82         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.816     1.182    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/s00_axi_aclk
    SLICE_X46Y82         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[0]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X46Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.833    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.566%)  route 0.337ns (64.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.130     1.155    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         0.207     1.407    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/dram_rst
    SLICE_X46Y82         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.816     1.182    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/s00_axi_aclk
    SLICE_X46Y82         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[1]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X46Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.833    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.566%)  route 0.337ns (64.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.130     1.155    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         0.207     1.407    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/dram_rst
    SLICE_X46Y82         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.816     1.182    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/s00_axi_aclk
    SLICE_X46Y82         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[2]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X46Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.833    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.566%)  route 0.337ns (64.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.130     1.155    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         0.207     1.407    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/dram_rst
    SLICE_X46Y82         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.816     1.182    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/s00_axi_aclk
    SLICE_X46Y82         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[3]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X46Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.833    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.566%)  route 0.337ns (64.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.130     1.155    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         0.207     1.407    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/dram_rst
    SLICE_X47Y82         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.816     1.182    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/s00_axi_aclk
    SLICE_X47Y82         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[4]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X47Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.808    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.566%)  route 0.337ns (64.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.130     1.155    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1/O
                         net (fo=212, routed)         0.207     1.407    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/dram_rst
    SLICE_X47Y82         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.816     1.182    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/s00_axi_aclk
    SLICE_X47Y82         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[5]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X47Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.808    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.599    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_baseDesign_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            8  Failing Endpoints,  Worst Slack       -1.959ns,  Total Violation      -14.121ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.959ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        6.100ns  (logic 0.518ns (8.492%)  route 5.582ns (91.508%))
  Logic Levels:           0  
  Clock Path Skew:        3.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 32.641 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 27.602 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    27.602    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    28.120 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         5.582    33.702    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/user_rst_IBUF
    SLICE_X49Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.462    32.641    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg_0
    SLICE_X49Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_reg/C
                         clock pessimism              0.000    32.641    
                         clock uncertainty           -0.493    32.147    
    SLICE_X49Y76         FDCE (Recov_fdce_C_CLR)     -0.405    31.742    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_reg
  -------------------------------------------------------------------
                         required time                         31.742    
                         arrival time                         -33.702    
  -------------------------------------------------------------------
                         slack                                 -1.959    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_dest_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        5.880ns  (logic 0.518ns (8.810%)  route 5.362ns (91.190%))
  Logic Levels:           0  
  Clock Path Skew:        3.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 32.642 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 27.602 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    27.602    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    28.120 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         5.362    33.481    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/user_rst_IBUF
    SLICE_X47Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_dest_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.463    32.642    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg_0
    SLICE_X47Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_dest_reg/C
                         clock pessimism              0.000    32.642    
                         clock uncertainty           -0.493    32.148    
    SLICE_X47Y76         FDCE (Recov_fdce_C_CLR)     -0.405    31.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_dest_reg
  -------------------------------------------------------------------
                         required time                         31.743    
                         arrival time                         -33.481    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_ff_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        5.880ns  (logic 0.518ns (8.810%)  route 5.362ns (91.190%))
  Logic Levels:           0  
  Clock Path Skew:        3.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 32.642 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 27.602 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    27.602    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    28.120 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         5.362    33.481    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/user_rst_IBUF
    SLICE_X47Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.463    32.642    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg_0
    SLICE_X47Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_ff_reg/C
                         clock pessimism              0.000    32.642    
                         clock uncertainty           -0.493    32.148    
    SLICE_X47Y76         FDCE (Recov_fdce_C_CLR)     -0.405    31.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_ff_reg
  -------------------------------------------------------------------
                         required time                         31.743    
                         arrival time                         -33.481    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        5.880ns  (logic 0.518ns (8.810%)  route 5.362ns (91.190%))
  Logic Levels:           0  
  Clock Path Skew:        3.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 32.642 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 27.602 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    27.602    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    28.120 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         5.362    33.481    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/user_rst_IBUF
    SLICE_X47Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.463    32.642    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg_0
    SLICE_X47Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg/C
                         clock pessimism              0.000    32.642    
                         clock uncertainty           -0.493    32.148    
    SLICE_X47Y76         FDCE (Recov_fdce_C_CLR)     -0.405    31.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg
  -------------------------------------------------------------------
                         required time                         31.743    
                         arrival time                         -33.481    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/got_it_tg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        5.880ns  (logic 0.518ns (8.810%)  route 5.362ns (91.190%))
  Logic Levels:           0  
  Clock Path Skew:        3.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 32.642 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 27.602 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    27.602    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    28.120 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         5.362    33.481    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/AR[0]
    SLICE_X47Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/got_it_tg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.463    32.642    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg_1
    SLICE_X47Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/got_it_tg_reg/C
                         clock pessimism              0.000    32.642    
                         clock uncertainty           -0.493    32.148    
    SLICE_X47Y76         FDCE (Recov_fdce_C_CLR)     -0.405    31.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/got_it_tg_reg
  -------------------------------------------------------------------
                         required time                         31.743    
                         arrival time                         -33.481    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        5.880ns  (logic 0.518ns (8.810%)  route 5.362ns (91.190%))
  Logic Levels:           0  
  Clock Path Skew:        3.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 32.642 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 27.602 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    27.602    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    28.120 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         5.362    33.481    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/AR[0]
    SLICE_X47Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.463    32.642    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg_1
    SLICE_X47Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/C
                         clock pessimism              0.000    32.642    
                         clock uncertainty           -0.493    32.148    
    SLICE_X47Y76         FDCE (Recov_fdce_C_CLR)     -0.405    31.743    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg
  -------------------------------------------------------------------
                         required time                         31.743    
                         arrival time                         -33.481    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_dest_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        5.876ns  (logic 0.518ns (8.815%)  route 5.358ns (91.185%))
  Logic Levels:           0  
  Clock Path Skew:        3.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 32.641 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 27.602 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    27.602    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    28.120 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         5.358    33.478    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/AR[0]
    SLICE_X48Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_dest_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.462    32.641    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg_1
    SLICE_X48Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_dest_reg/C
                         clock pessimism              0.000    32.641    
                         clock uncertainty           -0.493    32.147    
    SLICE_X48Y76         FDCE (Recov_fdce_C_CLR)     -0.405    31.742    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_dest_reg
  -------------------------------------------------------------------
                         required time                         31.742    
                         arrival time                         -33.478    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_fpga_0 rise@30.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@28.571ns)
  Data Path Delay:        5.876ns  (logic 0.518ns (8.815%)  route 5.358ns (91.185%))
  Logic Levels:           0  
  Clock Path Skew:        3.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 32.641 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 27.602 - 28.571 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     28.571    28.571 r  
    Y9                                                0.000    28.571 r  sys_clock (IN)
                         net (fo=0)                   0.000    28.571    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    30.062 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    31.347    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    24.004 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    25.859    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    25.960 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    27.602    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    28.120 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         5.358    33.478    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/AR[0]
    SLICE_X48Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    31.088    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    31.179 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.462    32.641    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg_1
    SLICE_X48Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg/C
                         clock pessimism              0.000    32.641    
                         clock uncertainty           -0.493    32.147    
    SLICE_X48Y76         FDCE (Recov_fdce_C_CLR)     -0.405    31.742    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg
  -------------------------------------------------------------------
                         required time                         31.742    
                         arrival time                         -33.478    
  -------------------------------------------------------------------
                         slack                                 -1.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_dest_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.418ns (8.201%)  route 4.679ns (91.799%))
  Logic Levels:           0  
  Clock Path Skew:        4.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.418    -1.186 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         4.679     3.493    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/AR[0]
    SLICE_X48Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_dest_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.632     2.926    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg_1
    SLICE_X48Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_dest_reg/C
                         clock pessimism              0.000     2.926    
                         clock uncertainty            0.493     3.419    
    SLICE_X48Y76         FDCE (Remov_fdce_C_CLR)     -0.208     3.211    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_dest_reg
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.418ns (8.201%)  route 4.679ns (91.799%))
  Logic Levels:           0  
  Clock Path Skew:        4.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.418    -1.186 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         4.679     3.493    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/AR[0]
    SLICE_X48Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.632     2.926    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg_1
    SLICE_X48Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg/C
                         clock pessimism              0.000     2.926    
                         clock uncertainty            0.493     3.419    
    SLICE_X48Y76         FDCE (Remov_fdce_C_CLR)     -0.208     3.211    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_dest_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.418ns (8.197%)  route 4.682ns (91.803%))
  Logic Levels:           0  
  Clock Path Skew:        4.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.418    -1.186 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         4.682     3.496    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/user_rst_IBUF
    SLICE_X47Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_dest_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.633     2.927    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg_0
    SLICE_X47Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_dest_reg/C
                         clock pessimism              0.000     2.927    
                         clock uncertainty            0.493     3.420    
    SLICE_X47Y76         FDCE (Remov_fdce_C_CLR)     -0.208     3.212    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_dest_reg
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_ff_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.418ns (8.197%)  route 4.682ns (91.803%))
  Logic Levels:           0  
  Clock Path Skew:        4.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.418    -1.186 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         4.682     3.496    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/user_rst_IBUF
    SLICE_X47Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.633     2.927    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg_0
    SLICE_X47Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_ff_reg/C
                         clock pessimism              0.000     2.927    
                         clock uncertainty            0.493     3.420    
    SLICE_X47Y76         FDCE (Remov_fdce_C_CLR)     -0.208     3.212    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_ff_reg
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.418ns (8.197%)  route 4.682ns (91.803%))
  Logic Levels:           0  
  Clock Path Skew:        4.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.418    -1.186 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         4.682     3.496    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/user_rst_IBUF
    SLICE_X47Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.633     2.927    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg_0
    SLICE_X47Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg/C
                         clock pessimism              0.000     2.927    
                         clock uncertainty            0.493     3.420    
    SLICE_X47Y76         FDCE (Remov_fdce_C_CLR)     -0.208     3.212    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/got_it_tg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.418ns (8.197%)  route 4.682ns (91.803%))
  Logic Levels:           0  
  Clock Path Skew:        4.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.418    -1.186 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         4.682     3.496    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/AR[0]
    SLICE_X47Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/got_it_tg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.633     2.927    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg_1
    SLICE_X47Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/got_it_tg_reg/C
                         clock pessimism              0.000     2.927    
                         clock uncertainty            0.493     3.420    
    SLICE_X47Y76         FDCE (Remov_fdce_C_CLR)     -0.208     3.212    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/got_it_tg_reg
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.418ns (8.197%)  route 4.682ns (91.803%))
  Logic Levels:           0  
  Clock Path Skew:        4.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.418    -1.186 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         4.682     3.496    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/AR[0]
    SLICE_X47Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.633     2.927    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_sync_reg_1
    SLICE_X47Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg/C
                         clock pessimism              0.000     2.927    
                         clock uncertainty            0.493     3.420    
    SLICE_X47Y76         FDCE (Remov_fdce_C_CLR)     -0.208     3.212    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_HANDSHAKE/take_it_tg_ff_reg
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.418ns (7.921%)  route 4.859ns (92.079%))
  Logic Levels:           0  
  Clock Path Skew:        4.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    -1.604    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.418    -1.186 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         4.859     3.673    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/user_rst_IBUF
    SLICE_X49Y76         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.632     2.926    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/take_it_tg_sync_reg_0
    SLICE_X49Y76         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_reg/C
                         clock pessimism              0.000     2.926    
                         clock uncertainty            0.493     3.419    
    SLICE_X49Y76         FDCE (Remov_fdce_C_CLR)     -0.208     3.211    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_HANDSHAKE/got_it_tg_reg
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_baseDesign_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -5.170ns,  Total Violation      -10.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.170ns  (required time - arrival time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg/PRE
                            (recovery check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@71.429ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.207ns  (logic 0.580ns (48.035%)  route 0.627ns (51.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 69.825 - 71.429 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 72.933 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    71.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639    72.933    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    73.389 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.285    73.674    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/peripheral_aresetn[0]_repN_alias
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    73.798 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1_replica/O
                         net (fo=3, routed)           0.342    74.140    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/s00_axi_aresetn_0_repN_alias
    SLICE_X46Y80         FDPE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     71.429    71.429 r  
    Y9                                                0.000    71.429 r  sys_clock (IN)
                         net (fo=0)                   0.000    71.429    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    72.848 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.010    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    66.573 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    68.264    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    68.355 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    69.825    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg/C
                         clock pessimism              0.000    69.825    
                         clock uncertainty           -0.493    69.331    
    SLICE_X46Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    68.970    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg
  -------------------------------------------------------------------
                         required time                         68.970    
                         arrival time                         -74.140    
  -------------------------------------------------------------------
                         slack                                 -5.170    

Slack (VIOLATED) :        -5.170ns  (required time - arrival time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/PRE
                            (recovery check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@71.429ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.207ns  (logic 0.580ns (48.035%)  route 0.627ns (51.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 69.825 - 71.429 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 72.933 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    71.193    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    71.294 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        1.639    72.933    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    73.389 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.285    73.674    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/peripheral_aresetn[0]_repN_alias
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    73.798 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1_replica/O
                         net (fo=3, routed)           0.342    74.140    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/s00_axi_aresetn_0_repN_alias
    SLICE_X46Y80         FDPE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     71.429    71.429 r  
    Y9                                                0.000    71.429 r  sys_clock (IN)
                         net (fo=0)                   0.000    71.429    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    72.848 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    74.010    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    66.573 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    68.264    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    68.355 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.470    69.825    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                         clock pessimism              0.000    69.825    
                         clock uncertainty           -0.493    69.331    
    SLICE_X46Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    68.970    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg
  -------------------------------------------------------------------
                         required time                         68.970    
                         arrival time                         -74.140    
  -------------------------------------------------------------------
                         slack                                 -5.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg/PRE
                            (removal check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.798%)  route 0.211ns (53.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.094     1.119    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/peripheral_aresetn[0]_repN_alias
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.164 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1_replica/O
                         net (fo=3, routed)           0.117     1.281    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/s00_axi_aresetn_0_repN_alias
    SLICE_X46Y80         FDPE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.816    -0.869    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg/C
                         clock pessimism              0.000    -0.869    
                         clock uncertainty            0.493    -0.376    
    SLICE_X46Y80         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.447    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/PRE
                            (removal check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.798%)  route 0.211ns (53.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  baseDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  baseDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1430, routed)        0.548     0.884    baseDesign_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y80         FDRE                                         r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=1, routed)           0.094     1.119    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/peripheral_aresetn[0]_repN_alias
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.164 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1_replica/O
                         net (fo=3, routed)           0.117     1.281    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/s00_axi_aresetn_0_repN_alias
    SLICE_X46Y80         FDPE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.816    -0.869    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                         clock pessimism              0.000    -0.869    
                         clock uncertainty            0.493    -0.376    
    SLICE_X46Y80         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.447    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  1.728    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_baseDesign_clk_wiz_0_0
  To Clock:  clk_out1_baseDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.642ns (10.228%)  route 5.635ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 12.741 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    -0.970    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    -0.452 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         3.787     3.335    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/user_rst_IBUF
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.459 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/count[1]_i_2/O
                         net (fo=34, routed)          1.848     5.307    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/width_fifo_rst
    SLICE_X56Y69         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.529    12.741    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CLK
    SLICE_X56Y69         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[17]/C
                         clock pessimism              0.476    13.217    
                         clock uncertainty           -0.132    13.085    
    SLICE_X56Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.680    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[17]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.642ns (10.228%)  route 5.635ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 12.741 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    -0.970    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    -0.452 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         3.787     3.335    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/user_rst_IBUF
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.459 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/count[1]_i_2/O
                         net (fo=34, routed)          1.848     5.307    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/width_fifo_rst
    SLICE_X56Y69         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.529    12.741    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CLK
    SLICE_X56Y69         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[19]/C
                         clock pessimism              0.476    13.217    
                         clock uncertainty           -0.132    13.085    
    SLICE_X56Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.680    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.642ns (10.228%)  route 5.635ns (89.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 12.741 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    -0.970    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    -0.452 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         3.787     3.335    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/user_rst_IBUF
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.459 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/count[1]_i_2/O
                         net (fo=34, routed)          1.848     5.307    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/width_fifo_rst
    SLICE_X56Y69         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.529    12.741    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CLK
    SLICE_X56Y69         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[27]/C
                         clock pessimism              0.476    13.217    
                         clock uncertainty           -0.132    13.085    
    SLICE_X56Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.680    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 0.642ns (10.459%)  route 5.497ns (89.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 12.742 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    -0.970    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    -0.452 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         3.787     3.335    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/user_rst_IBUF
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.459 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/count[1]_i_2/O
                         net (fo=34, routed)          1.710     5.169    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/width_fifo_rst
    SLICE_X56Y68         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.530    12.742    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CLK
    SLICE_X56Y68         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[18]/C
                         clock pessimism              0.476    13.218    
                         clock uncertainty           -0.132    13.086    
    SLICE_X56Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.681    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[18]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 0.642ns (10.459%)  route 5.497ns (89.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 12.742 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    -0.970    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    -0.452 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         3.787     3.335    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/user_rst_IBUF
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.459 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/count[1]_i_2/O
                         net (fo=34, routed)          1.710     5.169    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/width_fifo_rst
    SLICE_X56Y68         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.530    12.742    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CLK
    SLICE_X56Y68         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[26]/C
                         clock pessimism              0.476    13.218    
                         clock uncertainty           -0.132    13.086    
    SLICE_X56Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.681    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[26]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.642ns (11.028%)  route 5.180ns (88.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 12.741 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    -0.970    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    -0.452 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         3.787     3.335    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/user_rst_IBUF
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.459 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/count[1]_i_2/O
                         net (fo=34, routed)          1.393     4.852    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/width_fifo_rst
    SLICE_X55Y68         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.529    12.741    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CLK
    SLICE_X55Y68         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[14]/C
                         clock pessimism              0.476    13.217    
                         clock uncertainty           -0.132    13.085    
    SLICE_X55Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.680    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.642ns (11.028%)  route 5.180ns (88.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 12.741 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    -0.970    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    -0.452 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         3.787     3.335    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/user_rst_IBUF
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.459 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/count[1]_i_2/O
                         net (fo=34, routed)          1.393     4.852    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/width_fifo_rst
    SLICE_X55Y68         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.529    12.741    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CLK
    SLICE_X55Y68         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[15]/C
                         clock pessimism              0.476    13.217    
                         clock uncertainty           -0.132    13.085    
    SLICE_X55Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.680    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.642ns (11.028%)  route 5.180ns (88.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 12.741 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    -0.970    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    -0.452 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         3.787     3.335    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/user_rst_IBUF
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.459 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/count[1]_i_2/O
                         net (fo=34, routed)          1.393     4.852    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/width_fifo_rst
    SLICE_X55Y68         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.529    12.741    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CLK
    SLICE_X55Y68         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[20]/C
                         clock pessimism              0.476    13.217    
                         clock uncertainty           -0.132    13.085    
    SLICE_X55Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.680    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[20]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.642ns (11.028%)  route 5.180ns (88.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 12.741 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    -0.970    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    -0.452 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         3.787     3.335    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/user_rst_IBUF
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.459 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/count[1]_i_2/O
                         net (fo=34, routed)          1.393     4.852    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/width_fifo_rst
    SLICE_X55Y68         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.529    12.741    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CLK
    SLICE_X55Y68         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[30]/C
                         clock pessimism              0.476    13.217    
                         clock uncertainty           -0.132    13.085    
    SLICE_X55Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.680    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[30]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@14.286ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.642ns (11.028%)  route 5.180ns (88.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 12.741 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.642    -0.970    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.518    -0.452 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         3.787     3.335    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/user_rst_IBUF
    SLICE_X50Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.459 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/count[1]_i_2/O
                         net (fo=34, routed)          1.393     4.852    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/width_fifo_rst
    SLICE_X55Y68         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    Y9                                                0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    15.705 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.867    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     9.430 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    11.121    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.212 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         1.529    12.741    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/CLK
    SLICE_X55Y68         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[31]/C
                         clock pessimism              0.476    13.217    
                         clock uncertainty           -0.132    13.085    
    SLICE_X55Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.680    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_WIDTH_FIFO/U_SHRINK.U_SHRINK_FIFO/data_reg[31]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  7.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.892%)  route 0.114ns (41.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.550    -0.629    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.164    -0.465 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         0.114    -0.350    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/user_rst
    SLICE_X45Y80         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.816    -0.869    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/lopt
    SLICE_X45Y80         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[12]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.092    -0.707    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.892%)  route 0.114ns (41.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.550    -0.629    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.164    -0.465 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         0.114    -0.350    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/user_rst
    SLICE_X45Y80         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.816    -0.869    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/lopt
    SLICE_X45Y80         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[8]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.092    -0.707    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.898%)  route 0.280ns (63.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.550    -0.629    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.164    -0.465 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         0.280    -0.184    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/user_rst
    SLICE_X42Y78         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.814    -0.871    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/lopt
    SLICE_X42Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_r_reg[16]/C
                         clock pessimism              0.272    -0.599    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067    -0.666    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.898%)  route 0.280ns (63.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.550    -0.629    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.164    -0.465 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         0.280    -0.184    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/user_rst
    SLICE_X42Y78         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.814    -0.871    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/lopt
    SLICE_X42Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[13]/C
                         clock pessimism              0.272    -0.599    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067    -0.666    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.898%)  route 0.280ns (63.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.550    -0.629    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.164    -0.465 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         0.280    -0.184    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/user_rst
    SLICE_X42Y78         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.814    -0.871    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/lopt
    SLICE_X42Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[2]/C
                         clock pessimism              0.272    -0.599    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067    -0.666    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.898%)  route 0.280ns (63.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.550    -0.629    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.164    -0.465 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         0.280    -0.184    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/user_rst
    SLICE_X42Y78         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.814    -0.871    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/lopt
    SLICE_X42Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[7]/C
                         clock pessimism              0.272    -0.599    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067    -0.666    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.183%)  route 0.277ns (62.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.550    -0.629    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.164    -0.465 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         0.277    -0.188    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/user_rst
    SLICE_X43Y79         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.815    -0.870    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/lopt
    SLICE_X43Y79         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[16]/C
                         clock pessimism              0.272    -0.598    
    SLICE_X43Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.690    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.898%)  route 0.280ns (63.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.550    -0.629    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.164    -0.465 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         0.280    -0.184    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/user_rst
    SLICE_X43Y78         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.814    -0.871    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/lopt
    SLICE_X43Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[12]/C
                         clock pessimism              0.272    -0.599    
    SLICE_X43Y78         FDCE (Remov_fdce_C_CLR)     -0.092    -0.691    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.898%)  route 0.280ns (63.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.550    -0.629    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.164    -0.465 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         0.280    -0.184    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/user_rst
    SLICE_X43Y78         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.814    -0.871    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/lopt
    SLICE_X43Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[13]/C
                         clock pessimism              0.272    -0.599    
    SLICE_X43Y78         FDCE (Remov_fdce_C_CLR)     -0.092    -0.691    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_baseDesign_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_baseDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.898%)  route 0.280ns (63.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.550    -0.629    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/clk2
    SLICE_X46Y80         FDPE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDPE (Prop_fdpe_C_Q)         0.164    -0.465 f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg/Q
                         net (fo=200, routed)         0.280    -0.184    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/user_rst
    SLICE_X43Y78         FDCE                                         f  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_baseDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    baseDesign_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  baseDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    baseDesign_i/clk_wiz_0/inst/clk_in1_baseDesign_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  baseDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    baseDesign_i/clk_wiz_0/inst/clk_out1_baseDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  baseDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=630, routed)         0.814    -0.871    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/lopt
    SLICE_X43Y78         FDCE                                         r  baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[14]/C
                         clock pessimism              0.272    -0.599    
    SLICE_X43Y78         FDCE (Remov_fdce_C_CLR)     -0.092    -0.691    baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/count_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.506    





