INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/dram/sim/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/Flush_Wait.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flush_wait
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/LOAD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOAD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/Led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/SEXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/Switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/led_digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/7.13-2/cpu_design/test_for_board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_board
