

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             500000000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 730.0:730.0:730.0:950.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 730000000.000000:730000000.000000:730000000.000000:950000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136986301370:0.00000000136986301370:0.00000000136986301370:0.00000000105263157895
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7de05c5b5f289dc1faef774b366fc346  /home/z/Workspace/model_gpu_cache/build/histo_sim
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /home/z/Workspace/model_gpu_cache/build/histo_sim
Running md5sum using "md5sum /home/z/Workspace/model_gpu_cache/build/histo_sim "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/z/Workspace/model_gpu_cache/build/histo_sim > _cuobjdump_complete_output_Z7XfZ4"
Parsing file _cuobjdump_complete_output_Z7XfZ4
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: histo_final.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: histo_final.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: histo_intermediates.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: histo_intermediates.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: histo_main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: histo_main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: histo_prescan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: histo_prescan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: util.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: util.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=histo_final.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z18histo_final_kerneljjjjPjS_S_S_ : hostFun 0x0x403b80, fat_cubin_handle = 2
GPGPU-Sim PTX: instruction assembly for function '_Z18histo_final_kerneljjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18histo_final_kerneljjjjPjS_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x050 (_2.ptx:77) @%p1 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_2.ptx:116) add.u32 %r28, %r9, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x150 (_2.ptx:113) @%p2 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_2.ptx:116) add.u32 %r28, %r9, %r5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (_2.ptx:125) @%p3 bra $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_2.ptx:486) add.u32 %r247, %r33, %r5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa60 (_2.ptx:479) @%p4 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_2.ptx:480) bra.uni $Lt_0_5378;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa68 (_2.ptx:480) bra.uni $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_2.ptx:486) add.u32 %r247, %r33, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa98 (_2.ptx:489) @%p5 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba0 (_2.ptx:528) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xb98 (_2.ptx:525) @%p6 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba0 (_2.ptx:528) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18histo_final_kerneljjjjPjS_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18histo_final_kerneljjjjPjS_S_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_kn9g18"
Running: cat _ptx_kn9g18 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_hIOj3c
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_hIOj3c --output-file  /dev/null 2> _ptx_kn9g18info"
GPGPU-Sim PTX: Kernel '_Z18histo_final_kerneljjjjPjS_S_S_' : regs=41, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_kn9g18 _ptx2_hIOj3c _ptx_kn9g18info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=histo_intermediates.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 : hostFun 0x0x403cc0, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12calculateBinjP6uchar4" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12calculateBinjP6uchar4" from 0x4 to 0xc
GPGPU-Sim PTX: instruction assembly for function '_Z12calculateBinjP6uchar4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12calculateBinjP6uchar4'...
GPGPU-Sim PTX: Finding dominators for '_Z12calculateBinjP6uchar4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12calculateBinjP6uchar4'...
GPGPU-Sim PTX: Finding postdominators for '_Z12calculateBinjP6uchar4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12calculateBinjP6uchar4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12calculateBinjP6uchar4'...
GPGPU-Sim PTX: reconvergence points for _Z12calculateBinjP6uchar4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12calculateBinjP6uchar4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12calculateBinjP6uchar4'.
GPGPU-Sim PTX: instruction assembly for function '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: Finding dominators for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: Finding postdominators for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: reconvergence points for _Z26histo_intermediates_kernelP5uint2jjjP6uchar4...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xda8 (_3.ptx:143) @!%p3 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe40 (_3.ptx:165) cvt.u64.u32 %rd14, %r1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xef0 (_3.ptx:189) @!%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf88 (_3.ptx:211) add.u64 %rd23, %rd15, %rd16;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1028 (_3.ptx:233) @!%p3 bra $Lt_1_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c0 (_3.ptx:255) add.u64 %rd30, %rd15, %rd23;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1160 (_3.ptx:277) @!%p3 bra $Lt_1_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f8 (_3.ptx:299) add.u64 %rd37, %rd15, %rd30;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1298 (_3.ptx:321) @!%p3 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (_3.ptx:343) add.u64 %rd44, %rd15, %rd37;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x13d0 (_3.ptx:365) @!%p3 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1468 (_3.ptx:388) add.u64 %rd51, %rd15, %rd44;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1508 (_3.ptx:411) @!%p3 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a0 (_3.ptx:434) add.u64 %rd51, %rd15, %rd51;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1640 (_3.ptx:457) @!%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d8 (_3.ptx:480) add.u64 %rd51, %rd15, %rd51;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1778 (_3.ptx:503) @!%p3 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1810 (_3.ptx:526) add.u64 %rd51, %rd15, %rd51;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x18b0 (_3.ptx:549) @!%p3 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1948 (_3.ptx:571) add.u64 %rd51, %rd15, %rd51;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x19e8 (_3.ptx:594) @!%p3 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a80 (_3.ptx:616) add.u64 %rd51, %rd15, %rd51;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1b20 (_3.ptx:639) @!%p3 bra $Lt_1_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb8 (_3.ptx:661) add.u64 %rd51, %rd15, %rd51;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1c58 (_3.ptx:684) @!%p3 bra $Lt_1_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf0 (_3.ptx:706) add.u64 %rd51, %rd15, %rd51;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1d90 (_3.ptx:729) @!%p3 bra $Lt_1_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e28 (_3.ptx:751) add.u64 %rd51, %rd15, %rd51;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1ec8 (_3.ptx:774) @!%p3 bra $Lt_1_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f60 (_3.ptx:796) add.u64 %rd51, %rd15, %rd51;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2000 (_3.ptx:819) @!%p3 bra $Lt_1_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2098 (_3.ptx:841) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z26histo_intermediates_kernelP5uint2jjjP6uchar4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_MbwJch"
Running: cat _ptx_MbwJch | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_t3Faml
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_t3Faml --output-file  /dev/null 2> _ptx_MbwJchinfo"
GPGPU-Sim PTX: Kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_MbwJch _ptx2_t3Faml _ptx_MbwJchinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=histo_main.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x403ea0, fat_cubin_handle = 4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19testIncrementGlobalPjjj6uchar4" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19testIncrementGlobalPjjj6uchar4" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z19testIncrementGlobalPjjj6uchar4" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z19testIncrementGlobalPjjj6uchar4" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z18testIncrementLocalPjPA256_jj6uchar4" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z18testIncrementLocalPjPA256_jj6uchar4" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z18testIncrementLocalPjPA256_jj6uchar4" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z18testIncrementLocalPjPA256_jj6uchar4" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11clearMemoryPA256_j" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10copyMemoryPjPA256_j" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10copyMemoryPjPA256_j" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z19testIncrementGlobalPjjj6uchar4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19testIncrementGlobalPjjj6uchar4'...
GPGPU-Sim PTX: Finding dominators for '_Z19testIncrementGlobalPjjj6uchar4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19testIncrementGlobalPjjj6uchar4'...
GPGPU-Sim PTX: Finding postdominators for '_Z19testIncrementGlobalPjjj6uchar4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19testIncrementGlobalPjjj6uchar4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19testIncrementGlobalPjjj6uchar4'...
GPGPU-Sim PTX: reconvergence points for _Z19testIncrementGlobalPjjj6uchar4...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2150 (_4.ptx:89) @%p1 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_4.ptx:124) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2220 (_4.ptx:115) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_4.ptx:124) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19testIncrementGlobalPjjj6uchar4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19testIncrementGlobalPjjj6uchar4'.
GPGPU-Sim PTX: instruction assembly for function '_Z18testIncrementLocalPjPA256_jj6uchar4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18testIncrementLocalPjPA256_jj6uchar4'...
GPGPU-Sim PTX: Finding dominators for '_Z18testIncrementLocalPjPA256_jj6uchar4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18testIncrementLocalPjPA256_jj6uchar4'...
GPGPU-Sim PTX: Finding postdominators for '_Z18testIncrementLocalPjPA256_jj6uchar4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18testIncrementLocalPjPA256_jj6uchar4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18testIncrementLocalPjPA256_jj6uchar4'...
GPGPU-Sim PTX: reconvergence points for _Z18testIncrementLocalPjPA256_jj6uchar4...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x22d0 (_4.ptx:155) @%p1 bra $Lt_1_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (_4.ptx:290) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2358 (_4.ptx:173) @!%p2 bra $Lt_1_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (_4.ptx:290) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2398 (_4.ptx:181) @%p3 bra $Lt_1_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_4.ptx:187) add.s32 %r24, %r8, 8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23a8 (_4.ptx:183) bra.uni $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_4.ptx:187) add.s32 %r24, %r8, 8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2418 (_4.ptx:199) @%p4 bra $Lt_1_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2438 (_4.ptx:205) add.s32 %r36, %r8, 16;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2428 (_4.ptx:201) bra.uni $Lt_1_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2438 (_4.ptx:205) add.s32 %r36, %r8, 16;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2498 (_4.ptx:217) @%p5 bra $Lt_1_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (_4.ptx:223) mov.s32 %r48, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x24a8 (_4.ptx:219) bra.uni $Lt_1_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (_4.ptx:223) mov.s32 %r48, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x24c8 (_4.ptx:225) @!%p6 bra $Lt_1_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (_4.ptx:234) mov.s32 %r54, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2510 (_4.ptx:236) @!%p8 bra $Lt_1_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (_4.ptx:245) mov.s32 %r60, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2558 (_4.ptx:247) @!%p10 bra $Lt_1_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a8 (_4.ptx:260) shr.u32 %r69, %r8, 3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2608 (_4.ptx:272) @!%p6 bra $Lt_1_15874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2628 (_4.ptx:277) @!%p8 bra $Lt_1_16386;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2628 (_4.ptx:277) @!%p8 bra $Lt_1_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2648 (_4.ptx:282) @!%p10 bra $Lt_1_16898;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2648 (_4.ptx:282) @!%p10 bra $Lt_1_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (_4.ptx:290) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18testIncrementLocalPjPA256_jj6uchar4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18testIncrementLocalPjPA256_jj6uchar4'.
GPGPU-Sim PTX: instruction assembly for function '_Z11clearMemoryPA256_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11clearMemoryPA256_j'...
GPGPU-Sim PTX: Finding dominators for '_Z11clearMemoryPA256_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11clearMemoryPA256_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z11clearMemoryPA256_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11clearMemoryPA256_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11clearMemoryPA256_j'...
GPGPU-Sim PTX: reconvergence points for _Z11clearMemoryPA256_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x26a0 (_4.ptx:308) @%p1 bra $Lt_2_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2710 (_4.ptx:327) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2708 (_4.ptx:324) @%p2 bra $Lt_2_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2710 (_4.ptx:327) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11clearMemoryPA256_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11clearMemoryPA256_j'.
GPGPU-Sim PTX: instruction assembly for function '_Z10copyMemoryPjPA256_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10copyMemoryPjPA256_j'...
GPGPU-Sim PTX: Finding dominators for '_Z10copyMemoryPjPA256_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10copyMemoryPjPA256_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z10copyMemoryPjPA256_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10copyMemoryPjPA256_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10copyMemoryPjPA256_j'...
GPGPU-Sim PTX: reconvergence points for _Z10copyMemoryPjPA256_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2758 (_4.ptx:347) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d8 (_4.ptx:368) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x27d0 (_4.ptx:365) @%p2 bra $Lt_3_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d8 (_4.ptx:368) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10copyMemoryPjPA256_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10copyMemoryPjPA256_j'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40926_46_non_const_sub_histo56" from 0x0 to 0x6000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...
GPGPU-Sim PTX: reconvergence points for _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2830 (_4.ptx:404) @!%p1 bra $Lt_4_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a0 (_4.ptx:423) mov.u64 %rd1, __cuda___cuda_local_var_40926_46_non_const_sub_histo56;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2898 (_4.ptx:420) @%p2 bra $Lt_4_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a0 (_4.ptx:423) mov.u64 %rd1, __cuda___cuda_local_var_40926_46_non_const_sub_histo56;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x28d0 (_4.ptx:430) @%p3 bra $Lt_4_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3238 (_4.ptx:787) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x28e0 (_4.ptx:432) @%p4 bra $Lt_4_39938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3238 (_4.ptx:787) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2960 (_4.ptx:452) @%p5 bra $Lt_4_38146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce8 (_4.ptx:585) set.gt.u32.u32 %r97, %r20, %r19;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x29d0 (_4.ptx:467) @!%p6 bra $Lt_4_38146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce8 (_4.ptx:585) set.gt.u32.u32 %r97, %r20, %r19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2a10 (_4.ptx:475) @%p7 bra $Lt_4_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_4.ptx:481) add.s32 %r37, %r23, 8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2a20 (_4.ptx:477) bra.uni $Lt_4_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_4.ptx:481) add.s32 %r37, %r23, 8;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2a90 (_4.ptx:493) @%p8 bra $Lt_4_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab0 (_4.ptx:499) add.s32 %r49, %r23, 16;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2aa0 (_4.ptx:495) bra.uni $Lt_4_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab0 (_4.ptx:499) add.s32 %r49, %r23, 16;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2b10 (_4.ptx:511) @%p9 bra $Lt_4_35330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_4.ptx:517) mov.s32 %r61, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2b20 (_4.ptx:513) bra.uni $Lt_4_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_4.ptx:517) mov.s32 %r61, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2b40 (_4.ptx:519) @!%p10 bra $Lt_4_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b78 (_4.ptx:528) mov.s32 %r67, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2b88 (_4.ptx:530) @!%p12 bra $Lt_4_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc0 (_4.ptx:539) mov.s32 %r73, 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2bd0 (_4.ptx:541) @!%p14 bra $Lt_4_36610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c20 (_4.ptx:554) shr.u32 %r82, %r23, 3;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2c88 (_4.ptx:567) @!%p10 bra $Lt_4_37122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (_4.ptx:572) @!%p12 bra $Lt_4_37634;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2ca8 (_4.ptx:572) @!%p12 bra $Lt_4_37634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cc8 (_4.ptx:577) @!%p14 bra $Lt_4_38146;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2cc8 (_4.ptx:577) @!%p14 bra $Lt_4_38146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce8 (_4.ptx:585) set.gt.u32.u32 %r97, %r20, %r19;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2d20 (_4.ptx:592) @%p16 bra $Lt_4_39170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e08 (_4.ptx:625) setp.lt.u32 %p19, %r6, %r12;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2de0 (_4.ptx:616) @%p18 bra $Lt_4_39170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e08 (_4.ptx:625) setp.lt.u32 %p19, %r6, %r12;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2e10 (_4.ptx:626) @%p19 bra $Lt_4_32770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e18 (_4.ptx:627) bra.uni $Lt_4_39938;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2e18 (_4.ptx:627) bra.uni $Lt_4_39938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3238 (_4.ptx:787) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2e28 (_4.ptx:630) @%p20 bra $Lt_4_39938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3238 (_4.ptx:787) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2ea0 (_4.ptx:649) @%p21 bra $Lt_4_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3228 (_4.ptx:782) setp.lt.u32 %p32, %r6, %r12;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2f10 (_4.ptx:664) @!%p22 bra $Lt_4_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3228 (_4.ptx:782) setp.lt.u32 %p32, %r6, %r12;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2f50 (_4.ptx:672) @%p23 bra $Lt_4_41986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f70 (_4.ptx:678) add.s32 %r143, %r130, 8;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2f60 (_4.ptx:674) bra.uni $Lt_4_41730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f70 (_4.ptx:678) add.s32 %r143, %r130, 8;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2fd0 (_4.ptx:690) @%p24 bra $Lt_4_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff0 (_4.ptx:696) add.s32 %r154, %r130, 16;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2fe0 (_4.ptx:692) bra.uni $Lt_4_42242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff0 (_4.ptx:696) add.s32 %r154, %r130, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x3050 (_4.ptx:708) @%p25 bra $Lt_4_43010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3070 (_4.ptx:714) mov.s32 %r165, 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x3060 (_4.ptx:710) bra.uni $Lt_4_42754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3070 (_4.ptx:714) mov.s32 %r165, 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x3080 (_4.ptx:716) @!%p26 bra $Lt_4_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30b8 (_4.ptx:725) mov.s32 %r171, 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x30c8 (_4.ptx:727) @!%p28 bra $Lt_4_43778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3100 (_4.ptx:736) mov.s32 %r177, 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x3110 (_4.ptx:738) @!%p30 bra $Lt_4_44290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3160 (_4.ptx:751) shr.u32 %r186, %r130, 3;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x31c8 (_4.ptx:764) @!%p26 bra $Lt_4_44802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e8 (_4.ptx:769) @!%p28 bra $Lt_4_45314;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x31e8 (_4.ptx:769) @!%p28 bra $Lt_4_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (_4.ptx:774) @!%p30 bra $Lt_4_45826;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x3208 (_4.ptx:774) @!%p30 bra $Lt_4_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3228 (_4.ptx:782) setp.lt.u32 %p32, %r6, %r12;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x3230 (_4.ptx:783) @%p32 bra $Lt_4_40450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3238 (_4.ptx:787) bar.sync 0;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x3248 (_4.ptx:790) @!%p1 bra $Lt_4_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3330 (_4.ptx:824) exit;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x3328 (_4.ptx:821) @%p33 bra $Lt_4_47106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3330 (_4.ptx:824) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_kcW0Fp"
Running: cat _ptx_kcW0Fp | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_bTfWZt
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_bTfWZt --output-file  /dev/null 2> _ptx_kcW0Fpinfo"
GPGPU-Sim PTX: Kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' : regs=22, lmem=0, smem=24576, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_kcW0Fp _ptx2_bTfWZt _ptx_kcW0Fpinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=histo_prescan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z20histo_prescan_kernelPjiS_ : hostFun 0x0x404030, fat_cubin_handle = 5
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_41062_35_non_const_Avg24" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_41063_35_non_const_StdDev2072" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20histo_prescan_kernelPjiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: reconvergence points for _Z20histo_prescan_kernelPjiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x33b0 (_5.ptx:80) @!%p1 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3458 (_5.ptx:108) mov.u64 %rd7, __cuda___cuda_local_var_41062_35_non_const_Avg24;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3438 (_5.ptx:101) @%p2 bra $Lt_0_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3440 (_5.ptx:102) bra.uni $Lt_0_7938;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3440 (_5.ptx:102) bra.uni $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3458 (_5.ptx:108) mov.u64 %rd7, __cuda___cuda_local_var_41062_35_non_const_Avg24;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3498 (_5.ptx:118) @!%p1 bra $Lt_0_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_5.ptx:143) mov.u64 %rd16, __cuda___cuda_local_var_41063_35_non_const_StdDev2072;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3518 (_5.ptx:137) @%p3 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3520 (_5.ptx:138) bra.uni $Lt_0_8962;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3520 (_5.ptx:138) bra.uni $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_5.ptx:143) mov.u64 %rd16, __cuda___cuda_local_var_41063_35_non_const_StdDev2072;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3570 (_5.ptx:155) @%p4 bra $Lt_0_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (_5.ptx:172) shr.s32 %r20, %r20, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x35f8 (_5.ptx:175) @%p5 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3600 (_5.ptx:176) mov.u32 %r23, 15;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3610 (_5.ptx:178) @%p6 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (_5.ptx:189) mov.u32 %r24, 7;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3668 (_5.ptx:191) @%p7 bra $Lt_0_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b0 (_5.ptx:202) mov.u32 %r25, 3;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x36c0 (_5.ptx:204) @%p8 bra $Lt_0_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3708 (_5.ptx:215) mov.u32 %r26, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3718 (_5.ptx:217) @%p9 bra $Lt_0_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3760 (_5.ptx:228) mov.u32 %r27, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3770 (_5.ptx:230) @%p10 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3840 (_5.ptx:261) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20histo_prescan_kernelPjiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20histo_prescan_kernelPjiS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2V5Xqy"
Running: cat _ptx_2V5Xqy | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_D880RC
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_D880RC --output-file  /dev/null 2> _ptx_2V5Xqyinfo"
GPGPU-Sim PTX: Kernel '_Z20histo_prescan_kernelPjiS_' : regs=14, lmem=0, smem=4096, cmem=80
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2V5Xqy _ptx2_D880RC _ptx_2V5Xqyinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=util.cu
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
####  CUstream_st::push: Start pushing kernel: histo_prescan_kernel  ####
kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9096,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9097,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9102,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9103,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9136,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9137,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9154,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9155,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9198,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9199,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9209,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9210,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9215,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9216,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9219,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9220,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9226,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9226,0), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9227,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9228,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9236,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9236,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9237,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9238,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9278,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9279,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9401,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9402,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9409,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9410,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9506,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9507,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9642,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9643,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9663,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9664,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9673,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9674,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9680,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9684,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9693,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9699,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9709,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9723,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9752,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9804,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9817,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9867,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9939,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10191,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10194,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10218,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10230,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10311,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10464,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10467,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10470,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10494,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10497,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13372,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15659,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15746,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15756,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15801,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15975,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16022,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16389,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16559,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16590,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16596,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16669,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16693,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16741,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16831,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16834,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16860,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16931,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16985,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z20histo_prescan_kernelPjiS_').
GPGPU-Sim uArch: GPU detected kernel '_Z20histo_prescan_kernelPjiS_' finished on shader 3.
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 16986
gpu_sim_insn = 5371520
gpu_ipc =     316.2322
gpu_tot_sim_cycle = 16986
gpu_tot_sim_insn = 5371520
gpu_tot_ipc =     316.2322
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17115
gpu_stall_icnt2sh    = 66987
gpu_total_sim_rate=447626

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 106106
	L1I_total_cache_misses = 3450
	L1I_total_cache_miss_rate = 0.0325
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6292
L1D_cache:
	L1D_cache_core[0]: Access = 764, Miss = 485, Miss_rate = 0.635, Pending_hits = 107, Reservation_fails = 3435
	L1D_cache_core[1]: Access = 1398, Miss = 878, Miss_rate = 0.628, Pending_hits = 196, Reservation_fails = 5477
	L1D_cache_core[2]: Access = 1524, Miss = 800, Miss_rate = 0.525, Pending_hits = 334, Reservation_fails = 4911
	L1D_cache_core[3]: Access = 1400, Miss = 932, Miss_rate = 0.666, Pending_hits = 181, Reservation_fails = 5202
	L1D_cache_core[4]: Access = 762, Miss = 522, Miss_rate = 0.685, Pending_hits = 69, Reservation_fails = 3949
	L1D_cache_core[5]: Access = 764, Miss = 542, Miss_rate = 0.709, Pending_hits = 77, Reservation_fails = 4210
	L1D_cache_core[6]: Access = 764, Miss = 547, Miss_rate = 0.716, Pending_hits = 66, Reservation_fails = 4021
	L1D_cache_core[7]: Access = 1526, Miss = 933, Miss_rate = 0.611, Pending_hits = 228, Reservation_fails = 5797
	L1D_cache_core[8]: Access = 764, Miss = 500, Miss_rate = 0.654, Pending_hits = 116, Reservation_fails = 3915
	L1D_cache_core[9]: Access = 764, Miss = 547, Miss_rate = 0.716, Pending_hits = 55, Reservation_fails = 3755
	L1D_cache_core[10]: Access = 1526, Miss = 895, Miss_rate = 0.587, Pending_hits = 278, Reservation_fails = 5499
	L1D_cache_core[11]: Access = 1528, Miss = 944, Miss_rate = 0.618, Pending_hits = 246, Reservation_fails = 5707
	L1D_cache_core[12]: Access = 1016, Miss = 516, Miss_rate = 0.508, Pending_hits = 195, Reservation_fails = 3450
	L1D_cache_core[13]: Access = 764, Miss = 476, Miss_rate = 0.623, Pending_hits = 135, Reservation_fails = 3803
	L1D_cache_core[14]: Access = 764, Miss = 478, Miss_rate = 0.626, Pending_hits = 143, Reservation_fails = 3823
	L1D_total_cache_accesses = 16028
	L1D_total_cache_misses = 9995
	L1D_total_cache_miss_rate = 0.6236
	L1D_total_cache_pending_hits = 2426
	L1D_total_cache_reservation_fails = 66954
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.052
L1C_cache:
	L1C_total_cache_accesses = 3136
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1531
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3285
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 66954
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2656
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3285
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 102656
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6292
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
267, 197, 184, 184, 171, 171, 171, 171, 158, 158, 158, 158, 158, 158, 158, 158, 267, 197, 184, 184, 171, 171, 171, 171, 158, 158, 158, 158, 158, 158, 158, 158, 267, 197, 184, 184, 171, 171, 171, 171, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 5693440
gpgpu_n_tot_w_icount = 177920
gpgpu_n_stall_shd_mem = 78075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10123
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 259072
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 261504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3285
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3285
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 74790
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:109674	W0_Idle:51353	W0_Scoreboard:48769	W1:1600	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1024	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:173248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 79960 {8:9995,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1359320 {136:9995,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 193 
maxdqlatency = 0 
maxmflatency = 707 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 140 
mrq_lat_table:2158 	76 	127 	260 	721 	459 	270 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2922 	6652 	564 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7866 	495 	627 	703 	519 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	816 	5094 	3775 	452 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         3         4         2         2         2         3         2         2         3         2         4         4         4         4         4 
dram[1]:         2         2         2         4         4         2         2         2         2         4         2         2         4         4         4         3 
dram[2]:         2         2         2         4         2         2         2         2         2         2         2         4         4         4         4         4 
dram[3]:         4         4         4         2         2         2         2         2         2         3         3         2         4         4         2         4 
dram[4]:         3         2         4         2         2         2         2         2         2         4         3         2         4         3         4         4 
dram[5]:         4         2         2         4         2         2         2         4         2         4         2         2         3         4         4         3 
maximum service time to same row:
dram[0]:      6082      2985      5482      6356      6593      7602      4070      5929      6356      6072      6307      6660      6324      6912      5680      5862 
dram[1]:      6168      3854      6375      6408      6630      7517      6212      6023      5424      5997      6076      6255      6646      6962      5263      5875 
dram[2]:      5677      4532      6355      4665      6794      7174      6085      4035      6621      6307      6146      6107      6341      6961      5185      5517 
dram[3]:      5923      5936      6497      6357      6912      6327      6092      6098      6175      6171      6033      6294      6649      6683      5387      5526 
dram[4]:      5512      6132      6026      6225      7417      6874      5708      6035      5614      6517      5518      6502      6462      6874      5075      5974 
dram[5]:      3277      6510      6165      6231      6734      1724      5437      6043      5666      6474      5773      6609      4676      6990      5897      6004 
average row accesses per activate:
dram[0]:  1.800000  1.727273  2.176471  1.800000  1.586207  1.571429  1.593750  1.529412  1.500000  1.680000  1.904762  1.952381  2.000000  2.000000  1.814815  1.612903 
dram[1]:  1.666667  1.772727  1.761905  2.266667  1.769231  1.629630  1.851852  1.733333  1.576923  1.750000  1.782609  2.000000  2.047619  2.222222  1.851852  1.562500 
dram[2]:  1.500000  1.608696  1.947368  2.187500  1.551724  1.629630  1.575758  1.636364  1.666667  1.708333  1.826087  1.909091  1.826087  1.818182  1.851852  1.700000 
dram[3]:  1.900000  1.894737  2.111111  1.750000  1.571429  1.680000  1.485714  1.862069  1.680000  1.708333  2.000000  1.555556  2.210526  2.000000  1.724138  1.851852 
dram[4]:  1.695652  1.636364  2.000000  1.888889  1.517241  1.500000  1.606061  1.588235  1.555556  1.739130  1.869565  1.791667  1.909091  1.600000  1.821429  1.666667 
dram[5]:  1.900000  1.789474  1.800000  2.000000  1.730769  1.680000  1.677419  1.862069  1.500000  1.666667  1.592593  2.000000  1.952381  1.904762  1.851852  1.700000 
average row locality = 4121/2355 = 1.749894
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        38        37        36        46        44        51        52        42        42        40        41        42        40        49        50 
dram[1]:        35        39        37        34        46        44        50        52        41        42        41        40        43        40        50        50 
dram[2]:        36        37        37        35        45        44        52        54        40        41        42        42        42        40        50        51 
dram[3]:        38        36        38        35        44        42        52        54        42        41        42        42        42        40        50        50 
dram[4]:        39        36        36        34        44        42        53        54        42        40        43        43        42        40        51        50 
dram[5]:        38        34        36        36        45        42        52        54        42        40        43        42        41        40        50        51 
total reads: 4121
bank skew: 54/34 = 1.59
chip skew: 689/684 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        888       577       758       569       870       615       903       692       768       565       804       663       897       682       786       611
dram[1]:        752       668       680       732       738       675       815       750       710       670       711       695       779       705       711       696
dram[2]:        823       729       797       649       884       771       933       763       777       668       840       685       948       777       807       743
dram[3]:        819      1039       817       847       748      1033       835      1086       738       896       824       882       766      1134       798       984
dram[4]:        829       681       830       630       932       655       897       752       785       620       846       626       993       704       882       629
dram[5]:        707       798       701       793       740       807       797       855       692       764       764       759      1267       861       747       758
maximum mf latency per bank:
dram[0]:        583       452       559       496       595       614       631       660       485       518       490       378       514       544       600       592
dram[1]:        525       425       539       546       618       621       635       641       569       450       562       437       608       547       604       480
dram[2]:        572       521       521       521       632       583       596       596       554       497       530       533       670       521       632       605
dram[3]:        536       671       509       592       549       707       603       689       551       683       523       587       530       635       570       635
dram[4]:        641       502       617       399       653       548       629       453       577       432       580       425       604       417       623       464
dram[5]:        569       533       449       511       582       614       550       639       522       602       455       553       461       607       449       563
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22104 n_nop=19954 n_act=397 n_pre=381 n_req=686 n_rd=1372 n_write=0 bw_util=0.1241
n_activity=5889 dram_eff=0.466
bk0: 72a 21143i bk1: 76a 21188i bk2: 74a 21218i bk3: 72a 21244i bk4: 92a 20729i bk5: 88a 20624i bk6: 102a 20600i bk7: 104a 20503i bk8: 84a 20907i bk9: 84a 20922i bk10: 80a 21072i bk11: 82a 21043i bk12: 84a 20886i bk13: 80a 20966i bk14: 98a 20537i bk15: 100a 20480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.69933
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22104 n_nop=19992 n_act=380 n_pre=364 n_req=684 n_rd=1368 n_write=0 bw_util=0.1238
n_activity=5919 dram_eff=0.4622
bk0: 70a 21194i bk1: 78a 21148i bk2: 74a 21172i bk3: 68a 21411i bk4: 92a 20733i bk5: 88a 20739i bk6: 100a 20594i bk7: 104a 20464i bk8: 82a 20746i bk9: 84a 21065i bk10: 82a 21009i bk11: 80a 21220i bk12: 86a 20960i bk13: 80a 20856i bk14: 100a 20632i bk15: 100a 20462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.728465
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22104 n_nop=19946 n_act=399 n_pre=383 n_req=688 n_rd=1376 n_write=0 bw_util=0.1245
n_activity=5688 dram_eff=0.4838
bk0: 72a 21115i bk1: 74a 21073i bk2: 74a 21188i bk3: 70a 21367i bk4: 90a 20694i bk5: 88a 20726i bk6: 104a 20316i bk7: 108a 20436i bk8: 80a 21073i bk9: 82a 21010i bk10: 84a 21041i bk11: 84a 21061i bk12: 84a 20814i bk13: 80a 20910i bk14: 100a 20321i bk15: 102a 20207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.808315
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22104 n_nop=19972 n_act=386 n_pre=370 n_req=688 n_rd=1376 n_write=0 bw_util=0.1245
n_activity=5892 dram_eff=0.4671
bk0: 76a 21230i bk1: 72a 21120i bk2: 76a 21341i bk3: 70a 21195i bk4: 88a 20836i bk5: 84a 20771i bk6: 104a 20526i bk7: 108a 20432i bk8: 84a 21019i bk9: 82a 20970i bk10: 84a 21158i bk11: 84a 20843i bk12: 84a 20928i bk13: 80a 20873i bk14: 100a 20636i bk15: 100a 20486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.805872
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22104 n_nop=19928 n_act=407 n_pre=391 n_req=689 n_rd=1378 n_write=0 bw_util=0.1247
n_activity=6003 dram_eff=0.4591
bk0: 78a 21215i bk1: 72a 21270i bk2: 72a 21372i bk3: 68a 21425i bk4: 88a 20780i bk5: 84a 20886i bk6: 106a 20696i bk7: 108a 20686i bk8: 84a 21034i bk9: 80a 21154i bk10: 86a 21141i bk11: 86a 21072i bk12: 84a 21072i bk13: 80a 20888i bk14: 102a 20832i bk15: 100a 20675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.414767
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22104 n_nop=19974 n_act=387 n_pre=371 n_req=686 n_rd=1372 n_write=0 bw_util=0.1241
n_activity=5963 dram_eff=0.4602
bk0: 76a 21248i bk1: 68a 21131i bk2: 72a 21288i bk3: 72a 21330i bk4: 90a 20939i bk5: 84a 20818i bk6: 104a 20562i bk7: 108a 20473i bk8: 84a 20960i bk9: 80a 21018i bk10: 86a 21086i bk11: 84a 21056i bk12: 82a 21088i bk13: 80a 20785i bk14: 100a 20749i bk15: 102a 20351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.672276

========= L2 cache stats =========
L2_cache_bank[0]: Access = 857, Miss = 343, Miss_rate = 0.400, Pending_hits = 3, Reservation_fails = 124
L2_cache_bank[1]: Access = 855, Miss = 343, Miss_rate = 0.401, Pending_hits = 4, Reservation_fails = 71
L2_cache_bank[2]: Access = 835, Miss = 343, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 208
L2_cache_bank[3]: Access = 861, Miss = 341, Miss_rate = 0.396, Pending_hits = 2, Reservation_fails = 62
L2_cache_bank[4]: Access = 824, Miss = 344, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 106
L2_cache_bank[5]: Access = 839, Miss = 344, Miss_rate = 0.410, Pending_hits = 2, Reservation_fails = 7
L2_cache_bank[6]: Access = 874, Miss = 348, Miss_rate = 0.398, Pending_hits = 6, Reservation_fails = 299
L2_cache_bank[7]: Access = 834, Miss = 340, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 166
L2_cache_bank[8]: Access = 871, Miss = 350, Miss_rate = 0.402, Pending_hits = 5, Reservation_fails = 150
L2_cache_bank[9]: Access = 815, Miss = 339, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[10]: Access = 997, Miss = 347, Miss_rate = 0.348, Pending_hits = 6, Reservation_fails = 55
L2_cache_bank[11]: Access = 841, Miss = 339, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 96
L2_total_cache_accesses = 10303
L2_total_cache_misses = 4121
L2_total_cache_miss_rate = 0.4000
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 1345
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 930
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 130
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 315
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=51101
icnt_total_pkts_simt_to_mem=10431
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.9677
	minimum = 6
	maximum = 234
Network latency average = 16.9592
	minimum = 6
	maximum = 234
Slowest packet = 10526
Flit latency average = 15.8091
	minimum = 6
	maximum = 234
Slowest flit = 30732
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0449302
	minimum = 0.0290828 (at node 13)
	maximum = 0.0586954 (at node 25)
Accepted packet rate average = 0.0449302
	minimum = 0.0290828 (at node 13)
	maximum = 0.0586954 (at node 25)
Injected flit rate average = 0.134167
	minimum = 0.029436 (at node 13)
	maximum = 0.27087 (at node 25)
Accepted flit rate average= 0.134167
	minimum = 0.0479807 (at node 24)
	maximum = 0.282703 (at node 11)
Injected packet length average = 2.98612
Accepted packet length average = 2.98612
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9677 (1 samples)
	minimum = 6 (1 samples)
	maximum = 234 (1 samples)
Network latency average = 16.9592 (1 samples)
	minimum = 6 (1 samples)
	maximum = 234 (1 samples)
Flit latency average = 15.8091 (1 samples)
	minimum = 6 (1 samples)
	maximum = 234 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0449302 (1 samples)
	minimum = 0.0290828 (1 samples)
	maximum = 0.0586954 (1 samples)
Accepted packet rate average = 0.0449302 (1 samples)
	minimum = 0.0290828 (1 samples)
	maximum = 0.0586954 (1 samples)
Injected flit rate average = 0.134167 (1 samples)
	minimum = 0.029436 (1 samples)
	maximum = 0.27087 (1 samples)
Accepted flit rate average = 0.134167 (1 samples)
	minimum = 0.0479807 (1 samples)
	maximum = 0.282703 (1 samples)
Injected packet size average = 2.98612 (1 samples)
Accepted packet size average = 2.98612 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 447626 (inst/sec)
gpgpu_simulation_rate = 1415 (cycle/sec)
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
####  CUstream_st::push: Start pushing kernel: histo_intermediates_kernel  ####
kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,16986)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,16986)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,16986)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (106984,16986), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(106985,16986)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (107483,16986), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(107484,16986)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (108066,16986), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(108067,16986)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (108473,16986), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(108474,16986)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (108648,16986), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(108649,16986)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (108876,16986), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(108877,16986)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (109181,16986), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(109182,16986)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (109387,16986), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(109388,16986)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (109557,16986), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(109558,16986)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (109859,16986), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(109860,16986)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110064,16986), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(110065,16986)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (110354,16986), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(110355,16986)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (110603,16986), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(110604,16986)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (110632,16986), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(110633,16986)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (111136,16986), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(111137,16986)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (111493,16986), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(111494,16986)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (111582,16986), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(111583,16986)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (111607,16986), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(111608,16986)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (111667,16986), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(111668,16986)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (111948,16986), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(111949,16986)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (112165,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (112305,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (112361,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (112378,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (112475,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (112856,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (112934,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (113016,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (113359,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (113441,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (113584,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (113767,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113846,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (113900,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (113919,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (113975,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (114241,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (114470,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (114787,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (115071,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (115091,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (115229,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (115270,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (115665,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (115934,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (148854,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (149150,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (149312,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (149353,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (149602,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (150327,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (150620,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (151282,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (162051,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (162103,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (162218,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (162244,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (162246,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (162263,16986), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (162275,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (162286,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (162288,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (162311,16986), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (162345,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (162358,16986), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4').
GPGPU-Sim uArch: GPU detected kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' finished on shader 13.
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 2 
gpu_sim_cycle = 162359
gpu_sim_insn = 20587320
gpu_ipc =     126.8012
gpu_tot_sim_cycle = 179345
gpu_tot_sim_insn = 25958840
gpu_tot_ipc =     144.7425
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 510965
gpu_stall_icnt2sh    = 143603
gpu_total_sim_rate=206022

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 454877
	L1I_total_cache_misses = 13181
	L1I_total_cache_miss_rate = 0.0290
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15856
L1D_cache:
	L1D_cache_core[0]: Access = 16254, Miss = 15900, Miss_rate = 0.978, Pending_hits = 111, Reservation_fails = 132839
	L1D_cache_core[1]: Access = 10692, Miss = 10160, Miss_rate = 0.950, Pending_hits = 197, Reservation_fails = 109148
	L1D_cache_core[2]: Access = 10818, Miss = 10080, Miss_rate = 0.932, Pending_hits = 334, Reservation_fails = 107376
	L1D_cache_core[3]: Access = 10694, Miss = 10211, Miss_rate = 0.955, Pending_hits = 182, Reservation_fails = 106057
	L1D_cache_core[4]: Access = 10056, Miss = 9807, Miss_rate = 0.975, Pending_hits = 69, Reservation_fails = 108325
	L1D_cache_core[5]: Access = 16254, Miss = 15908, Miss_rate = 0.979, Pending_hits = 83, Reservation_fails = 133958
	L1D_cache_core[6]: Access = 19352, Miss = 19114, Miss_rate = 0.988, Pending_hits = 66, Reservation_fails = 141664
	L1D_cache_core[7]: Access = 17016, Miss = 16321, Miss_rate = 0.959, Pending_hits = 233, Reservation_fails = 136319
	L1D_cache_core[8]: Access = 19352, Miss = 19063, Miss_rate = 0.985, Pending_hits = 119, Reservation_fails = 142023
	L1D_cache_core[9]: Access = 10058, Miss = 9822, Miss_rate = 0.977, Pending_hits = 56, Reservation_fails = 107065
	L1D_cache_core[10]: Access = 10820, Miss = 10186, Miss_rate = 0.941, Pending_hits = 278, Reservation_fails = 108352
	L1D_cache_core[11]: Access = 20116, Miss = 19522, Miss_rate = 0.970, Pending_hits = 246, Reservation_fails = 143302
	L1D_cache_core[12]: Access = 10310, Miss = 9805, Miss_rate = 0.951, Pending_hits = 195, Reservation_fails = 105438
	L1D_cache_core[13]: Access = 19352, Miss = 19050, Miss_rate = 0.984, Pending_hits = 136, Reservation_fails = 141121
	L1D_cache_core[14]: Access = 16254, Miss = 15880, Miss_rate = 0.977, Pending_hits = 150, Reservation_fails = 134457
	L1D_total_cache_accesses = 217398
	L1D_total_cache_misses = 210829
	L1D_total_cache_miss_rate = 0.9698
	L1D_total_cache_pending_hits = 2455
	L1D_total_cache_reservation_fails = 1857444
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 7296
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0658
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3285
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 624737
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6816
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1232707
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 441696
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13181
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1571, 1501, 1488, 1488, 1475, 1475, 1475, 1475, 1462, 1462, 1462, 1462, 1462, 1462, 1462, 1462, 919, 849, 836, 836, 823, 823, 823, 823, 810, 810, 810, 810, 810, 810, 810, 810, 1571, 1501, 1488, 1488, 1475, 1475, 1475, 1475, 1462, 1462, 1462, 1462, 1462, 1462, 1462, 1462, 
gpgpu_n_tot_thrd_icount = 27392000
gpgpu_n_tot_w_icount = 856000
gpgpu_n_stall_shd_mem = 2020015
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 56517
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 776992
gpgpu_n_store_insn = 1035840
gpgpu_n_shmem_insn = 261504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 227848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3285
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3285
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2016730
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2620129	W0_Idle:901522	W0_Scoreboard:112463	W1:1600	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1024	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:42380	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:808948
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 451112 {8:56389,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6177600 {40:154440,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 15008 {8:1876,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7668904 {136:56389,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1235520 {8:154440,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 255136 {136:1876,}
maxmrqlatency = 466 
maxdqlatency = 0 
maxmflatency = 1800 
averagemflatency = 318 
max_icnt2mem_latency = 1340 
max_icnt2sh_latency = 179344 
mrq_lat_table:54769 	3153 	3803 	11241 	34559 	61831 	62820 	24429 	1392 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8019 	63113 	130839 	9001 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12765 	4340 	32485 	67271 	38694 	49783 	7478 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27160 	19236 	8613 	1461 	62 	0 	0 	0 	0 	0 	0 	14635 	30625 	62892 	46288 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        15        21        18        15        16        34        28        16        16        20        25        14        14        17        18 
dram[1]:        18        15        17        14        14        16        21        33        18        16        16        21        19        14        14        14 
dram[2]:        14        16        18        15        21        17        34        31        19        15        18        14        15        18        15        14 
dram[3]:        21        20        17        14        17        17        27        27        18        14        20        18        16        14        19        15 
dram[4]:        20        14        14        14        16        16        24        33        17        14        17        19        21        18        18        16 
dram[5]:        14        20        15        15        20        14        16        14        21        16        14        14        18        14        14        18 
maximum service time to same row:
dram[0]:      6082      2985      5482      6356      6593      7602      4200      5929      6356      6072      6307      6660      6324      6912      5680      5862 
dram[1]:      6168      3854      6375      6408      6630      7517      6212      6023      5424      5997      6076      6255      6646      6962      5263      5875 
dram[2]:      5677      4532      6355      4665      6794      7174      6085      4035      6621      6307      6146      6107      6341      6961      5185      5517 
dram[3]:      5923      5936      6497      6357      6912      6327      6092      6098      6175      6171      6033      6294      6649      6683      5387      5526 
dram[4]:      5512      6132      6026      6225      7417      6874      5708      6035      5614      6517      5518      6502      6462      6874      5075      5974 
dram[5]:      3277      6510      6165      6231      6734      1724      5437      6043      5666      6474      5773      6609      4676      6990      5897      6004 
average row accesses per activate:
dram[0]:  3.627968  3.514031  3.613666  3.593955  3.631234  3.586118  3.409899  3.450980  3.401042  3.497340  3.451268  3.523875  3.508086  3.537313  3.600000  3.549677 
dram[1]:  3.486041  3.410891  3.586928  3.507692  3.497481  3.500629  3.433719  3.385403  3.466136  3.476127  3.306905  3.459893  3.435124  3.416557  3.601573  3.497462 
dram[2]:  3.430884  3.466667  3.616909  3.589844  3.511364  3.508816  3.461837  3.486877  3.444005  3.485372  3.381078  3.403670  3.397906  3.431788  3.440806  3.477273 
dram[3]:  3.427689  3.527671  3.486556  3.566234  3.569604  3.498123  3.377383  3.557769  3.420157  3.431937  3.381201  3.371428  3.436842  3.383312  3.479034  3.590377 
dram[4]:  3.577519  3.595550  3.570496  3.595550  3.583979  3.563543  3.427649  3.447165  3.469496  3.490691  3.384314  3.411533  3.451783  3.433465  3.551365  3.485461 
dram[5]:  3.506989  3.617725  3.541935  3.655585  3.535623  3.724967  3.442133  3.480996  3.484687  3.511409  3.337209  3.431398  3.403922  3.506057  3.503193  3.622691 
average row locality = 257997/73863 = 3.492913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1133      1138      1137      1125      1143      1161      1150      1132      1127      1130      1113      1114      1123      1121      1138      1140 
dram[1]:      1134      1143      1131      1125      1149      1157      1144      1135      1125      1132      1120      1116      1131      1122      1139      1141 
dram[2]:      1142      1142      1131      1132      1149      1159      1151      1143      1123      1128      1107      1119      1125      1119      1132      1139 
dram[3]:      1151      1128      1124      1127      1154      1161      1143      1153      1118      1128      1119      1119      1128      1115      1131      1142 
dram[4]:      1153      1134      1127      1128      1150      1152      1143      1152      1125      1131      1121      1123      1129      1118      1128      1142 
dram[5]:      1143      1122      1130      1129      1156      1159      1135      1142      1130      1120      1115      1126      1120      1117      1136      1139 
total reads: 108826
bank skew: 1161/1107 = 1.05
chip skew: 18156/18119 = 1.00
number of total write accesses:
dram[0]:      1617      1617      1613      1610      1624      1629      1537      1508      1485      1500      1472      1469      1480      1486      1616      1611 
dram[1]:      1613      1613      1613      1611      1628      1626      1524      1509      1485      1489      1466      1472      1490      1478      1609      1615 
dram[2]:      1613      1614      1607      1625      1632      1627      1525      1514      1491      1493      1466      1478      1471      1472      1600      1615 
dram[3]:      1622      1613      1599      1619      1641      1634      1515      1526      1495      1494      1471      1477      1484      1480      1607      1619 
dram[4]:      1616      1613      1608      1619      1624      1624      1510      1523      1491      1494      1468      1480      1484      1488      1603      1615 
dram[5]:      1617      1613      1615      1620      1623      1631      1512      1514      1487      1496      1468      1475      1484      1488      1607      1607 
total reads: 149171
bank skew: 1641/1466 = 1.12
chip skew: 24896/24841 = 1.00
average mf latency per bank:
dram[0]:        498       508       498       493       496       488       505       508       492       496       498       500       502       502       505       507
dram[1]:        506       498       507       497       490       489       503       504       503       501       503       499       502       497       508       507
dram[2]:        532       507       515       502       510       511       522       514       511       504       521       508       520       505       536       521
dram[3]:        509       513       504       498       507       503       509       512       501       497       497       509       500       503       513       509
dram[4]:        504       502       510       495       487       498       503       509       497       496       495       508       506       507       509       509
dram[5]:        515       509       506       496       498       490       522       507       518       501       511       507       525       500       524       513
maximum mf latency per bank:
dram[0]:       1611      1320      1502      1464      1531      1413      1299      1507      1478      1350      1436      1417      1575      1443      1659      1603
dram[1]:       1510      1458      1622      1751      1350      1650      1348      1741      1623      1539      1459      1428      1370      1389      1381      1550
dram[2]:       1619      1392      1413      1500      1371      1419      1536      1374      1633      1367      1428      1364      1419      1628      1650      1488
dram[3]:       1521      1716      1492      1546      1610      1338      1480      1431      1547      1525      1379      1477      1531      1314      1433      1294
dram[4]:       1614      1534      1460      1414      1347      1629      1358      1401      1416      1731      1467      1497      1256      1398      1597      1386
dram[5]:       1410      1800      1354      1382      1440      1491      1395      1550      1480      1487      1523      1377      1489      1385      1543      1589
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233392 n_nop=147261 n_act=12179 n_pre=12163 n_req=42999 n_rd=36250 n_write=25539 bw_util=0.5295
n_activity=214311 dram_eff=0.5766
bk0: 2266a 153021i bk1: 2276a 151183i bk2: 2274a 150353i bk3: 2250a 149995i bk4: 2286a 148606i bk5: 2322a 148614i bk6: 2300a 150270i bk7: 2264a 149402i bk8: 2254a 155625i bk9: 2260a 155580i bk10: 2226a 155407i bk11: 2228a 156183i bk12: 2246a 154401i bk13: 2242a 153434i bk14: 2276a 149136i bk15: 2280a 146809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233392 n_nop=146782 n_act=12400 n_pre=12384 n_req=42985 n_rd=36288 n_write=25538 bw_util=0.5298
n_activity=214278 dram_eff=0.5771
bk0: 2268a 151050i bk1: 2286a 149585i bk2: 2262a 150759i bk3: 2250a 148946i bk4: 2298a 146499i bk5: 2314a 146869i bk6: 2288a 150110i bk7: 2270a 149006i bk8: 2250a 156519i bk9: 2264a 154610i bk10: 2240a 155852i bk11: 2232a 154910i bk12: 2262a 151680i bk13: 2244a 154085i bk14: 2278a 148819i bk15: 2282a 146949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233392 n_nop=146837 n_act=12384 n_pre=12368 n_req=42984 n_rd=36282 n_write=25521 bw_util=0.5296
n_activity=213102 dram_eff=0.58
bk0: 2284a 150109i bk1: 2284a 150223i bk2: 2262a 147861i bk3: 2264a 150408i bk4: 2298a 148996i bk5: 2318a 143614i bk6: 2302a 149492i bk7: 2286a 148928i bk8: 2246a 155909i bk9: 2256a 154568i bk10: 2214a 154822i bk11: 2238a 153575i bk12: 2250a 154329i bk13: 2238a 153816i bk14: 2264a 145787i bk15: 2278a 145692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9222
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233392 n_nop=146768 n_act=12406 n_pre=12390 n_req=43037 n_rd=36282 n_write=25546 bw_util=0.5298
n_activity=214131 dram_eff=0.5775
bk0: 2302a 151513i bk1: 2256a 151518i bk2: 2248a 150842i bk3: 2254a 149110i bk4: 2308a 148370i bk5: 2322a 148254i bk6: 2286a 151280i bk7: 2306a 150310i bk8: 2236a 155092i bk9: 2256a 154538i bk10: 2238a 155911i bk11: 2238a 152912i bk12: 2256a 152912i bk13: 2230a 153251i bk14: 2262a 147831i bk15: 2284a 147024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7871
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233392 n_nop=147013 n_act=12281 n_pre=12265 n_req=43016 n_rd=36312 n_write=25521 bw_util=0.5299
n_activity=214292 dram_eff=0.5771
bk0: 2306a 151818i bk1: 2268a 152276i bk2: 2254a 150149i bk3: 2256a 150021i bk4: 2300a 149330i bk5: 2304a 147648i bk6: 2286a 149731i bk7: 2304a 148792i bk8: 2250a 157941i bk9: 2262a 155246i bk10: 2242a 155442i bk11: 2246a 153505i bk12: 2258a 152776i bk13: 2236a 152130i bk14: 2256a 148095i bk15: 2284a 148522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.7972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233392 n_nop=147226 n_act=12214 n_pre=12198 n_req=42976 n_rd=36238 n_write=25516 bw_util=0.5292
n_activity=212969 dram_eff=0.5799
bk0: 2286a 152118i bk1: 2244a 153385i bk2: 2260a 150217i bk3: 2258a 151143i bk4: 2312a 149440i bk5: 2318a 149197i bk6: 2270a 151144i bk7: 2284a 151005i bk8: 2260a 156403i bk9: 2240a 156744i bk10: 2230a 155439i bk11: 2252a 154159i bk12: 2240a 152251i bk13: 2234a 154021i bk14: 2272a 146647i bk15: 2278a 147213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.8962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17716, Miss = 9064, Miss_rate = 0.512, Pending_hits = 7187, Reservation_fails = 793
L2_cache_bank[1]: Access = 17763, Miss = 9061, Miss_rate = 0.510, Pending_hits = 7176, Reservation_fails = 1332
L2_cache_bank[2]: Access = 17721, Miss = 9073, Miss_rate = 0.512, Pending_hits = 7166, Reservation_fails = 1275
L2_cache_bank[3]: Access = 17776, Miss = 9071, Miss_rate = 0.510, Pending_hits = 7141, Reservation_fails = 733
L2_cache_bank[4]: Access = 17712, Miss = 9060, Miss_rate = 0.512, Pending_hits = 7147, Reservation_fails = 1508
L2_cache_bank[5]: Access = 17746, Miss = 9081, Miss_rate = 0.512, Pending_hits = 7181, Reservation_fails = 1227
L2_cache_bank[6]: Access = 17752, Miss = 9068, Miss_rate = 0.511, Pending_hits = 7180, Reservation_fails = 1443
L2_cache_bank[7]: Access = 17651, Miss = 9073, Miss_rate = 0.514, Pending_hits = 7196, Reservation_fails = 629
L2_cache_bank[8]: Access = 17793, Miss = 9076, Miss_rate = 0.510, Pending_hits = 7156, Reservation_fails = 892
L2_cache_bank[9]: Access = 17654, Miss = 9080, Miss_rate = 0.514, Pending_hits = 7189, Reservation_fails = 725
L2_cache_bank[10]: Access = 17902, Miss = 9065, Miss_rate = 0.506, Pending_hits = 7173, Reservation_fails = 1474
L2_cache_bank[11]: Access = 17662, Miss = 9054, Miss_rate = 0.513, Pending_hits = 7183, Reservation_fails = 806
L2_total_cache_accesses = 212848
L2_total_cache_misses = 108826
L2_total_cache_miss_rate = 0.5113
L2_total_cache_pending_hits = 86075
L2_total_cache_reservation_fails = 12837
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2705
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9279
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 59288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6804
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1493
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 198
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 185
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3228
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.202

icnt_total_pkts_mem_to_simt=446066
icnt_total_pkts_simt_to_mem=367416
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.5628
	minimum = 6
	maximum = 919
Network latency average = 32.7087
	minimum = 6
	maximum = 834
Slowest packet = 29491
Flit latency average = 29.4833
	minimum = 6
	maximum = 833
Slowest flit = 316867
Fragmentation average = 0.184794
	minimum = 0
	maximum = 515
Injected packet rate average = 0.0924084
	minimum = 0.0576192 (at node 9)
	maximum = 0.115399 (at node 8)
Accepted packet rate average = 0.0924084
	minimum = 0.0576192 (at node 9)
	maximum = 0.115399 (at node 8)
Injected flit rate average = 0.171533
	minimum = 0.101522 (at node 9)
	maximum = 0.204153 (at node 23)
Accepted flit rate average= 0.171533
	minimum = 0.112485 (at node 9)
	maximum = 0.225771 (at node 8)
Injected packet length average = 1.85625
Accepted packet length average = 1.85625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.2653 (2 samples)
	minimum = 6 (2 samples)
	maximum = 576.5 (2 samples)
Network latency average = 24.834 (2 samples)
	minimum = 6 (2 samples)
	maximum = 534 (2 samples)
Flit latency average = 22.6462 (2 samples)
	minimum = 6 (2 samples)
	maximum = 533.5 (2 samples)
Fragmentation average = 0.0923968 (2 samples)
	minimum = 0 (2 samples)
	maximum = 257.5 (2 samples)
Injected packet rate average = 0.0686693 (2 samples)
	minimum = 0.043351 (2 samples)
	maximum = 0.087047 (2 samples)
Accepted packet rate average = 0.0686693 (2 samples)
	minimum = 0.043351 (2 samples)
	maximum = 0.087047 (2 samples)
Injected flit rate average = 0.15285 (2 samples)
	minimum = 0.065479 (2 samples)
	maximum = 0.237511 (2 samples)
Accepted flit rate average = 0.15285 (2 samples)
	minimum = 0.080233 (2 samples)
	maximum = 0.254237 (2 samples)
Injected packet size average = 2.22589 (2 samples)
Accepted packet size average = 2.22589 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 6 sec (126 sec)
gpgpu_simulation_rate = 206022 (inst/sec)
gpgpu_simulation_rate = 1423 (cycle/sec)
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,6,1) blockDim = (768,1,1) 
####  CUstream_st::push: Start pushing kernel: histo_main_kernel  ####
kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,179345)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37207,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37208,179345)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37243,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37244,179345)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42202,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(42203,179345)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42303,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(42304,179345)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (42556,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(42557,179345)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42593,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(42594,179345)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42977,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(42978,179345)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (42981,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(42982,179345)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (43028,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(43029,179345)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (43385,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(43386,179345)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43399,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(43400,179345)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43475,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(43476,179345)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (43670,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(43671,179345)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (43756,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(43757,179345)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43760,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(43761,179345)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (74468,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(74469,179345)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (74984,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(74985,179345)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (78920,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(78921,179345)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (79024,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(79025,179345)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (79414,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(79415,179345)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (79532,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(79533,179345)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (79638,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(79639,179345)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (79848,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(79849,179345)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (79850,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(79851,179345)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (79872,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(79873,179345)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (79891,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(79892,179345)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (79899,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(79900,179345)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (79935,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(79936,179345)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (89951,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(89952,179345)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (91938,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(91939,179345)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (121134,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(121135,179345)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (121204,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(121205,179345)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (123401,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(123402,179345)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (123630,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(123631,179345)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (124215,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(124216,179345)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (124299,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(124300,179345)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (124309,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(124310,179345)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (124342,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(124343,179345)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (124375,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(124376,179345)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (125471,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(125472,179345)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (125792,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(125793,179345)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (126486,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(126487,179345)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (126512,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(126513,179345)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (135813,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(135814,179345)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (139066,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(139067,179345)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (160654,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(160655,179345)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (160751,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(160752,179345)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (166801,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(166802,179345)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (167297,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(167298,179345)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (167486,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(167487,179345)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (167515,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(167516,179345)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (169734,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(169735,179345)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (169813,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(169814,179345)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (169835,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(169836,179345)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (170621,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(170622,179345)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (170833,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(170834,179345)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (171074,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(171075,179345)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (171087,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(171088,179345)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (173130,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(173131,179345)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (176267,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(176268,179345)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (197263,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(197264,179345)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (197694,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(197695,179345)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (203981,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(203982,179345)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (204079,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(204080,179345)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (204274,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(204275,179345)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (204539,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(204540,179345)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (204680,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(204681,179345)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (204692,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(204693,179345)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (205108,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(205109,179345)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (207947,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (208322,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (208328,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (208364,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (210229,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (213732,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (233034,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (233276,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (238701,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (238835,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (239237,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (239241,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (239269,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (239388,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (239410,179345), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_').
GPGPU-Sim uArch: GPU detected kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' finished on shader 6.
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 239411
gpu_sim_insn = 76493760
gpu_ipc =     319.5081
gpu_tot_sim_cycle = 418756
gpu_tot_sim_insn = 102452600
gpu_tot_ipc =     244.6594
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 568644
gpu_stall_icnt2sh    = 298927
gpu_total_sim_rate=290233

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2248886
	L1I_total_cache_misses = 17024
	L1I_total_cache_miss_rate = 0.0076
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15856
L1D_cache:
	L1D_cache_core[0]: Access = 72846, Miss = 30912, Miss_rate = 0.424, Pending_hits = 41691, Reservation_fails = 140604
	L1D_cache_core[1]: Access = 67140, Miss = 25136, Miss_rate = 0.374, Pending_hits = 41669, Reservation_fails = 117601
	L1D_cache_core[2]: Access = 67362, Miss = 25080, Miss_rate = 0.372, Pending_hits = 41878, Reservation_fails = 113717
	L1D_cache_core[3]: Access = 57734, Miss = 22691, Miss_rate = 0.393, Pending_hits = 34742, Reservation_fails = 113564
	L1D_cache_core[4]: Access = 66504, Miss = 24783, Miss_rate = 0.373, Pending_hits = 41541, Reservation_fails = 116254
	L1D_cache_core[5]: Access = 63654, Miss = 28478, Miss_rate = 0.447, Pending_hits = 34913, Reservation_fails = 137738
	L1D_cache_core[6]: Access = 75800, Miss = 34090, Miss_rate = 0.450, Pending_hits = 41538, Reservation_fails = 149334
	L1D_cache_core[7]: Access = 64152, Miss = 28825, Miss_rate = 0.449, Pending_hits = 34865, Reservation_fails = 143190
	L1D_cache_core[8]: Access = 76184, Miss = 34135, Miss_rate = 0.448, Pending_hits = 41879, Reservation_fails = 145943
	L1D_cache_core[9]: Access = 66866, Miss = 24888, Miss_rate = 0.372, Pending_hits = 41798, Reservation_fails = 110881
	L1D_cache_core[10]: Access = 67556, Miss = 25234, Miss_rate = 0.374, Pending_hits = 41966, Reservation_fails = 114385
	L1D_cache_core[11]: Access = 67636, Miss = 32122, Miss_rate = 0.475, Pending_hits = 35166, Reservation_fails = 146765
	L1D_cache_core[12]: Access = 57542, Miss = 22333, Miss_rate = 0.388, Pending_hits = 34899, Reservation_fails = 112445
	L1D_cache_core[13]: Access = 76040, Miss = 34086, Miss_rate = 0.448, Pending_hits = 41788, Reservation_fails = 148107
	L1D_cache_core[14]: Access = 63390, Miss = 28384, Miss_rate = 0.448, Pending_hits = 34782, Reservation_fails = 141502
	L1D_total_cache_accesses = 1010406
	L1D_total_cache_misses = 421177
	L1D_total_cache_miss_rate = 0.4168
	L1D_total_cache_pending_hits = 585115
	L1D_total_cache_reservation_fails = 1952030
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 21744
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3285
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 585115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 250609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 624929
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21264
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1327101
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2231862
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17024
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
10169, 10099, 10086, 10086, 10073, 10073, 10073, 10087, 10060, 10060, 10060, 10060, 10060, 10060, 10060, 10060, 9517, 9447, 9406, 9406, 9393, 9393, 9407, 9393, 810, 810, 810, 810, 810, 810, 810, 810, 1571, 1501, 1488, 1488, 1475, 1475, 1475, 1475, 1462, 1462, 1462, 1462, 1462, 1462, 1462, 1462, 
gpgpu_n_tot_thrd_icount = 119826560
gpgpu_n_tot_w_icount = 3744580
gpgpu_n_stall_shd_mem = 2801513
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 250737
gpgpu_n_mem_write_global = 170568
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6992032
gpgpu_n_store_insn = 1551936
gpgpu_n_shmem_insn = 2329536
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 690184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3285
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3285
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 104252
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2693976
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2769133	W0_Idle:1159202	W0_Scoreboard:3611855	W1:1768	W2:512	W3:0	W4:540	W5:252	W6:826	W7:3530	W8:6910	W9:13104	W10:24136	W11:38122	W12:54418	W13:71078	W14:89656	W15:100184	W16:105498	W17:100156	W18:132050	W19:71064	W20:54460	W21:38066	W22:24136	W23:13118	W24:6384	W25:2506	W26:826	W27:252	W28:28	W29:0	W30:0	W31:0	W32:2791000
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2004872 {8:250609,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8371008 {40:154440,136:16128,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 16424 {8:2053,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34082824 {136:250609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1364544 {8:170568,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 279208 {136:2053,}
maxmrqlatency = 1340 
maxdqlatency = 0 
maxmflatency = 1800 
averagemflatency = 618 
max_icnt2mem_latency = 1340 
max_icnt2sh_latency = 418755 
mrq_lat_table:187605 	11991 	13836 	29717 	59417 	73225 	70875 	30058 	3085 	218 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12526 	258431 	140750 	9613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	206220 	6235 	34588 	76997 	40391 	51412 	7498 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	115977 	112379 	20504 	1829 	63 	0 	0 	0 	0 	0 	0 	14635 	30625 	62892 	51664 	10752 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        34        32        48        38        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        33        48        40        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        34        32        48        40        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        44        40        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        33        44        36        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        42        40        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      6082      5153      5482      6356      6593      7602      4339      5929      6356      6072      7224      7115      6324      6912      5680      5862 
dram[1]:      6168      5273      6375      6408      6630      7517      6212      6023      5424      5997      7600      7440      6646      6962      5496      5875 
dram[2]:      5677      5248      6355      4665      6794      7174      6085      4187      6621      6307      7659      7763      6341      6961      5389      5628 
dram[3]:      5923      5936      6497      6357      6912      6327      6092      6098      6175      6171      7591      7223      6649      6683      5391      5540 
dram[4]:      5512      6132      6026      6225      7417      6874      5708      6035      5614      6517      7613      7135      6462      6874      5375      5974 
dram[5]:      5315      6510      6165      6231      6734      4451      5437      6043      5666      6474      7665      7576      4926      6990      5897      6004 
average row accesses per activate:
dram[0]:  4.038217  4.148693  3.920934  4.093849  3.966128  4.074016  3.914644  4.030033  3.873701  3.918614  3.951199  4.062979  3.951417  4.036424  3.915830  4.045455 
dram[1]:  3.981932  4.070570  3.940909  4.083007  3.970000  4.091053  3.956315  4.075472  3.919903  3.988449  3.831596  4.067234  3.861987  3.973878  3.998421  4.058353 
dram[2]:  3.863118  3.988226  3.868206  4.037808  3.915845  4.039062  3.851737  4.133610  3.841522  3.922890  3.824238  3.941564  3.740599  3.925687  3.737972  3.891104 
dram[3]:  3.954228  4.112916  3.902861  4.009977  3.996142  4.031128  3.902038  4.132231  3.915993  3.877306  3.910057  3.958643  3.891287  3.868735  3.914087  4.002362 
dram[4]:  3.996078  4.104200  3.910392  4.026154  3.975347  4.024125  3.836546  4.027353  3.886218  3.934253  3.818690  3.956343  3.810642  3.876190  3.866003  3.907834 
dram[5]:  4.069656  4.200000  3.999231  4.190515  4.032006  4.338926  3.998391  4.164854  3.974611  4.085448  3.875812  4.131896  3.820755  4.037159  3.945440  4.123678 
average row locality = 480055/120800 = 3.973965
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3323      3330      3397      3385      3365      3383      3271      3253      3179      3182      3145      3145      3197      3197      3326      3330 
dram[1]:      3326      3333      3391      3395      3371      3379      3265      3254      3177      3174      3152      3146      3205      3198      3327      3331 
dram[2]:      3335      3335      3391      3402      3371      3381      3272      3263      3175      3170      3139      3150      3199      3195      3320      3329 
dram[3]:      3345      3320      3384      3397      3377      3383      3263      3272      3170      3170      3151      3149      3192      3191      3319      3332 
dram[4]:      3347      3338      3387      3407      3373      3384      3263      3282      3177      3183      3153      3162      3193      3203      3316      3341 
dram[5]:      3336      3317      3390      3391      3379      3380      3254      3262      3182      3162      3147      3158      3184      3201      3324      3329 
total reads: 314579
bank skew: 3407/3139 = 1.09
chip skew: 52509/52396 = 1.00
number of total write accesses:
dram[0]:      1749      1748      1810      1806      1787      1791      1728      1712      1667      1681      1632      1629      1683      1679      1745      1743 
dram[1]:      1743      1743      1811      1819      1790      1788      1716      1714      1668      1660      1626      1633      1692      1670      1739      1746 
dram[2]:      1745      1746      1804      1831      1794      1789      1716      1718      1673      1663      1626      1639      1675      1665      1730      1745 
dram[3]:      1752      1743      1799      1828      1802      1797      1716      1728      1678      1665      1631      1637      1676      1672      1738      1751 
dram[4]:      1748      1743      1806      1827      1787      1787      1713      1724      1673      1664      1628      1641      1677      1681      1733      1747 
dram[5]:      1747      1744      1813      1822      1786      1792      1716      1715      1671      1667      1628      1635      1676      1688      1738      1739 
total reads: 165476
bank skew: 1831/1626 = 1.13
chip skew: 27613/27558 = 1.00
average mf latency per bank:
dram[0]:        401       408       400       401       400       396       403       403       398       401       399       401       401       402       408       410
dram[1]:        404       403       405       403       397       397       400       404       404       405       400       399       402       398       409       410
dram[2]:        420       407       411       407       408       409       411       409       410       405       412       404       410       404       424       418
dram[3]:        408       410       404       403       406       405       404       408       404       402       398       406       402       403       413       411
dram[4]:        406       403       410       401       395       401       400       407       402       401       397       405       405       404       410       412
dram[5]:        410       407       407       403       401       398       411       406       412       406       405       405       414       402       419       412
maximum mf latency per bank:
dram[0]:       1611      1320      1502      1464      1531      1413      1299      1507      1478      1350      1436      1417      1575      1443      1659      1603
dram[1]:       1510      1458      1622      1751      1350      1650      1348      1741      1623      1621      1459      1428      1370      1389      1381      1550
dram[2]:       1619      1392      1413      1500      1371      1419      1536      1374      1633      1500      1428      1364      1419      1628      1650      1488
dram[3]:       1521      1716      1492      1546      1610      1338      1480      1431      1547      1572      1379      1477      1531      1314      1433      1294
dram[4]:       1614      1534      1460      1414      1347      1629      1358      1401      1416      1731      1467      1497      1256      1398      1597      1407
dram[5]:       1410      1800      1354      1382      1440      1491      1395      1634      1480      1587      1523      1377      1489      1385      1543      1589
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544953 n_nop=369136 n_act=20023 n_pre=20007 n_req=79998 n_rd=104816 n_write=30971 bw_util=0.4983
n_activity=504692 dram_eff=0.5381
bk0: 6646a 428646i bk1: 6660a 426197i bk2: 6794a 419407i bk3: 6770a 419285i bk4: 6730a 419115i bk5: 6766a 420465i bk6: 6542a 418564i bk7: 6506a 417380i bk8: 6358a 432050i bk9: 6364a 431040i bk10: 6290a 430681i bk11: 6290a 431389i bk12: 6394a 425650i bk13: 6394a 425650i bk14: 6652a 421163i bk15: 6660a 419309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.94268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544953 n_nop=369071 n_act=20039 n_pre=20023 n_req=79982 n_rd=104848 n_write=30972 bw_util=0.4985
n_activity=505436 dram_eff=0.5374
bk0: 6652a 427266i bk1: 6666a 424358i bk2: 6782a 421344i bk3: 6790a 418430i bk4: 6742a 417823i bk5: 6758a 418980i bk6: 6530a 419844i bk7: 6508a 417949i bk8: 6354a 432394i bk9: 6348a 430436i bk10: 6304a 431110i bk11: 6292a 430685i bk12: 6410a 422643i bk13: 6396a 426190i bk14: 6654a 421312i bk15: 6662a 420194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.96862
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x8156fc80, atomic=0 1 entries : 0x7fb06b1b1580 :  mf: uid=5417798, sid06:w03, part=2, addr=0x8156fc80, load , size=128, unknown  status = IN_PARTITION_DRAM (418753), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544953 n_nop=368206 n_act=20478 n_pre=20462 n_req=79986 n_rd=104854 n_write=30953 bw_util=0.4984
n_activity=504334 dram_eff=0.5386
bk0: 6670a 424570i bk1: 6670a 424134i bk2: 6782a 416987i bk3: 6804a 418264i bk4: 6742a 420587i bk5: 6762a 413834i bk6: 6544a 418618i bk7: 6526a 416930i bk8: 6350a 431393i bk9: 6340a 430554i bk10: 6278a 429424i bk11: 6300a 428779i bk12: 6398a 425295i bk13: 6390a 425901i bk14: 6640a 417105i bk15: 6658a 416119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.03029
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544953 n_nop=368749 n_act=20205 n_pre=20189 n_req=80028 n_rd=104830 n_write=30980 bw_util=0.4984
n_activity=503211 dram_eff=0.5398
bk0: 6690a 427937i bk1: 6640a 426454i bk2: 6768a 420090i bk3: 6794a 417637i bk4: 6754a 419853i bk5: 6766a 418972i bk6: 6526a 419695i bk7: 6544a 418837i bk8: 6340a 431115i bk9: 6340a 430668i bk10: 6302a 431147i bk11: 6298a 428390i bk12: 6384a 424197i bk13: 6382a 425449i bk14: 6638a 419537i bk15: 6664a 419307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.97181
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544953 n_nop=368280 n_act=20356 n_pre=20340 n_req=80088 n_rd=105018 n_write=30959 bw_util=0.499
n_activity=505116 dram_eff=0.5384
bk0: 6694a 427534i bk1: 6676a 426466i bk2: 6774a 419492i bk3: 6814a 418203i bk4: 6746a 419999i bk5: 6768a 418080i bk6: 6526a 417256i bk7: 6564a 416282i bk8: 6354a 433717i bk9: 6366a 431163i bk10: 6306a 430467i bk11: 6324a 427446i bk12: 6386a 424429i bk13: 6406a 423684i bk14: 6632a 420246i bk15: 6682a 419224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.96505
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544953 n_nop=369821 n_act=19700 n_pre=19684 n_req=79973 n_rd=104792 n_write=30956 bw_util=0.4982
n_activity=502997 dram_eff=0.5398
bk0: 6672a 428415i bk1: 6634a 427781i bk2: 6780a 421131i bk3: 6782a 420727i bk4: 6758a 421296i bk5: 6760a 420340i bk6: 6508a 420008i bk7: 6524a 419701i bk8: 6364a 432673i bk9: 6324a 432932i bk10: 6294a 430808i bk11: 6316a 429888i bk12: 6368a 424645i bk13: 6402a 425849i bk14: 6648a 419150i bk15: 6658a 420159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.99852

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35248, Miss = 26203, Miss_rate = 0.743, Pending_hits = 7365, Reservation_fails = 794
L2_cache_bank[1]: Access = 35295, Miss = 26205, Miss_rate = 0.742, Pending_hits = 7356, Reservation_fails = 1334
L2_cache_bank[2]: Access = 35253, Miss = 26214, Miss_rate = 0.744, Pending_hits = 7342, Reservation_fails = 1275
L2_cache_bank[3]: Access = 35308, Miss = 26210, Miss_rate = 0.742, Pending_hits = 7323, Reservation_fails = 733
L2_cache_bank[4]: Access = 35274, Miss = 26202, Miss_rate = 0.743, Pending_hits = 7324, Reservation_fails = 1508
L2_cache_bank[5]: Access = 35292, Miss = 26225, Miss_rate = 0.743, Pending_hits = 7366, Reservation_fails = 1331
L2_cache_bank[6]: Access = 35302, Miss = 26201, Miss_rate = 0.742, Pending_hits = 7359, Reservation_fails = 1568
L2_cache_bank[7]: Access = 35197, Miss = 26214, Miss_rate = 0.745, Pending_hits = 7380, Reservation_fails = 745
L2_cache_bank[8]: Access = 35343, Miss = 26209, Miss_rate = 0.742, Pending_hits = 7340, Reservation_fails = 1097
L2_cache_bank[9]: Access = 35216, Miss = 26300, Miss_rate = 0.747, Pending_hits = 7370, Reservation_fails = 739
L2_cache_bank[10]: Access = 35436, Miss = 26196, Miss_rate = 0.739, Pending_hits = 7360, Reservation_fails = 1578
L2_cache_bank[11]: Access = 35209, Miss = 26200, Miss_rate = 0.744, Pending_hits = 7362, Reservation_fails = 807
L2_total_cache_accesses = 423373
L2_total_cache_misses = 314579
L2_total_cache_miss_rate = 0.7430
L2_total_cache_pending_hits = 88247
L2_total_cache_reservation_fails = 13509
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 238961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2705
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9279
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6827
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1634
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 218
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 201
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3877
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.250

icnt_total_pkts_mem_to_simt=1434179
icnt_total_pkts_simt_to_mem=642453
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.1537
	minimum = 6
	maximum = 361
Network latency average = 10.9878
	minimum = 6
	maximum = 356
Slowest packet = 497326
Flit latency average = 10.1816
	minimum = 6
	maximum = 352
Slowest flit = 1029205
Fragmentation average = 0.0302791
	minimum = 0
	maximum = 331
Injected packet rate average = 0.0651367
	minimum = 0.0521781 (at node 3)
	maximum = 0.073355 (at node 19)
Accepted packet rate average = 0.0651367
	minimum = 0.0521781 (at node 3)
	maximum = 0.073355 (at node 19)
Injected flit rate average = 0.19541
	minimum = 0.0682174 (at node 3)
	maximum = 0.34432 (at node 19)
Accepted flit rate average= 0.19541
	minimum = 0.0956848 (at node 15)
	maximum = 0.295713 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.5614 (3 samples)
	minimum = 6 (3 samples)
	maximum = 504.667 (3 samples)
Network latency average = 20.2186 (3 samples)
	minimum = 6 (3 samples)
	maximum = 474.667 (3 samples)
Flit latency average = 18.4913 (3 samples)
	minimum = 6 (3 samples)
	maximum = 473 (3 samples)
Fragmentation average = 0.0716909 (3 samples)
	minimum = 0 (3 samples)
	maximum = 282 (3 samples)
Injected packet rate average = 0.0674918 (3 samples)
	minimum = 0.0462934 (3 samples)
	maximum = 0.082483 (3 samples)
Accepted packet rate average = 0.0674918 (3 samples)
	minimum = 0.0462934 (3 samples)
	maximum = 0.082483 (3 samples)
Injected flit rate average = 0.167037 (3 samples)
	minimum = 0.0663918 (3 samples)
	maximum = 0.273114 (3 samples)
Accepted flit rate average = 0.167037 (3 samples)
	minimum = 0.0853836 (3 samples)
	maximum = 0.268063 (3 samples)
Injected packet size average = 2.47492 (3 samples)
Accepted packet size average = 2.47492 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 53 sec (353 sec)
gpgpu_simulation_rate = 290233 (inst/sec)
gpgpu_simulation_rate = 1186 (cycle/sec)
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
####  CUstream_st::push: Start pushing kernel: histo_final_kernel  ####
kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,418756)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34844,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34845,418756)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (35101,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(35102,418756)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35168,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35169,418756)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35463,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35464,418756)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35588,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35589,418756)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35724,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35725,418756)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35762,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35763,418756)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (35881,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(35882,418756)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36133,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36134,418756)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (36367,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(36368,418756)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36413,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(36414,418756)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36442,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36443,418756)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36500,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36501,418756)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36527,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36528,418756)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36744,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36745,418756)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (69152,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(69153,418756)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (69691,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(69692,418756)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (70177,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(70178,418756)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (70182,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(70183,418756)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (70398,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(70399,418756)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (70567,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(70568,418756)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (71141,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(71142,418756)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (71405,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(71406,418756)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (71703,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(71704,418756)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (71805,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(71806,418756)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (71931,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(71932,418756)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (71989,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(71990,418756)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (72032,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (72166,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (72753,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (92196,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (93004,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (93016,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (93133,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (93234,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (93328,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (93492,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (93566,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (93644,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (93746,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (93865,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (93896,418756), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z18histo_final_kerneljjjjPjS_S_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z18histo_final_kerneljjjjPjS_S_S_' finished on shader 7.
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 93897
gpu_sim_insn = 14981120
gpu_ipc =     159.5484
gpu_tot_sim_cycle = 512653
gpu_tot_sim_insn = 117433720
gpu_tot_ipc =     229.0706
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 671043
gpu_stall_icnt2sh    = 370587
gpu_total_sim_rate=283656

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2502548
	L1I_total_cache_misses = 27838
	L1I_total_cache_miss_rate = 0.0111
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15856
L1D_cache:
	L1D_cache_core[0]: Access = 81070, Miss = 35820, Miss_rate = 0.442, Pending_hits = 44868, Reservation_fails = 188349
	L1D_cache_core[1]: Access = 75172, Miss = 29959, Miss_rate = 0.399, Pending_hits = 44705, Reservation_fails = 164419
	L1D_cache_core[2]: Access = 75394, Miss = 29887, Miss_rate = 0.396, Pending_hits = 44918, Reservation_fails = 161599
	L1D_cache_core[3]: Access = 63622, Miss = 26271, Miss_rate = 0.413, Pending_hits = 36884, Reservation_fails = 150449
	L1D_cache_core[4]: Access = 74536, Miss = 29608, Miss_rate = 0.397, Pending_hits = 44563, Reservation_fails = 160776
	L1D_cache_core[5]: Access = 71686, Miss = 33295, Miss_rate = 0.464, Pending_hits = 37898, Reservation_fails = 184089
	L1D_cache_core[6]: Access = 84024, Miss = 39000, Miss_rate = 0.464, Pending_hits = 44684, Reservation_fails = 197524
	L1D_cache_core[7]: Access = 72184, Miss = 33649, Miss_rate = 0.466, Pending_hits = 37899, Reservation_fails = 187548
	L1D_cache_core[8]: Access = 82072, Miss = 37711, Miss_rate = 0.459, Pending_hits = 44062, Reservation_fails = 185477
	L1D_cache_core[9]: Access = 74898, Miss = 29698, Miss_rate = 0.397, Pending_hits = 44852, Reservation_fails = 157618
	L1D_cache_core[10]: Access = 75588, Miss = 30062, Miss_rate = 0.398, Pending_hits = 45013, Reservation_fails = 159211
	L1D_cache_core[11]: Access = 75668, Miss = 36929, Miss_rate = 0.488, Pending_hits = 38210, Reservation_fails = 193693
	L1D_cache_core[12]: Access = 65574, Miss = 27166, Miss_rate = 0.414, Pending_hits = 37907, Reservation_fails = 160016
	L1D_cache_core[13]: Access = 84072, Miss = 38882, Miss_rate = 0.462, Pending_hits = 44838, Reservation_fails = 193436
	L1D_cache_core[14]: Access = 69278, Miss = 31956, Miss_rate = 0.461, Pending_hits = 36972, Reservation_fails = 179865
	L1D_total_cache_accesses = 1124838
	L1D_total_cache_misses = 489893
	L1D_total_cache_miss_rate = 0.4355
	L1D_total_cache_pending_hits = 628273
	L1D_total_cache_reservation_fails = 2624069
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 29136
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0165
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3285
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 599195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 285425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 850734
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28656
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1773335
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2474710
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27838
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
12256, 12186, 12173, 12173, 12160, 12160, 12160, 12174, 12147, 12147, 12147, 12147, 12147, 12147, 12147, 12147, 9517, 9447, 9406, 9406, 9393, 9393, 9407, 9393, 810, 810, 810, 810, 810, 810, 810, 810, 1571, 1501, 1488, 1488, 1475, 1475, 1475, 1475, 1462, 1462, 1462, 1462, 1462, 1462, 1462, 1462, 
gpgpu_n_tot_thrd_icount = 134936704
gpgpu_n_tot_w_icount = 4216772
gpgpu_n_stall_shd_mem = 3547280
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 285553
gpgpu_n_mem_write_global = 236104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7770272
gpgpu_n_store_insn = 2076224
gpgpu_n_shmem_insn = 2329536
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 926728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3285
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3285
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 104252
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3439743
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3786689	W0_Idle:1498779	W0_Scoreboard:4456702	W1:1768	W2:512	W3:0	W4:540	W5:252	W6:826	W7:3530	W8:6910	W9:13104	W10:24136	W11:38122	W12:54418	W13:71078	W14:89656	W15:100184	W16:105498	W17:100156	W18:132050	W19:71064	W20:54460	W21:38066	W22:24136	W23:13118	W24:6384	W25:2506	W26:826	W27:252	W28:28	W29:0	W30:0	W31:0	W32:3263192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2283400 {8:285425,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12335936 {40:187208,72:28160,136:20736,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 24488 {8:3061,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38817800 {136:285425,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1888832 {8:236104,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 416296 {136:3061,}
maxmrqlatency = 1340 
maxdqlatency = 0 
maxmflatency = 1800 
averagemflatency = 462 
max_icnt2mem_latency = 1340 
max_icnt2sh_latency = 512652 
mrq_lat_table:219673 	14645 	17127 	37210 	73567 	92277 	88985 	35717 	3524 	247 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15722 	318085 	177802 	10063 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	222726 	9963 	45596 	112750 	60722 	64476 	8468 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	130771 	126708 	25657 	2368 	64 	0 	0 	0 	0 	0 	0 	14635 	30625 	62892 	51664 	76288 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        75       100        70       100        60        70        50        40        50        50       100       100        85        95        80        80 
dram[1]:       100       100        80        80        75        80        64        55        70        80        90        90        90       100        80        80 
dram[2]:        75        55        75       100        50        48        57        55        56        55       100       100        88        80        80        80 
dram[3]:       100       100        85        75        75        80        65        54        62        62        95        86       100       100        80       100 
dram[4]:       100        97       100       100        55        45        55        64        50        55        95       100        95        97        80        80 
dram[5]:       100       100       100        70        80        80        62        50        50        63        95        92       100       100       100        95 
maximum service time to same row:
dram[0]:     11196      8131      7434      9537      8883     12420      9477      7516      8415      8039     10519      7115      8371      6912      8909      8042 
dram[1]:      6168      9079      6577      8162      7312      9675     10125      9977      9720      8637      7600      8413      9080      8936      8914      8109 
dram[2]:     12419     10658      7714      7934      6805     11083      7071      8516      9972      7520      7659      7763      6867      7255      8723      8399 
dram[3]:      9564     11756      8938      8964      9995     11461      8750      8480      9842      8233      9490      9644      9375      8927      8611      8097 
dram[4]:      9363     12972      8520      8173     12894     15348      6233      9311      8714      9306      7613      7135      7671      6874      8134      8989 
dram[5]:      8797     15234      7434      8810      9651      8725      9160      9219      6853      8375      8232      9220      8382      8552      8361     12360 
average row accesses per activate:
dram[0]:  4.417518  4.542449  4.310226  4.586988  4.175438  4.318498  4.089933  4.284099  4.102993  4.207534  4.362963  4.638080  4.296507  4.514243  4.304317  4.406816 
dram[1]:  4.479675  4.480000  4.446643  4.589091  4.353394  4.553362  4.275352  4.445827  4.246949  4.240288  4.425373  4.530628  4.353195  4.455555  4.498891  4.554397 
dram[2]:  4.326443  4.338119  4.272851  4.421568  4.106171  4.247430  4.140136  4.378963  4.133473  4.187723  4.349147  4.315790  4.135210  4.301075  4.080081  4.238858 
dram[3]:  4.430758  4.588636  4.436042  4.523946  4.386348  4.424716  4.243563  4.536694  4.244635  4.130252  4.458771  4.526356  4.361594  4.348770  4.369596  4.422045 
dram[4]:  4.343123  4.529191  4.292466  4.421274  4.214820  4.190283  4.031126  4.339716  4.199288  4.215054  4.250540  4.427715  4.252825  4.267186  4.227813  4.277973 
dram[5]:  4.579819  4.691950  4.562545  4.731835  4.464132  4.805406  4.371428  4.456934  4.305072  4.422673  4.455572  4.673726  4.328046  4.533733  4.358680  4.692071 
average row locality = 583000/133467 = 4.368121
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3713      3720      3849      3837      3791      3811      3761      3757      3657      3658      3613      3615      3687      3677      3720      3722 
dram[1]:      3716      3723      3843      3857      3797      3805      3755      3758      3655      3640      3620      3616      3695      3678      3721      3723 
dram[2]:      3725      3725      3843      3864      3797      3807      3762      3767      3653      3636      3607      3620      3689      3675      3714      3721 
dram[3]:      3735      3710      3836      3859      3805      3809      3767      3776      3646      3636      3621      3619      3672      3671      3711      3724 
dram[4]:      3737      3728      3839      3869      3801      3810      3767      3786      3653      3649      3623      3632      3673      3683      3708      3733 
dram[5]:      3726      3707      3842      3845      3807      3806      3758      3766      3658      3628      3617      3626      3664      3689      3716      3721 
total reads: 357659
bank skew: 3869/3607 = 1.07
chip skew: 59691/59576 = 1.00
number of total write accesses:
dram[0]:      2339      2326      2431      2438      2397      2399      2333      2305      2239      2262      2277      2280      2341      2345      2362      2355 
dram[1]:      2345      2325      2449      2453      2424      2424      2316      2315      2261      2254      2310      2301      2369      2337      2366      2389 
dram[2]:      2345      2318      2421      2450      2391      2390      2324      2311      2262      2231      2260      2284      2336      2325      2349      2366 
dram[3]:      2344      2347      2441      2470      2428      2421      2331      2344      2288      2262      2327      2306      2347      2339      2354      2374 
dram[4]:      2326      2323      2428      2449      2399      2400      2320      2333      2247      2231      2281      2279      2349      2338      2342      2346 
dram[5]:      2356      2355      2468      2472      2416      2417      2362      2340      2283      2263      2300      2333      2339      2359      2360      2374 
total reads: 225341
bank skew: 2472/2231 = 1.11
chip skew: 37797/37363 = 1.01
average mf latency per bank:
dram[0]:        401       407       402       402       408       404       413       408       406       408       407       406       407       407       412       412
dram[1]:        413       413       412       410       413       420       420       428       419       419       416       417       415       415       422       426
dram[2]:        419       407       413       408       415       417       418       415       417       415       421       416       415       412       421       418
dram[3]:        417       419       413       410       419       419       420       423       415       416       415       420       416       412       427       423
dram[4]:        408       408       412       406       407       414       410       417       408       412       409       418       412       421       412       420
dram[5]:        416       417       415       412       412       412       429       427       424       422       417       421       421       414       431       429
maximum mf latency per bank:
dram[0]:       1611      1320      1502      1464      1531      1413      1299      1507      1478      1350      1436      1417      1575      1443      1659      1603
dram[1]:       1510      1458      1622      1751      1350      1650      1348      1741      1623      1621      1459      1428      1370      1389      1381      1550
dram[2]:       1619      1392      1413      1500      1371      1419      1536      1374      1633      1500      1428      1364      1419      1628      1650      1488
dram[3]:       1521      1716      1492      1546      1610      1338      1480      1431      1547      1572      1379      1477      1531      1314      1433      1294
dram[4]:       1614      1534      1460      1414      1347      1629      1358      1401      1416      1731      1467      1497      1256      1398      1597      1407
dram[5]:       1410      1800      1354      1382      1440      1491      1395      1634      1480      1587      1523      1377      1489      1385      1543      1589
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667147 n_nop=461029 n_act=22346 n_pre=22330 n_req=97017 n_rd=119176 n_write=42266 bw_util=0.484
n_activity=606770 dram_eff=0.5321
bk0: 7426a 533615i bk1: 7440a 531699i bk2: 7698a 522505i bk3: 7674a 522241i bk4: 7582a 519508i bk5: 7622a 521581i bk6: 7522a 517276i bk7: 7514a 516968i bk8: 7314a 533471i bk9: 7316a 532530i bk10: 7226a 532353i bk11: 7230a 534232i bk12: 7374a 526998i bk13: 7354a 527158i bk14: 7440a 524118i bk15: 7444a 522221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.91624
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667147 n_nop=461668 n_act=21943 n_pre=21927 n_req=97240 n_rd=119204 n_write=42405 bw_util=0.4845
n_activity=607141 dram_eff=0.5324
bk0: 7432a 532994i bk1: 7446a 528836i bk2: 7686a 526405i bk3: 7714a 522206i bk4: 7594a 520284i bk5: 7610a 520408i bk6: 7510a 521359i bk7: 7516a 518163i bk8: 7310a 535853i bk9: 7280a 531168i bk10: 7240a 534288i bk11: 7232a 531709i bk12: 7390a 524053i bk13: 7356a 526700i bk14: 7442a 524695i bk15: 7446a 522147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.01917
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667147 n_nop=460036 n_act=22837 n_pre=22821 n_req=96968 n_rd=119210 n_write=42243 bw_util=0.484
n_activity=605797 dram_eff=0.533
bk0: 7450a 529682i bk1: 7450a 528898i bk2: 7686a 519255i bk3: 7728a 520245i bk4: 7594a 521785i bk5: 7614a 513957i bk6: 7524a 517906i bk7: 7534a 517189i bk8: 7306a 533883i bk9: 7272a 532410i bk10: 7214a 532634i bk11: 7240a 529561i bk12: 7378a 526689i bk13: 7350a 526175i bk14: 7428a 520238i bk15: 7442a 518230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.97593
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667147 n_nop=461265 n_act=22119 n_pre=22103 n_req=97320 n_rd=119194 n_write=42466 bw_util=0.4846
n_activity=604459 dram_eff=0.5349
bk0: 7470a 533196i bk1: 7420a 530928i bk2: 7672a 523783i bk3: 7718a 520220i bk4: 7610a 522734i bk5: 7618a 520529i bk6: 7534a 520745i bk7: 7552a 519242i bk8: 7292a 534625i bk9: 7272a 532603i bk10: 7242a 532719i bk11: 7238a 529789i bk12: 7344a 525498i bk13: 7342a 526019i bk14: 7422a 521629i bk15: 7448a 521021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.01534
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667147 n_nop=460170 n_act=22697 n_pre=22681 n_req=97082 n_rd=119382 n_write=42217 bw_util=0.4844
n_activity=606922 dram_eff=0.5325
bk0: 7474a 532467i bk1: 7456a 531902i bk2: 7678a 521919i bk3: 7738a 520897i bk4: 7602a 521266i bk5: 7620a 518612i bk6: 7534a 517092i bk7: 7572a 516276i bk8: 7306a 537729i bk9: 7298a 533416i bk10: 7246a 532357i bk11: 7264a 529394i bk12: 7346a 526620i bk13: 7366a 523772i bk14: 7416a 523453i bk15: 7466a 522236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.96565
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667147 n_nop=462475 n_act=21526 n_pre=21510 n_req=97373 n_rd=119152 n_write=42484 bw_util=0.4846
n_activity=604753 dram_eff=0.5346
bk0: 7452a 533826i bk1: 7414a 533356i bk2: 7684a 524842i bk3: 7690a 523017i bk4: 7614a 524683i bk5: 7612a 523337i bk6: 7516a 521126i bk7: 7532a 519004i bk8: 7316a 536015i bk9: 7256a 535633i bk10: 7234a 533823i bk11: 7252a 530736i bk12: 7328a 527116i bk13: 7378a 527515i bk14: 7432a 521493i bk15: 7442a 522741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.0547

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43688, Miss = 29791, Miss_rate = 0.682, Pending_hits = 10899, Reservation_fails = 1216
L2_cache_bank[1]: Access = 43749, Miss = 29797, Miss_rate = 0.681, Pending_hits = 11061, Reservation_fails = 1687
L2_cache_bank[2]: Access = 43693, Miss = 29802, Miss_rate = 0.682, Pending_hits = 11209, Reservation_fails = 1421
L2_cache_bank[3]: Access = 43754, Miss = 29800, Miss_rate = 0.681, Pending_hits = 11017, Reservation_fails = 1519
L2_cache_bank[4]: Access = 43714, Miss = 29790, Miss_rate = 0.681, Pending_hits = 11027, Reservation_fails = 1760
L2_cache_bank[5]: Access = 43738, Miss = 29815, Miss_rate = 0.682, Pending_hits = 10837, Reservation_fails = 2129
L2_cache_bank[6]: Access = 43756, Miss = 29793, Miss_rate = 0.681, Pending_hits = 11074, Reservation_fails = 2100
L2_cache_bank[7]: Access = 43643, Miss = 29804, Miss_rate = 0.683, Pending_hits = 11227, Reservation_fails = 1404
L2_cache_bank[8]: Access = 43797, Miss = 29801, Miss_rate = 0.680, Pending_hits = 10912, Reservation_fails = 1584
L2_cache_bank[9]: Access = 43662, Miss = 29890, Miss_rate = 0.685, Pending_hits = 11019, Reservation_fails = 1284
L2_cache_bank[10]: Access = 43890, Miss = 29788, Miss_rate = 0.679, Pending_hits = 11291, Reservation_fails = 1669
L2_cache_bank[11]: Access = 43649, Miss = 29788, Miss_rate = 0.682, Pending_hits = 11178, Reservation_fails = 1960
L2_total_cache_accesses = 524733
L2_total_cache_misses = 357659
L2_total_cache_miss_rate = 0.6816
L2_total_cache_pending_hits = 132751
L2_total_cache_reservation_fails = 19733
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 273749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4888
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 83636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7135
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2423
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 273
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7610
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.233

icnt_total_pkts_mem_to_simt=1678835
icnt_total_pkts_simt_to_mem=851333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.8762
	minimum = 6
	maximum = 678
Network latency average = 25.6489
	minimum = 6
	maximum = 534
Slowest packet = 847590
Flit latency average = 22.6357
	minimum = 6
	maximum = 534
Slowest flit = 2345009
Fragmentation average = 0.155855
	minimum = 0
	maximum = 351
Injected packet rate average = 0.0799615
	minimum = 0.0557206 (at node 3)
	maximum = 0.0900348 (at node 16)
Accepted packet rate average = 0.0799615
	minimum = 0.0557206 (at node 3)
	maximum = 0.0900348 (at node 16)
Injected flit rate average = 0.178894
	minimum = 0.114338 (at node 3)
	maximum = 0.217238 (at node 16)
Accepted flit rate average= 0.178894
	minimum = 0.136831 (at node 3)
	maximum = 0.185544 (at node 16)
Injected packet length average = 2.23725
Accepted packet length average = 2.23725
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.1401 (4 samples)
	minimum = 6 (4 samples)
	maximum = 548 (4 samples)
Network latency average = 21.5762 (4 samples)
	minimum = 6 (4 samples)
	maximum = 489.5 (4 samples)
Flit latency average = 19.5274 (4 samples)
	minimum = 6 (4 samples)
	maximum = 488.25 (4 samples)
Fragmentation average = 0.092732 (4 samples)
	minimum = 0 (4 samples)
	maximum = 299.25 (4 samples)
Injected packet rate average = 0.0706092 (4 samples)
	minimum = 0.0486502 (4 samples)
	maximum = 0.084371 (4 samples)
Accepted packet rate average = 0.0706092 (4 samples)
	minimum = 0.0486502 (4 samples)
	maximum = 0.084371 (4 samples)
Injected flit rate average = 0.170001 (4 samples)
	minimum = 0.0783784 (4 samples)
	maximum = 0.259145 (4 samples)
Accepted flit rate average = 0.170001 (4 samples)
	minimum = 0.0982454 (4 samples)
	maximum = 0.247433 (4 samples)
Injected packet size average = 2.40764 (4 samples)
Accepted packet size average = 2.40764 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 54 sec (414 sec)
gpgpu_simulation_rate = 283656 (inst/sec)
gpgpu_simulation_rate = 1238 (cycle/sec)
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
####  CUstream_st::push: Start pushing kernel: histo_prescan_kernel  ####
####  CUstream_st::push: Repeated histo_prescan_kernel encountered  ####
####  CUstream_st::push: Closing stream ####
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x404030 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
event update
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' to stream 0, gridDim= (14,2,1) blockDim = (768,1,1) 
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x403b80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
event update
