Analysis & Synthesis report for IT_HW_9
Mon Mar 14 15:34:16 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 18. Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 19. Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 20. Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 21. Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 22. Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 23. Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 24. Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 25. Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 26. Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 27. Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 28. Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 29. Source assignments for HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_cmd_demux:cmd_demux
 30. Source assignments for HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_demux:rsp_demux_001
 32. Source assignments for HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_demux:rsp_demux_002
 33. Source assignments for HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Source assignments for sld_signaltap:auto_signaltap_0
 36. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0
 37. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 38. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 39. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 40. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 41. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 42. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 43. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 44. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 45. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 46. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 47. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 48. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 49. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 50. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 51. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 52. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 53. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 54. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_sc_fifo:fifo
 55. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 56. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 57. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto
 58. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 59. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller
 60. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 63. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 64. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator
 65. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator
 66. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
 67. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
 68. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent
 71. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent
 74. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router:router|HW_8_PD_mm_interconnect_0_router_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_001|HW_8_PD_mm_interconnect_0_router_001_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_002|HW_8_PD_mm_interconnect_0_router_001_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_003|HW_8_PD_mm_interconnect_0_router_001_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
 81. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 82. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 83. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 84. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 85. Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 86. Parameter Settings for User Entity Instance: HW_8_PD:u1|altera_reset_controller:rst_controller
 87. Parameter Settings for User Entity Instance: HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 88. Parameter Settings for User Entity Instance: HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 89. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 90. Port Connectivity Checks: "HW_8_PD:u1|altera_reset_controller:rst_controller"
 91. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 92. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_001|HW_8_PD_mm_interconnect_0_router_001_default_decode:the_default_decode"
 93. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router:router|HW_8_PD_mm_interconnect_0_router_default_decode:the_default_decode"
 94. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo"
 95. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent"
 96. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo"
 97. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent"
 98. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
 99. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
100. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
101. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator"
102. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator"
103. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
104. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
105. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
106. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller"
107. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_sc_fifo:fifo"
108. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
109. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
110. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
111. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
112. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
113. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
114. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
115. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
116. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
117. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
118. Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
119. Port Connectivity Checks: "HW_8_PD:u1"
120. Signal Tap Logic Analyzer Settings
121. Post-Synthesis Netlist Statistics for Top Partition
122. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
123. Analysis & Synthesis Resource Utilization by Entity
124. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
125. Analysis & Synthesis Resource Utilization by Entity
126. Elapsed Time Per Partition
127. Analysis & Synthesis Messages
128. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 14 15:34:15 2022           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; IT_HW_9                                         ;
; Top-level Entity Name           ; IT_HW_9                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                       ;
; Total registers                 ; N/A until Partition Merge                       ;
; Total pins                      ; N/A until Partition Merge                       ;
; Total virtual pins              ; N/A until Partition Merge                       ;
; Total block memory bits         ; N/A until Partition Merge                       ;
; Total DSP Blocks                ; N/A until Partition Merge                       ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                       ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                       ;
; Total PLLs                      ; N/A until Partition Merge                       ;
; Total DLLs                      ; N/A until Partition Merge                       ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; IT_HW_9            ; IT_HW_9            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                             ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                                 ; Library     ;
+----------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../source/IT_HW_9.sv                                                                         ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/source/IT_HW_9.sv                                                                                    ;             ;
; PD_block/synthesis/HW_8_PD.v                                                                 ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/HW_8_PD.v                                                                 ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_reset_controller.v                                      ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_reset_controller.v                                      ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_reset_synchronizer.v                                    ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_reset_synchronizer.v                                    ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v                                    ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_avalon_st_adapter.v                  ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_rsp_mux.sv                           ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_rsp_demux.sv                         ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_cmd_mux.sv                           ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_cmd_demux.sv                         ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_avalon_st_pipeline_base.v                               ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_pipeline_base.v                               ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_router_001.sv                        ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_router.sv                            ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_merlin_master_agent.sv                                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_master_agent.sv                                  ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_merlin_slave_translator.sv                              ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_slave_translator.sv                              ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_merlin_master_translator.sv                             ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_master_translator.sv                             ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_pio_2.v                                                ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_pio_2.v                                                ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_pio_1.v                                                ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_pio_1.v                                                ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_pio_0.v                                                ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_pio_0.v                                                ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_master_0.v                                             ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0.v                                             ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_master_0_p2b_adapter.sv                                ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0_p2b_adapter.sv                                ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_master_0_b2p_adapter.sv                                ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0_b2p_adapter.sv                                ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_avalon_packets_to_master.v                              ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_packets_to_master.v                              ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                            ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                            ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                            ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                            ; HW_8_PD     ;
; PD_block/synthesis/submodules/HW_8_PD_master_0_timing_adt.sv                                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0_timing_adt.sv                                 ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_avalon_st_jtag_interface.v                              ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_jtag_interface.v                              ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_jtag_dc_streaming.v                                     ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_dc_streaming.v                                     ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_jtag_sld_node.v                                         ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_sld_node.v                                         ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_jtag_streaming.v                                        ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_streaming.v                                        ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_avalon_st_clock_crosser.v                               ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_clock_crosser.v                               ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_std_synchronizer_nocut.v                                ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_std_synchronizer_nocut.v                                ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_avalon_st_idle_remover.v                                ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_idle_remover.v                                ; HW_8_PD     ;
; PD_block/synthesis/submodules/altera_avalon_st_idle_inserter.v                               ; yes             ; User Verilog HDL File              ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_idle_inserter.v                               ; HW_8_PD     ;
; sld_virtual_jtag_basic.v                                                                     ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                            ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                          ;             ;
; altera_std_synchronizer.v                                                                    ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                  ;             ;
; sld_signaltap.vhd                                                                            ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                          ;             ;
; sld_signaltap_impl.vhd                                                                       ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                     ;             ;
; sld_ela_control.vhd                                                                          ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                        ;             ;
; lpm_shiftreg.tdf                                                                             ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                           ;             ;
; lpm_constant.inc                                                                             ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                           ;             ;
; dffeea.inc                                                                                   ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                 ;             ;
; aglobal201.inc                                                                               ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                             ;             ;
; sld_mbpmg.vhd                                                                                ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                 ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                               ;             ;
; sld_buffer_manager.vhd                                                                       ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                     ;             ;
; altsyncram.tdf                                                                               ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                             ;             ;
; stratix_ram_block.inc                                                                        ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                      ;             ;
; lpm_mux.inc                                                                                  ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                ;             ;
; lpm_decode.inc                                                                               ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                             ;             ;
; a_rdenreg.inc                                                                                ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                              ;             ;
; altrom.inc                                                                                   ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                 ;             ;
; altram.inc                                                                                   ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                 ;             ;
; altdpram.inc                                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                               ;             ;
; db/altsyncram_8c84.tdf                                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/altsyncram_8c84.tdf                                                                       ;             ;
; altdpram.tdf                                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                               ;             ;
; memmodes.inc                                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                             ;             ;
; a_hdffe.inc                                                                                  ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                ;             ;
; alt_le_rden_reg.inc                                                                          ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                        ;             ;
; altsyncram.inc                                                                               ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                             ;             ;
; lpm_mux.tdf                                                                                  ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                ;             ;
; muxlut.inc                                                                                   ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                 ;             ;
; bypassff.inc                                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                               ;             ;
; altshift.inc                                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                               ;             ;
; db/mux_elc.tdf                                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/mux_elc.tdf                                                                               ;             ;
; lpm_decode.tdf                                                                               ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                             ;             ;
; declut.inc                                                                                   ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/declut.inc                                                                                                 ;             ;
; lpm_compare.inc                                                                              ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                            ;             ;
; db/decode_vnf.tdf                                                                            ; yes             ; Auto-Generated Megafunction        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/decode_vnf.tdf                                                                            ;             ;
; lpm_counter.tdf                                                                              ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                            ;             ;
; lpm_add_sub.inc                                                                              ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                            ;             ;
; cmpconst.inc                                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                               ;             ;
; lpm_counter.inc                                                                              ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                            ;             ;
; alt_counter_stratix.inc                                                                      ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                    ;             ;
; db/cntr_e9i.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cntr_e9i.tdf                                                                              ;             ;
; db/cmpr_f9c.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cmpr_f9c.tdf                                                                              ;             ;
; db/cntr_4vi.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cntr_4vi.tdf                                                                              ;             ;
; db/cntr_09i.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cntr_09i.tdf                                                                              ;             ;
; db/cmpr_c9c.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cmpr_c9c.tdf                                                                              ;             ;
; db/cntr_kri.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cntr_kri.tdf                                                                              ;             ;
; db/cmpr_99c.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cmpr_99c.tdf                                                                              ;             ;
; sld_rom_sr.vhd                                                                               ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                             ;             ;
; sld_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                ; altera_sld  ;
; db/ip/slda219d23c/alt_sld_fab.v                                                              ; yes             ; Encrypted Altera IP File           ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/alt_sld_fab.v                                                              ; alt_sld_fab ;
; db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab.v                                       ; yes             ; Encrypted Altera IP File           ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab.v                                       ; alt_sld_fab ;
; db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                ; alt_sld_fab ;
; db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                             ; yes             ; Encrypted Altera IP File           ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                             ; alt_sld_fab ;
; db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                           ; yes             ; Encrypted Altera IP File           ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                           ; alt_sld_fab ;
; db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                             ; yes             ; Encrypted Altera IP File           ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                             ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                             ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                           ;             ;
+----------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 445      ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 681      ;
;     -- 7 input functions                    ; 6        ;
;     -- 6 input functions                    ; 170      ;
;     -- 5 input functions                    ; 124      ;
;     -- 4 input functions                    ; 132      ;
;     -- <=3 input functions                  ; 249      ;
;                                             ;          ;
; Dedicated logic registers                   ; 505      ;
;                                             ;          ;
; I/O pins                                    ; 0        ;
; Total MLAB memory bits                      ; 0        ;
; Total block memory bits                     ; 512      ;
;                                             ;          ;
; Total DSP Blocks                            ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 294      ;
; Total fan-out                               ; 4783     ;
; Average fan-out                             ; 3.58     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                     ; Entity Name                         ; Library Name ;
+-------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |IT_HW_9                                                                      ; 681 (1)             ; 505 (0)                   ; 512               ; 0          ; 0    ; 0            ; |IT_HW_9                                                                                                                                                                                                                                                                                ; IT_HW_9                             ; work         ;
;    |HW_8_PD:u1|                                                               ; 680 (0)             ; 505 (0)                   ; 512               ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1                                                                                                                                                                                                                                                                     ; HW_8_PD                             ; HW_8_PD      ;
;       |HW_8_PD_master_0:master_0|                                             ; 573 (0)             ; 434 (0)                   ; 512               ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0                                                                                                                                                                                                                                           ; HW_8_PD_master_0                    ; HW_8_PD      ;
;          |altera_avalon_packets_to_master:transacto|                          ; 219 (0)             ; 115 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                 ; altera_avalon_packets_to_master     ; HW_8_PD      ;
;             |packets_to_master:p2m|                                           ; 219 (219)           ; 115 (115)                 ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                           ; packets_to_master                   ; HW_8_PD      ;
;          |altera_avalon_sc_fifo:fifo|                                         ; 27 (27)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo               ; HW_8_PD      ;
;             |altsyncram:mem_rtl_0|                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                           ; altsyncram                          ;              ;
;                |altsyncram_g0n1:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                            ; altsyncram_g0n1                     ;              ;
;          |altera_avalon_st_bytes_to_packets:b2p|                              ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                     ; altera_avalon_st_bytes_to_packets   ; HW_8_PD      ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|   ; 279 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                          ; altera_avalon_st_jtag_interface     ; HW_8_PD      ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|               ; 276 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                        ; altera_jtag_dc_streaming            ; HW_8_PD      ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                  ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                            ; altera_avalon_st_clock_crosser      ; HW_8_PD      ;
;                   |altera_avalon_st_pipeline_base:output_stage|               ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                ; altera_avalon_st_pipeline_base      ; HW_8_PD      ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                       ; altera_std_synchronizer_nocut       ; HW_8_PD      ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|      ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                       ; altera_std_synchronizer_nocut       ; HW_8_PD      ;
;                |altera_jtag_src_crosser:source_crosser|                       ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                 ; altera_jtag_src_crosser             ; HW_8_PD      ;
;                   |altera_jtag_control_signal_crosser:crosser|                ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                      ; altera_jtag_control_signal_crosser  ; HW_8_PD      ;
;                      |altera_std_synchronizer:synchronizer|                   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ; altera_std_synchronizer             ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                         ; 266 (260)           ; 187 (168)                 ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                   ; altera_jtag_streaming               ; HW_8_PD      ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|              ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                      ; altera_avalon_st_idle_inserter      ; HW_8_PD      ;
;                   |altera_avalon_st_idle_remover:idle_remover|                ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                        ; altera_avalon_st_idle_remover       ; HW_8_PD      ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                          ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                 ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer| ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                         ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                              ; altera_std_synchronizer             ; work         ;
;                |altera_std_synchronizer:synchronizer|                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                   ; altera_std_synchronizer             ; work         ;
;             |altera_jtag_sld_node:node|                                       ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                ; altera_jtag_sld_node                ; HW_8_PD      ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                              ; sld_virtual_jtag_basic              ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                              ; 34 (34)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                     ; altera_avalon_st_packets_to_bytes   ; HW_8_PD      ;
;          |altera_reset_controller:rst_controller|                             ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                    ; altera_reset_controller             ; HW_8_PD      ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                         ; altera_reset_synchronizer           ; HW_8_PD      ;
;       |HW_8_PD_mm_interconnect_0:mm_interconnect_0|                           ; 74 (0)              ; 49 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                         ; HW_8_PD_mm_interconnect_0           ; HW_8_PD      ;
;          |HW_8_PD_mm_interconnect_0_cmd_demux:cmd_demux|                      ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                           ; HW_8_PD_mm_interconnect_0_cmd_demux ; HW_8_PD      ;
;          |HW_8_PD_mm_interconnect_0_router:router|                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router:router                                                                                                                                                                                 ; HW_8_PD_mm_interconnect_0_router    ; HW_8_PD      ;
;          |HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux|                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                               ; HW_8_PD_mm_interconnect_0_rsp_mux   ; HW_8_PD      ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                           ; altera_avalon_sc_fifo               ; HW_8_PD      ;
;          |altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|                      ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                           ; altera_avalon_sc_fifo               ; HW_8_PD      ;
;          |altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|                      ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo                                                                                                                                                                           ; altera_avalon_sc_fifo               ; HW_8_PD      ;
;          |altera_merlin_master_agent:master_0_master_agent|                   ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                        ; altera_merlin_master_agent          ; HW_8_PD      ;
;          |altera_merlin_slave_agent:pio_2_s1_agent|                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent                                                                                                                                                                                ; altera_merlin_slave_agent           ; HW_8_PD      ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                 ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                      ; altera_merlin_slave_translator      ; HW_8_PD      ;
;          |altera_merlin_slave_translator:pio_1_s1_translator|                 ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                      ; altera_merlin_slave_translator      ; HW_8_PD      ;
;          |altera_merlin_slave_translator:pio_2_s1_translator|                 ; 3 (3)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator                                                                                                                                                                      ; altera_merlin_slave_translator      ; HW_8_PD      ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|              ; 12 (12)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                   ; altera_merlin_traffic_limiter       ; HW_8_PD      ;
;       |HW_8_PD_pio_0:pio_0|                                                   ; 19 (19)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_pio_0:pio_0                                                                                                                                                                                                                                                 ; HW_8_PD_pio_0                       ; HW_8_PD      ;
;       |HW_8_PD_pio_1:pio_1|                                                   ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_pio_1:pio_1                                                                                                                                                                                                                                                 ; HW_8_PD_pio_1                       ; HW_8_PD      ;
;       |HW_8_PD_pio_2:pio_2|                                                   ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_pio_2:pio_2                                                                                                                                                                                                                                                 ; HW_8_PD_pio_2                       ; HW_8_PD      ;
;       |altera_reset_controller:rst_controller|                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; altera_reset_controller             ; HW_8_PD      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                   ; altera_reset_synchronizer           ; HW_8_PD      ;
+-------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+-----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                              ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1                                                                                                                                                                                                                                                          ; HW_8_PD.qsys    ;
; Altera ; altera_jtag_avalon_master         ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0                                                                                                                                                                                                                                ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_st_bytes_to_packets ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                          ; HW_8_PD.qsys    ;
; Altera ; channel_adapter                   ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|HW_8_PD_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                                       ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                     ; HW_8_PD.qsys    ;
; Altera ; altera_jtag_dc_streaming          ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                               ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_st_packets_to_bytes ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                          ; HW_8_PD.qsys    ;
; Altera ; channel_adapter                   ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|HW_8_PD_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                                       ; HW_8_PD.qsys    ;
; Altera ; altera_reset_controller           ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                         ; HW_8_PD.qsys    ;
; Altera ; timing_adapter                    ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|HW_8_PD_master_0_timing_adt:timing_adt                                                                                                                                                                                         ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_packets_to_master   ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                      ; HW_8_PD.qsys    ;
; Altera ; altera_mm_interconnect            ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                              ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_st_adapter          ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                ; HW_8_PD.qsys    ;
; Altera ; error_adapter                     ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|HW_8_PD_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_st_adapter          ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                            ; HW_8_PD.qsys    ;
; Altera ; error_adapter                     ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|HW_8_PD_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_st_adapter          ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                            ; HW_8_PD.qsys    ;
; Altera ; error_adapter                     ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|HW_8_PD_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_demultiplexer       ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_multiplexer         ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                    ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_multiplexer         ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_multiplexer         ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_master_agent        ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                             ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_traffic_limiter     ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                        ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_master_translator   ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                                   ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_slave_agent         ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                     ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_slave_translator    ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                           ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_slave_agent         ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                                                                     ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_slave_translator    ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                           ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_slave_agent         ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent                                                                                                                                                                     ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo                                                                                                                                                                ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_slave_translator    ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator                                                                                                                                                           ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_router              ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router:router                                                                                                                                                                      ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_router              ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_001                                                                                                                                                              ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_router              ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_002                                                                                                                                                              ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_router              ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_003                                                                                                                                                              ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_demultiplexer       ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_demultiplexer       ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                            ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_demultiplexer       ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                            ; HW_8_PD.qsys    ;
; Altera ; altera_merlin_multiplexer         ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                    ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_pio                 ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_pio_0:pio_0                                                                                                                                                                                                                                      ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_pio                 ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_pio_1:pio_1                                                                                                                                                                                                                                      ; HW_8_PD.qsys    ;
; Altera ; altera_avalon_pio                 ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_pio_2:pio_2                                                                                                                                                                                                                                      ; HW_8_PD.qsys    ;
; Altera ; altera_reset_controller           ; 20.1    ; N/A          ; N/A          ; |IT_HW_9|HW_8_PD:u1|altera_reset_controller:rst_controller                                                                                                                                                                                                                   ; HW_8_PD.qsys    ;
+--------+-----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------+------------------------+-----------------------+---------------------+-----------------------+--------------------+------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------+
; Name                    ; state.READ_SEND_WAIT~0 ; state.READ_SEND_ISSUE~0 ; state.READ_DATA_WAIT~0 ; state.READ_CMD_WAIT~0 ; state.READ_ASSERT~0 ; state.RETURN_PACKET~0 ; state.WRITE_WAIT~0 ; state.GET_WRITE_DATA~0 ; state.GET_ADDR4~0 ; state.GET_ADDR3~0 ; state.GET_ADDR2~0 ; state.GET_ADDR1~0 ; state.GET_SIZE2~0 ; state.GET_SIZE1~0 ; state.GET_EXTRA~0 ; state.0000~0 ;
+-------------------------+------------------------+-------------------------+------------------------+-----------------------+---------------------+-----------------------+--------------------+------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------+
; state.0000~0            ; 0                      ; 0                       ; 0                      ; 0                     ; 0                   ; 0                     ; 0                  ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ;
; state.GET_EXTRA~0       ; 0                      ; 0                       ; 0                      ; 0                     ; 0                   ; 0                     ; 0                  ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1            ;
; state.GET_SIZE1~0       ; 0                      ; 0                       ; 0                      ; 0                     ; 0                   ; 0                     ; 0                  ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1            ;
; state.GET_SIZE2~0       ; 0                      ; 0                       ; 0                      ; 0                     ; 0                   ; 0                     ; 0                  ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1            ;
; state.GET_ADDR1~0       ; 0                      ; 0                       ; 0                      ; 0                     ; 0                   ; 0                     ; 0                  ; 0                      ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1            ;
; state.GET_ADDR2~0       ; 0                      ; 0                       ; 0                      ; 0                     ; 0                   ; 0                     ; 0                  ; 0                      ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1            ;
; state.GET_ADDR3~0       ; 0                      ; 0                       ; 0                      ; 0                     ; 0                   ; 0                     ; 0                  ; 0                      ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1            ;
; state.GET_ADDR4~0       ; 0                      ; 0                       ; 0                      ; 0                     ; 0                   ; 0                     ; 0                  ; 0                      ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1            ;
; state.GET_WRITE_DATA~0  ; 0                      ; 0                       ; 0                      ; 0                     ; 0                   ; 0                     ; 0                  ; 1                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1            ;
; state.WRITE_WAIT~0      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                   ; 0                     ; 1                  ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1            ;
; state.RETURN_PACKET~0   ; 0                      ; 0                       ; 0                      ; 0                     ; 0                   ; 1                     ; 0                  ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1            ;
; state.READ_ASSERT~0     ; 0                      ; 0                       ; 0                      ; 0                     ; 1                   ; 0                     ; 0                  ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1            ;
; state.READ_CMD_WAIT~0   ; 0                      ; 0                       ; 0                      ; 1                     ; 0                   ; 0                     ; 0                  ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1            ;
; state.READ_DATA_WAIT~0  ; 0                      ; 0                       ; 1                      ; 0                     ; 0                   ; 0                     ; 0                  ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1            ;
; state.READ_SEND_ISSUE~0 ; 0                      ; 1                       ; 0                      ; 0                     ; 0                   ; 0                     ; 0                  ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1            ;
; state.READ_SEND_WAIT~0  ; 1                      ; 0                       ; 0                      ; 0                     ; 0                   ; 0                     ; 0                  ; 0                      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1            ;
+-------------------------+------------------------+-------------------------+------------------------+-----------------------+---------------------+-----------------------+--------------------+------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 51                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                           ; Merged with HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                           ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                           ; Merged with HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                           ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                           ; Merged with HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                           ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                           ; Merged with HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                           ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                           ; Merged with HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                           ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                           ; Merged with HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                           ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                           ; Merged with HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]~1                                                                                         ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                   ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|waitrequest_reset_override                                                   ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|waitrequest_reset_override                                                   ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|waitrequest_reset_override                                                   ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator|waitrequest_reset_override                                                   ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest~0                                                             ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]                                                           ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]~0                                                         ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][68]                                                                        ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][75]                                                                        ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][74]                                                                        ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[1][75]                                                                        ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][68]                                                                        ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][75]                                                                        ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][74]                                                                        ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][75]                                                                        ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                        ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                        ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                        ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                        ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                           ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1]~0                                                         ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                        ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                        ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                        ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                        ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][74]                                                                        ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][68]                                                                        ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][75]                                                                        ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][68]                                                                        ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][74]                                                                        ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][68]                                                                        ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][75]                                                                        ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo|mem[0][68]                                                                        ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]         ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]         ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ; Merged with HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]         ;
; Total Number of Removed Registers = 0                                                                                                                                                  ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 505   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 57    ;
; Number of registers using Asynchronous Clear ; 329   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 313   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                              ; 1       ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                    ; 1       ;
; HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                              ; 1       ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                    ; 1       ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                   ; 206     ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n ; 8       ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest~0                                                                                       ; 4       ;
; HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                             ; 68      ;
; HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                         ; 14      ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                     ; 2       ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                            ; 2       ;
; HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]~1                                                                                                                   ; 3       ;
; Total number of inverted registers = 12                                                                                                                                                                          ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                               ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |IT_HW_9|HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][9]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                   ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                  ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                           ;
; PLI_PORT       ; 50000 ; Signed Integer                                           ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                      ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                      ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                      ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                              ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                              ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                      ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                        ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                        ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                        ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                             ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                             ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                     ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                 ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                 ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                 ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                 ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                 ;
; ENCODING       ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                 ;
; ENCODING       ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                        ;
+-----------------------+-------+---------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                              ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                              ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                              ;
; FAST_VER              ; 0     ; Signed Integer                                                                              ;
+-----------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                    ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router:router|HW_8_PD_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_001|HW_8_PD_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_002|HW_8_PD_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_003|HW_8_PD_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                        ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                        ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                        ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                        ;
; REORDER                   ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HW_8_PD:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 89                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 89                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 288                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 89                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------+
; Port           ; Type   ; Severity ; Details                                  ;
+----------------+--------+----------+------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                             ;
+----------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_001|HW_8_PD_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router:router|HW_8_PD_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                  ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                             ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                            ;
+----------------+--------+----------+--------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                       ;
+----------------+--------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-----------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                             ;
+-------------------+--------+----------+-----------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                              ;
+-------------------+--------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                           ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                      ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                              ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "HW_8_PD:u1"          ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 89                  ; 89               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 505                         ;
;     CLR               ; 165                         ;
;     ENA               ; 111                         ;
;     ENA CLR           ; 133                         ;
;     ENA CLR SLD       ; 31                          ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 26                          ;
;     plain             ; 27                          ;
; arriav_lcell_comb     ; 681                         ;
;     arith             ; 104                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 101                         ;
;         2 data inputs ; 2                           ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 571                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 132                         ;
;         5 data inputs ; 124                         ;
;         6 data inputs ; 170                         ;
; boundary_port         ; 142                         ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.42                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 1342                                                   ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 117                                                    ;
;     ENA               ; 59                                                     ;
;     ENA CLR           ; 302                                                    ;
;     ENA CLR SCLR      ; 22                                                     ;
;     ENA SCLR          ; 27                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 28                                                     ;
;     SCLR SLD          ; 11                                                     ;
;     plain             ; 737                                                    ;
; arriav_lcell_comb     ; 318                                                    ;
;     arith             ; 76                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 71                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 242                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 8                                                      ;
;         2 data inputs ; 8                                                      ;
;         3 data inputs ; 12                                                     ;
;         4 data inputs ; 25                                                     ;
;         5 data inputs ; 114                                                    ;
;         6 data inputs ; 73                                                     ;
; boundary_port         ; 529                                                    ;
; stratixv_ram_block    ; 89                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.94                                                   ;
+-----------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |IT_HW_9                                                                                                ; 318 (0)             ; 1342 (0)                  ; 11392             ; 0          ; 0    ; 0            ; |IT_HW_9                                                                                                                                                                                                                                                                                                                                      ; IT_HW_9                           ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 318 (2)             ; 1342 (178)                ; 11392             ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 316 (0)             ; 1164 (0)                  ; 11392             ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 316 (67)            ; 1164 (430)                ; 11392             ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)               ; 0 (0)                     ; 11392             ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; altsyncram                        ; work         ;
;                |altsyncram_8c84:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 11392             ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8c84:auto_generated                                                                                                                                           ; altsyncram_8c84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 109 (1)             ; 461 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 89 (0)              ; 445 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)               ; 267 (267)                 ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 89 (0)              ; 178 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 19 (19)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 39 (12)             ; 138 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; lpm_counter                       ; work         ;
;                   |cntr_e9i:auto_generated|                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_e9i:auto_generated                                                       ; cntr_e9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                      ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                         ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)               ; 89 (89)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
+---------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 108                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 26                                       ;
;     ENA CLR SLD       ; 23                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 118                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 116                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 20                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 27                                       ;
;         6 data inputs ; 27                                       ;
; boundary_port         ; 173                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.39                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |IT_HW_9                                                                                                                                ; 118 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9                                                                                                                                                                                                                                                                                                                                            ; IT_HW_9                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 118 (1)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 117 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 117 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 117 (1)             ; 108 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 116 (0)             ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 116 (80)            ; 102 (74)                  ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_HW_9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Mon Mar 14 15:33:28 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IT_HW_9 -c IT_HW_9 --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/homework_wk_9/source/it_hw_9.sv
    Info (12023): Found entity 1: IT_HW_9 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/source/IT_HW_9.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/hw_8_pd.v
    Info (12023): Found entity 1: HW_8_PD File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/HW_8_PD.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_mm_interconnect_0.v
    Info (12023): Found entity 1: HW_8_PD_mm_interconnect_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: HW_8_PD_mm_interconnect_0_avalon_st_adapter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: HW_8_PD_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: HW_8_PD_mm_interconnect_0_rsp_mux File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: HW_8_PD_mm_interconnect_0_rsp_demux File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: HW_8_PD_mm_interconnect_0_cmd_mux File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: HW_8_PD_mm_interconnect_0_cmd_demux File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/hw_8_pd_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: HW_8_PD_mm_interconnect_0_router_001_default_decode File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: HW_8_PD_mm_interconnect_0_router_001 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/hw_8_pd_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: HW_8_PD_mm_interconnect_0_router_default_decode File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: HW_8_PD_mm_interconnect_0_router File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_pio_2.v
    Info (12023): Found entity 1: HW_8_PD_pio_2 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_pio_2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_pio_1.v
    Info (12023): Found entity 1: HW_8_PD_pio_1 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_pio_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_pio_0.v
    Info (12023): Found entity 1: HW_8_PD_pio_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_master_0.v
    Info (12023): Found entity 1: HW_8_PD_master_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: HW_8_PD_master_0_p2b_adapter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: HW_8_PD_master_0_b2p_adapter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file pd_block/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/hw_8_pd_master_0_timing_adt.sv
    Info (12023): Found entity 1: HW_8_PD_master_0_timing_adt File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file pd_block/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12127): Elaborating entity "IT_HW_9" for the top level hierarchy
Info (12128): Elaborating entity "HW_8_PD" for hierarchy "HW_8_PD:u1" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/source/IT_HW_9.sv Line: 34
Info (12128): Elaborating entity "HW_8_PD_master_0" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/HW_8_PD.v Line: 53
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "HW_8_PD_master_0_timing_adt" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|HW_8_PD_master_0_timing_adt:timing_adt" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at HW_8_PD_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "HW_8_PD_master_0_b2p_adapter" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|HW_8_PD_master_0_b2p_adapter:b2p_adapter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at HW_8_PD_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at HW_8_PD_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "HW_8_PD_master_0_p2b_adapter" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|HW_8_PD_master_0_p2b_adapter:p2b_adapter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "HW_8_PD:u1|HW_8_PD_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "HW_8_PD_pio_0" for hierarchy "HW_8_PD:u1|HW_8_PD_pio_0:pio_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/HW_8_PD.v Line: 64
Info (12128): Elaborating entity "HW_8_PD_pio_1" for hierarchy "HW_8_PD:u1|HW_8_PD_pio_1:pio_1" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/HW_8_PD.v Line: 75
Info (12128): Elaborating entity "HW_8_PD_pio_2" for hierarchy "HW_8_PD:u1|HW_8_PD_pio_2:pio_2" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/HW_8_PD.v Line: 83
Info (12128): Elaborating entity "HW_8_PD_mm_interconnect_0" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/HW_8_PD.v Line: 109
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 305
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 369
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 578
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 662
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 703
Info (12128): Elaborating entity "HW_8_PD_mm_interconnect_0_router" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router:router" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 969
Info (12128): Elaborating entity "HW_8_PD_mm_interconnect_0_router_default_decode" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router:router|HW_8_PD_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_router.sv Line: 186
Info (12128): Elaborating entity "HW_8_PD_mm_interconnect_0_router_001" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_001" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 985
Info (12128): Elaborating entity "HW_8_PD_mm_interconnect_0_router_001_default_decode" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_router_001:router_001|HW_8_PD_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 1067
Info (12128): Elaborating entity "HW_8_PD_mm_interconnect_0_cmd_demux" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 1096
Info (12128): Elaborating entity "HW_8_PD_mm_interconnect_0_cmd_mux" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 1113
Info (12128): Elaborating entity "HW_8_PD_mm_interconnect_0_rsp_demux" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 1164
Info (12128): Elaborating entity "HW_8_PD_mm_interconnect_0_rsp_mux" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 1227
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "HW_8_PD_mm_interconnect_0_avalon_st_adapter" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0.v Line: 1256
Info (12128): Elaborating entity "HW_8_PD_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "HW_8_PD:u1|HW_8_PD_mm_interconnect_0:mm_interconnect_0|HW_8_PD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|HW_8_PD_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/PD_block/synthesis/submodules/HW_8_PD_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8c84.tdf
    Info (12023): Found entity 1: altsyncram_8c84 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/altsyncram_8c84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e9i.tdf
    Info (12023): Found entity 1: cntr_e9i File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cntr_e9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.03.14.15:33:57 Progress: Loading slda219d23c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda219d23c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/db/ip/slda219d23c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12244): Starting Rapid Recompile for partition "Top"
Info (12244): Starting Rapid Recompile for partition "sld_signaltap:auto_signaltap_0"
Info (12245): Skipping Rapid Recompile in synthesis for partition "sld_signaltap:auto_signaltap_0" because of one of the following reasons:
    Info (12246): Rapid Recompile could not find previous synthesis results for this partition
    Info (12247): Rapid Recompile has determined that this partition will not benefit from Rapid Recompile optimizations
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/source/IT_HW_9.sv Line: 19
Info (21057): Implemented 1075 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 39 input pins
    Info (21059): Implemented 103 output pins
    Info (21061): Implemented 925 logic cells
    Info (21064): Implemented 8 RAM segments
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 2078 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 336 input pins
    Info (21059): Implemented 193 output pins
    Info (21061): Implemented 1460 logic cells
    Info (21064): Implemented 89 RAM segments
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 329 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 78 input pins
    Info (21059): Implemented 95 output pins
    Info (21061): Implemented 156 logic cells
Info (144001): Generated suppressed messages file C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/IT_HW_9.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Mon Mar 14 15:34:17 2022
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/idtti/OneDrive/Desktop/ECEN_3763/homework_wk_9/quartus/IT_HW_9.map.smsg.


