GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\TangNano\tangnano9k-vfb-psram\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'E:\TangNano\tangnano9k-vfb-psram\src\gowin_rpll\TMDS_PLL.v'
Analyzing Verilog file 'E:\TangNano\tangnano9k-vfb-psram\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'E:\TangNano\tangnano9k-vfb-psram\src\psram_memory_interface_hs\psram_memory_interface_hs.v'
Analyzing Verilog file 'E:\TangNano\tangnano9k-vfb-psram\src\syn_gen.v'
Analyzing Verilog file 'E:\TangNano\tangnano9k-vfb-psram\src\testpattern.v'
Analyzing Verilog file 'E:\TangNano\tangnano9k-vfb-psram\src\vfb_psram\vfb_psram.v'
Analyzing Verilog file 'E:\TangNano\tangnano9k-vfb-psram\src\video_top.v'
Compiling module 'video_top'("E:\TangNano\tangnano9k-vfb-psram\src\video_top.v":42)
Compiling module 'Gowin_rPLL'("E:\TangNano\tangnano9k-vfb-psram\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'TMDS_PLL'("E:\TangNano\tangnano9k-vfb-psram\src\gowin_rpll\TMDS_PLL.v":9)
Compiling module 'testpattern'("E:\TangNano\tangnano9k-vfb-psram\src\testpattern.v":17)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 12 for port 'I_h_total'("E:\TangNano\tangnano9k-vfb-psram\src\video_top.v":254)
WARN  (EX3670) : Actual bit length 13 differs from formal bit length 12 for port 'I_h_res'("E:\TangNano\tangnano9k-vfb-psram\src\video_top.v":257)
Compiling module 'VFB_PSRAM_Top'("E:\TangNano\tangnano9k-vfb-psram\src\vfb_psram\vfb_psram.v":3757)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\vfb_psram\vfb_psram.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\vfb_psram\vfb_psram.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\vfb_psram\vfb_psram.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\vfb_psram\vfb_psram.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\vfb_psram\vfb_psram.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\vfb_psram\vfb_psram.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\vfb_psram\vfb_psram.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\vfb_psram\vfb_psram.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\vfb_psram\vfb_psram.v":0)
Compiling module 'PSRAM_Memory_Interface_HS_Top'("E:\TangNano\tangnano9k-vfb-psram\src\psram_memory_interface_hs\psram_memory_interface_hs.v":5263)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\psram_memory_interface_hs\psram_memory_interface_hs.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\psram_memory_interface_hs\psram_memory_interface_hs.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\psram_memory_interface_hs\psram_memory_interface_hs.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\psram_memory_interface_hs\psram_memory_interface_hs.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\psram_memory_interface_hs\psram_memory_interface_hs.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\psram_memory_interface_hs\psram_memory_interface_hs.v":0)
Compiling module 'syn_gen'("E:\TangNano\tangnano9k-vfb-psram\src\syn_gen.v":13)
Compiling module 'DVI_TX_Top'("E:\TangNano\tangnano9k-vfb-psram\src\dvi_tx\dvi_tx.v":1042)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("E:\TangNano\tangnano9k-vfb-psram\src\dvi_tx\dvi_tx.v":0)
NOTE  (EX0101) : Current top module is "video_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\TangNano\tangnano9k-vfb-psram\impl\gwsynthesis\VFB_PSRAM_RefDesign.vg" completed
[100%] Generate report file "E:\TangNano\tangnano9k-vfb-psram\impl\gwsynthesis\VFB_PSRAM_RefDesign_syn.rpt.html" completed
GowinSynthesis finish
