<stg><name>RNI_Pipeline_WEIGHTS_LOOP</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %trunc_ln2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln2

]]></Node>
<StgValue><ssdm name="trunc_ln2_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %trunc_ln23_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln23_1

]]></Node>
<StgValue><ssdm name="trunc_ln23_1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %cmp12_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp12

]]></Node>
<StgValue><ssdm name="cmp12_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %sext_ln23_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="sext_ln23_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln23_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln23_2

]]></Node>
<StgValue><ssdm name="sext_ln23_2_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %j_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %j_2

]]></Node>
<StgValue><ssdm name="j_2_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %sext_ln23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln23

]]></Node>
<StgValue><ssdm name="sext_ln23_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %sext_ln23_1_cast = sext i32 %sext_ln23_1_read

]]></Node>
<StgValue><ssdm name="sext_ln23_1_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:9 %sext_ln23_2_cast = sext i62 %sext_ln23_2_read

]]></Node>
<StgValue><ssdm name="sext_ln23_2_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
newFuncRoot:10 %j_2_cast = zext i4 %j_2_read

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %sext_ln23_cast = sext i32 %sext_ln23_read

]]></Node>
<StgValue><ssdm name="sext_ln23_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 512, void @empty_8, void @empty_12, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i64 %sext_ln23_cast, i64 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.body11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body11:0 %k_1 = load i64 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body11:2 %NEURONS_MEM_addr = getelementptr i32 %NEURONS_MEM, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="NEURONS_MEM_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body11:5 %icmp_ln23 = icmp_slt  i64 %k_1, i64 %sext_ln23_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body11:6 %br_ln23 = br i1 %icmp_ln23, void %for.end.loopexit.exitStub, void %for.body11.split

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="64">
<![CDATA[
for.body11.split:0 %empty = trunc i64 %k_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body11.split:1 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body11.split:2 %br_ln25 = br i1 %cmp12_read, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="cmp12_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.else:0 %add_ln39 = add i4 %trunc_ln23_1_read, i4 15

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="cmp12_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.else:1 %add_ln39_1 = add i4 %add_ln39, i4 %trunc_ln2_read

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="cmp12_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.else:2 %sub_ln39 = sub i4 %add_ln39_1, i4 %empty

]]></Node>
<StgValue><ssdm name="sub_ln39"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="cmp12_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:0 %WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %k_1

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="6">
<![CDATA[
if.then:1 %WEIGHTS_load = load i6 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body11:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body11:3 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln23_2_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body11:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="cmp12_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="4">
<![CDATA[
if.else:3 %zext_ln39 = zext i4 %sub_ln39

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="cmp12_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:4 %NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="NEURONS_STATE_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="cmp12_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="4">
<![CDATA[
if.else:5 %NEURONS_STATE_load = load i4 %NEURONS_STATE_addr

]]></Node>
<StgValue><ssdm name="NEURONS_STATE_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="6">
<![CDATA[
if.then:1 %WEIGHTS_load = load i6 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:3 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:0 %add_ln23 = add i64 %k_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:1 %store_ln23 = store i64 %add_ln23, i64 %k

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc:2 %br_ln23 = br void %for.body11

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="4">
<![CDATA[
if.else:5 %NEURONS_STATE_load = load i4 %NEURONS_STATE_addr

]]></Node>
<StgValue><ssdm name="NEURONS_STATE_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:6 %br_ln39 = br i1 %NEURONS_STATE_load, void %if.end, void %if.then26

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
if.then:2 %sext_ln31 = sext i8 %WEIGHTS_load

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:4 %mul_ln31 = mul i32 %sext_ln31, i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="0"/>
<literal name="NEURONS_STATE_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then26:0 %WEIGHTS_addr_1 = getelementptr i8 %WEIGHTS, i64 0, i64 %k_1

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="0"/>
<literal name="NEURONS_STATE_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="6">
<![CDATA[
if.then26:1 %WEIGHTS_load_1 = load i6 %WEIGHTS_addr_1

]]></Node>
<StgValue><ssdm name="WEIGHTS_load_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="0"/>
<literal name="NEURONS_STATE_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
if.then26:3 %NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEM_load_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:4 %mul_ln31 = mul i32 %sext_ln31, i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
if.then:5 %NEURONS_MEM_load = load i4 %NEURONS_MEM_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEM_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="0"/>
<literal name="NEURONS_STATE_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="6">
<![CDATA[
if.then26:1 %WEIGHTS_load_1 = load i6 %WEIGHTS_addr_1

]]></Node>
<StgValue><ssdm name="WEIGHTS_load_1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="0"/>
<literal name="NEURONS_STATE_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
if.then26:2 %sext_ln41 = sext i8 %WEIGHTS_load_1

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="0"/>
<literal name="NEURONS_STATE_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
if.then26:3 %NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEM_load_1"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="0"/>
<literal name="NEURONS_STATE_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then26:4 %add_ln41 = add i32 %NEURONS_MEM_load_1, i32 %sext_ln41

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="0"/>
<literal name="NEURONS_STATE_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then26:5 %store_ln41 = store i32 %add_ln41, i4 %NEURONS_MEM_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="0"/>
<literal name="NEURONS_STATE_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
if.then26:6 %br_ln42 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
if.then:5 %NEURONS_MEM_load = load i4 %NEURONS_MEM_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEM_load"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:6 %add_ln31 = add i32 %NEURONS_MEM_load, i32 %mul_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then:7 %store_ln31 = store i32 %add_ln31, i4 %NEURONS_MEM_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
if.then:8 %br_ln32 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
