<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_banked="False" is_stub_entry="False">
      <reg_short_name>CNTEL0ACR</reg_short_name>
        
        <reg_long_name>Counter-timer EL0 Access Control Register</reg_long_name>

        <power_domain_text>It is <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> whether CNTEL0ACR is implemented in the Core power domain or in the Debug power domain</power_domain_text>


      
        <reg_condition otherwise="RES0" verbatim="True"><para>Implementation of this register is <arm-defined-word>OPTIONAL</arm-defined-word>.</para></reg_condition>
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>Timer</reg_component>
    <reg_frame>CNTBaseN</reg_frame>
    <reg_offset><hexnumber>0x014</hexnumber></reg_offset>
    <reg_instance>CNTEL0ACR</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_type>RW</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>



          <reg_reset_value>

      </reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>An implementation of CNTEL0ACR in the frame at CNTBaseN controls whether the <register_link state="ext" id="ext-cntpct.xml">CNTPCT</register_link>, <register_link state="ext" id="ext-cntvct.xml">CNTVCT</register_link>, <register_link state="ext" id="ext-cntfrq.xml">CNTFRQ</register_link>, EL1 Physical Timer, and Virtual Timer registers are visible in the frame at CNTEL0BaseN.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
          <reg_group>Generic Timer registers</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>For more information, see <xref browsertext="'Power and reset domains for the system level implementation of the Generic Timer'" filename="I_system_level_implementation_of_the_generic__.fm" linkend="CEGHAIAF"/>.</para>
      </configuration_text>

      </reg_configuration>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>CNTEL0ACR is a 32-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        






<fields id="fieldset_0" length="32">
  <text_before_fields/>
  <field id="fieldset_0-31_10" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>31</field_msb>
    <field_lsb>10</field_lsb>
    <rel_range>31:10</rel_range>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_0-9_9" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>EL0PTEN</field_name>
    <field_msb>9</field_msb>
    <field_lsb>9</field_lsb>
    <rel_range>9</rel_range>
    <field_description order="before">
      <para>Second view read/write access control for the EL1 Physical Timer registers. This bit controls whether the <register_link state="ext" id="ext-cntp_cval.xml">CNTP_CVAL</register_link>, <register_link state="ext" id="ext-cntp_tval.xml">CNTP_TVAL</register_link>, and <register_link state="ext" id="ext-cntp_ctl.xml">CNTP_CTL</register_link> registers in the current CNTBaseN frame are also accessible in the corresponding CNTEL0BaseN frame.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>No access. Registers are <arm-defined-word>RES0</arm-defined-word> in the second view.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>Access permitted. If the registers are accessible in the current frame then they are accessible in the second view.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_resets>
      <field_reset reset_type="Timer">
        <field_reset_standard_text>AU</field_reset_standard_text>
      </field_reset>
    </field_resets>
  </field>
  <field id="fieldset_0-8_8" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>EL0VTEN</field_name>
    <field_msb>8</field_msb>
    <field_lsb>8</field_lsb>
    <rel_range>8</rel_range>
    <field_description order="before">
      <para>Second view read/write access control for the Virtual Timer registers. This bit controls whether the <register_link state="ext" id="ext-cntv_cval.xml">CNTV_CVAL</register_link>, <register_link state="ext" id="ext-cntv_tval.xml">CNTV_TVAL</register_link>, and <register_link state="ext" id="ext-cntv_ctl.xml">CNTV_CTL</register_link> registers in the current CNTBaseN frame are also accessible in the corresponding CNTEL0BaseN frame.</para>
    </field_description>
    <field_description order="after">
      <para>The definition of this bit means that, if the Virtual Timer registers are not implemented in the current CNTBaseN frame, then the Virtual Timer register addresses are <arm-defined-word>RES0</arm-defined-word> in the corresponding CNTEL0BaseN frame, regardless of the value of this bit.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>No access. Registers are <arm-defined-word>RES0</arm-defined-word> in the second view.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>Access permitted. If the registers are accessible in the current frame then they are accessible in the second view.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_resets>
      <field_reset reset_type="Timer">
        <field_reset_standard_text>AU</field_reset_standard_text>
      </field_reset>
    </field_resets>
  </field>
  <field id="fieldset_0-7_2" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>7</field_msb>
    <field_lsb>2</field_lsb>
    <rel_range>7:2</rel_range>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_0-1_1" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>EL0VCTEN</field_name>
    <field_msb>1</field_msb>
    <field_lsb>1</field_lsb>
    <rel_range>1</rel_range>
    <field_description order="before">
      <para>Second view read access control for <register_link state="ext" id="ext-cntvct.xml">CNTVCT</register_link> and <register_link state="ext" id="ext-cntfrq.xml">CNTFRQ</register_link>.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description><para><register_link state="ext" id="ext-cntvct.xml">CNTVCT</register_link> is not visible in the second view.</para>
<para>If EL0PCTEN is set to 0, <register_link state="ext" id="ext-cntfrq.xml">CNTFRQ</register_link> is not visible in the second view.</para></field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>Access permitted. If <register_link state="ext" id="ext-cntvct.xml">CNTVCT</register_link> and <register_link state="ext" id="ext-cntfrq.xml">CNTFRQ</register_link> are visible in the current frame then they are visible in the second view.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_resets>
      <field_reset reset_type="Timer">
        <field_reset_standard_text>AU</field_reset_standard_text>
      </field_reset>
    </field_resets>
  </field>
  <field id="fieldset_0-0_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>EL0PCTEN</field_name>
    <field_msb>0</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>0</rel_range>
    <field_description order="before">
      <para>Second view read access control for <register_link state="ext" id="ext-cntpct.xml">CNTPCT</register_link> and <register_link state="ext" id="ext-cntfrq.xml">CNTFRQ</register_link>.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description><para><register_link state="ext" id="ext-cntpct.xml">CNTPCT</register_link> is not visible in the second view.</para>
<para>If EL0VCTEN is set to 0, <register_link state="ext" id="ext-cntfrq.xml">CNTFRQ</register_link> is not visible in the second view.</para></field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>Access permitted. If <register_link state="ext" id="ext-cntpct.xml">CNTPCT</register_link> and <register_link state="ext" id="ext-cntfrq.xml">CNTFRQ</register_link> are visible in the current frame then they are visible in the second view.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_resets>
      <field_reset reset_type="Timer">
        <field_reset_standard_text>AU</field_reset_standard_text>
      </field_reset>
    </field_resets>
  </field>
  <text_after_fields/>
</fields>




    
<reg_fieldset length="32">
  <fieldat id="fieldset_0-31_10" msb="31" lsb="10"/>
  <fieldat id="fieldset_0-9_9" msb="9" lsb="9"/>
  <fieldat id="fieldset_0-8_8" msb="8" lsb="8"/>
  <fieldat id="fieldset_0-7_2" msb="7" lsb="2"/>
  <fieldat id="fieldset_0-1_1" msb="1" lsb="1"/>
  <fieldat id="fieldset_0-0_0" msb="0" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          


  
    
      <access_permission_text>
        <para>CNTEL0ACR can be implemented in any implemented CNTBaseN frame.</para>

      </access_permission_text>
      <access_permission_text>
        <para><xref browsertext="'CNTCTLBase status and control fields for the CNTBaseN and CNTEL0BaseN frames'" filename="I_system_level_implementation_of_the_generic__.fm" linkend="CEGDFJAG"/> describes the status fields that identify whether a CNTBaseN frame is implemented, and for an implemented frame:</para>

      </access_permission_text>
      <access_permission_text>
        <list type="unordered">
<listitem><content>Whether the CNTBaseN frame has virtual timer capability.</content>
</listitem><listitem><content>Whether the corresponding CNTEL0BaseN frame is implemented.</content>
</listitem><listitem><content>For an implementation that recognizes two Security states, whether the CNTBaseN frame, and any corresponding CNTEL0BaseN frame, is accessible by Non-secure accesses.</content>
</listitem></list>

      </access_permission_text>
      <access_permission_text>
        <para>If CNTEL0ACR is not implemented in an implemented CNTBaseN frame:</para>

      </access_permission_text>
      <access_permission_text>
        <list type="unordered">
<listitem><content>The register location in that frame is RAZ/WI.</content>
</listitem><listitem><content>If the corresponding CNTEL0BaseN frame is implemented, the registers <register_link state="ext" id="ext-cntfrq.xml">CNTFRQ</register_link>, <register_link state="ext" id="ext-cntp_ctl.xml">CNTP_CTL</register_link>, <register_link state="ext" id="ext-cntp_cval.xml">CNTP_CVAL</register_link>, <register_link state="ext" id="ext-cntp_tval.xml">CNTP_TVAL</register_link>, <register_link state="ext" id="ext-cntpct.xml">CNTPCT</register_link>, <register_link state="ext" id="ext-cntv_ctl.xml">CNTV_CTL</register_link>, <register_link state="ext" id="ext-cntv_cval.xml">CNTV_CVAL</register_link>, <register_link state="ext" id="ext-cntv_tval.xml">CNTV_TVAL</register_link>, and <register_link state="ext" id="ext-cntvct.xml">CNTVCT</register_link> are not visible in that frame.</content>
</listitem></list>
      </access_permission_text>






      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</timestamp>
</register_page>