{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1546354989631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546354989639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 23:03:09 2019 " "Processing started: Tue Jan 01 23:03:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546354989639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546354989639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 01 -c 01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 01 -c 01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546354989639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1546354990717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1546354990717 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 01.v(56) " "Verilog HDL Expression warning at 01.v(56): truncated literal to match 12 bits" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1546355016008 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "01.v(275) " "Verilog HDL warning at 01.v(275): extended using \"x\" or \"z\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 275 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1546355016008 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "01.v(295) " "Verilog HDL warning at 01.v(295): extended using \"x\" or \"z\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1546355016008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01.v 2 2 " "Found 2 design units, including 2 entities, in source file 01.v" { { "Info" "ISGN_ENTITY_NAME" "1 metro " "Found entity 1: metro" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355016008 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355016008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355016008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "metro " "Elaborating entity \"metro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1546355018461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 01.v(48) " "Verilog HDL assignment warning at 01.v(48): truncated value with size 32 to match size of target (12)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018621 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst 01.v(55) " "Verilog HDL Always Construct warning at 01.v(55): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018621 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 01.v(72) " "Verilog HDL assignment warning at 01.v(72): truncated value with size 32 to match size of target (4)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018631 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 01.v(87) " "Verilog HDL assignment warning at 01.v(87): truncated value with size 32 to match size of target (4)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018631 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 01.v(102) " "Verilog HDL assignment warning at 01.v(102): truncated value with size 32 to match size of target (4)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018631 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 01.v(117) " "Verilog HDL assignment warning at 01.v(117): truncated value with size 32 to match size of target (8)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018631 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count5 01.v(176) " "Verilog HDL Always Construct warning at 01.v(176): variable \"count5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018631 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count4 01.v(176) " "Verilog HDL Always Construct warning at 01.v(176): variable \"count4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018631 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count3 01.v(176) " "Verilog HDL Always Construct warning at 01.v(176): variable \"count3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018631 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pay 01.v(177) " "Verilog HDL Always Construct warning at 01.v(177): variable \"pay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018631 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 01.v(177) " "Verilog HDL assignment warning at 01.v(177): truncated value with size 32 to match size of target (4)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pay 01.v(178) " "Verilog HDL Always Construct warning at 01.v(178): variable \"pay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 01.v(178) " "Verilog HDL assignment warning at 01.v(178): truncated value with size 32 to match size of target (4)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pay 01.v(179) " "Verilog HDL Always Construct warning at 01.v(179): variable \"pay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 01.v(179) " "Verilog HDL assignment warning at 01.v(179): truncated value with size 32 to match size of target (4)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "test 01.v(182) " "Verilog HDL Always Construct warning at 01.v(182): variable \"test\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "std 01.v(190) " "Verilog HDL Always Construct warning at 01.v(190): variable \"std\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count2 01.v(198) " "Verilog HDL Always Construct warning at 01.v(198): variable \"count2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count1 01.v(198) " "Verilog HDL Always Construct warning at 01.v(198): variable \"count1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 01.v(199) " "Verilog HDL Always Construct warning at 01.v(199): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 01.v(199) " "Verilog HDL assignment warning at 01.v(199): truncated value with size 32 to match size of target (8)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count2 01.v(200) " "Verilog HDL Always Construct warning at 01.v(200): variable \"count2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count1 01.v(200) " "Verilog HDL Always Construct warning at 01.v(200): variable \"count1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 01.v(201) " "Verilog HDL Always Construct warning at 01.v(201): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 01.v(201) " "Verilog HDL assignment warning at 01.v(201): truncated value with size 32 to match size of target (8)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count2 01.v(202) " "Verilog HDL Always Construct warning at 01.v(202): variable \"count2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count1 01.v(202) " "Verilog HDL Always Construct warning at 01.v(202): variable \"count1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 01.v(203) " "Verilog HDL Always Construct warning at 01.v(203): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 01.v(203) " "Verilog HDL assignment warning at 01.v(203): truncated value with size 32 to match size of target (8)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count2 01.v(204) " "Verilog HDL Always Construct warning at 01.v(204): variable \"count2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count1 01.v(204) " "Verilog HDL Always Construct warning at 01.v(204): variable \"count1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018641 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 01.v(205) " "Verilog HDL Always Construct warning at 01.v(205): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 01.v(205) " "Verilog HDL assignment warning at 01.v(205): truncated value with size 32 to match size of target (8)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count2 01.v(207) " "Verilog HDL Always Construct warning at 01.v(207): variable \"count2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count1 01.v(207) " "Verilog HDL Always Construct warning at 01.v(207): variable \"count1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 01.v(207) " "Verilog HDL Always Construct warning at 01.v(207): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 01.v(207) " "Verilog HDL assignment warning at 01.v(207): truncated value with size 32 to match size of target (8)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pay 01.v(208) " "Verilog HDL Always Construct warning at 01.v(208): variable \"pay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fee 01.v(208) " "Verilog HDL Always Construct warning at 01.v(208): variable \"fee\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pay 01.v(209) " "Verilog HDL Always Construct warning at 01.v(209): variable \"pay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fee 01.v(209) " "Verilog HDL Always Construct warning at 01.v(209): variable \"fee\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pay 01.v(213) " "Verilog HDL Always Construct warning at 01.v(213): variable \"pay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fee 01.v(213) " "Verilog HDL Always Construct warning at 01.v(213): variable \"fee\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "change 01.v(216) " "Verilog HDL Always Construct warning at 01.v(216): variable \"change\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 01.v(216) " "Verilog HDL assignment warning at 01.v(216): truncated value with size 32 to match size of target (4)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "change 01.v(217) " "Verilog HDL Always Construct warning at 01.v(217): variable \"change\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 01.v(217) " "Verilog HDL assignment warning at 01.v(217): truncated value with size 32 to match size of target (4)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "change 01.v(218) " "Verilog HDL Always Construct warning at 01.v(218): variable \"change\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 01.v(218) " "Verilog HDL assignment warning at 01.v(218): truncated value with size 32 to match size of target (4)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018651 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "std 01.v(174) " "Verilog HDL Always Construct warning at 01.v(174): inferring latch(es) for variable \"std\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018661 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fee 01.v(174) " "Verilog HDL Always Construct warning at 01.v(174): inferring latch(es) for variable \"fee\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018661 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "change 01.v(174) " "Verilog HDL Always Construct warning at 01.v(174): inferring latch(es) for variable \"change\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018661 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 01.v(240) " "Verilog HDL assignment warning at 01.v(240): truncated value with size 32 to match size of target (3)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018661 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cntp 01.v(252) " "Verilog HDL Always Construct warning at 01.v(252): variable \"cntp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018661 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count0 01.v(267) " "Verilog HDL Always Construct warning at 01.v(267): variable \"count0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018661 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count1 01.v(269) " "Verilog HDL Always Construct warning at 01.v(269): variable \"count1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018661 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count2 01.v(270) " "Verilog HDL Always Construct warning at 01.v(270): variable \"count2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018661 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pay1 01.v(272) " "Verilog HDL Always Construct warning at 01.v(272): variable \"pay1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018661 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pay10 01.v(273) " "Verilog HDL Always Construct warning at 01.v(273): variable \"pay10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018661 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pay100 01.v(274) " "Verilog HDL Always Construct warning at 01.v(274): variable \"pay100\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018661 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 01.v(275) " "Verilog HDL assignment warning at 01.v(275): truncated value with size 32 to match size of target (8)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018661 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 01.v(275) " "Verilog HDL assignment warning at 01.v(275): truncated value with size 32 to match size of target (4)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data 01.v(244) " "Verilog HDL Always Construct warning at 01.v(244): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 244 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 01.v(295) " "Verilog HDL assignment warning at 01.v(295): truncated value with size 32 to match size of target (8)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw 01.v(326) " "Verilog HDL Always Construct warning at 01.v(326): variable \"sw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r7 01.v(331) " "Verilog HDL Always Construct warning at 01.v(331): variable \"r7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g7 01.v(331) " "Verilog HDL Always Construct warning at 01.v(331): variable \"g7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r6 01.v(332) " "Verilog HDL Always Construct warning at 01.v(332): variable \"r6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g6 01.v(332) " "Verilog HDL Always Construct warning at 01.v(332): variable \"g6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r5 01.v(333) " "Verilog HDL Always Construct warning at 01.v(333): variable \"r5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g5 01.v(333) " "Verilog HDL Always Construct warning at 01.v(333): variable \"g5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 01.v(334) " "Verilog HDL Always Construct warning at 01.v(334): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g4 01.v(334) " "Verilog HDL Always Construct warning at 01.v(334): variable \"g4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 01.v(335) " "Verilog HDL Always Construct warning at 01.v(335): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g3 01.v(335) " "Verilog HDL Always Construct warning at 01.v(335): variable \"g3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 01.v(336) " "Verilog HDL Always Construct warning at 01.v(336): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g2 01.v(336) " "Verilog HDL Always Construct warning at 01.v(336): variable \"g2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 01.v(337) " "Verilog HDL Always Construct warning at 01.v(337): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g1 01.v(337) " "Verilog HDL Always Construct warning at 01.v(337): variable \"g1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r0 01.v(338) " "Verilog HDL Always Construct warning at 01.v(338): variable \"r0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g0 01.v(338) " "Verilog HDL Always Construct warning at 01.v(338): variable \"g0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rcol 01.v(325) " "Verilog HDL Always Construct warning at 01.v(325): inferring latch(es) for variable \"rcol\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gcol 01.v(325) " "Verilog HDL Always Construct warning at 01.v(325): inferring latch(es) for variable \"gcol\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 01.v(348) " "Verilog HDL assignment warning at 01.v(348): truncated value with size 32 to match size of target (10)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018671 "|metro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 01.v(358) " "Verilog HDL assignment warning at 01.v(358): truncated value with size 32 to match size of target (2)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1546355018681 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cntp 01.v(367) " "Verilog HDL Always Construct warning at 01.v(367): variable \"cntp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018681 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cntp 01.v(417) " "Verilog HDL Always Construct warning at 01.v(417): variable \"cntp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 417 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018681 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cntp 01.v(430) " "Verilog HDL Always Construct warning at 01.v(430): variable \"cntp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 430 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018681 "|metro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cntp 01.v(456) " "Verilog HDL Always Construct warning at 01.v(456): variable \"cntp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1546355018681 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"r0\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g0 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"g0\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"r1\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g1 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"g1\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"r2\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g2 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"g2\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"r3\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g3 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"g3\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"r4\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g4 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"g4\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"r5\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g5 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"g5\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"r6\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g6 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"g6\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"r7\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g7 01.v(364) " "Verilog HDL Always Construct warning at 01.v(364): inferring latch(es) for variable \"g7\", which holds its previous value in one or more paths through the always construct" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1546355018691 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g7\[0\] 01.v(364) " "Inferred latch for \"g7\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g7\[1\] 01.v(364) " "Inferred latch for \"g7\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g7\[2\] 01.v(364) " "Inferred latch for \"g7\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g7\[3\] 01.v(364) " "Inferred latch for \"g7\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g7\[4\] 01.v(364) " "Inferred latch for \"g7\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g7\[5\] 01.v(364) " "Inferred latch for \"g7\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g7\[6\] 01.v(364) " "Inferred latch for \"g7\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g7\[7\] 01.v(364) " "Inferred latch for \"g7\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[0\] 01.v(364) " "Inferred latch for \"r7\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[1\] 01.v(364) " "Inferred latch for \"r7\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[2\] 01.v(364) " "Inferred latch for \"r7\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[3\] 01.v(364) " "Inferred latch for \"r7\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[4\] 01.v(364) " "Inferred latch for \"r7\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[5\] 01.v(364) " "Inferred latch for \"r7\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[6\] 01.v(364) " "Inferred latch for \"r7\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[7\] 01.v(364) " "Inferred latch for \"r7\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g6\[0\] 01.v(364) " "Inferred latch for \"g6\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g6\[1\] 01.v(364) " "Inferred latch for \"g6\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g6\[2\] 01.v(364) " "Inferred latch for \"g6\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g6\[3\] 01.v(364) " "Inferred latch for \"g6\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g6\[4\] 01.v(364) " "Inferred latch for \"g6\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g6\[5\] 01.v(364) " "Inferred latch for \"g6\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g6\[6\] 01.v(364) " "Inferred latch for \"g6\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g6\[7\] 01.v(364) " "Inferred latch for \"g6\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[0\] 01.v(364) " "Inferred latch for \"r6\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[1\] 01.v(364) " "Inferred latch for \"r6\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[2\] 01.v(364) " "Inferred latch for \"r6\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[3\] 01.v(364) " "Inferred latch for \"r6\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[4\] 01.v(364) " "Inferred latch for \"r6\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[5\] 01.v(364) " "Inferred latch for \"r6\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[6\] 01.v(364) " "Inferred latch for \"r6\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[7\] 01.v(364) " "Inferred latch for \"r6\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g5\[0\] 01.v(364) " "Inferred latch for \"g5\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g5\[1\] 01.v(364) " "Inferred latch for \"g5\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g5\[2\] 01.v(364) " "Inferred latch for \"g5\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g5\[3\] 01.v(364) " "Inferred latch for \"g5\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g5\[4\] 01.v(364) " "Inferred latch for \"g5\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g5\[5\] 01.v(364) " "Inferred latch for \"g5\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g5\[6\] 01.v(364) " "Inferred latch for \"g5\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g5\[7\] 01.v(364) " "Inferred latch for \"g5\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[0\] 01.v(364) " "Inferred latch for \"r5\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[1\] 01.v(364) " "Inferred latch for \"r5\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[2\] 01.v(364) " "Inferred latch for \"r5\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[3\] 01.v(364) " "Inferred latch for \"r5\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018711 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[4\] 01.v(364) " "Inferred latch for \"r5\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[5\] 01.v(364) " "Inferred latch for \"r5\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[6\] 01.v(364) " "Inferred latch for \"r5\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[7\] 01.v(364) " "Inferred latch for \"r5\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g4\[0\] 01.v(364) " "Inferred latch for \"g4\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g4\[1\] 01.v(364) " "Inferred latch for \"g4\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g4\[2\] 01.v(364) " "Inferred latch for \"g4\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g4\[3\] 01.v(364) " "Inferred latch for \"g4\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g4\[4\] 01.v(364) " "Inferred latch for \"g4\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g4\[5\] 01.v(364) " "Inferred latch for \"g4\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g4\[6\] 01.v(364) " "Inferred latch for \"g4\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g4\[7\] 01.v(364) " "Inferred latch for \"g4\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[0\] 01.v(364) " "Inferred latch for \"r4\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[1\] 01.v(364) " "Inferred latch for \"r4\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[2\] 01.v(364) " "Inferred latch for \"r4\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[3\] 01.v(364) " "Inferred latch for \"r4\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[4\] 01.v(364) " "Inferred latch for \"r4\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[5\] 01.v(364) " "Inferred latch for \"r4\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[6\] 01.v(364) " "Inferred latch for \"r4\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[7\] 01.v(364) " "Inferred latch for \"r4\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g3\[0\] 01.v(364) " "Inferred latch for \"g3\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g3\[1\] 01.v(364) " "Inferred latch for \"g3\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g3\[2\] 01.v(364) " "Inferred latch for \"g3\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g3\[3\] 01.v(364) " "Inferred latch for \"g3\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g3\[4\] 01.v(364) " "Inferred latch for \"g3\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g3\[5\] 01.v(364) " "Inferred latch for \"g3\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g3\[6\] 01.v(364) " "Inferred latch for \"g3\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g3\[7\] 01.v(364) " "Inferred latch for \"g3\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[0\] 01.v(364) " "Inferred latch for \"r3\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[1\] 01.v(364) " "Inferred latch for \"r3\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[2\] 01.v(364) " "Inferred latch for \"r3\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[3\] 01.v(364) " "Inferred latch for \"r3\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[4\] 01.v(364) " "Inferred latch for \"r3\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[5\] 01.v(364) " "Inferred latch for \"r3\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[6\] 01.v(364) " "Inferred latch for \"r3\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[7\] 01.v(364) " "Inferred latch for \"r3\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g2\[0\] 01.v(364) " "Inferred latch for \"g2\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g2\[1\] 01.v(364) " "Inferred latch for \"g2\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g2\[2\] 01.v(364) " "Inferred latch for \"g2\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g2\[3\] 01.v(364) " "Inferred latch for \"g2\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g2\[4\] 01.v(364) " "Inferred latch for \"g2\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g2\[5\] 01.v(364) " "Inferred latch for \"g2\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g2\[6\] 01.v(364) " "Inferred latch for \"g2\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g2\[7\] 01.v(364) " "Inferred latch for \"g2\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[0\] 01.v(364) " "Inferred latch for \"r2\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018721 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[1\] 01.v(364) " "Inferred latch for \"r2\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[2\] 01.v(364) " "Inferred latch for \"r2\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[3\] 01.v(364) " "Inferred latch for \"r2\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[4\] 01.v(364) " "Inferred latch for \"r2\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[5\] 01.v(364) " "Inferred latch for \"r2\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[6\] 01.v(364) " "Inferred latch for \"r2\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[7\] 01.v(364) " "Inferred latch for \"r2\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g1\[0\] 01.v(364) " "Inferred latch for \"g1\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g1\[1\] 01.v(364) " "Inferred latch for \"g1\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g1\[2\] 01.v(364) " "Inferred latch for \"g1\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g1\[3\] 01.v(364) " "Inferred latch for \"g1\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g1\[4\] 01.v(364) " "Inferred latch for \"g1\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g1\[5\] 01.v(364) " "Inferred latch for \"g1\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g1\[6\] 01.v(364) " "Inferred latch for \"g1\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g1\[7\] 01.v(364) " "Inferred latch for \"g1\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[0\] 01.v(364) " "Inferred latch for \"r1\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[1\] 01.v(364) " "Inferred latch for \"r1\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[2\] 01.v(364) " "Inferred latch for \"r1\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[3\] 01.v(364) " "Inferred latch for \"r1\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[4\] 01.v(364) " "Inferred latch for \"r1\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[5\] 01.v(364) " "Inferred latch for \"r1\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[6\] 01.v(364) " "Inferred latch for \"r1\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[7\] 01.v(364) " "Inferred latch for \"r1\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g0\[0\] 01.v(364) " "Inferred latch for \"g0\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g0\[1\] 01.v(364) " "Inferred latch for \"g0\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g0\[2\] 01.v(364) " "Inferred latch for \"g0\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g0\[3\] 01.v(364) " "Inferred latch for \"g0\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g0\[4\] 01.v(364) " "Inferred latch for \"g0\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g0\[5\] 01.v(364) " "Inferred latch for \"g0\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g0\[6\] 01.v(364) " "Inferred latch for \"g0\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g0\[7\] 01.v(364) " "Inferred latch for \"g0\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[0\] 01.v(364) " "Inferred latch for \"r0\[0\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[1\] 01.v(364) " "Inferred latch for \"r0\[1\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[2\] 01.v(364) " "Inferred latch for \"r0\[2\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[3\] 01.v(364) " "Inferred latch for \"r0\[3\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[4\] 01.v(364) " "Inferred latch for \"r0\[4\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[5\] 01.v(364) " "Inferred latch for \"r0\[5\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[6\] 01.v(364) " "Inferred latch for \"r0\[6\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[7\] 01.v(364) " "Inferred latch for \"r0\[7\]\" at 01.v(364)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gcol\[0\] 01.v(325) " "Inferred latch for \"gcol\[0\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gcol\[1\] 01.v(325) " "Inferred latch for \"gcol\[1\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gcol\[2\] 01.v(325) " "Inferred latch for \"gcol\[2\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gcol\[3\] 01.v(325) " "Inferred latch for \"gcol\[3\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gcol\[4\] 01.v(325) " "Inferred latch for \"gcol\[4\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gcol\[5\] 01.v(325) " "Inferred latch for \"gcol\[5\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gcol\[6\] 01.v(325) " "Inferred latch for \"gcol\[6\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gcol\[7\] 01.v(325) " "Inferred latch for \"gcol\[7\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcol\[0\] 01.v(325) " "Inferred latch for \"rcol\[0\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcol\[1\] 01.v(325) " "Inferred latch for \"rcol\[1\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcol\[2\] 01.v(325) " "Inferred latch for \"rcol\[2\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcol\[3\] 01.v(325) " "Inferred latch for \"rcol\[3\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcol\[4\] 01.v(325) " "Inferred latch for \"rcol\[4\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcol\[5\] 01.v(325) " "Inferred latch for \"rcol\[5\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcol\[6\] 01.v(325) " "Inferred latch for \"rcol\[6\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rcol\[7\] 01.v(325) " "Inferred latch for \"rcol\[7\]\" at 01.v(325)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 325 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] 01.v(244) " "Inferred latch for \"data\[0\]\" at 01.v(244)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] 01.v(244) " "Inferred latch for \"data\[1\]\" at 01.v(244)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] 01.v(244) " "Inferred latch for \"data\[2\]\" at 01.v(244)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] 01.v(244) " "Inferred latch for \"data\[3\]\" at 01.v(244)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[0\] 01.v(174) " "Inferred latch for \"change\[0\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[1\] 01.v(174) " "Inferred latch for \"change\[1\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[2\] 01.v(174) " "Inferred latch for \"change\[2\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018731 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[3\] 01.v(174) " "Inferred latch for \"change\[3\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[4\] 01.v(174) " "Inferred latch for \"change\[4\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[5\] 01.v(174) " "Inferred latch for \"change\[5\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[6\] 01.v(174) " "Inferred latch for \"change\[6\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[7\] 01.v(174) " "Inferred latch for \"change\[7\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fee\[0\] 01.v(174) " "Inferred latch for \"fee\[0\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fee\[1\] 01.v(174) " "Inferred latch for \"fee\[1\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fee\[2\] 01.v(174) " "Inferred latch for \"fee\[2\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fee\[3\] 01.v(174) " "Inferred latch for \"fee\[3\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fee\[4\] 01.v(174) " "Inferred latch for \"fee\[4\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fee\[5\] 01.v(174) " "Inferred latch for \"fee\[5\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fee\[6\] 01.v(174) " "Inferred latch for \"fee\[6\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fee\[7\] 01.v(174) " "Inferred latch for \"fee\[7\]\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "std.111 01.v(174) " "Inferred latch for \"std.111\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "std.101 01.v(174) " "Inferred latch for \"std.101\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "std.100 01.v(174) " "Inferred latch for \"std.100\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "std.001 01.v(174) " "Inferred latch for \"std.001\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "std.000 01.v(174) " "Inferred latch for \"std.000\" at 01.v(174)" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355018741 "|metro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u1\"" {  } { { "01.v" "u1" { Text "C:/intelFPGA_lite/METRO/01/01.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546355019391 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "01.v" "Div4" { Text "C:/intelFPGA_lite/METRO/01/01.v" 218 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355021251 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "01.v" "Div1" { Text "C:/intelFPGA_lite/METRO/01/01.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355021251 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "01.v" "Div3" { Text "C:/intelFPGA_lite/METRO/01/01.v" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355021251 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "01.v" "Mod3" { Text "C:/intelFPGA_lite/METRO/01/01.v" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355021251 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "01.v" "Div0" { Text "C:/intelFPGA_lite/METRO/01/01.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355021251 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "01.v" "Mod1" { Text "C:/intelFPGA_lite/METRO/01/01.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355021251 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "01.v" "Mod2" { Text "C:/intelFPGA_lite/METRO/01/01.v" 216 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355021251 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "01.v" "Mod0" { Text "C:/intelFPGA_lite/METRO/01/01.v" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355021251 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "01.v" "Div2" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355021251 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "01.v" "Mult0" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355021251 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1546355021251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 218 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546355022420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355022420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355022420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355022420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355022420 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 218 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1546355022420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tvl " "Found entity 1: lpm_divide_tvl" {  } { { "db/lpm_divide_tvl.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/lpm_divide_tvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355022900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355022900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355022990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355022990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_nie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_nie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_nie " "Found entity 1: alt_u_div_nie" {  } { { "db/alt_u_div_nie.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/alt_u_div_nie.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355023090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355023090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355023370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355023370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355023470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355023470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355023550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355023550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355023660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355023660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/add_sub_i7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355023820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355023820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/add_sub_j7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355024020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355024020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k7c " "Found entity 1: add_sub_k7c" {  } { { "db/add_sub_k7c.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/add_sub_k7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355024170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355024170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l7c " "Found entity 1: add_sub_l7c" {  } { { "db/add_sub_l7c.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/add_sub_l7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355024320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355024320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 217 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546355024560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355024560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355024560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355024560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355024560 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 217 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1546355024560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qvl " "Found entity 1: lpm_divide_qvl" {  } { { "db/lpm_divide_qvl.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/lpm_divide_qvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355024730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355024730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355024780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355024780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_hie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_hie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_hie " "Found entity 1: alt_u_div_hie" {  } { { "db/alt_u_div_hie.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/alt_u_div_hie.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355024830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355024830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 217 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546355024950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355024950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355024950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355024950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355024950 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 217 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1546355024950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tnl " "Found entity 1: lpm_divide_tnl" {  } { { "db/lpm_divide_tnl.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/lpm_divide_tnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355025060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355025060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546355025260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025260 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1546355025260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_71m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_71m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_71m " "Found entity 1: lpm_divide_71m" {  } { { "db/lpm_divide_71m.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/lpm_divide_71m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355025370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355025370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355025450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355025450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ble.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ble.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ble " "Found entity 1: alt_u_div_ble" {  } { { "db/alt_u_div_ble.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/alt_u_div_ble.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355025650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355025650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546355025990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355025990 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1546355025990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9os " "Found entity 1: mult_9os" {  } { { "db/mult_9os.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/mult_9os.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546355026170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355026170 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_9os:auto_generated\|le3a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_9os:auto_generated\|le3a\[9\]\"" {  } { { "db/mult_9os.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/mult_9os.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355026500 "|metro|lpm_mult:Mult0|mult_9os:auto_generated|le3a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_9os:auto_generated\|le5a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_9os:auto_generated\|le5a\[8\]\"" {  } { { "db/mult_9os.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/mult_9os.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355026500 "|metro|lpm_mult:Mult0|mult_9os:auto_generated|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_9os:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_9os:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_9os.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/mult_9os.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355026500 "|metro|lpm_mult:Mult0|mult_9os:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1546355026500 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1546355026500 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_9os:auto_generated\|le3a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_9os:auto_generated\|le3a\[8\]\"" {  } { { "db/mult_9os.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/mult_9os.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355026500 "|metro|lpm_mult:Mult0|mult_9os:auto_generated|le3a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_9os:auto_generated\|le4a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_9os:auto_generated\|le4a\[9\]\"" {  } { { "db/mult_9os.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/mult_9os.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355026500 "|metro|lpm_mult:Mult0|mult_9os:auto_generated|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_9os:auto_generated\|le4a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_9os:auto_generated\|le4a\[8\]\"" {  } { { "db/mult_9os.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/mult_9os.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355026500 "|metro|lpm_mult:Mult0|mult_9os:auto_generated|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_9os:auto_generated\|le4a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_9os:auto_generated\|le4a\[7\]\"" {  } { { "db/mult_9os.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/mult_9os.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355026500 "|metro|lpm_mult:Mult0|mult_9os:auto_generated|le4a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_9os:auto_generated\|le4a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_9os:auto_generated\|le4a\[6\]\"" {  } { { "db/mult_9os.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/mult_9os.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355026500 "|metro|lpm_mult:Mult0|mult_9os:auto_generated|le4a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_9os:auto_generated\|le5a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_9os:auto_generated\|le5a\[7\]\"" {  } { { "db/mult_9os.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/mult_9os.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355026500 "|metro|lpm_mult:Mult0|mult_9os:auto_generated|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_9os:auto_generated\|le5a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_9os:auto_generated\|le5a\[6\]\"" {  } { { "db/mult_9os.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/mult_9os.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355026500 "|metro|lpm_mult:Mult0|mult_9os:auto_generated|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_9os:auto_generated\|le5a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_9os:auto_generated\|le5a\[5\]\"" {  } { { "db/mult_9os.tdf" "" { Text "C:/intelFPGA_lite/METRO/01/db/mult_9os.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 207 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1546355026500 "|metro|lpm_mult:Mult0|mult_9os:auto_generated|le5a[5]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1546355026500 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1546355026500 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "40 " "Ignored 40 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "40 " "Ignored 40 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1546355027070 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1546355027070 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r4\[7\] r5\[0\] " "Duplicate LATCH primitive \"r4\[7\]\" merged with LATCH primitive \"r5\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r3\[0\] r5\[0\] " "Duplicate LATCH primitive \"r3\[0\]\" merged with LATCH primitive \"r5\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r2\[7\] r5\[0\] " "Duplicate LATCH primitive \"r2\[7\]\" merged with LATCH primitive \"r5\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r7\[1\] r6\[0\] " "Duplicate LATCH primitive \"r7\[1\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g7\[6\] r6\[0\] " "Duplicate LATCH primitive \"g7\[6\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g7\[1\] r6\[0\] " "Duplicate LATCH primitive \"g7\[1\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r7\[6\] r6\[0\] " "Duplicate LATCH primitive \"r7\[6\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g6\[2\] r6\[0\] " "Duplicate LATCH primitive \"g6\[2\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g6\[5\] r6\[0\] " "Duplicate LATCH primitive \"g6\[5\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r6\[2\] r6\[0\] " "Duplicate LATCH primitive \"r6\[2\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r6\[5\] r6\[0\] " "Duplicate LATCH primitive \"r6\[5\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r6\[7\] r6\[0\] " "Duplicate LATCH primitive \"r6\[7\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g4\[2\] r6\[0\] " "Duplicate LATCH primitive \"g4\[2\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g4\[5\] r6\[0\] " "Duplicate LATCH primitive \"g4\[5\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r4\[2\] r6\[0\] " "Duplicate LATCH primitive \"r4\[2\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r4\[5\] r6\[0\] " "Duplicate LATCH primitive \"r4\[5\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g3\[2\] r6\[0\] " "Duplicate LATCH primitive \"g3\[2\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g3\[5\] r6\[0\] " "Duplicate LATCH primitive \"g3\[5\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r3\[2\] r6\[0\] " "Duplicate LATCH primitive \"r3\[2\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r3\[5\] r6\[0\] " "Duplicate LATCH primitive \"r3\[5\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r1\[0\] r6\[0\] " "Duplicate LATCH primitive \"r1\[0\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r1\[2\] r6\[0\] " "Duplicate LATCH primitive \"r1\[2\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r1\[5\] r6\[0\] " "Duplicate LATCH primitive \"r1\[5\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r1\[7\] r6\[0\] " "Duplicate LATCH primitive \"r1\[7\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g0\[0\] r6\[0\] " "Duplicate LATCH primitive \"g0\[0\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g0\[1\] r6\[0\] " "Duplicate LATCH primitive \"g0\[1\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g0\[6\] r6\[0\] " "Duplicate LATCH primitive \"g0\[6\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g0\[7\] r6\[0\] " "Duplicate LATCH primitive \"g0\[7\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r0\[1\] r6\[0\] " "Duplicate LATCH primitive \"r0\[1\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r0\[6\] r6\[0\] " "Duplicate LATCH primitive \"r0\[6\]\" merged with LATCH primitive \"r6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r7\[7\] r7\[0\] " "Duplicate LATCH primitive \"r7\[7\]\" merged with LATCH primitive \"r7\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r0\[0\] r7\[0\] " "Duplicate LATCH primitive \"r0\[0\]\" merged with LATCH primitive \"r7\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r0\[7\] r7\[0\] " "Duplicate LATCH primitive \"r0\[7\]\" merged with LATCH primitive \"r7\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r5\[7\] r4\[0\] " "Duplicate LATCH primitive \"r5\[7\]\" merged with LATCH primitive \"r4\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r3\[7\] r4\[0\] " "Duplicate LATCH primitive \"r3\[7\]\" merged with LATCH primitive \"r4\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g2\[5\] r4\[0\] " "Duplicate LATCH primitive \"g2\[5\]\" merged with LATCH primitive \"r4\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r2\[0\] r4\[0\] " "Duplicate LATCH primitive \"r2\[0\]\" merged with LATCH primitive \"r4\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g2\[1\] r5\[1\] " "Duplicate LATCH primitive \"g2\[1\]\" merged with LATCH primitive \"r5\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r2\[6\] r5\[1\] " "Duplicate LATCH primitive \"r2\[6\]\" merged with LATCH primitive \"r5\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r6\[6\] r6\[1\] " "Duplicate LATCH primitive \"r6\[6\]\" merged with LATCH primitive \"r6\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r1\[1\] r6\[1\] " "Duplicate LATCH primitive \"r1\[1\]\" merged with LATCH primitive \"r6\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r1\[6\] r6\[1\] " "Duplicate LATCH primitive \"r1\[6\]\" merged with LATCH primitive \"r6\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g4\[1\] r4\[1\] " "Duplicate LATCH primitive \"g4\[1\]\" merged with LATCH primitive \"r4\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g4\[6\] r4\[1\] " "Duplicate LATCH primitive \"g4\[6\]\" merged with LATCH primitive \"r4\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r4\[6\] r4\[1\] " "Duplicate LATCH primitive \"r4\[6\]\" merged with LATCH primitive \"r4\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g3\[1\] r4\[1\] " "Duplicate LATCH primitive \"g3\[1\]\" merged with LATCH primitive \"r4\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g3\[6\] r4\[1\] " "Duplicate LATCH primitive \"g3\[6\]\" merged with LATCH primitive \"r4\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r3\[1\] r4\[1\] " "Duplicate LATCH primitive \"r3\[1\]\" merged with LATCH primitive \"r4\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r3\[6\] r4\[1\] " "Duplicate LATCH primitive \"r3\[6\]\" merged with LATCH primitive \"r4\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r5\[6\] r2\[1\] " "Duplicate LATCH primitive \"r5\[6\]\" merged with LATCH primitive \"r2\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g2\[6\] r2\[1\] " "Duplicate LATCH primitive \"g2\[6\]\" merged with LATCH primitive \"r2\[1\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g7\[5\] r7\[2\] " "Duplicate LATCH primitive \"g7\[5\]\" merged with LATCH primitive \"r7\[2\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g7\[2\] r7\[2\] " "Duplicate LATCH primitive \"g7\[2\]\" merged with LATCH primitive \"r7\[2\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r7\[5\] r7\[2\] " "Duplicate LATCH primitive \"r7\[5\]\" merged with LATCH primitive \"r7\[2\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g1\[1\] r7\[2\] " "Duplicate LATCH primitive \"g1\[1\]\" merged with LATCH primitive \"r7\[2\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g1\[6\] r7\[2\] " "Duplicate LATCH primitive \"g1\[6\]\" merged with LATCH primitive \"r7\[2\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r5\[5\] r2\[2\] " "Duplicate LATCH primitive \"r5\[5\]\" merged with LATCH primitive \"r2\[2\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g6\[1\] r0\[2\] " "Duplicate LATCH primitive \"g6\[1\]\" merged with LATCH primitive \"r0\[2\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g6\[6\] r0\[2\] " "Duplicate LATCH primitive \"g6\[6\]\" merged with LATCH primitive \"r0\[2\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g0\[2\] r0\[2\] " "Duplicate LATCH primitive \"g0\[2\]\" merged with LATCH primitive \"r0\[2\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g0\[5\] r0\[2\] " "Duplicate LATCH primitive \"g0\[5\]\" merged with LATCH primitive \"r0\[2\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r0\[5\] r0\[2\] " "Duplicate LATCH primitive \"r0\[5\]\" merged with LATCH primitive \"r0\[2\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g2\[3\] r5\[3\] " "Duplicate LATCH primitive \"g2\[3\]\" merged with LATCH primitive \"r5\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r2\[4\] r5\[3\] " "Duplicate LATCH primitive \"r2\[4\]\" merged with LATCH primitive \"r5\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g7\[4\] r6\[3\] " "Duplicate LATCH primitive \"g7\[4\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g7\[3\] r6\[3\] " "Duplicate LATCH primitive \"g7\[3\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r7\[3\] r6\[3\] " "Duplicate LATCH primitive \"r7\[3\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r7\[4\] r6\[3\] " "Duplicate LATCH primitive \"r7\[4\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g6\[3\] r6\[3\] " "Duplicate LATCH primitive \"g6\[3\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g6\[4\] r6\[3\] " "Duplicate LATCH primitive \"g6\[4\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r6\[4\] r6\[3\] " "Duplicate LATCH primitive \"r6\[4\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g4\[3\] r6\[3\] " "Duplicate LATCH primitive \"g4\[3\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g4\[4\] r6\[3\] " "Duplicate LATCH primitive \"g4\[4\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g3\[3\] r6\[3\] " "Duplicate LATCH primitive \"g3\[3\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g3\[4\] r6\[3\] " "Duplicate LATCH primitive \"g3\[4\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r1\[3\] r6\[3\] " "Duplicate LATCH primitive \"r1\[3\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r1\[4\] r6\[3\] " "Duplicate LATCH primitive \"r1\[4\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g0\[3\] r6\[3\] " "Duplicate LATCH primitive \"g0\[3\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g0\[4\] r6\[3\] " "Duplicate LATCH primitive \"g0\[4\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r0\[3\] r6\[3\] " "Duplicate LATCH primitive \"r0\[3\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r0\[4\] r6\[3\] " "Duplicate LATCH primitive \"r0\[4\]\" merged with LATCH primitive \"r6\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r4\[4\] r4\[3\] " "Duplicate LATCH primitive \"r4\[4\]\" merged with LATCH primitive \"r4\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r3\[3\] r4\[3\] " "Duplicate LATCH primitive \"r3\[3\]\" merged with LATCH primitive \"r4\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r3\[4\] r4\[3\] " "Duplicate LATCH primitive \"r3\[4\]\" merged with LATCH primitive \"r4\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "r5\[4\] r2\[3\] " "Duplicate LATCH primitive \"r5\[4\]\" merged with LATCH primitive \"r2\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g2\[4\] r2\[3\] " "Duplicate LATCH primitive \"g2\[4\]\" merged with LATCH primitive \"r2\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g7\[7\] g6\[0\] " "Duplicate LATCH primitive \"g7\[7\]\" merged with LATCH primitive \"g6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g7\[0\] g6\[0\] " "Duplicate LATCH primitive \"g7\[0\]\" merged with LATCH primitive \"g6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g6\[7\] g6\[0\] " "Duplicate LATCH primitive \"g6\[7\]\" merged with LATCH primitive \"g6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g1\[0\] g6\[0\] " "Duplicate LATCH primitive \"g1\[0\]\" merged with LATCH primitive \"g6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g1\[2\] g6\[0\] " "Duplicate LATCH primitive \"g1\[2\]\" merged with LATCH primitive \"g6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g1\[5\] g6\[0\] " "Duplicate LATCH primitive \"g1\[5\]\" merged with LATCH primitive \"g6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g1\[7\] g6\[0\] " "Duplicate LATCH primitive \"g1\[7\]\" merged with LATCH primitive \"g6\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g4\[7\] g5\[0\] " "Duplicate LATCH primitive \"g4\[7\]\" merged with LATCH primitive \"g5\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g3\[0\] g5\[0\] " "Duplicate LATCH primitive \"g3\[0\]\" merged with LATCH primitive \"g5\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g2\[7\] g5\[0\] " "Duplicate LATCH primitive \"g2\[7\]\" merged with LATCH primitive \"g5\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g5\[7\] g4\[0\] " "Duplicate LATCH primitive \"g5\[7\]\" merged with LATCH primitive \"g4\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g3\[7\] g4\[0\] " "Duplicate LATCH primitive \"g3\[7\]\" merged with LATCH primitive \"g4\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g2\[0\] g4\[0\] " "Duplicate LATCH primitive \"g2\[0\]\" merged with LATCH primitive \"g4\[0\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "g1\[4\] g1\[3\] " "Duplicate LATCH primitive \"g1\[4\]\" merged with LATCH primitive \"g1\[3\]\"" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1546355027120 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1546355027120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "std.101_3924 " "Latch std.101_3924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA test\[1\] " "Ports D and ENA on the latch are fed by the same signal test\[1\]" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 357 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "std.100_3940 " "Latch std.100_3940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key\[6\] " "Ports D and ENA on the latch are fed by the same signal key\[6\]" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r5\[0\] " "Latch r5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r6\[0\] " "Latch r6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r7\[0\] " "Latch r7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r4\[0\] " "Latch r4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r5\[1\] " "Latch r5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r6\[1\] " "Latch r6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r4\[1\] " "Latch r4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r2\[1\] " "Latch r2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r5\[2\] " "Latch r5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r7\[2\] " "Latch r7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r2\[2\] " "Latch r2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r0\[2\] " "Latch r0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r5\[3\] " "Latch r5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r6\[3\] " "Latch r6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r4\[3\] " "Latch r4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r2\[3\] " "Latch r2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027130 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r2\[5\] " "Latch r2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g6\[0\] " "Latch g6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.001_3956 " "Ports D and ENA on the latch are fed by the same signal std.001_3956" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g5\[0\] " "Latch g5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g4\[0\] " "Latch g4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g5\[1\] " "Latch g5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g5\[2\] " "Latch g5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g2\[2\] " "Latch g2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g5\[3\] " "Latch g5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g1\[3\] " "Latch g1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g5\[4\] " "Latch g5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g5\[5\] " "Latch g5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g5\[6\] " "Latch g5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA std.101_3924 " "Ports D and ENA on the latch are fed by the same signal std.101_3924" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "std.001_3956 " "Latch std.001_3956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key\[6\] " "Ports D and ENA on the latch are fed by the same signal key\[6\]" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "std.000_3972 " "Latch std.000_3972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key\[6\] " "Ports D and ENA on the latch are fed by the same signal key\[6\]" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "std.111_3908 " "Latch std.111_3908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key\[6\] " "Ports D and ENA on the latch are fed by the same signal key\[6\]" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546355027140 ""}  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 174 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546355027140 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "01.v" "" { Text "C:/intelFPGA_lite/METRO/01/01.v" 357 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1546355027910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1310 " "Implemented 1310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1546355029510 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1546355029510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1259 " "Implemented 1259 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1546355029510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1546355029510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/METRO/01/output_files/01.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/METRO/01/output_files/01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355032109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546355032529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 01 23:03:52 2019 " "Processing ended: Tue Jan 01 23:03:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546355032529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546355032529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546355032529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546355032529 ""}
