
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-urand-1557.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 3729981 heartbeat IPC: 2.68098 cumulative IPC: 2.68098 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 7459845 heartbeat IPC: 2.68106 cumulative IPC: 2.68102 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 11189447 heartbeat IPC: 2.68125 cumulative IPC: 2.6811 (Simulation time: 0 hr 1 min 48 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 14919125 heartbeat IPC: 2.6812 cumulative IPC: 2.68112 (Simulation time: 0 hr 2 min 24 sec) 

Warmup complete CPU 0 instructions: 40000004 cycles: 14919125 (Simulation time: 0 hr 2 min 24 sec) 

Heartbeat CPU 0 instructions: 50000004 cycles: 363070323 heartbeat IPC: 0.0287232 cumulative IPC: 0.0287232 (Simulation time: 0 hr 19 min 8 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 716634698 heartbeat IPC: 0.0282834 cumulative IPC: 0.0285016 (Simulation time: 0 hr 36 min 9 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 1066559513 heartbeat IPC: 0.0285776 cumulative IPC: 0.0285269 (Simulation time: 0 hr 52 min 58 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 1416646095 heartbeat IPC: 0.0285644 cumulative IPC: 0.0285362 (Simulation time: 1 hr 9 min 46 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 1770421441 heartbeat IPC: 0.0282665 cumulative IPC: 0.0284819 (Simulation time: 1 hr 26 min 48 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 2121570232 heartbeat IPC: 0.028478 cumulative IPC: 0.0284812 (Simulation time: 1 hr 43 min 37 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 2469622413 heartbeat IPC: 0.0287313 cumulative IPC: 0.0285167 (Simulation time: 2 hr 0 min 32 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 2820971948 heartbeat IPC: 0.0284617 cumulative IPC: 0.0285098 (Simulation time: 2 hr 17 min 20 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 3167201018 heartbeat IPC: 0.0288826 cumulative IPC: 0.0285507 (Simulation time: 2 hr 33 min 54 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 3515177051 heartbeat IPC: 0.0287376 cumulative IPC: 0.0285693 (Simulation time: 2 hr 50 min 41 sec) 
Finished CPU 0 instructions: 100000004 cycles: 3500257928 cumulative IPC: 0.0285693 (Simulation time: 2 hr 50 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0285693 instructions: 100000004 cycles: 3500257928
cpu0_DTLB TOTAL     ACCESS:   37067133  HIT:   19509714  MISS:   17557419
cpu0_DTLB LOAD      ACCESS:   36013206  HIT:   18606179  MISS:   17407027
cpu0_DTLB RFO       ACCESS:    1053927  HIT:     903535  MISS:     150392
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.0628 cycles
cpu0_DTLB MSHR FULL EVENTS: 2052 MSHR MERGE EVENTS: 58943
cpu0_ITLB TOTAL     ACCESS:    5897017  HIT:    5897017  MISS:          0
cpu0_ITLB LOAD      ACCESS:    5897017  HIT:    5897017  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   17557419  HIT:     442613  MISS:   17114806
cpu0_STLB LOAD      ACCESS:   17407027  HIT:     293096  MISS:   17113931
cpu0_STLB RFO       ACCESS:     150392  HIT:     149517  MISS:        875
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.24051 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   52541205  HIT:   34010289  MISS:   18530916
cpu0_L1D LOAD      ACCESS:   34346812  HIT:   15868241  MISS:   18478571
cpu0_L1D RFO       ACCESS:    1079744  HIT:    1045898  MISS:      33846
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:   17114649  HIT:   17096150  MISS:      18499
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 195.106 cycles
cpu0_L1D MSHR FULL EVENTS: 3588 MSHR MERGE EVENTS: 355339
cpu0_L2C TOTAL     ACCESS:   18598577  HIT:     114778  MISS:   18483799
cpu0_L2C LOAD      ACCESS:   18478571  HIT:      30174  MISS:   18448397
cpu0_L2C RFO       ACCESS:      33846  HIT:         49  MISS:      33797
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      67661  HIT:      67661  MISS:          0
cpu0_L2C TRANSLATION ACCESS:      18499  HIT:      16894  MISS:       1605
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 185.575 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   18551450  HIT:     100209  MISS:   18451228
LLC LOAD      ACCESS:   18448397  HIT:      31846  MISS:   18416551
LLC RFO       ACCESS:      33797  HIT:         60  MISS:      33737
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      67651  HIT:      67638  MISS:         13
LLC TRANSLATION ACCESS:       1605  HIT:        665  MISS:        940
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 165.865 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1360  ROW_BUFFER_MISS:   18449826
 DBUS AVG_CONGESTED_CYCLE:    3.52523
 WQ ROW_BUFFER_HIT:      28944  ROW_BUFFER_MISS:      38660  FULL:          0

Summary: DRAM events
Added_to_RQ : 18451186
Added_to_WQ : 67650
Merged_WQ_READ : 42
 DBUS congested total cycle: 5015334
 DBUS delay total cycle: 164303151520

CPU 0 Branch Prediction Accuracy: 94.1179% MPKI: 10.8103 Average ROB Occupancy at Mispredict: 348.788
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.8103
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

