Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 13:18:46 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.035        0.000                      0                  660        0.093        0.000                      0                  660        0.708        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.035        0.000                      0                  660        0.093        0.000                      0                  660        0.708        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.078ns (44.676%)  route 1.335ns (55.324%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[1]
                         net (fo=1, routed)           0.844     1.899    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[18]
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     2.262 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.322 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     2.322    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0_n_1
    SLICE_X68Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.382 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.382    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0_n_1
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.594 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__0/O[1]
                         net (fo=1, routed)           0.491     3.085    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[30]
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.483     4.120    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.003ns (42.258%)  route 1.371ns (57.742%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[1]
                         net (fo=1, routed)           0.844     1.899    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[18]
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     2.262 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.322 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     2.322    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0_n_1
    SLICE_X68Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.382 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.382    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0_n_1
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     2.519 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__0/O[2]
                         net (fo=4, routed)           0.526     3.046    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[31]
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.003ns (42.258%)  route 1.371ns (57.742%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[1]
                         net (fo=1, routed)           0.844     1.899    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[18]
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     2.262 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.322 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     2.322    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0_n_1
    SLICE_X68Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.382 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.382    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0_n_1
    SLICE_X68Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     2.519 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__0/O[2]
                         net (fo=4, routed)           0.526     3.046    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[31]
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 1.031ns (43.599%)  route 1.334ns (56.401%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[5]
                         net (fo=2, routed)           0.916     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_0[5]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     2.348 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.348    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3_n_1
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.406 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.406    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2_n_1
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     2.619 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1/O[1]
                         net (fo=1, routed)           0.417     3.037    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/grp_fu_113_p1[30]
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X4Y50          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 1.018ns (43.165%)  route 1.340ns (56.835%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[1]
                         net (fo=1, routed)           0.844     1.899    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[18]
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     2.262 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.322 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     2.322    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0_n_1
    SLICE_X68Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.534 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0/O[1]
                         net (fo=1, routed)           0.496     3.030    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[26]
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.483     4.120    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.896ns (38.380%)  route 1.439ns (61.620%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[5]
                         net (fo=2, routed)           0.916     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_0[5]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     2.348 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.348    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3_n_1
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     2.484 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2/O[2]
                         net (fo=1, routed)           0.522     3.007    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/grp_fu_113_p1[27]
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X4Y50          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.987ns (42.523%)  route 1.334ns (57.477%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[1]
                         net (fo=1, routed)           0.844     1.899    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[18]
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     2.262 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.322 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     2.322    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0_n_1
    SLICE_X68Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     2.503 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0/O[3]
                         net (fo=1, routed)           0.490     2.993    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[28]
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.470     4.133    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.954ns (41.391%)  route 1.351ns (58.609%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[5]
                         net (fo=2, routed)           0.916     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_0[5]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     2.348 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.348    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3_n_1
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.406 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.406    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2_n_1
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     2.542 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1/O[2]
                         net (fo=4, routed)           0.434     2.977    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/grp_fu_113_p1[31]
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X4Y50          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.958ns (41.679%)  route 1.340ns (58.321%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[1]
                         net (fo=1, routed)           0.844     1.899    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[18]
    SLICE_X68Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     2.262 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.262    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
    SLICE_X68Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.474 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/O[1]
                         net (fo=1, routed)           0.496     2.970    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_125_p1[22]
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.483     4.120    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.957ns (41.702%)  route 1.338ns (58.298%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X3Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[5]
                         net (fo=2, routed)           0.916     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg_0[5]
    SLICE_X73Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     2.348 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.348    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3_n_1
    SLICE_X73Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.406 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.406    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2_n_1
    SLICE_X73Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.545 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1/O[0]
                         net (fo=1, routed)           0.421     2.967    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/grp_fu_113_p1[29]
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X4Y50          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X4Y50          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.483     4.120    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                  1.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X69Y123        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[9]/Q
                         net (fo=1, routed)           0.055     0.438    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_1_[9]
    SLICE_X69Y123        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X69Y123        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X69Y123        FDRE (Hold_fdre_C_D)         0.047     0.345    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_68_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_135_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.209%)  route 0.104ns (44.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X71Y124        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_68_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y124        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_0_reg_68_reg[2]/Q
                         net (fo=3, routed)           0.104     0.487    bd_0_i/hls_inst/inst/i_0_reg_68_reg_n_1_[2]
    SLICE_X70Y124        LUT6 (Prop_lut6_I2_O)        0.028     0.515 r  bd_0_i/hls_inst/inst/i_reg_135[2]_i_1/O
                         net (fo=1, routed)           0.000     0.515    bd_0_i/hls_inst/inst/i_fu_85_p2[2]
    SLICE_X70Y124        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_135_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X70Y124        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_135_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X70Y124        FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/i_reg_135_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/Q
                         net (fo=1, routed)           0.109     0.492    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[7]
    SLICE_X72Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X72Y124        FDRE (Hold_fdre_C_D)         0.045     0.343    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.053%)  route 0.108ns (51.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X73Y121        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[6]/Q
                         net (fo=1, routed)           0.108     0.491    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_1_[6]
    SLICE_X69Y121        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X69Y121        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X69Y121        FDRE (Hold_fdre_C_D)         0.043     0.341    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.228%)  route 0.108ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y124        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/Q
                         net (fo=1, routed)           0.108     0.509    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[13]
    SLICE_X72Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y124        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
                         clock pessimism              0.000     0.298    
    SLICE_X72Y124        FDRE (Hold_fdre_C_D)         0.059     0.357    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.053%)  route 0.108ns (51.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X73Y121        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[3]/Q
                         net (fo=1, routed)           0.108     0.491    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_1_[3]
    SLICE_X69Y121        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X69Y121        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X69Y121        FDRE (Hold_fdre_C_D)         0.038     0.336    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.934%)  route 0.101ns (46.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X66Y127        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[15]/Q
                         net (fo=1, routed)           0.101     0.502    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_1_[15]
    SLICE_X66Y127        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X66Y127        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[15]/C
                         clock pessimism              0.000     0.298    
    SLICE_X66Y127        FDRE (Hold_fdre_C_D)         0.040     0.338    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.118ns (49.366%)  route 0.121ns (50.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X70Y120        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[2]/Q
                         net (fo=3, routed)           0.121     0.522    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/Q[2]
    SLICE_X72Y121        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X72Y121        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X72Y121        FDRE (Hold_fdre_C_D)         0.059     0.357    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.118ns (48.195%)  route 0.127ns (51.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X68Y126        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[5]/Q
                         net (fo=1, routed)           0.127     0.528    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_1_[5]
    SLICE_X68Y126        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X68Y126        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X68Y126        FDRE (Hold_fdre_C_D)         0.063     0.361    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_135_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_68_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.730%)  route 0.124ns (55.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X71Y123        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_135_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y123        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_135_reg[5]/Q
                         net (fo=6, routed)           0.124     0.507    bd_0_i/hls_inst/inst/i_reg_135_reg[5]
    SLICE_X71Y124        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_68_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=174, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X71Y124        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_68_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X71Y124        FDRE (Hold_fdre_C_D)         0.041     0.339    bd_0_i/hls_inst/inst/i_0_reg_68_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X4Y49    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X3Y51    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X3Y48    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X4Y50    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X3Y52    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X3Y49    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X3Y53    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X3Y50    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X4Y51    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X69Y123  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X69Y123  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X69Y123  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X72Y123  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X72Y123  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X72Y123  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X72Y123  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X72Y121  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X72Y121  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X72Y123  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[9]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X72Y123  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X71Y125  bd_0_i/hls_inst/inst/A_addr_reg_145_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X71Y125  bd_0_i/hls_inst/inst/A_addr_reg_145_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X71Y125  bd_0_i/hls_inst/inst/A_addr_reg_145_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X71Y125  bd_0_i/hls_inst/inst/A_addr_reg_145_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X70Y126  bd_0_i/hls_inst/inst/A_addr_reg_145_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X70Y126  bd_0_i/hls_inst/inst/A_addr_reg_145_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X70Y126  bd_0_i/hls_inst/inst/A_addr_reg_145_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X70Y126  bd_0_i/hls_inst/inst/A_addr_reg_145_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X70Y126  bd_0_i/hls_inst/inst/A_addr_reg_145_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X70Y126  bd_0_i/hls_inst/inst/A_addr_reg_145_reg[4]/C



