{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 19:22:14 2022 " "Info: Processing started: Wed Dec 14 19:22:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off filter -c filter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off filter -c filter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~portb_address_reg0 lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|q_b\[0\] 195.01 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 195.01 MHz between source memory \"lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~portb_address_reg0\" and destination memory \"lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|q_b\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.379 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X17_Y2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y2; Fanout = 8; MEM Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.379 ns) 3.379 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|q_b\[0\] 2 MEM M4K_X17_Y2 1 " "Info: 2: + IC(0.000 ns) + CELL(3.379 ns) = 3.379 ns; Loc. = M4K_X17_Y2; Fanout = 1; MEM Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|q_b\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] } "NODE_NAME" } } { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.379 ns ( 100.00 % ) " "Info: Total cell delay = 3.379 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.379 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.379ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.057 ns - Smallest " "Info: - Smallest clock skew is -0.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.988 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.029 ns) 1.029 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.029 ns) = 1.029 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.275 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.275 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.753 ns) 2.988 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|q_b\[0\] 3 MEM M4K_X17_Y2 1 " "Info: 3: + IC(0.960 ns) + CELL(0.753 ns) = 2.988 ns; Loc. = M4K_X17_Y2; Fanout = 1; MEM Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|q_b\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] } "NODE_NAME" } } { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 59.64 % ) " "Info: Total cell delay = 1.782 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 40.36 % ) " "Info: Total interconnect delay = 1.206 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] {} } { 0.000ns 0.000ns 0.246ns 0.960ns } { 0.000ns 1.029ns 0.000ns 0.753ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.045 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 3.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.029 ns) 1.029 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.029 ns) = 1.029 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.275 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.275 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.810 ns) 3.045 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X17_Y2 8 " "Info: 3: + IC(0.960 ns) + CELL(0.810 ns) = 3.045 ns; Loc. = M4K_X17_Y2; Fanout = 8; MEM Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.839 ns ( 60.39 % ) " "Info: Total cell delay = 1.839 ns ( 60.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 39.61 % ) " "Info: Total interconnect delay = 1.206 ns ( 39.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.045 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.246ns 0.960ns } { 0.000ns 1.029ns 0.000ns 0.810ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] {} } { 0.000ns 0.000ns 0.246ns 0.960ns } { 0.000ns 1.029ns 0.000ns 0.753ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.045 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.246ns 0.960ns } { 0.000ns 1.029ns 0.000ns 0.810ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.242 ns + " "Info: + Micro clock to output delay of source is 0.242 ns" {  } { { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.041 ns + " "Info: + Micro setup delay of destination is 0.041 ns" {  } { { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.379 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.379ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] {} } { 0.000ns 0.000ns 0.246ns 0.960ns } { 0.000ns 1.029ns 0.000ns 0.753ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.045 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.246ns 0.960ns } { 0.000ns 1.029ns 0.000ns 0.810ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[0] {} } { 0.000ns } { 0.101ns } "" } } { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 34 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~porta_datain_reg7 x\[0\] clk 4.624 ns memory " "Info: tsu for memory \"lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~porta_datain_reg7\" (data pin = \"x\[0\]\", clock pin = \"clk\") is 4.624 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.590 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns x\[0\] 1 PIN PIN_D8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_D8; Fanout = 1; PIN Node = 'x\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 72 40 208 88 "x\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.609 ns) + CELL(0.121 ns) 7.590 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~porta_datain_reg7 2 MEM M4K_X17_Y2 1 " "Info: 2: + IC(6.609 ns) + CELL(0.121 ns) = 7.590 ns; Loc. = M4K_X17_Y2; Fanout = 1; MEM Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~porta_datain_reg7'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.730 ns" { x[0] lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.981 ns ( 12.92 % ) " "Info: Total cell delay = 0.981 ns ( 12.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.609 ns ( 87.08 % ) " "Info: Total interconnect delay = 6.609 ns ( 87.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.590 ns" { x[0] lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "7.590 ns" { x[0] {} x[0]~combout {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 6.609ns } { 0.000ns 0.860ns 0.121ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.041 ns + " "Info: + Micro setup delay of destination is 0.041 ns" {  } { { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.007 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 3.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.029 ns) 1.029 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.029 ns) = 1.029 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.275 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.275 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.772 ns) 3.007 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~porta_datain_reg7 3 MEM M4K_X17_Y2 1 " "Info: 3: + IC(0.960 ns) + CELL(0.772 ns) = 3.007 ns; Loc. = M4K_X17_Y2; Fanout = 1; MEM Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~porta_datain_reg7'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.801 ns ( 59.89 % ) " "Info: Total cell delay = 1.801 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 40.11 % ) " "Info: Total interconnect delay = 1.206 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.007 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.246ns 0.960ns } { 0.000ns 1.029ns 0.000ns 0.772ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.590 ns" { x[0] lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "7.590 ns" { x[0] {} x[0]~combout {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 6.609ns } { 0.000ns 0.860ns 0.121ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.007 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.246ns 0.960ns } { 0.000ns 1.029ns 0.000ns 0.772ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk P\[4\] lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|q_b\[3\] 8.989 ns memory " "Info: tco from clock \"clk\" to destination pin \"P\[4\]\" through memory \"lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|q_b\[3\]\" is 8.989 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.988 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.029 ns) 1.029 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.029 ns) = 1.029 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.275 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.275 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.753 ns) 2.988 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|q_b\[3\] 3 MEM M4K_X17_Y2 1 " "Info: 3: + IC(0.960 ns) + CELL(0.753 ns) = 2.988 ns; Loc. = M4K_X17_Y2; Fanout = 1; MEM Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|q_b\[3\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3] } "NODE_NAME" } } { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 59.64 % ) " "Info: Total cell delay = 1.782 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 40.36 % ) " "Info: Total interconnect delay = 1.206 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3] {} } { 0.000ns 0.000ns 0.246ns 0.960ns } { 0.000ns 1.029ns 0.000ns 0.753ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.242 ns + " "Info: + Micro clock to output delay of source is 0.242 ns" {  } { { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.759 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.101 ns) 0.101 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|q_b\[3\] 1 MEM M4K_X17_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.101 ns) = 0.101 ns; Loc. = M4K_X17_Y2; Fanout = 1; MEM Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|q_b\[3\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3] } "NODE_NAME" } } { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.743 ns) + CELL(2.915 ns) 5.759 ns P\[4\] 2 PIN PIN_K1 0 " "Info: 2: + IC(2.743 ns) + CELL(2.915 ns) = 5.759 ns; Loc. = PIN_K1; Fanout = 0; PIN Node = 'P\[4\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.658 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3] P[4] } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 872 480 656 888 "P\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.016 ns ( 52.37 % ) " "Info: Total cell delay = 3.016 ns ( 52.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.743 ns ( 47.63 % ) " "Info: Total interconnect delay = 2.743 ns ( 47.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.759 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3] P[4] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "5.759 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3] {} P[4] {} } { 0.000ns 2.743ns } { 0.101ns 2.915ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.988 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3] {} } { 0.000ns 0.000ns 0.246ns 0.960ns } { 0.000ns 1.029ns 0.000ns 0.753ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.759 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3] P[4] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "5.759 ns" { lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|q_b[3] {} P[4] {} } { 0.000ns 2.743ns } { 0.101ns 2.915ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~porta_datain_reg0 x\[7\] clk 0.294 ns memory " "Info: th for memory \"lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~porta_datain_reg0\" (data pin = \"x\[7\]\", clock pin = \"clk\") is 0.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.007 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 3.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.029 ns) 1.029 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.029 ns) = 1.029 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.275 ns clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.275 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.772 ns) 3.007 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~porta_datain_reg0 3 MEM M4K_X17_Y2 1 " "Info: 3: + IC(0.960 ns) + CELL(0.772 ns) = 3.007 ns; Loc. = M4K_X17_Y2; Fanout = 1; MEM Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~porta_datain_reg0'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.801 ns ( 59.89 % ) " "Info: Total cell delay = 1.801 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 40.11 % ) " "Info: Total interconnect delay = 1.206 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.007 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.246ns 0.960ns } { 0.000ns 1.029ns 0.000ns 0.772ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.258 ns + " "Info: + Micro hold delay of destination is 0.258 ns" {  } { { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.971 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.029 ns) 1.029 ns x\[7\] 1 PIN PIN_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(1.029 ns) = 1.029 ns; Loc. = PIN_N9; Fanout = 1; PIN Node = 'x\[7\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 72 40 208 88 "x\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.121 ns) 2.971 ns lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~porta_datain_reg0 2 MEM M4K_X17_Y2 1 " "Info: 2: + IC(1.821 ns) + CELL(0.121 ns) = 2.971 ns; Loc. = M4K_X17_Y2; Fanout = 1; MEM Node = 'lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g0m:auto_generated\|altsyncram_q681:altsyncram2\|ram_block3a0~porta_datain_reg0'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { x[7] lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_q681.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/altsyncram_q681.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.150 ns ( 38.71 % ) " "Info: Total cell delay = 1.150 ns ( 38.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.821 ns ( 61.29 % ) " "Info: Total interconnect delay = 1.821 ns ( 61.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { x[7] lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { x[7] {} x[7]~combout {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.821ns } { 0.000ns 1.029ns 0.121ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { clk clk~clkctrl lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.007 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.246ns 0.960ns } { 0.000ns 1.029ns 0.000ns 0.772ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { x[7] lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { x[7] {} x[7]~combout {} lpm_dff0:inst9|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g0m:auto_generated|altsyncram_q681:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.821ns } { 0.000ns 1.029ns 0.121ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 19:22:15 2022 " "Info: Processing ended: Wed Dec 14 19:22:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
