================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Feb 28 00:43:37 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         SHA
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1747
FF:               1624
DSP:              0
BRAM:             14
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 2.605       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                   | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                   | 1747 | 1624 |     | 14   |      |     |        |      |         |          |        |
|   (inst)                                                               | 256  | 425  |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395     | 88   | 47   |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395) | 25   | 45   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                           | 63   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433                      | 12   | 9    |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433)                  |      | 7    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                           | 12   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_local_memset_label11_fu_427                  | 17   | 6    |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_local_memset_label11_fu_427)              |      | 4    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                           | 17   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_local_memset_label12_fu_411                  | 22   | 8    |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_local_memset_label12_fu_411)              |      | 6    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                           | 22   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_local_memset_label1_fu_419                   | 18   | 6    |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_local_memset_label1_fu_419)               |      | 4    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                           | 18   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_transform_fu_403                                             | 1255 | 1123 |     | 2    |      |     |        |      |         |          |        |
|     (grp_sha_transform_fu_403)                                         | 964  | 1123 |     |      |      |     |        |      |         |          |        |
|     W_U                                                                | 291  |      |     | 2    |      |     |        |      |         |          |        |
|   local_indata_U                                                       | 59   |      |     | 8    |      |     |        |      |         |          |        |
|   sha_info_data_U                                                      | 17   |      |     | 2    |      |     |        |      |         |          |        |
|   sha_info_digest_U                                                    | 3    |      |     | 2    |      |     |        |      |         |          |        |
+------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.20%  | OK     |
| FD                                                        | 50%       | 0.09%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.09%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.52%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.52%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 48     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.65   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------+--------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                          | ENDPOINT PIN                               | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                         |                                            |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------+--------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.395 | local_indata_U/ram_reg_bram_0/CLKARDCLK | sha_info_data_U/ram_reg_bram_0/DINADIN[25] |            4 |          2 |          2.273 |          1.770 |        0.503 |
| Path2 | 5.500 | local_indata_U/ram_reg_bram_0/CLKARDCLK | sha_info_data_U/ram_reg_bram_0/DINADIN[30] |            4 |          2 |          2.115 |          1.718 |        0.397 |
| Path3 | 5.507 | local_indata_U/ram_reg_bram_0/CLKBWRCLK | sha_info_data_U/ram_reg_bram_0/DINADIN[16] |            4 |          2 |          2.160 |          1.772 |        0.388 |
| Path4 | 5.524 | local_indata_U/ram_reg_bram_0/CLKBWRCLK | sha_info_data_U/ram_reg_bram_0/DINADIN[17] |            4 |          2 |          2.135 |          1.757 |        0.378 |
| Path5 | 5.537 | local_indata_U/ram_reg_bram_0/CLKARDCLK | sha_info_data_U/ram_reg_bram_0/DINADIN[24] |            4 |          2 |          2.126 |          1.783 |        0.343 |
+-------+-------+-----------------------------------------+--------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------+------------------------+
    | Path1 Cells                           | Primitive Type         |
    +---------------------------------------+------------------------+
    | local_indata_U/ram_reg_bram_0         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_1         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_2         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_3         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_0_i_12__2 | CLB.LUT.LUT5           |
    | sha_info_data_U/ram_reg_bram_0        | BLOCKRAM.BRAM.RAMB36E2 |
    +---------------------------------------+------------------------+

    +--------------------------------------+------------------------+
    | Path2 Cells                          | Primitive Type         |
    +--------------------------------------+------------------------+
    | local_indata_U/ram_reg_bram_0        | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_1        | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_2        | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_3        | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_0_i_7__2 | CLB.LUT.LUT5           |
    | sha_info_data_U/ram_reg_bram_0       | BLOCKRAM.BRAM.RAMB36E2 |
    +--------------------------------------+------------------------+

    +---------------------------------------+------------------------+
    | Path3 Cells                           | Primitive Type         |
    +---------------------------------------+------------------------+
    | local_indata_U/ram_reg_bram_0         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_1         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_2         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_3         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_0_i_21__1 | CLB.LUT.LUT5           |
    | sha_info_data_U/ram_reg_bram_0        | BLOCKRAM.BRAM.RAMB36E2 |
    +---------------------------------------+------------------------+

    +---------------------------------------+------------------------+
    | Path4 Cells                           | Primitive Type         |
    +---------------------------------------+------------------------+
    | local_indata_U/ram_reg_bram_0         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_1         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_2         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_3         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_0_i_20__2 | CLB.LUT.LUT5           |
    | sha_info_data_U/ram_reg_bram_0        | BLOCKRAM.BRAM.RAMB36E2 |
    +---------------------------------------+------------------------+

    +---------------------------------------+------------------------+
    | Path5 Cells                           | Primitive Type         |
    +---------------------------------------+------------------------+
    | local_indata_U/ram_reg_bram_0         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_1         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_2         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_3         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_0_i_13__1 | CLB.LUT.LUT5           |
    | sha_info_data_U/ram_reg_bram_0        | BLOCKRAM.BRAM.RAMB36E2 |
    +---------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sha_stream_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/sha_stream_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/sha_stream_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/sha_stream_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/sha_stream_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/sha_stream_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


