############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_array_partition -type cyclic -factor 8 -dim 2 "DWT_Accel" A_buffer
set_directive_array_partition -type cyclic -factor 8 -dim 2 "DWT_Accel" B_buffer
set_directive_array_partition -type cyclic -factor 8 -dim 2 "DWT_Accel" C_buffer
