Analysis & Synthesis report for sdram_top
Thu Apr  6 13:45:01 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sdram_top|sdram_intf:sdram_u|state_c
 11. State Machine - |sdram_top|data_ctrl:ctrl_u|key:key4|state_c
 12. State Machine - |sdram_top|data_ctrl:ctrl_u|key:key3|state_c
 13. State Machine - |sdram_top|data_ctrl:ctrl_u|key:key2|state_c
 14. State Machine - |sdram_top|data_ctrl:ctrl_u|key:key1|state_c
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|altsyncram_pvb1:FIFOram
 21. Source assignments for sld_signaltap:auto_signaltap_0
 22. Parameter Settings for User Entity Instance: Top-level Entity: |sdram_top
 23. Parameter Settings for User Entity Instance: pll_100m:pll_u|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: data_ctrl:ctrl_u|key:key1
 25. Parameter Settings for User Entity Instance: data_ctrl:ctrl_u|key:key2
 26. Parameter Settings for User Entity Instance: data_ctrl:ctrl_u|key:key3
 27. Parameter Settings for User Entity Instance: data_ctrl:ctrl_u|key:key4
 28. Parameter Settings for User Entity Instance: data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component
 29. Parameter Settings for User Entity Instance: sdram_intf:sdram_u
 30. Parameter Settings for User Entity Instance: TX:TX_uut
 31. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 32. altpll Parameter Settings by Entity Instance
 33. scfifo Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "data_ctrl:ctrl_u|key:key4"
 35. Signal Tap Logic Analyzer Settings
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr  6 13:45:01 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; sdram_top                                      ;
; Top-level Entity Name              ; sdram_top                                      ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,505                                          ;
;     Total combinational functions  ; 996                                            ;
;     Dedicated logic registers      ; 1,082                                          ;
; Total registers                    ; 1082                                           ;
; Total pins                         ; 50                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 75,776                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; sdram_top          ; sdram_top          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------+
; pll_100m.v                                                         ; yes             ; User Wizard-Generated File                   ; E:/intelFPGA_lite_P/sdram/sdram_top/pll_100m.v                                                         ;             ;
; rd_fifo.v                                                          ; yes             ; User Wizard-Generated File                   ; E:/intelFPGA_lite_P/sdram/sdram_top/rd_fifo.v                                                          ;             ;
; TX.v                                                               ; yes             ; User Verilog HDL File                        ; E:/intelFPGA_lite_P/sdram/sdram_top/TX.v                                                               ;             ;
; sdram_top.v                                                        ; yes             ; User Verilog HDL File                        ; E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v                                                        ;             ;
; sdram_intf.v                                                       ; yes             ; User Verilog HDL File                        ; E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v                                                       ;             ;
; key.v                                                              ; yes             ; User Verilog HDL File                        ; E:/intelFPGA_lite_P/sdram/sdram_top/key.v                                                              ;             ;
; data_ctrl.v                                                        ; yes             ; User Verilog HDL File                        ; E:/intelFPGA_lite_P/sdram/sdram_top/data_ctrl.v                                                        ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf                                   ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                               ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc                              ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc                            ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                            ;             ;
; db/pll_100m_altpll.v                                               ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/pll_100m_altpll.v                                               ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf                                   ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_regfifo.inc                                ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                 ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                 ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_fffifo.inc                                 ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                 ;             ;
; db/scfifo_7l21.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/scfifo_7l21.tdf                                                 ;             ;
; db/a_dpfifo_er21.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/a_dpfifo_er21.tdf                                               ;             ;
; db/altsyncram_pvb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/altsyncram_pvb1.tdf                                             ;             ;
; db/cmpr_ut8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/cmpr_ut8.tdf                                                    ;             ;
; db/cntr_2ab.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_2ab.tdf                                                    ;             ;
; db/cntr_mb7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_mb7.tdf                                                    ;             ;
; db/cntr_abb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_abb.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                 ;             ;
; db/altsyncram_ua24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/altsyncram_ua24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/memmodes.inc                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_hdffe.inc                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.inc                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muxlut.inc                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                 ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.tdf                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/declut.inc                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                              ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cmpconst.inc                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                      ;             ;
; db/cntr_ugi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_ugi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_tgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_tgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                  ; altera_sld  ;
; db/ip/slda6f7271c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,505                    ;
;                                             ;                          ;
; Total combinational functions               ; 996                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 430                      ;
;     -- 3 input functions                    ; 238                      ;
;     -- <=2 input functions                  ; 328                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 775                      ;
;     -- arithmetic mode                      ; 221                      ;
;                                             ;                          ;
; Total registers                             ; 1082                     ;
;     -- Dedicated logic registers            ; 1082                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 50                       ;
; Total memory bits                           ; 75776                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 485                      ;
; Total fan-out                               ; 7568                     ;
; Average fan-out                             ; 3.37                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |sdram_top                                                                                                                              ; 996 (0)             ; 1082 (0)                  ; 75776       ; 0            ; 0       ; 0         ; 50   ; 0            ; |sdram_top                                                                                                                                                                                                                                                                                                                                            ; sdram_top                         ; work         ;
;    |TX:TX_uut|                                                                                                                          ; 53 (53)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|TX:TX_uut                                                                                                                                                                                                                                                                                                                                  ; TX                                ; work         ;
;    |data_ctrl:ctrl_u|                                                                                                                   ; 264 (33)            ; 155 (26)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|data_ctrl:ctrl_u                                                                                                                                                                                                                                                                                                                           ; data_ctrl                         ; work         ;
;       |key:key1|                                                                                                                        ; 58 (58)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|data_ctrl:ctrl_u|key:key1                                                                                                                                                                                                                                                                                                                  ; key                               ; work         ;
;       |key:key2|                                                                                                                        ; 58 (58)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|data_ctrl:ctrl_u|key:key2                                                                                                                                                                                                                                                                                                                  ; key                               ; work         ;
;       |key:key3|                                                                                                                        ; 58 (58)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|data_ctrl:ctrl_u|key:key3                                                                                                                                                                                                                                                                                                                  ; key                               ; work         ;
;       |rd_fifo:fifo_u|                                                                                                                  ; 57 (0)              ; 45 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|data_ctrl:ctrl_u|rd_fifo:fifo_u                                                                                                                                                                                                                                                                                                            ; rd_fifo                           ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 57 (0)              ; 45 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component                                                                                                                                                                                                                                                                                    ; scfifo                            ; work         ;
;             |scfifo_7l21:auto_generated|                                                                                                ; 57 (0)              ; 45 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated                                                                                                                                                                                                                                                         ; scfifo_7l21                       ; work         ;
;                |a_dpfifo_er21:dpfifo|                                                                                                   ; 57 (28)             ; 45 (16)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo                                                                                                                                                                                                                                    ; a_dpfifo_er21                     ; work         ;
;                   |altsyncram_pvb1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|altsyncram_pvb1:FIFOram                                                                                                                                                                                                            ; altsyncram_pvb1                   ; work         ;
;                   |cntr_2ab:rd_ptr_msb|                                                                                                 ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|cntr_2ab:rd_ptr_msb                                                                                                                                                                                                                ; cntr_2ab                          ; work         ;
;                   |cntr_abb:wr_ptr|                                                                                                     ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|cntr_abb:wr_ptr                                                                                                                                                                                                                    ; cntr_abb                          ; work         ;
;                   |cntr_mb7:usedw_counter|                                                                                              ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|cntr_mb7:usedw_counter                                                                                                                                                                                                             ; cntr_mb7                          ; work         ;
;    |pll_100m:pll_u|                                                                                                                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|pll_100m:pll_u                                                                                                                                                                                                                                                                                                                             ; pll_100m                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|pll_100m:pll_u|altpll:altpll_component                                                                                                                                                                                                                                                                                                     ; altpll                            ; work         ;
;          |pll_100m_altpll:auto_generated|                                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|pll_100m:pll_u|altpll:altpll_component|pll_100m_altpll:auto_generated                                                                                                                                                                                                                                                                      ; pll_100m_altpll                   ; work         ;
;    |sdram_intf:sdram_u|                                                                                                                 ; 97 (97)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sdram_intf:sdram_u                                                                                                                                                                                                                                                                                                                         ; sdram_intf                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (81)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 459 (2)             ; 746 (66)                  ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 457 (0)             ; 680 (0)                   ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 457 (88)            ; 680 (214)                 ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ua24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ua24:auto_generated                                                                                                                                                 ; altsyncram_ua24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 79 (1)              ; 181 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 66 (0)              ; 165 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 99 (99)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 66 (0)              ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 12 (12)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 119 (11)            ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_ugi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ugi:auto_generated                                                             ; cntr_ugi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_tgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_tgi:auto_generated                                                                            ; cntr_tgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 33 (33)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|altsyncram_pvb1:FIFOram|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ua24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 33           ; 2048         ; 33           ; 67584 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sdram_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sdram_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sdram_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sdram_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sdram_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |sdram_top|pll_100m:pll_u                                                                                                                                                                                                                                                      ; pll_100m.v      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_top|sdram_intf:sdram_u|state_c                                                                       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state_c.WIR ; state_c.IDL ; state_c.RED ; state_c.MOD ; state_c.ACT ; state_c.REF ; state_c.PER ; state_c.NOP ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state_c.NOP ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state_c.PER ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state_c.REF ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state_c.ACT ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state_c.MOD ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state_c.RED ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state_c.IDL ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state_c.WIR ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |sdram_top|data_ctrl:ctrl_u|key:key4|state_c        ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; state_c.wat ; state_c.dwx ; state_c.ide ; state_c.upx ;
+-------------+-------------+-------------+-------------+-------------+
; state_c.ide ; 0           ; 0           ; 0           ; 0           ;
; state_c.dwx ; 0           ; 1           ; 1           ; 0           ;
; state_c.wat ; 1           ; 0           ; 1           ; 0           ;
; state_c.upx ; 0           ; 0           ; 1           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |sdram_top|data_ctrl:ctrl_u|key:key3|state_c        ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; state_c.wat ; state_c.dwx ; state_c.ide ; state_c.upx ;
+-------------+-------------+-------------+-------------+-------------+
; state_c.ide ; 0           ; 0           ; 0           ; 0           ;
; state_c.dwx ; 0           ; 1           ; 1           ; 0           ;
; state_c.wat ; 1           ; 0           ; 1           ; 0           ;
; state_c.upx ; 0           ; 0           ; 1           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |sdram_top|data_ctrl:ctrl_u|key:key2|state_c        ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; state_c.wat ; state_c.dwx ; state_c.ide ; state_c.upx ;
+-------------+-------------+-------------+-------------+-------------+
; state_c.ide ; 0           ; 0           ; 0           ; 0           ;
; state_c.dwx ; 0           ; 1           ; 1           ; 0           ;
; state_c.wat ; 1           ; 0           ; 1           ; 0           ;
; state_c.upx ; 0           ; 0           ; 1           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |sdram_top|data_ctrl:ctrl_u|key:key1|state_c        ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; state_c.wat ; state_c.dwx ; state_c.ide ; state_c.upx ;
+-------------+-------------+-------------+-------------+-------------+
; state_c.ide ; 0           ; 0           ; 0           ; 0           ;
; state_c.dwx ; 0           ; 1           ; 1           ; 0           ;
; state_c.wat ; 1           ; 0           ; 1           ; 0           ;
; state_c.upx ; 0           ; 0           ; 1           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; sdram_intf:sdram_u|conmand[3]              ; Stuck at GND due to stuck port data_in ;
; sdram_intf:sdram_u|sd_addr[3,4,6..9,11,12] ; Stuck at GND due to stuck port data_in ;
; sdram_intf:sdram_u|state_c~4               ; Lost fanout                            ;
; sdram_intf:sdram_u|state_c~5               ; Lost fanout                            ;
; sdram_intf:sdram_u|state_c~6               ; Lost fanout                            ;
; sdram_intf:sdram_u|state_c~7               ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key4|state_c~4        ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key4|state_c~5        ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key3|state_c~4        ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key3|state_c~5        ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key2|state_c~4        ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key2|state_c~5        ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key1|state_c~4        ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key1|state_c~5        ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key4|key_s[0,1]       ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key4|cnt[0..20]       ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key4|state_c.upx      ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key4|state_c.ide      ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key4|state_c.dwx      ; Lost fanout                            ;
; data_ctrl:ctrl_u|key:key4|state_c.wat      ; Lost fanout                            ;
; Total Number of Removed Registers = 48     ;                                        ;
+--------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+-------------------------------------+--------------------+-------------------------------------------------------------------------------+
; Register name                       ; Reason for Removal ; Registers Removed due to This Register                                        ;
+-------------------------------------+--------------------+-------------------------------------------------------------------------------+
; data_ctrl:ctrl_u|key:key4|state_c~4 ; Lost Fanouts       ; data_ctrl:ctrl_u|key:key4|key_s[0], data_ctrl:ctrl_u|key:key4|key_s[1],       ;
;                                     ;                    ; data_ctrl:ctrl_u|key:key4|cnt[20], data_ctrl:ctrl_u|key:key4|cnt[16],         ;
;                                     ;                    ; data_ctrl:ctrl_u|key:key4|cnt[15], data_ctrl:ctrl_u|key:key4|cnt[11],         ;
;                                     ;                    ; data_ctrl:ctrl_u|key:key4|cnt[10], data_ctrl:ctrl_u|key:key4|cnt[6],          ;
;                                     ;                    ; data_ctrl:ctrl_u|key:key4|cnt[5], data_ctrl:ctrl_u|key:key4|cnt[1],           ;
;                                     ;                    ; data_ctrl:ctrl_u|key:key4|state_c.upx, data_ctrl:ctrl_u|key:key4|state_c.ide, ;
;                                     ;                    ; data_ctrl:ctrl_u|key:key4|state_c.dwx, data_ctrl:ctrl_u|key:key4|state_c.wat  ;
; data_ctrl:ctrl_u|key:key4|state_c~5 ; Lost Fanouts       ; data_ctrl:ctrl_u|key:key4|cnt[19], data_ctrl:ctrl_u|key:key4|cnt[18],         ;
;                                     ;                    ; data_ctrl:ctrl_u|key:key4|cnt[17], data_ctrl:ctrl_u|key:key4|cnt[14],         ;
;                                     ;                    ; data_ctrl:ctrl_u|key:key4|cnt[13], data_ctrl:ctrl_u|key:key4|cnt[12],         ;
;                                     ;                    ; data_ctrl:ctrl_u|key:key4|cnt[9], data_ctrl:ctrl_u|key:key4|cnt[8],           ;
;                                     ;                    ; data_ctrl:ctrl_u|key:key4|cnt[7], data_ctrl:ctrl_u|key:key4|cnt[4],           ;
;                                     ;                    ; data_ctrl:ctrl_u|key:key4|cnt[3], data_ctrl:ctrl_u|key:key4|cnt[2],           ;
;                                     ;                    ; data_ctrl:ctrl_u|key:key4|cnt[0]                                              ;
+-------------------------------------+--------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1082  ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 69    ;
; Number of registers using Asynchronous Clear ; 479   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 512   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_intf:sdram_u|conmand[2]                                                                                                                                                                                                                                                                                                   ; 1       ;
; sdram_intf:sdram_u|conmand[1]                                                                                                                                                                                                                                                                                                   ; 1       ;
; sdram_intf:sdram_u|conmand[0]                                                                                                                                                                                                                                                                                                   ; 1       ;
; sdram_intf:sdram_u|dqm[0]                                                                                                                                                                                                                                                                                                       ; 1       ;
; sdram_intf:sdram_u|dqm[1]                                                                                                                                                                                                                                                                                                       ; 1       ;
; TX:TX_uut|dout                                                                                                                                                                                                                                                                                                                  ; 2       ;
; sdram_intf:sdram_u|init_flag                                                                                                                                                                                                                                                                                                    ; 18      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 21                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sdram_top|TX:TX_uut|din_tem[5] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|altsyncram_pvb1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sdram_top ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; bps            ; 5208  ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_100m:pll_u|altpll:altpll_component ;
+-------------------------------+----------------------------+------------------------+
; Parameter Name                ; Value                      ; Type                   ;
+-------------------------------+----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                ;
; PLL_TYPE                      ; AUTO                       ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_100m ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                ;
; LOCK_HIGH                     ; 1                          ; Untyped                ;
; LOCK_LOW                      ; 1                          ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                ;
; SKIP_VCO                      ; OFF                        ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                ;
; BANDWIDTH                     ; 0                          ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                ;
; DOWN_SPREAD                   ; 0                          ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                ;
; DPA_DIVIDER                   ; 0                          ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                ;
; VCO_MIN                       ; 0                          ; Untyped                ;
; VCO_MAX                       ; 0                          ; Untyped                ;
; VCO_CENTER                    ; 0                          ; Untyped                ;
; PFD_MIN                       ; 0                          ; Untyped                ;
; PFD_MAX                       ; 0                          ; Untyped                ;
; M_INITIAL                     ; 0                          ; Untyped                ;
; M                             ; 0                          ; Untyped                ;
; N                             ; 1                          ; Untyped                ;
; M2                            ; 1                          ; Untyped                ;
; N2                            ; 1                          ; Untyped                ;
; SS                            ; 1                          ; Untyped                ;
; C0_HIGH                       ; 0                          ; Untyped                ;
; C1_HIGH                       ; 0                          ; Untyped                ;
; C2_HIGH                       ; 0                          ; Untyped                ;
; C3_HIGH                       ; 0                          ; Untyped                ;
; C4_HIGH                       ; 0                          ; Untyped                ;
; C5_HIGH                       ; 0                          ; Untyped                ;
; C6_HIGH                       ; 0                          ; Untyped                ;
; C7_HIGH                       ; 0                          ; Untyped                ;
; C8_HIGH                       ; 0                          ; Untyped                ;
; C9_HIGH                       ; 0                          ; Untyped                ;
; C0_LOW                        ; 0                          ; Untyped                ;
; C1_LOW                        ; 0                          ; Untyped                ;
; C2_LOW                        ; 0                          ; Untyped                ;
; C3_LOW                        ; 0                          ; Untyped                ;
; C4_LOW                        ; 0                          ; Untyped                ;
; C5_LOW                        ; 0                          ; Untyped                ;
; C6_LOW                        ; 0                          ; Untyped                ;
; C7_LOW                        ; 0                          ; Untyped                ;
; C8_LOW                        ; 0                          ; Untyped                ;
; C9_LOW                        ; 0                          ; Untyped                ;
; C0_INITIAL                    ; 0                          ; Untyped                ;
; C1_INITIAL                    ; 0                          ; Untyped                ;
; C2_INITIAL                    ; 0                          ; Untyped                ;
; C3_INITIAL                    ; 0                          ; Untyped                ;
; C4_INITIAL                    ; 0                          ; Untyped                ;
; C5_INITIAL                    ; 0                          ; Untyped                ;
; C6_INITIAL                    ; 0                          ; Untyped                ;
; C7_INITIAL                    ; 0                          ; Untyped                ;
; C8_INITIAL                    ; 0                          ; Untyped                ;
; C9_INITIAL                    ; 0                          ; Untyped                ;
; C0_MODE                       ; BYPASS                     ; Untyped                ;
; C1_MODE                       ; BYPASS                     ; Untyped                ;
; C2_MODE                       ; BYPASS                     ; Untyped                ;
; C3_MODE                       ; BYPASS                     ; Untyped                ;
; C4_MODE                       ; BYPASS                     ; Untyped                ;
; C5_MODE                       ; BYPASS                     ; Untyped                ;
; C6_MODE                       ; BYPASS                     ; Untyped                ;
; C7_MODE                       ; BYPASS                     ; Untyped                ;
; C8_MODE                       ; BYPASS                     ; Untyped                ;
; C9_MODE                       ; BYPASS                     ; Untyped                ;
; C0_PH                         ; 0                          ; Untyped                ;
; C1_PH                         ; 0                          ; Untyped                ;
; C2_PH                         ; 0                          ; Untyped                ;
; C3_PH                         ; 0                          ; Untyped                ;
; C4_PH                         ; 0                          ; Untyped                ;
; C5_PH                         ; 0                          ; Untyped                ;
; C6_PH                         ; 0                          ; Untyped                ;
; C7_PH                         ; 0                          ; Untyped                ;
; C8_PH                         ; 0                          ; Untyped                ;
; C9_PH                         ; 0                          ; Untyped                ;
; L0_HIGH                       ; 1                          ; Untyped                ;
; L1_HIGH                       ; 1                          ; Untyped                ;
; G0_HIGH                       ; 1                          ; Untyped                ;
; G1_HIGH                       ; 1                          ; Untyped                ;
; G2_HIGH                       ; 1                          ; Untyped                ;
; G3_HIGH                       ; 1                          ; Untyped                ;
; E0_HIGH                       ; 1                          ; Untyped                ;
; E1_HIGH                       ; 1                          ; Untyped                ;
; E2_HIGH                       ; 1                          ; Untyped                ;
; E3_HIGH                       ; 1                          ; Untyped                ;
; L0_LOW                        ; 1                          ; Untyped                ;
; L1_LOW                        ; 1                          ; Untyped                ;
; G0_LOW                        ; 1                          ; Untyped                ;
; G1_LOW                        ; 1                          ; Untyped                ;
; G2_LOW                        ; 1                          ; Untyped                ;
; G3_LOW                        ; 1                          ; Untyped                ;
; E0_LOW                        ; 1                          ; Untyped                ;
; E1_LOW                        ; 1                          ; Untyped                ;
; E2_LOW                        ; 1                          ; Untyped                ;
; E3_LOW                        ; 1                          ; Untyped                ;
; L0_INITIAL                    ; 1                          ; Untyped                ;
; L1_INITIAL                    ; 1                          ; Untyped                ;
; G0_INITIAL                    ; 1                          ; Untyped                ;
; G1_INITIAL                    ; 1                          ; Untyped                ;
; G2_INITIAL                    ; 1                          ; Untyped                ;
; G3_INITIAL                    ; 1                          ; Untyped                ;
; E0_INITIAL                    ; 1                          ; Untyped                ;
; E1_INITIAL                    ; 1                          ; Untyped                ;
; E2_INITIAL                    ; 1                          ; Untyped                ;
; E3_INITIAL                    ; 1                          ; Untyped                ;
; L0_MODE                       ; BYPASS                     ; Untyped                ;
; L1_MODE                       ; BYPASS                     ; Untyped                ;
; G0_MODE                       ; BYPASS                     ; Untyped                ;
; G1_MODE                       ; BYPASS                     ; Untyped                ;
; G2_MODE                       ; BYPASS                     ; Untyped                ;
; G3_MODE                       ; BYPASS                     ; Untyped                ;
; E0_MODE                       ; BYPASS                     ; Untyped                ;
; E1_MODE                       ; BYPASS                     ; Untyped                ;
; E2_MODE                       ; BYPASS                     ; Untyped                ;
; E3_MODE                       ; BYPASS                     ; Untyped                ;
; L0_PH                         ; 0                          ; Untyped                ;
; L1_PH                         ; 0                          ; Untyped                ;
; G0_PH                         ; 0                          ; Untyped                ;
; G1_PH                         ; 0                          ; Untyped                ;
; G2_PH                         ; 0                          ; Untyped                ;
; G3_PH                         ; 0                          ; Untyped                ;
; E0_PH                         ; 0                          ; Untyped                ;
; E1_PH                         ; 0                          ; Untyped                ;
; E2_PH                         ; 0                          ; Untyped                ;
; E3_PH                         ; 0                          ; Untyped                ;
; M_PH                          ; 0                          ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                ;
; CLK0_COUNTER                  ; G0                         ; Untyped                ;
; CLK1_COUNTER                  ; G0                         ; Untyped                ;
; CLK2_COUNTER                  ; G0                         ; Untyped                ;
; CLK3_COUNTER                  ; G0                         ; Untyped                ;
; CLK4_COUNTER                  ; G0                         ; Untyped                ;
; CLK5_COUNTER                  ; G0                         ; Untyped                ;
; CLK6_COUNTER                  ; E0                         ; Untyped                ;
; CLK7_COUNTER                  ; E1                         ; Untyped                ;
; CLK8_COUNTER                  ; E2                         ; Untyped                ;
; CLK9_COUNTER                  ; E3                         ; Untyped                ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                ;
; M_TIME_DELAY                  ; 0                          ; Untyped                ;
; N_TIME_DELAY                  ; 0                          ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                ;
; VCO_POST_SCALE                ; 0                          ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                ;
; CBXI_PARAMETER                ; pll_100m_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE         ;
+-------------------------------+----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:ctrl_u|key:key1 ;
+----------------+---------+---------------------------------------------+
; Parameter Name ; Value   ; Type                                        ;
+----------------+---------+---------------------------------------------+
; t_20ms         ; 2000000 ; Signed Integer                              ;
+----------------+---------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:ctrl_u|key:key2 ;
+----------------+---------+---------------------------------------------+
; Parameter Name ; Value   ; Type                                        ;
+----------------+---------+---------------------------------------------+
; t_20ms         ; 2000000 ; Signed Integer                              ;
+----------------+---------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:ctrl_u|key:key3 ;
+----------------+---------+---------------------------------------------+
; Parameter Name ; Value   ; Type                                        ;
+----------------+---------+---------------------------------------------+
; t_20ms         ; 2000000 ; Signed Integer                              ;
+----------------+---------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:ctrl_u|key:key4 ;
+----------------+---------+---------------------------------------------+
; Parameter Name ; Value   ; Type                                        ;
+----------------+---------+---------------------------------------------+
; t_20ms         ; 2000000 ; Signed Integer                              ;
+----------------+---------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                        ;
+-------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                              ;
; lpm_width               ; 8            ; Signed Integer                                              ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                              ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                     ;
; CBXI_PARAMETER          ; scfifo_7l21  ; Untyped                                                     ;
+-------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_intf:sdram_u ;
+----------------+---------------+--------------------------------+
; Parameter Name ; Value         ; Type                           ;
+----------------+---------------+--------------------------------+
; NOP            ; 0000          ; Unsigned Binary                ;
; PER            ; 0001          ; Unsigned Binary                ;
; REF            ; 0010          ; Unsigned Binary                ;
; MOD            ; 0100          ; Unsigned Binary                ;
; IDL            ; 1000          ; Unsigned Binary                ;
; ACT            ; 0011          ; Unsigned Binary                ;
; RED            ; 0110          ; Unsigned Binary                ;
; WIR            ; 1100          ; Unsigned Binary                ;
; NOP_CMD        ; 0111          ; Unsigned Binary                ;
; PER_CMD        ; 0010          ; Unsigned Binary                ;
; REF_CMD        ; 0001          ; Unsigned Binary                ;
; MOD_CMD        ; 0000          ; Unsigned Binary                ;
; ACT_CMD        ; 0011          ; Unsigned Binary                ;
; RED_CMD        ; 0101          ; Unsigned Binary                ;
; WIR_CMD        ; 0100          ; Unsigned Binary                ;
; ALL_BANK       ; 0010000000000 ; Unsigned Binary                ;
; CODE           ; 0000000100111 ; Unsigned Binary                ;
; TIME_780       ; 780           ; Signed Integer                 ;
; TIME_WAIT      ; 10000         ; Signed Integer                 ;
; TIME_TRP       ; 2             ; Signed Integer                 ;
; TIME_TRC       ; 7             ; Signed Integer                 ;
; TIME_TMRD      ; 2             ; Signed Integer                 ;
; TIME_TRCD      ; 2             ; Signed Integer                 ;
; TIME_512       ; 512           ; Signed Integer                 ;
+----------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:TX_uut ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; bps            ; 5208  ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                 ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                        ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 33                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 33                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 124                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 33                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll_100m:pll_u|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                         ;
+----------------------------+---------------------------------------------------------+
; Name                       ; Value                                                   ;
+----------------------------+---------------------------------------------------------+
; Number of entity instances ; 1                                                       ;
; Entity Instance            ; data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                            ;
;     -- lpm_width           ; 8                                                       ;
;     -- LPM_NUMWORDS        ; 1024                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                      ;
;     -- USE_EAB             ; ON                                                      ;
+----------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ctrl:ctrl_u|key:key4"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; key_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 33                  ; 33               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 83                          ;
; cycloneiii_ff         ; 246                         ;
;     CLR               ; 118                         ;
;     ENA               ; 30                          ;
;     ENA CLR           ; 51                          ;
;     ENA CLR SCLR      ; 14                          ;
;     plain             ; 33                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 422                         ;
;     arith             ; 129                         ;
;         2 data inputs ; 120                         ;
;         3 data inputs ; 9                           ;
;     normal            ; 293                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 55                          ;
;         4 data inputs ; 189                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                 ;
+---------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                           ; Details ;
+---------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; TX:TX_uut|cnt0[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[0]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[0]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[10]                                                                                                          ; N/A     ;
; TX:TX_uut|cnt0[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[10]                                                                                                          ; N/A     ;
; TX:TX_uut|cnt0[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[11]                                                                                                          ; N/A     ;
; TX:TX_uut|cnt0[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[11]                                                                                                          ; N/A     ;
; TX:TX_uut|cnt0[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[12]                                                                                                          ; N/A     ;
; TX:TX_uut|cnt0[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[12]                                                                                                          ; N/A     ;
; TX:TX_uut|cnt0[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[1]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[1]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[2]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[2]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[3]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[3]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[4]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[4]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[5]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[5]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[6]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[6]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[7]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[7]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[8]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[8]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[9]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt0[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt0[9]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt1[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt1[0]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt1[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt1[0]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt1[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt1[1]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt1[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt1[1]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt1[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt1[2]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt1[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt1[2]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt1[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt1[3]                                                                                                           ; N/A     ;
; TX:TX_uut|cnt1[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|cnt1[3]                                                                                                           ; N/A     ;
; TX:TX_uut|din[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[0]                                                                                                    ; N/A     ;
; TX:TX_uut|din[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[0]                                                                                                    ; N/A     ;
; TX:TX_uut|din[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[1]                                                                                                    ; N/A     ;
; TX:TX_uut|din[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[1]                                                                                                    ; N/A     ;
; TX:TX_uut|din[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[2]                                                                                                    ; N/A     ;
; TX:TX_uut|din[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[2]                                                                                                    ; N/A     ;
; TX:TX_uut|din[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[3]                                                                                                    ; N/A     ;
; TX:TX_uut|din[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[3]                                                                                                    ; N/A     ;
; TX:TX_uut|din[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[4]                                                                                                    ; N/A     ;
; TX:TX_uut|din[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[4]                                                                                                    ; N/A     ;
; TX:TX_uut|din[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[5]                                                                                                    ; N/A     ;
; TX:TX_uut|din[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[5]                                                                                                    ; N/A     ;
; TX:TX_uut|din[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[6]                                                                                                    ; N/A     ;
; TX:TX_uut|din[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[6]                                                                                                    ; N/A     ;
; TX:TX_uut|din[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[7]                                                                                                    ; N/A     ;
; TX:TX_uut|din[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout[7]                                                                                                    ; N/A     ;
; TX:TX_uut|din_vld                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout_vld                                                                                                   ; N/A     ;
; TX:TX_uut|din_vld                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|dout_vld                                                                                                   ; N/A     ;
; TX:TX_uut|end_cnt1                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|end_cnt1~_wirecell                                                                                                ; N/A     ;
; TX:TX_uut|end_cnt1                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|end_cnt1~_wirecell                                                                                                ; N/A     ;
; TX:TX_uut|flag_add                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|flag_add                                                                                                          ; N/A     ;
; TX:TX_uut|flag_add                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|flag_add                                                                                                          ; N/A     ;
; TX:TX_uut|rdy                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|always5~0_wirecell                                                                                                ; N/A     ;
; TX:TX_uut|rdy                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:TX_uut|always5~0_wirecell                                                                                                ; N/A     ;
; data_ctrl:ctrl_u|rd_fifo:fifo_u|empty ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|empty_dff~_wirecell ; N/A     ;
; data_ctrl:ctrl_u|rd_fifo:fifo_u|empty ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|empty_dff~_wirecell ; N/A     ;
; data_ctrl:ctrl_u|rdreq                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|rdreq                                                                                                      ; N/A     ;
; data_ctrl:ctrl_u|rdreq                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|rdreq                                                                                                      ; N/A     ;
; sd_clk                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll_100m:pll_u|altpll:altpll_component|pll_100m_altpll:auto_generated|wire_pll1_clk[0]~_wirecell                            ; N/A     ;
; sdram_intf:sdram_u|rd_ack             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_intf:sdram_u|rd_ack                                                                                                   ; N/A     ;
; sdram_intf:sdram_u|rd_ack             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_intf:sdram_u|rd_ack                                                                                                   ; N/A     ;
; sdram_intf:sdram_u|rd_req             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|rd_req                                                                                                     ; N/A     ;
; sdram_intf:sdram_u|rd_req             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:ctrl_u|rd_req                                                                                                     ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
+---------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Thu Apr  6 13:44:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_top -c sdram_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll_100m.v
    Info (12023): Found entity 1: pll_100m File: E:/intelFPGA_lite_P/sdram/sdram_top/pll_100m.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rd_fifo.v
    Info (12023): Found entity 1: rd_fifo File: E:/intelFPGA_lite_P/sdram/sdram_top/rd_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tx.v
    Info (12023): Found entity 1: TX File: E:/intelFPGA_lite_P/sdram/sdram_top/TX.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file sdram_top.v
    Info (12023): Found entity 1: sdram_top File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file sdram_intf.v
    Info (12023): Found entity 1: sdram_intf File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file key.v
    Info (12023): Found entity 1: key File: E:/intelFPGA_lite_P/sdram/sdram_top/key.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file data_ctrl.v
    Info (12023): Found entity 1: data_ctrl File: E:/intelFPGA_lite_P/sdram/sdram_top/data_ctrl.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at sdram_top.v(102): created implicit net for "rdy" File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 102
Info (12127): Elaborating entity "sdram_top" for the top level hierarchy
Info (12128): Elaborating entity "pll_100m" for hierarchy "pll_100m:pll_u" File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 81
Info (12128): Elaborating entity "altpll" for hierarchy "pll_100m:pll_u|altpll:altpll_component" File: E:/intelFPGA_lite_P/sdram/sdram_top/pll_100m.v Line: 91
Info (12130): Elaborated megafunction instantiation "pll_100m:pll_u|altpll:altpll_component" File: E:/intelFPGA_lite_P/sdram/sdram_top/pll_100m.v Line: 91
Info (12133): Instantiated megafunction "pll_100m:pll_u|altpll:altpll_component" with the following parameter: File: E:/intelFPGA_lite_P/sdram/sdram_top/pll_100m.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_100m"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_100m_altpll.v
    Info (12023): Found entity 1: pll_100m_altpll File: E:/intelFPGA_lite_P/sdram/sdram_top/db/pll_100m_altpll.v Line: 30
Info (12128): Elaborating entity "pll_100m_altpll" for hierarchy "pll_100m:pll_u|altpll:altpll_component|pll_100m_altpll:auto_generated" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "data_ctrl" for hierarchy "data_ctrl:ctrl_u" File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 107
Warning (10230): Verilog HDL assignment warning at data_ctrl.v(183): truncated value with size 32 to match size of target (2) File: E:/intelFPGA_lite_P/sdram/sdram_top/data_ctrl.v Line: 183
Warning (10230): Verilog HDL assignment warning at data_ctrl.v(221): truncated value with size 32 to match size of target (10) File: E:/intelFPGA_lite_P/sdram/sdram_top/data_ctrl.v Line: 221
Info (12128): Elaborating entity "key" for hierarchy "data_ctrl:ctrl_u|key:key1" File: E:/intelFPGA_lite_P/sdram/sdram_top/data_ctrl.v Line: 69
Warning (10230): Verilog HDL assignment warning at key.v(80): truncated value with size 32 to match size of target (21) File: E:/intelFPGA_lite_P/sdram/sdram_top/key.v Line: 80
Info (12128): Elaborating entity "rd_fifo" for hierarchy "data_ctrl:ctrl_u|rd_fifo:fifo_u" File: E:/intelFPGA_lite_P/sdram/sdram_top/data_ctrl.v Line: 112
Info (12128): Elaborating entity "scfifo" for hierarchy "data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component" File: E:/intelFPGA_lite_P/sdram/sdram_top/rd_fifo.v Line: 73
Info (12130): Elaborated megafunction instantiation "data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component" File: E:/intelFPGA_lite_P/sdram/sdram_top/rd_fifo.v Line: 73
Info (12133): Instantiated megafunction "data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component" with the following parameter: File: E:/intelFPGA_lite_P/sdram/sdram_top/rd_fifo.v Line: 73
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7l21.tdf
    Info (12023): Found entity 1: scfifo_7l21 File: E:/intelFPGA_lite_P/sdram/sdram_top/db/scfifo_7l21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7l21" for hierarchy "data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_er21.tdf
    Info (12023): Found entity 1: a_dpfifo_er21 File: E:/intelFPGA_lite_P/sdram/sdram_top/db/a_dpfifo_er21.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_er21" for hierarchy "data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo" File: E:/intelFPGA_lite_P/sdram/sdram_top/db/scfifo_7l21.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pvb1.tdf
    Info (12023): Found entity 1: altsyncram_pvb1 File: E:/intelFPGA_lite_P/sdram/sdram_top/db/altsyncram_pvb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pvb1" for hierarchy "data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|altsyncram_pvb1:FIFOram" File: E:/intelFPGA_lite_P/sdram/sdram_top/db/a_dpfifo_er21.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ut8.tdf
    Info (12023): Found entity 1: cmpr_ut8 File: E:/intelFPGA_lite_P/sdram/sdram_top/db/cmpr_ut8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ut8" for hierarchy "data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|cmpr_ut8:almost_full_comparer" File: E:/intelFPGA_lite_P/sdram/sdram_top/db/a_dpfifo_er21.tdf Line: 53
Info (12128): Elaborating entity "cmpr_ut8" for hierarchy "data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|cmpr_ut8:three_comparison" File: E:/intelFPGA_lite_P/sdram/sdram_top/db/a_dpfifo_er21.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf
    Info (12023): Found entity 1: cntr_2ab File: E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_2ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_2ab" for hierarchy "data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|cntr_2ab:rd_ptr_msb" File: E:/intelFPGA_lite_P/sdram/sdram_top/db/a_dpfifo_er21.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mb7.tdf
    Info (12023): Found entity 1: cntr_mb7 File: E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_mb7.tdf Line: 26
Info (12128): Elaborating entity "cntr_mb7" for hierarchy "data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|cntr_mb7:usedw_counter" File: E:/intelFPGA_lite_P/sdram/sdram_top/db/a_dpfifo_er21.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_abb.tdf
    Info (12023): Found entity 1: cntr_abb File: E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_abb.tdf Line: 26
Info (12128): Elaborating entity "cntr_abb" for hierarchy "data_ctrl:ctrl_u|rd_fifo:fifo_u|scfifo:scfifo_component|scfifo_7l21:auto_generated|a_dpfifo_er21:dpfifo|cntr_abb:wr_ptr" File: E:/intelFPGA_lite_P/sdram/sdram_top/db/a_dpfifo_er21.tdf Line: 57
Info (12128): Elaborating entity "sdram_intf" for hierarchy "sdram_intf:sdram_u" File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 138
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(230): truncated value with size 32 to match size of target (14) File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v Line: 230
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(256): truncated value with size 32 to match size of target (2) File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v Line: 256
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(375): truncated value with size 32 to match size of target (14) File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v Line: 375
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(376): truncated value with size 32 to match size of target (14) File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v Line: 376
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(377): truncated value with size 32 to match size of target (14) File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v Line: 377
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(378): truncated value with size 32 to match size of target (14) File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v Line: 378
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(379): truncated value with size 32 to match size of target (14) File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v Line: 379
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(380): truncated value with size 32 to match size of target (14) File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v Line: 380
Info (10264): Verilog HDL Case Statement information at sdram_intf.v(374): all case item expressions in this case statement are onehot File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v Line: 374
Warning (10230): Verilog HDL assignment warning at sdram_intf.v(393): truncated value with size 32 to match size of target (10) File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v Line: 393
Info (12128): Elaborating entity "TX" for hierarchy "TX:TX_uut" File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 151
Warning (10230): Verilog HDL assignment warning at TX.v(79): truncated value with size 32 to match size of target (13) File: E:/intelFPGA_lite_P/sdram/sdram_top/TX.v Line: 79
Warning (10230): Verilog HDL assignment warning at TX.v(95): truncated value with size 32 to match size of target (4) File: E:/intelFPGA_lite_P/sdram/sdram_top/TX.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ua24.tdf
    Info (12023): Found entity 1: altsyncram_ua24 File: E:/intelFPGA_lite_P/sdram/sdram_top/db/altsyncram_ua24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: E:/intelFPGA_lite_P/sdram/sdram_top/db/mux_rsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/intelFPGA_lite_P/sdram/sdram_top/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ugi.tdf
    Info (12023): Found entity 1: cntr_ugi File: E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_ugi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: E:/intelFPGA_lite_P/sdram/sdram_top/db/cmpr_sgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_g9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tgi.tdf
    Info (12023): Found entity 1: cntr_tgi File: E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_tgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/intelFPGA_lite_P/sdram/sdram_top/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/intelFPGA_lite_P/sdram/sdram_top/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/intelFPGA_lite_P/sdram/sdram_top/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.04.06.13:44:50 Progress: Loading slda6f7271c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda6f7271c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/intelFPGA_lite_P/sdram/sdram_top/db/ip/slda6f7271c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_intf.v Line: 295
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cs" is stuck at GND File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 21
    Warning (13410): Pin "sd_addr[3]" is stuck at GND File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 26
    Warning (13410): Pin "sd_addr[4]" is stuck at GND File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 26
    Warning (13410): Pin "sd_addr[6]" is stuck at GND File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 26
    Warning (13410): Pin "sd_addr[7]" is stuck at GND File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 26
    Warning (13410): Pin "sd_addr[8]" is stuck at GND File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 26
    Warning (13410): Pin "sd_addr[9]" is stuck at GND File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 26
    Warning (13410): Pin "sd_addr[11]" is stuck at GND File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 26
    Warning (13410): Pin "sd_addr[12]" is stuck at GND File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 26
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 39 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 99 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[3]" File: E:/intelFPGA_lite_P/sdram/sdram_top/sdram_top.v Line: 16
Info (21057): Implemented 1639 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1542 logic cells
    Info (21064): Implemented 41 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4931 megabytes
    Info: Processing ended: Thu Apr  6 13:45:01 2023
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:53


