Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Thu Mar 13 01:12:07 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_my_watch_timing_summary_routed.rpt -pb top_my_watch_timing_summary_routed.pb -rpx top_my_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_my_watch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    19          
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.576        0.000                      0                  146        0.232        0.000                      0                  146        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.576        0.000                      0                  146        0.232        0.000                      0                  146        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.871ns (22.291%)  route 3.036ns (77.709%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.632     5.153    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X58Y13         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=12, routed)          1.299     6.872    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.299     7.171 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=5, routed)           1.053     8.224    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I1_O)        0.153     8.377 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__1/O
                         net (fo=6, routed)           0.684     9.061    U_Stopwatch/U_DP/U_Count_Min/E[0]
    SLICE_X54Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447    14.788    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X54Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDCE (Setup_fdce_C_CE)      -0.376    14.637    U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.871ns (22.291%)  route 3.036ns (77.709%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.632     5.153    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X58Y13         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=12, routed)          1.299     6.872    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.299     7.171 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=5, routed)           1.053     8.224    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I1_O)        0.153     8.377 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__1/O
                         net (fo=6, routed)           0.684     9.061    U_Stopwatch/U_DP/U_Count_Min/E[0]
    SLICE_X54Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447    14.788    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X54Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDCE (Setup_fdce_C_CE)      -0.376    14.637    U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.871ns (22.291%)  route 3.036ns (77.709%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.632     5.153    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X58Y13         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=12, routed)          1.299     6.872    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.299     7.171 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=5, routed)           1.053     8.224    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I1_O)        0.153     8.377 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__1/O
                         net (fo=6, routed)           0.684     9.061    U_Stopwatch/U_DP/U_Count_Min/E[0]
    SLICE_X54Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447    14.788    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X54Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDCE (Setup_fdce_C_CE)      -0.376    14.637    U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.842ns (21.011%)  route 3.165ns (78.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.632     5.153    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X58Y13         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=12, routed)          1.299     6.872    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.299     7.171 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=5, routed)           1.053     8.224    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.348 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.813     9.161    U_Stopwatch/U_DP/U_Count_Hour/E[0]
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.445    14.786    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.806    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.842ns (21.011%)  route 3.165ns (78.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.632     5.153    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X58Y13         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=12, routed)          1.299     6.872    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.299     7.171 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=5, routed)           1.053     8.224    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.348 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.813     9.161    U_Stopwatch/U_DP/U_Count_Hour/E[0]
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.445    14.786    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.806    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.842ns (21.011%)  route 3.165ns (78.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.632     5.153    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X58Y13         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=12, routed)          1.299     6.872    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.299     7.171 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=5, routed)           1.053     8.224    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.348 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.813     9.161    U_Stopwatch/U_DP/U_Count_Hour/E[0]
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.445    14.786    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.806    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.842ns (21.011%)  route 3.165ns (78.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.632     5.153    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X58Y13         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=12, routed)          1.299     6.872    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.299     7.171 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=5, routed)           1.053     8.224    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.348 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.813     9.161    U_Stopwatch/U_DP/U_Count_Hour/E[0]
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.445    14.786    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.806    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.087ns (25.238%)  route 3.220ns (74.762%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.634     5.155    U_Stopwatch/U_DP/U_Tick_100hz/CLK
    SLICE_X63Y12         FDCE                                         r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.639    U_Stopwatch/U_DP/U_Tick_100hz/r_counter[16]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.296     6.935 r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.339    U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.463 r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.037    U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.161 f  U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.177     9.338    U_Stopwatch/U_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X63Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.462 r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.462    U_Stopwatch/U_DP/U_Tick_100hz/r_counter_0[18]
    SLICE_X63Y12         FDCE                                         r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.515    14.856    U_Stopwatch/U_DP/U_Tick_100hz/CLK
    SLICE_X63Y12         FDCE                                         r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X63Y12         FDCE (Setup_fdce_C_D)        0.031    15.151    U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.117ns (25.755%)  route 3.220ns (74.245%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.634     5.155    U_Stopwatch/U_DP/U_Tick_100hz/CLK
    SLICE_X63Y12         FDCE                                         r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.639    U_Stopwatch/U_DP/U_Tick_100hz/r_counter[16]
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.296     6.935 r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.339    U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.463 r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.037    U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.161 f  U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.177     9.338    U_Stopwatch/U_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X63Y12         LUT2 (Prop_lut2_I0_O)        0.154     9.492 r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.492    U_Stopwatch/U_DP/U_Tick_100hz/r_counter_0[19]
    SLICE_X63Y12         FDCE                                         r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.515    14.856    U_Stopwatch/U_DP/U_Tick_100hz/CLK
    SLICE_X63Y12         FDCE                                         r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X63Y12         FDCE (Setup_fdce_C_D)        0.075    15.195    U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.871ns (23.426%)  route 2.847ns (76.574%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.632     5.153    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X58Y13         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=12, routed)          1.299     6.872    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.299     7.171 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=5, routed)           1.053     8.224    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I1_O)        0.153     8.377 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__1/O
                         net (fo=6, routed)           0.495     8.871    U_Stopwatch/U_DP/U_Count_Min/E[0]
    SLICE_X55Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447    14.788    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X55Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y14         FDCE (Setup_fdce_C_CE)      -0.412    14.601    U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  5.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.954%)  route 0.128ns (38.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X54Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[1]/Q
                         net (fo=10, routed)          0.128     1.737    U_Stopwatch/U_DP/U_Count_Min/stopwatch_min[1]
    SLICE_X55Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.782 r  U_Stopwatch/U_DP/U_Count_Min/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    U_Stopwatch/U_DP/U_Count_Min/counter_reg[4]_i_1__0_n_0
    SLICE_X55Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.832     1.959    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X55Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[4]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X55Y14         FDCE (Hold_fdce_C_D)         0.092     1.550    U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.861%)  route 0.108ns (32.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.590     1.473    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X58Y13         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=12, routed)          0.108     1.709    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.099     1.808 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.808    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[4]_i_1__2_n_0
    SLICE_X58Y13         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.859     1.986    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X58Y13         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X58Y13         FDCE (Hold_fdce_C_D)         0.091     1.564    U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.742%)  route 0.113ns (33.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X55Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.113     1.686    U_Stopwatch/U_DP/U_Count_Min/Q[0]
    SLICE_X55Y14         LUT6 (Prop_lut6_I4_O)        0.099     1.785 r  U_Stopwatch/U_DP/U_Count_Min/counter_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.785    U_Stopwatch/U_DP/U_Count_Min/counter_reg[5]_i_2__0_n_0
    SLICE_X55Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.832     1.959    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X55Y14         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[5]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDCE (Hold_fdce_C_D)         0.091     1.536    U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.344%)  route 0.183ns (46.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.449    U_Stopwatch/U_DP/U_Count_sec/CLK
    SLICE_X56Y11         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.164     1.613 f  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[3]/Q
                         net (fo=10, routed)          0.183     1.796    U_Stopwatch/U_DP/U_Count_sec/stopwatch_sec[3]
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  U_Stopwatch/U_DP/U_Count_sec/counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.841    U_Stopwatch/U_DP/U_Count_sec/counter_reg[2]_i_1__0_n_0
    SLICE_X56Y10         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.835     1.962    U_Stopwatch/U_DP/U_Count_sec/CLK
    SLICE_X56Y10         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[2]/C
                         clock pessimism             -0.497     1.465    
    SLICE_X56Y10         FDCE (Hold_fdce_C_D)         0.121     1.586    U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.564     1.447    U_Stopwatch/U_Control_unit/CLK
    SLICE_X56Y13         FDCE                                         r  U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=24, routed)          0.175     1.786    U_Stopwatch/U_Control_unit/w_run_stop
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.045     1.831 r  U_Stopwatch/U_Control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    U_Stopwatch/U_Control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X56Y13         FDPE                                         r  U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.832     1.959    U_Stopwatch/U_Control_unit/CLK
    SLICE_X56Y13         FDPE                                         r  U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X56Y13         FDPE (Hold_fdpe_C_D)         0.121     1.568    U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.455%)  route 0.175ns (48.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/Q
                         net (fo=9, routed)           0.175     1.762    U_Stopwatch/U_DP/U_Count_Hour/stopwatch_hour[3]
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.807    U_Stopwatch/U_DP/U_Count_Hour/counter_reg[2]_i_1__2_n_0
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.829     1.956    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y17         FDCE (Hold_fdce_C_D)         0.092     1.537    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.455%)  route 0.175ns (48.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/Q
                         net (fo=9, routed)           0.175     1.762    U_Stopwatch/U_DP/U_Count_Hour/stopwatch_hour[3]
    SLICE_X57Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg[5]_i_2__1/O
                         net (fo=1, routed)           0.000     1.807    U_Stopwatch/U_DP/U_Count_Hour/counter_reg[5]_i_2__1_n_0
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.829     1.956    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y17         FDCE (Hold_fdce_C_D)         0.092     1.537    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.388%)  route 0.182ns (46.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.449    U_Stopwatch/U_DP/U_Count_sec/CLK
    SLICE_X56Y10         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.164     1.613 f  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]/Q
                         net (fo=10, routed)          0.182     1.796    U_Stopwatch/U_DP/U_Count_sec/stopwatch_sec[5]
    SLICE_X56Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  U_Stopwatch/U_DP/U_Count_sec/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.841    U_Stopwatch/U_DP/U_Count_sec/counter_reg[4]_i_1_n_0
    SLICE_X56Y10         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.835     1.962    U_Stopwatch/U_DP/U_Count_sec/CLK
    SLICE_X56Y10         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[4]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X56Y10         FDCE (Hold_fdce_C_D)         0.120     1.569    U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.848%)  route 0.186ns (47.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.449    U_Stopwatch/U_DP/U_Count_sec/CLK
    SLICE_X56Y10         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]/Q
                         net (fo=10, routed)          0.186     1.800    U_Stopwatch/U_DP/U_Count_sec/stopwatch_sec[5]
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  U_Stopwatch/U_DP/U_Count_sec/counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.845    U_Stopwatch/U_DP/U_Count_sec/counter_reg[5]_i_2_n_0
    SLICE_X56Y10         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.835     1.962    U_Stopwatch/U_DP/U_Count_sec/CLK
    SLICE_X56Y10         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X56Y10         FDCE (Hold_fdce_C_D)         0.121     1.570    U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/Q
                         net (fo=9, routed)           0.180     1.766    U_Stopwatch/U_DP/U_Count_Hour/stopwatch_hour[2]
    SLICE_X57Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.811    U_Stopwatch/U_DP/U_Count_Hour/counter_reg[3]_i_1__1_n_0
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.829     1.956    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X57Y17         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y17         FDCE (Hold_fdce_C_D)         0.091     1.536    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y8    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y11   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y11   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y11   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y11   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y8    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y10   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C



