# RISC-V
#### The repository has my implementation for a RISC-V core which is considered the final project of MYTH workshop. The core is implemented in TLVerilog and the simulation is done on Makerchip IDE.

### Diagram
![Screenshot (86)](https://github.com/NouraMedhat28/RISC-V/assets/96621514/d2efd3ca-1746-43fb-9553-56fe4fdb441f)

### Waveform
![Screenshot (89)](https://github.com/NouraMedhat28/RISC-V/assets/96621514/c32f4f81-7c18-4399-8e2e-710902b4b50f)
![Screenshot (90)](https://github.com/NouraMedhat28/RISC-V/assets/96621514/19de5220-d613-480f-83fc-2f3f977a1c88)
