{:input (genetic.crossover/dumb-crossover 1463275674 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-constant-value 1012894685 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_11_12_:missing , wire1_11_12_13, \\wire2_:missing_13 , wire3_36, wire4_36, \\wire14_:missing_16_27 , \\wire26_35_:missing_37 , wire28_47, wire29_46);\n  wire \\:missing_edge ;\n  input \\wire0_11_12_:missing ;\n  wire \\wire0_11_12_:missing ;\n  wire wire10_15;\n  wire \\wire10_:missing ;\n  wire wire14_18;\n  wire \\wire14_19_21_:missing_24 ;\n  wire \\wire14_35_:missing ;\n  wire wire14_45;\n  wire \\wire14_:missing ;\n  wire \\wire14_:missing_16_18 ;\n  input \\wire14_:missing_16_27 ;\n  wire \\wire14_:missing_16_27 ;\n  wire \\wire14_:missing_23 ;\n  wire \\wire14_:missing_49_52 ;\n  wire wire15_17_53;\n  wire wire16_17;\n  wire wire19;\n  input wire1_11_12_13;\n  wire wire1_11_12_13;\n  wire wire24;\n  input \\wire26_35_:missing_37 ;\n  wire \\wire26_35_:missing_37 ;\n  wire \\wire27_36_37_:missing ;\n  output wire28_47;\n  wire wire28_47;\n  output wire29_46;\n  wire wire29_46;\n  input \\wire2_:missing_13 ;\n  wire \\wire2_:missing_13 ;\n  wire wire30_38;\n  wire wire31_51;\n  wire \\wire31_:missing ;\n  wire wire32_40;\n  wire wire32_41;\n  wire wire33_41;\n  wire wire33_47;\n  wire wire34_36_55;\n  wire wire35_36;\n  wire \\wire38_:missing ;\n  wire wire39_40_42_43;\n  wire wire39_40_42_44;\n  wire wire39_46;\n  output wire3_36;\n  wire wire3_36;\n  wire \\wire41_:missing_53 ;\n  wire \\wire42_:missing ;\n  wire wire45;\n  output wire4_36;\n  wire wire4_36;\n  wire wire51_56;\n  wire wire52;\n  wire wire54;\n  wire \\wire6_:missing ;\n  wire \\wire7_:missing ;\n  wire wire8_22;\n  wire \\wire8_:missing ;\n  wire wire9_15;\n  wire wire9_36;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_36_56 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire10_15 = 4'h6 >> { wire9_15, wire15_17_53 };\n  assign wire16_17 = 4'h8 >> { \\wire14_:missing_16_27 , \\wire14_:missing_16_18  };\n  assign \\wire:missing_17  = 4'h8 >> { wire15_17_53, wire16_17 };\n  assign wire24 = 2'hx >> \\wire14_19_21_:missing_24 ;\n  assign \\wire7_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire30_38 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire31_:missing  = 2'h1 >> wire31_51;\n  assign wire32_41 = 2'h1 >> wire32_40;\n  assign wire33_47 = 2'h1 >> wire33_41;\n  assign \\wire:missing_edge  = 2'h1 >> wire34_36_55;\n  assign wire35_36 = 4'h6 >> { \\wire14_35_:missing , \\wire26_35_:missing_37  };\n  assign wire3_36 = 4'h6 >> { \\wire27_36_37_:missing , wire35_36 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire27_36_37_:missing , \\wire26_35_:missing_37  };\n  assign \\wire38_:missing  = 4'h8 >> { wire30_38, \\wire:missing_edge  };\n  assign \\wire8_:missing  = 2'h1 >> wire8_22;\n  assign wire39_46 = 4'h6 >> { wire39_40_42_44, wire39_40_42_43 };\n  assign wire32_40 = 4'h8 >> { wire39_40_42_44, wire39_40_42_43 };\n  assign wire33_41 = 4'h6 >> { wire32_41, \\wire41_:missing_53  };\n  assign \\wire42_:missing  = 4'h8 >> { wire39_40_42_44, wire39_40_42_43 };\n  assign wire9_15 = 2'h1 >> wire9_36;\n  assign wire15_17_53 = 2'hx >> \\wire:missing_edge ;\n  assign \\wire10_:missing  = 2'h1 >> wire10_15;\n  assign \\wire:missing_edge  = 4'h6 >> { wire1_11_12_13, \\wire0_11_12_:missing  };\n  assign \\wire:missing_12  = 4'h8 >> { wire1_11_12_13, \\wire0_11_12_:missing  };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire2_:missing_13 , wire1_11_12_13 };\n  assign \\wire14_:missing  = 4'h2 >> { \\wire14_:missing_16_27 , \\wire14_:missing_16_18  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire51_56 = \\wire:missing_36_56 ;\n  assign \\wire:missing_edge  = wire34_36_55;\n  assign wire54 = \\wire:missing_edge ;\n  assign wire52 = \\wire14_:missing_49_52 ;\n  assign wire31_51 = wire51_56;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire14_:missing_49_52 ;\n  assign \\wire:missing_48  = \\wire:missing_edge ;\n  assign wire28_47 = wire33_47;\n  assign wire29_46 = wire39_46;\n  assign wire45 = wire14_45;\n  assign wire39_40_42_44 = \\wire:missing_edge ;\n  assign wire39_40_42_43 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire14_:missing_23 ;\n  assign wire8_22 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire14_19_21_:missing_24 ;\n  assign \\wire:missing_20  = \\wire:missing_edge ;\n  assign wire19 = \\wire14_19_21_:missing_24 ;\n  assign \\wire14_:missing_16_18  = wire14_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:3.1-119.10\" *)\nmodule postsynth(\\wire0_11_12_:missing , wire1_11_12_13, \\wire2_:missing_13 , wire3_36, wire4_36, \\wire14_:missing_16_27 , \\wire26_35_:missing_37 , wire28_47, wire29_46);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:5.9-5.30\" *)\n  input \\wire0_11_12_:missing ;\n  wire \\wire0_11_12_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:7.8-7.17\" *)\n  wire wire10_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:8.8-8.24\" *)\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:10.8-10.33\" *)\n  wire \\wire14_19_21_:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:11.8-11.27\" *)\n  wire \\wire14_35_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:15.9-15.31\" *)\n  input \\wire14_:missing_16_27 ;\n  wire \\wire14_:missing_16_27 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:17.8-17.27\" *)\n  wire \\wire14_:missing_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:18.8-18.30\" *)\n  wire \\wire14_:missing_49_52 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:19.8-19.20\" *)\n  wire wire15_17_53;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:21.8-21.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:22.9-22.23\" *)\n  input wire1_11_12_13;\n  wire wire1_11_12_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:24.8-24.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:25.9-25.31\" *)\n  input \\wire26_35_:missing_37 ;\n  wire \\wire26_35_:missing_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:27.8-27.30\" *)\n  wire \\wire27_36_37_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:28.10-28.19\" *)\n  output wire28_47;\n  wire wire28_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:30.10-30.19\" *)\n  output wire29_46;\n  wire wire29_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:32.9-32.27\" *)\n  input \\wire2_:missing_13 ;\n  wire \\wire2_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:34.8-34.17\" *)\n  wire wire30_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:37.8-37.17\" *)\n  wire wire32_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:38.8-38.17\" *)\n  wire wire32_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:39.8-39.17\" *)\n  wire wire33_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:40.8-40.17\" *)\n  wire wire33_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:41.8-41.20\" *)\n  wire wire34_36_55;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:42.8-42.17\" *)\n  wire wire35_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:43.8-43.24\" *)\n  wire \\wire38_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:44.8-44.23\" *)\n  wire wire39_40_42_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:45.8-45.23\" *)\n  wire wire39_40_42_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:46.8-46.17\" *)\n  wire wire39_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:47.10-47.18\" *)\n  output wire3_36;\n  wire wire3_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:49.8-49.27\" *)\n  wire \\wire41_:missing_53 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:50.8-50.24\" *)\n  wire \\wire42_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:52.10-52.18\" *)\n  output wire4_36;\n  wire wire4_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:55.8-55.14\" *)\n  wire wire52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:56.8-56.14\" *)\n  wire wire54;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:57.8-57.23\" *)\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:58.8-58.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:59.8-59.16\" *)\n  wire wire8_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:60.8-60.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:65.8-65.24\" *)\n  wire \\wire:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:66.8-66.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:68.8-68.24\" *)\n  wire \\wire:missing_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4D9E489C.v:69.8-69.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_15 = 1'hx;\n  assign \\wire10_:missing  = 1'hx;\n  assign \\wire14_19_21_:missing_24  = 1'h0;\n  assign \\wire14_35_:missing  = 1'hx;\n  assign \\wire14_:missing_23  = 1'h0;\n  assign \\wire14_:missing_49_52  = 1'h0;\n  assign wire15_17_53 = 1'hx;\n  assign wire19 = 1'h0;\n  assign wire24 = 1'hx;\n  assign \\wire27_36_37_:missing  = 1'hx;\n  assign wire28_47 = 1'hx;\n  assign wire29_46 = 1'h0;\n  assign wire30_38 = 1'h1;\n  assign wire32_40 = 1'h0;\n  assign wire32_41 = 1'h1;\n  assign wire33_41 = 1'hx;\n  assign wire33_47 = 1'hx;\n  assign wire34_36_55 = 1'h0;\n  assign wire35_36 = 1'hx;\n  assign \\wire38_:missing  = 1'h0;\n  assign wire39_40_42_43 = 1'h0;\n  assign wire39_40_42_44 = 1'h0;\n  assign wire39_46 = 1'h0;\n  assign wire3_36 = 1'hx;\n  assign \\wire41_:missing_53  = 1'hx;\n  assign \\wire42_:missing  = 1'h0;\n  assign wire4_36 = 1'hx;\n  assign wire52 = 1'h0;\n  assign wire54 = 1'h0;\n  assign \\wire6_:missing  = 1'h1;\n  assign \\wire7_:missing  = 1'h1;\n  assign wire8_22 = 1'h0;\n  assign \\wire8_:missing  = 1'h1;\n  assign \\wire:missing_17  = 1'hx;\n  assign \\wire:missing_20  = 1'h0;\n  assign \\wire:missing_48  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:07:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842/src/top.v'.\nSBY  2:07:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] Copy '/tmp/fuzzmount2DDF5D8C/4D9E489C.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842/src/4D9E489C.v'.\nSBY  2:07:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] Copy '/tmp/fuzzmount2DDF5D8C/4D9E489C.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842/src/4D9E489C.post.v'.\nSBY  2:07:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] engine_0: abc pdr\nSBY  2:07:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] base: Warning: Wire presynth.\\wire4_36 is used but has no driver.\nSBY  2:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] base: Warning: Wire presynth.\\wire41_:missing_53 is used but has no driver.\nSBY  2:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] base: Warning: Wire presynth.\\wire27_36_37_:missing is used but has no driver.\nSBY  2:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] base: Warning: Wire presynth.\\wire14_35_:missing is used but has no driver.\nSBY  2:07:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] base: finished (returncode=0)\nSBY  2:07:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:07:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] aig: Warning: Wire presynth.\\wire4_36 is used but has no driver.\nSBY  2:07:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] aig: Warning: Wire presynth.\\wire41_:missing_53 is used but has no driver.\nSBY  2:07:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] aig: Warning: Wire presynth.\\wire27_36_37_:missing is used but has no driver.\nSBY  2:07:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] aig: Warning: Wire presynth.\\wire14_35_:missing is used but has no driver.\nSBY  2:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] aig: finished (returncode=0)\nSBY  2:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] engine_0: Warning: The network has no constraints.\nSBY  2:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] engine_0: finished (returncode=0)\nSBY  2:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] engine_0: Status returned by engine: FAIL\nSBY  2:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842'.\nSBY  2:07:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpp4mlt842] DONE (FAIL, rc=2)\n", :err ""}}}