---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-riscvtargetmachine-cpp-/riscvpassconfig
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `RISCVPassConfig` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{RISCVTargetMachine.cpp}::RISCVPassConfig</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetpassconfig">TargetPassConfig</a></>}>
Target-Independent Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="/docs/api/classes/llvm/targetpassconfig/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#aff91c4562be0d3d5fbf198128208b7b3">RISCVPassConfig</a> (RISCVTargetMachine &amp;TM, PassManagerBase &amp;PM)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a26ccde565a879c650a351c241c3ded38">addCodeGenPrepare</a> () override</>}>
Add pass to prepare the LLVM IR for code generation. <a href="#a26ccde565a879c650a351c241c3ded38">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#af1c144d09717f47854e750b54d18c8ba">addFastRegAlloc</a> () override</>}>
addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation. <a href="#af1c144d09717f47854e750b54d18c8ba">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac75364ce3d7cd5de0849be66d54daf40">addGlobalInstructionSelect</a> () override</>}>
This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes. <a href="#ac75364ce3d7cd5de0849be66d54daf40">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a19d67a66099fbd2539b2f08ee40e89fa">addInstSelector</a> () override</>}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions. <a href="#a19d67a66099fbd2539b2f08ee40e89fa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a84e61fde0e7b339c7d80bffc620cae9e">addIRPasses</a> () override</>}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization. <a href="#a84e61fde0e7b339c7d80bffc620cae9e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3ea27c90fe3715a3fdff57ebdc05961b">addIRTranslator</a> () override</>}>
This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes. <a href="#a3ea27c90fe3715a3fdff57ebdc05961b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acffe1247c2ed65cfe28f9b8559fc6b60">addLegalizeMachineIR</a> () override</>}>
This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target. <a href="#acffe1247c2ed65cfe28f9b8559fc6b60">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a79163aeadc46557eb643d6be5dcd37a1">addMachineSSAOptimization</a> () override</>}>
addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form. <a href="#a79163aeadc46557eb643d6be5dcd37a1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#acd7a622a58a666a25265fae614784ca8">addPostRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion. <a href="#acd7a622a58a666a25265fae614784ca8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#acd6595c29823c270fc695147623a1179">addPreEmitPass</a> () override</>}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted. <a href="#acd6595c29823c270fc695147623a1179">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a373d9e90c782cb9d8d84cbe4282f10d6">addPreEmitPass2</a> () override</>}>
Targets may add passes immediately before machine code is emitted in this callback. <a href="#a373d9e90c782cb9d8d84cbe4282f10d6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa5102e947fb4b8eb6df44076550b0932">addPreISel</a> () override</>}>
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes. <a href="#aa5102e947fb4b8eb6df44076550b0932">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa4b548a250605b613b063b914759d97d">addPreLegalizeMachineIR</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before legalization. <a href="#aa4b548a250605b613b063b914759d97d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#acdb50f4d9f449524cc16b192b03979e1">addPreRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before register allocation. <a href="#acdb50f4d9f449524cc16b192b03979e1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a0d63b05994602cb8ed4c5bb2b7a58104">addPreRegBankSelect</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before the register bank selection. <a href="#a0d63b05994602cb8ed4c5bb2b7a58104">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab1099002b991ffc332e4dfe16dbe62b4">addPreSched2</a> () override</>}>
This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass. <a href="#ab1099002b991ffc332e4dfe16dbe62b4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad6a13906a1e82f11750c90da5c8b002c">addRegAssignAndRewriteFast</a> () override</>}>
Add core register allocator passes which do the actual register assignment and rewriting. <a href="#ad6a13906a1e82f11750c90da5c8b002c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a02591d59a880da83ce4de3f78d24e721">addRegAssignAndRewriteOptimized</a> () override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afa3ea38945bedb20f172040147b21de5">addRegBankSelect</a> () override</>}>
This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks. <a href="#afa3ea38945bedb20f172040147b21de5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> &#42;</>}
  name={<><a href="#a407041e55fa1f623a4ffa56436b5606b">createMachineScheduler</a> (MachineSchedContext &#42;C) const override</>}>
Create an instance of ScheduleDAGInstrs to be run within the standard MachineScheduler pass for this function and target at the current optimization level. <a href="#a407041e55fa1f623a4ffa56436b5606b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> &#42;</>}
  name={<><a href="#a981486e15f588bdbce922588c8efc899">createPostMachineScheduler</a> (MachineSchedContext &#42;C) const override</>}>
Similar to createMachineScheduler but used when postRA machine scheduling is enabled. <a href="#a981486e15f588bdbce922588c8efc899">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/functionpass">FunctionPass</a> &#42;</>}
  name={<><a href="#a133a13b65f016ae40049bb567e6c1850">createRVVRegAllocPass</a> (bool Optimized)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/cseconfigbase">CSEConfigBase</a> &gt;</>}
  name={<><a href="#a5bf4fe24e87983a4a2e5bebdb0a1c822">getCSEConfig</a> () const override</>}>
Returns the CSEConfig object to use for the current optimization level. <a href="#a5bf4fe24e87983a4a2e5bebdb0a1c822">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/riscvtargetmachine">RISCVTargetMachine</a> &amp;</>}
  name={<><a href="#ac27a64323276bc614dfbad7ccaea6969">getRISCVTargetMachine</a> () const</>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 349 of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.

<SectionDefinition>

## Public Constructors

### RISCVPassConfig() {#aff91c4562be0d3d5fbf198128208b7b3}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;RISCVTargetMachine.cpp&#125;::RISCVPassConfig::RISCVPassConfig (<a href="/docs/api/classes/llvm/riscvtargetmachine">RISCVTargetMachine</a> &amp; TM, <a href="/docs/api/classes/llvm/legacy/passmanagerbase">PassManagerBase</a> &amp; PM)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00351">351</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addCodeGenPrepare() {#a26ccde565a879c650a351c241c3ded38}

<MemberDefinition
  prototype="void RISCVPassConfig::addCodeGenPrepare ()"
  labels = {["virtual"]}>
Add pass to prepare the LLVM IR for code generation.

This should be done before exception handling preparation passes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00398">398</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addFastRegAlloc() {#af1c144d09717f47854e750b54d18c8ba}

<MemberDefinition
  prototype="void RISCVPassConfig::addFastRegAlloc ()"
  labels = {["virtual"]}>
addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation.

Add the minimum set of target-independent passes that are required for register allocation.

No coalescing or scheduling.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00415">415</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addGlobalInstructionSelect() {#ac75364ce3d7cd5de0849be66d54daf40}

<MemberDefinition
  prototype="bool RISCVPassConfig::addGlobalInstructionSelect ()"
  labels = {["virtual"]}>
This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00405">405</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addInstSelector() {#a19d67a66099fbd2539b2f08ee40e89fa}

<MemberDefinition
  prototype="bool RISCVPassConfig::addInstSelector ()"
  labels = {["virtual"]}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00399">399</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addIRPasses() {#a84e61fde0e7b339c7d80bffc620cae9e}

<MemberDefinition
  prototype="void RISCVPassConfig::addIRPasses ()"
  labels = {["virtual"]}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00396">396</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addIRTranslator() {#a3ea27c90fe3715a3fdff57ebdc05961b}

<MemberDefinition
  prototype="bool RISCVPassConfig::addIRTranslator ()"
  labels = {["virtual"]}>
This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00400">400</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addLegalizeMachineIR() {#acffe1247c2ed65cfe28f9b8559fc6b60}

<MemberDefinition
  prototype="bool RISCVPassConfig::addLegalizeMachineIR ()"
  labels = {["virtual"]}>
This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00402">402</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addMachineSSAOptimization() {#a79163aeadc46557eb643d6be5dcd37a1}

<MemberDefinition
  prototype="void RISCVPassConfig::addMachineSSAOptimization ()"
  labels = {["virtual"]}>
addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form.

Add passes that optimize machine instructions in SSA form.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00409">409</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addPostRegAlloc() {#acd7a622a58a666a25265fae614784ca8}

<MemberDefinition
  prototype="void RISCVPassConfig::addPostRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00414">414</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addPreEmitPass() {#acd6595c29823c270fc695147623a1179}

<MemberDefinition
  prototype="void RISCVPassConfig::addPreEmitPass ()"
  labels = {["virtual"]}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00406">406</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addPreEmitPass2() {#a373d9e90c782cb9d8d84cbe4282f10d6}

<MemberDefinition
  prototype="void RISCVPassConfig::addPreEmitPass2 ()"
  labels = {["virtual"]}>
Targets may add passes immediately before machine code is emitted in this callback.

This is called even later than <code>addPreEmitPass</code>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00407">407</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addPreISel() {#aa5102e947fb4b8eb6df44076550b0932}

<MemberDefinition
  prototype="bool RISCVPassConfig::addPreISel ()"
  labels = {["virtual"]}>
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes.

Methods with out-of-line standard implementations are major CodeGen stages called by addMachinePasses. Some targets may override major stages when inserting passes is insufficient, but maintaining overriden stages is more work. addPreISelPasses - This method should add any &quot;last minute&quot; LLVM-&gt;LLVM passes (which are run just before instruction selector).

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00397">397</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addPreLegalizeMachineIR() {#aa4b548a250605b613b063b914759d97d}

<MemberDefinition
  prototype="void RISCVPassConfig::addPreLegalizeMachineIR ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before legalization.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00401">401</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addPreRegAlloc() {#acdb50f4d9f449524cc16b192b03979e1}

<MemberDefinition
  prototype="void RISCVPassConfig::addPreRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before register allocation.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00413">413</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addPreRegBankSelect() {#a0d63b05994602cb8ed4c5bb2b7a58104}

<MemberDefinition
  prototype="void RISCVPassConfig::addPreRegBankSelect ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before the register bank selection.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00403">403</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addPreSched2() {#ab1099002b991ffc332e4dfe16dbe62b4}

<MemberDefinition
  prototype="void RISCVPassConfig::addPreSched2 ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00408">408</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addRegAssignAndRewriteFast() {#ad6a13906a1e82f11750c90da5c8b002c}

<MemberDefinition
  prototype="bool RISCVPassConfig::addRegAssignAndRewriteFast ()"
  labels = {["virtual"]}>
Add core register allocator passes which do the actual register assignment and rewriting.

<SectionUser title="Returns">
true if any passes were added.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00411">411</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addRegAssignAndRewriteOptimized() {#a02591d59a880da83ce4de3f78d24e721}

<MemberDefinition
  prototype="bool RISCVPassConfig::addRegAssignAndRewriteOptimized ()"
  labels = {["virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00412">412</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### addRegBankSelect() {#afa3ea38945bedb20f172040147b21de5}

<MemberDefinition
  prototype="bool RISCVPassConfig::addRegBankSelect ()"
  labels = {["virtual"]}>
This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00404">404</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### createMachineScheduler() {#a407041e55fa1f623a4ffa56436b5606b}

<MemberDefinition
  prototype={<>ScheduleDAGInstrs &#42; anonymous&#95;namespace&#123;RISCVTargetMachine.cpp&#125;::RISCVPassConfig::createMachineScheduler (<a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42; C) const</>}
  labels = {["inline", "virtual"]}>
Create an instance of ScheduleDAGInstrs to be run within the standard MachineScheduler pass for this function and target at the current optimization level.

This can also be used to plug a new MachineSchedStrategy into an instance of the standard ScheduleDAGMI: return new ScheduleDAGMI(C, std::make&#95;unique&lt;MyStrategy&gt;(C), /&#42;RemoveKillFlags=&#42;‚Äç/false)

Return NULL to select the default (generic) machine scheduler.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00364">364</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### createPostMachineScheduler() {#a981486e15f588bdbce922588c8efc899}

<MemberDefinition
  prototype={<>ScheduleDAGInstrs &#42; anonymous&#95;namespace&#123;RISCVTargetMachine.cpp&#125;::RISCVPassConfig::createPostMachineScheduler (<a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42; C) const</>}
  labels = {["inline", "virtual"]}>
Similar to createMachineScheduler but used when postRA machine scheduling is enabled.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00383">383</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### createRVVRegAllocPass() {#a133a13b65f016ae40049bb567e6c1850}

<MemberDefinition
  prototype={<>FunctionPass &#42; RISCVPassConfig::createRVVRegAllocPass (bool Optimized)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00410">410</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### getCSEConfig() {#a5bf4fe24e87983a4a2e5bebdb0a1c822}

<MemberDefinition
  prototype={<>std::unique&#95;ptr&lt; CSEConfigBase &gt; RISCVPassConfig::getCSEConfig () const</>}
  labels = {["virtual"]}>
Returns the CSEConfig object to use for the current optimization level.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00417">417</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

### getRISCVTargetMachine() {#ac27a64323276bc614dfbad7ccaea6969}

<MemberDefinition
  prototype={<>RISCVTargetMachine &amp; anonymous&#95;namespace&#123;RISCVTargetMachine.cpp&#125;::RISCVPassConfig::getRISCVTargetMachine () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp/#l00359">359</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvtargetmachine-cpp">RISCVTargetMachine.cpp</a></li>
</ul>

</DoxygenPage>
