// Seed: 3100296898
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_18, id_19, id_20;
  tri1 id_21 = 1;
  wire id_22;
  wire id_23;
  wire id_24;
  specify
    $width(posedge id_25, -1, id_12, id_26);
  endspecify
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1
    , id_13,
    input supply0 id_2,
    input wor id_3,
    output wire id_4,
    output supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    output supply1 id_9,
    output wire id_10,
    input tri0 id_11
    , id_14
);
  wire id_15;
  always @(negedge id_1) begin : LABEL_0
  end
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_13,
      id_15,
      id_13,
      id_15,
      id_15,
      id_14
  );
  wire id_16;
endmodule
