#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000114390068f0 .scope module, "clk_tb" "clk_tb" 2 1;
 .timescale 0 0;
P_000001143900a0f0 .param/l "para" 0 2 5, +C4<00000000000000000000000000000010>;
v000001143900af30_0 .var "clk", 0 0;
S_0000011439006a80 .scope module, "uut" "clk" 2 7, 3 1 0, S_00000114390068f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v000001143900ae90_0 .net "clk", 0 0, v000001143900af30_0;  1 drivers
    .scope S_00000114390068f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001143900af30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000114390068f0;
T_1 ;
    %delay 1, 0;
    %load/vec4 v000001143900af30_0;
    %inv;
    %store/vec4 v000001143900af30_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000114390068f0;
T_2 ;
    %vpi_call 2 18 "$dumpfile", "clk.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000114390068f0 {0 0 0};
    %vpi_call 2 20 "$monitor", "time = %g, clk = %b", $time, v000001143900af30_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clk_tb.v";
    "clk.v";
