# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Date created = 21:55:46  August 07, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		board_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY board_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:55:46  AUGUST 07, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_23 -to clk_50mhz
set_location_assignment PIN_133 -to seg_cs[5]
set_location_assignment PIN_132 -to seg_cs[4]
set_location_assignment PIN_129 -to seg_cs[3]
set_location_assignment PIN_3 -to seg_cs[2]
set_location_assignment PIN_2 -to seg_cs[1]
set_location_assignment PIN_1 -to seg_cs[0]
set_location_assignment PIN_144 -to seg_data[7]
set_location_assignment PIN_143 -to seg_data[6]
set_location_assignment PIN_142 -to seg_data[5]
set_location_assignment PIN_141 -to seg_data[4]
set_location_assignment PIN_138 -to seg_data[3]
set_location_assignment PIN_137 -to seg_data[2]
set_location_assignment PIN_136 -to seg_data[1]
set_location_assignment PIN_135 -to seg_data[0]
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name VERILOG_FILE "../../source/lib/key_handler.v"
set_global_assignment -name VERILOG_FILE "../../source/lib/seg.v"
set_global_assignment -name VERILOG_FILE "../../source/lib/clkdiv.v"
set_global_assignment -name VERILOG_FILE "../../source/board_test.v"
set_location_assignment PIN_52 -to key[7]
set_location_assignment PIN_50 -to key[6]
set_location_assignment PIN_46 -to key[5]
set_location_assignment PIN_43 -to key[4]
set_location_assignment PIN_39 -to key[3]
set_location_assignment PIN_34 -to key[2]
set_location_assignment PIN_32 -to key[1]
set_location_assignment PIN_30 -to key[0]
set_location_assignment PIN_51 -to led[7]
set_location_assignment PIN_49 -to led[6]
set_location_assignment PIN_44 -to led[5]
set_location_assignment PIN_42 -to led[4]
set_location_assignment PIN_38 -to led[3]
set_location_assignment PIN_33 -to led[2]
set_location_assignment PIN_31 -to led[1]
set_location_assignment PIN_28 -to led[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top