5 12 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd mbit_sel4.3.dump -o mbit_sel4.3.cdd -v mbit_sel4.3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" mbit_sel4.3.v 1 21 1
1 a 1 3 7000b 1 0 4 1 4 17 0 f 0 2 8 0
3 1 main.$u0 "main.$u0" mbit_sel4.3.v 0 19 1
