
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/HLS2x4_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/HLS2x4_3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/HLS2x4_4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/HLS2x4_5'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 285.180 ; gain = 50.781
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 406.879 ; gain = 108.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_HLS2x4_2_0_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_HLS2x4_2_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_HLS2x4_2_0_0' (1#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_HLS2x4_2_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_HLS2x4_3_0_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_HLS2x4_3_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_HLS2x4_3_0_0' (2#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_HLS2x4_3_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_HLS2x4_4_0_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_HLS2x4_4_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_HLS2x4_4_0_0' (3#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_HLS2x4_4_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_HLS2x4_5_0_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_HLS2x4_5_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_HLS2x4_5_0_0' (4#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_HLS2x4_5_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (5#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 40 connections, but only 37 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:651]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_1_1' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_1_1' (6#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_1_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_1' of module 'design_1_axi_dma_1_1' requires 40 connections, but only 37 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:689]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_10_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_10_0' (7#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_10' of module 'design_1_axi_dma_10_0' requires 40 connections, but only 37 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:727]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_11_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_11_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_11_0' (8#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_11_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_11' of module 'design_1_axi_dma_11_0' requires 43 connections, but only 40 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:765]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_2_2' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_2_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_2_2' (9#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_2_2_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_2' of module 'design_1_axi_dma_2_2' requires 43 connections, but only 40 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:806]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_3_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_3_0' (10#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_3' of module 'design_1_axi_dma_3_0' requires 40 connections, but only 37 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:847]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_4_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_4_0' (11#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_4_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_4' of module 'design_1_axi_dma_4_0' requires 40 connections, but only 37 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:885]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_5_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_5_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_5_0' (12#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_5_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_5' of module 'design_1_axi_dma_5_0' requires 43 connections, but only 40 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:923]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_6_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_6_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_6_0' (13#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_6_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_6' of module 'design_1_axi_dma_6_0' requires 40 connections, but only 37 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_7_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_7_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_7_0' (14#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_7_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_7' of module 'design_1_axi_dma_7_0' requires 40 connections, but only 37 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:1002]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_8_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_8_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_8_0' (15#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_8_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_8' of module 'design_1_axi_dma_8_0' requires 43 connections, but only 40 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:1040]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_9_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_9_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_9_0' (16#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_axi_dma_9_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_9' of module 'design_1_axi_dma_9_0' requires 40 connections, but only 37 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:1081]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:1727]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:5404]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (17#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (18#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:5404]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7184]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (19#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 34 connections, but only 33 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7311]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (20#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7184]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1F69D31' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7652]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (21#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_1' requires 34 connections, but only 33 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7779]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1F69D31' (22#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7652]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_N071UN' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7815]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_2' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_2' (23#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_2' requires 40 connections, but only 39 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7966]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_N071UN' (24#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7815]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_1GN6L8E' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8008]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_3' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_3' (25#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_3_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_3' requires 34 connections, but only 33 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8135]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_1GN6L8E' (26#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8008]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_POSMMY' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8171]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_4' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_4' (27#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_4_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_4' requires 34 connections, but only 33 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8298]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_POSMMY' (28#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8171]
INFO: [Synth 8-638] synthesizing module 's05_couplers_imp_1DVRYPN' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8334]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_5' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_5' (29#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_5_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_5' requires 40 connections, but only 39 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8485]
INFO: [Synth 8-256] done synthesizing module 's05_couplers_imp_1DVRYPN' (30#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8334]
INFO: [Synth 8-638] synthesizing module 's06_couplers_imp_ORJAC9' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8527]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_6' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_6' (31#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_6_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_6' requires 34 connections, but only 33 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8654]
INFO: [Synth 8-256] done synthesizing module 's06_couplers_imp_ORJAC9' (32#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8527]
INFO: [Synth 8-638] synthesizing module 's07_couplers_imp_1EIPO8O' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8690]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_7' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_7' (33#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_7_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_7' requires 34 connections, but only 33 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8817]
INFO: [Synth 8-256] done synthesizing module 's07_couplers_imp_1EIPO8O' (34#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8690]
INFO: [Synth 8-638] synthesizing module 's08_couplers_imp_HVHQQ8' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8853]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_8' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_8' (35#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_8_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_8' requires 40 connections, but only 39 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:9004]
INFO: [Synth 8-256] done synthesizing module 's08_couplers_imp_HVHQQ8' (36#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:8853]
INFO: [Synth 8-638] synthesizing module 's09_couplers_imp_1CMH0FL' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:9046]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_9' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_9_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_9' (37#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_9_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_9' requires 34 connections, but only 33 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:9173]
INFO: [Synth 8-256] done synthesizing module 's09_couplers_imp_1CMH0FL' (38#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:9046]
INFO: [Synth 8-638] synthesizing module 's10_couplers_imp_ZR9I2S' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:9209]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_10' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_10_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_10' (39#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_10_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_10' requires 34 connections, but only 33 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:9336]
INFO: [Synth 8-256] done synthesizing module 's10_couplers_imp_ZR9I2S' (40#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:9209]
INFO: [Synth 8-638] synthesizing module 's11_couplers_imp_UY9UED' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:9372]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_11' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_11_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_11' (41#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_us_11_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_11' requires 40 connections, but only 39 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:9523]
INFO: [Synth 8-256] done synthesizing module 's11_couplers_imp_UY9UED' (42#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:9372]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (43#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 's_axi_arready' does not match port width (12) of module 'design_1_xbar_1' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:3458]
WARNING: [Synth 8-689] width (704) of port connection 's_axi_rdata' does not match port width (768) of module 'design_1_xbar_1' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:3475]
WARNING: [Synth 8-689] width (11) of port connection 's_axi_rlast' does not match port width (12) of module 'design_1_xbar_1' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:3476]
WARNING: [Synth 8-689] width (22) of port connection 's_axi_rresp' does not match port width (24) of module 'design_1_xbar_1' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:3478]
WARNING: [Synth 8-689] width (11) of port connection 's_axi_rvalid' does not match port width (12) of module 'design_1_xbar_1' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:3479]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 78 connections, but only 76 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:3408]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (44#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:1727]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (45#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 107 connections, but only 103 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:1354]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:3487]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:5279]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (46#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:5279]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:5809]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (47#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:5809]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:5934]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (48#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:5934]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6059]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (49#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6059]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_17KQ732' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6184]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_17KQ732' (50#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6184]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_VQEDA7' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6309]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_VQEDA7' (51#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6309]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_16EQN6L' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6434]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_16EQN6L' (52#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6434]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_X61OAK' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6559]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_X61OAK' (53#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6559]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1024TAS' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6684]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1024TAS' (54#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6684]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_UP9YUT' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6809]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_UP9YUT' (55#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6809]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_I40Q9S' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6934]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_I40Q9S' (56#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:6934]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_1CATNTT' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7059]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_1CATNTT' (57#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7059]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7347]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (58#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (59#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:7347]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (60#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 37 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:5239]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (61#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:3487]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_0' (62#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' requires 10 connections, but only 7 given [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:1717]
INFO: [Synth 8-256] done synthesizing module 'design_1' (63#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (64#1) [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_1CATNTT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_1CATNTT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_1CATNTT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_1CATNTT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_I40Q9S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_I40Q9S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_I40Q9S has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_I40Q9S has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_UP9YUT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_UP9YUT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_UP9YUT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_UP9YUT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1024TAS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1024TAS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1024TAS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1024TAS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_X61OAK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_X61OAK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_X61OAK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_X61OAK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s11_couplers_imp_UY9UED has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s11_couplers_imp_UY9UED has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s10_couplers_imp_ZR9I2S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s10_couplers_imp_ZR9I2S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s09_couplers_imp_1CMH0FL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s09_couplers_imp_1CMH0FL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s08_couplers_imp_HVHQQ8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s08_couplers_imp_HVHQQ8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s07_couplers_imp_1EIPO8O has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s07_couplers_imp_1EIPO8O has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s06_couplers_imp_ORJAC9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s06_couplers_imp_ORJAC9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s05_couplers_imp_1DVRYPN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s05_couplers_imp_1DVRYPN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s04_couplers_imp_POSMMY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s04_couplers_imp_POSMMY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s03_couplers_imp_1GN6L8E has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_1GN6L8E has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_N071UN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_N071UN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_rid[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 464.551 ; gain = 166.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 464.551 ; gain = 166.426
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp34/design_1_HLS2x4_2_0_0_in_context.xdc] for cell 'design_1_i/HLS2x4_2_0'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp34/design_1_HLS2x4_2_0_0_in_context.xdc] for cell 'design_1_i/HLS2x4_2_0'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp36/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp36/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp37/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp37/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp38/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp38/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp39/design_1_axi_dma_2_2_in_context.xdc] for cell 'design_1_i/axi_dma_2'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp39/design_1_axi_dma_2_2_in_context.xdc] for cell 'design_1_i/axi_dma_2'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp40/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp40/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp41/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp41/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp42/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_3'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp42/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_3'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp43/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_4'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp43/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_4'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp44/design_1_axi_dma_2_2_in_context.xdc] for cell 'design_1_i/axi_dma_5'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp44/design_1_axi_dma_2_2_in_context.xdc] for cell 'design_1_i/axi_dma_5'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp45/design_1_HLS2x4_3_0_0_in_context.xdc] for cell 'design_1_i/HLS2x4_3_0'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp45/design_1_HLS2x4_3_0_0_in_context.xdc] for cell 'design_1_i/HLS2x4_3_0'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp46/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_6'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp46/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_6'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp47/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_7'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp47/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_7'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp48/design_1_axi_dma_2_2_in_context.xdc] for cell 'design_1_i/axi_dma_8'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp48/design_1_axi_dma_2_2_in_context.xdc] for cell 'design_1_i/axi_dma_8'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp49/design_1_HLS2x4_4_0_0_in_context.xdc] for cell 'design_1_i/HLS2x4_4_0'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp49/design_1_HLS2x4_4_0_0_in_context.xdc] for cell 'design_1_i/HLS2x4_4_0'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp50/design_1_HLS2x4_5_0_0_in_context.xdc] for cell 'design_1_i/HLS2x4_5_0'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp50/design_1_HLS2x4_5_0_0_in_context.xdc] for cell 'design_1_i/HLS2x4_5_0'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp51/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_9'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp51/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_9'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp52/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_10'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp52/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_10'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp53/design_1_axi_dma_2_2_in_context.xdc] for cell 'design_1_i/axi_dma_11'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp53/design_1_axi_dma_2_2_in_context.xdc] for cell 'design_1_i/axi_dma_11'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp54/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp54/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp55/design_1_auto_us_11_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s11_couplers/auto_us'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp55/design_1_auto_us_11_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s11_couplers/auto_us'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp56/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s10_couplers/auto_us'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp56/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s10_couplers/auto_us'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp57/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s09_couplers/auto_us'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp57/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s09_couplers/auto_us'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp58/design_1_auto_us_11_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s08_couplers/auto_us'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp58/design_1_auto_us_11_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s08_couplers/auto_us'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp59/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp59/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp60/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp60/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp61/design_1_auto_us_11_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp61/design_1_auto_us_11_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp62/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp62/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp63/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp63/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp64/design_1_auto_us_11_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp64/design_1_auto_us_11_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp65/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp65/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp66/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp66/design_1_auto_us_10_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp67/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp67/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 829.516 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  {C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/.Xil/Vivado-12956-DESKTOP-2IB9KP7/dcp35/design_1_processing_system7_0_0_in_context.xdc}, line 261).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/HLS2x4_2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/HLS2x4_3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/HLS2x4_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/HLS2x4_5_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s08_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s09_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s10_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s11_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M08_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M08_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M09_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M09_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_1                 |         1|
|2     |design_1_auto_pc_1              |         1|
|3     |design_1_auto_us_0              |         1|
|4     |design_1_auto_us_1              |         1|
|5     |design_1_auto_us_2              |         1|
|6     |design_1_auto_us_3              |         1|
|7     |design_1_auto_us_4              |         1|
|8     |design_1_auto_us_5              |         1|
|9     |design_1_auto_us_6              |         1|
|10    |design_1_auto_us_7              |         1|
|11    |design_1_auto_us_8              |         1|
|12    |design_1_auto_us_9              |         1|
|13    |design_1_auto_us_10             |         1|
|14    |design_1_auto_us_11             |         1|
|15    |design_1_xbar_0                 |         1|
|16    |design_1_auto_pc_0              |         1|
|17    |design_1_HLS2x4_2_0_0           |         1|
|18    |design_1_HLS2x4_3_0_0           |         1|
|19    |design_1_HLS2x4_4_0_0           |         1|
|20    |design_1_HLS2x4_5_0_0           |         1|
|21    |design_1_axi_dma_0_0            |         1|
|22    |design_1_axi_dma_1_1            |         1|
|23    |design_1_axi_dma_10_0           |         1|
|24    |design_1_axi_dma_11_0           |         1|
|25    |design_1_axi_dma_2_2            |         1|
|26    |design_1_axi_dma_3_0            |         1|
|27    |design_1_axi_dma_4_0            |         1|
|28    |design_1_axi_dma_5_0            |         1|
|29    |design_1_axi_dma_6_0            |         1|
|30    |design_1_axi_dma_7_0            |         1|
|31    |design_1_axi_dma_8_0            |         1|
|32    |design_1_axi_dma_9_0            |         1|
|33    |design_1_processing_system7_0_0 |         1|
|34    |design_1_rst_ps7_0_50M_0        |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_HLS2x4_2_0_0           |     1|
|2     |design_1_HLS2x4_3_0_0           |     1|
|3     |design_1_HLS2x4_4_0_0           |     1|
|4     |design_1_HLS2x4_5_0_0           |     1|
|5     |design_1_auto_pc_0              |     1|
|6     |design_1_auto_pc_1              |     1|
|7     |design_1_auto_us_0              |     1|
|8     |design_1_auto_us_1              |     1|
|9     |design_1_auto_us_10             |     1|
|10    |design_1_auto_us_11             |     1|
|11    |design_1_auto_us_2              |     1|
|12    |design_1_auto_us_3              |     1|
|13    |design_1_auto_us_4              |     1|
|14    |design_1_auto_us_5              |     1|
|15    |design_1_auto_us_6              |     1|
|16    |design_1_auto_us_7              |     1|
|17    |design_1_auto_us_8              |     1|
|18    |design_1_auto_us_9              |     1|
|19    |design_1_axi_dma_0_0            |     1|
|20    |design_1_axi_dma_10_0           |     1|
|21    |design_1_axi_dma_11_0           |     1|
|22    |design_1_axi_dma_1_1            |     1|
|23    |design_1_axi_dma_2_2            |     1|
|24    |design_1_axi_dma_3_0            |     1|
|25    |design_1_axi_dma_4_0            |     1|
|26    |design_1_axi_dma_5_0            |     1|
|27    |design_1_axi_dma_6_0            |     1|
|28    |design_1_axi_dma_7_0            |     1|
|29    |design_1_axi_dma_8_0            |     1|
|30    |design_1_axi_dma_9_0            |     1|
|31    |design_1_processing_system7_0_0 |     1|
|32    |design_1_rst_ps7_0_50M_0        |     1|
|33    |design_1_xbar_0                 |     1|
|34    |design_1_xbar_1                 |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  6862|
|2     |  design_1_i           |design_1                      |  6862|
|3     |    axi_interconnect_0 |design_1_axi_interconnect_0_0 |  2840|
|4     |      m00_couplers     |m00_couplers_imp_1CA5Z32      |   280|
|5     |      s00_couplers     |s00_couplers_imp_O7FAN0       |   100|
|6     |      s01_couplers     |s01_couplers_imp_1F69D31      |   100|
|7     |      s02_couplers     |s02_couplers_imp_N071UN       |   142|
|8     |      s03_couplers     |s03_couplers_imp_1GN6L8E      |   100|
|9     |      s04_couplers     |s04_couplers_imp_POSMMY       |   100|
|10    |      s05_couplers     |s05_couplers_imp_1DVRYPN      |   142|
|11    |      s06_couplers     |s06_couplers_imp_ORJAC9       |   100|
|12    |      s07_couplers     |s07_couplers_imp_1EIPO8O      |   100|
|13    |      s08_couplers     |s08_couplers_imp_HVHQQ8       |   142|
|14    |      s09_couplers     |s09_couplers_imp_1CMH0FL      |   100|
|15    |      s10_couplers     |s10_couplers_imp_ZR9I2S       |   100|
|16    |      s11_couplers     |s11_couplers_imp_UY9UED       |   142|
|17    |    ps7_0_axi_periph   |design_1_ps7_0_axi_periph_0   |  1550|
|18    |      s00_couplers     |s00_couplers_imp_UYSKKA       |   177|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 829.613 ; gain = 531.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 829.613 ; gain = 166.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 829.613 ; gain = 531.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 843.957 ; gain = 558.777
INFO: [Common 17-1381] The checkpoint 'C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/tp_master_v0.0/tp_master_v0.0.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 843.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 02:05:03 2019...
