
cube_for_new_genera_brain4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c048  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  0800c2e0  0800c2e0  0001c2e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c784  0800c784  0001c784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c78c  0800c78c  0001c78c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c790  0800c790  0001c790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000098  20000000  0800c794  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00012874  20000098  0800c82c  00020098  2**3
                  ALLOC
  8 ._user_heap_stack 0000c004  2001290c  0800c82c  0002290c  2**0
                  ALLOC
  9 .RAM_D1       0007eb58  24000000  24000000  00030000  2**5
                  ALLOC
 10 .RAM_D2       00000430  30000000  30000000  00030000  2**5
                  ALLOC
 11 .SDRAM        02000000  60000000  60000000  00030000  2**5
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00054397  00000000  00000000  000200c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00007963  00000000  00000000  0007445d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0002166e  00000000  00000000  0007bdc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001f28  00000000  00000000  0009d430  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000023a8  00000000  00000000  0009f358  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00041a53  00000000  00000000  000a1700  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00028107  00000000  00000000  000e3153  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    001889d1  00000000  00000000  0010b25a  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  00293c2b  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000058dc  00000000  00000000  00293ca8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	20000098 	.word	0x20000098
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800c2c8 	.word	0x0800c2c8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2000009c 	.word	0x2000009c
 80002d4:	0800c2c8 	.word	0x0800c2c8

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002ec:	f000 b972 	b.w	80005d4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9e08      	ldr	r6, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	4688      	mov	r8, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14b      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000316:	428a      	cmp	r2, r1
 8000318:	4615      	mov	r5, r2
 800031a:	d967      	bls.n	80003ec <__udivmoddi4+0xe4>
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0720 	rsb	r7, r2, #32
 8000326:	fa01 f302 	lsl.w	r3, r1, r2
 800032a:	fa20 f707 	lsr.w	r7, r0, r7
 800032e:	4095      	lsls	r5, r2
 8000330:	ea47 0803 	orr.w	r8, r7, r3
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000340:	fa1f fc85 	uxth.w	ip, r5
 8000344:	fb0e 8817 	mls	r8, lr, r7, r8
 8000348:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034c:	fb07 f10c 	mul.w	r1, r7, ip
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18eb      	adds	r3, r5, r3
 8000356:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800035a:	f080 811b 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8118 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000364:	3f02      	subs	r7, #2
 8000366:	442b      	add	r3, r5
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000370:	fb0e 3310 	mls	r3, lr, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fc0c 	mul.w	ip, r0, ip
 800037c:	45a4      	cmp	ip, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	192c      	adds	r4, r5, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000386:	f080 8107 	bcs.w	8000598 <__udivmoddi4+0x290>
 800038a:	45a4      	cmp	ip, r4
 800038c:	f240 8104 	bls.w	8000598 <__udivmoddi4+0x290>
 8000390:	3802      	subs	r0, #2
 8000392:	442c      	add	r4, r5
 8000394:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000398:	eba4 040c 	sub.w	r4, r4, ip
 800039c:	2700      	movs	r7, #0
 800039e:	b11e      	cbz	r6, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c6 4300 	strd	r4, r3, [r6]
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d909      	bls.n	80003c6 <__udivmoddi4+0xbe>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	f000 80eb 	beq.w	800058e <__udivmoddi4+0x286>
 80003b8:	2700      	movs	r7, #0
 80003ba:	e9c6 0100 	strd	r0, r1, [r6]
 80003be:	4638      	mov	r0, r7
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	fab3 f783 	clz	r7, r3
 80003ca:	2f00      	cmp	r7, #0
 80003cc:	d147      	bne.n	800045e <__udivmoddi4+0x156>
 80003ce:	428b      	cmp	r3, r1
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xd0>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 80fa 	bhi.w	80005cc <__udivmoddi4+0x2c4>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb61 0303 	sbc.w	r3, r1, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4698      	mov	r8, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d0e0      	beq.n	80003a8 <__udivmoddi4+0xa0>
 80003e6:	e9c6 4800 	strd	r4, r8, [r6]
 80003ea:	e7dd      	b.n	80003a8 <__udivmoddi4+0xa0>
 80003ec:	b902      	cbnz	r2, 80003f0 <__udivmoddi4+0xe8>
 80003ee:	deff      	udf	#255	; 0xff
 80003f0:	fab2 f282 	clz	r2, r2
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f040 808f 	bne.w	8000518 <__udivmoddi4+0x210>
 80003fa:	1b49      	subs	r1, r1, r5
 80003fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000400:	fa1f f885 	uxth.w	r8, r5
 8000404:	2701      	movs	r7, #1
 8000406:	fbb1 fcfe 	udiv	ip, r1, lr
 800040a:	0c23      	lsrs	r3, r4, #16
 800040c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000410:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000414:	fb08 f10c 	mul.w	r1, r8, ip
 8000418:	4299      	cmp	r1, r3
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x124>
 800041c:	18eb      	adds	r3, r5, r3
 800041e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x122>
 8000424:	4299      	cmp	r1, r3
 8000426:	f200 80cd 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 800042a:	4684      	mov	ip, r0
 800042c:	1a59      	subs	r1, r3, r1
 800042e:	b2a3      	uxth	r3, r4
 8000430:	fbb1 f0fe 	udiv	r0, r1, lr
 8000434:	fb0e 1410 	mls	r4, lr, r0, r1
 8000438:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800043c:	fb08 f800 	mul.w	r8, r8, r0
 8000440:	45a0      	cmp	r8, r4
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x14c>
 8000444:	192c      	adds	r4, r5, r4
 8000446:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x14a>
 800044c:	45a0      	cmp	r8, r4
 800044e:	f200 80b6 	bhi.w	80005be <__udivmoddi4+0x2b6>
 8000452:	4618      	mov	r0, r3
 8000454:	eba4 0408 	sub.w	r4, r4, r8
 8000458:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800045c:	e79f      	b.n	800039e <__udivmoddi4+0x96>
 800045e:	f1c7 0c20 	rsb	ip, r7, #32
 8000462:	40bb      	lsls	r3, r7
 8000464:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000468:	ea4e 0e03 	orr.w	lr, lr, r3
 800046c:	fa01 f407 	lsl.w	r4, r1, r7
 8000470:	fa20 f50c 	lsr.w	r5, r0, ip
 8000474:	fa21 f30c 	lsr.w	r3, r1, ip
 8000478:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800047c:	4325      	orrs	r5, r4
 800047e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000482:	0c2c      	lsrs	r4, r5, #16
 8000484:	fb08 3319 	mls	r3, r8, r9, r3
 8000488:	fa1f fa8e 	uxth.w	sl, lr
 800048c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000490:	fb09 f40a 	mul.w	r4, r9, sl
 8000494:	429c      	cmp	r4, r3
 8000496:	fa02 f207 	lsl.w	r2, r2, r7
 800049a:	fa00 f107 	lsl.w	r1, r0, r7
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b0>
 80004a0:	eb1e 0303 	adds.w	r3, lr, r3
 80004a4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004a8:	f080 8087 	bcs.w	80005ba <__udivmoddi4+0x2b2>
 80004ac:	429c      	cmp	r4, r3
 80004ae:	f240 8084 	bls.w	80005ba <__udivmoddi4+0x2b2>
 80004b2:	f1a9 0902 	sub.w	r9, r9, #2
 80004b6:	4473      	add	r3, lr
 80004b8:	1b1b      	subs	r3, r3, r4
 80004ba:	b2ad      	uxth	r5, r5
 80004bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c0:	fb08 3310 	mls	r3, r8, r0, r3
 80004c4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004c8:	fb00 fa0a 	mul.w	sl, r0, sl
 80004cc:	45a2      	cmp	sl, r4
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1da>
 80004d0:	eb1e 0404 	adds.w	r4, lr, r4
 80004d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004d8:	d26b      	bcs.n	80005b2 <__udivmoddi4+0x2aa>
 80004da:	45a2      	cmp	sl, r4
 80004dc:	d969      	bls.n	80005b2 <__udivmoddi4+0x2aa>
 80004de:	3802      	subs	r0, #2
 80004e0:	4474      	add	r4, lr
 80004e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004e6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ea:	eba4 040a 	sub.w	r4, r4, sl
 80004ee:	454c      	cmp	r4, r9
 80004f0:	46c2      	mov	sl, r8
 80004f2:	464b      	mov	r3, r9
 80004f4:	d354      	bcc.n	80005a0 <__udivmoddi4+0x298>
 80004f6:	d051      	beq.n	800059c <__udivmoddi4+0x294>
 80004f8:	2e00      	cmp	r6, #0
 80004fa:	d069      	beq.n	80005d0 <__udivmoddi4+0x2c8>
 80004fc:	ebb1 050a 	subs.w	r5, r1, sl
 8000500:	eb64 0403 	sbc.w	r4, r4, r3
 8000504:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000508:	40fd      	lsrs	r5, r7
 800050a:	40fc      	lsrs	r4, r7
 800050c:	ea4c 0505 	orr.w	r5, ip, r5
 8000510:	e9c6 5400 	strd	r5, r4, [r6]
 8000514:	2700      	movs	r7, #0
 8000516:	e747      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000518:	f1c2 0320 	rsb	r3, r2, #32
 800051c:	fa20 f703 	lsr.w	r7, r0, r3
 8000520:	4095      	lsls	r5, r2
 8000522:	fa01 f002 	lsl.w	r0, r1, r2
 8000526:	fa21 f303 	lsr.w	r3, r1, r3
 800052a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800052e:	4338      	orrs	r0, r7
 8000530:	0c01      	lsrs	r1, r0, #16
 8000532:	fbb3 f7fe 	udiv	r7, r3, lr
 8000536:	fa1f f885 	uxth.w	r8, r5
 800053a:	fb0e 3317 	mls	r3, lr, r7, r3
 800053e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000542:	fb07 f308 	mul.w	r3, r7, r8
 8000546:	428b      	cmp	r3, r1
 8000548:	fa04 f402 	lsl.w	r4, r4, r2
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x256>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000554:	d22f      	bcs.n	80005b6 <__udivmoddi4+0x2ae>
 8000556:	428b      	cmp	r3, r1
 8000558:	d92d      	bls.n	80005b6 <__udivmoddi4+0x2ae>
 800055a:	3f02      	subs	r7, #2
 800055c:	4429      	add	r1, r5
 800055e:	1acb      	subs	r3, r1, r3
 8000560:	b281      	uxth	r1, r0
 8000562:	fbb3 f0fe 	udiv	r0, r3, lr
 8000566:	fb0e 3310 	mls	r3, lr, r0, r3
 800056a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056e:	fb00 f308 	mul.w	r3, r0, r8
 8000572:	428b      	cmp	r3, r1
 8000574:	d907      	bls.n	8000586 <__udivmoddi4+0x27e>
 8000576:	1869      	adds	r1, r5, r1
 8000578:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800057c:	d217      	bcs.n	80005ae <__udivmoddi4+0x2a6>
 800057e:	428b      	cmp	r3, r1
 8000580:	d915      	bls.n	80005ae <__udivmoddi4+0x2a6>
 8000582:	3802      	subs	r0, #2
 8000584:	4429      	add	r1, r5
 8000586:	1ac9      	subs	r1, r1, r3
 8000588:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800058c:	e73b      	b.n	8000406 <__udivmoddi4+0xfe>
 800058e:	4637      	mov	r7, r6
 8000590:	4630      	mov	r0, r6
 8000592:	e709      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000594:	4607      	mov	r7, r0
 8000596:	e6e7      	b.n	8000368 <__udivmoddi4+0x60>
 8000598:	4618      	mov	r0, r3
 800059a:	e6fb      	b.n	8000394 <__udivmoddi4+0x8c>
 800059c:	4541      	cmp	r1, r8
 800059e:	d2ab      	bcs.n	80004f8 <__udivmoddi4+0x1f0>
 80005a0:	ebb8 0a02 	subs.w	sl, r8, r2
 80005a4:	eb69 020e 	sbc.w	r2, r9, lr
 80005a8:	3801      	subs	r0, #1
 80005aa:	4613      	mov	r3, r2
 80005ac:	e7a4      	b.n	80004f8 <__udivmoddi4+0x1f0>
 80005ae:	4660      	mov	r0, ip
 80005b0:	e7e9      	b.n	8000586 <__udivmoddi4+0x27e>
 80005b2:	4618      	mov	r0, r3
 80005b4:	e795      	b.n	80004e2 <__udivmoddi4+0x1da>
 80005b6:	4667      	mov	r7, ip
 80005b8:	e7d1      	b.n	800055e <__udivmoddi4+0x256>
 80005ba:	4681      	mov	r9, r0
 80005bc:	e77c      	b.n	80004b8 <__udivmoddi4+0x1b0>
 80005be:	3802      	subs	r0, #2
 80005c0:	442c      	add	r4, r5
 80005c2:	e747      	b.n	8000454 <__udivmoddi4+0x14c>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	442b      	add	r3, r5
 80005ca:	e72f      	b.n	800042c <__udivmoddi4+0x124>
 80005cc:	4638      	mov	r0, r7
 80005ce:	e708      	b.n	80003e2 <__udivmoddi4+0xda>
 80005d0:	4637      	mov	r7, r6
 80005d2:	e6e9      	b.n	80003a8 <__udivmoddi4+0xa0>

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80005d8:	4b10      	ldr	r3, [pc, #64]	; (800061c <HAL_InitTick+0x44>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	b90b      	cbnz	r3, 80005e2 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80005de:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005e0:	4770      	bx	lr
{
 80005e2:	b510      	push	{r4, lr}
 80005e4:	4604      	mov	r4, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80005e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80005ee:	4a0c      	ldr	r2, [pc, #48]	; (8000620 <HAL_InitTick+0x48>)
 80005f0:	6810      	ldr	r0, [r2, #0]
 80005f2:	fbb0 f0f3 	udiv	r0, r0, r3
 80005f6:	f000 ff29 	bl	800144c <HAL_SYSTICK_Config>
 80005fa:	b968      	cbnz	r0, 8000618 <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005fc:	2c0f      	cmp	r4, #15
 80005fe:	d901      	bls.n	8000604 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8000600:	2001      	movs	r0, #1
 8000602:	e00a      	b.n	800061a <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000604:	2200      	movs	r2, #0
 8000606:	4621      	mov	r1, r4
 8000608:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800060c:	f000 fede 	bl	80013cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000610:	4b04      	ldr	r3, [pc, #16]	; (8000624 <HAL_InitTick+0x4c>)
 8000612:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8000614:	2000      	movs	r0, #0
 8000616:	e000      	b.n	800061a <HAL_InitTick+0x42>
    return HAL_ERROR;
 8000618:	2001      	movs	r0, #1
}
 800061a:	bd10      	pop	{r4, pc}
 800061c:	20000000 	.word	0x20000000
 8000620:	20000010 	.word	0x20000010
 8000624:	20000004 	.word	0x20000004

08000628 <HAL_Init>:
{
 8000628:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800062a:	2003      	movs	r0, #3
 800062c:	f000 febc 	bl	80013a8 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000630:	f003 fb32 	bl	8003c98 <HAL_RCC_GetSysClockFreq>
 8000634:	490f      	ldr	r1, [pc, #60]	; (8000674 <HAL_Init+0x4c>)
 8000636:	698b      	ldr	r3, [r1, #24]
 8000638:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800063c:	4a0e      	ldr	r2, [pc, #56]	; (8000678 <HAL_Init+0x50>)
 800063e:	5cd3      	ldrb	r3, [r2, r3]
 8000640:	f003 031f 	and.w	r3, r3, #31
 8000644:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000646:	698b      	ldr	r3, [r1, #24]
 8000648:	f003 030f 	and.w	r3, r3, #15
 800064c:	5cd3      	ldrb	r3, [r2, r3]
 800064e:	f003 031f 	and.w	r3, r3, #31
 8000652:	fa20 f303 	lsr.w	r3, r0, r3
 8000656:	4a09      	ldr	r2, [pc, #36]	; (800067c <HAL_Init+0x54>)
 8000658:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 800065a:	4b09      	ldr	r3, [pc, #36]	; (8000680 <HAL_Init+0x58>)
 800065c:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800065e:	2000      	movs	r0, #0
 8000660:	f7ff ffba 	bl	80005d8 <HAL_InitTick>
 8000664:	b110      	cbz	r0, 800066c <HAL_Init+0x44>
    return HAL_ERROR;
 8000666:	2401      	movs	r4, #1
}
 8000668:	4620      	mov	r0, r4
 800066a:	bd10      	pop	{r4, pc}
 800066c:	4604      	mov	r4, r0
  HAL_MspInit();
 800066e:	f00b f9e1 	bl	800ba34 <HAL_MspInit>
  return HAL_OK;
 8000672:	e7f9      	b.n	8000668 <HAL_Init+0x40>
 8000674:	58024400 	.word	0x58024400
 8000678:	0800c764 	.word	0x0800c764
 800067c:	20000014 	.word	0x20000014
 8000680:	20000010 	.word	0x20000010

08000684 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000684:	4b03      	ldr	r3, [pc, #12]	; (8000694 <HAL_IncTick+0x10>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	4a03      	ldr	r2, [pc, #12]	; (8000698 <HAL_IncTick+0x14>)
 800068a:	6811      	ldr	r1, [r2, #0]
 800068c:	440b      	add	r3, r1
 800068e:	6013      	str	r3, [r2, #0]
}
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	20000000 	.word	0x20000000
 8000698:	20000568 	.word	0x20000568

0800069c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800069c:	4b01      	ldr	r3, [pc, #4]	; (80006a4 <HAL_GetTick+0x8>)
 800069e:	6818      	ldr	r0, [r3, #0]
}
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	20000568 	.word	0x20000568

080006a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006a8:	b538      	push	{r3, r4, r5, lr}
 80006aa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80006ac:	f7ff fff6 	bl	800069c <HAL_GetTick>
 80006b0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006b2:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 80006b6:	d002      	beq.n	80006be <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80006b8:	4b04      	ldr	r3, [pc, #16]	; (80006cc <HAL_Delay+0x24>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006be:	f7ff ffed 	bl	800069c <HAL_GetTick>
 80006c2:	1b40      	subs	r0, r0, r5
 80006c4:	42a0      	cmp	r0, r4
 80006c6:	d3fa      	bcc.n	80006be <HAL_Delay+0x16>
  {
  }
}
 80006c8:	bd38      	pop	{r3, r4, r5, pc}
 80006ca:	bf00      	nop
 80006cc:	20000000 	.word	0x20000000

080006d0 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80006d0:	4b01      	ldr	r3, [pc, #4]	; (80006d8 <HAL_GetREVID+0x8>)
 80006d2:	6818      	ldr	r0, [r3, #0]
}
 80006d4:	0c00      	lsrs	r0, r0, #16
 80006d6:	4770      	bx	lr
 80006d8:	5c001000 	.word	0x5c001000

080006dc <HAL_SetFMCMemorySwappingConfig>:
  */
void HAL_SetFMCMemorySwappingConfig(uint32_t BankMapConfig)
{
  /* Check the parameter */
  assert_param(IS_FMC_SWAPBMAP_MODE(BankMapConfig));
  MODIFY_REG(FMC_Bank1_R->BTCR[0], FMC_BCR1_BMAP, BankMapConfig);
 80006dc:	4a03      	ldr	r2, [pc, #12]	; (80006ec <HAL_SetFMCMemorySwappingConfig+0x10>)
 80006de:	6813      	ldr	r3, [r2, #0]
 80006e0:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80006e4:	4318      	orrs	r0, r3
 80006e6:	6010      	str	r0, [r2, #0]
}
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	52004000 	.word	0x52004000

080006f0 <HAL_ADC_ConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80006f0:	4770      	bx	lr

080006f2 <HAL_ADC_ConvHalfCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80006f2:	4770      	bx	lr

080006f4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80006f4:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80006f6:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80006f8:	f7ff fffb 	bl	80006f2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80006fc:	bd08      	pop	{r3, pc}

080006fe <HAL_ADC_ErrorCallback>:
}
 80006fe:	4770      	bx	lr

08000700 <ADC_DMAConvCplt>:
{
 8000700:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000702:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8000704:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000706:	f012 0f50 	tst.w	r2, #80	; 0x50
 800070a:	d131      	bne.n	8000770 <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800070c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800070e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000712:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8000714:	681a      	ldr	r2, [r3, #0]
 8000716:	6811      	ldr	r1, [r2, #0]
 8000718:	f011 0f08 	tst.w	r1, #8
 800071c:	d014      	beq.n	8000748 <ADC_DMAConvCplt+0x48>
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800071e:	68d1      	ldr	r1, [r2, #12]
 8000720:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 8000724:	d120      	bne.n	8000768 <ADC_DMAConvCplt+0x68>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8000726:	68d2      	ldr	r2, [r2, #12]
 8000728:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 800072c:	d11c      	bne.n	8000768 <ADC_DMAConvCplt+0x68>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800072e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000730:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000734:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000736:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000738:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 800073c:	d114      	bne.n	8000768 <ADC_DMAConvCplt+0x68>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800073e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000740:	f042 0201 	orr.w	r2, r2, #1
 8000744:	655a      	str	r2, [r3, #84]	; 0x54
 8000746:	e00f      	b.n	8000768 <ADC_DMAConvCplt+0x68>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8000748:	68d2      	ldr	r2, [r2, #12]
 800074a:	f012 0f03 	tst.w	r2, #3
 800074e:	d10b      	bne.n	8000768 <ADC_DMAConvCplt+0x68>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000750:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000752:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000756:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000758:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800075a:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 800075e:	d103      	bne.n	8000768 <ADC_DMAConvCplt+0x68>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000760:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000762:	f042 0201 	orr.w	r2, r2, #1
 8000766:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8000768:	4618      	mov	r0, r3
 800076a:	f7ff ffc1 	bl	80006f0 <HAL_ADC_ConvCpltCallback>
}
 800076e:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8000770:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000772:	f012 0f10 	tst.w	r2, #16
 8000776:	d103      	bne.n	8000780 <ADC_DMAConvCplt+0x80>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8000778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077c:	4798      	blx	r3
}
 800077e:	e7f6      	b.n	800076e <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff ffbc 	bl	80006fe <HAL_ADC_ErrorCallback>
 8000786:	e7f2      	b.n	800076e <ADC_DMAConvCplt+0x6e>

08000788 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8000788:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800078a:	6b80      	ldr	r0, [r0, #56]	; 0x38

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800078c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800078e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000792:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000794:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000796:	f043 0304 	orr.w	r3, r3, #4
 800079a:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800079c:	f7ff ffaf 	bl	80006fe <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80007a0:	bd08      	pop	{r3, pc}
	...

080007a4 <HAL_ADC_ConfigChannel>:
{
 80007a4:	b4f0      	push	{r4, r5, r6, r7}
 80007a6:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 80007a8:	2200      	movs	r2, #0
 80007aa:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80007ac:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 80007b0:	2a01      	cmp	r2, #1
 80007b2:	f000 823b 	beq.w	8000c2c <HAL_ADC_ConfigChannel+0x488>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2201      	movs	r2, #1
 80007ba:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80007be:	6804      	ldr	r4, [r0, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80007c0:	68a2      	ldr	r2, [r4, #8]
 80007c2:	f012 0204 	ands.w	r2, r2, #4
 80007c6:	d00a      	beq.n	80007de <HAL_ADC_ConfigChannel+0x3a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007c8:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80007ca:	f042 0220 	orr.w	r2, r2, #32
 80007ce:	6542      	str	r2, [r0, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80007d0:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80007d2:	2200      	movs	r2, #0
 80007d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80007d8:	b002      	add	sp, #8
 80007da:	bcf0      	pop	{r4, r5, r6, r7}
 80007dc:	4770      	bx	lr
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80007de:	6808      	ldr	r0, [r1, #0]
 80007e0:	f3c0 0513 	ubfx	r5, r0, #0, #20
 80007e4:	2d00      	cmp	r5, #0
 80007e6:	d150      	bne.n	800088a <HAL_ADC_ConfigChannel+0xe6>
 80007e8:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80007ec:	2501      	movs	r5, #1
 80007ee:	4085      	lsls	r5, r0
 80007f0:	69e0      	ldr	r0, [r4, #28]
 80007f2:	4328      	orrs	r0, r5
 80007f4:	61e0      	str	r0, [r4, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80007f6:	681f      	ldr	r7, [r3, #0]
 80007f8:	684e      	ldr	r6, [r1, #4]
 80007fa:	680d      	ldr	r5, [r1, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80007fc:	3730      	adds	r7, #48	; 0x30
 80007fe:	0a30      	lsrs	r0, r6, #8
 8000800:	0080      	lsls	r0, r0, #2
 8000802:	f000 000c 	and.w	r0, r0, #12
  MODIFY_REG(*preg,
 8000806:	583c      	ldr	r4, [r7, r0]
 8000808:	f006 061f 	and.w	r6, r6, #31
 800080c:	f04f 0c1f 	mov.w	ip, #31
 8000810:	fa0c fc06 	lsl.w	ip, ip, r6
 8000814:	ea24 040c 	bic.w	r4, r4, ip
 8000818:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800081c:	40b5      	lsls	r5, r6
 800081e:	432c      	orrs	r4, r5
 8000820:	503c      	str	r4, [r7, r0]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000822:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000824:	6884      	ldr	r4, [r0, #8]
 8000826:	f014 0f04 	tst.w	r4, #4
 800082a:	d037      	beq.n	800089c <HAL_ADC_ConfigChannel+0xf8>
 800082c:	2401      	movs	r4, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800082e:	6885      	ldr	r5, [r0, #8]
 8000830:	f015 0f08 	tst.w	r5, #8
 8000834:	d034      	beq.n	80008a0 <HAL_ADC_ConfigChannel+0xfc>
 8000836:	2501      	movs	r5, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000838:	432c      	orrs	r4, r5
 800083a:	d165      	bne.n	8000908 <HAL_ADC_ConfigChannel+0x164>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800083c:	680f      	ldr	r7, [r1, #0]
 800083e:	688c      	ldr	r4, [r1, #8]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000840:	f100 0514 	add.w	r5, r0, #20
 8000844:	0e78      	lsrs	r0, r7, #25
 8000846:	0080      	lsls	r0, r0, #2
 8000848:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 800084c:	582e      	ldr	r6, [r5, r0]
 800084e:	f3c7 5704 	ubfx	r7, r7, #20, #5
 8000852:	f04f 0c07 	mov.w	ip, #7
 8000856:	fa0c fc07 	lsl.w	ip, ip, r7
 800085a:	ea26 060c 	bic.w	r6, r6, ip
 800085e:	40bc      	lsls	r4, r7
 8000860:	4334      	orrs	r4, r6
 8000862:	502c      	str	r4, [r5, r0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8000864:	48a9      	ldr	r0, [pc, #676]	; (8000b0c <HAL_ADC_ConfigChannel+0x368>)
 8000866:	6800      	ldr	r0, [r0, #0]
 8000868:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 800086c:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8000870:	d018      	beq.n	80008a4 <HAL_ADC_ConfigChannel+0x100>
 8000872:	681c      	ldr	r4, [r3, #0]
 8000874:	68e0      	ldr	r0, [r4, #12]
 8000876:	f010 0f10 	tst.w	r0, #16
 800087a:	d167      	bne.n	800094c <HAL_ADC_ConfigChannel+0x1a8>
 800087c:	6948      	ldr	r0, [r1, #20]
 800087e:	68e4      	ldr	r4, [r4, #12]
 8000880:	f3c4 0482 	ubfx	r4, r4, #2, #3
 8000884:	0064      	lsls	r4, r4, #1
 8000886:	40a0      	lsls	r0, r4
 8000888:	e013      	b.n	80008b2 <HAL_ADC_ConfigChannel+0x10e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800088a:	fa90 f0a0 	rbit	r0, r0
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800088e:	fab0 f080 	clz	r0, r0
 8000892:	f000 001f 	and.w	r0, r0, #31
 8000896:	2501      	movs	r5, #1
 8000898:	4085      	lsls	r5, r0
 800089a:	e7a9      	b.n	80007f0 <HAL_ADC_ConfigChannel+0x4c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800089c:	2400      	movs	r4, #0
 800089e:	e7c6      	b.n	800082e <HAL_ADC_ConfigChannel+0x8a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80008a0:	2500      	movs	r5, #0
 80008a2:	e7c9      	b.n	8000838 <HAL_ADC_ConfigChannel+0x94>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80008a4:	6948      	ldr	r0, [r1, #20]
 80008a6:	681c      	ldr	r4, [r3, #0]
 80008a8:	68e4      	ldr	r4, [r4, #12]
 80008aa:	f3c4 0482 	ubfx	r4, r4, #2, #3
 80008ae:	0064      	lsls	r4, r4, #1
 80008b0:	40a0      	lsls	r0, r4
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80008b2:	690d      	ldr	r5, [r1, #16]
 80008b4:	2d04      	cmp	r5, #4
 80008b6:	d057      	beq.n	8000968 <HAL_ADC_ConfigChannel+0x1c4>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80008b8:	681f      	ldr	r7, [r3, #0]
 80008ba:	680e      	ldr	r6, [r1, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80008bc:	3760      	adds	r7, #96	; 0x60
  MODIFY_REG(*preg,
 80008be:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
 80008c2:	f004 4400 	and.w	r4, r4, #2147483648	; 0x80000000
 80008c6:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80008ca:	4330      	orrs	r0, r6
 80008cc:	4320      	orrs	r0, r4
 80008ce:	f847 0025 	str.w	r0, [r7, r5, lsl #2]
        LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80008d2:	6818      	ldr	r0, [r3, #0]
 80008d4:	690e      	ldr	r6, [r1, #16]
 80008d6:	7e4c      	ldrb	r4, [r1, #25]
 80008d8:	2c01      	cmp	r4, #1
 80008da:	d03f      	beq.n	800095c <HAL_ADC_ConfigChannel+0x1b8>
 80008dc:	4615      	mov	r5, r2
   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80008de:	3060      	adds	r0, #96	; 0x60
   MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80008e0:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 80008e4:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80008e8:	432c      	orrs	r4, r5
 80008ea:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
        LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80008ee:	681d      	ldr	r5, [r3, #0]
 80008f0:	690c      	ldr	r4, [r1, #16]
 80008f2:	7e08      	ldrb	r0, [r1, #24]
 80008f4:	2801      	cmp	r0, #1
 80008f6:	d034      	beq.n	8000962 <HAL_ADC_ConfigChannel+0x1be>
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80008f8:	6928      	ldr	r0, [r5, #16]
 80008fa:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 80008fe:	f004 041f 	and.w	r4, r4, #31
 8000902:	40a2      	lsls	r2, r4
 8000904:	4302      	orrs	r2, r0
 8000906:	612a      	str	r2, [r5, #16]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000908:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800090a:	6882      	ldr	r2, [r0, #8]
 800090c:	f012 0f01 	tst.w	r2, #1
 8000910:	f040 8188 	bne.w	8000c24 <HAL_ADC_ConfigChannel+0x480>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8000914:	680a      	ldr	r2, [r1, #0]
 8000916:	68cd      	ldr	r5, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8000918:	f8d0 40c0 	ldr.w	r4, [r0, #192]	; 0xc0
 800091c:	f3c2 0613 	ubfx	r6, r2, #0, #20
 8000920:	ea24 0406 	bic.w	r4, r4, r6
 8000924:	f005 0618 	and.w	r6, r5, #24
 8000928:	4d79      	ldr	r5, [pc, #484]	; (8000b10 <HAL_ADC_ConfigChannel+0x36c>)
 800092a:	40f5      	lsrs	r5, r6
 800092c:	402a      	ands	r2, r5
 800092e:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8000932:	4322      	orrs	r2, r4
 8000934:	f8c0 20c0 	str.w	r2, [r0, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000938:	68c8      	ldr	r0, [r1, #12]
 800093a:	4a76      	ldr	r2, [pc, #472]	; (8000b14 <HAL_ADC_ConfigChannel+0x370>)
 800093c:	4290      	cmp	r0, r2
 800093e:	d047      	beq.n	80009d0 <HAL_ADC_ConfigChannel+0x22c>
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000940:	680a      	ldr	r2, [r1, #0]
 8000942:	2a00      	cmp	r2, #0
 8000944:	f2c0 80e8 	blt.w	8000b18 <HAL_ADC_ConfigChannel+0x374>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000948:	2000      	movs	r0, #0
 800094a:	e742      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x2e>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800094c:	6948      	ldr	r0, [r1, #20]
 800094e:	68e4      	ldr	r4, [r4, #12]
 8000950:	08a4      	lsrs	r4, r4, #2
 8000952:	f004 0404 	and.w	r4, r4, #4
 8000956:	0064      	lsls	r4, r4, #1
 8000958:	40a0      	lsls	r0, r4
 800095a:	e7aa      	b.n	80008b2 <HAL_ADC_ConfigChannel+0x10e>
        LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800095c:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 8000960:	e7bd      	b.n	80008de <HAL_ADC_ConfigChannel+0x13a>
        LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8000962:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000966:	e7c7      	b.n	80008f8 <HAL_ADC_ConfigChannel+0x154>
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000968:	6818      	ldr	r0, [r3, #0]
 800096a:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800096c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000970:	680c      	ldr	r4, [r1, #0]
 8000972:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 8000976:	d01c      	beq.n	80009b2 <HAL_ADC_ConfigChannel+0x20e>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000978:	6818      	ldr	r0, [r3, #0]
 800097a:	6e42      	ldr	r2, [r0, #100]	; 0x64
 800097c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000980:	680c      	ldr	r4, [r1, #0]
 8000982:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 8000986:	d019      	beq.n	80009bc <HAL_ADC_ConfigChannel+0x218>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000988:	6818      	ldr	r0, [r3, #0]
 800098a:	6e82      	ldr	r2, [r0, #104]	; 0x68
 800098c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000990:	680c      	ldr	r4, [r1, #0]
 8000992:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 8000996:	d016      	beq.n	80009c6 <HAL_ADC_ConfigChannel+0x222>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000998:	6818      	ldr	r0, [r3, #0]
 800099a:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 800099c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80009a0:	680c      	ldr	r4, [r1, #0]
 80009a2:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 80009a6:	d1af      	bne.n	8000908 <HAL_ADC_ConfigChannel+0x164>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80009a8:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80009aa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80009ae:	66c2      	str	r2, [r0, #108]	; 0x6c
 80009b0:	e7aa      	b.n	8000908 <HAL_ADC_ConfigChannel+0x164>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80009b2:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80009b4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80009b8:	6602      	str	r2, [r0, #96]	; 0x60
 80009ba:	e7dd      	b.n	8000978 <HAL_ADC_ConfigChannel+0x1d4>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80009bc:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80009be:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80009c2:	6642      	str	r2, [r0, #100]	; 0x64
 80009c4:	e7e0      	b.n	8000988 <HAL_ADC_ConfigChannel+0x1e4>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80009c6:	6e82      	ldr	r2, [r0, #104]	; 0x68
 80009c8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80009cc:	6682      	str	r2, [r0, #104]	; 0x68
 80009ce:	e7e3      	b.n	8000998 <HAL_ADC_ConfigChannel+0x1f4>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80009d0:	681d      	ldr	r5, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80009d2:	680a      	ldr	r2, [r1, #0]
 80009d4:	f3c2 0613 	ubfx	r6, r2, #0, #20
 80009d8:	bb96      	cbnz	r6, 8000a40 <HAL_ADC_ConfigChannel+0x29c>
 80009da:	0e90      	lsrs	r0, r2, #26
 80009dc:	3001      	adds	r0, #1
 80009de:	f000 001f 	and.w	r0, r0, #31
 80009e2:	2809      	cmp	r0, #9
 80009e4:	bf8c      	ite	hi
 80009e6:	2000      	movhi	r0, #0
 80009e8:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80009ea:	2800      	cmp	r0, #0
 80009ec:	d052      	beq.n	8000a94 <HAL_ADC_ConfigChannel+0x2f0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80009ee:	bb9e      	cbnz	r6, 8000a58 <HAL_ADC_ConfigChannel+0x2b4>
 80009f0:	0e94      	lsrs	r4, r2, #26
 80009f2:	3401      	adds	r4, #1
 80009f4:	06a4      	lsls	r4, r4, #26
 80009f6:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80009fa:	bbb6      	cbnz	r6, 8000a6a <HAL_ADC_ConfigChannel+0x2c6>
 80009fc:	0e90      	lsrs	r0, r2, #26
 80009fe:	3001      	adds	r0, #1
 8000a00:	f000 071f 	and.w	r7, r0, #31
 8000a04:	2001      	movs	r0, #1
 8000a06:	40b8      	lsls	r0, r7
 8000a08:	4304      	orrs	r4, r0
 8000a0a:	bbc6      	cbnz	r6, 8000a7e <HAL_ADC_ConfigChannel+0x2da>
 8000a0c:	0e92      	lsrs	r2, r2, #26
 8000a0e:	3201      	adds	r2, #1
 8000a10:	f002 021f 	and.w	r2, r2, #31
 8000a14:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000a18:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000a1a:	4322      	orrs	r2, r4
 8000a1c:	688c      	ldr	r4, [r1, #8]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000a1e:	3514      	adds	r5, #20
 8000a20:	0e50      	lsrs	r0, r2, #25
 8000a22:	0080      	lsls	r0, r0, #2
 8000a24:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8000a28:	582e      	ldr	r6, [r5, r0]
 8000a2a:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8000a2e:	2707      	movs	r7, #7
 8000a30:	4097      	lsls	r7, r2
 8000a32:	ea26 0607 	bic.w	r6, r6, r7
 8000a36:	fa04 f202 	lsl.w	r2, r4, r2
 8000a3a:	4332      	orrs	r2, r6
 8000a3c:	502a      	str	r2, [r5, r0]
 8000a3e:	e77f      	b.n	8000940 <HAL_ADC_ConfigChannel+0x19c>
 8000a40:	fa92 f0a2 	rbit	r0, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000a44:	fab0 f080 	clz	r0, r0
 8000a48:	3001      	adds	r0, #1
 8000a4a:	f000 001f 	and.w	r0, r0, #31
 8000a4e:	2809      	cmp	r0, #9
 8000a50:	bf8c      	ite	hi
 8000a52:	2000      	movhi	r0, #0
 8000a54:	2001      	movls	r0, #1
 8000a56:	e7c8      	b.n	80009ea <HAL_ADC_ConfigChannel+0x246>
 8000a58:	fa92 f4a2 	rbit	r4, r2
 8000a5c:	fab4 f484 	clz	r4, r4
 8000a60:	3401      	adds	r4, #1
 8000a62:	06a4      	lsls	r4, r4, #26
 8000a64:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8000a68:	e7c7      	b.n	80009fa <HAL_ADC_ConfigChannel+0x256>
 8000a6a:	fa92 f0a2 	rbit	r0, r2
 8000a6e:	fab0 f080 	clz	r0, r0
 8000a72:	3001      	adds	r0, #1
 8000a74:	f000 071f 	and.w	r7, r0, #31
 8000a78:	2001      	movs	r0, #1
 8000a7a:	40b8      	lsls	r0, r7
 8000a7c:	e7c4      	b.n	8000a08 <HAL_ADC_ConfigChannel+0x264>
 8000a7e:	fa92 f2a2 	rbit	r2, r2
 8000a82:	fab2 f282 	clz	r2, r2
 8000a86:	3201      	adds	r2, #1
 8000a88:	f002 021f 	and.w	r2, r2, #31
 8000a8c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000a90:	0512      	lsls	r2, r2, #20
 8000a92:	e7c2      	b.n	8000a1a <HAL_ADC_ConfigChannel+0x276>
 8000a94:	b9ce      	cbnz	r6, 8000aca <HAL_ADC_ConfigChannel+0x326>
 8000a96:	0e94      	lsrs	r4, r2, #26
 8000a98:	3401      	adds	r4, #1
 8000a9a:	06a4      	lsls	r4, r4, #26
 8000a9c:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8000aa0:	b9e6      	cbnz	r6, 8000adc <HAL_ADC_ConfigChannel+0x338>
 8000aa2:	0e90      	lsrs	r0, r2, #26
 8000aa4:	3001      	adds	r0, #1
 8000aa6:	f000 071f 	and.w	r7, r0, #31
 8000aaa:	2001      	movs	r0, #1
 8000aac:	40b8      	lsls	r0, r7
 8000aae:	4304      	orrs	r4, r0
 8000ab0:	b9f6      	cbnz	r6, 8000af0 <HAL_ADC_ConfigChannel+0x34c>
 8000ab2:	0e90      	lsrs	r0, r2, #26
 8000ab4:	3001      	adds	r0, #1
 8000ab6:	f000 001f 	and.w	r0, r0, #31
 8000aba:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8000abe:	3a1e      	subs	r2, #30
 8000ac0:	0512      	lsls	r2, r2, #20
 8000ac2:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000ac6:	4322      	orrs	r2, r4
 8000ac8:	e7a8      	b.n	8000a1c <HAL_ADC_ConfigChannel+0x278>
 8000aca:	fa92 f4a2 	rbit	r4, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000ace:	fab4 f484 	clz	r4, r4
 8000ad2:	3401      	adds	r4, #1
 8000ad4:	06a4      	lsls	r4, r4, #26
 8000ad6:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8000ada:	e7e1      	b.n	8000aa0 <HAL_ADC_ConfigChannel+0x2fc>
 8000adc:	fa92 f0a2 	rbit	r0, r2
 8000ae0:	fab0 f080 	clz	r0, r0
 8000ae4:	3001      	adds	r0, #1
 8000ae6:	f000 071f 	and.w	r7, r0, #31
 8000aea:	2001      	movs	r0, #1
 8000aec:	40b8      	lsls	r0, r7
 8000aee:	e7de      	b.n	8000aae <HAL_ADC_ConfigChannel+0x30a>
 8000af0:	fa92 f0a2 	rbit	r0, r2
 8000af4:	fab0 f080 	clz	r0, r0
 8000af8:	3001      	adds	r0, #1
 8000afa:	f000 001f 	and.w	r0, r0, #31
 8000afe:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8000b02:	3a1e      	subs	r2, #30
 8000b04:	0512      	lsls	r2, r2, #20
 8000b06:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000b0a:	e7dc      	b.n	8000ac6 <HAL_ADC_ConfigChannel+0x322>
 8000b0c:	5c001000 	.word	0x5c001000
 8000b10:	000fffff 	.word	0x000fffff
 8000b14:	47ff0000 	.word	0x47ff0000
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000b18:	6819      	ldr	r1, [r3, #0]
 8000b1a:	4845      	ldr	r0, [pc, #276]	; (8000c30 <HAL_ADC_ConfigChannel+0x48c>)
 8000b1c:	4c45      	ldr	r4, [pc, #276]	; (8000c34 <HAL_ADC_ConfigChannel+0x490>)
 8000b1e:	42a1      	cmp	r1, r4
 8000b20:	bf18      	it	ne
 8000b22:	4281      	cmpne	r1, r0
 8000b24:	bf0c      	ite	eq
 8000b26:	2001      	moveq	r0, #1
 8000b28:	2000      	movne	r0, #0
 8000b2a:	d121      	bne.n	8000b70 <HAL_ADC_ConfigChannel+0x3cc>
 8000b2c:	4d42      	ldr	r5, [pc, #264]	; (8000c38 <HAL_ADC_ConfigChannel+0x494>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000b2e:	68ac      	ldr	r4, [r5, #8]
 8000b30:	f004 76e0 	and.w	r6, r4, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000b34:	b310      	cbz	r0, 8000b7c <HAL_ADC_ConfigChannel+0x3d8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000b36:	483e      	ldr	r0, [pc, #248]	; (8000c30 <HAL_ADC_ConfigChannel+0x48c>)
 8000b38:	6880      	ldr	r0, [r0, #8]
 8000b3a:	f010 0f01 	tst.w	r0, #1
 8000b3e:	d019      	beq.n	8000b74 <HAL_ADC_ConfigChannel+0x3d0>
 8000b40:	2001      	movs	r0, #1
 8000b42:	4f3c      	ldr	r7, [pc, #240]	; (8000c34 <HAL_ADC_ConfigChannel+0x490>)
 8000b44:	68bf      	ldr	r7, [r7, #8]
 8000b46:	f017 0f01 	tst.w	r7, #1
 8000b4a:	d015      	beq.n	8000b78 <HAL_ADC_ConfigChannel+0x3d4>
 8000b4c:	2701      	movs	r7, #1
 8000b4e:	4338      	orrs	r0, r7
 8000b50:	bf0c      	ite	eq
 8000b52:	2001      	moveq	r0, #1
 8000b54:	2000      	movne	r0, #0
 8000b56:	2800      	cmp	r0, #0
 8000b58:	d05e      	beq.n	8000c18 <HAL_ADC_ConfigChannel+0x474>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000b5a:	4838      	ldr	r0, [pc, #224]	; (8000c3c <HAL_ADC_ConfigChannel+0x498>)
 8000b5c:	4282      	cmp	r2, r0
 8000b5e:	d018      	beq.n	8000b92 <HAL_ADC_ConfigChannel+0x3ee>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000b60:	4837      	ldr	r0, [pc, #220]	; (8000c40 <HAL_ADC_ConfigChannel+0x49c>)
 8000b62:	4282      	cmp	r2, r0
 8000b64:	d036      	beq.n	8000bd4 <HAL_ADC_ConfigChannel+0x430>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000b66:	4837      	ldr	r0, [pc, #220]	; (8000c44 <HAL_ADC_ConfigChannel+0x4a0>)
 8000b68:	4282      	cmp	r2, r0
 8000b6a:	d044      	beq.n	8000bf6 <HAL_ADC_ConfigChannel+0x452>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	e630      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x2e>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000b70:	4d35      	ldr	r5, [pc, #212]	; (8000c48 <HAL_ADC_ConfigChannel+0x4a4>)
 8000b72:	e7dc      	b.n	8000b2e <HAL_ADC_ConfigChannel+0x38a>
 8000b74:	2000      	movs	r0, #0
 8000b76:	e7e4      	b.n	8000b42 <HAL_ADC_ConfigChannel+0x39e>
 8000b78:	2700      	movs	r7, #0
 8000b7a:	e7e8      	b.n	8000b4e <HAL_ADC_ConfigChannel+0x3aa>
 8000b7c:	4833      	ldr	r0, [pc, #204]	; (8000c4c <HAL_ADC_ConfigChannel+0x4a8>)
 8000b7e:	6880      	ldr	r0, [r0, #8]
 8000b80:	f010 0f01 	tst.w	r0, #1
 8000b84:	d003      	beq.n	8000b8e <HAL_ADC_ConfigChannel+0x3ea>
 8000b86:	2001      	movs	r0, #1
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000b88:	f080 0001 	eor.w	r0, r0, #1
 8000b8c:	e7e3      	b.n	8000b56 <HAL_ADC_ConfigChannel+0x3b2>
 8000b8e:	2000      	movs	r0, #0
 8000b90:	e7fa      	b.n	8000b88 <HAL_ADC_ConfigChannel+0x3e4>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000b92:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
 8000b96:	d1e3      	bne.n	8000b60 <HAL_ADC_ConfigChannel+0x3bc>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8000b98:	4a2c      	ldr	r2, [pc, #176]	; (8000c4c <HAL_ADC_ConfigChannel+0x4a8>)
 8000b9a:	4291      	cmp	r1, r2
 8000b9c:	d001      	beq.n	8000ba2 <HAL_ADC_ConfigChannel+0x3fe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	e617      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8000ba2:	f446 0200 	orr.w	r2, r6, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000ba6:	68a9      	ldr	r1, [r5, #8]
 8000ba8:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8000bac:	430a      	orrs	r2, r1
 8000bae:	60aa      	str	r2, [r5, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000bb0:	4a27      	ldr	r2, [pc, #156]	; (8000c50 <HAL_ADC_ConfigChannel+0x4ac>)
 8000bb2:	6812      	ldr	r2, [r2, #0]
 8000bb4:	0992      	lsrs	r2, r2, #6
 8000bb6:	4927      	ldr	r1, [pc, #156]	; (8000c54 <HAL_ADC_ConfigChannel+0x4b0>)
 8000bb8:	fba1 1202 	umull	r1, r2, r1, r2
 8000bbc:	0992      	lsrs	r2, r2, #6
 8000bbe:	0052      	lsls	r2, r2, #1
 8000bc0:	9201      	str	r2, [sp, #4]
              while(wait_loop_index != 0UL)
 8000bc2:	e002      	b.n	8000bca <HAL_ADC_ConfigChannel+0x426>
                wait_loop_index--;
 8000bc4:	9a01      	ldr	r2, [sp, #4]
 8000bc6:	3a01      	subs	r2, #1
 8000bc8:	9201      	str	r2, [sp, #4]
              while(wait_loop_index != 0UL)
 8000bca:	9a01      	ldr	r2, [sp, #4]
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	d1f9      	bne.n	8000bc4 <HAL_ADC_ConfigChannel+0x420>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	e5fe      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x2e>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000bd4:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
 8000bd8:	d1c5      	bne.n	8000b66 <HAL_ADC_ConfigChannel+0x3c2>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8000bda:	4a1c      	ldr	r2, [pc, #112]	; (8000c4c <HAL_ADC_ConfigChannel+0x4a8>)
 8000bdc:	4291      	cmp	r1, r2
 8000bde:	d001      	beq.n	8000be4 <HAL_ADC_ConfigChannel+0x440>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000be0:	2000      	movs	r0, #0
 8000be2:	e5f6      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8000be4:	f046 7280 	orr.w	r2, r6, #16777216	; 0x1000000
 8000be8:	68a9      	ldr	r1, [r5, #8]
 8000bea:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	60aa      	str	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bf2:	2000      	movs	r0, #0
 8000bf4:	e5ed      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x2e>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000bf6:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
 8000bfa:	d115      	bne.n	8000c28 <HAL_ADC_ConfigChannel+0x484>
            if (ADC_VREFINT_INSTANCE(hadc))
 8000bfc:	4a13      	ldr	r2, [pc, #76]	; (8000c4c <HAL_ADC_ConfigChannel+0x4a8>)
 8000bfe:	4291      	cmp	r1, r2
 8000c00:	d001      	beq.n	8000c06 <HAL_ADC_ConfigChannel+0x462>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c02:	2000      	movs	r0, #0
 8000c04:	e5e5      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8000c06:	f446 0280 	orr.w	r2, r6, #4194304	; 0x400000
 8000c0a:	68a9      	ldr	r1, [r5, #8]
 8000c0c:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8000c10:	430a      	orrs	r2, r1
 8000c12:	60aa      	str	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c14:	2000      	movs	r0, #0
 8000c16:	e5dc      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000c1a:	f042 0220 	orr.w	r2, r2, #32
 8000c1e:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8000c20:	2001      	movs	r0, #1
 8000c22:	e5d6      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x2e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c24:	2000      	movs	r0, #0
 8000c26:	e5d4      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x2e>
 8000c28:	2000      	movs	r0, #0
 8000c2a:	e5d2      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8000c2c:	2002      	movs	r0, #2
 8000c2e:	e5d3      	b.n	80007d8 <HAL_ADC_ConfigChannel+0x34>
 8000c30:	40022000 	.word	0x40022000
 8000c34:	40022100 	.word	0x40022100
 8000c38:	40022300 	.word	0x40022300
 8000c3c:	cb840000 	.word	0xcb840000
 8000c40:	c7520000 	.word	0xc7520000
 8000c44:	cfb80000 	.word	0xcfb80000
 8000c48:	58026300 	.word	0x58026300
 8000c4c:	58026000 	.word	0x58026000
 8000c50:	20000010 	.word	0x20000010
 8000c54:	053e2d63 	.word	0x053e2d63

08000c58 <ADC_Enable>:
{
 8000c58:	b538      	push	{r3, r4, r5, lr}
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000c5a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000c5c:	689a      	ldr	r2, [r3, #8]
 8000c5e:	f012 0f01 	tst.w	r2, #1
 8000c62:	d152      	bne.n	8000d0a <ADC_Enable+0xb2>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000c64:	6899      	ldr	r1, [r3, #8]
 8000c66:	4a2a      	ldr	r2, [pc, #168]	; (8000d10 <ADC_Enable+0xb8>)
 8000c68:	4211      	tst	r1, r2
 8000c6a:	d009      	beq.n	8000c80 <ADC_Enable+0x28>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c6c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000c6e:	f043 0310 	orr.w	r3, r3, #16
 8000c72:	6543      	str	r3, [r0, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c74:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000c76:	f043 0301 	orr.w	r3, r3, #1
 8000c7a:	6583      	str	r3, [r0, #88]	; 0x58
      return HAL_ERROR;
 8000c7c:	2001      	movs	r0, #1
 8000c7e:	e045      	b.n	8000d0c <ADC_Enable+0xb4>
 8000c80:	4604      	mov	r4, r0
  MODIFY_REG(ADCx->CR,
 8000c82:	6899      	ldr	r1, [r3, #8]
 8000c84:	4a23      	ldr	r2, [pc, #140]	; (8000d14 <ADC_Enable+0xbc>)
 8000c86:	400a      	ands	r2, r1
 8000c88:	f042 0201 	orr.w	r2, r2, #1
 8000c8c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000c8e:	f7ff fd05 	bl	800069c <HAL_GetTick>
 8000c92:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000c94:	6823      	ldr	r3, [r4, #0]
 8000c96:	4920      	ldr	r1, [pc, #128]	; (8000d18 <ADC_Enable+0xc0>)
 8000c98:	4a20      	ldr	r2, [pc, #128]	; (8000d1c <ADC_Enable+0xc4>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	bf18      	it	ne
 8000c9e:	428b      	cmpne	r3, r1
 8000ca0:	d10d      	bne.n	8000cbe <ADC_Enable+0x66>
 8000ca2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000ca6:	6892      	ldr	r2, [r2, #8]
 8000ca8:	f002 021f 	and.w	r2, r2, #31
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000cac:	491b      	ldr	r1, [pc, #108]	; (8000d1c <ADC_Enable+0xc4>)
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d007      	beq.n	8000cc2 <ADC_Enable+0x6a>
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4299      	cmp	r1, r3
 8000cb6:	d00c      	beq.n	8000cd2 <ADC_Enable+0x7a>
         || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000cb8:	b15a      	cbz	r2, 8000cd2 <ADC_Enable+0x7a>
  return HAL_OK;
 8000cba:	2000      	movs	r0, #0
 8000cbc:	e026      	b.n	8000d0c <ADC_Enable+0xb4>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000cbe:	4a18      	ldr	r2, [pc, #96]	; (8000d20 <ADC_Enable+0xc8>)
 8000cc0:	e7f1      	b.n	8000ca6 <ADC_Enable+0x4e>
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000cc2:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
 8000cc6:	e7f5      	b.n	8000cb4 <ADC_Enable+0x5c>
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000cc8:	f7ff fce8 	bl	800069c <HAL_GetTick>
 8000ccc:	1b40      	subs	r0, r0, r5
 8000cce:	2802      	cmp	r0, #2
 8000cd0:	d80f      	bhi.n	8000cf2 <ADC_Enable+0x9a>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000cd2:	6823      	ldr	r3, [r4, #0]
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	f012 0f01 	tst.w	r2, #1
 8000cda:	d114      	bne.n	8000d06 <ADC_Enable+0xae>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000cdc:	689a      	ldr	r2, [r3, #8]
 8000cde:	f012 0f01 	tst.w	r2, #1
 8000ce2:	d1f1      	bne.n	8000cc8 <ADC_Enable+0x70>
  MODIFY_REG(ADCx->CR,
 8000ce4:	6899      	ldr	r1, [r3, #8]
 8000ce6:	4a0b      	ldr	r2, [pc, #44]	; (8000d14 <ADC_Enable+0xbc>)
 8000ce8:	400a      	ands	r2, r1
 8000cea:	f042 0201 	orr.w	r2, r2, #1
 8000cee:	609a      	str	r2, [r3, #8]
 8000cf0:	e7ea      	b.n	8000cc8 <ADC_Enable+0x70>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cf2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000cf4:	f043 0310 	orr.w	r3, r3, #16
 8000cf8:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cfa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8000d02:	2001      	movs	r0, #1
 8000d04:	e002      	b.n	8000d0c <ADC_Enable+0xb4>
  return HAL_OK;
 8000d06:	2000      	movs	r0, #0
 8000d08:	e000      	b.n	8000d0c <ADC_Enable+0xb4>
 8000d0a:	2000      	movs	r0, #0
}
 8000d0c:	bd38      	pop	{r3, r4, r5, pc}
 8000d0e:	bf00      	nop
 8000d10:	8000003f 	.word	0x8000003f
 8000d14:	7fffffc0 	.word	0x7fffffc0
 8000d18:	40022000 	.word	0x40022000
 8000d1c:	40022100 	.word	0x40022100
 8000d20:	58026300 	.word	0x58026300

08000d24 <HAL_ADC_Start_DMA>:
{
 8000d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000d26:	6804      	ldr	r4, [r0, #0]
 8000d28:	4e41      	ldr	r6, [pc, #260]	; (8000e30 <HAL_ADC_Start_DMA+0x10c>)
 8000d2a:	4d42      	ldr	r5, [pc, #264]	; (8000e34 <HAL_ADC_Start_DMA+0x110>)
 8000d2c:	42ac      	cmp	r4, r5
 8000d2e:	bf18      	it	ne
 8000d30:	42b4      	cmpne	r4, r6
 8000d32:	d11e      	bne.n	8000d72 <HAL_ADC_Start_DMA+0x4e>
 8000d34:	f505 7500 	add.w	r5, r5, #512	; 0x200
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000d38:	68ad      	ldr	r5, [r5, #8]
 8000d3a:	f005 051f 	and.w	r5, r5, #31
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000d3e:	68a4      	ldr	r4, [r4, #8]
 8000d40:	f014 0f04 	tst.w	r4, #4
 8000d44:	d16e      	bne.n	8000e24 <HAL_ADC_Start_DMA+0x100>
    __HAL_LOCK(hadc);
 8000d46:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8000d4a:	2c01      	cmp	r4, #1
 8000d4c:	d06d      	beq.n	8000e2a <HAL_ADC_Start_DMA+0x106>
 8000d4e:	2301      	movs	r3, #1
 8000d50:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8000d54:	2d05      	cmp	r5, #5
 8000d56:	bf14      	ite	ne
 8000d58:	2400      	movne	r4, #0
 8000d5a:	2401      	moveq	r4, #1
 8000d5c:	2d00      	cmp	r5, #0
 8000d5e:	bf08      	it	eq
 8000d60:	461c      	moveq	r4, r3
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000d62:	b944      	cbnz	r4, 8000d76 <HAL_ADC_Start_DMA+0x52>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8000d64:	2d09      	cmp	r5, #9
 8000d66:	d006      	beq.n	8000d76 <HAL_ADC_Start_DMA+0x52>
      __HAL_UNLOCK(hadc);
 8000d68:	2300      	movs	r3, #0
 8000d6a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
      tmp_hal_status = HAL_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e059      	b.n	8000e26 <HAL_ADC_Start_DMA+0x102>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000d72:	4d31      	ldr	r5, [pc, #196]	; (8000e38 <HAL_ADC_Start_DMA+0x114>)
 8000d74:	e7e0      	b.n	8000d38 <HAL_ADC_Start_DMA+0x14>
 8000d76:	4616      	mov	r6, r2
 8000d78:	460f      	mov	r7, r1
 8000d7a:	4604      	mov	r4, r0
      tmp_hal_status = ADC_Enable(hadc);
 8000d7c:	f7ff ff6c 	bl	8000c58 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8000d80:	4603      	mov	r3, r0
 8000d82:	2800      	cmp	r0, #0
 8000d84:	d14a      	bne.n	8000e1c <HAL_ADC_Start_DMA+0xf8>
        ADC_STATE_CLR_SET(hadc->State,
 8000d86:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000d88:	4b2c      	ldr	r3, [pc, #176]	; (8000e3c <HAL_ADC_Start_DMA+0x118>)
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d90:	6563      	str	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d92:	6823      	ldr	r3, [r4, #0]
 8000d94:	4a27      	ldr	r2, [pc, #156]	; (8000e34 <HAL_ADC_Start_DMA+0x110>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d03a      	beq.n	8000e10 <HAL_ADC_Start_DMA+0xec>
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d000      	beq.n	8000da2 <HAL_ADC_Start_DMA+0x7e>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000da0:	b91d      	cbnz	r5, 8000daa <HAL_ADC_Start_DMA+0x86>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000da2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000da4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000da8:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000daa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000dac:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8000db0:	d031      	beq.n	8000e16 <HAL_ADC_Start_DMA+0xf2>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000db2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000db4:	f023 0306 	bic.w	r3, r3, #6
 8000db8:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000dba:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000dbc:	4a20      	ldr	r2, [pc, #128]	; (8000e40 <HAL_ADC_Start_DMA+0x11c>)
 8000dbe:	63da      	str	r2, [r3, #60]	; 0x3c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000dc0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000dc2:	4a20      	ldr	r2, [pc, #128]	; (8000e44 <HAL_ADC_Start_DMA+0x120>)
 8000dc4:	641a      	str	r2, [r3, #64]	; 0x40
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000dc6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000dc8:	4a1f      	ldr	r2, [pc, #124]	; (8000e48 <HAL_ADC_Start_DMA+0x124>)
 8000dca:	64da      	str	r2, [r3, #76]	; 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000dcc:	6823      	ldr	r3, [r4, #0]
 8000dce:	221c      	movs	r2, #28
 8000dd0:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000dd8:	6822      	ldr	r2, [r4, #0]
 8000dda:	6853      	ldr	r3, [r2, #4]
 8000ddc:	f043 0310 	orr.w	r3, r3, #16
 8000de0:	6053      	str	r3, [r2, #4]
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8000de2:	6821      	ldr	r1, [r4, #0]
 8000de4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8000de6:	68ca      	ldr	r2, [r1, #12]
 8000de8:	f022 0203 	bic.w	r2, r2, #3
 8000dec:	4313      	orrs	r3, r2
 8000dee:	60cb      	str	r3, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000df0:	6821      	ldr	r1, [r4, #0]
 8000df2:	4633      	mov	r3, r6
 8000df4:	463a      	mov	r2, r7
 8000df6:	3140      	adds	r1, #64	; 0x40
 8000df8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8000dfa:	f000 ff67 	bl	8001ccc <HAL_DMA_Start_IT>
 8000dfe:	4603      	mov	r3, r0
        LL_ADC_REG_StartConversion(hadc->Instance);
 8000e00:	6821      	ldr	r1, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8000e02:	6888      	ldr	r0, [r1, #8]
 8000e04:	4a11      	ldr	r2, [pc, #68]	; (8000e4c <HAL_ADC_Start_DMA+0x128>)
 8000e06:	4002      	ands	r2, r0
 8000e08:	f042 0204 	orr.w	r2, r2, #4
 8000e0c:	608a      	str	r2, [r1, #8]
 8000e0e:	e00a      	b.n	8000e26 <HAL_ADC_Start_DMA+0x102>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000e10:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8000e14:	e7c2      	b.n	8000d9c <HAL_ADC_Start_DMA+0x78>
          ADC_CLEAR_ERRORCODE(hadc);
 8000e16:	2300      	movs	r3, #0
 8000e18:	65a3      	str	r3, [r4, #88]	; 0x58
 8000e1a:	e7ce      	b.n	8000dba <HAL_ADC_Start_DMA+0x96>
        __HAL_UNLOCK(hadc);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
 8000e22:	e000      	b.n	8000e26 <HAL_ADC_Start_DMA+0x102>
    tmp_hal_status = HAL_BUSY;
 8000e24:	2302      	movs	r3, #2
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	e7fb      	b.n	8000e26 <HAL_ADC_Start_DMA+0x102>
 8000e2e:	bf00      	nop
 8000e30:	40022000 	.word	0x40022000
 8000e34:	40022100 	.word	0x40022100
 8000e38:	58026300 	.word	0x58026300
 8000e3c:	fffff0fe 	.word	0xfffff0fe
 8000e40:	08000701 	.word	0x08000701
 8000e44:	080006f5 	.word	0x080006f5
 8000e48:	08000789 	.word	0x08000789
 8000e4c:	7fffffc0 	.word	0x7fffffc0

08000e50 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef* hadc)
{
 8000e50:	b538      	push	{r3, r4, r5, lr}
 8000e52:	4605      	mov	r5, r0
  uint32_t freq;
  if(ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8000e54:	6803      	ldr	r3, [r0, #0]
 8000e56:	494f      	ldr	r1, [pc, #316]	; (8000f94 <ADC_ConfigureBoostMode+0x144>)
 8000e58:	4a4f      	ldr	r2, [pc, #316]	; (8000f98 <ADC_ConfigureBoostMode+0x148>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	bf18      	it	ne
 8000e5e:	428b      	cmpne	r3, r1
 8000e60:	d123      	bne.n	8000eaa <ADC_ConfigureBoostMode+0x5a>
 8000e62:	4b4e      	ldr	r3, [pc, #312]	; (8000f9c <ADC_ConfigureBoostMode+0x14c>)
 8000e64:	689b      	ldr	r3, [r3, #8]
 8000e66:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8000e6a:	bf14      	ite	ne
 8000e6c:	2301      	movne	r3, #1
 8000e6e:	2300      	moveq	r3, #0
 8000e70:	b34b      	cbz	r3, 8000ec6 <ADC_ConfigureBoostMode+0x76>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8000e72:	f003 f951 	bl	8004118 <HAL_RCC_GetHCLKFreq>
 8000e76:	4604      	mov	r4, r0
    switch(hadc->Init.ClockPrescaler)
 8000e78:	686b      	ldr	r3, [r5, #4]
 8000e7a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000e7e:	d01c      	beq.n	8000eba <ADC_ConfigureBoostMode+0x6a>
 8000e80:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8000e84:	d01d      	beq.n	8000ec2 <ADC_ConfigureBoostMode+0x72>
 8000e86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e8a:	d016      	beq.n	8000eba <ADC_ConfigureBoostMode+0x6a>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if(HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8000e8c:	f7ff fc20 	bl	80006d0 <HAL_GetREVID>
 8000e90:	f241 0303 	movw	r3, #4099	; 0x1003
 8000e94:	4298      	cmp	r0, r3
 8000e96:	d856      	bhi.n	8000f46 <ADC_ConfigureBoostMode+0xf6>
  {
    if(freq > 20000000UL)
 8000e98:	4b41      	ldr	r3, [pc, #260]	; (8000fa0 <ADC_ConfigureBoostMode+0x150>)
 8000e9a:	429c      	cmp	r4, r3
 8000e9c:	d94d      	bls.n	8000f3a <ADC_ConfigureBoostMode+0xea>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8000e9e:	682a      	ldr	r2, [r5, #0]
 8000ea0:	6893      	ldr	r3, [r2, #8]
 8000ea2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ea6:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8000ea8:	bd38      	pop	{r3, r4, r5, pc}
  if(ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8000eaa:	4b3e      	ldr	r3, [pc, #248]	; (8000fa4 <ADC_ConfigureBoostMode+0x154>)
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8000eb2:	bf14      	ite	ne
 8000eb4:	2301      	movne	r3, #1
 8000eb6:	2300      	moveq	r3, #0
 8000eb8:	e7da      	b.n	8000e70 <ADC_ConfigureBoostMode+0x20>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8000eba:	0c1b      	lsrs	r3, r3, #16
 8000ebc:	fbb4 f4f3 	udiv	r4, r4, r3
        break;
 8000ec0:	e7e4      	b.n	8000e8c <ADC_ConfigureBoostMode+0x3c>
        freq /= 4UL;
 8000ec2:	0884      	lsrs	r4, r0, #2
        break;
 8000ec4:	e7e2      	b.n	8000e8c <ADC_ConfigureBoostMode+0x3c>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8000ec6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000eca:	f004 f9ef 	bl	80052ac <HAL_RCCEx_GetPeriphCLKFreq>
 8000ece:	4604      	mov	r4, r0
    switch(hadc->Init.ClockPrescaler)
 8000ed0:	686b      	ldr	r3, [r5, #4]
 8000ed2:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8000ed6:	d016      	beq.n	8000f06 <ADC_ConfigureBoostMode+0xb6>
 8000ed8:	d90b      	bls.n	8000ef2 <ADC_ConfigureBoostMode+0xa2>
 8000eda:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8000ede:	d028      	beq.n	8000f32 <ADC_ConfigureBoostMode+0xe2>
 8000ee0:	d81d      	bhi.n	8000f1e <ADC_ConfigureBoostMode+0xce>
 8000ee2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8000ee6:	d022      	beq.n	8000f2e <ADC_ConfigureBoostMode+0xde>
 8000ee8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000eec:	d1ce      	bne.n	8000e8c <ADC_ConfigureBoostMode+0x3c>
        freq /= 32UL;
 8000eee:	0944      	lsrs	r4, r0, #5
        break;
 8000ef0:	e7cc      	b.n	8000e8c <ADC_ConfigureBoostMode+0x3c>
    switch(hadc->Init.ClockPrescaler)
 8000ef2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8000ef6:	d006      	beq.n	8000f06 <ADC_ConfigureBoostMode+0xb6>
 8000ef8:	d80a      	bhi.n	8000f10 <ADC_ConfigureBoostMode+0xc0>
 8000efa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8000efe:	d002      	beq.n	8000f06 <ADC_ConfigureBoostMode+0xb6>
 8000f00:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8000f04:	d1c2      	bne.n	8000e8c <ADC_ConfigureBoostMode+0x3c>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8000f06:	0c9b      	lsrs	r3, r3, #18
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	fbb4 f4f3 	udiv	r4, r4, r3
        break;
 8000f0e:	e7bd      	b.n	8000e8c <ADC_ConfigureBoostMode+0x3c>
    switch(hadc->Init.ClockPrescaler)
 8000f10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8000f14:	d0f7      	beq.n	8000f06 <ADC_ConfigureBoostMode+0xb6>
 8000f16:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8000f1a:	d1b7      	bne.n	8000e8c <ADC_ConfigureBoostMode+0x3c>
 8000f1c:	e7f3      	b.n	8000f06 <ADC_ConfigureBoostMode+0xb6>
 8000f1e:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8000f22:	d008      	beq.n	8000f36 <ADC_ConfigureBoostMode+0xe6>
 8000f24:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8000f28:	d1b0      	bne.n	8000e8c <ADC_ConfigureBoostMode+0x3c>
        freq /= 256UL;
 8000f2a:	0a04      	lsrs	r4, r0, #8
        break;
 8000f2c:	e7ae      	b.n	8000e8c <ADC_ConfigureBoostMode+0x3c>
        freq /= 16UL;
 8000f2e:	0904      	lsrs	r4, r0, #4
      break;
 8000f30:	e7ac      	b.n	8000e8c <ADC_ConfigureBoostMode+0x3c>
        freq /= 64UL;
 8000f32:	0984      	lsrs	r4, r0, #6
        break;
 8000f34:	e7aa      	b.n	8000e8c <ADC_ConfigureBoostMode+0x3c>
        freq /= 128UL;
 8000f36:	09c4      	lsrs	r4, r0, #7
        break;
 8000f38:	e7a8      	b.n	8000e8c <ADC_ConfigureBoostMode+0x3c>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8000f3a:	682a      	ldr	r2, [r5, #0]
 8000f3c:	6893      	ldr	r3, [r2, #8]
 8000f3e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f42:	6093      	str	r3, [r2, #8]
 8000f44:	e7b0      	b.n	8000ea8 <ADC_ConfigureBoostMode+0x58>
    freq /= 2U; /* divider by 2 for Rev.V */
 8000f46:	0864      	lsrs	r4, r4, #1
    if (freq <= 6250000UL)
 8000f48:	4b17      	ldr	r3, [pc, #92]	; (8000fa8 <ADC_ConfigureBoostMode+0x158>)
 8000f4a:	429c      	cmp	r4, r3
 8000f4c:	d90b      	bls.n	8000f66 <ADC_ConfigureBoostMode+0x116>
    else if(freq <= 12500000UL)
 8000f4e:	4b17      	ldr	r3, [pc, #92]	; (8000fac <ADC_ConfigureBoostMode+0x15c>)
 8000f50:	429c      	cmp	r4, r3
 8000f52:	d90e      	bls.n	8000f72 <ADC_ConfigureBoostMode+0x122>
    else if(freq <= 25000000UL)
 8000f54:	4b16      	ldr	r3, [pc, #88]	; (8000fb0 <ADC_ConfigureBoostMode+0x160>)
 8000f56:	429c      	cmp	r4, r3
 8000f58:	d913      	bls.n	8000f82 <ADC_ConfigureBoostMode+0x132>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8000f5a:	682a      	ldr	r2, [r5, #0]
 8000f5c:	6893      	ldr	r3, [r2, #8]
 8000f5e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000f62:	6093      	str	r3, [r2, #8]
}
 8000f64:	e7a0      	b.n	8000ea8 <ADC_ConfigureBoostMode+0x58>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8000f66:	682a      	ldr	r2, [r5, #0]
 8000f68:	6893      	ldr	r3, [r2, #8]
 8000f6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f6e:	6093      	str	r3, [r2, #8]
 8000f70:	e79a      	b.n	8000ea8 <ADC_ConfigureBoostMode+0x58>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8000f72:	682a      	ldr	r2, [r5, #0]
 8000f74:	6893      	ldr	r3, [r2, #8]
 8000f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f7e:	6093      	str	r3, [r2, #8]
 8000f80:	e792      	b.n	8000ea8 <ADC_ConfigureBoostMode+0x58>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8000f82:	682a      	ldr	r2, [r5, #0]
 8000f84:	6893      	ldr	r3, [r2, #8]
 8000f86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f8e:	6093      	str	r3, [r2, #8]
 8000f90:	e78a      	b.n	8000ea8 <ADC_ConfigureBoostMode+0x58>
 8000f92:	bf00      	nop
 8000f94:	40022000 	.word	0x40022000
 8000f98:	40022100 	.word	0x40022100
 8000f9c:	40022300 	.word	0x40022300
 8000fa0:	01312d00 	.word	0x01312d00
 8000fa4:	58026300 	.word	0x58026300
 8000fa8:	005f5e10 	.word	0x005f5e10
 8000fac:	00bebc20 	.word	0x00bebc20
 8000fb0:	017d7840 	.word	0x017d7840

08000fb4 <HAL_ADC_Init>:
{
 8000fb4:	b530      	push	{r4, r5, lr}
 8000fb6:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8000fbc:	2800      	cmp	r0, #0
 8000fbe:	f000 811c 	beq.w	80011fa <HAL_ADC_Init+0x246>
 8000fc2:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000fc4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000fc6:	b1e3      	cbz	r3, 8001002 <HAL_ADC_Init+0x4e>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000fc8:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000fca:	689a      	ldr	r2, [r3, #8]
 8000fcc:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8000fd0:	d003      	beq.n	8000fda <HAL_ADC_Init+0x26>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000fd2:	6899      	ldr	r1, [r3, #8]
 8000fd4:	4a8a      	ldr	r2, [pc, #552]	; (8001200 <HAL_ADC_Init+0x24c>)
 8000fd6:	400a      	ands	r2, r1
 8000fd8:	609a      	str	r2, [r3, #8]
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000fda:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000fdc:	689a      	ldr	r2, [r3, #8]
 8000fde:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8000fe2:	d11b      	bne.n	800101c <HAL_ADC_Init+0x68>
  MODIFY_REG(ADCx->CR,
 8000fe4:	6899      	ldr	r1, [r3, #8]
 8000fe6:	4a87      	ldr	r2, [pc, #540]	; (8001204 <HAL_ADC_Init+0x250>)
 8000fe8:	400a      	ands	r2, r1
 8000fea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000fee:	609a      	str	r2, [r3, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000ff0:	4b85      	ldr	r3, [pc, #532]	; (8001208 <HAL_ADC_Init+0x254>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	099b      	lsrs	r3, r3, #6
 8000ff6:	4a85      	ldr	r2, [pc, #532]	; (800120c <HAL_ADC_Init+0x258>)
 8000ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8000ffc:	099b      	lsrs	r3, r3, #6
 8000ffe:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001000:	e009      	b.n	8001016 <HAL_ADC_Init+0x62>
    HAL_ADC_MspInit(hadc);
 8001002:	f009 fabb 	bl	800a57c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001006:	2300      	movs	r3, #0
 8001008:	65a3      	str	r3, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 800100a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 800100e:	e7db      	b.n	8000fc8 <HAL_ADC_Init+0x14>
      wait_loop_index--;
 8001010:	9b01      	ldr	r3, [sp, #4]
 8001012:	3b01      	subs	r3, #1
 8001014:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001016:	9b01      	ldr	r3, [sp, #4]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d1f9      	bne.n	8001010 <HAL_ADC_Init+0x5c>
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800101c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8001024:	f040 809d 	bne.w	8001162 <HAL_ADC_Init+0x1ae>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001028:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800102a:	f042 0210 	orr.w	r2, r2, #16
 800102e:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001030:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001032:	f042 0201 	orr.w	r2, r2, #1
 8001036:	65a2      	str	r2, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8001038:	2501      	movs	r5, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800103a:	689a      	ldr	r2, [r3, #8]
 800103c:	f012 0f04 	tst.w	r2, #4
 8001040:	f000 8091 	beq.w	8001166 <HAL_ADC_Init+0x1b2>
 8001044:	2101      	movs	r1, #1
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001046:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001048:	f012 0f10 	tst.w	r2, #16
 800104c:	f040 80cd 	bne.w	80011ea <HAL_ADC_Init+0x236>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001050:	2900      	cmp	r1, #0
 8001052:	f040 80ca 	bne.w	80011ea <HAL_ADC_Init+0x236>
    ADC_STATE_CLR_SET(hadc->State,
 8001056:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001058:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 800105c:	f042 0202 	orr.w	r2, r2, #2
 8001060:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001062:	689a      	ldr	r2, [r3, #8]
 8001064:	f012 0f01 	tst.w	r2, #1
 8001068:	d121      	bne.n	80010ae <HAL_ADC_Init+0xfa>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800106a:	4969      	ldr	r1, [pc, #420]	; (8001210 <HAL_ADC_Init+0x25c>)
 800106c:	4a69      	ldr	r2, [pc, #420]	; (8001214 <HAL_ADC_Init+0x260>)
 800106e:	4293      	cmp	r3, r2
 8001070:	bf18      	it	ne
 8001072:	428b      	cmpne	r3, r1
 8001074:	bf0c      	ite	eq
 8001076:	2301      	moveq	r3, #1
 8001078:	2300      	movne	r3, #0
 800107a:	d17a      	bne.n	8001172 <HAL_ADC_Init+0x1be>
 800107c:	688a      	ldr	r2, [r1, #8]
 800107e:	f012 0f01 	tst.w	r2, #1
 8001082:	d072      	beq.n	800116a <HAL_ADC_Init+0x1b6>
 8001084:	2201      	movs	r2, #1
 8001086:	4963      	ldr	r1, [pc, #396]	; (8001214 <HAL_ADC_Init+0x260>)
 8001088:	6889      	ldr	r1, [r1, #8]
 800108a:	f011 0f01 	tst.w	r1, #1
 800108e:	d06e      	beq.n	800116e <HAL_ADC_Init+0x1ba>
 8001090:	2101      	movs	r1, #1
 8001092:	430a      	orrs	r2, r1
 8001094:	bf0c      	ite	eq
 8001096:	2201      	moveq	r2, #1
 8001098:	2200      	movne	r2, #0
 800109a:	b142      	cbz	r2, 80010ae <HAL_ADC_Init+0xfa>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800109c:	2b00      	cmp	r3, #0
 800109e:	d073      	beq.n	8001188 <HAL_ADC_Init+0x1d4>
 80010a0:	495d      	ldr	r1, [pc, #372]	; (8001218 <HAL_ADC_Init+0x264>)
 80010a2:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80010a4:	688a      	ldr	r2, [r1, #8]
 80010a6:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80010aa:	4313      	orrs	r3, r2
 80010ac:	608b      	str	r3, [r1, #8]
    if((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80010ae:	f7ff fb0f 	bl	80006d0 <HAL_GetREVID>
 80010b2:	f241 0303 	movw	r3, #4099	; 0x1003
 80010b6:	4298      	cmp	r0, r3
 80010b8:	d902      	bls.n	80010c0 <HAL_ADC_Init+0x10c>
 80010ba:	68a3      	ldr	r3, [r4, #8]
 80010bc:	2b10      	cmp	r3, #16
 80010be:	d065      	beq.n	800118c <HAL_ADC_Init+0x1d8>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80010c0:	7d62      	ldrb	r2, [r4, #21]
                  hadc->Init.Overrun                                                    |
 80010c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80010c4:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                  hadc->Init.Resolution                                                 |
 80010c8:	68a2      	ldr	r2, [r4, #8]
                  hadc->Init.Overrun                                                    |
 80010ca:	4313      	orrs	r3, r2
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode) );
 80010cc:	7f22      	ldrb	r2, [r4, #28]
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80010ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010d2:	7f22      	ldrb	r2, [r4, #28]
 80010d4:	2a01      	cmp	r2, #1
 80010d6:	d064      	beq.n	80011a2 <HAL_ADC_Init+0x1ee>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010d8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80010da:	b122      	cbz	r2, 80010e6 <HAL_ADC_Init+0x132>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80010dc:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80010e0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80010e2:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80010e4:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80010e6:	6821      	ldr	r1, [r4, #0]
 80010e8:	68c8      	ldr	r0, [r1, #12]
 80010ea:	4a4c      	ldr	r2, [pc, #304]	; (800121c <HAL_ADC_Init+0x268>)
 80010ec:	4002      	ands	r2, r0
 80010ee:	4313      	orrs	r3, r2
 80010f0:	60cb      	str	r3, [r1, #12]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80010f2:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80010f4:	689a      	ldr	r2, [r3, #8]
 80010f6:	f012 0f04 	tst.w	r2, #4
 80010fa:	d057      	beq.n	80011ac <HAL_ADC_Init+0x1f8>
 80010fc:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80010fe:	689a      	ldr	r2, [r3, #8]
 8001100:	f012 0f08 	tst.w	r2, #8
 8001104:	d054      	beq.n	80011b0 <HAL_ADC_Init+0x1fc>
 8001106:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001108:	430a      	orrs	r2, r1
 800110a:	d11b      	bne.n	8001144 <HAL_ADC_Init+0x190>
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800110c:	7d21      	ldrb	r1, [r4, #20]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800110e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
      tmpCFGR = (
 8001110:	ea42 3181 	orr.w	r1, r2, r1, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001114:	68d8      	ldr	r0, [r3, #12]
 8001116:	4a42      	ldr	r2, [pc, #264]	; (8001220 <HAL_ADC_Init+0x26c>)
 8001118:	4002      	ands	r2, r0
 800111a:	430a      	orrs	r2, r1
 800111c:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 800111e:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8001122:	2b01      	cmp	r3, #1
 8001124:	d046      	beq.n	80011b4 <HAL_ADC_Init+0x200>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001126:	6822      	ldr	r2, [r4, #0]
 8001128:	6913      	ldr	r3, [r2, #16]
 800112a:	f023 0301 	bic.w	r3, r3, #1
 800112e:	6113      	str	r3, [r2, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001130:	6822      	ldr	r2, [r4, #0]
 8001132:	6913      	ldr	r3, [r2, #16]
 8001134:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001138:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800113a:	430b      	orrs	r3, r1
 800113c:	6113      	str	r3, [r2, #16]
      ADC_ConfigureBoostMode(hadc);
 800113e:	4620      	mov	r0, r4
 8001140:	f7ff fe86 	bl	8000e50 <ADC_ConfigureBoostMode>
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001144:	68e3      	ldr	r3, [r4, #12]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d046      	beq.n	80011d8 <HAL_ADC_Init+0x224>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800114a:	6822      	ldr	r2, [r4, #0]
 800114c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800114e:	f023 030f 	bic.w	r3, r3, #15
 8001152:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001154:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001156:	f023 0303 	bic.w	r3, r3, #3
 800115a:	f043 0301 	orr.w	r3, r3, #1
 800115e:	6563      	str	r3, [r4, #84]	; 0x54
 8001160:	e048      	b.n	80011f4 <HAL_ADC_Init+0x240>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001162:	2500      	movs	r5, #0
 8001164:	e769      	b.n	800103a <HAL_ADC_Init+0x86>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001166:	2100      	movs	r1, #0
 8001168:	e76d      	b.n	8001046 <HAL_ADC_Init+0x92>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800116a:	2200      	movs	r2, #0
 800116c:	e78b      	b.n	8001086 <HAL_ADC_Init+0xd2>
 800116e:	2100      	movs	r1, #0
 8001170:	e78f      	b.n	8001092 <HAL_ADC_Init+0xde>
 8001172:	4a2c      	ldr	r2, [pc, #176]	; (8001224 <HAL_ADC_Init+0x270>)
 8001174:	6892      	ldr	r2, [r2, #8]
 8001176:	f012 0f01 	tst.w	r2, #1
 800117a:	d003      	beq.n	8001184 <HAL_ADC_Init+0x1d0>
 800117c:	2201      	movs	r2, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800117e:	f082 0201 	eor.w	r2, r2, #1
 8001182:	e78a      	b.n	800109a <HAL_ADC_Init+0xe6>
 8001184:	2200      	movs	r2, #0
 8001186:	e7fa      	b.n	800117e <HAL_ADC_Init+0x1ca>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001188:	4927      	ldr	r1, [pc, #156]	; (8001228 <HAL_ADC_Init+0x274>)
 800118a:	e78a      	b.n	80010a2 <HAL_ADC_Init+0xee>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800118c:	7d61      	ldrb	r1, [r4, #21]
                  hadc->Init.Overrun                                                    |
 800118e:	6b22      	ldr	r2, [r4, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001190:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
                  hadc->Init.Overrun                                                    |
 8001194:	4313      	orrs	r3, r2
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode) );
 8001196:	7f22      	ldrb	r2, [r4, #28]
                  hadc->Init.Resolution |(ADC_CFGR_RES_1|ADC_CFGR_RES_0)                |
 8001198:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800119c:	f043 030c 	orr.w	r3, r3, #12
 80011a0:	e797      	b.n	80010d2 <HAL_ADC_Init+0x11e>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80011a2:	6a22      	ldr	r2, [r4, #32]
 80011a4:	3a01      	subs	r2, #1
 80011a6:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80011aa:	e795      	b.n	80010d8 <HAL_ADC_Init+0x124>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011ac:	2100      	movs	r1, #0
 80011ae:	e7a6      	b.n	80010fe <HAL_ADC_Init+0x14a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80011b0:	2200      	movs	r2, #0
 80011b2:	e7a9      	b.n	8001108 <HAL_ADC_Init+0x154>
       MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80011b4:	6820      	ldr	r0, [r4, #0]
 80011b6:	6902      	ldr	r2, [r0, #16]
 80011b8:	4b1c      	ldr	r3, [pc, #112]	; (800122c <HAL_ADC_Init+0x278>)
 80011ba:	4013      	ands	r3, r2
 80011bc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80011be:	1e51      	subs	r1, r2, #1
 80011c0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80011c2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80011c6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80011c8:	430a      	orrs	r2, r1
 80011ca:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80011cc:	430a      	orrs	r2, r1
 80011ce:	4313      	orrs	r3, r2
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	6103      	str	r3, [r0, #16]
 80011d6:	e7ab      	b.n	8001130 <HAL_ADC_Init+0x17c>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80011d8:	6821      	ldr	r1, [r4, #0]
 80011da:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80011dc:	f023 030f 	bic.w	r3, r3, #15
 80011e0:	69a2      	ldr	r2, [r4, #24]
 80011e2:	3a01      	subs	r2, #1
 80011e4:	4313      	orrs	r3, r2
 80011e6:	630b      	str	r3, [r1, #48]	; 0x30
 80011e8:	e7b4      	b.n	8001154 <HAL_ADC_Init+0x1a0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011ea:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80011ec:	f043 0310 	orr.w	r3, r3, #16
 80011f0:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80011f2:	2501      	movs	r5, #1
}
 80011f4:	4628      	mov	r0, r5
 80011f6:	b003      	add	sp, #12
 80011f8:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 80011fa:	2501      	movs	r5, #1
 80011fc:	e7fa      	b.n	80011f4 <HAL_ADC_Init+0x240>
 80011fe:	bf00      	nop
 8001200:	5fffffc0 	.word	0x5fffffc0
 8001204:	6fffffc0 	.word	0x6fffffc0
 8001208:	20000010 	.word	0x20000010
 800120c:	053e2d63 	.word	0x053e2d63
 8001210:	40022000 	.word	0x40022000
 8001214:	40022100 	.word	0x40022100
 8001218:	40022300 	.word	0x40022300
 800121c:	fff0c003 	.word	0xfff0c003
 8001220:	ffffbffc 	.word	0xffffbffc
 8001224:	58026000 	.word	0x58026000
 8001228:	58026300 	.word	0x58026300
 800122c:	fc00f81e 	.word	0xfc00f81e

08001230 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001230:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8001234:	2a01      	cmp	r2, #1
 8001236:	f000 80aa 	beq.w	800138e <HAL_ADCEx_MultiModeConfigChannel+0x15e>
{
 800123a:	b430      	push	{r4, r5}
 800123c:	b09a      	sub	sp, #104	; 0x68
 800123e:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8001240:	2201      	movs	r2, #1
 8001242:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001246:	6802      	ldr	r2, [r0, #0]
 8001248:	4852      	ldr	r0, [pc, #328]	; (8001394 <HAL_ADCEx_MultiModeConfigChannel+0x164>)
 800124a:	4282      	cmp	r2, r0
 800124c:	d043      	beq.n	80012d6 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 800124e:	2000      	movs	r0, #0
 8001250:	9001      	str	r0, [sp, #4]

  if (tmphadcSlave.Instance == NULL)
 8001252:	9801      	ldr	r0, [sp, #4]
 8001254:	2800      	cmp	r0, #0
 8001256:	d042      	beq.n	80012de <HAL_ADCEx_MultiModeConfigChannel+0xae>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001258:	6880      	ldr	r0, [r0, #8]
 800125a:	f010 0f04 	tst.w	r0, #4
 800125e:	d047      	beq.n	80012f0 <HAL_ADCEx_MultiModeConfigChannel+0xc0>
 8001260:	2401      	movs	r4, #1
 8001262:	6890      	ldr	r0, [r2, #8]
 8001264:	f010 0f04 	tst.w	r0, #4
 8001268:	f040 8082 	bne.w	8001370 <HAL_ADCEx_MultiModeConfigChannel+0x140>
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmphadcSlave_conversion_on_going == 0UL))
 800126c:	2c00      	cmp	r4, #0
 800126e:	d17f      	bne.n	8001370 <HAL_ADCEx_MultiModeConfigChannel+0x140>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8001270:	4c48      	ldr	r4, [pc, #288]	; (8001394 <HAL_ADCEx_MultiModeConfigChannel+0x164>)
 8001272:	4849      	ldr	r0, [pc, #292]	; (8001398 <HAL_ADCEx_MultiModeConfigChannel+0x168>)
 8001274:	4282      	cmp	r2, r0
 8001276:	bf18      	it	ne
 8001278:	42a2      	cmpne	r2, r4
 800127a:	d13b      	bne.n	80012f4 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 800127c:	f500 7000 	add.w	r0, r0, #512	; 0x200

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001280:	680a      	ldr	r2, [r1, #0]
 8001282:	2a00      	cmp	r2, #0
 8001284:	d047      	beq.n	8001316 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
    MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8001286:	6882      	ldr	r2, [r0, #8]
 8001288:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800128c:	684c      	ldr	r4, [r1, #4]
 800128e:	4322      	orrs	r2, r4
 8001290:	6082      	str	r2, [r0, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	4d3f      	ldr	r5, [pc, #252]	; (8001394 <HAL_ADCEx_MultiModeConfigChannel+0x164>)
 8001296:	4c40      	ldr	r4, [pc, #256]	; (8001398 <HAL_ADCEx_MultiModeConfigChannel+0x168>)
 8001298:	42a2      	cmp	r2, r4
 800129a:	bf18      	it	ne
 800129c:	42aa      	cmpne	r2, r5
 800129e:	d12f      	bne.n	8001300 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80012a0:	68aa      	ldr	r2, [r5, #8]
 80012a2:	f012 0f01 	tst.w	r2, #1
 80012a6:	d027      	beq.n	80012f8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 80012a8:	2401      	movs	r4, #1
 80012aa:	4a3b      	ldr	r2, [pc, #236]	; (8001398 <HAL_ADCEx_MultiModeConfigChannel+0x168>)
 80012ac:	6892      	ldr	r2, [r2, #8]
 80012ae:	f012 0f01 	tst.w	r2, #1
 80012b2:	d023      	beq.n	80012fc <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80012b4:	2201      	movs	r2, #1
 80012b6:	4322      	orrs	r2, r4
 80012b8:	bf0c      	ite	eq
 80012ba:	2201      	moveq	r2, #1
 80012bc:	2200      	movne	r2, #0
 80012be:	2a00      	cmp	r2, #0
 80012c0:	d061      	beq.n	8001386 <HAL_ADCEx_MultiModeConfigChannel+0x156>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80012c2:	6884      	ldr	r4, [r0, #8]
 80012c4:	4a35      	ldr	r2, [pc, #212]	; (800139c <HAL_ADCEx_MultiModeConfigChannel+0x16c>)
 80012c6:	4022      	ands	r2, r4
 80012c8:	680c      	ldr	r4, [r1, #0]
 80012ca:	6889      	ldr	r1, [r1, #8]
 80012cc:	4321      	orrs	r1, r4
 80012ce:	430a      	orrs	r2, r1
 80012d0:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012d2:	2000      	movs	r0, #0
 80012d4:	e051      	b.n	800137a <HAL_ADCEx_MultiModeConfigChannel+0x14a>
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80012d6:	f500 7080 	add.w	r0, r0, #256	; 0x100
 80012da:	9001      	str	r0, [sp, #4]
 80012dc:	e7b9      	b.n	8001252 <HAL_ADCEx_MultiModeConfigChannel+0x22>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012de:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80012e0:	f042 0220 	orr.w	r2, r2, #32
 80012e4:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 80012e6:	2200      	movs	r2, #0
 80012e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 80012ec:	2001      	movs	r0, #1
 80012ee:	e047      	b.n	8001380 <HAL_ADCEx_MultiModeConfigChannel+0x150>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012f0:	2400      	movs	r4, #0
 80012f2:	e7b6      	b.n	8001262 <HAL_ADCEx_MultiModeConfigChannel+0x32>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80012f4:	482a      	ldr	r0, [pc, #168]	; (80013a0 <HAL_ADCEx_MultiModeConfigChannel+0x170>)
 80012f6:	e7c3      	b.n	8001280 <HAL_ADCEx_MultiModeConfigChannel+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80012f8:	2400      	movs	r4, #0
 80012fa:	e7d6      	b.n	80012aa <HAL_ADCEx_MultiModeConfigChannel+0x7a>
 80012fc:	2200      	movs	r2, #0
 80012fe:	e7da      	b.n	80012b6 <HAL_ADCEx_MultiModeConfigChannel+0x86>
 8001300:	4a28      	ldr	r2, [pc, #160]	; (80013a4 <HAL_ADCEx_MultiModeConfigChannel+0x174>)
 8001302:	6892      	ldr	r2, [r2, #8]
 8001304:	f012 0f01 	tst.w	r2, #1
 8001308:	d003      	beq.n	8001312 <HAL_ADCEx_MultiModeConfigChannel+0xe2>
 800130a:	2201      	movs	r2, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800130c:	f082 0201 	eor.w	r2, r2, #1
 8001310:	e7d5      	b.n	80012be <HAL_ADCEx_MultiModeConfigChannel+0x8e>
 8001312:	2200      	movs	r2, #0
 8001314:	e7fa      	b.n	800130c <HAL_ADCEx_MultiModeConfigChannel+0xdc>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8001316:	6881      	ldr	r1, [r0, #8]
 8001318:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
 800131c:	6081      	str	r1, [r0, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800131e:	6819      	ldr	r1, [r3, #0]
 8001320:	4d1c      	ldr	r5, [pc, #112]	; (8001394 <HAL_ADCEx_MultiModeConfigChannel+0x164>)
 8001322:	4c1d      	ldr	r4, [pc, #116]	; (8001398 <HAL_ADCEx_MultiModeConfigChannel+0x168>)
 8001324:	42a1      	cmp	r1, r4
 8001326:	bf18      	it	ne
 8001328:	42a9      	cmpne	r1, r5
 800132a:	d117      	bne.n	800135c <HAL_ADCEx_MultiModeConfigChannel+0x12c>
 800132c:	68a9      	ldr	r1, [r5, #8]
 800132e:	f011 0f01 	tst.w	r1, #1
 8001332:	d011      	beq.n	8001358 <HAL_ADCEx_MultiModeConfigChannel+0x128>
 8001334:	2401      	movs	r4, #1
 8001336:	4918      	ldr	r1, [pc, #96]	; (8001398 <HAL_ADCEx_MultiModeConfigChannel+0x168>)
 8001338:	6889      	ldr	r1, [r1, #8]
 800133a:	f011 0f01 	tst.w	r1, #1
 800133e:	d000      	beq.n	8001342 <HAL_ADCEx_MultiModeConfigChannel+0x112>
 8001340:	2201      	movs	r2, #1
 8001342:	4322      	orrs	r2, r4
 8001344:	bf0c      	ite	eq
 8001346:	2201      	moveq	r2, #1
 8001348:	2200      	movne	r2, #0
 800134a:	b1f2      	cbz	r2, 800138a <HAL_ADCEx_MultiModeConfigChannel+0x15a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800134c:	6881      	ldr	r1, [r0, #8]
 800134e:	4a13      	ldr	r2, [pc, #76]	; (800139c <HAL_ADCEx_MultiModeConfigChannel+0x16c>)
 8001350:	400a      	ands	r2, r1
 8001352:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001354:	2000      	movs	r0, #0
 8001356:	e010      	b.n	800137a <HAL_ADCEx_MultiModeConfigChannel+0x14a>
 8001358:	4614      	mov	r4, r2
 800135a:	e7ec      	b.n	8001336 <HAL_ADCEx_MultiModeConfigChannel+0x106>
 800135c:	4911      	ldr	r1, [pc, #68]	; (80013a4 <HAL_ADCEx_MultiModeConfigChannel+0x174>)
 800135e:	6889      	ldr	r1, [r1, #8]
 8001360:	f011 0f01 	tst.w	r1, #1
 8001364:	d000      	beq.n	8001368 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8001366:	2201      	movs	r2, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001368:	fab2 f282 	clz	r2, r2
 800136c:	0952      	lsrs	r2, r2, #5
 800136e:	e7ec      	b.n	800134a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001370:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001372:	f042 0220 	orr.w	r2, r2, #32
 8001376:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001378:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800137a:	2200      	movs	r2, #0
 800137c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8001380:	b01a      	add	sp, #104	; 0x68
 8001382:	bc30      	pop	{r4, r5}
 8001384:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001386:	2000      	movs	r0, #0
 8001388:	e7f7      	b.n	800137a <HAL_ADCEx_MultiModeConfigChannel+0x14a>
 800138a:	2000      	movs	r0, #0
 800138c:	e7f5      	b.n	800137a <HAL_ADCEx_MultiModeConfigChannel+0x14a>
  __HAL_LOCK(hadc);
 800138e:	2002      	movs	r0, #2
}
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40022000 	.word	0x40022000
 8001398:	40022100 	.word	0x40022100
 800139c:	fffff0e0 	.word	0xfffff0e0
 80013a0:	58026300 	.word	0x58026300
 80013a4:	58026000 	.word	0x58026000

080013a8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a8:	4906      	ldr	r1, [pc, #24]	; (80013c4 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80013aa:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013b0:	041b      	lsls	r3, r3, #16
 80013b2:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013b4:	0200      	lsls	r0, r0, #8
 80013b6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013ba:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80013bc:	4a02      	ldr	r2, [pc, #8]	; (80013c8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80013be:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 80013c0:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80013c2:	4770      	bx	lr
 80013c4:	e000ed00 	.word	0xe000ed00
 80013c8:	05fa0000 	.word	0x05fa0000

080013cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013cc:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013ce:	4b15      	ldr	r3, [pc, #84]	; (8001424 <HAL_NVIC_SetPriority+0x58>)
 80013d0:	68db      	ldr	r3, [r3, #12]
 80013d2:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d6:	f1c3 0407 	rsb	r4, r3, #7
 80013da:	2c04      	cmp	r4, #4
 80013dc:	bf28      	it	cs
 80013de:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013e0:	1d1d      	adds	r5, r3, #4
 80013e2:	2d06      	cmp	r5, #6
 80013e4:	d914      	bls.n	8001410 <HAL_NVIC_SetPriority+0x44>
 80013e6:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80013ec:	fa05 f404 	lsl.w	r4, r5, r4
 80013f0:	ea21 0104 	bic.w	r1, r1, r4
 80013f4:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f6:	fa05 f303 	lsl.w	r3, r5, r3
 80013fa:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013fe:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001400:	2800      	cmp	r0, #0
 8001402:	db07      	blt.n	8001414 <HAL_NVIC_SetPriority+0x48>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001404:	0109      	lsls	r1, r1, #4
 8001406:	b2c9      	uxtb	r1, r1
 8001408:	4b07      	ldr	r3, [pc, #28]	; (8001428 <HAL_NVIC_SetPriority+0x5c>)
 800140a:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800140c:	bc30      	pop	{r4, r5}
 800140e:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001410:	2300      	movs	r3, #0
 8001412:	e7e9      	b.n	80013e8 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001414:	f000 000f 	and.w	r0, r0, #15
 8001418:	0109      	lsls	r1, r1, #4
 800141a:	b2c9      	uxtb	r1, r1
 800141c:	4b03      	ldr	r3, [pc, #12]	; (800142c <HAL_NVIC_SetPriority+0x60>)
 800141e:	5419      	strb	r1, [r3, r0]
 8001420:	e7f4      	b.n	800140c <HAL_NVIC_SetPriority+0x40>
 8001422:	bf00      	nop
 8001424:	e000ed00 	.word	0xe000ed00
 8001428:	e000e400 	.word	0xe000e400
 800142c:	e000ed14 	.word	0xe000ed14

08001430 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001430:	2800      	cmp	r0, #0
 8001432:	db07      	blt.n	8001444 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001434:	f000 021f 	and.w	r2, r0, #31
 8001438:	0940      	lsrs	r0, r0, #5
 800143a:	2301      	movs	r3, #1
 800143c:	4093      	lsls	r3, r2
 800143e:	4a02      	ldr	r2, [pc, #8]	; (8001448 <HAL_NVIC_EnableIRQ+0x18>)
 8001440:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	e000e100 	.word	0xe000e100

0800144c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800144c:	3801      	subs	r0, #1
 800144e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001452:	d20a      	bcs.n	800146a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001454:	4b06      	ldr	r3, [pc, #24]	; (8001470 <HAL_SYSTICK_Config+0x24>)
 8001456:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001458:	4a06      	ldr	r2, [pc, #24]	; (8001474 <HAL_SYSTICK_Config+0x28>)
 800145a:	21f0      	movs	r1, #240	; 0xf0
 800145c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001460:	2000      	movs	r0, #0
 8001462:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001464:	2207      	movs	r2, #7
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800146a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	e000e010 	.word	0xe000e010
 8001474:	e000ed00 	.word	0xe000ed00

08001478 <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8001478:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800147c:	4a04      	ldr	r2, [pc, #16]	; (8001490 <HAL_MPU_Disable+0x18>)
 800147e:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001480:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001484:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001486:	4b03      	ldr	r3, [pc, #12]	; (8001494 <HAL_MPU_Disable+0x1c>)
 8001488:	2200      	movs	r2, #0
 800148a:	605a      	str	r2, [r3, #4]
}
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	e000ed00 	.word	0xe000ed00
 8001494:	e000ed90 	.word	0xe000ed90

08001498 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001498:	f040 0001 	orr.w	r0, r0, #1
 800149c:	4b05      	ldr	r3, [pc, #20]	; (80014b4 <HAL_MPU_Enable+0x1c>)
 800149e:	6058      	str	r0, [r3, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80014a0:	4a05      	ldr	r2, [pc, #20]	; (80014b8 <HAL_MPU_Enable+0x20>)
 80014a2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80014a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014a8:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80014aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80014ae:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80014b2:	4770      	bx	lr
 80014b4:	e000ed90 	.word	0xe000ed90
 80014b8:	e000ed00 	.word	0xe000ed00

080014bc <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80014bc:	7842      	ldrb	r2, [r0, #1]
 80014be:	4b13      	ldr	r3, [pc, #76]	; (800150c <HAL_MPU_ConfigRegion+0x50>)
 80014c0:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 80014c2:	7803      	ldrb	r3, [r0, #0]
 80014c4:	b923      	cbnz	r3, 80014d0 <HAL_MPU_ConfigRegion+0x14>
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00;
 80014c6:	4b11      	ldr	r3, [pc, #68]	; (800150c <HAL_MPU_ConfigRegion+0x50>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 80014cc:	611a      	str	r2, [r3, #16]
  }
}
 80014ce:	4770      	bx	lr
    MPU->RBAR = MPU_Init->BaseAddress;
 80014d0:	6843      	ldr	r3, [r0, #4]
 80014d2:	4a0e      	ldr	r2, [pc, #56]	; (800150c <HAL_MPU_ConfigRegion+0x50>)
 80014d4:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80014d6:	7b01      	ldrb	r1, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80014d8:	7ac3      	ldrb	r3, [r0, #11]
 80014da:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80014dc:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80014e0:	7a81      	ldrb	r1, [r0, #10]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80014e2:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80014e6:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80014e8:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80014ec:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80014ee:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80014f2:	7bc1      	ldrb	r1, [r0, #15]
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80014f4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80014f8:	7a41      	ldrb	r1, [r0, #9]
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80014fa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80014fe:	7a01      	ldrb	r1, [r0, #8]
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001500:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001504:	7801      	ldrb	r1, [r0, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001506:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001508:	6113      	str	r3, [r2, #16]
 800150a:	4770      	bx	lr
 800150c:	e000ed90 	.word	0xe000ed90

08001510 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001510:	b4f0      	push	{r4, r5, r6, r7}
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001512:	6d87      	ldr	r7, [r0, #88]	; 0x58
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001514:	6804      	ldr	r4, [r0, #0]
 8001516:	4e65      	ldr	r6, [pc, #404]	; (80016ac <DMA_SetConfig+0x19c>)
 8001518:	4d65      	ldr	r5, [pc, #404]	; (80016b0 <DMA_SetConfig+0x1a0>)
 800151a:	42ac      	cmp	r4, r5
 800151c:	bf18      	it	ne
 800151e:	42b4      	cmpne	r4, r6
 8001520:	d042      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001522:	3518      	adds	r5, #24
 8001524:	42ac      	cmp	r4, r5
 8001526:	d03f      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001528:	3518      	adds	r5, #24
 800152a:	42ac      	cmp	r4, r5
 800152c:	d03c      	beq.n	80015a8 <DMA_SetConfig+0x98>
 800152e:	3518      	adds	r5, #24
 8001530:	42ac      	cmp	r4, r5
 8001532:	d039      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001534:	3518      	adds	r5, #24
 8001536:	42ac      	cmp	r4, r5
 8001538:	d036      	beq.n	80015a8 <DMA_SetConfig+0x98>
 800153a:	3518      	adds	r5, #24
 800153c:	42ac      	cmp	r4, r5
 800153e:	d033      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001540:	3518      	adds	r5, #24
 8001542:	42ac      	cmp	r4, r5
 8001544:	d030      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001546:	f505 7556 	add.w	r5, r5, #856	; 0x358
 800154a:	42ac      	cmp	r4, r5
 800154c:	d02c      	beq.n	80015a8 <DMA_SetConfig+0x98>
 800154e:	3518      	adds	r5, #24
 8001550:	42ac      	cmp	r4, r5
 8001552:	d029      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001554:	3518      	adds	r5, #24
 8001556:	42ac      	cmp	r4, r5
 8001558:	d026      	beq.n	80015a8 <DMA_SetConfig+0x98>
 800155a:	3518      	adds	r5, #24
 800155c:	42ac      	cmp	r4, r5
 800155e:	d023      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001560:	3518      	adds	r5, #24
 8001562:	42ac      	cmp	r4, r5
 8001564:	d020      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001566:	3518      	adds	r5, #24
 8001568:	42ac      	cmp	r4, r5
 800156a:	d01d      	beq.n	80015a8 <DMA_SetConfig+0x98>
 800156c:	3518      	adds	r5, #24
 800156e:	42ac      	cmp	r4, r5
 8001570:	d01a      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001572:	3518      	adds	r5, #24
 8001574:	42ac      	cmp	r4, r5
 8001576:	d017      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001578:	4d4e      	ldr	r5, [pc, #312]	; (80016b4 <DMA_SetConfig+0x1a4>)
 800157a:	42ac      	cmp	r4, r5
 800157c:	d014      	beq.n	80015a8 <DMA_SetConfig+0x98>
 800157e:	3514      	adds	r5, #20
 8001580:	42ac      	cmp	r4, r5
 8001582:	d011      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001584:	3514      	adds	r5, #20
 8001586:	42ac      	cmp	r4, r5
 8001588:	d00e      	beq.n	80015a8 <DMA_SetConfig+0x98>
 800158a:	3514      	adds	r5, #20
 800158c:	42ac      	cmp	r4, r5
 800158e:	d00b      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001590:	3514      	adds	r5, #20
 8001592:	42ac      	cmp	r4, r5
 8001594:	d008      	beq.n	80015a8 <DMA_SetConfig+0x98>
 8001596:	3514      	adds	r5, #20
 8001598:	42ac      	cmp	r4, r5
 800159a:	d005      	beq.n	80015a8 <DMA_SetConfig+0x98>
 800159c:	3514      	adds	r5, #20
 800159e:	42ac      	cmp	r4, r5
 80015a0:	d002      	beq.n	80015a8 <DMA_SetConfig+0x98>
 80015a2:	3514      	adds	r5, #20
 80015a4:	42ac      	cmp	r4, r5
 80015a6:	d107      	bne.n	80015b8 <DMA_SetConfig+0xa8>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015a8:	6e44      	ldr	r4, [r0, #100]	; 0x64
 80015aa:	6e85      	ldr	r5, [r0, #104]	; 0x68
 80015ac:	6065      	str	r5, [r4, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80015ae:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
 80015b0:	b114      	cbz	r4, 80015b8 <DMA_SetConfig+0xa8>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015b2:	6f04      	ldr	r4, [r0, #112]	; 0x70
 80015b4:	6f45      	ldr	r5, [r0, #116]	; 0x74
 80015b6:	6065      	str	r5, [r4, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80015b8:	6804      	ldr	r4, [r0, #0]
 80015ba:	4e3c      	ldr	r6, [pc, #240]	; (80016ac <DMA_SetConfig+0x19c>)
 80015bc:	4d3c      	ldr	r5, [pc, #240]	; (80016b0 <DMA_SetConfig+0x1a0>)
 80015be:	42ac      	cmp	r4, r5
 80015c0:	bf18      	it	ne
 80015c2:	42b4      	cmpne	r4, r6
 80015c4:	d052      	beq.n	800166c <DMA_SetConfig+0x15c>
 80015c6:	3518      	adds	r5, #24
 80015c8:	42ac      	cmp	r4, r5
 80015ca:	d04f      	beq.n	800166c <DMA_SetConfig+0x15c>
 80015cc:	3518      	adds	r5, #24
 80015ce:	42ac      	cmp	r4, r5
 80015d0:	d04c      	beq.n	800166c <DMA_SetConfig+0x15c>
 80015d2:	3518      	adds	r5, #24
 80015d4:	42ac      	cmp	r4, r5
 80015d6:	d049      	beq.n	800166c <DMA_SetConfig+0x15c>
 80015d8:	3518      	adds	r5, #24
 80015da:	42ac      	cmp	r4, r5
 80015dc:	d046      	beq.n	800166c <DMA_SetConfig+0x15c>
 80015de:	3518      	adds	r5, #24
 80015e0:	42ac      	cmp	r4, r5
 80015e2:	d043      	beq.n	800166c <DMA_SetConfig+0x15c>
 80015e4:	3518      	adds	r5, #24
 80015e6:	42ac      	cmp	r4, r5
 80015e8:	d040      	beq.n	800166c <DMA_SetConfig+0x15c>
 80015ea:	f505 7556 	add.w	r5, r5, #856	; 0x358
 80015ee:	42ac      	cmp	r4, r5
 80015f0:	d03c      	beq.n	800166c <DMA_SetConfig+0x15c>
 80015f2:	3518      	adds	r5, #24
 80015f4:	42ac      	cmp	r4, r5
 80015f6:	d039      	beq.n	800166c <DMA_SetConfig+0x15c>
 80015f8:	3518      	adds	r5, #24
 80015fa:	42ac      	cmp	r4, r5
 80015fc:	d036      	beq.n	800166c <DMA_SetConfig+0x15c>
 80015fe:	3518      	adds	r5, #24
 8001600:	42ac      	cmp	r4, r5
 8001602:	d033      	beq.n	800166c <DMA_SetConfig+0x15c>
 8001604:	3518      	adds	r5, #24
 8001606:	42ac      	cmp	r4, r5
 8001608:	d030      	beq.n	800166c <DMA_SetConfig+0x15c>
 800160a:	3518      	adds	r5, #24
 800160c:	42ac      	cmp	r4, r5
 800160e:	d02d      	beq.n	800166c <DMA_SetConfig+0x15c>
 8001610:	3518      	adds	r5, #24
 8001612:	42ac      	cmp	r4, r5
 8001614:	d02a      	beq.n	800166c <DMA_SetConfig+0x15c>
 8001616:	3518      	adds	r5, #24
 8001618:	42ac      	cmp	r4, r5
 800161a:	d027      	beq.n	800166c <DMA_SetConfig+0x15c>

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800161c:	4e25      	ldr	r6, [pc, #148]	; (80016b4 <DMA_SetConfig+0x1a4>)
 800161e:	4d26      	ldr	r5, [pc, #152]	; (80016b8 <DMA_SetConfig+0x1a8>)
 8001620:	42ac      	cmp	r4, r5
 8001622:	bf18      	it	ne
 8001624:	42b4      	cmpne	r4, r6
 8001626:	d011      	beq.n	800164c <DMA_SetConfig+0x13c>
 8001628:	4d24      	ldr	r5, [pc, #144]	; (80016bc <DMA_SetConfig+0x1ac>)
 800162a:	42ac      	cmp	r4, r5
 800162c:	d00e      	beq.n	800164c <DMA_SetConfig+0x13c>
 800162e:	3514      	adds	r5, #20
 8001630:	42ac      	cmp	r4, r5
 8001632:	d00b      	beq.n	800164c <DMA_SetConfig+0x13c>
 8001634:	3514      	adds	r5, #20
 8001636:	42ac      	cmp	r4, r5
 8001638:	d008      	beq.n	800164c <DMA_SetConfig+0x13c>
 800163a:	3514      	adds	r5, #20
 800163c:	42ac      	cmp	r4, r5
 800163e:	d005      	beq.n	800164c <DMA_SetConfig+0x13c>
 8001640:	3514      	adds	r5, #20
 8001642:	42ac      	cmp	r4, r5
 8001644:	d002      	beq.n	800164c <DMA_SetConfig+0x13c>
 8001646:	3514      	adds	r5, #20
 8001648:	42ac      	cmp	r4, r5
 800164a:	d123      	bne.n	8001694 <DMA_SetConfig+0x184>
  {
    /* Clear all flags */
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800164c:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
 800164e:	f004 051f 	and.w	r5, r4, #31
 8001652:	2401      	movs	r4, #1
 8001654:	40ac      	lsls	r4, r5
 8001656:	607c      	str	r4, [r7, #4]

    /* Configure DMA Channel data length */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8001658:	6804      	ldr	r4, [r0, #0]
 800165a:	6063      	str	r3, [r4, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800165c:	6883      	ldr	r3, [r0, #8]
 800165e:	2b40      	cmp	r3, #64	; 0x40
 8001660:	d01f      	beq.n	80016a2 <DMA_SetConfig+0x192>
    }
    /* Memory to Peripheral */
    else
    {
      /* Configure DMA Channel source address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8001662:	6803      	ldr	r3, [r0, #0]
 8001664:	6099      	str	r1, [r3, #8]

      /* Configure DMA Channel destination address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8001666:	6803      	ldr	r3, [r0, #0]
 8001668:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800166a:	e013      	b.n	8001694 <DMA_SetConfig+0x184>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800166c:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
 800166e:	f004 051f 	and.w	r5, r4, #31
 8001672:	243f      	movs	r4, #63	; 0x3f
 8001674:	40ac      	lsls	r4, r5
 8001676:	60bc      	str	r4, [r7, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001678:	6805      	ldr	r5, [r0, #0]
 800167a:	682c      	ldr	r4, [r5, #0]
 800167c:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8001680:	602c      	str	r4, [r5, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8001682:	6804      	ldr	r4, [r0, #0]
 8001684:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001686:	6883      	ldr	r3, [r0, #8]
 8001688:	2b40      	cmp	r3, #64	; 0x40
 800168a:	d005      	beq.n	8001698 <DMA_SetConfig+0x188>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800168c:	6803      	ldr	r3, [r0, #0]
 800168e:	6099      	str	r1, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8001690:	6803      	ldr	r3, [r0, #0]
 8001692:	60da      	str	r2, [r3, #12]
}
 8001694:	bcf0      	pop	{r4, r5, r6, r7}
 8001696:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8001698:	6803      	ldr	r3, [r0, #0]
 800169a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800169c:	6803      	ldr	r3, [r0, #0]
 800169e:	60d9      	str	r1, [r3, #12]
 80016a0:	e7f8      	b.n	8001694 <DMA_SetConfig+0x184>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80016a2:	6803      	ldr	r3, [r0, #0]
 80016a4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80016a6:	6803      	ldr	r3, [r0, #0]
 80016a8:	60d9      	str	r1, [r3, #12]
 80016aa:	e7f3      	b.n	8001694 <DMA_SetConfig+0x184>
 80016ac:	40020010 	.word	0x40020010
 80016b0:	40020028 	.word	0x40020028
 80016b4:	58025408 	.word	0x58025408
 80016b8:	5802541c 	.word	0x5802541c
 80016bc:	58025430 	.word	0x58025430

080016c0 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80016c0:	6802      	ldr	r2, [r0, #0]
 80016c2:	4928      	ldr	r1, [pc, #160]	; (8001764 <DMA_CalcBaseAndBitshift+0xa4>)
 80016c4:	4b28      	ldr	r3, [pc, #160]	; (8001768 <DMA_CalcBaseAndBitshift+0xa8>)
 80016c6:	429a      	cmp	r2, r3
 80016c8:	bf18      	it	ne
 80016ca:	428a      	cmpne	r2, r1
 80016cc:	d02f      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 80016ce:	3318      	adds	r3, #24
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d02c      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 80016d4:	3318      	adds	r3, #24
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d029      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 80016da:	3318      	adds	r3, #24
 80016dc:	429a      	cmp	r2, r3
 80016de:	d026      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 80016e0:	3318      	adds	r3, #24
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d023      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 80016e6:	3318      	adds	r3, #24
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d020      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 80016ec:	3318      	adds	r3, #24
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d01d      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 80016f2:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d019      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 80016fa:	3318      	adds	r3, #24
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d016      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 8001700:	3318      	adds	r3, #24
 8001702:	429a      	cmp	r2, r3
 8001704:	d013      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 8001706:	3318      	adds	r3, #24
 8001708:	429a      	cmp	r2, r3
 800170a:	d010      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 800170c:	3318      	adds	r3, #24
 800170e:	429a      	cmp	r2, r3
 8001710:	d00d      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 8001712:	3318      	adds	r3, #24
 8001714:	429a      	cmp	r2, r3
 8001716:	d00a      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 8001718:	3318      	adds	r3, #24
 800171a:	429a      	cmp	r2, r3
 800171c:	d007      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
 800171e:	3318      	adds	r3, #24
 8001720:	429a      	cmp	r2, r3
 8001722:	d004      	beq.n	800172e <DMA_CalcBaseAndBitshift+0x6e>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8001724:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001728:	6582      	str	r2, [r0, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
}
 800172a:	6d80      	ldr	r0, [r0, #88]	; 0x58
 800172c:	4770      	bx	lr
{
 800172e:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001730:	b2d3      	uxtb	r3, r2
 8001732:	3b10      	subs	r3, #16
 8001734:	490d      	ldr	r1, [pc, #52]	; (800176c <DMA_CalcBaseAndBitshift+0xac>)
 8001736:	fba1 1303 	umull	r1, r3, r1, r3
 800173a:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800173c:	f003 0107 	and.w	r1, r3, #7
 8001740:	4c0b      	ldr	r4, [pc, #44]	; (8001770 <DMA_CalcBaseAndBitshift+0xb0>)
 8001742:	5c61      	ldrb	r1, [r4, r1]
 8001744:	65c1      	str	r1, [r0, #92]	; 0x5c
    if (stream_number > 3U)
 8001746:	2b03      	cmp	r3, #3
 8001748:	d806      	bhi.n	8001758 <DMA_CalcBaseAndBitshift+0x98>
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800174a:	4b0a      	ldr	r3, [pc, #40]	; (8001774 <DMA_CalcBaseAndBitshift+0xb4>)
 800174c:	4013      	ands	r3, r2
 800174e:	6583      	str	r3, [r0, #88]	; 0x58
}
 8001750:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8001752:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001756:	4770      	bx	lr
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8001758:	4b06      	ldr	r3, [pc, #24]	; (8001774 <DMA_CalcBaseAndBitshift+0xb4>)
 800175a:	4013      	ands	r3, r2
 800175c:	3304      	adds	r3, #4
 800175e:	6583      	str	r3, [r0, #88]	; 0x58
 8001760:	e7f6      	b.n	8001750 <DMA_CalcBaseAndBitshift+0x90>
 8001762:	bf00      	nop
 8001764:	40020010 	.word	0x40020010
 8001768:	40020028 	.word	0x40020028
 800176c:	aaaaaaab 	.word	0xaaaaaaab
 8001770:	0800c2e0 	.word	0x0800c2e0
 8001774:	fffffc00 	.word	0xfffffc00

08001778 <DMA_CheckFifoParam>:
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001778:	6983      	ldr	r3, [r0, #24]
 800177a:	b99b      	cbnz	r3, 80017a4 <DMA_CheckFifoParam+0x2c>
  {
    switch (hdma->Init.FIFOThreshold)
 800177c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800177e:	2b01      	cmp	r3, #1
 8001780:	d00a      	beq.n	8001798 <DMA_CheckFifoParam+0x20>
 8001782:	b11b      	cbz	r3, 800178c <DMA_CheckFifoParam+0x14>
 8001784:	2b02      	cmp	r3, #2
 8001786:	d001      	beq.n	800178c <DMA_CheckFifoParam+0x14>
  HAL_StatusTypeDef status = HAL_OK;
 8001788:	2000      	movs	r0, #0
 800178a:	4770      	bx	lr
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800178c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800178e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001792:	d12e      	bne.n	80017f2 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8001794:	2000      	movs	r0, #0
 8001796:	4770      	bx	lr
          status = HAL_ERROR;
        }
        break;

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001798:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800179a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800179e:	d02a      	beq.n	80017f6 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 80017a0:	2000      	movs	r0, #0
 80017a2:	4770      	bx	lr
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80017a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80017a8:	d006      	beq.n	80017b8 <DMA_CheckFifoParam+0x40>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80017aa:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d92a      	bls.n	8001806 <DMA_CheckFifoParam+0x8e>
 80017b0:	2b03      	cmp	r3, #3
 80017b2:	d016      	beq.n	80017e2 <DMA_CheckFifoParam+0x6a>
  HAL_StatusTypeDef status = HAL_OK;
 80017b4:	2000      	movs	r0, #0
 80017b6:	4770      	bx	lr
    switch (hdma->Init.FIFOThreshold)
 80017b8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80017ba:	2b03      	cmp	r3, #3
 80017bc:	d803      	bhi.n	80017c6 <DMA_CheckFifoParam+0x4e>
 80017be:	e8df f003 	tbb	[pc, r3]
 80017c2:	041c      	.short	0x041c
 80017c4:	0a1c      	.short	0x0a1c
  HAL_StatusTypeDef status = HAL_OK;
 80017c6:	2000      	movs	r0, #0
 80017c8:	4770      	bx	lr
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80017ca:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80017cc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80017d0:	d115      	bne.n	80017fe <DMA_CheckFifoParam+0x86>
  HAL_StatusTypeDef status = HAL_OK;
 80017d2:	2000      	movs	r0, #0
 80017d4:	4770      	bx	lr
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80017d6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80017d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80017dc:	d011      	beq.n	8001802 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 80017de:	2000      	movs	r0, #0
 80017e0:	4770      	bx	lr
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;

      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80017e2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80017e4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80017e8:	d001      	beq.n	80017ee <DMA_CheckFifoParam+0x76>
        {
          status = HAL_ERROR;
 80017ea:	2001      	movs	r0, #1
        break;
    }
  }

  return status;
}
 80017ec:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 80017ee:	2000      	movs	r0, #0
 80017f0:	4770      	bx	lr
          status = HAL_ERROR;
 80017f2:	2001      	movs	r0, #1
 80017f4:	4770      	bx	lr
          status = HAL_ERROR;
 80017f6:	2001      	movs	r0, #1
 80017f8:	4770      	bx	lr
        status = HAL_ERROR;
 80017fa:	2001      	movs	r0, #1
 80017fc:	4770      	bx	lr
          status = HAL_ERROR;
 80017fe:	2001      	movs	r0, #1
 8001800:	4770      	bx	lr
          status = HAL_ERROR;
 8001802:	2001      	movs	r0, #1
 8001804:	4770      	bx	lr
        status = HAL_ERROR;
 8001806:	2001      	movs	r0, #1
 8001808:	4770      	bx	lr
	...

0800180c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800180c:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800180e:	4922      	ldr	r1, [pc, #136]	; (8001898 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8001810:	4a22      	ldr	r2, [pc, #136]	; (800189c <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8001812:	4293      	cmp	r3, r2
 8001814:	bf18      	it	ne
 8001816:	428b      	cmpne	r3, r1
 8001818:	d028      	beq.n	800186c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
 800181a:	3214      	adds	r2, #20
 800181c:	4293      	cmp	r3, r2
 800181e:	d025      	beq.n	800186c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
 8001820:	3214      	adds	r2, #20
 8001822:	4293      	cmp	r3, r2
 8001824:	d022      	beq.n	800186c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
 8001826:	3214      	adds	r2, #20
 8001828:	4293      	cmp	r3, r2
 800182a:	d01f      	beq.n	800186c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
 800182c:	3214      	adds	r2, #20
 800182e:	4293      	cmp	r3, r2
 8001830:	d01c      	beq.n	800186c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
 8001832:	3214      	adds	r2, #20
 8001834:	4293      	cmp	r3, r2
 8001836:	d019      	beq.n	800186c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
 8001838:	3214      	adds	r2, #20
 800183a:	4293      	cmp	r3, r2
 800183c:	d016      	beq.n	800186c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800183e:	b2da      	uxtb	r2, r3
 8001840:	3a10      	subs	r2, #16
 8001842:	4917      	ldr	r1, [pc, #92]	; (80018a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x94>)
 8001844:	fba1 1202 	umull	r1, r2, r1, r2
 8001848:	0912      	lsrs	r2, r2, #4

    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800184a:	4916      	ldr	r1, [pc, #88]	; (80018a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x98>)
 800184c:	4419      	add	r1, r3
 800184e:	29a8      	cmp	r1, #168	; 0xa8
 8001850:	d91f      	bls.n	8001892 <DMA_CalcDMAMUXChannelBaseAndMask+0x86>
       (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001852:	4b15      	ldr	r3, [pc, #84]	; (80018a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x9c>)
 8001854:	4413      	add	r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	6603      	str	r3, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800185a:	4b14      	ldr	r3, [pc, #80]	; (80018ac <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 800185c:	6643      	str	r3, [r0, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800185e:	f002 021f 	and.w	r2, r2, #31
 8001862:	2301      	movs	r3, #1
 8001864:	fa03 f202 	lsl.w	r2, r3, r2
 8001868:	6682      	str	r2, [r0, #104]	; 0x68
  }
}
 800186a:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800186c:	b2db      	uxtb	r3, r3
 800186e:	3b08      	subs	r3, #8
 8001870:	4a0f      	ldr	r2, [pc, #60]	; (80018b0 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
 8001872:	fba2 2303 	umull	r2, r3, r2, r3
 8001876:	091b      	lsrs	r3, r3, #4
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001878:	4a0e      	ldr	r2, [pc, #56]	; (80018b4 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 800187a:	441a      	add	r2, r3
 800187c:	0092      	lsls	r2, r2, #2
 800187e:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8001880:	4a0d      	ldr	r2, [pc, #52]	; (80018b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8001882:	6642      	str	r2, [r0, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001884:	f003 031f 	and.w	r3, r3, #31
 8001888:	2201      	movs	r2, #1
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	6683      	str	r3, [r0, #104]	; 0x68
 8001890:	4770      	bx	lr
      stream_number += 8U;
 8001892:	3208      	adds	r2, #8
 8001894:	e7dd      	b.n	8001852 <DMA_CalcDMAMUXChannelBaseAndMask+0x46>
 8001896:	bf00      	nop
 8001898:	58025408 	.word	0x58025408
 800189c:	5802541c 	.word	0x5802541c
 80018a0:	aaaaaaab 	.word	0xaaaaaaab
 80018a4:	bffdfbf0 	.word	0xbffdfbf0
 80018a8:	10008200 	.word	0x10008200
 80018ac:	40020880 	.word	0x40020880
 80018b0:	cccccccd 	.word	0xcccccccd
 80018b4:	16009600 	.word	0x16009600
 80018b8:	58025880 	.word	0x58025880

080018bc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80018bc:	7901      	ldrb	r1, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80018be:	1e4a      	subs	r2, r1, #1
 80018c0:	2a07      	cmp	r2, #7
 80018c2:	d82c      	bhi.n	800191e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x62>
{
 80018c4:	b430      	push	{r4, r5}
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80018c6:	6803      	ldr	r3, [r0, #0]
 80018c8:	4d15      	ldr	r5, [pc, #84]	; (8001920 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x64>)
 80018ca:	4c16      	ldr	r4, [pc, #88]	; (8001924 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x68>)
 80018cc:	42a3      	cmp	r3, r4
 80018ce:	bf18      	it	ne
 80018d0:	42ab      	cmpne	r3, r5
 80018d2:	d018      	beq.n	8001906 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 80018d4:	3414      	adds	r4, #20
 80018d6:	42a3      	cmp	r3, r4
 80018d8:	d015      	beq.n	8001906 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 80018da:	3414      	adds	r4, #20
 80018dc:	42a3      	cmp	r3, r4
 80018de:	d012      	beq.n	8001906 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 80018e0:	3414      	adds	r4, #20
 80018e2:	42a3      	cmp	r3, r4
 80018e4:	d00f      	beq.n	8001906 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 80018e6:	3414      	adds	r4, #20
 80018e8:	42a3      	cmp	r3, r4
 80018ea:	d00c      	beq.n	8001906 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 80018ec:	3414      	adds	r4, #20
 80018ee:	42a3      	cmp	r3, r4
 80018f0:	d009      	beq.n	8001906 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 80018f2:	3414      	adds	r4, #20
 80018f4:	42a3      	cmp	r3, r4
 80018f6:	d006      	beq.n	8001906 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80018f8:	4b0b      	ldr	r3, [pc, #44]	; (8001928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>)
 80018fa:	440b      	add	r3, r1
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	66c3      	str	r3, [r0, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001900:	4b0a      	ldr	r3, [pc, #40]	; (800192c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>)
 8001902:	6703      	str	r3, [r0, #112]	; 0x70
 8001904:	e005      	b.n	8001912 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x56>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8001906:	4b0a      	ldr	r3, [pc, #40]	; (8001930 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x74>)
 8001908:	440b      	add	r3, r1
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	66c3      	str	r3, [r0, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800190e:	4b09      	ldr	r3, [pc, #36]	; (8001934 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x78>)
 8001910:	6703      	str	r3, [r0, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8001912:	2301      	movs	r3, #1
 8001914:	fa03 f202 	lsl.w	r2, r3, r2
 8001918:	6742      	str	r2, [r0, #116]	; 0x74
  }
}
 800191a:	bc30      	pop	{r4, r5}
 800191c:	4770      	bx	lr
 800191e:	4770      	bx	lr
 8001920:	58025408 	.word	0x58025408
 8001924:	5802541c 	.word	0x5802541c
 8001928:	1000823f 	.word	0x1000823f
 800192c:	40020940 	.word	0x40020940
 8001930:	1600963f 	.word	0x1600963f
 8001934:	58025940 	.word	0x58025940

08001938 <HAL_DMA_Init>:
{
 8001938:	b570      	push	{r4, r5, r6, lr}
 800193a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800193c:	f7fe feae 	bl	800069c <HAL_GetTick>
  if(hdma == NULL)
 8001940:	2c00      	cmp	r4, #0
 8001942:	f000 81bd 	beq.w	8001cc0 <HAL_DMA_Init+0x388>
 8001946:	4605      	mov	r5, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001948:	6823      	ldr	r3, [r4, #0]
 800194a:	49b7      	ldr	r1, [pc, #732]	; (8001c28 <HAL_DMA_Init+0x2f0>)
 800194c:	4ab7      	ldr	r2, [pc, #732]	; (8001c2c <HAL_DMA_Init+0x2f4>)
 800194e:	4293      	cmp	r3, r2
 8001950:	bf18      	it	ne
 8001952:	428b      	cmpne	r3, r1
 8001954:	bf0c      	ite	eq
 8001956:	2201      	moveq	r2, #1
 8001958:	2200      	movne	r2, #0
 800195a:	d050      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 800195c:	3130      	adds	r1, #48	; 0x30
 800195e:	428b      	cmp	r3, r1
 8001960:	d04d      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 8001962:	3118      	adds	r1, #24
 8001964:	428b      	cmp	r3, r1
 8001966:	d04a      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 8001968:	3118      	adds	r1, #24
 800196a:	428b      	cmp	r3, r1
 800196c:	d047      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 800196e:	3118      	adds	r1, #24
 8001970:	428b      	cmp	r3, r1
 8001972:	d044      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 8001974:	3118      	adds	r1, #24
 8001976:	428b      	cmp	r3, r1
 8001978:	d041      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 800197a:	3118      	adds	r1, #24
 800197c:	428b      	cmp	r3, r1
 800197e:	d03e      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 8001980:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8001984:	428b      	cmp	r3, r1
 8001986:	d03a      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 8001988:	3118      	adds	r1, #24
 800198a:	428b      	cmp	r3, r1
 800198c:	d037      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 800198e:	3118      	adds	r1, #24
 8001990:	428b      	cmp	r3, r1
 8001992:	d034      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 8001994:	3118      	adds	r1, #24
 8001996:	428b      	cmp	r3, r1
 8001998:	d031      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 800199a:	3118      	adds	r1, #24
 800199c:	428b      	cmp	r3, r1
 800199e:	d02e      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 80019a0:	3118      	adds	r1, #24
 80019a2:	428b      	cmp	r3, r1
 80019a4:	d02b      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 80019a6:	3118      	adds	r1, #24
 80019a8:	428b      	cmp	r3, r1
 80019aa:	d028      	beq.n	80019fe <HAL_DMA_Init+0xc6>
 80019ac:	3118      	adds	r1, #24
 80019ae:	428b      	cmp	r3, r1
 80019b0:	d025      	beq.n	80019fe <HAL_DMA_Init+0xc6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80019b2:	499f      	ldr	r1, [pc, #636]	; (8001c30 <HAL_DMA_Init+0x2f8>)
 80019b4:	4a9f      	ldr	r2, [pc, #636]	; (8001c34 <HAL_DMA_Init+0x2fc>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	bf18      	it	ne
 80019ba:	428b      	cmpne	r3, r1
 80019bc:	f000 8124 	beq.w	8001c08 <HAL_DMA_Init+0x2d0>
 80019c0:	4a9d      	ldr	r2, [pc, #628]	; (8001c38 <HAL_DMA_Init+0x300>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	f000 8120 	beq.w	8001c08 <HAL_DMA_Init+0x2d0>
 80019c8:	3214      	adds	r2, #20
 80019ca:	4293      	cmp	r3, r2
 80019cc:	f000 811c 	beq.w	8001c08 <HAL_DMA_Init+0x2d0>
 80019d0:	3214      	adds	r2, #20
 80019d2:	4293      	cmp	r3, r2
 80019d4:	f000 8118 	beq.w	8001c08 <HAL_DMA_Init+0x2d0>
 80019d8:	3214      	adds	r2, #20
 80019da:	4293      	cmp	r3, r2
 80019dc:	f000 8114 	beq.w	8001c08 <HAL_DMA_Init+0x2d0>
 80019e0:	3214      	adds	r2, #20
 80019e2:	4293      	cmp	r3, r2
 80019e4:	f000 8110 	beq.w	8001c08 <HAL_DMA_Init+0x2d0>
 80019e8:	3214      	adds	r2, #20
 80019ea:	4293      	cmp	r3, r2
 80019ec:	f000 810c 	beq.w	8001c08 <HAL_DMA_Init+0x2d0>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80019f0:	2340      	movs	r3, #64	; 0x40
 80019f2:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80019f4:	2303      	movs	r3, #3
 80019f6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    return HAL_ERROR;
 80019fa:	2001      	movs	r0, #1
 80019fc:	e04a      	b.n	8001a94 <HAL_DMA_Init+0x15c>
    __HAL_UNLOCK(hdma);
 80019fe:	2100      	movs	r1, #0
 8001a00:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a04:	2102      	movs	r1, #2
 8001a06:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001a0a:	bb7a      	cbnz	r2, 8001a6c <HAL_DMA_Init+0x134>
 8001a0c:	4a8b      	ldr	r2, [pc, #556]	; (8001c3c <HAL_DMA_Init+0x304>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d02c      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a12:	3218      	adds	r2, #24
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d029      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a18:	3218      	adds	r2, #24
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d026      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a1e:	3218      	adds	r2, #24
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d023      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a24:	3218      	adds	r2, #24
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d020      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a2a:	3218      	adds	r2, #24
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d01d      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a30:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d019      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a38:	3218      	adds	r2, #24
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d016      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a3e:	3218      	adds	r2, #24
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d013      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a44:	3218      	adds	r2, #24
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d010      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a4a:	3218      	adds	r2, #24
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d00d      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a50:	3218      	adds	r2, #24
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d00a      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a56:	3218      	adds	r2, #24
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d007      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a5c:	3218      	adds	r2, #24
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d004      	beq.n	8001a6c <HAL_DMA_Init+0x134>
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	f022 0201 	bic.w	r2, r2, #1
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	e003      	b.n	8001a74 <HAL_DMA_Init+0x13c>
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	f022 0201 	bic.w	r2, r2, #1
 8001a72:	601a      	str	r2, [r3, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001a74:	6823      	ldr	r3, [r4, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	f012 0f01 	tst.w	r2, #1
 8001a7c:	d00b      	beq.n	8001a96 <HAL_DMA_Init+0x15e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a7e:	f7fe fe0d 	bl	800069c <HAL_GetTick>
 8001a82:	1b40      	subs	r0, r0, r5
 8001a84:	2805      	cmp	r0, #5
 8001a86:	d9f5      	bls.n	8001a74 <HAL_DMA_Init+0x13c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a88:	2320      	movs	r3, #32
 8001a8a:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR;
 8001a92:	2001      	movs	r0, #1
}
 8001a94:	bd70      	pop	{r4, r5, r6, pc}
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001a96:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a98:	4869      	ldr	r0, [pc, #420]	; (8001c40 <HAL_DMA_Init+0x308>)
 8001a9a:	4010      	ands	r0, r2
    registerValue |=  hdma->Init.Direction           |
 8001a9c:	68a1      	ldr	r1, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a9e:	68e2      	ldr	r2, [r4, #12]
    registerValue |=  hdma->Init.Direction           |
 8001aa0:	430a      	orrs	r2, r1
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aa2:	6921      	ldr	r1, [r4, #16]
 8001aa4:	430a      	orrs	r2, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aa6:	6961      	ldr	r1, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aa8:	430a      	orrs	r2, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aaa:	69a1      	ldr	r1, [r4, #24]
 8001aac:	430a      	orrs	r2, r1
            hdma->Init.Mode                | hdma->Init.Priority;
 8001aae:	69e1      	ldr	r1, [r4, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ab0:	430a      	orrs	r2, r1
            hdma->Init.Mode                | hdma->Init.Priority;
 8001ab2:	6a21      	ldr	r1, [r4, #32]
 8001ab4:	430a      	orrs	r2, r1
    registerValue |=  hdma->Init.Direction           |
 8001ab6:	4302      	orrs	r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ab8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001aba:	2904      	cmp	r1, #4
 8001abc:	f000 8099 	beq.w	8001bf2 <HAL_DMA_Init+0x2ba>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001ac0:	4960      	ldr	r1, [pc, #384]	; (8001c44 <HAL_DMA_Init+0x30c>)
 8001ac2:	6808      	ldr	r0, [r1, #0]
 8001ac4:	4960      	ldr	r1, [pc, #384]	; (8001c48 <HAL_DMA_Init+0x310>)
 8001ac6:	4001      	ands	r1, r0
 8001ac8:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8001acc:	d311      	bcc.n	8001af2 <HAL_DMA_Init+0x1ba>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001ace:	6861      	ldr	r1, [r4, #4]
 8001ad0:	f1a1 0529 	sub.w	r5, r1, #41	; 0x29
 8001ad4:	f1a1 003f 	sub.w	r0, r1, #63	; 0x3f
 8001ad8:	2803      	cmp	r0, #3
 8001ada:	bf88      	it	hi
 8001adc:	2d05      	cmphi	r5, #5
 8001ade:	d906      	bls.n	8001aee <HAL_DMA_Init+0x1b6>
 8001ae0:	f1a1 0047 	sub.w	r0, r1, #71	; 0x47
 8001ae4:	2801      	cmp	r0, #1
 8001ae6:	d902      	bls.n	8001aee <HAL_DMA_Init+0x1b6>
 8001ae8:	394f      	subs	r1, #79	; 0x4f
 8001aea:	2903      	cmp	r1, #3
 8001aec:	d801      	bhi.n	8001af2 <HAL_DMA_Init+0x1ba>
        registerValue |= DMA_SxCR_TRBUFF;
 8001aee:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001af2:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001af4:	6826      	ldr	r6, [r4, #0]
 8001af6:	6975      	ldr	r5, [r6, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001af8:	f025 0507 	bic.w	r5, r5, #7
    registerValue |= hdma->Init.FIFOMode;
 8001afc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001afe:	431d      	orrs	r5, r3
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b00:	2b04      	cmp	r3, #4
 8001b02:	d108      	bne.n	8001b16 <HAL_DMA_Init+0x1de>
      registerValue |= hdma->Init.FIFOThreshold;
 8001b04:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b06:	431d      	orrs	r5, r3
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b08:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b0a:	b123      	cbz	r3, 8001b16 <HAL_DMA_Init+0x1de>
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b0c:	4620      	mov	r0, r4
 8001b0e:	f7ff fe33 	bl	8001778 <DMA_CheckFifoParam>
 8001b12:	2800      	cmp	r0, #0
 8001b14:	d172      	bne.n	8001bfc <HAL_DMA_Init+0x2c4>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001b16:	6175      	str	r5, [r6, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b18:	4620      	mov	r0, r4
 8001b1a:	f7ff fdd1 	bl	80016c0 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001b1e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001b20:	f003 021f 	and.w	r2, r3, #31
 8001b24:	233f      	movs	r3, #63	; 0x3f
 8001b26:	4093      	lsls	r3, r2
 8001b28:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001b2a:	6823      	ldr	r3, [r4, #0]
 8001b2c:	493e      	ldr	r1, [pc, #248]	; (8001c28 <HAL_DMA_Init+0x2f0>)
 8001b2e:	4a3f      	ldr	r2, [pc, #252]	; (8001c2c <HAL_DMA_Init+0x2f4>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	bf18      	it	ne
 8001b34:	428b      	cmpne	r3, r1
 8001b36:	d042      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b38:	3218      	adds	r2, #24
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d03f      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b3e:	3218      	adds	r2, #24
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d03c      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b44:	3218      	adds	r2, #24
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d039      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b4a:	3218      	adds	r2, #24
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d036      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b50:	3218      	adds	r2, #24
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d033      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b56:	3218      	adds	r2, #24
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d030      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b5c:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d02c      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b64:	3218      	adds	r2, #24
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d029      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b6a:	3218      	adds	r2, #24
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d026      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b70:	3218      	adds	r2, #24
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d023      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b76:	3218      	adds	r2, #24
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d020      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b7c:	3218      	adds	r2, #24
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d01d      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b82:	3218      	adds	r2, #24
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d01a      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b88:	3218      	adds	r2, #24
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d017      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b8e:	4a28      	ldr	r2, [pc, #160]	; (8001c30 <HAL_DMA_Init+0x2f8>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d014      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b94:	3214      	adds	r2, #20
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d011      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001b9a:	3214      	adds	r2, #20
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d00e      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001ba0:	3214      	adds	r2, #20
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d00b      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001ba6:	3214      	adds	r2, #20
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d008      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001bac:	3214      	adds	r2, #20
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d005      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001bb2:	3214      	adds	r2, #20
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d002      	beq.n	8001bbe <HAL_DMA_Init+0x286>
 8001bb8:	3214      	adds	r2, #20
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d113      	bne.n	8001be6 <HAL_DMA_Init+0x2ae>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001bbe:	4620      	mov	r0, r4
 8001bc0:	f7ff fe24 	bl	800180c <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001bc4:	68a3      	ldr	r3, [r4, #8]
 8001bc6:	2b80      	cmp	r3, #128	; 0x80
 8001bc8:	d06d      	beq.n	8001ca6 <HAL_DMA_Init+0x36e>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001bca:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001bcc:	7922      	ldrb	r2, [r4, #4]
 8001bce:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001bd2:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8001bd4:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001bd6:	6863      	ldr	r3, [r4, #4]
 8001bd8:	3b01      	subs	r3, #1
 8001bda:	2b07      	cmp	r3, #7
 8001bdc:	d966      	bls.n	8001cac <HAL_DMA_Init+0x374>
      hdma->DMAmuxRequestGen = 0U;
 8001bde:	2300      	movs	r3, #0
 8001be0:	66e3      	str	r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001be2:	6723      	str	r3, [r4, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001be4:	6763      	str	r3, [r4, #116]	; 0x74
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001be6:	2000      	movs	r0, #0
 8001be8:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001bea:	2301      	movs	r3, #1
 8001bec:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001bf0:	e750      	b.n	8001a94 <HAL_DMA_Init+0x15c>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001bf2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001bf4:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001bf6:	4301      	orrs	r1, r0
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	e761      	b.n	8001ac0 <HAL_DMA_Init+0x188>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001bfc:	2340      	movs	r3, #64	; 0x40
 8001bfe:	6563      	str	r3, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8001c00:	2001      	movs	r0, #1
 8001c02:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
          return HAL_ERROR;
 8001c06:	e745      	b.n	8001a94 <HAL_DMA_Init+0x15c>
    __HAL_UNLOCK(hdma);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c0e:	2202      	movs	r2, #2
 8001c10:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001c14:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001c16:	490d      	ldr	r1, [pc, #52]	; (8001c4c <HAL_DMA_Init+0x314>)
 8001c18:	4011      	ands	r1, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c1a:	68a2      	ldr	r2, [r4, #8]
 8001c1c:	2a40      	cmp	r2, #64	; 0x40
 8001c1e:	d01a      	beq.n	8001c56 <HAL_DMA_Init+0x31e>
 8001c20:	2a80      	cmp	r2, #128	; 0x80
 8001c22:	d015      	beq.n	8001c50 <HAL_DMA_Init+0x318>
 8001c24:	2200      	movs	r2, #0
 8001c26:	e017      	b.n	8001c58 <HAL_DMA_Init+0x320>
 8001c28:	40020010 	.word	0x40020010
 8001c2c:	40020028 	.word	0x40020028
 8001c30:	58025408 	.word	0x58025408
 8001c34:	5802541c 	.word	0x5802541c
 8001c38:	58025430 	.word	0x58025430
 8001c3c:	40020040 	.word	0x40020040
 8001c40:	fe10803f 	.word	0xfe10803f
 8001c44:	5c001000 	.word	0x5c001000
 8001c48:	ffff0000 	.word	0xffff0000
 8001c4c:	fffe000f 	.word	0xfffe000f
 8001c50:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c54:	e000      	b.n	8001c58 <HAL_DMA_Init+0x320>
 8001c56:	2210      	movs	r2, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001c58:	68e0      	ldr	r0, [r4, #12]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c5a:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001c5e:	6920      	ldr	r0, [r4, #16]
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001c60:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001c64:	6960      	ldr	r0, [r4, #20]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001c66:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001c6a:	69a0      	ldr	r0, [r4, #24]
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001c6c:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001c70:	69e0      	ldr	r0, [r4, #28]
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001c72:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001c76:	6a20      	ldr	r0, [r4, #32]
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001c78:	ea42 1210 	orr.w	r2, r2, r0, lsr #4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001c7c:	430a      	orrs	r2, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001c7e:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001c80:	6822      	ldr	r2, [r4, #0]
 8001c82:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <HAL_DMA_Init+0x38c>)
 8001c84:	4413      	add	r3, r2
 8001c86:	4a10      	ldr	r2, [pc, #64]	; (8001cc8 <HAL_DMA_Init+0x390>)
 8001c88:	fba2 2303 	umull	r2, r3, r2, r3
 8001c8c:	091b      	lsrs	r3, r3, #4
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	65e3      	str	r3, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c92:	4620      	mov	r0, r4
 8001c94:	f7ff fd14 	bl	80016c0 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001c98:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001c9a:	f003 021f 	and.w	r2, r3, #31
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	4093      	lsls	r3, r2
 8001ca2:	6043      	str	r3, [r0, #4]
 8001ca4:	e741      	b.n	8001b2a <HAL_DMA_Init+0x1f2>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	6063      	str	r3, [r4, #4]
 8001caa:	e78e      	b.n	8001bca <HAL_DMA_Init+0x292>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001cac:	4620      	mov	r0, r4
 8001cae:	f7ff fe05 	bl	80018bc <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001cb2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001cb8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001cba:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	e792      	b.n	8001be6 <HAL_DMA_Init+0x2ae>
    return HAL_ERROR;
 8001cc0:	2001      	movs	r0, #1
 8001cc2:	e6e7      	b.n	8001a94 <HAL_DMA_Init+0x15c>
 8001cc4:	a7fdabf8 	.word	0xa7fdabf8
 8001cc8:	cccccccd 	.word	0xcccccccd

08001ccc <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8001ccc:	2800      	cmp	r0, #0
 8001cce:	f000 813e 	beq.w	8001f4e <HAL_DMA_Start_IT+0x282>
{
 8001cd2:	b570      	push	{r4, r5, r6, lr}
 8001cd4:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8001cd6:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8001cda:	2801      	cmp	r0, #1
 8001cdc:	f000 8139 	beq.w	8001f52 <HAL_DMA_Start_IT+0x286>
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ce6:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 8001cea:	b2c0      	uxtb	r0, r0
 8001cec:	2801      	cmp	r0, #1
 8001cee:	d007      	beq.n	8001d00 <HAL_DMA_Start_IT+0x34>
    __HAL_UNLOCK(hdma);
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001cf6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001cfa:	6563      	str	r3, [r4, #84]	; 0x54
    status = HAL_ERROR;
 8001cfc:	2001      	movs	r0, #1
}
 8001cfe:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d00:	2002      	movs	r0, #2
 8001d02:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d06:	2000      	movs	r0, #0
 8001d08:	6560      	str	r0, [r4, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8001d0a:	6820      	ldr	r0, [r4, #0]
 8001d0c:	4e92      	ldr	r6, [pc, #584]	; (8001f58 <HAL_DMA_Start_IT+0x28c>)
 8001d0e:	4d93      	ldr	r5, [pc, #588]	; (8001f5c <HAL_DMA_Start_IT+0x290>)
 8001d10:	42a8      	cmp	r0, r5
 8001d12:	bf18      	it	ne
 8001d14:	42b0      	cmpne	r0, r6
 8001d16:	d02f      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d18:	3518      	adds	r5, #24
 8001d1a:	42a8      	cmp	r0, r5
 8001d1c:	d02c      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d1e:	3518      	adds	r5, #24
 8001d20:	42a8      	cmp	r0, r5
 8001d22:	d029      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d24:	3518      	adds	r5, #24
 8001d26:	42a8      	cmp	r0, r5
 8001d28:	d026      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d2a:	3518      	adds	r5, #24
 8001d2c:	42a8      	cmp	r0, r5
 8001d2e:	d023      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d30:	3518      	adds	r5, #24
 8001d32:	42a8      	cmp	r0, r5
 8001d34:	d020      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d36:	3518      	adds	r5, #24
 8001d38:	42a8      	cmp	r0, r5
 8001d3a:	d01d      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d3c:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8001d40:	42a8      	cmp	r0, r5
 8001d42:	d019      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d44:	3518      	adds	r5, #24
 8001d46:	42a8      	cmp	r0, r5
 8001d48:	d016      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d4a:	3518      	adds	r5, #24
 8001d4c:	42a8      	cmp	r0, r5
 8001d4e:	d013      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d50:	3518      	adds	r5, #24
 8001d52:	42a8      	cmp	r0, r5
 8001d54:	d010      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d56:	3518      	adds	r5, #24
 8001d58:	42a8      	cmp	r0, r5
 8001d5a:	d00d      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d5c:	3518      	adds	r5, #24
 8001d5e:	42a8      	cmp	r0, r5
 8001d60:	d00a      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d62:	3518      	adds	r5, #24
 8001d64:	42a8      	cmp	r0, r5
 8001d66:	d007      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d68:	3518      	adds	r5, #24
 8001d6a:	42a8      	cmp	r0, r5
 8001d6c:	d004      	beq.n	8001d78 <HAL_DMA_Start_IT+0xac>
 8001d6e:	6805      	ldr	r5, [r0, #0]
 8001d70:	f025 0501 	bic.w	r5, r5, #1
 8001d74:	6005      	str	r5, [r0, #0]
 8001d76:	e003      	b.n	8001d80 <HAL_DMA_Start_IT+0xb4>
 8001d78:	6805      	ldr	r5, [r0, #0]
 8001d7a:	f025 0501 	bic.w	r5, r5, #1
 8001d7e:	6005      	str	r5, [r0, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d80:	4620      	mov	r0, r4
 8001d82:	f7ff fbc5 	bl	8001510 <DMA_SetConfig>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001d86:	6823      	ldr	r3, [r4, #0]
 8001d88:	4973      	ldr	r1, [pc, #460]	; (8001f58 <HAL_DMA_Start_IT+0x28c>)
 8001d8a:	4a74      	ldr	r2, [pc, #464]	; (8001f5c <HAL_DMA_Start_IT+0x290>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	bf18      	it	ne
 8001d90:	428b      	cmpne	r3, r1
 8001d92:	d038      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001d94:	3218      	adds	r2, #24
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d035      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001d9a:	3218      	adds	r2, #24
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d032      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001da0:	3218      	adds	r2, #24
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d02f      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001da6:	3218      	adds	r2, #24
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d02c      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001dac:	3218      	adds	r2, #24
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d029      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001db2:	3218      	adds	r2, #24
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d026      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001db8:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d022      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001dc0:	3218      	adds	r2, #24
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d01f      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001dc6:	3218      	adds	r2, #24
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d01c      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001dcc:	3218      	adds	r2, #24
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d019      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001dd2:	3218      	adds	r2, #24
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d016      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001dd8:	3218      	adds	r2, #24
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d013      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001dde:	3218      	adds	r2, #24
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d010      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
 8001de4:	3218      	adds	r2, #24
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d00d      	beq.n	8001e06 <HAL_DMA_Start_IT+0x13a>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	f022 020e 	bic.w	r2, r2, #14
 8001df0:	f042 020a 	orr.w	r2, r2, #10
 8001df4:	601a      	str	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8001df6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001df8:	b193      	cbz	r3, 8001e20 <HAL_DMA_Start_IT+0x154>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001dfa:	6822      	ldr	r2, [r4, #0]
 8001dfc:	6813      	ldr	r3, [r2, #0]
 8001dfe:	f043 0304 	orr.w	r3, r3, #4
 8001e02:	6013      	str	r3, [r2, #0]
 8001e04:	e00c      	b.n	8001e20 <HAL_DMA_Start_IT+0x154>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	f022 021e 	bic.w	r2, r2, #30
 8001e0c:	f042 0216 	orr.w	r2, r2, #22
 8001e10:	601a      	str	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8001e12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e14:	b123      	cbz	r3, 8001e20 <HAL_DMA_Start_IT+0x154>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8001e16:	6822      	ldr	r2, [r4, #0]
 8001e18:	6813      	ldr	r3, [r2, #0]
 8001e1a:	f043 0308 	orr.w	r3, r3, #8
 8001e1e:	6013      	str	r3, [r2, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001e20:	6823      	ldr	r3, [r4, #0]
 8001e22:	494d      	ldr	r1, [pc, #308]	; (8001f58 <HAL_DMA_Start_IT+0x28c>)
 8001e24:	4a4d      	ldr	r2, [pc, #308]	; (8001f5c <HAL_DMA_Start_IT+0x290>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	bf18      	it	ne
 8001e2a:	428b      	cmpne	r3, r1
 8001e2c:	d042      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e2e:	3218      	adds	r2, #24
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d03f      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e34:	3218      	adds	r2, #24
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d03c      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e3a:	3218      	adds	r2, #24
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d039      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e40:	3218      	adds	r2, #24
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d036      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e46:	3218      	adds	r2, #24
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d033      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e4c:	3218      	adds	r2, #24
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d030      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e52:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d02c      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e5a:	3218      	adds	r2, #24
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d029      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e60:	3218      	adds	r2, #24
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d026      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e66:	3218      	adds	r2, #24
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d023      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e6c:	3218      	adds	r2, #24
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d020      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e72:	3218      	adds	r2, #24
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d01d      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e78:	3218      	adds	r2, #24
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d01a      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e7e:	3218      	adds	r2, #24
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d017      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e84:	4a36      	ldr	r2, [pc, #216]	; (8001f60 <HAL_DMA_Start_IT+0x294>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d014      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e8a:	3214      	adds	r2, #20
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d011      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e90:	3214      	adds	r2, #20
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d00e      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e96:	3214      	adds	r2, #20
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d00b      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001e9c:	3214      	adds	r2, #20
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d008      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001ea2:	3214      	adds	r2, #20
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d005      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001ea8:	3214      	adds	r2, #20
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d002      	beq.n	8001eb4 <HAL_DMA_Start_IT+0x1e8>
 8001eae:	3214      	adds	r2, #20
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d10e      	bne.n	8001ed2 <HAL_DMA_Start_IT+0x206>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001eb4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8001ebc:	d003      	beq.n	8001ec6 <HAL_DMA_Start_IT+0x1fa>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ec4:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8001ec6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8001ec8:	b11b      	cbz	r3, 8001ed2 <HAL_DMA_Start_IT+0x206>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ed0:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8001ed2:	6823      	ldr	r3, [r4, #0]
 8001ed4:	4920      	ldr	r1, [pc, #128]	; (8001f58 <HAL_DMA_Start_IT+0x28c>)
 8001ed6:	4a21      	ldr	r2, [pc, #132]	; (8001f5c <HAL_DMA_Start_IT+0x290>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	bf18      	it	ne
 8001edc:	428b      	cmpne	r3, r1
 8001ede:	d030      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001ee0:	3218      	adds	r2, #24
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d02d      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001ee6:	3218      	adds	r2, #24
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d02a      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001eec:	3218      	adds	r2, #24
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d027      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001ef2:	3218      	adds	r2, #24
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d024      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001ef8:	3218      	adds	r2, #24
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d021      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001efe:	3218      	adds	r2, #24
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d01e      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001f04:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d01a      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001f0c:	3218      	adds	r2, #24
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d017      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001f12:	3218      	adds	r2, #24
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d014      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001f18:	3218      	adds	r2, #24
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d011      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001f1e:	3218      	adds	r2, #24
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d00e      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001f24:	3218      	adds	r2, #24
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d00b      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001f2a:	3218      	adds	r2, #24
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d008      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001f30:	3218      	adds	r2, #24
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d005      	beq.n	8001f42 <HAL_DMA_Start_IT+0x276>
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	f042 0201 	orr.w	r2, r2, #1
 8001f3c:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f3e:	2000      	movs	r0, #0
 8001f40:	e6dd      	b.n	8001cfe <HAL_DMA_Start_IT+0x32>
    __HAL_DMA_ENABLE(hdma);
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	f042 0201 	orr.w	r2, r2, #1
 8001f48:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f4a:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001f4c:	e6d7      	b.n	8001cfe <HAL_DMA_Start_IT+0x32>
    return HAL_ERROR;
 8001f4e:	2001      	movs	r0, #1
}
 8001f50:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8001f52:	2002      	movs	r0, #2
 8001f54:	e6d3      	b.n	8001cfe <HAL_DMA_Start_IT+0x32>
 8001f56:	bf00      	nop
 8001f58:	40020010 	.word	0x40020010
 8001f5c:	40020028 	.word	0x40020028
 8001f60:	58025408 	.word	0x58025408

08001f64 <HAL_DMA_Abort>:
{
 8001f64:	b570      	push	{r4, r5, r6, lr}
 8001f66:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001f68:	f7fe fb98 	bl	800069c <HAL_GetTick>
  if(hdma == NULL)
 8001f6c:	2c00      	cmp	r4, #0
 8001f6e:	f000 8191 	beq.w	8002294 <HAL_DMA_Abort+0x330>
 8001f72:	4605      	mov	r5, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f74:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d006      	beq.n	8001f8c <HAL_DMA_Abort+0x28>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f7e:	2380      	movs	r3, #128	; 0x80
 8001f80:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8001f82:	2300      	movs	r3, #0
 8001f84:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 8001f88:	2001      	movs	r0, #1
}
 8001f8a:	bd70      	pop	{r4, r5, r6, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f8c:	6823      	ldr	r3, [r4, #0]
 8001f8e:	498c      	ldr	r1, [pc, #560]	; (80021c0 <HAL_DMA_Abort+0x25c>)
 8001f90:	4a8c      	ldr	r2, [pc, #560]	; (80021c4 <HAL_DMA_Abort+0x260>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	bf18      	it	ne
 8001f96:	428b      	cmpne	r3, r1
 8001f98:	d030      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001f9a:	3218      	adds	r2, #24
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d02d      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fa0:	3218      	adds	r2, #24
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d02a      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fa6:	3218      	adds	r2, #24
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d027      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fac:	3218      	adds	r2, #24
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d024      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fb2:	3218      	adds	r2, #24
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d021      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fb8:	3218      	adds	r2, #24
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d01e      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fbe:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d01a      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fc6:	3218      	adds	r2, #24
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d017      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fcc:	3218      	adds	r2, #24
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d014      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fd2:	3218      	adds	r2, #24
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d011      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fd8:	3218      	adds	r2, #24
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d00e      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fde:	3218      	adds	r2, #24
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d00b      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fe4:	3218      	adds	r2, #24
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d008      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
 8001fea:	3218      	adds	r2, #24
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d005      	beq.n	8001ffc <HAL_DMA_Abort+0x98>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	f022 020e 	bic.w	r2, r2, #14
 8001ff6:	601a      	str	r2, [r3, #0]
      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001ff8:	6826      	ldr	r6, [r4, #0]
 8001ffa:	e009      	b.n	8002010 <HAL_DMA_Abort+0xac>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	f022 021e 	bic.w	r2, r2, #30
 8002002:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002004:	6822      	ldr	r2, [r4, #0]
 8002006:	6953      	ldr	r3, [r2, #20]
 8002008:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800200c:	6153      	str	r3, [r2, #20]
      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800200e:	6826      	ldr	r6, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002010:	6823      	ldr	r3, [r4, #0]
 8002012:	496b      	ldr	r1, [pc, #428]	; (80021c0 <HAL_DMA_Abort+0x25c>)
 8002014:	4a6b      	ldr	r2, [pc, #428]	; (80021c4 <HAL_DMA_Abort+0x260>)
 8002016:	4293      	cmp	r3, r2
 8002018:	bf18      	it	ne
 800201a:	428b      	cmpne	r3, r1
 800201c:	d042      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 800201e:	3218      	adds	r2, #24
 8002020:	4293      	cmp	r3, r2
 8002022:	d03f      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002024:	3218      	adds	r2, #24
 8002026:	4293      	cmp	r3, r2
 8002028:	d03c      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 800202a:	3218      	adds	r2, #24
 800202c:	4293      	cmp	r3, r2
 800202e:	d039      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002030:	3218      	adds	r2, #24
 8002032:	4293      	cmp	r3, r2
 8002034:	d036      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002036:	3218      	adds	r2, #24
 8002038:	4293      	cmp	r3, r2
 800203a:	d033      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 800203c:	3218      	adds	r2, #24
 800203e:	4293      	cmp	r3, r2
 8002040:	d030      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002042:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002046:	4293      	cmp	r3, r2
 8002048:	d02c      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 800204a:	3218      	adds	r2, #24
 800204c:	4293      	cmp	r3, r2
 800204e:	d029      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002050:	3218      	adds	r2, #24
 8002052:	4293      	cmp	r3, r2
 8002054:	d026      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002056:	3218      	adds	r2, #24
 8002058:	4293      	cmp	r3, r2
 800205a:	d023      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 800205c:	3218      	adds	r2, #24
 800205e:	4293      	cmp	r3, r2
 8002060:	d020      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002062:	3218      	adds	r2, #24
 8002064:	4293      	cmp	r3, r2
 8002066:	d01d      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002068:	3218      	adds	r2, #24
 800206a:	4293      	cmp	r3, r2
 800206c:	d01a      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 800206e:	3218      	adds	r2, #24
 8002070:	4293      	cmp	r3, r2
 8002072:	d017      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002074:	4a54      	ldr	r2, [pc, #336]	; (80021c8 <HAL_DMA_Abort+0x264>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d014      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 800207a:	3214      	adds	r2, #20
 800207c:	4293      	cmp	r3, r2
 800207e:	d011      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002080:	3214      	adds	r2, #20
 8002082:	4293      	cmp	r3, r2
 8002084:	d00e      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002086:	3214      	adds	r2, #20
 8002088:	4293      	cmp	r3, r2
 800208a:	d00b      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 800208c:	3214      	adds	r2, #20
 800208e:	4293      	cmp	r3, r2
 8002090:	d008      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002092:	3214      	adds	r2, #20
 8002094:	4293      	cmp	r3, r2
 8002096:	d005      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 8002098:	3214      	adds	r2, #20
 800209a:	4293      	cmp	r3, r2
 800209c:	d002      	beq.n	80020a4 <HAL_DMA_Abort+0x140>
 800209e:	3214      	adds	r2, #20
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d104      	bne.n	80020ae <HAL_DMA_Abort+0x14a>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80020a4:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80020a6:	6813      	ldr	r3, [r2, #0]
 80020a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020ac:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80020ae:	6823      	ldr	r3, [r4, #0]
 80020b0:	4943      	ldr	r1, [pc, #268]	; (80021c0 <HAL_DMA_Abort+0x25c>)
 80020b2:	4a44      	ldr	r2, [pc, #272]	; (80021c4 <HAL_DMA_Abort+0x260>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	bf18      	it	ne
 80020b8:	428b      	cmpne	r3, r1
 80020ba:	d02f      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 80020bc:	3218      	adds	r2, #24
 80020be:	4293      	cmp	r3, r2
 80020c0:	d02c      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 80020c2:	3218      	adds	r2, #24
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d029      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 80020c8:	3218      	adds	r2, #24
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d026      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 80020ce:	3218      	adds	r2, #24
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d023      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 80020d4:	3218      	adds	r2, #24
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d020      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 80020da:	3218      	adds	r2, #24
 80020dc:	4293      	cmp	r3, r2
 80020de:	d01d      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 80020e0:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d019      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 80020e8:	3218      	adds	r2, #24
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d016      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 80020ee:	3218      	adds	r2, #24
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d013      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 80020f4:	3218      	adds	r2, #24
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d010      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 80020fa:	3218      	adds	r2, #24
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d00d      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 8002100:	3218      	adds	r2, #24
 8002102:	4293      	cmp	r3, r2
 8002104:	d00a      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 8002106:	3218      	adds	r2, #24
 8002108:	4293      	cmp	r3, r2
 800210a:	d007      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 800210c:	3218      	adds	r2, #24
 800210e:	4293      	cmp	r3, r2
 8002110:	d004      	beq.n	800211c <HAL_DMA_Abort+0x1b8>
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	f022 0201 	bic.w	r2, r2, #1
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	e003      	b.n	8002124 <HAL_DMA_Abort+0x1c0>
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	f022 0201 	bic.w	r2, r2, #1
 8002122:	601a      	str	r2, [r3, #0]
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002124:	6833      	ldr	r3, [r6, #0]
 8002126:	f013 0f01 	tst.w	r3, #1
 800212a:	d00e      	beq.n	800214a <HAL_DMA_Abort+0x1e6>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800212c:	f7fe fab6 	bl	800069c <HAL_GetTick>
 8002130:	1b40      	subs	r0, r0, r5
 8002132:	2805      	cmp	r0, #5
 8002134:	d9f6      	bls.n	8002124 <HAL_DMA_Abort+0x1c0>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002136:	2320      	movs	r3, #32
 8002138:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 800213a:	2300      	movs	r3, #0
 800213c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8002140:	2303      	movs	r3, #3
 8002142:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR;
 8002146:	2001      	movs	r0, #1
 8002148:	e71f      	b.n	8001f8a <HAL_DMA_Abort+0x26>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800214a:	6823      	ldr	r3, [r4, #0]
 800214c:	491c      	ldr	r1, [pc, #112]	; (80021c0 <HAL_DMA_Abort+0x25c>)
 800214e:	4a1d      	ldr	r2, [pc, #116]	; (80021c4 <HAL_DMA_Abort+0x260>)
 8002150:	4293      	cmp	r3, r2
 8002152:	bf18      	it	ne
 8002154:	428b      	cmpne	r3, r1
 8002156:	d039      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 8002158:	3218      	adds	r2, #24
 800215a:	4293      	cmp	r3, r2
 800215c:	d036      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 800215e:	3218      	adds	r2, #24
 8002160:	4293      	cmp	r3, r2
 8002162:	d033      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 8002164:	3218      	adds	r2, #24
 8002166:	4293      	cmp	r3, r2
 8002168:	d030      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 800216a:	3218      	adds	r2, #24
 800216c:	4293      	cmp	r3, r2
 800216e:	d02d      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 8002170:	3218      	adds	r2, #24
 8002172:	4293      	cmp	r3, r2
 8002174:	d02a      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 8002176:	3218      	adds	r2, #24
 8002178:	4293      	cmp	r3, r2
 800217a:	d027      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 800217c:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002180:	4293      	cmp	r3, r2
 8002182:	d023      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 8002184:	3218      	adds	r2, #24
 8002186:	4293      	cmp	r3, r2
 8002188:	d020      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 800218a:	3218      	adds	r2, #24
 800218c:	4293      	cmp	r3, r2
 800218e:	d01d      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 8002190:	3218      	adds	r2, #24
 8002192:	4293      	cmp	r3, r2
 8002194:	d01a      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 8002196:	3218      	adds	r2, #24
 8002198:	4293      	cmp	r3, r2
 800219a:	d017      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 800219c:	3218      	adds	r2, #24
 800219e:	4293      	cmp	r3, r2
 80021a0:	d014      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 80021a2:	3218      	adds	r2, #24
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d011      	beq.n	80021cc <HAL_DMA_Abort+0x268>
 80021a8:	3218      	adds	r2, #24
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d00e      	beq.n	80021cc <HAL_DMA_Abort+0x268>
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80021ae:	6da1      	ldr	r1, [r4, #88]	; 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80021b0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80021b2:	f003 021f 	and.w	r2, r3, #31
 80021b6:	2301      	movs	r3, #1
 80021b8:	4093      	lsls	r3, r2
 80021ba:	604b      	str	r3, [r1, #4]
 80021bc:	e00d      	b.n	80021da <HAL_DMA_Abort+0x276>
 80021be:	bf00      	nop
 80021c0:	40020010 	.word	0x40020010
 80021c4:	40020028 	.word	0x40020028
 80021c8:	58025408 	.word	0x58025408
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021cc:	6da1      	ldr	r1, [r4, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80021ce:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80021d0:	f003 021f 	and.w	r2, r3, #31
 80021d4:	233f      	movs	r3, #63	; 0x3f
 80021d6:	4093      	lsls	r3, r2
 80021d8:	608b      	str	r3, [r1, #8]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80021da:	6823      	ldr	r3, [r4, #0]
 80021dc:	492e      	ldr	r1, [pc, #184]	; (8002298 <HAL_DMA_Abort+0x334>)
 80021de:	4a2f      	ldr	r2, [pc, #188]	; (800229c <HAL_DMA_Abort+0x338>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	bf18      	it	ne
 80021e4:	428b      	cmpne	r3, r1
 80021e6:	d042      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 80021e8:	3218      	adds	r2, #24
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d03f      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 80021ee:	3218      	adds	r2, #24
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d03c      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 80021f4:	3218      	adds	r2, #24
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d039      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 80021fa:	3218      	adds	r2, #24
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d036      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 8002200:	3218      	adds	r2, #24
 8002202:	4293      	cmp	r3, r2
 8002204:	d033      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 8002206:	3218      	adds	r2, #24
 8002208:	4293      	cmp	r3, r2
 800220a:	d030      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 800220c:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002210:	4293      	cmp	r3, r2
 8002212:	d02c      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 8002214:	3218      	adds	r2, #24
 8002216:	4293      	cmp	r3, r2
 8002218:	d029      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 800221a:	3218      	adds	r2, #24
 800221c:	4293      	cmp	r3, r2
 800221e:	d026      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 8002220:	3218      	adds	r2, #24
 8002222:	4293      	cmp	r3, r2
 8002224:	d023      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 8002226:	3218      	adds	r2, #24
 8002228:	4293      	cmp	r3, r2
 800222a:	d020      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 800222c:	3218      	adds	r2, #24
 800222e:	4293      	cmp	r3, r2
 8002230:	d01d      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 8002232:	3218      	adds	r2, #24
 8002234:	4293      	cmp	r3, r2
 8002236:	d01a      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 8002238:	3218      	adds	r2, #24
 800223a:	4293      	cmp	r3, r2
 800223c:	d017      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 800223e:	4a18      	ldr	r2, [pc, #96]	; (80022a0 <HAL_DMA_Abort+0x33c>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d014      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 8002244:	3214      	adds	r2, #20
 8002246:	4293      	cmp	r3, r2
 8002248:	d011      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 800224a:	3214      	adds	r2, #20
 800224c:	4293      	cmp	r3, r2
 800224e:	d00e      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 8002250:	3214      	adds	r2, #20
 8002252:	4293      	cmp	r3, r2
 8002254:	d00b      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 8002256:	3214      	adds	r2, #20
 8002258:	4293      	cmp	r3, r2
 800225a:	d008      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 800225c:	3214      	adds	r2, #20
 800225e:	4293      	cmp	r3, r2
 8002260:	d005      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 8002262:	3214      	adds	r2, #20
 8002264:	4293      	cmp	r3, r2
 8002266:	d002      	beq.n	800226e <HAL_DMA_Abort+0x30a>
 8002268:	3214      	adds	r2, #20
 800226a:	4293      	cmp	r3, r2
 800226c:	d10b      	bne.n	8002286 <HAL_DMA_Abort+0x322>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800226e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002270:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8002272:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8002274:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002276:	b133      	cbz	r3, 8002286 <HAL_DMA_Abort+0x322>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800227e:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002280:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8002282:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8002284:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 8002286:	2000      	movs	r0, #0
 8002288:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 800228c:	2301      	movs	r3, #1
 800228e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8002292:	e67a      	b.n	8001f8a <HAL_DMA_Abort+0x26>
    return HAL_ERROR;
 8002294:	2001      	movs	r0, #1
 8002296:	e678      	b.n	8001f8a <HAL_DMA_Abort+0x26>
 8002298:	40020010 	.word	0x40020010
 800229c:	40020028 	.word	0x40020028
 80022a0:	58025408 	.word	0x58025408

080022a4 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 80022a4:	2800      	cmp	r0, #0
 80022a6:	f000 813a 	beq.w	800251e <HAL_DMA_Abort_IT+0x27a>
{
 80022aa:	b508      	push	{r3, lr}
 80022ac:	4602      	mov	r2, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022ae:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d003      	beq.n	80022c0 <HAL_DMA_Abort_IT+0x1c>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022b8:	2380      	movs	r3, #128	; 0x80
 80022ba:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80022bc:	2001      	movs	r0, #1
}
 80022be:	bd08      	pop	{r3, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80022c0:	6803      	ldr	r3, [r0, #0]
 80022c2:	4899      	ldr	r0, [pc, #612]	; (8002528 <HAL_DMA_Abort_IT+0x284>)
 80022c4:	4999      	ldr	r1, [pc, #612]	; (800252c <HAL_DMA_Abort_IT+0x288>)
 80022c6:	428b      	cmp	r3, r1
 80022c8:	bf18      	it	ne
 80022ca:	4283      	cmpne	r3, r0
 80022cc:	bf0c      	ite	eq
 80022ce:	2101      	moveq	r1, #1
 80022d0:	2100      	movne	r1, #0
 80022d2:	f000 80e4 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 80022d6:	3030      	adds	r0, #48	; 0x30
 80022d8:	4283      	cmp	r3, r0
 80022da:	f000 80e0 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 80022de:	3018      	adds	r0, #24
 80022e0:	4283      	cmp	r3, r0
 80022e2:	f000 80dc 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 80022e6:	3018      	adds	r0, #24
 80022e8:	4283      	cmp	r3, r0
 80022ea:	f000 80d8 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 80022ee:	3018      	adds	r0, #24
 80022f0:	4283      	cmp	r3, r0
 80022f2:	f000 80d4 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 80022f6:	3018      	adds	r0, #24
 80022f8:	4283      	cmp	r3, r0
 80022fa:	f000 80d0 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 80022fe:	3018      	adds	r0, #24
 8002300:	4283      	cmp	r3, r0
 8002302:	f000 80cc 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 8002306:	f500 7056 	add.w	r0, r0, #856	; 0x358
 800230a:	4283      	cmp	r3, r0
 800230c:	f000 80c7 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 8002310:	3018      	adds	r0, #24
 8002312:	4283      	cmp	r3, r0
 8002314:	f000 80c3 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 8002318:	3018      	adds	r0, #24
 800231a:	4283      	cmp	r3, r0
 800231c:	f000 80bf 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 8002320:	3018      	adds	r0, #24
 8002322:	4283      	cmp	r3, r0
 8002324:	f000 80bb 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 8002328:	3018      	adds	r0, #24
 800232a:	4283      	cmp	r3, r0
 800232c:	f000 80b7 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 8002330:	3018      	adds	r0, #24
 8002332:	4283      	cmp	r3, r0
 8002334:	f000 80b3 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 8002338:	3018      	adds	r0, #24
 800233a:	4283      	cmp	r3, r0
 800233c:	f000 80af 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
 8002340:	3018      	adds	r0, #24
 8002342:	4283      	cmp	r3, r0
 8002344:	f000 80ab 	beq.w	800249e <HAL_DMA_Abort_IT+0x1fa>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002348:	6819      	ldr	r1, [r3, #0]
 800234a:	f021 010e 	bic.w	r1, r1, #14
 800234e:	6019      	str	r1, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 8002350:	6813      	ldr	r3, [r2, #0]
 8002352:	f5a0 6095 	sub.w	r0, r0, #1192	; 0x4a8
 8002356:	4975      	ldr	r1, [pc, #468]	; (800252c <HAL_DMA_Abort_IT+0x288>)
 8002358:	428b      	cmp	r3, r1
 800235a:	bf18      	it	ne
 800235c:	4283      	cmpne	r3, r0
 800235e:	d02b      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 8002360:	4973      	ldr	r1, [pc, #460]	; (8002530 <HAL_DMA_Abort_IT+0x28c>)
 8002362:	428b      	cmp	r3, r1
 8002364:	d028      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 8002366:	3118      	adds	r1, #24
 8002368:	428b      	cmp	r3, r1
 800236a:	d025      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 800236c:	3118      	adds	r1, #24
 800236e:	428b      	cmp	r3, r1
 8002370:	d022      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 8002372:	3118      	adds	r1, #24
 8002374:	428b      	cmp	r3, r1
 8002376:	d01f      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 8002378:	3118      	adds	r1, #24
 800237a:	428b      	cmp	r3, r1
 800237c:	d01c      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 800237e:	3118      	adds	r1, #24
 8002380:	428b      	cmp	r3, r1
 8002382:	d019      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 8002384:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8002388:	428b      	cmp	r3, r1
 800238a:	d015      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 800238c:	3118      	adds	r1, #24
 800238e:	428b      	cmp	r3, r1
 8002390:	d012      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 8002392:	3118      	adds	r1, #24
 8002394:	428b      	cmp	r3, r1
 8002396:	d00f      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 8002398:	3118      	adds	r1, #24
 800239a:	428b      	cmp	r3, r1
 800239c:	d00c      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 800239e:	3118      	adds	r1, #24
 80023a0:	428b      	cmp	r3, r1
 80023a2:	d009      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 80023a4:	3118      	adds	r1, #24
 80023a6:	428b      	cmp	r3, r1
 80023a8:	d006      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 80023aa:	3118      	adds	r1, #24
 80023ac:	428b      	cmp	r3, r1
 80023ae:	d003      	beq.n	80023b8 <HAL_DMA_Abort_IT+0x114>
 80023b0:	3118      	adds	r1, #24
 80023b2:	428b      	cmp	r3, r1
 80023b4:	f040 80ae 	bne.w	8002514 <HAL_DMA_Abort_IT+0x270>
 80023b8:	6819      	ldr	r1, [r3, #0]
 80023ba:	f021 0101 	bic.w	r1, r1, #1
 80023be:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80023c0:	6813      	ldr	r3, [r2, #0]
 80023c2:	4859      	ldr	r0, [pc, #356]	; (8002528 <HAL_DMA_Abort_IT+0x284>)
 80023c4:	4959      	ldr	r1, [pc, #356]	; (800252c <HAL_DMA_Abort_IT+0x288>)
 80023c6:	428b      	cmp	r3, r1
 80023c8:	bf18      	it	ne
 80023ca:	4283      	cmpne	r3, r0
 80023cc:	d042      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 80023ce:	3118      	adds	r1, #24
 80023d0:	428b      	cmp	r3, r1
 80023d2:	d03f      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 80023d4:	3118      	adds	r1, #24
 80023d6:	428b      	cmp	r3, r1
 80023d8:	d03c      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 80023da:	3118      	adds	r1, #24
 80023dc:	428b      	cmp	r3, r1
 80023de:	d039      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 80023e0:	3118      	adds	r1, #24
 80023e2:	428b      	cmp	r3, r1
 80023e4:	d036      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 80023e6:	3118      	adds	r1, #24
 80023e8:	428b      	cmp	r3, r1
 80023ea:	d033      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 80023ec:	3118      	adds	r1, #24
 80023ee:	428b      	cmp	r3, r1
 80023f0:	d030      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 80023f2:	f501 7156 	add.w	r1, r1, #856	; 0x358
 80023f6:	428b      	cmp	r3, r1
 80023f8:	d02c      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 80023fa:	3118      	adds	r1, #24
 80023fc:	428b      	cmp	r3, r1
 80023fe:	d029      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 8002400:	3118      	adds	r1, #24
 8002402:	428b      	cmp	r3, r1
 8002404:	d026      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 8002406:	3118      	adds	r1, #24
 8002408:	428b      	cmp	r3, r1
 800240a:	d023      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 800240c:	3118      	adds	r1, #24
 800240e:	428b      	cmp	r3, r1
 8002410:	d020      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 8002412:	3118      	adds	r1, #24
 8002414:	428b      	cmp	r3, r1
 8002416:	d01d      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 8002418:	3118      	adds	r1, #24
 800241a:	428b      	cmp	r3, r1
 800241c:	d01a      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 800241e:	3118      	adds	r1, #24
 8002420:	428b      	cmp	r3, r1
 8002422:	d017      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 8002424:	4943      	ldr	r1, [pc, #268]	; (8002534 <HAL_DMA_Abort_IT+0x290>)
 8002426:	428b      	cmp	r3, r1
 8002428:	d014      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 800242a:	3114      	adds	r1, #20
 800242c:	428b      	cmp	r3, r1
 800242e:	d011      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 8002430:	3114      	adds	r1, #20
 8002432:	428b      	cmp	r3, r1
 8002434:	d00e      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 8002436:	3114      	adds	r1, #20
 8002438:	428b      	cmp	r3, r1
 800243a:	d00b      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 800243c:	3114      	adds	r1, #20
 800243e:	428b      	cmp	r3, r1
 8002440:	d008      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 8002442:	3114      	adds	r1, #20
 8002444:	428b      	cmp	r3, r1
 8002446:	d005      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 8002448:	3114      	adds	r1, #20
 800244a:	428b      	cmp	r3, r1
 800244c:	d002      	beq.n	8002454 <HAL_DMA_Abort_IT+0x1b0>
 800244e:	3114      	adds	r1, #20
 8002450:	428b      	cmp	r3, r1
 8002452:	d117      	bne.n	8002484 <HAL_DMA_Abort_IT+0x1e0>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002454:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8002456:	680b      	ldr	r3, [r1, #0]
 8002458:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800245c:	600b      	str	r3, [r1, #0]
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800245e:	6d90      	ldr	r0, [r2, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002460:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8002462:	f003 011f 	and.w	r1, r3, #31
 8002466:	2301      	movs	r3, #1
 8002468:	408b      	lsls	r3, r1
 800246a:	6043      	str	r3, [r0, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800246c:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800246e:	6e91      	ldr	r1, [r2, #104]	; 0x68
 8002470:	6059      	str	r1, [r3, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8002472:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
 8002474:	b133      	cbz	r3, 8002484 <HAL_DMA_Abort_IT+0x1e0>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002476:	6819      	ldr	r1, [r3, #0]
 8002478:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800247c:	6019      	str	r1, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800247e:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002480:	6f51      	ldr	r1, [r2, #116]	; 0x74
 8002482:	6059      	str	r1, [r3, #4]
      __HAL_UNLOCK(hdma);
 8002484:	2300      	movs	r3, #0
 8002486:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800248a:	2301      	movs	r3, #1
 800248c:	f882 3035 	strb.w	r3, [r2, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 8002490:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002492:	2b00      	cmp	r3, #0
 8002494:	d045      	beq.n	8002522 <HAL_DMA_Abort_IT+0x27e>
 8002496:	4610      	mov	r0, r2
        hdma->XferAbortCallback(hdma);
 8002498:	4798      	blx	r3
  return HAL_OK;
 800249a:	2000      	movs	r0, #0
 800249c:	e70f      	b.n	80022be <HAL_DMA_Abort_IT+0x1a>
      hdma->State = HAL_DMA_STATE_ABORT;
 800249e:	2004      	movs	r0, #4
 80024a0:	f882 0035 	strb.w	r0, [r2, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80024a4:	bb81      	cbnz	r1, 8002508 <HAL_DMA_Abort_IT+0x264>
 80024a6:	4a22      	ldr	r2, [pc, #136]	; (8002530 <HAL_DMA_Abort_IT+0x28c>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d02d      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024ac:	3218      	adds	r2, #24
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d02a      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024b2:	3218      	adds	r2, #24
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d027      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024b8:	3218      	adds	r2, #24
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d024      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024be:	3218      	adds	r2, #24
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d021      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024c4:	3218      	adds	r2, #24
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d01e      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024ca:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d01a      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024d2:	3218      	adds	r2, #24
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d017      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024d8:	3218      	adds	r2, #24
 80024da:	4293      	cmp	r3, r2
 80024dc:	d014      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024de:	3218      	adds	r2, #24
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d011      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024e4:	3218      	adds	r2, #24
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d00e      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024ea:	3218      	adds	r2, #24
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d00b      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024f0:	3218      	adds	r2, #24
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d008      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024f6:	3218      	adds	r2, #24
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d005      	beq.n	8002508 <HAL_DMA_Abort_IT+0x264>
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	f022 0201 	bic.w	r2, r2, #1
 8002502:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002504:	2000      	movs	r0, #0
 8002506:	e6da      	b.n	80022be <HAL_DMA_Abort_IT+0x1a>
      __HAL_DMA_DISABLE(hdma);
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	f022 0201 	bic.w	r2, r2, #1
 800250e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002510:	2000      	movs	r0, #0
      __HAL_DMA_DISABLE(hdma);
 8002512:	e6d4      	b.n	80022be <HAL_DMA_Abort_IT+0x1a>
      __HAL_DMA_DISABLE(hdma);
 8002514:	6819      	ldr	r1, [r3, #0]
 8002516:	f021 0101 	bic.w	r1, r1, #1
 800251a:	6019      	str	r1, [r3, #0]
 800251c:	e750      	b.n	80023c0 <HAL_DMA_Abort_IT+0x11c>
    return HAL_ERROR;
 800251e:	2001      	movs	r0, #1
}
 8002520:	4770      	bx	lr
  return HAL_OK;
 8002522:	2000      	movs	r0, #0
 8002524:	e6cb      	b.n	80022be <HAL_DMA_Abort_IT+0x1a>
 8002526:	bf00      	nop
 8002528:	40020010 	.word	0x40020010
 800252c:	40020028 	.word	0x40020028
 8002530:	40020040 	.word	0x40020040
 8002534:	58025408 	.word	0x58025408

08002538 <HAL_DMA_IRQHandler>:
{
 8002538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800253a:	b083      	sub	sp, #12
 800253c:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 800253e:	2300      	movs	r3, #0
 8002540:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002542:	4ba2      	ldr	r3, [pc, #648]	; (80027cc <HAL_DMA_IRQHandler+0x294>)
 8002544:	681d      	ldr	r5, [r3, #0]
 8002546:	4ba2      	ldr	r3, [pc, #648]	; (80027d0 <HAL_DMA_IRQHandler+0x298>)
 8002548:	fba3 3505 	umull	r3, r5, r3, r5
 800254c:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800254e:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr_dma  = regs_dma->ISR;
 8002550:	683e      	ldr	r6, [r7, #0]
  tmpisr_bdma = regs_bdma->ISR;
 8002552:	f8d7 c000 	ldr.w	ip, [r7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002556:	6803      	ldr	r3, [r0, #0]
 8002558:	499e      	ldr	r1, [pc, #632]	; (80027d4 <HAL_DMA_IRQHandler+0x29c>)
 800255a:	489f      	ldr	r0, [pc, #636]	; (80027d8 <HAL_DMA_IRQHandler+0x2a0>)
 800255c:	4283      	cmp	r3, r0
 800255e:	bf18      	it	ne
 8002560:	428b      	cmpne	r3, r1
 8002562:	bf0c      	ite	eq
 8002564:	2001      	moveq	r0, #1
 8002566:	2000      	movne	r0, #0
 8002568:	d061      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 800256a:	4a9c      	ldr	r2, [pc, #624]	; (80027dc <HAL_DMA_IRQHandler+0x2a4>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d05e      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 8002570:	3218      	adds	r2, #24
 8002572:	4293      	cmp	r3, r2
 8002574:	d05b      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 8002576:	3218      	adds	r2, #24
 8002578:	4293      	cmp	r3, r2
 800257a:	d058      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 800257c:	3218      	adds	r2, #24
 800257e:	4293      	cmp	r3, r2
 8002580:	d055      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 8002582:	3218      	adds	r2, #24
 8002584:	4293      	cmp	r3, r2
 8002586:	d052      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 8002588:	3218      	adds	r2, #24
 800258a:	4293      	cmp	r3, r2
 800258c:	d04f      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 800258e:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002592:	4293      	cmp	r3, r2
 8002594:	d04b      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 8002596:	3218      	adds	r2, #24
 8002598:	4293      	cmp	r3, r2
 800259a:	d048      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 800259c:	3218      	adds	r2, #24
 800259e:	4293      	cmp	r3, r2
 80025a0:	d045      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 80025a2:	3218      	adds	r2, #24
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d042      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 80025a8:	3218      	adds	r2, #24
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d03f      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 80025ae:	3218      	adds	r2, #24
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d03c      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 80025b4:	3218      	adds	r2, #24
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d039      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
 80025ba:	3218      	adds	r2, #24
 80025bc:	4293      	cmp	r3, r2
 80025be:	d036      	beq.n	800262e <HAL_DMA_IRQHandler+0xf6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80025c0:	4987      	ldr	r1, [pc, #540]	; (80027e0 <HAL_DMA_IRQHandler+0x2a8>)
 80025c2:	4a88      	ldr	r2, [pc, #544]	; (80027e4 <HAL_DMA_IRQHandler+0x2ac>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	bf18      	it	ne
 80025c8:	428b      	cmpne	r3, r1
 80025ca:	d012      	beq.n	80025f2 <HAL_DMA_IRQHandler+0xba>
 80025cc:	4a86      	ldr	r2, [pc, #536]	; (80027e8 <HAL_DMA_IRQHandler+0x2b0>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d00f      	beq.n	80025f2 <HAL_DMA_IRQHandler+0xba>
 80025d2:	3214      	adds	r2, #20
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d00c      	beq.n	80025f2 <HAL_DMA_IRQHandler+0xba>
 80025d8:	3214      	adds	r2, #20
 80025da:	4293      	cmp	r3, r2
 80025dc:	d009      	beq.n	80025f2 <HAL_DMA_IRQHandler+0xba>
 80025de:	3214      	adds	r2, #20
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d006      	beq.n	80025f2 <HAL_DMA_IRQHandler+0xba>
 80025e4:	3214      	adds	r2, #20
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d003      	beq.n	80025f2 <HAL_DMA_IRQHandler+0xba>
 80025ea:	3214      	adds	r2, #20
 80025ec:	4293      	cmp	r3, r2
 80025ee:	f040 8262 	bne.w	8002ab6 <HAL_DMA_IRQHandler+0x57e>
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80025f2:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80025f4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80025f6:	f001 011f 	and.w	r1, r1, #31
 80025fa:	2004      	movs	r0, #4
 80025fc:	4088      	lsls	r0, r1
 80025fe:	ea10 0f0c 	tst.w	r0, ip
 8002602:	f000 82a8 	beq.w	8002b56 <HAL_DMA_IRQHandler+0x61e>
 8002606:	f012 0f04 	tst.w	r2, #4
 800260a:	f000 82a4 	beq.w	8002b56 <HAL_DMA_IRQHandler+0x61e>
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800260e:	6078      	str	r0, [r7, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002610:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8002614:	f000 825b 	beq.w	8002ace <HAL_DMA_IRQHandler+0x596>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002618:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 800261c:	f040 8251 	bne.w	8002ac2 <HAL_DMA_IRQHandler+0x58a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002620:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002622:	2b00      	cmp	r3, #0
 8002624:	f000 8247 	beq.w	8002ab6 <HAL_DMA_IRQHandler+0x57e>
            hdma->XferM1HalfCpltCallback(hdma);
 8002628:	4620      	mov	r0, r4
 800262a:	4798      	blx	r3
 800262c:	e243      	b.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800262e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002630:	f002 011f 	and.w	r1, r2, #31
 8002634:	2208      	movs	r2, #8
 8002636:	408a      	lsls	r2, r1
 8002638:	4232      	tst	r2, r6
 800263a:	d041      	beq.n	80026c0 <HAL_DMA_IRQHandler+0x188>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800263c:	bb70      	cbnz	r0, 800269c <HAL_DMA_IRQHandler+0x164>
 800263e:	4a67      	ldr	r2, [pc, #412]	; (80027dc <HAL_DMA_IRQHandler+0x2a4>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d02b      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 8002644:	3218      	adds	r2, #24
 8002646:	4293      	cmp	r3, r2
 8002648:	d028      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 800264a:	3218      	adds	r2, #24
 800264c:	4293      	cmp	r3, r2
 800264e:	d025      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 8002650:	3218      	adds	r2, #24
 8002652:	4293      	cmp	r3, r2
 8002654:	d022      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 8002656:	3218      	adds	r2, #24
 8002658:	4293      	cmp	r3, r2
 800265a:	d01f      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 800265c:	3218      	adds	r2, #24
 800265e:	4293      	cmp	r3, r2
 8002660:	d01c      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 8002662:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002666:	4293      	cmp	r3, r2
 8002668:	d018      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 800266a:	3218      	adds	r2, #24
 800266c:	4293      	cmp	r3, r2
 800266e:	d015      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 8002670:	3218      	adds	r2, #24
 8002672:	4293      	cmp	r3, r2
 8002674:	d012      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 8002676:	3218      	adds	r2, #24
 8002678:	4293      	cmp	r3, r2
 800267a:	d00f      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 800267c:	3218      	adds	r2, #24
 800267e:	4293      	cmp	r3, r2
 8002680:	d00c      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 8002682:	3218      	adds	r2, #24
 8002684:	4293      	cmp	r3, r2
 8002686:	d009      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 8002688:	3218      	adds	r2, #24
 800268a:	4293      	cmp	r3, r2
 800268c:	d006      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 800268e:	3218      	adds	r2, #24
 8002690:	4293      	cmp	r3, r2
 8002692:	d003      	beq.n	800269c <HAL_DMA_IRQHandler+0x164>
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 800269a:	e002      	b.n	80026a2 <HAL_DMA_IRQHandler+0x16a>
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	f3c2 0280 	ubfx	r2, r2, #2, #1
 80026a2:	b16a      	cbz	r2, 80026c0 <HAL_DMA_IRQHandler+0x188>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	f022 0204 	bic.w	r2, r2, #4
 80026aa:	601a      	str	r2, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80026ac:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80026ae:	f003 021f 	and.w	r2, r3, #31
 80026b2:	2308      	movs	r3, #8
 80026b4:	4093      	lsls	r3, r2
 80026b6:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026ba:	f043 0301 	orr.w	r3, r3, #1
 80026be:	6563      	str	r3, [r4, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80026c0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80026c2:	f002 021f 	and.w	r2, r2, #31
 80026c6:	fa26 f302 	lsr.w	r3, r6, r2
 80026ca:	f013 0f01 	tst.w	r3, #1
 80026ce:	d037      	beq.n	8002740 <HAL_DMA_IRQHandler+0x208>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80026d0:	6823      	ldr	r3, [r4, #0]
 80026d2:	4840      	ldr	r0, [pc, #256]	; (80027d4 <HAL_DMA_IRQHandler+0x29c>)
 80026d4:	4940      	ldr	r1, [pc, #256]	; (80027d8 <HAL_DMA_IRQHandler+0x2a0>)
 80026d6:	428b      	cmp	r3, r1
 80026d8:	bf18      	it	ne
 80026da:	4283      	cmpne	r3, r0
 80026dc:	d02c      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 80026de:	3118      	adds	r1, #24
 80026e0:	428b      	cmp	r3, r1
 80026e2:	d029      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 80026e4:	3118      	adds	r1, #24
 80026e6:	428b      	cmp	r3, r1
 80026e8:	d026      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 80026ea:	3118      	adds	r1, #24
 80026ec:	428b      	cmp	r3, r1
 80026ee:	d023      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 80026f0:	3118      	adds	r1, #24
 80026f2:	428b      	cmp	r3, r1
 80026f4:	d020      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 80026f6:	3118      	adds	r1, #24
 80026f8:	428b      	cmp	r3, r1
 80026fa:	d01d      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 80026fc:	3118      	adds	r1, #24
 80026fe:	428b      	cmp	r3, r1
 8002700:	d01a      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 8002702:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8002706:	428b      	cmp	r3, r1
 8002708:	d016      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 800270a:	3118      	adds	r1, #24
 800270c:	428b      	cmp	r3, r1
 800270e:	d013      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 8002710:	3118      	adds	r1, #24
 8002712:	428b      	cmp	r3, r1
 8002714:	d010      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 8002716:	3118      	adds	r1, #24
 8002718:	428b      	cmp	r3, r1
 800271a:	d00d      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 800271c:	3118      	adds	r1, #24
 800271e:	428b      	cmp	r3, r1
 8002720:	d00a      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 8002722:	3118      	adds	r1, #24
 8002724:	428b      	cmp	r3, r1
 8002726:	d007      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 8002728:	3118      	adds	r1, #24
 800272a:	428b      	cmp	r3, r1
 800272c:	d004      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 800272e:	3118      	adds	r1, #24
 8002730:	428b      	cmp	r3, r1
 8002732:	d001      	beq.n	8002738 <HAL_DMA_IRQHandler+0x200>
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	e003      	b.n	8002740 <HAL_DMA_IRQHandler+0x208>
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800273e:	d13b      	bne.n	80027b8 <HAL_DMA_IRQHandler+0x280>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002740:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002742:	f003 031f 	and.w	r3, r3, #31
 8002746:	2204      	movs	r2, #4
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	4233      	tst	r3, r6
 800274e:	d051      	beq.n	80027f4 <HAL_DMA_IRQHandler+0x2bc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002750:	6822      	ldr	r2, [r4, #0]
 8002752:	4820      	ldr	r0, [pc, #128]	; (80027d4 <HAL_DMA_IRQHandler+0x29c>)
 8002754:	4920      	ldr	r1, [pc, #128]	; (80027d8 <HAL_DMA_IRQHandler+0x2a0>)
 8002756:	428a      	cmp	r2, r1
 8002758:	bf18      	it	ne
 800275a:	4282      	cmpne	r2, r0
 800275c:	d046      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 800275e:	3118      	adds	r1, #24
 8002760:	428a      	cmp	r2, r1
 8002762:	d043      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 8002764:	3118      	adds	r1, #24
 8002766:	428a      	cmp	r2, r1
 8002768:	d040      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 800276a:	3118      	adds	r1, #24
 800276c:	428a      	cmp	r2, r1
 800276e:	d03d      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 8002770:	3118      	adds	r1, #24
 8002772:	428a      	cmp	r2, r1
 8002774:	d03a      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 8002776:	3118      	adds	r1, #24
 8002778:	428a      	cmp	r2, r1
 800277a:	d037      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 800277c:	3118      	adds	r1, #24
 800277e:	428a      	cmp	r2, r1
 8002780:	d034      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 8002782:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8002786:	428a      	cmp	r2, r1
 8002788:	d030      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 800278a:	3118      	adds	r1, #24
 800278c:	428a      	cmp	r2, r1
 800278e:	d02d      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 8002790:	3118      	adds	r1, #24
 8002792:	428a      	cmp	r2, r1
 8002794:	d02a      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 8002796:	3118      	adds	r1, #24
 8002798:	428a      	cmp	r2, r1
 800279a:	d027      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 800279c:	3118      	adds	r1, #24
 800279e:	428a      	cmp	r2, r1
 80027a0:	d024      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 80027a2:	3118      	adds	r1, #24
 80027a4:	428a      	cmp	r2, r1
 80027a6:	d021      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 80027a8:	3118      	adds	r1, #24
 80027aa:	428a      	cmp	r2, r1
 80027ac:	d01e      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 80027ae:	3118      	adds	r1, #24
 80027b0:	428a      	cmp	r2, r1
 80027b2:	d01b      	beq.n	80027ec <HAL_DMA_IRQHandler+0x2b4>
 80027b4:	6813      	ldr	r3, [r2, #0]
 80027b6:	e01d      	b.n	80027f4 <HAL_DMA_IRQHandler+0x2bc>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80027b8:	2301      	movs	r3, #1
 80027ba:	fa03 f202 	lsl.w	r2, r3, r2
 80027be:	60ba      	str	r2, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027c0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80027c2:	f043 0302 	orr.w	r3, r3, #2
 80027c6:	6563      	str	r3, [r4, #84]	; 0x54
 80027c8:	e7ba      	b.n	8002740 <HAL_DMA_IRQHandler+0x208>
 80027ca:	bf00      	nop
 80027cc:	20000010 	.word	0x20000010
 80027d0:	1b4e81b5 	.word	0x1b4e81b5
 80027d4:	40020010 	.word	0x40020010
 80027d8:	40020028 	.word	0x40020028
 80027dc:	40020040 	.word	0x40020040
 80027e0:	58025408 	.word	0x58025408
 80027e4:	5802541c 	.word	0x5802541c
 80027e8:	58025430 	.word	0x58025430
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80027ec:	6812      	ldr	r2, [r2, #0]
 80027ee:	f012 0f02 	tst.w	r2, #2
 80027f2:	d13d      	bne.n	8002870 <HAL_DMA_IRQHandler+0x338>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80027f4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80027f6:	f003 031f 	and.w	r3, r3, #31
 80027fa:	2210      	movs	r2, #16
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	4233      	tst	r3, r6
 8002802:	d05f      	beq.n	80028c4 <HAL_DMA_IRQHandler+0x38c>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002804:	6822      	ldr	r2, [r4, #0]
 8002806:	489b      	ldr	r0, [pc, #620]	; (8002a74 <HAL_DMA_IRQHandler+0x53c>)
 8002808:	499b      	ldr	r1, [pc, #620]	; (8002a78 <HAL_DMA_IRQHandler+0x540>)
 800280a:	428a      	cmp	r2, r1
 800280c:	bf18      	it	ne
 800280e:	4282      	cmpne	r2, r0
 8002810:	d034      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 8002812:	3118      	adds	r1, #24
 8002814:	428a      	cmp	r2, r1
 8002816:	d031      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 8002818:	3118      	adds	r1, #24
 800281a:	428a      	cmp	r2, r1
 800281c:	d02e      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 800281e:	3118      	adds	r1, #24
 8002820:	428a      	cmp	r2, r1
 8002822:	d02b      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 8002824:	3118      	adds	r1, #24
 8002826:	428a      	cmp	r2, r1
 8002828:	d028      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 800282a:	3118      	adds	r1, #24
 800282c:	428a      	cmp	r2, r1
 800282e:	d025      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 8002830:	3118      	adds	r1, #24
 8002832:	428a      	cmp	r2, r1
 8002834:	d022      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 8002836:	f501 7156 	add.w	r1, r1, #856	; 0x358
 800283a:	428a      	cmp	r2, r1
 800283c:	d01e      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 800283e:	3118      	adds	r1, #24
 8002840:	428a      	cmp	r2, r1
 8002842:	d01b      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 8002844:	3118      	adds	r1, #24
 8002846:	428a      	cmp	r2, r1
 8002848:	d018      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 800284a:	3118      	adds	r1, #24
 800284c:	428a      	cmp	r2, r1
 800284e:	d015      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 8002850:	3118      	adds	r1, #24
 8002852:	428a      	cmp	r2, r1
 8002854:	d012      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 8002856:	3118      	adds	r1, #24
 8002858:	428a      	cmp	r2, r1
 800285a:	d00f      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 800285c:	3118      	adds	r1, #24
 800285e:	428a      	cmp	r2, r1
 8002860:	d00c      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 8002862:	3118      	adds	r1, #24
 8002864:	428a      	cmp	r2, r1
 8002866:	d009      	beq.n	800287c <HAL_DMA_IRQHandler+0x344>
 8002868:	6812      	ldr	r2, [r2, #0]
 800286a:	f3c2 0280 	ubfx	r2, r2, #2, #1
 800286e:	e008      	b.n	8002882 <HAL_DMA_IRQHandler+0x34a>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002870:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002872:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002874:	f043 0304 	orr.w	r3, r3, #4
 8002878:	6563      	str	r3, [r4, #84]	; 0x54
 800287a:	e7bb      	b.n	80027f4 <HAL_DMA_IRQHandler+0x2bc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800287c:	6812      	ldr	r2, [r2, #0]
 800287e:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8002882:	b1fa      	cbz	r2, 80028c4 <HAL_DMA_IRQHandler+0x38c>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002884:	60bb      	str	r3, [r7, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002886:	6823      	ldr	r3, [r4, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800288e:	d00d      	beq.n	80028ac <HAL_DMA_IRQHandler+0x374>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002896:	d104      	bne.n	80028a2 <HAL_DMA_IRQHandler+0x36a>
            if(hdma->XferHalfCpltCallback != NULL)
 8002898:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800289a:	b19b      	cbz	r3, 80028c4 <HAL_DMA_IRQHandler+0x38c>
              hdma->XferHalfCpltCallback(hdma);
 800289c:	4620      	mov	r0, r4
 800289e:	4798      	blx	r3
 80028a0:	e010      	b.n	80028c4 <HAL_DMA_IRQHandler+0x38c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 80028a2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80028a4:	b173      	cbz	r3, 80028c4 <HAL_DMA_IRQHandler+0x38c>
              hdma->XferM1HalfCpltCallback(hdma);
 80028a6:	4620      	mov	r0, r4
 80028a8:	4798      	blx	r3
 80028aa:	e00b      	b.n	80028c4 <HAL_DMA_IRQHandler+0x38c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	f412 7f80 	tst.w	r2, #256	; 0x100
 80028b2:	d103      	bne.n	80028bc <HAL_DMA_IRQHandler+0x384>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	f022 0208 	bic.w	r2, r2, #8
 80028ba:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 80028bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028be:	b10b      	cbz	r3, 80028c4 <HAL_DMA_IRQHandler+0x38c>
            hdma->XferHalfCpltCallback(hdma);
 80028c0:	4620      	mov	r0, r4
 80028c2:	4798      	blx	r3
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80028c4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80028c6:	f003 031f 	and.w	r3, r3, #31
 80028ca:	2220      	movs	r2, #32
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	4233      	tst	r3, r6
 80028d2:	f000 808e 	beq.w	80029f2 <HAL_DMA_IRQHandler+0x4ba>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80028d6:	6822      	ldr	r2, [r4, #0]
 80028d8:	4866      	ldr	r0, [pc, #408]	; (8002a74 <HAL_DMA_IRQHandler+0x53c>)
 80028da:	4967      	ldr	r1, [pc, #412]	; (8002a78 <HAL_DMA_IRQHandler+0x540>)
 80028dc:	428a      	cmp	r2, r1
 80028de:	bf18      	it	ne
 80028e0:	4282      	cmpne	r2, r0
 80028e2:	d02e      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 80028e4:	3118      	adds	r1, #24
 80028e6:	428a      	cmp	r2, r1
 80028e8:	d02b      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 80028ea:	3118      	adds	r1, #24
 80028ec:	428a      	cmp	r2, r1
 80028ee:	d028      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 80028f0:	3118      	adds	r1, #24
 80028f2:	428a      	cmp	r2, r1
 80028f4:	d025      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 80028f6:	3118      	adds	r1, #24
 80028f8:	428a      	cmp	r2, r1
 80028fa:	d022      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 80028fc:	3118      	adds	r1, #24
 80028fe:	428a      	cmp	r2, r1
 8002900:	d01f      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 8002902:	3118      	adds	r1, #24
 8002904:	428a      	cmp	r2, r1
 8002906:	d01c      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 8002908:	f501 7156 	add.w	r1, r1, #856	; 0x358
 800290c:	428a      	cmp	r2, r1
 800290e:	d018      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 8002910:	3118      	adds	r1, #24
 8002912:	428a      	cmp	r2, r1
 8002914:	d015      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 8002916:	3118      	adds	r1, #24
 8002918:	428a      	cmp	r2, r1
 800291a:	d012      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 800291c:	3118      	adds	r1, #24
 800291e:	428a      	cmp	r2, r1
 8002920:	d00f      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 8002922:	3118      	adds	r1, #24
 8002924:	428a      	cmp	r2, r1
 8002926:	d00c      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 8002928:	3118      	adds	r1, #24
 800292a:	428a      	cmp	r2, r1
 800292c:	d009      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 800292e:	3118      	adds	r1, #24
 8002930:	428a      	cmp	r2, r1
 8002932:	d006      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 8002934:	3118      	adds	r1, #24
 8002936:	428a      	cmp	r2, r1
 8002938:	d003      	beq.n	8002942 <HAL_DMA_IRQHandler+0x40a>
 800293a:	6812      	ldr	r2, [r2, #0]
 800293c:	f3c2 0240 	ubfx	r2, r2, #1, #1
 8002940:	e002      	b.n	8002948 <HAL_DMA_IRQHandler+0x410>
 8002942:	6812      	ldr	r2, [r2, #0]
 8002944:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8002948:	2a00      	cmp	r2, #0
 800294a:	d052      	beq.n	80029f2 <HAL_DMA_IRQHandler+0x4ba>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800294c:	60bb      	str	r3, [r7, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 800294e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b04      	cmp	r3, #4
 8002956:	d00e      	beq.n	8002976 <HAL_DMA_IRQHandler+0x43e>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002958:	6823      	ldr	r3, [r4, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8002960:	d035      	beq.n	80029ce <HAL_DMA_IRQHandler+0x496>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002968:	d12c      	bne.n	80029c4 <HAL_DMA_IRQHandler+0x48c>
            if(hdma->XferM1CpltCallback != NULL)
 800296a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800296c:	2b00      	cmp	r3, #0
 800296e:	d040      	beq.n	80029f2 <HAL_DMA_IRQHandler+0x4ba>
              hdma->XferM1CpltCallback(hdma);
 8002970:	4620      	mov	r0, r4
 8002972:	4798      	blx	r3
 8002974:	e03d      	b.n	80029f2 <HAL_DMA_IRQHandler+0x4ba>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002976:	6822      	ldr	r2, [r4, #0]
 8002978:	6813      	ldr	r3, [r2, #0]
 800297a:	f023 0316 	bic.w	r3, r3, #22
 800297e:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002980:	6822      	ldr	r2, [r4, #0]
 8002982:	6953      	ldr	r3, [r2, #20]
 8002984:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002988:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800298a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800298c:	b1b3      	cbz	r3, 80029bc <HAL_DMA_IRQHandler+0x484>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800298e:	6822      	ldr	r2, [r4, #0]
 8002990:	6813      	ldr	r3, [r2, #0]
 8002992:	f023 0308 	bic.w	r3, r3, #8
 8002996:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002998:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800299a:	f003 021f 	and.w	r2, r3, #31
 800299e:	233f      	movs	r3, #63	; 0x3f
 80029a0:	4093      	lsls	r3, r2
 80029a2:	60bb      	str	r3, [r7, #8]
          __HAL_UNLOCK(hdma);
 80029a4:	2300      	movs	r3, #0
 80029a6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80029aa:	2301      	movs	r3, #1
 80029ac:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 80029b0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d07f      	beq.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
            hdma->XferAbortCallback(hdma);
 80029b6:	4620      	mov	r0, r4
 80029b8:	4798      	blx	r3
 80029ba:	e07c      	b.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029bc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1e5      	bne.n	800298e <HAL_DMA_IRQHandler+0x456>
 80029c2:	e7e9      	b.n	8002998 <HAL_DMA_IRQHandler+0x460>
            if(hdma->XferCpltCallback != NULL)
 80029c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80029c6:	b1a3      	cbz	r3, 80029f2 <HAL_DMA_IRQHandler+0x4ba>
              hdma->XferCpltCallback(hdma);
 80029c8:	4620      	mov	r0, r4
 80029ca:	4798      	blx	r3
 80029cc:	e011      	b.n	80029f2 <HAL_DMA_IRQHandler+0x4ba>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	f412 7f80 	tst.w	r2, #256	; 0x100
 80029d4:	d109      	bne.n	80029ea <HAL_DMA_IRQHandler+0x4b2>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	f022 0210 	bic.w	r2, r2, #16
 80029dc:	601a      	str	r2, [r3, #0]
            __HAL_UNLOCK(hdma);
 80029de:	2300      	movs	r3, #0
 80029e0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 80029e4:	2301      	movs	r3, #1
 80029e6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          if(hdma->XferCpltCallback != NULL)
 80029ea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80029ec:	b10b      	cbz	r3, 80029f2 <HAL_DMA_IRQHandler+0x4ba>
            hdma->XferCpltCallback(hdma);
 80029ee:	4620      	mov	r0, r4
 80029f0:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80029f2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d05e      	beq.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80029f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80029fa:	f013 0f01 	tst.w	r3, #1
 80029fe:	d056      	beq.n	8002aae <HAL_DMA_IRQHandler+0x576>
        hdma->State = HAL_DMA_STATE_ABORT;
 8002a00:	2304      	movs	r3, #4
 8002a02:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8002a06:	6823      	ldr	r3, [r4, #0]
 8002a08:	491a      	ldr	r1, [pc, #104]	; (8002a74 <HAL_DMA_IRQHandler+0x53c>)
 8002a0a:	4a1b      	ldr	r2, [pc, #108]	; (8002a78 <HAL_DMA_IRQHandler+0x540>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	bf18      	it	ne
 8002a10:	428b      	cmpne	r3, r1
 8002a12:	d033      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a14:	3218      	adds	r2, #24
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d030      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a1a:	3218      	adds	r2, #24
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d02d      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a20:	3218      	adds	r2, #24
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d02a      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a26:	3218      	adds	r2, #24
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d027      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a2c:	3218      	adds	r2, #24
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d024      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a32:	3218      	adds	r2, #24
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d021      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a38:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d01d      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a40:	3218      	adds	r2, #24
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d01a      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a46:	3218      	adds	r2, #24
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d017      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a4c:	3218      	adds	r2, #24
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d014      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a52:	3218      	adds	r2, #24
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d011      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a58:	3218      	adds	r2, #24
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d00e      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a5e:	3218      	adds	r2, #24
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d00b      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a64:	3218      	adds	r2, #24
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d008      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x544>
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	f022 0201 	bic.w	r2, r2, #1
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	e007      	b.n	8002a84 <HAL_DMA_IRQHandler+0x54c>
 8002a74:	40020010 	.word	0x40020010
 8002a78:	40020028 	.word	0x40020028
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	f022 0201 	bic.w	r2, r2, #1
 8002a82:	601a      	str	r2, [r3, #0]
          if (++count > timeout)
 8002a84:	9b01      	ldr	r3, [sp, #4]
 8002a86:	3301      	adds	r3, #1
 8002a88:	9301      	str	r3, [sp, #4]
 8002a8a:	42ab      	cmp	r3, r5
 8002a8c:	d804      	bhi.n	8002a98 <HAL_DMA_IRQHandler+0x560>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002a8e:	6823      	ldr	r3, [r4, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f013 0f01 	tst.w	r3, #1
 8002a96:	d1f5      	bne.n	8002a84 <HAL_DMA_IRQHandler+0x54c>
        __HAL_UNLOCK(hdma);
 8002a98:	2300      	movs	r3, #0
 8002a9a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002a9e:	6823      	ldr	r3, [r4, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f013 0f01 	tst.w	r3, #1
 8002aa6:	d008      	beq.n	8002aba <HAL_DMA_IRQHandler+0x582>
          hdma->State = HAL_DMA_STATE_ERROR;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      if(hdma->XferErrorCallback != NULL)
 8002aae:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002ab0:	b10b      	cbz	r3, 8002ab6 <HAL_DMA_IRQHandler+0x57e>
        hdma->XferErrorCallback(hdma);
 8002ab2:	4620      	mov	r0, r4
 8002ab4:	4798      	blx	r3
}
 8002ab6:	b003      	add	sp, #12
 8002ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
          hdma->State = HAL_DMA_STATE_READY;
 8002aba:	2301      	movs	r3, #1
 8002abc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8002ac0:	e7f5      	b.n	8002aae <HAL_DMA_IRQHandler+0x576>
          if(hdma->XferHalfCpltCallback != NULL)
 8002ac2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d0f6      	beq.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
            hdma->XferHalfCpltCallback(hdma);
 8002ac8:	4620      	mov	r0, r4
 8002aca:	4798      	blx	r3
 8002acc:	e7f3      	b.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002ace:	f012 0f20 	tst.w	r2, #32
 8002ad2:	d135      	bne.n	8002b40 <HAL_DMA_IRQHandler+0x608>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ad4:	6823      	ldr	r3, [r4, #0]
 8002ad6:	4964      	ldr	r1, [pc, #400]	; (8002c68 <HAL_DMA_IRQHandler+0x730>)
 8002ad8:	4a64      	ldr	r2, [pc, #400]	; (8002c6c <HAL_DMA_IRQHandler+0x734>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	bf18      	it	ne
 8002ade:	428b      	cmpne	r3, r1
 8002ae0:	d02a      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002ae2:	3218      	adds	r2, #24
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d027      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002ae8:	3218      	adds	r2, #24
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d024      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002aee:	3218      	adds	r2, #24
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d021      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002af4:	3218      	adds	r2, #24
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d01e      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002afa:	3218      	adds	r2, #24
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d01b      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002b00:	3218      	adds	r2, #24
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d018      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002b06:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d014      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002b0e:	3218      	adds	r2, #24
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d011      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002b14:	3218      	adds	r2, #24
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d00e      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002b1a:	3218      	adds	r2, #24
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d00b      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002b20:	3218      	adds	r2, #24
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d008      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002b26:	3218      	adds	r2, #24
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d005      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002b2c:	3218      	adds	r2, #24
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d002      	beq.n	8002b38 <HAL_DMA_IRQHandler+0x600>
 8002b32:	3218      	adds	r2, #24
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d109      	bne.n	8002b4c <HAL_DMA_IRQHandler+0x614>
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	f022 0208 	bic.w	r2, r2, #8
 8002b3e:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8002b40:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d0b7      	beq.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
          hdma->XferHalfCpltCallback(hdma);
 8002b46:	4620      	mov	r0, r4
 8002b48:	4798      	blx	r3
 8002b4a:	e7b4      	b.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	f022 0204 	bic.w	r2, r2, #4
 8002b52:	601a      	str	r2, [r3, #0]
 8002b54:	e7f4      	b.n	8002b40 <HAL_DMA_IRQHandler+0x608>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002b56:	2002      	movs	r0, #2
 8002b58:	4088      	lsls	r0, r1
 8002b5a:	ea10 0f0c 	tst.w	r0, ip
 8002b5e:	d060      	beq.n	8002c22 <HAL_DMA_IRQHandler+0x6ea>
 8002b60:	f012 0f02 	tst.w	r2, #2
 8002b64:	d05d      	beq.n	8002c22 <HAL_DMA_IRQHandler+0x6ea>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002b66:	6078      	str	r0, [r7, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b68:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8002b6c:	d00e      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x654>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002b6e:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8002b72:	d105      	bne.n	8002b80 <HAL_DMA_IRQHandler+0x648>
          if(hdma->XferM1CpltCallback != NULL)
 8002b74:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d09d      	beq.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
            hdma->XferM1CpltCallback(hdma);
 8002b7a:	4620      	mov	r0, r4
 8002b7c:	4798      	blx	r3
 8002b7e:	e79a      	b.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
          if(hdma->XferCpltCallback != NULL)
 8002b80:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d097      	beq.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
            hdma->XferCpltCallback(hdma);
 8002b86:	4620      	mov	r0, r4
 8002b88:	4798      	blx	r3
 8002b8a:	e794      	b.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002b8c:	f012 0f20 	tst.w	r2, #32
 8002b90:	d13b      	bne.n	8002c0a <HAL_DMA_IRQHandler+0x6d2>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002b92:	6823      	ldr	r3, [r4, #0]
 8002b94:	4934      	ldr	r1, [pc, #208]	; (8002c68 <HAL_DMA_IRQHandler+0x730>)
 8002b96:	4a35      	ldr	r2, [pc, #212]	; (8002c6c <HAL_DMA_IRQHandler+0x734>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	bf18      	it	ne
 8002b9c:	428b      	cmpne	r3, r1
 8002b9e:	d02a      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002ba0:	3218      	adds	r2, #24
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d027      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002ba6:	3218      	adds	r2, #24
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d024      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002bac:	3218      	adds	r2, #24
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d021      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002bb2:	3218      	adds	r2, #24
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d01e      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002bb8:	3218      	adds	r2, #24
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d01b      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002bbe:	3218      	adds	r2, #24
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d018      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002bc4:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d014      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002bcc:	3218      	adds	r2, #24
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d011      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002bd2:	3218      	adds	r2, #24
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d00e      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002bd8:	3218      	adds	r2, #24
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d00b      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002bde:	3218      	adds	r2, #24
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d008      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002be4:	3218      	adds	r2, #24
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d005      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002bea:	3218      	adds	r2, #24
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d002      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x6be>
 8002bf0:	3218      	adds	r2, #24
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d110      	bne.n	8002c18 <HAL_DMA_IRQHandler+0x6e0>
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	f022 0214 	bic.w	r2, r2, #20
 8002bfc:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(hdma);
 8002bfe:	2300      	movs	r3, #0
 8002c00:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8002c04:	2301      	movs	r3, #1
 8002c06:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8002c0a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f43f af52 	beq.w	8002ab6 <HAL_DMA_IRQHandler+0x57e>
          hdma->XferCpltCallback(hdma);
 8002c12:	4620      	mov	r0, r4
 8002c14:	4798      	blx	r3
 8002c16:	e74e      	b.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	f022 020a 	bic.w	r2, r2, #10
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	e7ed      	b.n	8002bfe <HAL_DMA_IRQHandler+0x6c6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002c22:	2008      	movs	r0, #8
 8002c24:	fa00 f101 	lsl.w	r1, r0, r1
 8002c28:	ea11 0f0c 	tst.w	r1, ip
 8002c2c:	f43f af43 	beq.w	8002ab6 <HAL_DMA_IRQHandler+0x57e>
 8002c30:	f012 0f08 	tst.w	r2, #8
 8002c34:	f43f af3f 	beq.w	8002ab6 <HAL_DMA_IRQHandler+0x57e>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	f022 020e 	bic.w	r2, r2, #14
 8002c3e:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002c40:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002c42:	f003 031f 	and.w	r3, r3, #31
 8002c46:	2201      	movs	r2, #1
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	607b      	str	r3, [r7, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c4e:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8002c50:	2300      	movs	r3, #0
 8002c52:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8002c56:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8002c5a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f43f af2a 	beq.w	8002ab6 <HAL_DMA_IRQHandler+0x57e>
        hdma->XferErrorCallback(hdma);
 8002c62:	4620      	mov	r0, r4
 8002c64:	4798      	blx	r3
 8002c66:	e726      	b.n	8002ab6 <HAL_DMA_IRQHandler+0x57e>
 8002c68:	40020010 	.word	0x40020010
 8002c6c:	40020028 	.word	0x40020028

08002c70 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8002c70:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8002c72:	4770      	bx	lr

08002c74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c76:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8002c78:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002c7a:	e03a      	b.n	8002cf2 <HAL_GPIO_Init+0x7e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002c7c:	2409      	movs	r4, #9
 8002c7e:	e000      	b.n	8002c82 <HAL_GPIO_Init+0xe>
 8002c80:	2400      	movs	r4, #0
 8002c82:	40b4      	lsls	r4, r6
 8002c84:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c86:	3502      	adds	r5, #2
 8002c88:	4e6e      	ldr	r6, [pc, #440]	; (8002e44 <HAL_GPIO_Init+0x1d0>)
 8002c8a:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002c8e:	4c6e      	ldr	r4, [pc, #440]	; (8002e48 <HAL_GPIO_Init+0x1d4>)
 8002c90:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8002c92:	43d4      	mvns	r4, r2
 8002c94:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c98:	684f      	ldr	r7, [r1, #4]
 8002c9a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8002c9e:	d001      	beq.n	8002ca4 <HAL_GPIO_Init+0x30>
        {
          temp |= iocurrent;
 8002ca0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002ca4:	4d68      	ldr	r5, [pc, #416]	; (8002e48 <HAL_GPIO_Init+0x1d4>)
 8002ca6:	602e      	str	r6, [r5, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8002ca8:	686e      	ldr	r6, [r5, #4]
        temp &= ~(iocurrent);
 8002caa:	ea04 0506 	and.w	r5, r4, r6
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cae:	684f      	ldr	r7, [r1, #4]
 8002cb0:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8002cb4:	d001      	beq.n	8002cba <HAL_GPIO_Init+0x46>
        {
          temp |= iocurrent;
 8002cb6:	ea42 0506 	orr.w	r5, r2, r6
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002cba:	4e63      	ldr	r6, [pc, #396]	; (8002e48 <HAL_GPIO_Init+0x1d4>)
 8002cbc:	6075      	str	r5, [r6, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cbe:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8002cc2:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8002cc4:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002cc8:	684f      	ldr	r7, [r1, #4]
 8002cca:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8002cce:	d001      	beq.n	8002cd4 <HAL_GPIO_Init+0x60>
        {
          temp |= iocurrent;
 8002cd0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8002cd4:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8002cd8:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8002cda:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8002cdc:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cde:	684e      	ldr	r6, [r1, #4]
 8002ce0:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8002ce4:	d001      	beq.n	8002cea <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8002ce6:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR1 = temp;
 8002cea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002cee:	6054      	str	r4, [r2, #4]
      }
    }

    position++;
 8002cf0:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002cf2:	680a      	ldr	r2, [r1, #0]
 8002cf4:	fa32 f403 	lsrs.w	r4, r2, r3
 8002cf8:	f000 80a2 	beq.w	8002e40 <HAL_GPIO_Init+0x1cc>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002cfc:	2401      	movs	r4, #1
 8002cfe:	409c      	lsls	r4, r3
    if (iocurrent != 0x00U)
 8002d00:	4022      	ands	r2, r4
 8002d02:	d0f5      	beq.n	8002cf0 <HAL_GPIO_Init+0x7c>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d04:	684d      	ldr	r5, [r1, #4]
 8002d06:	1e6e      	subs	r6, r5, #1
 8002d08:	2d11      	cmp	r5, #17
 8002d0a:	bf18      	it	ne
 8002d0c:	2e01      	cmpne	r6, #1
 8002d0e:	d901      	bls.n	8002d14 <HAL_GPIO_Init+0xa0>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d10:	2d12      	cmp	r5, #18
 8002d12:	d112      	bne.n	8002d3a <HAL_GPIO_Init+0xc6>
        temp = GPIOx->OSPEEDR;
 8002d14:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d16:	005f      	lsls	r7, r3, #1
 8002d18:	2503      	movs	r5, #3
 8002d1a:	40bd      	lsls	r5, r7
 8002d1c:	ea26 0605 	bic.w	r6, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d20:	68cd      	ldr	r5, [r1, #12]
 8002d22:	40bd      	lsls	r5, r7
 8002d24:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8002d26:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8002d28:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d2a:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002d2e:	684d      	ldr	r5, [r1, #4]
 8002d30:	f3c5 1400 	ubfx	r4, r5, #4, #1
 8002d34:	409c      	lsls	r4, r3
 8002d36:	4334      	orrs	r4, r6
        GPIOx->OTYPER = temp;
 8002d38:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 8002d3a:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d3c:	005f      	lsls	r7, r3, #1
 8002d3e:	2503      	movs	r5, #3
 8002d40:	40bd      	lsls	r5, r7
 8002d42:	43ec      	mvns	r4, r5
 8002d44:	4026      	ands	r6, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d46:	688d      	ldr	r5, [r1, #8]
 8002d48:	40bd      	lsls	r5, r7
 8002d4a:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8002d4c:	60c5      	str	r5, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d4e:	684d      	ldr	r5, [r1, #4]
 8002d50:	2d12      	cmp	r5, #18
 8002d52:	bf18      	it	ne
 8002d54:	2d02      	cmpne	r5, #2
 8002d56:	d113      	bne.n	8002d80 <HAL_GPIO_Init+0x10c>
        temp = GPIOx->AFR[position >> 3U];
 8002d58:	08de      	lsrs	r6, r3, #3
 8002d5a:	3608      	adds	r6, #8
 8002d5c:	f850 e026 	ldr.w	lr, [r0, r6, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002d60:	f003 0507 	and.w	r5, r3, #7
 8002d64:	ea4f 0c85 	mov.w	ip, r5, lsl #2
 8002d68:	250f      	movs	r5, #15
 8002d6a:	fa05 f50c 	lsl.w	r5, r5, ip
 8002d6e:	ea2e 0e05 	bic.w	lr, lr, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002d72:	690d      	ldr	r5, [r1, #16]
 8002d74:	fa05 f50c 	lsl.w	r5, r5, ip
 8002d78:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002d7c:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8002d80:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d82:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d84:	684c      	ldr	r4, [r1, #4]
 8002d86:	f004 0403 	and.w	r4, r4, #3
 8002d8a:	40bc      	lsls	r4, r7
 8002d8c:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 8002d8e:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d90:	684c      	ldr	r4, [r1, #4]
 8002d92:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8002d96:	d0ab      	beq.n	8002cf0 <HAL_GPIO_Init+0x7c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d98:	4c2c      	ldr	r4, [pc, #176]	; (8002e4c <HAL_GPIO_Init+0x1d8>)
 8002d9a:	f8d4 50f4 	ldr.w	r5, [r4, #244]	; 0xf4
 8002d9e:	f045 0502 	orr.w	r5, r5, #2
 8002da2:	f8c4 50f4 	str.w	r5, [r4, #244]	; 0xf4
 8002da6:	f8d4 40f4 	ldr.w	r4, [r4, #244]	; 0xf4
 8002daa:	f004 0402 	and.w	r4, r4, #2
 8002dae:	9401      	str	r4, [sp, #4]
 8002db0:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002db2:	089d      	lsrs	r5, r3, #2
 8002db4:	1cae      	adds	r6, r5, #2
 8002db6:	4c23      	ldr	r4, [pc, #140]	; (8002e44 <HAL_GPIO_Init+0x1d0>)
 8002db8:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002dbc:	f003 0403 	and.w	r4, r3, #3
 8002dc0:	00a6      	lsls	r6, r4, #2
 8002dc2:	240f      	movs	r4, #15
 8002dc4:	40b4      	lsls	r4, r6
 8002dc6:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002dca:	4c21      	ldr	r4, [pc, #132]	; (8002e50 <HAL_GPIO_Init+0x1dc>)
 8002dcc:	42a0      	cmp	r0, r4
 8002dce:	f43f af57 	beq.w	8002c80 <HAL_GPIO_Init+0xc>
 8002dd2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002dd6:	42a0      	cmp	r0, r4
 8002dd8:	d022      	beq.n	8002e20 <HAL_GPIO_Init+0x1ac>
 8002dda:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002dde:	42a0      	cmp	r0, r4
 8002de0:	d020      	beq.n	8002e24 <HAL_GPIO_Init+0x1b0>
 8002de2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002de6:	42a0      	cmp	r0, r4
 8002de8:	d01e      	beq.n	8002e28 <HAL_GPIO_Init+0x1b4>
 8002dea:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002dee:	42a0      	cmp	r0, r4
 8002df0:	d01c      	beq.n	8002e2c <HAL_GPIO_Init+0x1b8>
 8002df2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002df6:	42a0      	cmp	r0, r4
 8002df8:	d01a      	beq.n	8002e30 <HAL_GPIO_Init+0x1bc>
 8002dfa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002dfe:	42a0      	cmp	r0, r4
 8002e00:	d018      	beq.n	8002e34 <HAL_GPIO_Init+0x1c0>
 8002e02:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002e06:	42a0      	cmp	r0, r4
 8002e08:	d016      	beq.n	8002e38 <HAL_GPIO_Init+0x1c4>
 8002e0a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002e0e:	42a0      	cmp	r0, r4
 8002e10:	d014      	beq.n	8002e3c <HAL_GPIO_Init+0x1c8>
 8002e12:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002e16:	42a0      	cmp	r0, r4
 8002e18:	f43f af30 	beq.w	8002c7c <HAL_GPIO_Init+0x8>
 8002e1c:	240a      	movs	r4, #10
 8002e1e:	e730      	b.n	8002c82 <HAL_GPIO_Init+0xe>
 8002e20:	2401      	movs	r4, #1
 8002e22:	e72e      	b.n	8002c82 <HAL_GPIO_Init+0xe>
 8002e24:	2402      	movs	r4, #2
 8002e26:	e72c      	b.n	8002c82 <HAL_GPIO_Init+0xe>
 8002e28:	2403      	movs	r4, #3
 8002e2a:	e72a      	b.n	8002c82 <HAL_GPIO_Init+0xe>
 8002e2c:	2404      	movs	r4, #4
 8002e2e:	e728      	b.n	8002c82 <HAL_GPIO_Init+0xe>
 8002e30:	2405      	movs	r4, #5
 8002e32:	e726      	b.n	8002c82 <HAL_GPIO_Init+0xe>
 8002e34:	2406      	movs	r4, #6
 8002e36:	e724      	b.n	8002c82 <HAL_GPIO_Init+0xe>
 8002e38:	2407      	movs	r4, #7
 8002e3a:	e722      	b.n	8002c82 <HAL_GPIO_Init+0xe>
 8002e3c:	2408      	movs	r4, #8
 8002e3e:	e720      	b.n	8002c82 <HAL_GPIO_Init+0xe>
  }
}
 8002e40:	b003      	add	sp, #12
 8002e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e44:	58000400 	.word	0x58000400
 8002e48:	58000080 	.word	0x58000080
 8002e4c:	58024400 	.word	0x58024400
 8002e50:	58020000 	.word	0x58020000

08002e54 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002e54:	6903      	ldr	r3, [r0, #16]
 8002e56:	4219      	tst	r1, r3
 8002e58:	d101      	bne.n	8002e5e <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e5a:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8002e5c:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 8002e5e:	2001      	movs	r0, #1
 8002e60:	4770      	bx	lr

08002e62 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e62:	b912      	cbnz	r2, 8002e6a <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002e64:	0409      	lsls	r1, r1, #16
 8002e66:	6181      	str	r1, [r0, #24]
  }
}
 8002e68:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8002e6a:	6181      	str	r1, [r0, #24]
 8002e6c:	4770      	bx	lr

08002e6e <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                     HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8002e6e:	b410      	push	{r4}
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8002e70:	6804      	ldr	r4, [r0, #0]
 8002e72:	6822      	ldr	r2, [r4, #0]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8002e74:	f022 0207 	bic.w	r2, r2, #7
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8002e78:	688b      	ldr	r3, [r1, #8]
 8002e7a:	4313      	orrs	r3, r2

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8002e7c:	f023 0318 	bic.w	r3, r3, #24
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8002e80:	68ca      	ldr	r2, [r1, #12]
 8002e82:	4313      	orrs	r3, r2

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8002e84:	6023      	str	r3, [r4, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8002e86:	6803      	ldr	r3, [r0, #0]
 8002e88:	680a      	ldr	r2, [r1, #0]
 8002e8a:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8002e8c:	6803      	ldr	r3, [r0, #0]
 8002e8e:	684a      	ldr	r2, [r1, #4]
 8002e90:	619a      	str	r2, [r3, #24]
}
 8002e92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e96:	4770      	bx	lr

08002e98 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                         uint32_t TimerIdx ,
                                         HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8002e98:	b470      	push	{r4, r5, r6}
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8002e9a:	6806      	ldr	r6, [r0, #0]
 8002e9c:	1c4c      	adds	r4, r1, #1
 8002e9e:	01e4      	lsls	r4, r4, #7
 8002ea0:	5935      	ldr	r5, [r6, r4]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8002ea2:	f025 0507 	bic.w	r5, r5, #7
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8002ea6:	6893      	ldr	r3, [r2, #8]
 8002ea8:	432b      	orrs	r3, r5

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8002eaa:	f023 0318 	bic.w	r3, r3, #24
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8002eae:	68d5      	ldr	r5, [r2, #12]
 8002eb0:	432b      	orrs	r3, r5

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8002eb2:	5133      	str	r3, [r6, r4]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8002eb4:	6803      	ldr	r3, [r0, #0]
 8002eb6:	6814      	ldr	r4, [r2, #0]
 8002eb8:	01c9      	lsls	r1, r1, #7
 8002eba:	440b      	add	r3, r1
 8002ebc:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8002ec0:	6803      	ldr	r3, [r0, #0]
 8002ec2:	6852      	ldr	r2, [r2, #4]
 8002ec4:	4419      	add	r1, r3
 8002ec6:	f8c1 2098 	str.w	r2, [r1, #152]	; 0x98
}
 8002eca:	bc70      	pop	{r4, r5, r6}
 8002ecc:	4770      	bx	lr

08002ece <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8002ece:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8002ed0:	6807      	ldr	r7, [r0, #0]
 8002ed2:	eb07 14c1 	add.w	r4, r7, r1, lsl #7
 8002ed6:	f8d4 50e4 	ldr.w	r5, [r4, #228]	; 0xe4
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8002eda:	f8d4 60b8 	ldr.w	r6, [r4, #184]	; 0xb8

  switch (Output)
 8002ede:	2a10      	cmp	r2, #16
 8002ee0:	d007      	beq.n	8002ef2 <HRTIM_OutputConfig+0x24>
 8002ee2:	d92f      	bls.n	8002f44 <HRTIM_OutputConfig+0x76>
 8002ee4:	2a80      	cmp	r2, #128	; 0x80
 8002ee6:	d034      	beq.n	8002f52 <HRTIM_OutputConfig+0x84>
 8002ee8:	d844      	bhi.n	8002f74 <HRTIM_OutputConfig+0xa6>
 8002eea:	2a20      	cmp	r2, #32
 8002eec:	d031      	beq.n	8002f52 <HRTIM_OutputConfig+0x84>
 8002eee:	2a40      	cmp	r2, #64	; 0x40
 8002ef0:	d13e      	bne.n	8002f70 <HRTIM_OutputConfig+0xa2>
  case HRTIM_OUTPUT_TC1:
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8002ef2:	685c      	ldr	r4, [r3, #4]
 8002ef4:	ea4f 1cc1 	mov.w	ip, r1, lsl #7
 8002ef8:	4467      	add	r7, ip
 8002efa:	f8c7 40bc 	str.w	r4, [r7, #188]	; 0xbc
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8002efe:	6802      	ldr	r2, [r0, #0]
 8002f00:	689c      	ldr	r4, [r3, #8]
 8002f02:	4462      	add	r2, ip
 8002f04:	f8c2 40c0 	str.w	r4, [r2, #192]	; 0xc0
  uint32_t shift = 0U;
 8002f08:	2200      	movs	r2, #0
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8002f0a:	24fe      	movs	r4, #254	; 0xfe
 8002f0c:	4094      	lsls	r4, r2
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8002f0e:	ea25 0504 	bic.w	r5, r5, r4

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8002f12:	681c      	ldr	r4, [r3, #0]
 8002f14:	4094      	lsls	r4, r2
 8002f16:	4325      	orrs	r5, r4

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8002f18:	68dc      	ldr	r4, [r3, #12]
 8002f1a:	4094      	lsls	r4, r2
 8002f1c:	432c      	orrs	r4, r5

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8002f1e:	691f      	ldr	r7, [r3, #16]
 8002f20:	fa07 f502 	lsl.w	r5, r7, r2
 8002f24:	4325      	orrs	r5, r4

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8002f26:	695c      	ldr	r4, [r3, #20]
 8002f28:	4094      	lsls	r4, r2
 8002f2a:	4325      	orrs	r5, r4

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8002f2c:	699c      	ldr	r4, [r3, #24]
 8002f2e:	4094      	lsls	r4, r2
 8002f30:	432c      	orrs	r4, r5
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8002f32:	2f08      	cmp	r7, #8
 8002f34:	d025      	beq.n	8002f82 <HRTIM_OutputConfig+0xb4>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8002f36:	6803      	ldr	r3, [r0, #0]
 8002f38:	eb03 11c1 	add.w	r1, r3, r1, lsl #7
 8002f3c:	f8c1 40e4 	str.w	r4, [r1, #228]	; 0xe4
}
 8002f40:	bcf0      	pop	{r4, r5, r6, r7}
 8002f42:	4770      	bx	lr
  switch (Output)
 8002f44:	2a02      	cmp	r2, #2
 8002f46:	d004      	beq.n	8002f52 <HRTIM_OutputConfig+0x84>
 8002f48:	d910      	bls.n	8002f6c <HRTIM_OutputConfig+0x9e>
 8002f4a:	2a04      	cmp	r2, #4
 8002f4c:	d0d1      	beq.n	8002ef2 <HRTIM_OutputConfig+0x24>
 8002f4e:	2a08      	cmp	r2, #8
 8002f50:	d10e      	bne.n	8002f70 <HRTIM_OutputConfig+0xa2>
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8002f52:	685c      	ldr	r4, [r3, #4]
 8002f54:	ea4f 1cc1 	mov.w	ip, r1, lsl #7
 8002f58:	4467      	add	r7, ip
 8002f5a:	f8c7 40c4 	str.w	r4, [r7, #196]	; 0xc4
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8002f5e:	6802      	ldr	r2, [r0, #0]
 8002f60:	689c      	ldr	r4, [r3, #8]
 8002f62:	4462      	add	r2, ip
 8002f64:	f8c2 40c8 	str.w	r4, [r2, #200]	; 0xc8
      shift = 16U;
 8002f68:	2210      	movs	r2, #16
      break;
 8002f6a:	e7ce      	b.n	8002f0a <HRTIM_OutputConfig+0x3c>
  switch (Output)
 8002f6c:	2a01      	cmp	r2, #1
 8002f6e:	d0c0      	beq.n	8002ef2 <HRTIM_OutputConfig+0x24>
  uint32_t shift = 0U;
 8002f70:	2200      	movs	r2, #0
 8002f72:	e7ca      	b.n	8002f0a <HRTIM_OutputConfig+0x3c>
  switch (Output)
 8002f74:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8002f78:	d0bb      	beq.n	8002ef2 <HRTIM_OutputConfig+0x24>
 8002f7a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8002f7e:	d1f7      	bne.n	8002f70 <HRTIM_OutputConfig+0xa2>
 8002f80:	e7e7      	b.n	8002f52 <HRTIM_OutputConfig+0x84>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8002f82:	f016 2f02 	tst.w	r6, #33554944	; 0x2000200
 8002f86:	d1d6      	bne.n	8002f36 <HRTIM_OutputConfig+0x68>
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	fa03 f202 	lsl.w	r2, r3, r2
 8002f8e:	4314      	orrs	r4, r2
 8002f90:	e7d1      	b.n	8002f36 <HRTIM_OutputConfig+0x68>
	...

08002f94 <HAL_HRTIM_Init>:
  if(hhrtim == NULL)
 8002f94:	2800      	cmp	r0, #0
 8002f96:	d063      	beq.n	8003060 <HAL_HRTIM_Init+0xcc>
{
 8002f98:	b510      	push	{r4, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	4604      	mov	r4, r0
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	f880 30c1 	strb.w	r3, [r0, #193]	; 0xc1
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	f8c0 30c4 	str.w	r3, [r0, #196]	; 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8002faa:	f8c0 30c8 	str.w	r3, [r0, #200]	; 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8002fae:	f8c0 30cc 	str.w	r3, [r0, #204]	; 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8002fb2:	f8c0 30d0 	str.w	r3, [r0, #208]	; 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8002fb6:	f8c0 30d4 	str.w	r3, [r0, #212]	; 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8002fba:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8002fbe:	6883      	ldr	r3, [r0, #8]
 8002fc0:	f013 0f01 	tst.w	r3, #1
 8002fc4:	d012      	beq.n	8002fec <HAL_HRTIM_Init+0x58>
    if (hhrtim->Instance == HRTIM1)
 8002fc6:	6802      	ldr	r2, [r0, #0]
 8002fc8:	4b26      	ldr	r3, [pc, #152]	; (8003064 <HAL_HRTIM_Init+0xd0>)
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d025      	beq.n	800301a <HAL_HRTIM_Init+0x86>
    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8002fce:	6821      	ldr	r1, [r4, #0]
 8002fd0:	680a      	ldr	r2, [r1, #0]
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8002fd2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8002fd6:	6923      	ldr	r3, [r4, #16]
 8002fd8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002fdc:	4313      	orrs	r3, r2
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8002fde:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8002fe2:	6962      	ldr	r2, [r4, #20]
 8002fe4:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8002fe8:	4313      	orrs	r3, r2
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8002fea:	600b      	str	r3, [r1, #0]
  HAL_HRTIM_MspInit(hhrtim);
 8002fec:	4620      	mov	r0, r4
 8002fee:	f007 ff31 	bl	800ae54 <HAL_HRTIM_MspInit>
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8002ff2:	68a3      	ldr	r3, [r4, #8]
 8002ff4:	f013 0f02 	tst.w	r3, #2
 8002ff8:	d008      	beq.n	800300c <HAL_HRTIM_Init+0x78>
    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8002ffa:	6821      	ldr	r1, [r4, #0]
 8002ffc:	680a      	ldr	r2, [r1, #0]
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8002ffe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8003002:	68e3      	ldr	r3, [r4, #12]
 8003004:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003008:	4313      	orrs	r3, r2
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800300a:	600b      	str	r3, [r1, #0]
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800300c:	2301      	movs	r3, #1
 800300e:	f884 30c1 	strb.w	r3, [r4, #193]	; 0xc1
  __HAL_UNLOCK(hhrtim);
 8003012:	2200      	movs	r2, #0
 8003014:	f884 20c0 	strb.w	r2, [r4, #192]	; 0xc0
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8003018:	e01d      	b.n	8003056 <HAL_HRTIM_Init+0xc2>
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 800301a:	4b13      	ldr	r3, [pc, #76]	; (8003068 <HAL_HRTIM_Init+0xd4>)
 800301c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8003020:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003024:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8003028:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800302c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003030:	9301      	str	r3, [sp, #4]
 8003032:	9b01      	ldr	r3, [sp, #4]
 8003034:	e7cb      	b.n	8002fce <HAL_HRTIM_Init+0x3a>
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8003036:	00d0      	lsls	r0, r2, #3
 8003038:	1a81      	subs	r1, r0, r2
 800303a:	008b      	lsls	r3, r1, #2
 800303c:	4423      	add	r3, r4
 800303e:	2100      	movs	r1, #0
 8003040:	6199      	str	r1, [r3, #24]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8003042:	61d9      	str	r1, [r3, #28]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8003044:	6219      	str	r1, [r3, #32]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8003046:	6259      	str	r1, [r3, #36]	; 0x24
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8003048:	6299      	str	r1, [r3, #40]	; 0x28
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 800304a:	1a83      	subs	r3, r0, r2
 800304c:	0098      	lsls	r0, r3, #2
 800304e:	4420      	add	r0, r4
 8003050:	6301      	str	r1, [r0, #48]	; 0x30
       timer_idx++)
 8003052:	3201      	adds	r2, #1
 8003054:	b2d2      	uxtb	r2, r2
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8003056:	2a05      	cmp	r2, #5
 8003058:	d9ed      	bls.n	8003036 <HAL_HRTIM_Init+0xa2>
  return HAL_OK;
 800305a:	2000      	movs	r0, #0
}
 800305c:	b002      	add	sp, #8
 800305e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003060:	2001      	movs	r0, #1
}
 8003062:	4770      	bx	lr
 8003064:	40017400 	.word	0x40017400
 8003068:	58024400 	.word	0x58024400

0800306c <HAL_HRTIM_TimeBaseConfig>:
  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800306c:	f890 30c1 	ldrb.w	r3, [r0, #193]	; 0xc1
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d011      	beq.n	800309a <HAL_HRTIM_TimeBaseConfig+0x2e>
{
 8003076:	b510      	push	{r4, lr}
 8003078:	4604      	mov	r4, r0
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800307a:	2302      	movs	r3, #2
 800307c:	f880 30c1 	strb.w	r3, [r0, #193]	; 0xc1
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8003080:	2905      	cmp	r1, #5
 8003082:	d006      	beq.n	8003092 <HAL_HRTIM_TimeBaseConfig+0x26>
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8003084:	f7ff ff08 	bl	8002e98 <HRTIM_TimingUnitBase_Config>
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003088:	2301      	movs	r3, #1
 800308a:	f884 30c1 	strb.w	r3, [r4, #193]	; 0xc1
  return HAL_OK;
 800308e:	2000      	movs	r0, #0
}
 8003090:	bd10      	pop	{r4, pc}
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8003092:	4611      	mov	r1, r2
 8003094:	f7ff feeb 	bl	8002e6e <HRTIM_MasterBase_Config>
 8003098:	e7f6      	b.n	8003088 <HAL_HRTIM_TimeBaseConfig+0x1c>
     return HAL_BUSY;
 800309a:	2002      	movs	r0, #2
}
 800309c:	4770      	bx	lr

0800309e <HAL_HRTIM_SimplePWMChannelConfig>:
{
 800309e:	b570      	push	{r4, r5, r6, lr}
 80030a0:	b088      	sub	sp, #32
  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80030a2:	f890 40c1 	ldrb.w	r4, [r0, #193]	; 0xc1
 80030a6:	b2e4      	uxtb	r4, r4
 80030a8:	2c02      	cmp	r4, #2
 80030aa:	d066      	beq.n	800317a <HAL_HRTIM_SimplePWMChannelConfig+0xdc>
  __HAL_LOCK(hhrtim);
 80030ac:	f890 40c0 	ldrb.w	r4, [r0, #192]	; 0xc0
 80030b0:	2c01      	cmp	r4, #1
 80030b2:	d064      	beq.n	800317e <HAL_HRTIM_SimplePWMChannelConfig+0xe0>
 80030b4:	2401      	movs	r4, #1
 80030b6:	f880 40c0 	strb.w	r4, [r0, #192]	; 0xc0
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80030ba:	2402      	movs	r4, #2
 80030bc:	f880 40c1 	strb.w	r4, [r0, #193]	; 0xc1
  switch (PWMChannel)
 80030c0:	2a10      	cmp	r2, #16
 80030c2:	d007      	beq.n	80030d4 <HAL_HRTIM_SimplePWMChannelConfig+0x36>
 80030c4:	d937      	bls.n	8003136 <HAL_HRTIM_SimplePWMChannelConfig+0x98>
 80030c6:	2a80      	cmp	r2, #128	; 0x80
 80030c8:	d03c      	beq.n	8003144 <HAL_HRTIM_SimplePWMChannelConfig+0xa6>
 80030ca:	d84f      	bhi.n	800316c <HAL_HRTIM_SimplePWMChannelConfig+0xce>
 80030cc:	2a20      	cmp	r2, #32
 80030ce:	d039      	beq.n	8003144 <HAL_HRTIM_SimplePWMChannelConfig+0xa6>
 80030d0:	2a40      	cmp	r2, #64	; 0x40
 80030d2:	d142      	bne.n	800315a <HAL_HRTIM_SimplePWMChannelConfig+0xbc>
      hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pSimplePWMChannelCfg->Pulse;
 80030d4:	6804      	ldr	r4, [r0, #0]
 80030d6:	681d      	ldr	r5, [r3, #0]
 80030d8:	eb04 14c1 	add.w	r4, r4, r1, lsl #7
 80030dc:	f8c4 509c 	str.w	r5, [r4, #156]	; 0x9c
      OutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP1;
 80030e0:	2408      	movs	r4, #8
 80030e2:	9401      	str	r4, [sp, #4]
  if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80030e4:	f890 40c1 	ldrb.w	r4, [r0, #193]	; 0xc1
 80030e8:	b2e4      	uxtb	r4, r4
 80030ea:	2c07      	cmp	r4, #7
 80030ec:	d049      	beq.n	8003182 <HAL_HRTIM_SimplePWMChannelConfig+0xe4>
 80030ee:	460d      	mov	r5, r1
 80030f0:	4606      	mov	r6, r0
  OutputCfg.Polarity = (pSimplePWMChannelCfg->Polarity & HRTIM_OUTR_POL1);
 80030f2:	6859      	ldr	r1, [r3, #4]
 80030f4:	f001 0102 	and.w	r1, r1, #2
 80030f8:	9100      	str	r1, [sp, #0]
  OutputCfg.IdleLevel = (pSimplePWMChannelCfg->IdleLevel& HRTIM_OUTR_IDLES1);
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f003 0308 	and.w	r3, r3, #8
 8003100:	9304      	str	r3, [sp, #16]
  OutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8003102:	2400      	movs	r4, #0
 8003104:	9405      	str	r4, [sp, #20]
  OutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8003106:	9403      	str	r4, [sp, #12]
  OutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8003108:	9406      	str	r4, [sp, #24]
  OutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 800310a:	9407      	str	r4, [sp, #28]
  OutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMPER;
 800310c:	2304      	movs	r3, #4
 800310e:	9302      	str	r3, [sp, #8]
  HRTIM_OutputConfig(hhrtim,
 8003110:	466b      	mov	r3, sp
 8003112:	4629      	mov	r1, r5
 8003114:	f7ff fedb 	bl	8002ece <HRTIM_OutputConfig>
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8003118:	6832      	ldr	r2, [r6, #0]
 800311a:	1c69      	adds	r1, r5, #1
 800311c:	01c9      	lsls	r1, r1, #7
 800311e:	5853      	ldr	r3, [r2, r1]
  hrtim_timcr |= HRTIM_TIMCR_PREEN;
 8003120:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8003124:	5053      	str	r3, [r2, r1]
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003126:	2301      	movs	r3, #1
 8003128:	f886 30c1 	strb.w	r3, [r6, #193]	; 0xc1
  __HAL_UNLOCK(hhrtim);
 800312c:	f886 40c0 	strb.w	r4, [r6, #192]	; 0xc0
  return HAL_OK;
 8003130:	4620      	mov	r0, r4
}
 8003132:	b008      	add	sp, #32
 8003134:	bd70      	pop	{r4, r5, r6, pc}
  switch (PWMChannel)
 8003136:	42a2      	cmp	r2, r4
 8003138:	d004      	beq.n	8003144 <HAL_HRTIM_SimplePWMChannelConfig+0xa6>
 800313a:	d90c      	bls.n	8003156 <HAL_HRTIM_SimplePWMChannelConfig+0xb8>
 800313c:	2a04      	cmp	r2, #4
 800313e:	d0c9      	beq.n	80030d4 <HAL_HRTIM_SimplePWMChannelConfig+0x36>
 8003140:	2a08      	cmp	r2, #8
 8003142:	d10a      	bne.n	800315a <HAL_HRTIM_SimplePWMChannelConfig+0xbc>
      hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pSimplePWMChannelCfg->Pulse;
 8003144:	6804      	ldr	r4, [r0, #0]
 8003146:	681d      	ldr	r5, [r3, #0]
 8003148:	eb04 14c1 	add.w	r4, r4, r1, lsl #7
 800314c:	f8c4 50a4 	str.w	r5, [r4, #164]	; 0xa4
      OutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP2;
 8003150:	2410      	movs	r4, #16
 8003152:	9401      	str	r4, [sp, #4]
      break;
 8003154:	e7c6      	b.n	80030e4 <HAL_HRTIM_SimplePWMChannelConfig+0x46>
  switch (PWMChannel)
 8003156:	2a01      	cmp	r2, #1
 8003158:	d0bc      	beq.n	80030d4 <HAL_HRTIM_SimplePWMChannelConfig+0x36>
      OutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 800315a:	2400      	movs	r4, #0
 800315c:	9401      	str	r4, [sp, #4]
      OutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 800315e:	9402      	str	r4, [sp, #8]
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8003160:	2507      	movs	r5, #7
 8003162:	f880 50c1 	strb.w	r5, [r0, #193]	; 0xc1
      __HAL_UNLOCK(hhrtim);
 8003166:	f880 40c0 	strb.w	r4, [r0, #192]	; 0xc0
      break;
 800316a:	e7bb      	b.n	80030e4 <HAL_HRTIM_SimplePWMChannelConfig+0x46>
  switch (PWMChannel)
 800316c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8003170:	d0b0      	beq.n	80030d4 <HAL_HRTIM_SimplePWMChannelConfig+0x36>
 8003172:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8003176:	d1f0      	bne.n	800315a <HAL_HRTIM_SimplePWMChannelConfig+0xbc>
 8003178:	e7e4      	b.n	8003144 <HAL_HRTIM_SimplePWMChannelConfig+0xa6>
     return HAL_BUSY;
 800317a:	2002      	movs	r0, #2
 800317c:	e7d9      	b.n	8003132 <HAL_HRTIM_SimplePWMChannelConfig+0x94>
  __HAL_LOCK(hhrtim);
 800317e:	2002      	movs	r0, #2
 8003180:	e7d7      	b.n	8003132 <HAL_HRTIM_SimplePWMChannelConfig+0x94>
     return HAL_ERROR;
 8003182:	2001      	movs	r0, #1
 8003184:	e7d5      	b.n	8003132 <HAL_HRTIM_SimplePWMChannelConfig+0x94>

08003186 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003186:	6803      	ldr	r3, [r0, #0]
 8003188:	699a      	ldr	r2, [r3, #24]
 800318a:	f012 0f02 	tst.w	r2, #2
 800318e:	d001      	beq.n	8003194 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003190:	2200      	movs	r2, #0
 8003192:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003194:	6803      	ldr	r3, [r0, #0]
 8003196:	699a      	ldr	r2, [r3, #24]
 8003198:	f012 0f01 	tst.w	r2, #1
 800319c:	d103      	bne.n	80031a6 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800319e:	699a      	ldr	r2, [r3, #24]
 80031a0:	f042 0201 	orr.w	r2, r2, #1
 80031a4:	619a      	str	r2, [r3, #24]
  }
}
 80031a6:	4770      	bx	lr

080031a8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80031a8:	b470      	push	{r4, r5, r6}
 80031aa:	9e03      	ldr	r6, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80031ac:	6805      	ldr	r5, [r0, #0]
 80031ae:	6868      	ldr	r0, [r5, #4]
 80031b0:	0d74      	lsrs	r4, r6, #21
 80031b2:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 80031b6:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 80031ba:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 80031be:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 80031c2:	f044 0403 	orr.w	r4, r4, #3
 80031c6:	ea20 0004 	bic.w	r0, r0, r4
 80031ca:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80031ce:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80031d2:	4319      	orrs	r1, r3
 80031d4:	4331      	orrs	r1, r6
 80031d6:	4301      	orrs	r1, r0
 80031d8:	6069      	str	r1, [r5, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80031da:	bc70      	pop	{r4, r5, r6}
 80031dc:	4770      	bx	lr

080031de <I2C_IsAcknowledgeFailed>:
{
 80031de:	b570      	push	{r4, r5, r6, lr}
 80031e0:	4604      	mov	r4, r0
 80031e2:	460d      	mov	r5, r1
 80031e4:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031e6:	6803      	ldr	r3, [r0, #0]
 80031e8:	699b      	ldr	r3, [r3, #24]
 80031ea:	f013 0f10 	tst.w	r3, #16
 80031ee:	d01c      	beq.n	800322a <I2C_IsAcknowledgeFailed+0x4c>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031f0:	6823      	ldr	r3, [r4, #0]
 80031f2:	699a      	ldr	r2, [r3, #24]
 80031f4:	f012 0f20 	tst.w	r2, #32
 80031f8:	d119      	bne.n	800322e <I2C_IsAcknowledgeFailed+0x50>
      if (Timeout != HAL_MAX_DELAY)
 80031fa:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 80031fe:	d0f7      	beq.n	80031f0 <I2C_IsAcknowledgeFailed+0x12>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003200:	f7fd fa4c 	bl	800069c <HAL_GetTick>
 8003204:	1b80      	subs	r0, r0, r6
 8003206:	42a8      	cmp	r0, r5
 8003208:	d801      	bhi.n	800320e <I2C_IsAcknowledgeFailed+0x30>
 800320a:	2d00      	cmp	r5, #0
 800320c:	d1f0      	bne.n	80031f0 <I2C_IsAcknowledgeFailed+0x12>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800320e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003210:	f043 0320 	orr.w	r3, r3, #32
 8003214:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003216:	2320      	movs	r3, #32
 8003218:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800321c:	2300      	movs	r3, #0
 800321e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8003222:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_ERROR;
 8003226:	2001      	movs	r0, #1
 8003228:	e020      	b.n	800326c <I2C_IsAcknowledgeFailed+0x8e>
  return HAL_OK;
 800322a:	2000      	movs	r0, #0
 800322c:	e01e      	b.n	800326c <I2C_IsAcknowledgeFailed+0x8e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800322e:	2210      	movs	r2, #16
 8003230:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003232:	6823      	ldr	r3, [r4, #0]
 8003234:	2520      	movs	r5, #32
 8003236:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8003238:	4620      	mov	r0, r4
 800323a:	f7ff ffa4 	bl	8003186 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800323e:	6822      	ldr	r2, [r4, #0]
 8003240:	6853      	ldr	r3, [r2, #4]
 8003242:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8003246:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800324a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800324e:	f023 0301 	bic.w	r3, r3, #1
 8003252:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003254:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003256:	f043 0304 	orr.w	r3, r3, #4
 800325a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800325c:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003260:	2300      	movs	r3, #0
 8003262:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8003266:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 800326a:	2001      	movs	r0, #1
}
 800326c:	bd70      	pop	{r4, r5, r6, pc}

0800326e <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800326e:	b570      	push	{r4, r5, r6, lr}
 8003270:	4604      	mov	r4, r0
 8003272:	460d      	mov	r5, r1
 8003274:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003276:	6823      	ldr	r3, [r4, #0]
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	f013 0f02 	tst.w	r3, #2
 800327e:	d11d      	bne.n	80032bc <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003280:	4632      	mov	r2, r6
 8003282:	4629      	mov	r1, r5
 8003284:	4620      	mov	r0, r4
 8003286:	f7ff ffaa 	bl	80031de <I2C_IsAcknowledgeFailed>
 800328a:	b9c8      	cbnz	r0, 80032c0 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 800328c:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8003290:	d0f1      	beq.n	8003276 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003292:	f7fd fa03 	bl	800069c <HAL_GetTick>
 8003296:	1b80      	subs	r0, r0, r6
 8003298:	42a8      	cmp	r0, r5
 800329a:	d801      	bhi.n	80032a0 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 800329c:	2d00      	cmp	r5, #0
 800329e:	d1ea      	bne.n	8003276 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032a0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80032a2:	f043 0320 	orr.w	r3, r3, #32
 80032a6:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80032a8:	2320      	movs	r3, #32
 80032aa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ae:	2300      	movs	r3, #0
 80032b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80032b4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80032b8:	2001      	movs	r0, #1
 80032ba:	e000      	b.n	80032be <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 80032bc:	2000      	movs	r0, #0
}
 80032be:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80032c0:	2001      	movs	r0, #1
 80032c2:	e7fc      	b.n	80032be <I2C_WaitOnTXISFlagUntilTimeout+0x50>

080032c4 <I2C_WaitOnFlagUntilTimeout>:
{
 80032c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032c6:	4605      	mov	r5, r0
 80032c8:	460f      	mov	r7, r1
 80032ca:	4616      	mov	r6, r2
 80032cc:	461c      	mov	r4, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032ce:	682b      	ldr	r3, [r5, #0]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	ea37 0303 	bics.w	r3, r7, r3
 80032d6:	bf0c      	ite	eq
 80032d8:	2301      	moveq	r3, #1
 80032da:	2300      	movne	r3, #0
 80032dc:	42b3      	cmp	r3, r6
 80032de:	d118      	bne.n	8003312 <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 80032e0:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 80032e4:	d0f3      	beq.n	80032ce <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032e6:	f7fd f9d9 	bl	800069c <HAL_GetTick>
 80032ea:	9b06      	ldr	r3, [sp, #24]
 80032ec:	1ac0      	subs	r0, r0, r3
 80032ee:	42a0      	cmp	r0, r4
 80032f0:	d801      	bhi.n	80032f6 <I2C_WaitOnFlagUntilTimeout+0x32>
 80032f2:	2c00      	cmp	r4, #0
 80032f4:	d1eb      	bne.n	80032ce <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032f6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80032f8:	f043 0320 	orr.w	r3, r3, #32
 80032fc:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80032fe:	2320      	movs	r3, #32
 8003300:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003304:	2300      	movs	r3, #0
 8003306:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800330a:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 800330e:	2001      	movs	r0, #1
 8003310:	e000      	b.n	8003314 <I2C_WaitOnFlagUntilTimeout+0x50>
  return HAL_OK;
 8003312:	2000      	movs	r0, #0
}
 8003314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003316 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003316:	b570      	push	{r4, r5, r6, lr}
 8003318:	4605      	mov	r5, r0
 800331a:	460c      	mov	r4, r1
 800331c:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800331e:	682b      	ldr	r3, [r5, #0]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	f013 0f20 	tst.w	r3, #32
 8003326:	d11a      	bne.n	800335e <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003328:	4632      	mov	r2, r6
 800332a:	4621      	mov	r1, r4
 800332c:	4628      	mov	r0, r5
 800332e:	f7ff ff56 	bl	80031de <I2C_IsAcknowledgeFailed>
 8003332:	b9b0      	cbnz	r0, 8003362 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003334:	f7fd f9b2 	bl	800069c <HAL_GetTick>
 8003338:	1b80      	subs	r0, r0, r6
 800333a:	42a0      	cmp	r0, r4
 800333c:	d801      	bhi.n	8003342 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 800333e:	2c00      	cmp	r4, #0
 8003340:	d1ed      	bne.n	800331e <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003342:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8003344:	f043 0320 	orr.w	r3, r3, #32
 8003348:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800334a:	2320      	movs	r3, #32
 800334c:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003350:	2300      	movs	r3, #0
 8003352:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8003356:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 800335a:	2001      	movs	r0, #1
}
 800335c:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800335e:	2000      	movs	r0, #0
 8003360:	e7fc      	b.n	800335c <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 8003362:	2001      	movs	r0, #1
 8003364:	e7fa      	b.n	800335c <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
	...

08003368 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8003368:	2800      	cmp	r0, #0
 800336a:	d057      	beq.n	800341c <HAL_I2C_Init+0xb4>
{
 800336c:	b510      	push	{r4, lr}
 800336e:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003370:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003374:	2b00      	cmp	r3, #0
 8003376:	d041      	beq.n	80033fc <HAL_I2C_Init+0x94>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003378:	2324      	movs	r3, #36	; 0x24
 800337a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800337e:	6822      	ldr	r2, [r4, #0]
 8003380:	6813      	ldr	r3, [r2, #0]
 8003382:	f023 0301 	bic.w	r3, r3, #1
 8003386:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003388:	6863      	ldr	r3, [r4, #4]
 800338a:	6822      	ldr	r2, [r4, #0]
 800338c:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8003390:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003392:	6822      	ldr	r2, [r4, #0]
 8003394:	6893      	ldr	r3, [r2, #8]
 8003396:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800339a:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800339c:	68e3      	ldr	r3, [r4, #12]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d031      	beq.n	8003406 <HAL_I2C_Init+0x9e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80033a2:	68a3      	ldr	r3, [r4, #8]
 80033a4:	6822      	ldr	r2, [r4, #0]
 80033a6:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 80033aa:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80033ac:	68e3      	ldr	r3, [r4, #12]
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d02f      	beq.n	8003412 <HAL_I2C_Init+0xaa>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80033b2:	6822      	ldr	r2, [r4, #0]
 80033b4:	6851      	ldr	r1, [r2, #4]
 80033b6:	4b1a      	ldr	r3, [pc, #104]	; (8003420 <HAL_I2C_Init+0xb8>)
 80033b8:	430b      	orrs	r3, r1
 80033ba:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80033bc:	6822      	ldr	r2, [r4, #0]
 80033be:	68d3      	ldr	r3, [r2, #12]
 80033c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80033c4:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80033c6:	6923      	ldr	r3, [r4, #16]
 80033c8:	6962      	ldr	r2, [r4, #20]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	69a1      	ldr	r1, [r4, #24]
 80033ce:	6822      	ldr	r2, [r4, #0]
 80033d0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80033d4:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80033d6:	69e3      	ldr	r3, [r4, #28]
 80033d8:	6a21      	ldr	r1, [r4, #32]
 80033da:	6822      	ldr	r2, [r4, #0]
 80033dc:	430b      	orrs	r3, r1
 80033de:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 80033e0:	6822      	ldr	r2, [r4, #0]
 80033e2:	6813      	ldr	r3, [r2, #0]
 80033e4:	f043 0301 	orr.w	r3, r3, #1
 80033e8:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033ea:	2000      	movs	r0, #0
 80033ec:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80033ee:	2320      	movs	r3, #32
 80033f0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80033f4:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f6:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 80033fa:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80033fc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8003400:	f007 fe4a 	bl	800b098 <HAL_I2C_MspInit>
 8003404:	e7b8      	b.n	8003378 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003406:	68a3      	ldr	r3, [r4, #8]
 8003408:	6822      	ldr	r2, [r4, #0]
 800340a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800340e:	6093      	str	r3, [r2, #8]
 8003410:	e7cc      	b.n	80033ac <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003412:	6823      	ldr	r3, [r4, #0]
 8003414:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003418:	605a      	str	r2, [r3, #4]
 800341a:	e7ca      	b.n	80033b2 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 800341c:	2001      	movs	r0, #1
}
 800341e:	4770      	bx	lr
 8003420:	02008000 	.word	0x02008000

08003424 <HAL_I2C_Master_Transmit>:
{
 8003424:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003428:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 800342a:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 800342e:	b2ed      	uxtb	r5, r5
 8003430:	2d20      	cmp	r5, #32
 8003432:	f040 80a4 	bne.w	800357e <HAL_I2C_Master_Transmit+0x15a>
    __HAL_LOCK(hi2c);
 8003436:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 800343a:	2c01      	cmp	r4, #1
 800343c:	f000 80a4 	beq.w	8003588 <HAL_I2C_Master_Transmit+0x164>
 8003440:	4698      	mov	r8, r3
 8003442:	4617      	mov	r7, r2
 8003444:	460e      	mov	r6, r1
 8003446:	4604      	mov	r4, r0
 8003448:	f04f 0901 	mov.w	r9, #1
 800344c:	f880 9040 	strb.w	r9, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8003450:	f7fd f924 	bl	800069c <HAL_GetTick>
 8003454:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003456:	9000      	str	r0, [sp, #0]
 8003458:	2319      	movs	r3, #25
 800345a:	464a      	mov	r2, r9
 800345c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003460:	4620      	mov	r0, r4
 8003462:	f7ff ff2f 	bl	80032c4 <I2C_WaitOnFlagUntilTimeout>
 8003466:	2800      	cmp	r0, #0
 8003468:	f040 8090 	bne.w	800358c <HAL_I2C_Master_Transmit+0x168>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800346c:	2321      	movs	r3, #33	; 0x21
 800346e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003472:	2310      	movs	r3, #16
 8003474:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003478:	2300      	movs	r3, #0
 800347a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800347c:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 800347e:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003482:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003484:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003486:	b29b      	uxth	r3, r3
 8003488:	2bff      	cmp	r3, #255	; 0xff
 800348a:	d90a      	bls.n	80034a2 <HAL_I2C_Master_Transmit+0x7e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800348c:	22ff      	movs	r2, #255	; 0xff
 800348e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003490:	4b42      	ldr	r3, [pc, #264]	; (800359c <HAL_I2C_Master_Transmit+0x178>)
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003498:	4631      	mov	r1, r6
 800349a:	4620      	mov	r0, r4
 800349c:	f7ff fe84 	bl	80031a8 <I2C_TransferConfig>
 80034a0:	e018      	b.n	80034d4 <HAL_I2C_Master_Transmit+0xb0>
      hi2c->XferSize = hi2c->XferCount;
 80034a2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80034a4:	b292      	uxth	r2, r2
 80034a6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80034a8:	4b3c      	ldr	r3, [pc, #240]	; (800359c <HAL_I2C_Master_Transmit+0x178>)
 80034aa:	9300      	str	r3, [sp, #0]
 80034ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034b0:	b2d2      	uxtb	r2, r2
 80034b2:	4631      	mov	r1, r6
 80034b4:	4620      	mov	r0, r4
 80034b6:	f7ff fe77 	bl	80031a8 <I2C_TransferConfig>
 80034ba:	e00b      	b.n	80034d4 <HAL_I2C_Master_Transmit+0xb0>
          hi2c->XferSize = hi2c->XferCount;
 80034bc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80034be:	b292      	uxth	r2, r2
 80034c0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80034c2:	2300      	movs	r3, #0
 80034c4:	9300      	str	r3, [sp, #0]
 80034c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034ca:	b2d2      	uxtb	r2, r2
 80034cc:	4631      	mov	r1, r6
 80034ce:	4620      	mov	r0, r4
 80034d0:	f7ff fe6a 	bl	80031a8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80034d4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d033      	beq.n	8003544 <HAL_I2C_Master_Transmit+0x120>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034dc:	462a      	mov	r2, r5
 80034de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80034e0:	4620      	mov	r0, r4
 80034e2:	f7ff fec4 	bl	800326e <I2C_WaitOnTXISFlagUntilTimeout>
 80034e6:	2800      	cmp	r0, #0
 80034e8:	d152      	bne.n	8003590 <HAL_I2C_Master_Transmit+0x16c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80034ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80034ec:	6823      	ldr	r3, [r4, #0]
 80034ee:	7812      	ldrb	r2, [r2, #0]
 80034f0:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 80034f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80034f4:	3301      	adds	r3, #1
 80034f6:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80034f8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80034fa:	3b01      	subs	r3, #1
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003500:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003502:	3b01      	subs	r3, #1
 8003504:	b29b      	uxth	r3, r3
 8003506:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003508:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800350a:	b292      	uxth	r2, r2
 800350c:	2a00      	cmp	r2, #0
 800350e:	d0e1      	beq.n	80034d4 <HAL_I2C_Master_Transmit+0xb0>
 8003510:	2b00      	cmp	r3, #0
 8003512:	d1df      	bne.n	80034d4 <HAL_I2C_Master_Transmit+0xb0>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003514:	9500      	str	r5, [sp, #0]
 8003516:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003518:	2200      	movs	r2, #0
 800351a:	2180      	movs	r1, #128	; 0x80
 800351c:	4620      	mov	r0, r4
 800351e:	f7ff fed1 	bl	80032c4 <I2C_WaitOnFlagUntilTimeout>
 8003522:	2800      	cmp	r0, #0
 8003524:	d136      	bne.n	8003594 <HAL_I2C_Master_Transmit+0x170>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003526:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003528:	b29b      	uxth	r3, r3
 800352a:	2bff      	cmp	r3, #255	; 0xff
 800352c:	d9c6      	bls.n	80034bc <HAL_I2C_Master_Transmit+0x98>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800352e:	22ff      	movs	r2, #255	; 0xff
 8003530:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003532:	2300      	movs	r3, #0
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800353a:	4631      	mov	r1, r6
 800353c:	4620      	mov	r0, r4
 800353e:	f7ff fe33 	bl	80031a8 <I2C_TransferConfig>
 8003542:	e7c7      	b.n	80034d4 <HAL_I2C_Master_Transmit+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003544:	462a      	mov	r2, r5
 8003546:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003548:	4620      	mov	r0, r4
 800354a:	f7ff fee4 	bl	8003316 <I2C_WaitOnSTOPFlagUntilTimeout>
 800354e:	4603      	mov	r3, r0
 8003550:	bb10      	cbnz	r0, 8003598 <HAL_I2C_Master_Transmit+0x174>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003552:	6822      	ldr	r2, [r4, #0]
 8003554:	2120      	movs	r1, #32
 8003556:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 8003558:	6820      	ldr	r0, [r4, #0]
 800355a:	6842      	ldr	r2, [r0, #4]
 800355c:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8003560:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8003564:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8003568:	f022 0201 	bic.w	r2, r2, #1
 800356c:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800356e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003572:	2200      	movs	r2, #0
 8003574:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8003578:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 800357c:	e000      	b.n	8003580 <HAL_I2C_Master_Transmit+0x15c>
    return HAL_BUSY;
 800357e:	2302      	movs	r3, #2
}
 8003580:	4618      	mov	r0, r3
 8003582:	b003      	add	sp, #12
 8003584:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hi2c);
 8003588:	2302      	movs	r3, #2
 800358a:	e7f9      	b.n	8003580 <HAL_I2C_Master_Transmit+0x15c>
      return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e7f7      	b.n	8003580 <HAL_I2C_Master_Transmit+0x15c>
        return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e7f5      	b.n	8003580 <HAL_I2C_Master_Transmit+0x15c>
          return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e7f3      	b.n	8003580 <HAL_I2C_Master_Transmit+0x15c>
      return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e7f1      	b.n	8003580 <HAL_I2C_Master_Transmit+0x15c>
 800359c:	80002000 	.word	0x80002000

080035a0 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035a0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b20      	cmp	r3, #32
 80035a8:	d124      	bne.n	80035f4 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035aa:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d022      	beq.n	80035f8 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 80035b2:	2301      	movs	r3, #1
 80035b4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035b8:	2324      	movs	r3, #36	; 0x24
 80035ba:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035be:	6802      	ldr	r2, [r0, #0]
 80035c0:	6813      	ldr	r3, [r2, #0]
 80035c2:	f023 0301 	bic.w	r3, r3, #1
 80035c6:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80035c8:	6802      	ldr	r2, [r0, #0]
 80035ca:	6813      	ldr	r3, [r2, #0]
 80035cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035d0:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80035d2:	6802      	ldr	r2, [r0, #0]
 80035d4:	6813      	ldr	r3, [r2, #0]
 80035d6:	4319      	orrs	r1, r3
 80035d8:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035da:	6802      	ldr	r2, [r0, #0]
 80035dc:	6813      	ldr	r3, [r2, #0]
 80035de:	f043 0301 	orr.w	r3, r3, #1
 80035e2:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035e4:	2320      	movs	r3, #32
 80035e6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035ea:	2300      	movs	r3, #0
 80035ec:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80035f0:	4618      	mov	r0, r3
 80035f2:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80035f4:	2002      	movs	r0, #2
 80035f6:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80035f8:	2002      	movs	r0, #2
  }
}
 80035fa:	4770      	bx	lr

080035fc <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035fc:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b20      	cmp	r3, #32
 8003604:	d122      	bne.n	800364c <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003606:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800360a:	2b01      	cmp	r3, #1
 800360c:	d020      	beq.n	8003650 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 800360e:	2301      	movs	r3, #1
 8003610:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003614:	2324      	movs	r3, #36	; 0x24
 8003616:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800361a:	6802      	ldr	r2, [r0, #0]
 800361c:	6813      	ldr	r3, [r2, #0]
 800361e:	f023 0301 	bic.w	r3, r3, #1
 8003622:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003624:	6802      	ldr	r2, [r0, #0]
 8003626:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003628:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800362c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003630:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003632:	6802      	ldr	r2, [r0, #0]
 8003634:	6813      	ldr	r3, [r2, #0]
 8003636:	f043 0301 	orr.w	r3, r3, #1
 800363a:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800363c:	2320      	movs	r3, #32
 800363e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003642:	2300      	movs	r3, #0
 8003644:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8003648:	4618      	mov	r0, r3
 800364a:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800364c:	2002      	movs	r0, #2
 800364e:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8003650:	2002      	movs	r0, #2
  }
}
 8003652:	4770      	bx	lr

08003654 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003654:	4b13      	ldr	r3, [pc, #76]	; (80036a4 <HAL_PWREx_ConfigSupply+0x50>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	f013 0f04 	tst.w	r3, #4
 800365c:	d107      	bne.n	800366e <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800365e:	4b11      	ldr	r3, [pc, #68]	; (80036a4 <HAL_PWREx_ConfigSupply+0x50>)
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	f003 0307 	and.w	r3, r3, #7
 8003666:	4283      	cmp	r3, r0
 8003668:	d01a      	beq.n	80036a0 <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800366a:	2001      	movs	r0, #1
 800366c:	4770      	bx	lr
{
 800366e:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003670:	4a0c      	ldr	r2, [pc, #48]	; (80036a4 <HAL_PWREx_ConfigSupply+0x50>)
 8003672:	68d3      	ldr	r3, [r2, #12]
 8003674:	f023 0307 	bic.w	r3, r3, #7
 8003678:	4318      	orrs	r0, r3
 800367a:	60d0      	str	r0, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800367c:	f7fd f80e 	bl	800069c <HAL_GetTick>
 8003680:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003682:	4b08      	ldr	r3, [pc, #32]	; (80036a4 <HAL_PWREx_ConfigSupply+0x50>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800368a:	d107      	bne.n	800369c <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800368c:	f7fd f806 	bl	800069c <HAL_GetTick>
 8003690:	1b00      	subs	r0, r0, r4
 8003692:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003696:	d9f4      	bls.n	8003682 <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 8003698:	2001      	movs	r0, #1
 800369a:	e000      	b.n	800369e <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800369c:	2000      	movs	r0, #0
}
 800369e:	bd10      	pop	{r4, pc}
      return HAL_OK;
 80036a0:	2000      	movs	r0, #0
}
 80036a2:	4770      	bx	lr
 80036a4:	58024800 	.word	0x58024800

080036a8 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036a8:	2800      	cmp	r0, #0
 80036aa:	f000 82e6 	beq.w	8003c7a <HAL_RCC_OscConfig+0x5d2>
{
 80036ae:	b538      	push	{r3, r4, r5, lr}
 80036b0:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036b2:	6803      	ldr	r3, [r0, #0]
 80036b4:	f013 0f01 	tst.w	r3, #1
 80036b8:	d025      	beq.n	8003706 <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036ba:	4aaa      	ldr	r2, [pc, #680]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 80036bc:	6913      	ldr	r3, [r2, #16]
 80036be:	f003 0338 	and.w	r3, r3, #56	; 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80036c2:	6a92      	ldr	r2, [r2, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80036c4:	2b10      	cmp	r3, #16
 80036c6:	d015      	beq.n	80036f4 <HAL_RCC_OscConfig+0x4c>
 80036c8:	2b18      	cmp	r3, #24
 80036ca:	d00f      	beq.n	80036ec <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036cc:	6863      	ldr	r3, [r4, #4]
 80036ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036d2:	d03e      	beq.n	8003752 <HAL_RCC_OscConfig+0xaa>
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d152      	bne.n	800377e <HAL_RCC_OscConfig+0xd6>
 80036d8:	4ba2      	ldr	r3, [pc, #648]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80036e0:	601a      	str	r2, [r3, #0]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036e8:	601a      	str	r2, [r3, #0]
 80036ea:	e037      	b.n	800375c <HAL_RCC_OscConfig+0xb4>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80036ec:	f002 0203 	and.w	r2, r2, #3
 80036f0:	2a02      	cmp	r2, #2
 80036f2:	d1eb      	bne.n	80036cc <HAL_RCC_OscConfig+0x24>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f4:	4b9b      	ldr	r3, [pc, #620]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80036fc:	d003      	beq.n	8003706 <HAL_RCC_OscConfig+0x5e>
 80036fe:	6863      	ldr	r3, [r4, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	f000 82bc 	beq.w	8003c7e <HAL_RCC_OscConfig+0x5d6>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003706:	6823      	ldr	r3, [r4, #0]
 8003708:	f013 0f02 	tst.w	r3, #2
 800370c:	d077      	beq.n	80037fe <HAL_RCC_OscConfig+0x156>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800370e:	4a95      	ldr	r2, [pc, #596]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 8003710:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003712:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003714:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8003718:	d05a      	beq.n	80037d0 <HAL_RCC_OscConfig+0x128>
 800371a:	2b18      	cmp	r3, #24
 800371c:	d055      	beq.n	80037ca <HAL_RCC_OscConfig+0x122>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800371e:	68e3      	ldr	r3, [r4, #12]
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 80b2 	beq.w	800388a <HAL_RCC_OscConfig+0x1e2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003726:	498f      	ldr	r1, [pc, #572]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 8003728:	680a      	ldr	r2, [r1, #0]
 800372a:	f022 0219 	bic.w	r2, r2, #25
 800372e:	4313      	orrs	r3, r2
 8003730:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003732:	f7fc ffb3 	bl	800069c <HAL_GetTick>
 8003736:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003738:	4b8a      	ldr	r3, [pc, #552]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f013 0f04 	tst.w	r3, #4
 8003740:	f040 808b 	bne.w	800385a <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003744:	f7fc ffaa 	bl	800069c <HAL_GetTick>
 8003748:	1b40      	subs	r0, r0, r5
 800374a:	2802      	cmp	r0, #2
 800374c:	d9f4      	bls.n	8003738 <HAL_RCC_OscConfig+0x90>
          {
            return HAL_TIMEOUT;
 800374e:	2003      	movs	r0, #3
 8003750:	e29a      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003752:	4a84      	ldr	r2, [pc, #528]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 8003754:	6813      	ldr	r3, [r2, #0]
 8003756:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800375a:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800375c:	6863      	ldr	r3, [r4, #4]
 800375e:	b32b      	cbz	r3, 80037ac <HAL_RCC_OscConfig+0x104>
        tickstart = HAL_GetTick();
 8003760:	f7fc ff9c 	bl	800069c <HAL_GetTick>
 8003764:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003766:	4b7f      	ldr	r3, [pc, #508]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800376e:	d1ca      	bne.n	8003706 <HAL_RCC_OscConfig+0x5e>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003770:	f7fc ff94 	bl	800069c <HAL_GetTick>
 8003774:	1b40      	subs	r0, r0, r5
 8003776:	2864      	cmp	r0, #100	; 0x64
 8003778:	d9f5      	bls.n	8003766 <HAL_RCC_OscConfig+0xbe>
            return HAL_TIMEOUT;
 800377a:	2003      	movs	r0, #3
 800377c:	e284      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800377e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003782:	d009      	beq.n	8003798 <HAL_RCC_OscConfig+0xf0>
 8003784:	4b77      	ldr	r3, [pc, #476]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800378c:	601a      	str	r2, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	e7e1      	b.n	800375c <HAL_RCC_OscConfig+0xb4>
 8003798:	4b72      	ldr	r3, [pc, #456]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80037a8:	601a      	str	r2, [r3, #0]
 80037aa:	e7d7      	b.n	800375c <HAL_RCC_OscConfig+0xb4>
        tickstart = HAL_GetTick();
 80037ac:	f7fc ff76 	bl	800069c <HAL_GetTick>
 80037b0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80037b2:	4b6c      	ldr	r3, [pc, #432]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80037ba:	d0a4      	beq.n	8003706 <HAL_RCC_OscConfig+0x5e>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037bc:	f7fc ff6e 	bl	800069c <HAL_GetTick>
 80037c0:	1b40      	subs	r0, r0, r5
 80037c2:	2864      	cmp	r0, #100	; 0x64
 80037c4:	d9f5      	bls.n	80037b2 <HAL_RCC_OscConfig+0x10a>
            return HAL_TIMEOUT;
 80037c6:	2003      	movs	r0, #3
 80037c8:	e25e      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80037ca:	f012 0f03 	tst.w	r2, #3
 80037ce:	d1a6      	bne.n	800371e <HAL_RCC_OscConfig+0x76>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037d0:	4b64      	ldr	r3, [pc, #400]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f013 0f04 	tst.w	r3, #4
 80037d8:	d003      	beq.n	80037e2 <HAL_RCC_OscConfig+0x13a>
 80037da:	68e3      	ldr	r3, [r4, #12]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 8250 	beq.w	8003c82 <HAL_RCC_OscConfig+0x5da>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e2:	f7fc ff75 	bl	80006d0 <HAL_GetREVID>
 80037e6:	f241 0303 	movw	r3, #4099	; 0x1003
 80037ea:	4298      	cmp	r0, r3
 80037ec:	d82c      	bhi.n	8003848 <HAL_RCC_OscConfig+0x1a0>
 80037ee:	4a5d      	ldr	r2, [pc, #372]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 80037f0:	6853      	ldr	r3, [r2, #4]
 80037f2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80037f6:	6921      	ldr	r1, [r4, #16]
 80037f8:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80037fc:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80037fe:	6823      	ldr	r3, [r4, #0]
 8003800:	f013 0f10 	tst.w	r3, #16
 8003804:	d071      	beq.n	80038ea <HAL_RCC_OscConfig+0x242>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003806:	4a57      	ldr	r2, [pc, #348]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 8003808:	6913      	ldr	r3, [r2, #16]
 800380a:	f003 0338 	and.w	r3, r3, #56	; 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800380e:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003810:	2b08      	cmp	r3, #8
 8003812:	d052      	beq.n	80038ba <HAL_RCC_OscConfig+0x212>
 8003814:	2b18      	cmp	r3, #24
 8003816:	d04c      	beq.n	80038b2 <HAL_RCC_OscConfig+0x20a>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8003818:	69e3      	ldr	r3, [r4, #28]
 800381a:	2b00      	cmp	r3, #0
 800381c:	f000 80a4 	beq.w	8003968 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003820:	4a50      	ldr	r2, [pc, #320]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 8003822:	6813      	ldr	r3, [r2, #0]
 8003824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003828:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800382a:	f7fc ff37 	bl	800069c <HAL_GetTick>
 800382e:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003830:	4b4c      	ldr	r3, [pc, #304]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003838:	d17b      	bne.n	8003932 <HAL_RCC_OscConfig+0x28a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800383a:	f7fc ff2f 	bl	800069c <HAL_GetTick>
 800383e:	1b40      	subs	r0, r0, r5
 8003840:	2802      	cmp	r0, #2
 8003842:	d9f5      	bls.n	8003830 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003844:	2003      	movs	r0, #3
 8003846:	e21f      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003848:	4a46      	ldr	r2, [pc, #280]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 800384a:	6853      	ldr	r3, [r2, #4]
 800384c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003850:	6921      	ldr	r1, [r4, #16]
 8003852:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003856:	6053      	str	r3, [r2, #4]
 8003858:	e7d1      	b.n	80037fe <HAL_RCC_OscConfig+0x156>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800385a:	f7fc ff39 	bl	80006d0 <HAL_GetREVID>
 800385e:	f241 0303 	movw	r3, #4099	; 0x1003
 8003862:	4298      	cmp	r0, r3
 8003864:	d808      	bhi.n	8003878 <HAL_RCC_OscConfig+0x1d0>
 8003866:	4a3f      	ldr	r2, [pc, #252]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 8003868:	6853      	ldr	r3, [r2, #4]
 800386a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800386e:	6921      	ldr	r1, [r4, #16]
 8003870:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8003874:	6053      	str	r3, [r2, #4]
 8003876:	e7c2      	b.n	80037fe <HAL_RCC_OscConfig+0x156>
 8003878:	4a3a      	ldr	r2, [pc, #232]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 800387a:	6853      	ldr	r3, [r2, #4]
 800387c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003880:	6921      	ldr	r1, [r4, #16]
 8003882:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003886:	6053      	str	r3, [r2, #4]
 8003888:	e7b9      	b.n	80037fe <HAL_RCC_OscConfig+0x156>
        __HAL_RCC_HSI_DISABLE();
 800388a:	4a36      	ldr	r2, [pc, #216]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 800388c:	6813      	ldr	r3, [r2, #0]
 800388e:	f023 0301 	bic.w	r3, r3, #1
 8003892:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003894:	f7fc ff02 	bl	800069c <HAL_GetTick>
 8003898:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800389a:	4b32      	ldr	r3, [pc, #200]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f013 0f04 	tst.w	r3, #4
 80038a2:	d0ac      	beq.n	80037fe <HAL_RCC_OscConfig+0x156>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038a4:	f7fc fefa 	bl	800069c <HAL_GetTick>
 80038a8:	1b40      	subs	r0, r0, r5
 80038aa:	2802      	cmp	r0, #2
 80038ac:	d9f5      	bls.n	800389a <HAL_RCC_OscConfig+0x1f2>
            return HAL_TIMEOUT;
 80038ae:	2003      	movs	r0, #3
 80038b0:	e1ea      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80038b2:	f002 0203 	and.w	r2, r2, #3
 80038b6:	2a01      	cmp	r2, #1
 80038b8:	d1ae      	bne.n	8003818 <HAL_RCC_OscConfig+0x170>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80038ba:	4b2a      	ldr	r3, [pc, #168]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f413 7f80 	tst.w	r3, #256	; 0x100
 80038c2:	d004      	beq.n	80038ce <HAL_RCC_OscConfig+0x226>
 80038c4:	69e3      	ldr	r3, [r4, #28]
 80038c6:	2b80      	cmp	r3, #128	; 0x80
 80038c8:	d001      	beq.n	80038ce <HAL_RCC_OscConfig+0x226>
        return HAL_ERROR;
 80038ca:	2001      	movs	r0, #1
 80038cc:	e1dc      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80038ce:	f7fc feff 	bl	80006d0 <HAL_GetREVID>
 80038d2:	f241 0303 	movw	r3, #4099	; 0x1003
 80038d6:	4298      	cmp	r0, r3
 80038d8:	d822      	bhi.n	8003920 <HAL_RCC_OscConfig+0x278>
 80038da:	4a22      	ldr	r2, [pc, #136]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 80038dc:	6853      	ldr	r3, [r2, #4]
 80038de:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80038e2:	6a21      	ldr	r1, [r4, #32]
 80038e4:	ea43 6381 	orr.w	r3, r3, r1, lsl #26
 80038e8:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038ea:	6823      	ldr	r3, [r4, #0]
 80038ec:	f013 0f08 	tst.w	r3, #8
 80038f0:	d062      	beq.n	80039b8 <HAL_RCC_OscConfig+0x310>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80038f2:	6963      	ldr	r3, [r4, #20]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d04b      	beq.n	8003990 <HAL_RCC_OscConfig+0x2e8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038f8:	4a1a      	ldr	r2, [pc, #104]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 80038fa:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80038fc:	f043 0301 	orr.w	r3, r3, #1
 8003900:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003902:	f7fc fecb 	bl	800069c <HAL_GetTick>
 8003906:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003908:	4b16      	ldr	r3, [pc, #88]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 800390a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800390c:	f013 0f02 	tst.w	r3, #2
 8003910:	d152      	bne.n	80039b8 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003912:	f7fc fec3 	bl	800069c <HAL_GetTick>
 8003916:	1b40      	subs	r0, r0, r5
 8003918:	2802      	cmp	r0, #2
 800391a:	d9f5      	bls.n	8003908 <HAL_RCC_OscConfig+0x260>
        {
          return HAL_TIMEOUT;
 800391c:	2003      	movs	r0, #3
 800391e:	e1b3      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003920:	4a10      	ldr	r2, [pc, #64]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 8003922:	68d3      	ldr	r3, [r2, #12]
 8003924:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8003928:	6a21      	ldr	r1, [r4, #32]
 800392a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800392e:	60d3      	str	r3, [r2, #12]
 8003930:	e7db      	b.n	80038ea <HAL_RCC_OscConfig+0x242>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003932:	f7fc fecd 	bl	80006d0 <HAL_GetREVID>
 8003936:	f241 0303 	movw	r3, #4099	; 0x1003
 800393a:	4298      	cmp	r0, r3
 800393c:	d808      	bhi.n	8003950 <HAL_RCC_OscConfig+0x2a8>
 800393e:	4a09      	ldr	r2, [pc, #36]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 8003940:	6853      	ldr	r3, [r2, #4]
 8003942:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003946:	6a21      	ldr	r1, [r4, #32]
 8003948:	ea43 6381 	orr.w	r3, r3, r1, lsl #26
 800394c:	6053      	str	r3, [r2, #4]
 800394e:	e7cc      	b.n	80038ea <HAL_RCC_OscConfig+0x242>
 8003950:	4a04      	ldr	r2, [pc, #16]	; (8003964 <HAL_RCC_OscConfig+0x2bc>)
 8003952:	68d3      	ldr	r3, [r2, #12]
 8003954:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8003958:	6a21      	ldr	r1, [r4, #32]
 800395a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800395e:	60d3      	str	r3, [r2, #12]
 8003960:	e7c3      	b.n	80038ea <HAL_RCC_OscConfig+0x242>
 8003962:	bf00      	nop
 8003964:	58024400 	.word	0x58024400
        __HAL_RCC_CSI_DISABLE();
 8003968:	4aad      	ldr	r2, [pc, #692]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 800396a:	6813      	ldr	r3, [r2, #0]
 800396c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003970:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003972:	f7fc fe93 	bl	800069c <HAL_GetTick>
 8003976:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003978:	4ba9      	ldr	r3, [pc, #676]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003980:	d0b3      	beq.n	80038ea <HAL_RCC_OscConfig+0x242>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003982:	f7fc fe8b 	bl	800069c <HAL_GetTick>
 8003986:	1b40      	subs	r0, r0, r5
 8003988:	2802      	cmp	r0, #2
 800398a:	d9f5      	bls.n	8003978 <HAL_RCC_OscConfig+0x2d0>
            return HAL_TIMEOUT;
 800398c:	2003      	movs	r0, #3
 800398e:	e17b      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003990:	4aa3      	ldr	r2, [pc, #652]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003992:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8003994:	f023 0301 	bic.w	r3, r3, #1
 8003998:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800399a:	f7fc fe7f 	bl	800069c <HAL_GetTick>
 800399e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80039a0:	4b9f      	ldr	r3, [pc, #636]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 80039a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039a4:	f013 0f02 	tst.w	r3, #2
 80039a8:	d006      	beq.n	80039b8 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039aa:	f7fc fe77 	bl	800069c <HAL_GetTick>
 80039ae:	1b40      	subs	r0, r0, r5
 80039b0:	2802      	cmp	r0, #2
 80039b2:	d9f5      	bls.n	80039a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80039b4:	2003      	movs	r0, #3
 80039b6:	e167      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80039b8:	6823      	ldr	r3, [r4, #0]
 80039ba:	f013 0f20 	tst.w	r3, #32
 80039be:	d029      	beq.n	8003a14 <HAL_RCC_OscConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80039c0:	69a3      	ldr	r3, [r4, #24]
 80039c2:	b19b      	cbz	r3, 80039ec <HAL_RCC_OscConfig+0x344>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80039c4:	4a96      	ldr	r2, [pc, #600]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 80039c6:	6813      	ldr	r3, [r2, #0]
 80039c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80039cc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80039ce:	f7fc fe65 	bl	800069c <HAL_GetTick>
 80039d2:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80039d4:	4b92      	ldr	r3, [pc, #584]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80039dc:	d11a      	bne.n	8003a14 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80039de:	f7fc fe5d 	bl	800069c <HAL_GetTick>
 80039e2:	1b40      	subs	r0, r0, r5
 80039e4:	2802      	cmp	r0, #2
 80039e6:	d9f5      	bls.n	80039d4 <HAL_RCC_OscConfig+0x32c>
        {
          return HAL_TIMEOUT;
 80039e8:	2003      	movs	r0, #3
 80039ea:	e14d      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80039ec:	4a8c      	ldr	r2, [pc, #560]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 80039ee:	6813      	ldr	r3, [r2, #0]
 80039f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80039f4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80039f6:	f7fc fe51 	bl	800069c <HAL_GetTick>
 80039fa:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80039fc:	4b88      	ldr	r3, [pc, #544]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8003a04:	d006      	beq.n	8003a14 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003a06:	f7fc fe49 	bl	800069c <HAL_GetTick>
 8003a0a:	1b40      	subs	r0, r0, r5
 8003a0c:	2802      	cmp	r0, #2
 8003a0e:	d9f5      	bls.n	80039fc <HAL_RCC_OscConfig+0x354>
        {
          return HAL_TIMEOUT;
 8003a10:	2003      	movs	r0, #3
 8003a12:	e139      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a14:	6823      	ldr	r3, [r4, #0]
 8003a16:	f013 0f04 	tst.w	r3, #4
 8003a1a:	d121      	bne.n	8003a60 <HAL_RCC_OscConfig+0x3b8>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	f000 8131 	beq.w	8003c86 <HAL_RCC_OscConfig+0x5de>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003a24:	4a7e      	ldr	r2, [pc, #504]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003a26:	6912      	ldr	r2, [r2, #16]
 8003a28:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8003a2c:	2a18      	cmp	r2, #24
 8003a2e:	f000 80ea 	beq.w	8003c06 <HAL_RCC_OscConfig+0x55e>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d075      	beq.n	8003b22 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a36:	4a7a      	ldr	r2, [pc, #488]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003a38:	6813      	ldr	r3, [r2, #0]
 8003a3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a40:	f7fc fe2c 	bl	800069c <HAL_GetTick>
 8003a44:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003a46:	4b76      	ldr	r3, [pc, #472]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003a4e:	f000 80d8 	beq.w	8003c02 <HAL_RCC_OscConfig+0x55a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a52:	f7fc fe23 	bl	800069c <HAL_GetTick>
 8003a56:	1b00      	subs	r0, r0, r4
 8003a58:	2802      	cmp	r0, #2
 8003a5a:	d9f4      	bls.n	8003a46 <HAL_RCC_OscConfig+0x39e>
          {
            return HAL_TIMEOUT;
 8003a5c:	2003      	movs	r0, #3
 8003a5e:	e113      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
    PWR->CR1 |= PWR_CR1_DBP;
 8003a60:	4a70      	ldr	r2, [pc, #448]	; (8003c24 <HAL_RCC_OscConfig+0x57c>)
 8003a62:	6813      	ldr	r3, [r2, #0]
 8003a64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a68:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003a6a:	f7fc fe17 	bl	800069c <HAL_GetTick>
 8003a6e:	4605      	mov	r5, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a70:	4b6c      	ldr	r3, [pc, #432]	; (8003c24 <HAL_RCC_OscConfig+0x57c>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003a78:	d106      	bne.n	8003a88 <HAL_RCC_OscConfig+0x3e0>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003a7a:	f7fc fe0f 	bl	800069c <HAL_GetTick>
 8003a7e:	1b40      	subs	r0, r0, r5
 8003a80:	2864      	cmp	r0, #100	; 0x64
 8003a82:	d9f5      	bls.n	8003a70 <HAL_RCC_OscConfig+0x3c8>
        return HAL_TIMEOUT;
 8003a84:	2003      	movs	r0, #3
 8003a86:	e0ff      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a88:	68a3      	ldr	r3, [r4, #8]
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d00a      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x3fc>
 8003a8e:	bb0b      	cbnz	r3, 8003ad4 <HAL_RCC_OscConfig+0x42c>
 8003a90:	4b63      	ldr	r3, [pc, #396]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003a92:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a94:	f022 0201 	bic.w	r2, r2, #1
 8003a98:	671a      	str	r2, [r3, #112]	; 0x70
 8003a9a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a9c:	f022 0204 	bic.w	r2, r2, #4
 8003aa0:	671a      	str	r2, [r3, #112]	; 0x70
 8003aa2:	e004      	b.n	8003aae <HAL_RCC_OscConfig+0x406>
 8003aa4:	4a5e      	ldr	r2, [pc, #376]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003aa6:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8003aa8:	f043 0301 	orr.w	r3, r3, #1
 8003aac:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003aae:	68a3      	ldr	r3, [r4, #8]
 8003ab0:	b333      	cbz	r3, 8003b00 <HAL_RCC_OscConfig+0x458>
      tickstart = HAL_GetTick();
 8003ab2:	f7fc fdf3 	bl	800069c <HAL_GetTick>
 8003ab6:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ab8:	4b59      	ldr	r3, [pc, #356]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003abc:	f013 0f02 	tst.w	r3, #2
 8003ac0:	d1ac      	bne.n	8003a1c <HAL_RCC_OscConfig+0x374>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ac2:	f7fc fdeb 	bl	800069c <HAL_GetTick>
 8003ac6:	1b40      	subs	r0, r0, r5
 8003ac8:	f241 3388 	movw	r3, #5000	; 0x1388
 8003acc:	4298      	cmp	r0, r3
 8003ace:	d9f3      	bls.n	8003ab8 <HAL_RCC_OscConfig+0x410>
          return HAL_TIMEOUT;
 8003ad0:	2003      	movs	r0, #3
 8003ad2:	e0d9      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ad4:	2b05      	cmp	r3, #5
 8003ad6:	d009      	beq.n	8003aec <HAL_RCC_OscConfig+0x444>
 8003ad8:	4b51      	ldr	r3, [pc, #324]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003ada:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003adc:	f022 0201 	bic.w	r2, r2, #1
 8003ae0:	671a      	str	r2, [r3, #112]	; 0x70
 8003ae2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003ae4:	f022 0204 	bic.w	r2, r2, #4
 8003ae8:	671a      	str	r2, [r3, #112]	; 0x70
 8003aea:	e7e0      	b.n	8003aae <HAL_RCC_OscConfig+0x406>
 8003aec:	4b4c      	ldr	r3, [pc, #304]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003aee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003af0:	f042 0204 	orr.w	r2, r2, #4
 8003af4:	671a      	str	r2, [r3, #112]	; 0x70
 8003af6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003af8:	f042 0201 	orr.w	r2, r2, #1
 8003afc:	671a      	str	r2, [r3, #112]	; 0x70
 8003afe:	e7d6      	b.n	8003aae <HAL_RCC_OscConfig+0x406>
      tickstart = HAL_GetTick();
 8003b00:	f7fc fdcc 	bl	800069c <HAL_GetTick>
 8003b04:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003b06:	4b46      	ldr	r3, [pc, #280]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b0a:	f013 0f02 	tst.w	r3, #2
 8003b0e:	d085      	beq.n	8003a1c <HAL_RCC_OscConfig+0x374>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b10:	f7fc fdc4 	bl	800069c <HAL_GetTick>
 8003b14:	1b40      	subs	r0, r0, r5
 8003b16:	f241 3388 	movw	r3, #5000	; 0x1388
 8003b1a:	4298      	cmp	r0, r3
 8003b1c:	d9f3      	bls.n	8003b06 <HAL_RCC_OscConfig+0x45e>
          return HAL_TIMEOUT;
 8003b1e:	2003      	movs	r0, #3
 8003b20:	e0b2      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
        __HAL_RCC_PLL_DISABLE();
 8003b22:	4a3f      	ldr	r2, [pc, #252]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003b24:	6813      	ldr	r3, [r2, #0]
 8003b26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b2a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003b2c:	f7fc fdb6 	bl	800069c <HAL_GetTick>
 8003b30:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003b32:	4b3b      	ldr	r3, [pc, #236]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003b3a:	d006      	beq.n	8003b4a <HAL_RCC_OscConfig+0x4a2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b3c:	f7fc fdae 	bl	800069c <HAL_GetTick>
 8003b40:	1b40      	subs	r0, r0, r5
 8003b42:	2802      	cmp	r0, #2
 8003b44:	d9f5      	bls.n	8003b32 <HAL_RCC_OscConfig+0x48a>
            return HAL_TIMEOUT;
 8003b46:	2003      	movs	r0, #3
 8003b48:	e09e      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b4a:	4b35      	ldr	r3, [pc, #212]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003b4c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003b4e:	4a36      	ldr	r2, [pc, #216]	; (8003c28 <HAL_RCC_OscConfig+0x580>)
 8003b50:	400a      	ands	r2, r1
 8003b52:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003b54:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003b56:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	629a      	str	r2, [r3, #40]	; 0x28
 8003b5e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003b60:	3a01      	subs	r2, #1
 8003b62:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b66:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b68:	3901      	subs	r1, #1
 8003b6a:	0249      	lsls	r1, r1, #9
 8003b6c:	b289      	uxth	r1, r1
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003b72:	3901      	subs	r1, #1
 8003b74:	0409      	lsls	r1, r1, #16
 8003b76:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003b7e:	3901      	subs	r1, #1
 8003b80:	0609      	lsls	r1, r1, #24
 8003b82:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 8003b86:	430a      	orrs	r2, r1
 8003b88:	631a      	str	r2, [r3, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8003b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b8c:	f022 0201 	bic.w	r2, r2, #1
 8003b90:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003b92:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b94:	4a25      	ldr	r2, [pc, #148]	; (8003c2c <HAL_RCC_OscConfig+0x584>)
 8003b96:	400a      	ands	r2, r1
 8003b98:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8003b9a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8003b9e:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba2:	f022 020c 	bic.w	r2, r2, #12
 8003ba6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bae:	f022 0202 	bic.w	r2, r2, #2
 8003bb2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003bb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bba:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003bbe:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bc2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003bc6:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003bc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bca:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003bce:	62da      	str	r2, [r3, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8003bd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bd2:	f042 0201 	orr.w	r2, r2, #1
 8003bd6:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003bde:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003be0:	f7fc fd5c 	bl	800069c <HAL_GetTick>
 8003be4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003be6:	4b0e      	ldr	r3, [pc, #56]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003bee:	d106      	bne.n	8003bfe <HAL_RCC_OscConfig+0x556>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bf0:	f7fc fd54 	bl	800069c <HAL_GetTick>
 8003bf4:	1b00      	subs	r0, r0, r4
 8003bf6:	2802      	cmp	r0, #2
 8003bf8:	d9f5      	bls.n	8003be6 <HAL_RCC_OscConfig+0x53e>
            return HAL_TIMEOUT;
 8003bfa:	2003      	movs	r0, #3
 8003bfc:	e044      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8003bfe:	2000      	movs	r0, #0
 8003c00:	e042      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
 8003c02:	2000      	movs	r0, #0
 8003c04:	e040      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003c06:	4a06      	ldr	r2, [pc, #24]	; (8003c20 <HAL_RCC_OscConfig+0x578>)
 8003c08:	6a91      	ldr	r1, [r2, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003c0a:	6b10      	ldr	r0, [r2, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d03c      	beq.n	8003c8a <HAL_RCC_OscConfig+0x5e2>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c10:	f001 0303 	and.w	r3, r1, #3
 8003c14:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d00a      	beq.n	8003c30 <HAL_RCC_OscConfig+0x588>
        return HAL_ERROR;
 8003c1a:	2001      	movs	r0, #1
 8003c1c:	e034      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
 8003c1e:	bf00      	nop
 8003c20:	58024400 	.word	0x58024400
 8003c24:	58024800 	.word	0x58024800
 8003c28:	fffffc0c 	.word	0xfffffc0c
 8003c2c:	ffff0007 	.word	0xffff0007
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c30:	f3c1 1105 	ubfx	r1, r1, #4, #6
 8003c34:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c36:	4299      	cmp	r1, r3
 8003c38:	d001      	beq.n	8003c3e <HAL_RCC_OscConfig+0x596>
        return HAL_ERROR;
 8003c3a:	2001      	movs	r0, #1
 8003c3c:	e024      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c3e:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8003c42:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003c44:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d001      	beq.n	8003c4e <HAL_RCC_OscConfig+0x5a6>
        return HAL_ERROR;
 8003c4a:	2001      	movs	r0, #1
 8003c4c:	e01c      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003c4e:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8003c52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003c54:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d001      	beq.n	8003c5e <HAL_RCC_OscConfig+0x5b6>
        return HAL_ERROR;
 8003c5a:	2001      	movs	r0, #1
 8003c5c:	e014      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003c5e:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8003c62:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003c64:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d111      	bne.n	8003c8e <HAL_RCC_OscConfig+0x5e6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003c6a:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8003c6e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003c70:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003c72:	4298      	cmp	r0, r3
 8003c74:	d00d      	beq.n	8003c92 <HAL_RCC_OscConfig+0x5ea>
        return HAL_ERROR;
 8003c76:	2001      	movs	r0, #1
 8003c78:	e006      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
    return HAL_ERROR;
 8003c7a:	2001      	movs	r0, #1
}
 8003c7c:	4770      	bx	lr
        return HAL_ERROR;
 8003c7e:	2001      	movs	r0, #1
 8003c80:	e002      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
        return HAL_ERROR;
 8003c82:	2001      	movs	r0, #1
 8003c84:	e000      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
  return HAL_OK;
 8003c86:	2000      	movs	r0, #0
}
 8003c88:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8003c8a:	2001      	movs	r0, #1
 8003c8c:	e7fc      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
 8003c8e:	2001      	movs	r0, #1
 8003c90:	e7fa      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
  return HAL_OK;
 8003c92:	2000      	movs	r0, #0
 8003c94:	e7f8      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
 8003c96:	bf00      	nop

08003c98 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c98:	4b72      	ldr	r3, [pc, #456]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003c9a:	691b      	ldr	r3, [r3, #16]
 8003c9c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ca0:	2b10      	cmp	r3, #16
 8003ca2:	f000 80db 	beq.w	8003e5c <HAL_RCC_GetSysClockFreq+0x1c4>
 8003ca6:	2b18      	cmp	r3, #24
 8003ca8:	d010      	beq.n	8003ccc <HAL_RCC_GetSysClockFreq+0x34>
 8003caa:	b10b      	cbz	r3, 8003cb0 <HAL_RCC_GetSysClockFreq+0x18>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003cac:	486e      	ldr	r0, [pc, #440]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8003cae:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003cb0:	4b6c      	ldr	r3, [pc, #432]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f013 0f20 	tst.w	r3, #32
 8003cb8:	f000 80d2 	beq.w	8003e60 <HAL_RCC_GetSysClockFreq+0x1c8>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003cbc:	4b69      	ldr	r3, [pc, #420]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003cbe:	6818      	ldr	r0, [r3, #0]
 8003cc0:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8003cc4:	4b69      	ldr	r3, [pc, #420]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8003cc6:	fa23 f000 	lsr.w	r0, r3, r0
 8003cca:	4770      	bx	lr
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ccc:	4a65      	ldr	r2, [pc, #404]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003cce:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003cd0:	f001 0103 	and.w	r1, r1, #3
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003cd4:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8003cd6:	f3c0 1005 	ubfx	r0, r0, #4, #6
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003cda:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003cdc:	f003 0301 	and.w	r3, r3, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003ce0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003ce2:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8003ce6:	fb03 f302 	mul.w	r3, r3, r2
 8003cea:	ee07 3a90 	vmov	s15, r3
 8003cee:	eef8 7a67 	vcvt.f32.u32	s15, s15

    if (pllm != 0U)
 8003cf2:	2800      	cmp	r0, #0
 8003cf4:	f000 80b5 	beq.w	8003e62 <HAL_RCC_GetSysClockFreq+0x1ca>
    {
      switch (pllsource)
 8003cf8:	2901      	cmp	r1, #1
 8003cfa:	d066      	beq.n	8003dca <HAL_RCC_GetSysClockFreq+0x132>
 8003cfc:	b1f9      	cbz	r1, 8003d3e <HAL_RCC_GetSysClockFreq+0xa6>
 8003cfe:	2902      	cmp	r1, #2
 8003d00:	f000 808f 	beq.w	8003e22 <HAL_RCC_GetSysClockFreq+0x18a>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003d04:	ee07 0a10 	vmov	s14, r0
 8003d08:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003d0c:	ed9f 6a58 	vldr	s12, [pc, #352]	; 8003e70 <HAL_RCC_GetSysClockFreq+0x1d8>
 8003d10:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003d14:	4b53      	ldr	r3, [pc, #332]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d1c:	ee06 3a90 	vmov	s13, r3
 8003d20:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003d24:	ed9f 6a53 	vldr	s12, [pc, #332]	; 8003e74 <HAL_RCC_GetSysClockFreq+0x1dc>
 8003d28:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003d2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d30:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d38:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8003d3c:	e061      	b.n	8003e02 <HAL_RCC_GetSysClockFreq+0x16a>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d3e:	4b49      	ldr	r3, [pc, #292]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f013 0f20 	tst.w	r3, #32
 8003d46:	d023      	beq.n	8003d90 <HAL_RCC_GetSysClockFreq+0xf8>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003d48:	4946      	ldr	r1, [pc, #280]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003d4a:	680a      	ldr	r2, [r1, #0]
 8003d4c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003d50:	4b46      	ldr	r3, [pc, #280]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8003d52:	40d3      	lsrs	r3, r2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003d54:	ee07 3a10 	vmov	s14, r3
 8003d58:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003d5c:	ee07 0a10 	vmov	s14, r0
 8003d60:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8003d64:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8003d68:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8003d6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d6e:	ee06 3a90 	vmov	s13, r3
 8003d72:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003d76:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 8003e74 <HAL_RCC_GetSysClockFreq+0x1dc>
 8003d7a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003d7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d82:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d8e:	e038      	b.n	8003e02 <HAL_RCC_GetSysClockFreq+0x16a>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003d90:	ee07 0a10 	vmov	s14, r0
 8003d94:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003d98:	ed9f 6a37 	vldr	s12, [pc, #220]	; 8003e78 <HAL_RCC_GetSysClockFreq+0x1e0>
 8003d9c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003da0:	4b30      	ldr	r3, [pc, #192]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003da8:	ee06 3a90 	vmov	s13, r3
 8003dac:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003db0:	ed9f 6a30 	vldr	s12, [pc, #192]	; 8003e74 <HAL_RCC_GetSysClockFreq+0x1dc>
 8003db4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003db8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003dbc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003dc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003dc8:	e01b      	b.n	8003e02 <HAL_RCC_GetSysClockFreq+0x16a>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003dca:	ee07 0a10 	vmov	s14, r0
 8003dce:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003dd2:	ed9f 6a27 	vldr	s12, [pc, #156]	; 8003e70 <HAL_RCC_GetSysClockFreq+0x1d8>
 8003dd6:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003dda:	4b22      	ldr	r3, [pc, #136]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003de2:	ee06 3a90 	vmov	s13, r3
 8003de6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003dea:	ed9f 6a22 	vldr	s12, [pc, #136]	; 8003e74 <HAL_RCC_GetSysClockFreq+0x1dc>
 8003dee:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003df6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dfe:	ee27 7a27 	vmul.f32	s14, s14, s15
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003e02:	4b18      	ldr	r3, [pc, #96]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e06:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003e0a:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003e0c:	ee07 3a90 	vmov	s15, r3
 8003e10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e14:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003e18:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8003e1c:	ee17 0a90 	vmov	r0, s15
 8003e20:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003e22:	ee07 0a10 	vmov	s14, r0
 8003e26:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003e2a:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8003e7c <HAL_RCC_GetSysClockFreq+0x1e4>
 8003e2e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003e32:	4b0c      	ldr	r3, [pc, #48]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e3a:	ee06 3a90 	vmov	s13, r3
 8003e3e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003e42:	ed9f 6a0c 	vldr	s12, [pc, #48]	; 8003e74 <HAL_RCC_GetSysClockFreq+0x1dc>
 8003e46:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003e4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003e52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e56:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8003e5a:	e7d2      	b.n	8003e02 <HAL_RCC_GetSysClockFreq+0x16a>
    sysclockfreq = HSE_VALUE;
 8003e5c:	4808      	ldr	r0, [pc, #32]	; (8003e80 <HAL_RCC_GetSysClockFreq+0x1e8>)
 8003e5e:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003e60:	4802      	ldr	r0, [pc, #8]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x1d4>)
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8003e62:	4770      	bx	lr
 8003e64:	58024400 	.word	0x58024400
 8003e68:	003d0900 	.word	0x003d0900
 8003e6c:	03d09000 	.word	0x03d09000
 8003e70:	4a742400 	.word	0x4a742400
 8003e74:	39000000 	.word	0x39000000
 8003e78:	4c742400 	.word	0x4c742400
 8003e7c:	4bbebc20 	.word	0x4bbebc20
 8003e80:	017d7840 	.word	0x017d7840

08003e84 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8003e84:	2800      	cmp	r0, #0
 8003e86:	f000 8136 	beq.w	80040f6 <HAL_RCC_ClockConfig+0x272>
 8003e8a:	4603      	mov	r3, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e8c:	4a9c      	ldr	r2, [pc, #624]	; (8004100 <HAL_RCC_ClockConfig+0x27c>)
 8003e8e:	6812      	ldr	r2, [r2, #0]
 8003e90:	f002 020f 	and.w	r2, r2, #15
 8003e94:	428a      	cmp	r2, r1
 8003e96:	d20c      	bcs.n	8003eb2 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e98:	4899      	ldr	r0, [pc, #612]	; (8004100 <HAL_RCC_ClockConfig+0x27c>)
 8003e9a:	6802      	ldr	r2, [r0, #0]
 8003e9c:	f022 020f 	bic.w	r2, r2, #15
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	6002      	str	r2, [r0, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ea4:	6802      	ldr	r2, [r0, #0]
 8003ea6:	f002 020f 	and.w	r2, r2, #15
 8003eaa:	428a      	cmp	r2, r1
 8003eac:	d001      	beq.n	8003eb2 <HAL_RCC_ClockConfig+0x2e>
      return HAL_ERROR;
 8003eae:	2001      	movs	r0, #1
}
 8003eb0:	4770      	bx	lr
{
 8003eb2:	b570      	push	{r4, r5, r6, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	f012 0f04 	tst.w	r2, #4
 8003eba:	d00c      	beq.n	8003ed6 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003ebc:	6918      	ldr	r0, [r3, #16]
 8003ebe:	4a91      	ldr	r2, [pc, #580]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003ec0:	6992      	ldr	r2, [r2, #24]
 8003ec2:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8003ec6:	4290      	cmp	r0, r2
 8003ec8:	d905      	bls.n	8003ed6 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003eca:	4c8e      	ldr	r4, [pc, #568]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003ecc:	69a2      	ldr	r2, [r4, #24]
 8003ece:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003ed2:	4310      	orrs	r0, r2
 8003ed4:	61a0      	str	r0, [r4, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	f012 0f08 	tst.w	r2, #8
 8003edc:	d00c      	beq.n	8003ef8 <HAL_RCC_ClockConfig+0x74>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003ede:	6958      	ldr	r0, [r3, #20]
 8003ee0:	4a88      	ldr	r2, [pc, #544]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003ee2:	69d2      	ldr	r2, [r2, #28]
 8003ee4:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8003ee8:	4290      	cmp	r0, r2
 8003eea:	d905      	bls.n	8003ef8 <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003eec:	4c85      	ldr	r4, [pc, #532]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003eee:	69e2      	ldr	r2, [r4, #28]
 8003ef0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003ef4:	4310      	orrs	r0, r2
 8003ef6:	61e0      	str	r0, [r4, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	f012 0f10 	tst.w	r2, #16
 8003efe:	d00c      	beq.n	8003f1a <HAL_RCC_ClockConfig+0x96>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003f00:	6998      	ldr	r0, [r3, #24]
 8003f02:	4a80      	ldr	r2, [pc, #512]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003f04:	69d2      	ldr	r2, [r2, #28]
 8003f06:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8003f0a:	4290      	cmp	r0, r2
 8003f0c:	d905      	bls.n	8003f1a <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003f0e:	4c7d      	ldr	r4, [pc, #500]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003f10:	69e2      	ldr	r2, [r4, #28]
 8003f12:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f16:	4310      	orrs	r0, r2
 8003f18:	61e0      	str	r0, [r4, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	f012 0f20 	tst.w	r2, #32
 8003f20:	d00c      	beq.n	8003f3c <HAL_RCC_ClockConfig+0xb8>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003f22:	69d8      	ldr	r0, [r3, #28]
 8003f24:	4a77      	ldr	r2, [pc, #476]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003f26:	6a12      	ldr	r2, [r2, #32]
 8003f28:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8003f2c:	4290      	cmp	r0, r2
 8003f2e:	d905      	bls.n	8003f3c <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8003f30:	4c74      	ldr	r4, [pc, #464]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003f32:	6a22      	ldr	r2, [r4, #32]
 8003f34:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003f38:	4310      	orrs	r0, r2
 8003f3a:	6220      	str	r0, [r4, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	f012 0f02 	tst.w	r2, #2
 8003f42:	d00c      	beq.n	8003f5e <HAL_RCC_ClockConfig+0xda>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003f44:	68d8      	ldr	r0, [r3, #12]
 8003f46:	4a6f      	ldr	r2, [pc, #444]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003f48:	6992      	ldr	r2, [r2, #24]
 8003f4a:	f002 020f 	and.w	r2, r2, #15
 8003f4e:	4290      	cmp	r0, r2
 8003f50:	d905      	bls.n	8003f5e <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f52:	4c6c      	ldr	r4, [pc, #432]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003f54:	69a2      	ldr	r2, [r4, #24]
 8003f56:	f022 020f 	bic.w	r2, r2, #15
 8003f5a:	4310      	orrs	r0, r2
 8003f5c:	61a0      	str	r0, [r4, #24]
 8003f5e:	461c      	mov	r4, r3
 8003f60:	460d      	mov	r5, r1
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f013 0f01 	tst.w	r3, #1
 8003f68:	d041      	beq.n	8003fee <HAL_RCC_ClockConfig+0x16a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003f6a:	4a66      	ldr	r2, [pc, #408]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003f6c:	6993      	ldr	r3, [r2, #24]
 8003f6e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003f72:	68a1      	ldr	r1, [r4, #8]
 8003f74:	430b      	orrs	r3, r1
 8003f76:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f78:	6863      	ldr	r3, [r4, #4]
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d00a      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x110>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f7e:	2b03      	cmp	r3, #3
 8003f80:	d027      	beq.n	8003fd2 <HAL_RCC_ClockConfig+0x14e>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d02c      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0x15c>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f86:	4a5f      	ldr	r2, [pc, #380]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003f88:	6812      	ldr	r2, [r2, #0]
 8003f8a:	f012 0f04 	tst.w	r2, #4
 8003f8e:	d106      	bne.n	8003f9e <HAL_RCC_ClockConfig+0x11a>
          return HAL_ERROR;
 8003f90:	2001      	movs	r0, #1
 8003f92:	e0af      	b.n	80040f4 <HAL_RCC_ClockConfig+0x270>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f94:	6812      	ldr	r2, [r2, #0]
 8003f96:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8003f9a:	f000 80ae 	beq.w	80040fa <HAL_RCC_ClockConfig+0x276>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f9e:	4959      	ldr	r1, [pc, #356]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003fa0:	690a      	ldr	r2, [r1, #16]
 8003fa2:	f022 0207 	bic.w	r2, r2, #7
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	610b      	str	r3, [r1, #16]
      tickstart = HAL_GetTick();
 8003faa:	f7fc fb77 	bl	800069c <HAL_GetTick>
 8003fae:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fb0:	4b54      	ldr	r3, [pc, #336]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003fb2:	691b      	ldr	r3, [r3, #16]
 8003fb4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003fb8:	6862      	ldr	r2, [r4, #4]
 8003fba:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8003fbe:	d016      	beq.n	8003fee <HAL_RCC_ClockConfig+0x16a>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fc0:	f7fc fb6c 	bl	800069c <HAL_GetTick>
 8003fc4:	1b80      	subs	r0, r0, r6
 8003fc6:	f241 3388 	movw	r3, #5000	; 0x1388
 8003fca:	4298      	cmp	r0, r3
 8003fcc:	d9f0      	bls.n	8003fb0 <HAL_RCC_ClockConfig+0x12c>
            return HAL_TIMEOUT;
 8003fce:	2003      	movs	r0, #3
 8003fd0:	e090      	b.n	80040f4 <HAL_RCC_ClockConfig+0x270>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003fd2:	4a4c      	ldr	r2, [pc, #304]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003fd4:	6812      	ldr	r2, [r2, #0]
 8003fd6:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8003fda:	d1e0      	bne.n	8003f9e <HAL_RCC_ClockConfig+0x11a>
          return HAL_ERROR;
 8003fdc:	2001      	movs	r0, #1
 8003fde:	e089      	b.n	80040f4 <HAL_RCC_ClockConfig+0x270>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003fe0:	4a48      	ldr	r2, [pc, #288]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003fe2:	6812      	ldr	r2, [r2, #0]
 8003fe4:	f412 7f80 	tst.w	r2, #256	; 0x100
 8003fe8:	d1d9      	bne.n	8003f9e <HAL_RCC_ClockConfig+0x11a>
          return HAL_ERROR;
 8003fea:	2001      	movs	r0, #1
 8003fec:	e082      	b.n	80040f4 <HAL_RCC_ClockConfig+0x270>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fee:	6823      	ldr	r3, [r4, #0]
 8003ff0:	f013 0f02 	tst.w	r3, #2
 8003ff4:	d00c      	beq.n	8004010 <HAL_RCC_ClockConfig+0x18c>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003ff6:	68e2      	ldr	r2, [r4, #12]
 8003ff8:	4b42      	ldr	r3, [pc, #264]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	f003 030f 	and.w	r3, r3, #15
 8004000:	429a      	cmp	r2, r3
 8004002:	d205      	bcs.n	8004010 <HAL_RCC_ClockConfig+0x18c>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004004:	493f      	ldr	r1, [pc, #252]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8004006:	698b      	ldr	r3, [r1, #24]
 8004008:	f023 030f 	bic.w	r3, r3, #15
 800400c:	431a      	orrs	r2, r3
 800400e:	618a      	str	r2, [r1, #24]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004010:	4b3b      	ldr	r3, [pc, #236]	; (8004100 <HAL_RCC_ClockConfig+0x27c>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 030f 	and.w	r3, r3, #15
 8004018:	42ab      	cmp	r3, r5
 800401a:	d90c      	bls.n	8004036 <HAL_RCC_ClockConfig+0x1b2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800401c:	4a38      	ldr	r2, [pc, #224]	; (8004100 <HAL_RCC_ClockConfig+0x27c>)
 800401e:	6813      	ldr	r3, [r2, #0]
 8004020:	f023 030f 	bic.w	r3, r3, #15
 8004024:	432b      	orrs	r3, r5
 8004026:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004028:	6813      	ldr	r3, [r2, #0]
 800402a:	f003 030f 	and.w	r3, r3, #15
 800402e:	42ab      	cmp	r3, r5
 8004030:	d001      	beq.n	8004036 <HAL_RCC_ClockConfig+0x1b2>
      return HAL_ERROR;
 8004032:	2001      	movs	r0, #1
 8004034:	e05e      	b.n	80040f4 <HAL_RCC_ClockConfig+0x270>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004036:	6823      	ldr	r3, [r4, #0]
 8004038:	f013 0f04 	tst.w	r3, #4
 800403c:	d00c      	beq.n	8004058 <HAL_RCC_ClockConfig+0x1d4>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800403e:	6922      	ldr	r2, [r4, #16]
 8004040:	4b30      	ldr	r3, [pc, #192]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8004042:	699b      	ldr	r3, [r3, #24]
 8004044:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004048:	429a      	cmp	r2, r3
 800404a:	d205      	bcs.n	8004058 <HAL_RCC_ClockConfig+0x1d4>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800404c:	492d      	ldr	r1, [pc, #180]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 800404e:	698b      	ldr	r3, [r1, #24]
 8004050:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004054:	431a      	orrs	r2, r3
 8004056:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004058:	6823      	ldr	r3, [r4, #0]
 800405a:	f013 0f08 	tst.w	r3, #8
 800405e:	d00c      	beq.n	800407a <HAL_RCC_ClockConfig+0x1f6>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004060:	6962      	ldr	r2, [r4, #20]
 8004062:	4b28      	ldr	r3, [pc, #160]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8004064:	69db      	ldr	r3, [r3, #28]
 8004066:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800406a:	429a      	cmp	r2, r3
 800406c:	d205      	bcs.n	800407a <HAL_RCC_ClockConfig+0x1f6>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800406e:	4925      	ldr	r1, [pc, #148]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8004070:	69cb      	ldr	r3, [r1, #28]
 8004072:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004076:	431a      	orrs	r2, r3
 8004078:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800407a:	6823      	ldr	r3, [r4, #0]
 800407c:	f013 0f10 	tst.w	r3, #16
 8004080:	d00c      	beq.n	800409c <HAL_RCC_ClockConfig+0x218>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004082:	69a2      	ldr	r2, [r4, #24]
 8004084:	4b1f      	ldr	r3, [pc, #124]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8004086:	69db      	ldr	r3, [r3, #28]
 8004088:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800408c:	429a      	cmp	r2, r3
 800408e:	d205      	bcs.n	800409c <HAL_RCC_ClockConfig+0x218>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004090:	491c      	ldr	r1, [pc, #112]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 8004092:	69cb      	ldr	r3, [r1, #28]
 8004094:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004098:	431a      	orrs	r2, r3
 800409a:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800409c:	6823      	ldr	r3, [r4, #0]
 800409e:	f013 0f20 	tst.w	r3, #32
 80040a2:	d00c      	beq.n	80040be <HAL_RCC_ClockConfig+0x23a>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80040a4:	69e2      	ldr	r2, [r4, #28]
 80040a6:	4b17      	ldr	r3, [pc, #92]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 80040a8:	6a1b      	ldr	r3, [r3, #32]
 80040aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d205      	bcs.n	80040be <HAL_RCC_ClockConfig+0x23a>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80040b2:	4914      	ldr	r1, [pc, #80]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 80040b4:	6a0b      	ldr	r3, [r1, #32]
 80040b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040ba:	431a      	orrs	r2, r3
 80040bc:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80040be:	f7ff fdeb 	bl	8003c98 <HAL_RCC_GetSysClockFreq>
 80040c2:	4910      	ldr	r1, [pc, #64]	; (8004104 <HAL_RCC_ClockConfig+0x280>)
 80040c4:	698b      	ldr	r3, [r1, #24]
 80040c6:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80040ca:	4a0f      	ldr	r2, [pc, #60]	; (8004108 <HAL_RCC_ClockConfig+0x284>)
 80040cc:	5cd3      	ldrb	r3, [r2, r3]
 80040ce:	f003 031f 	and.w	r3, r3, #31
 80040d2:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80040d4:	698b      	ldr	r3, [r1, #24]
 80040d6:	f003 030f 	and.w	r3, r3, #15
 80040da:	5cd3      	ldrb	r3, [r2, r3]
 80040dc:	f003 031f 	and.w	r3, r3, #31
 80040e0:	fa20 f303 	lsr.w	r3, r0, r3
 80040e4:	4a09      	ldr	r2, [pc, #36]	; (800410c <HAL_RCC_ClockConfig+0x288>)
 80040e6:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 80040e8:	4b09      	ldr	r3, [pc, #36]	; (8004110 <HAL_RCC_ClockConfig+0x28c>)
 80040ea:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick (uwTickPrio);
 80040ec:	4b09      	ldr	r3, [pc, #36]	; (8004114 <HAL_RCC_ClockConfig+0x290>)
 80040ee:	6818      	ldr	r0, [r3, #0]
 80040f0:	f7fc fa72 	bl	80005d8 <HAL_InitTick>
}
 80040f4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80040f6:	2001      	movs	r0, #1
 80040f8:	4770      	bx	lr
          return HAL_ERROR;
 80040fa:	2001      	movs	r0, #1
 80040fc:	e7fa      	b.n	80040f4 <HAL_RCC_ClockConfig+0x270>
 80040fe:	bf00      	nop
 8004100:	52002000 	.word	0x52002000
 8004104:	58024400 	.word	0x58024400
 8004108:	0800c764 	.word	0x0800c764
 800410c:	20000014 	.word	0x20000014
 8004110:	20000010 	.word	0x20000010
 8004114:	20000004 	.word	0x20000004

08004118 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004118:	b508      	push	{r3, lr}
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800411a:	f7ff fdbd 	bl	8003c98 <HAL_RCC_GetSysClockFreq>
 800411e:	4a0b      	ldr	r2, [pc, #44]	; (800414c <HAL_RCC_GetHCLKFreq+0x34>)
 8004120:	6993      	ldr	r3, [r2, #24]
 8004122:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8004126:	490a      	ldr	r1, [pc, #40]	; (8004150 <HAL_RCC_GetHCLKFreq+0x38>)
 8004128:	5ccb      	ldrb	r3, [r1, r3]
 800412a:	f003 031f 	and.w	r3, r3, #31
 800412e:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004132:	6992      	ldr	r2, [r2, #24]
 8004134:	f002 020f 	and.w	r2, r2, #15
 8004138:	5c88      	ldrb	r0, [r1, r2]
 800413a:	f000 001f 	and.w	r0, r0, #31
 800413e:	fa23 f000 	lsr.w	r0, r3, r0
 8004142:	4a04      	ldr	r2, [pc, #16]	; (8004154 <HAL_RCC_GetHCLKFreq+0x3c>)
 8004144:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004146:	4a04      	ldr	r2, [pc, #16]	; (8004158 <HAL_RCC_GetHCLKFreq+0x40>)
 8004148:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800414a:	bd08      	pop	{r3, pc}
 800414c:	58024400 	.word	0x58024400
 8004150:	0800c764 	.word	0x0800c764
 8004154:	20000014 	.word	0x20000014
 8004158:	20000010 	.word	0x20000010

0800415c <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800415c:	4b40      	ldr	r3, [pc, #256]	; (8004260 <RCCEx_PLL2_Config+0x104>)
 800415e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004160:	f003 0303 	and.w	r3, r3, #3
 8004164:	2b03      	cmp	r3, #3
 8004166:	d079      	beq.n	800425c <RCCEx_PLL2_Config+0x100>
{
 8004168:	b570      	push	{r4, r5, r6, lr}
 800416a:	460e      	mov	r6, r1
 800416c:	4604      	mov	r4, r0


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800416e:	4a3c      	ldr	r2, [pc, #240]	; (8004260 <RCCEx_PLL2_Config+0x104>)
 8004170:	6813      	ldr	r3, [r2, #0]
 8004172:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004176:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004178:	f7fc fa90 	bl	800069c <HAL_GetTick>
 800417c:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800417e:	4b38      	ldr	r3, [pc, #224]	; (8004260 <RCCEx_PLL2_Config+0x104>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004186:	d006      	beq.n	8004196 <RCCEx_PLL2_Config+0x3a>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004188:	f7fc fa88 	bl	800069c <HAL_GetTick>
 800418c:	1b40      	subs	r0, r0, r5
 800418e:	2802      	cmp	r0, #2
 8004190:	d9f5      	bls.n	800417e <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 8004192:	2003      	movs	r0, #3

  }


  return status;
}
 8004194:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004196:	4b32      	ldr	r3, [pc, #200]	; (8004260 <RCCEx_PLL2_Config+0x104>)
 8004198:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800419a:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 800419e:	6821      	ldr	r1, [r4, #0]
 80041a0:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 80041a4:	629a      	str	r2, [r3, #40]	; 0x28
 80041a6:	6862      	ldr	r2, [r4, #4]
 80041a8:	3a01      	subs	r2, #1
 80041aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041ae:	68a1      	ldr	r1, [r4, #8]
 80041b0:	3901      	subs	r1, #1
 80041b2:	0249      	lsls	r1, r1, #9
 80041b4:	b289      	uxth	r1, r1
 80041b6:	430a      	orrs	r2, r1
 80041b8:	68e1      	ldr	r1, [r4, #12]
 80041ba:	3901      	subs	r1, #1
 80041bc:	0409      	lsls	r1, r1, #16
 80041be:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 80041c2:	430a      	orrs	r2, r1
 80041c4:	6921      	ldr	r1, [r4, #16]
 80041c6:	3901      	subs	r1, #1
 80041c8:	0609      	lsls	r1, r1, #24
 80041ca:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 80041ce:	430a      	orrs	r2, r1
 80041d0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80041d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041d4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80041d8:	6961      	ldr	r1, [r4, #20]
 80041da:	430a      	orrs	r2, r1
 80041dc:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80041de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041e0:	f022 0220 	bic.w	r2, r2, #32
 80041e4:	69a1      	ldr	r1, [r4, #24]
 80041e6:	430a      	orrs	r2, r1
 80041e8:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 80041ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ec:	f022 0210 	bic.w	r2, r2, #16
 80041f0:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80041f2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80041f4:	4a1b      	ldr	r2, [pc, #108]	; (8004264 <RCCEx_PLL2_Config+0x108>)
 80041f6:	400a      	ands	r2, r1
 80041f8:	69e1      	ldr	r1, [r4, #28]
 80041fa:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80041fe:	63da      	str	r2, [r3, #60]	; 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004202:	f042 0210 	orr.w	r2, r2, #16
 8004206:	62da      	str	r2, [r3, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8004208:	b9c6      	cbnz	r6, 800423c <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800420a:	461a      	mov	r2, r3
 800420c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004212:	62d3      	str	r3, [r2, #44]	; 0x2c
    __HAL_RCC_PLL2_ENABLE();
 8004214:	4a12      	ldr	r2, [pc, #72]	; (8004260 <RCCEx_PLL2_Config+0x104>)
 8004216:	6813      	ldr	r3, [r2, #0]
 8004218:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800421c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800421e:	f7fc fa3d 	bl	800069c <HAL_GetTick>
 8004222:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004224:	4b0e      	ldr	r3, [pc, #56]	; (8004260 <RCCEx_PLL2_Config+0x104>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800422c:	d114      	bne.n	8004258 <RCCEx_PLL2_Config+0xfc>
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800422e:	f7fc fa35 	bl	800069c <HAL_GetTick>
 8004232:	1b00      	subs	r0, r0, r4
 8004234:	2802      	cmp	r0, #2
 8004236:	d9f5      	bls.n	8004224 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 8004238:	2003      	movs	r0, #3
 800423a:	e7ab      	b.n	8004194 <RCCEx_PLL2_Config+0x38>
    else if(Divider == DIVIDER_Q_UPDATE)
 800423c:	2e01      	cmp	r6, #1
 800423e:	d005      	beq.n	800424c <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004240:	4a07      	ldr	r2, [pc, #28]	; (8004260 <RCCEx_PLL2_Config+0x104>)
 8004242:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004244:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004248:	62d3      	str	r3, [r2, #44]	; 0x2c
 800424a:	e7e3      	b.n	8004214 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800424c:	4a04      	ldr	r2, [pc, #16]	; (8004260 <RCCEx_PLL2_Config+0x104>)
 800424e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004250:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004254:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004256:	e7dd      	b.n	8004214 <RCCEx_PLL2_Config+0xb8>
  return status;
 8004258:	2000      	movs	r0, #0
 800425a:	e79b      	b.n	8004194 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 800425c:	2001      	movs	r0, #1
}
 800425e:	4770      	bx	lr
 8004260:	58024400 	.word	0x58024400
 8004264:	ffff0007 	.word	0xffff0007

08004268 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004268:	4b40      	ldr	r3, [pc, #256]	; (800436c <RCCEx_PLL3_Config+0x104>)
 800426a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800426c:	f003 0303 	and.w	r3, r3, #3
 8004270:	2b03      	cmp	r3, #3
 8004272:	d079      	beq.n	8004368 <RCCEx_PLL3_Config+0x100>
{
 8004274:	b570      	push	{r4, r5, r6, lr}
 8004276:	460e      	mov	r6, r1
 8004278:	4604      	mov	r4, r0


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800427a:	4a3c      	ldr	r2, [pc, #240]	; (800436c <RCCEx_PLL3_Config+0x104>)
 800427c:	6813      	ldr	r3, [r2, #0]
 800427e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004282:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004284:	f7fc fa0a 	bl	800069c <HAL_GetTick>
 8004288:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800428a:	4b38      	ldr	r3, [pc, #224]	; (800436c <RCCEx_PLL3_Config+0x104>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8004292:	d006      	beq.n	80042a2 <RCCEx_PLL3_Config+0x3a>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004294:	f7fc fa02 	bl	800069c <HAL_GetTick>
 8004298:	1b40      	subs	r0, r0, r5
 800429a:	2802      	cmp	r0, #2
 800429c:	d9f5      	bls.n	800428a <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 800429e:	2003      	movs	r0, #3

  }


  return status;
}
 80042a0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80042a2:	4b32      	ldr	r3, [pc, #200]	; (800436c <RCCEx_PLL3_Config+0x104>)
 80042a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042a6:	f022 727c 	bic.w	r2, r2, #66060288	; 0x3f00000
 80042aa:	6821      	ldr	r1, [r4, #0]
 80042ac:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80042b0:	629a      	str	r2, [r3, #40]	; 0x28
 80042b2:	6862      	ldr	r2, [r4, #4]
 80042b4:	3a01      	subs	r2, #1
 80042b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042ba:	68a1      	ldr	r1, [r4, #8]
 80042bc:	3901      	subs	r1, #1
 80042be:	0249      	lsls	r1, r1, #9
 80042c0:	b289      	uxth	r1, r1
 80042c2:	430a      	orrs	r2, r1
 80042c4:	68e1      	ldr	r1, [r4, #12]
 80042c6:	3901      	subs	r1, #1
 80042c8:	0409      	lsls	r1, r1, #16
 80042ca:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 80042ce:	430a      	orrs	r2, r1
 80042d0:	6921      	ldr	r1, [r4, #16]
 80042d2:	3901      	subs	r1, #1
 80042d4:	0609      	lsls	r1, r1, #24
 80042d6:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 80042da:	430a      	orrs	r2, r1
 80042dc:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80042de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042e0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80042e4:	6961      	ldr	r1, [r4, #20]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80042ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80042f0:	69a1      	ldr	r1, [r4, #24]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 80042f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042fc:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80042fe:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8004300:	4a1b      	ldr	r2, [pc, #108]	; (8004370 <RCCEx_PLL3_Config+0x108>)
 8004302:	400a      	ands	r2, r1
 8004304:	69e1      	ldr	r1, [r4, #28]
 8004306:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800430a:	645a      	str	r2, [r3, #68]	; 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 800430c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800430e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004312:	62da      	str	r2, [r3, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8004314:	b9c6      	cbnz	r6, 8004348 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004316:	461a      	mov	r2, r3
 8004318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800431a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800431e:	62d3      	str	r3, [r2, #44]	; 0x2c
    __HAL_RCC_PLL3_ENABLE();
 8004320:	4a12      	ldr	r2, [pc, #72]	; (800436c <RCCEx_PLL3_Config+0x104>)
 8004322:	6813      	ldr	r3, [r2, #0]
 8004324:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004328:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800432a:	f7fc f9b7 	bl	800069c <HAL_GetTick>
 800432e:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004330:	4b0e      	ldr	r3, [pc, #56]	; (800436c <RCCEx_PLL3_Config+0x104>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8004338:	d114      	bne.n	8004364 <RCCEx_PLL3_Config+0xfc>
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800433a:	f7fc f9af 	bl	800069c <HAL_GetTick>
 800433e:	1b00      	subs	r0, r0, r4
 8004340:	2802      	cmp	r0, #2
 8004342:	d9f5      	bls.n	8004330 <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 8004344:	2003      	movs	r0, #3
 8004346:	e7ab      	b.n	80042a0 <RCCEx_PLL3_Config+0x38>
    else if(Divider == DIVIDER_Q_UPDATE)
 8004348:	2e01      	cmp	r6, #1
 800434a:	d005      	beq.n	8004358 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800434c:	4a07      	ldr	r2, [pc, #28]	; (800436c <RCCEx_PLL3_Config+0x104>)
 800434e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004350:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004354:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004356:	e7e3      	b.n	8004320 <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004358:	4a04      	ldr	r2, [pc, #16]	; (800436c <RCCEx_PLL3_Config+0x104>)
 800435a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800435c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004360:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004362:	e7dd      	b.n	8004320 <RCCEx_PLL3_Config+0xb8>
  return status;
 8004364:	2000      	movs	r0, #0
 8004366:	e79b      	b.n	80042a0 <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 8004368:	2001      	movs	r0, #1
}
 800436a:	4770      	bx	lr
 800436c:	58024400 	.word	0x58024400
 8004370:	ffff0007 	.word	0xffff0007

08004374 <HAL_RCCEx_PeriphCLKConfig>:
{
 8004374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004376:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004378:	6803      	ldr	r3, [r0, #0]
 800437a:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800437e:	d02b      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8004380:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8004382:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004386:	d018      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x46>
 8004388:	d907      	bls.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x26>
 800438a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800438e:	d01d      	beq.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x58>
 8004390:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004394:	d12e      	bne.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004396:	2500      	movs	r5, #0
 8004398:	e006      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x34>
    switch(PeriphClkInit->SpdifrxClockSelection)
 800439a:	bb5b      	cbnz	r3, 80043f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800439c:	4a93      	ldr	r2, [pc, #588]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800439e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80043a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043a4:	62d3      	str	r3, [r2, #44]	; 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043a6:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80043a8:	4a90      	ldr	r2, [pc, #576]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80043aa:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80043ac:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80043b0:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80043b2:	430b      	orrs	r3, r1
 80043b4:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043b6:	2600      	movs	r6, #0
 80043b8:	e010      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x68>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80043ba:	2102      	movs	r1, #2
 80043bc:	3004      	adds	r0, #4
 80043be:	f7ff fecd 	bl	800415c <RCCEx_PLL2_Config>
 80043c2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80043c4:	2d00      	cmp	r5, #0
 80043c6:	d0ef      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x34>
 80043c8:	462e      	mov	r6, r5
 80043ca:	e007      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x68>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80043cc:	2102      	movs	r1, #2
 80043ce:	3024      	adds	r0, #36	; 0x24
 80043d0:	f7ff ff4a 	bl	8004268 <RCCEx_PLL3_Config>
 80043d4:	4605      	mov	r5, r0
      break;
 80043d6:	e7f5      	b.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x50>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043d8:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043da:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80043dc:	6823      	ldr	r3, [r4, #0]
 80043de:	f413 7f80 	tst.w	r3, #256	; 0x100
 80043e2:	d017      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    switch(PeriphClkInit->Sai1ClockSelection)
 80043e4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80043e6:	2b04      	cmp	r3, #4
 80043e8:	d832      	bhi.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80043ea:	e8df f003 	tbb	[pc, r3]
 80043ee:	2406      	.short	0x2406
 80043f0:	0b2a      	.short	0x0b2a
 80043f2:	0b          	.byte	0x0b
 80043f3:	00          	.byte	0x00
      ret = HAL_ERROR;
 80043f4:	2601      	movs	r6, #1
 80043f6:	4635      	mov	r5, r6
 80043f8:	e7f0      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x68>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043fa:	4a7c      	ldr	r2, [pc, #496]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80043fc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80043fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004402:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8004404:	bb3d      	cbnz	r5, 8004456 <HAL_RCCEx_PeriphCLKConfig+0xe2>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004406:	4a79      	ldr	r2, [pc, #484]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004408:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800440a:	f023 0307 	bic.w	r3, r3, #7
 800440e:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8004410:	430b      	orrs	r3, r1
 8004412:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004414:	6823      	ldr	r3, [r4, #0]
 8004416:	f413 7f00 	tst.w	r3, #512	; 0x200
 800441a:	d033      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x110>
    switch(PeriphClkInit->Sai23ClockSelection)
 800441c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800441e:	2b80      	cmp	r3, #128	; 0x80
 8004420:	d044      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x138>
 8004422:	d81a      	bhi.n	800445a <HAL_RCCEx_PeriphCLKConfig+0xe6>
 8004424:	b30b      	cbz	r3, 800446a <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8004426:	2b40      	cmp	r3, #64	; 0x40
 8004428:	d11c      	bne.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800442a:	2100      	movs	r1, #0
 800442c:	1d20      	adds	r0, r4, #4
 800442e:	f7ff fe95 	bl	800415c <RCCEx_PLL2_Config>
 8004432:	4605      	mov	r5, r0
      break;
 8004434:	e01e      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x100>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004436:	2100      	movs	r1, #0
 8004438:	1d20      	adds	r0, r4, #4
 800443a:	f7ff fe8f 	bl	800415c <RCCEx_PLL2_Config>
 800443e:	4605      	mov	r5, r0
      break;
 8004440:	e7e0      	b.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x90>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004442:	2100      	movs	r1, #0
 8004444:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004448:	f7ff ff0e 	bl	8004268 <RCCEx_PLL3_Config>
 800444c:	4605      	mov	r5, r0
      break;
 800444e:	e7d9      	b.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x90>
      ret = HAL_ERROR;
 8004450:	2601      	movs	r6, #1
 8004452:	4635      	mov	r5, r6
 8004454:	e7de      	b.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8004456:	462e      	mov	r6, r5
 8004458:	e7dc      	b.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    switch(PeriphClkInit->Sai23ClockSelection)
 800445a:	2bc0      	cmp	r3, #192	; 0xc0
 800445c:	d00a      	beq.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x100>
 800445e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004462:	d007      	beq.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x100>
      ret = HAL_ERROR;
 8004464:	2601      	movs	r6, #1
 8004466:	4635      	mov	r5, r6
 8004468:	e00c      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x110>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800446a:	4a60      	ldr	r2, [pc, #384]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800446c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800446e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004472:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8004474:	bb0d      	cbnz	r5, 80044ba <HAL_RCCEx_PeriphCLKConfig+0x146>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004476:	4a5d      	ldr	r2, [pc, #372]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004478:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800447a:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 800447e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8004480:	430b      	orrs	r3, r1
 8004482:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004484:	6823      	ldr	r3, [r4, #0]
 8004486:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800448a:	d02f      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x178>
    switch(PeriphClkInit->Sai4AClockSelection)
 800448c:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 8004490:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004494:	d03e      	beq.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
 8004496:	d812      	bhi.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004498:	b1d3      	cbz	r3, 80044d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800449a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800449e:	d114      	bne.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x156>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80044a0:	2100      	movs	r1, #0
 80044a2:	1d20      	adds	r0, r4, #4
 80044a4:	f7ff fe5a 	bl	800415c <RCCEx_PLL2_Config>
 80044a8:	4605      	mov	r5, r0
      break;
 80044aa:	e016      	b.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x166>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80044ac:	2100      	movs	r1, #0
 80044ae:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80044b2:	f7ff fed9 	bl	8004268 <RCCEx_PLL3_Config>
 80044b6:	4605      	mov	r5, r0
      break;
 80044b8:	e7dc      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x100>
 80044ba:	462e      	mov	r6, r5
 80044bc:	e7e2      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x110>
    switch(PeriphClkInit->Sai4AClockSelection)
 80044be:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80044c2:	d00a      	beq.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x166>
 80044c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80044c8:	d007      	beq.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x166>
      ret = HAL_ERROR;
 80044ca:	2601      	movs	r6, #1
 80044cc:	4635      	mov	r5, r6
 80044ce:	e00d      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x178>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044d0:	4a46      	ldr	r2, [pc, #280]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80044d2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80044d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044d8:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80044da:	bb15      	cbnz	r5, 8004522 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80044dc:	4a43      	ldr	r2, [pc, #268]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80044de:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80044e0:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 80044e4:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 80044e8:	430b      	orrs	r3, r1
 80044ea:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80044ec:	6823      	ldr	r3, [r4, #0]
 80044ee:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80044f2:	d02f      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    switch(PeriphClkInit->Sai4BClockSelection)
 80044f4:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 80044f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80044fc:	d037      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80044fe:	d812      	bhi.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8004500:	b1d3      	cbz	r3, 8004538 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 8004502:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004506:	d114      	bne.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x1be>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004508:	2100      	movs	r1, #0
 800450a:	1d20      	adds	r0, r4, #4
 800450c:	f7ff fe26 	bl	800415c <RCCEx_PLL2_Config>
 8004510:	4605      	mov	r5, r0
      break;
 8004512:	e016      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004514:	2100      	movs	r1, #0
 8004516:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800451a:	f7ff fea5 	bl	8004268 <RCCEx_PLL3_Config>
 800451e:	4605      	mov	r5, r0
      break;
 8004520:	e7db      	b.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004522:	462e      	mov	r6, r5
 8004524:	e7e2      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x178>
    switch(PeriphClkInit->Sai4BClockSelection)
 8004526:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800452a:	d00a      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800452c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004530:	d007      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
      ret = HAL_ERROR;
 8004532:	2601      	movs	r6, #1
 8004534:	4635      	mov	r5, r6
 8004536:	e00d      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004538:	4a2c      	ldr	r2, [pc, #176]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800453a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800453c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004540:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8004542:	b9dd      	cbnz	r5, 800457c <HAL_RCCEx_PeriphCLKConfig+0x208>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004544:	4a29      	ldr	r2, [pc, #164]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004546:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004548:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800454c:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 8004550:	430b      	orrs	r3, r1
 8004552:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004554:	6823      	ldr	r3, [r4, #0]
 8004556:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800455a:	d02a      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch(PeriphClkInit->QspiClockSelection)
 800455c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800455e:	2b10      	cmp	r3, #16
 8004560:	d012      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x214>
 8004562:	d90d      	bls.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8004564:	2b20      	cmp	r3, #32
 8004566:	d01d      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8004568:	2b30      	cmp	r3, #48	; 0x30
 800456a:	d012      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800456c:	e009      	b.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x20e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800456e:	2100      	movs	r1, #0
 8004570:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004574:	f7ff fe78 	bl	8004268 <RCCEx_PLL3_Config>
 8004578:	4605      	mov	r5, r0
      break;
 800457a:	e7e2      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800457c:	462e      	mov	r6, r5
 800457e:	e7e9      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    switch(PeriphClkInit->QspiClockSelection)
 8004580:	b13b      	cbz	r3, 8004592 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      ret = HAL_ERROR;
 8004582:	2601      	movs	r6, #1
 8004584:	4635      	mov	r5, r6
 8004586:	e014      	b.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x23e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004588:	4a18      	ldr	r2, [pc, #96]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800458a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800458c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004590:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8004592:	b96d      	cbnz	r5, 80045b0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004594:	4a15      	ldr	r2, [pc, #84]	; (80045ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004596:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004598:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800459c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800459e:	430b      	orrs	r3, r1
 80045a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80045a2:	e006      	b.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x23e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80045a4:	2102      	movs	r1, #2
 80045a6:	1d20      	adds	r0, r4, #4
 80045a8:	f7ff fdd8 	bl	800415c <RCCEx_PLL2_Config>
 80045ac:	4605      	mov	r5, r0
      break;
 80045ae:	e7f0      	b.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80045b0:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80045b2:	6823      	ldr	r3, [r4, #0]
 80045b4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80045b8:	d027      	beq.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x296>
    switch(PeriphClkInit->Spi123ClockSelection)
 80045ba:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80045bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045c0:	d03e      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80045c2:	d809      	bhi.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80045c4:	b1a3      	cbz	r3, 80045f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80045c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045ca:	d10b      	bne.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x270>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80045cc:	2100      	movs	r1, #0
 80045ce:	1d20      	adds	r0, r4, #4
 80045d0:	f7ff fdc4 	bl	800415c <RCCEx_PLL2_Config>
 80045d4:	4605      	mov	r5, r0
      break;
 80045d6:	e010      	b.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x286>
    switch(PeriphClkInit->Spi123ClockSelection)
 80045d8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80045dc:	d00d      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x286>
 80045de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045e2:	d00a      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x286>
      ret = HAL_ERROR;
 80045e4:	2601      	movs	r6, #1
 80045e6:	4635      	mov	r5, r6
 80045e8:	e00f      	b.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x296>
 80045ea:	bf00      	nop
 80045ec:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045f0:	4a93      	ldr	r2, [pc, #588]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 80045f2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80045f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045f8:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80045fa:	bb45      	cbnz	r5, 800464e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80045fc:	4a90      	ldr	r2, [pc, #576]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 80045fe:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004600:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004604:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8004606:	430b      	orrs	r3, r1
 8004608:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800460a:	6823      	ldr	r3, [r4, #0]
 800460c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8004610:	d033      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->Spi45ClockSelection)
 8004612:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004614:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004618:	d027      	beq.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x2f6>
 800461a:	d81a      	bhi.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800461c:	b13b      	cbz	r3, 800462e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 800461e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004622:	d11f      	bne.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004624:	2101      	movs	r1, #1
 8004626:	1d20      	adds	r0, r4, #4
 8004628:	f7ff fd98 	bl	800415c <RCCEx_PLL2_Config>
 800462c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800462e:	bb1d      	cbnz	r5, 8004678 <HAL_RCCEx_PeriphCLKConfig+0x304>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004630:	4a83      	ldr	r2, [pc, #524]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8004632:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004634:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8004638:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800463a:	430b      	orrs	r3, r1
 800463c:	6513      	str	r3, [r2, #80]	; 0x50
 800463e:	e01c      	b.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x306>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004640:	2100      	movs	r1, #0
 8004642:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004646:	f7ff fe0f 	bl	8004268 <RCCEx_PLL3_Config>
 800464a:	4605      	mov	r5, r0
      break;
 800464c:	e7d5      	b.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x286>
 800464e:	462e      	mov	r6, r5
 8004650:	e7db      	b.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x296>
    switch(PeriphClkInit->Spi45ClockSelection)
 8004652:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004656:	d0ea      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8004658:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800465c:	d0e7      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 800465e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004662:	d0e4      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      ret = HAL_ERROR;
 8004664:	2601      	movs	r6, #1
 8004666:	4635      	mov	r5, r6
 8004668:	e007      	b.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x306>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800466a:	2101      	movs	r1, #1
 800466c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004670:	f7ff fdfa 	bl	8004268 <RCCEx_PLL3_Config>
 8004674:	4605      	mov	r5, r0
      break;
 8004676:	e7da      	b.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8004678:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800467a:	6823      	ldr	r3, [r4, #0]
 800467c:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8004680:	d02c      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x368>
    switch(PeriphClkInit->Spi6ClockSelection)
 8004682:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8004686:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800468a:	d01f      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x358>
 800468c:	d812      	bhi.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x340>
 800468e:	b13b      	cbz	r3, 80046a0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 8004690:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004694:	d117      	bne.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x352>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004696:	2101      	movs	r1, #1
 8004698:	1d20      	adds	r0, r4, #4
 800469a:	f7ff fd5f 	bl	800415c <RCCEx_PLL2_Config>
 800469e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80046a0:	b9dd      	cbnz	r5, 80046da <HAL_RCCEx_PeriphCLKConfig+0x366>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80046a2:	4a67      	ldr	r2, [pc, #412]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 80046a4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80046a6:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80046aa:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 80046ae:	430b      	orrs	r3, r1
 80046b0:	6593      	str	r3, [r2, #88]	; 0x58
 80046b2:	e013      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x368>
    switch(PeriphClkInit->Spi6ClockSelection)
 80046b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046b8:	d0f2      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 80046ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80046be:	d0ef      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 80046c0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80046c4:	d0ec      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      ret = HAL_ERROR;
 80046c6:	2601      	movs	r6, #1
 80046c8:	4635      	mov	r5, r6
 80046ca:	e007      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x368>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80046cc:	2101      	movs	r1, #1
 80046ce:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80046d2:	f7ff fdc9 	bl	8004268 <RCCEx_PLL3_Config>
 80046d6:	4605      	mov	r5, r0
      break;
 80046d8:	e7e2      	b.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 80046da:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80046dc:	6823      	ldr	r3, [r4, #0]
 80046de:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80046e2:	d01f      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    switch(PeriphClkInit->FdcanClockSelection)
 80046e4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80046e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80046ea:	d006      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x386>
 80046ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80046f0:	d011      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 80046f2:	b13b      	cbz	r3, 8004704 <HAL_RCCEx_PeriphCLKConfig+0x390>
      ret = HAL_ERROR;
 80046f4:	2601      	movs	r6, #1
 80046f6:	4635      	mov	r5, r6
 80046f8:	e014      	b.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046fa:	4a51      	ldr	r2, [pc, #324]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 80046fc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80046fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004702:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8004704:	b96d      	cbnz	r5, 8004722 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004706:	4a4e      	ldr	r2, [pc, #312]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8004708:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800470a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800470e:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8004710:	430b      	orrs	r3, r1
 8004712:	6513      	str	r3, [r2, #80]	; 0x50
 8004714:	e006      	b.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004716:	2101      	movs	r1, #1
 8004718:	1d20      	adds	r0, r4, #4
 800471a:	f7ff fd1f 	bl	800415c <RCCEx_PLL2_Config>
 800471e:	4605      	mov	r5, r0
      break;
 8004720:	e7f0      	b.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x390>
 8004722:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004724:	6823      	ldr	r3, [r4, #0]
 8004726:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800472a:	d01e      	beq.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    switch(PeriphClkInit->FmcClockSelection)
 800472c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800472e:	2b03      	cmp	r3, #3
 8004730:	d817      	bhi.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
 8004732:	e8df f003 	tbb	[pc, r3]
 8004736:	0207      	.short	0x0207
 8004738:	0710      	.short	0x0710
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800473a:	4a41      	ldr	r2, [pc, #260]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 800473c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800473e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004742:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8004744:	b985      	cbnz	r5, 8004768 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004746:	4a3e      	ldr	r2, [pc, #248]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8004748:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800474a:	f023 0303 	bic.w	r3, r3, #3
 800474e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004750:	430b      	orrs	r3, r1
 8004752:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004754:	e009      	b.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004756:	2102      	movs	r1, #2
 8004758:	1d20      	adds	r0, r4, #4
 800475a:	f7ff fcff 	bl	800415c <RCCEx_PLL2_Config>
 800475e:	4605      	mov	r5, r0
      break;
 8004760:	e7f0      	b.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      ret = HAL_ERROR;
 8004762:	2601      	movs	r6, #1
 8004764:	4635      	mov	r5, r6
 8004766:	e000      	b.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 8004768:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800476a:	6823      	ldr	r3, [r4, #0]
 800476c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8004770:	d11f      	bne.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004772:	6823      	ldr	r3, [r4, #0]
 8004774:	f013 0f01 	tst.w	r3, #1
 8004778:	f000 809e 	beq.w	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    switch(PeriphClkInit->Usart16ClockSelection)
 800477c:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800477e:	2b28      	cmp	r3, #40	; 0x28
 8004780:	f200 8096 	bhi.w	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x53c>
 8004784:	e8df f003 	tbb	[pc, r3]
 8004788:	94949484 	.word	0x94949484
 800478c:	94949494 	.word	0x94949494
 8004790:	9494947f 	.word	0x9494947f
 8004794:	94949494 	.word	0x94949494
 8004798:	9494948d 	.word	0x9494948d
 800479c:	94949494 	.word	0x94949494
 80047a0:	94949484 	.word	0x94949484
 80047a4:	94949494 	.word	0x94949494
 80047a8:	94949484 	.word	0x94949484
 80047ac:	94949494 	.word	0x94949494
 80047b0:	84          	.byte	0x84
 80047b1:	00          	.byte	0x00
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047b2:	4a24      	ldr	r2, [pc, #144]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 80047b4:	6813      	ldr	r3, [r2, #0]
 80047b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047ba:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80047bc:	f7fb ff6e 	bl	800069c <HAL_GetTick>
 80047c0:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047c2:	4b20      	ldr	r3, [pc, #128]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80047ca:	d105      	bne.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x464>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047cc:	f7fb ff66 	bl	800069c <HAL_GetTick>
 80047d0:	1bc0      	subs	r0, r0, r7
 80047d2:	2864      	cmp	r0, #100	; 0x64
 80047d4:	d9f5      	bls.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x44e>
        ret = HAL_TIMEOUT;
 80047d6:	2503      	movs	r5, #3
    if(ret == HAL_OK)
 80047d8:	2d00      	cmp	r5, #0
 80047da:	d150      	bne.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x50a>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80047dc:	4b18      	ldr	r3, [pc, #96]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 80047de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e0:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 80047e4:	4053      	eors	r3, r2
 80047e6:	f413 7f40 	tst.w	r3, #768	; 0x300
 80047ea:	d00c      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x492>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80047ec:	4b14      	ldr	r3, [pc, #80]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 80047ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80047f0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80047f4:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80047f6:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80047fa:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80047fc:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80047fe:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8004802:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8004804:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004806:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 800480a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800480e:	d01b      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      if(ret == HAL_OK)
 8004810:	2d00      	cmp	r5, #0
 8004812:	d136      	bne.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x50e>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004814:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8004818:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800481c:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8004820:	d023      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004822:	4a07      	ldr	r2, [pc, #28]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8004824:	6913      	ldr	r3, [r2, #16]
 8004826:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800482a:	6113      	str	r3, [r2, #16]
 800482c:	4904      	ldr	r1, [pc, #16]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 800482e:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8004830:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8004834:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8004838:	4313      	orrs	r3, r2
 800483a:	670b      	str	r3, [r1, #112]	; 0x70
 800483c:	e799      	b.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800483e:	bf00      	nop
 8004840:	58024400 	.word	0x58024400
 8004844:	58024800 	.word	0x58024800
        tickstart = HAL_GetTick();
 8004848:	f7fb ff28 	bl	800069c <HAL_GetTick>
 800484c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800484e:	4bac      	ldr	r3, [pc, #688]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 8004850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004852:	f013 0f02 	tst.w	r3, #2
 8004856:	d1db      	bne.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x49c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004858:	f7fb ff20 	bl	800069c <HAL_GetTick>
 800485c:	1bc0      	subs	r0, r0, r7
 800485e:	f241 3388 	movw	r3, #5000	; 0x1388
 8004862:	4298      	cmp	r0, r3
 8004864:	d9f3      	bls.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x4da>
            ret = HAL_TIMEOUT;
 8004866:	2503      	movs	r5, #3
 8004868:	e7d2      	b.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x49c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800486a:	48a5      	ldr	r0, [pc, #660]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800486c:	6902      	ldr	r2, [r0, #16]
 800486e:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8004872:	49a4      	ldr	r1, [pc, #656]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x790>)
 8004874:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 8004878:	4313      	orrs	r3, r2
 800487a:	6103      	str	r3, [r0, #16]
 800487c:	e7d6      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      status = ret;
 800487e:	462e      	mov	r6, r5
 8004880:	e777      	b.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
        status = ret;
 8004882:	462e      	mov	r6, r5
 8004884:	e775      	b.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004886:	2101      	movs	r1, #1
 8004888:	1d20      	adds	r0, r4, #4
 800488a:	f7ff fc67 	bl	800415c <RCCEx_PLL2_Config>
 800488e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8004890:	b98d      	cbnz	r5, 80048b6 <HAL_RCCEx_PeriphCLKConfig+0x542>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004892:	4a9b      	ldr	r2, [pc, #620]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 8004894:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8004896:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800489a:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800489c:	430b      	orrs	r3, r1
 800489e:	6553      	str	r3, [r2, #84]	; 0x54
 80048a0:	e00a      	b.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x544>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80048a2:	2101      	movs	r1, #1
 80048a4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80048a8:	f7ff fcde 	bl	8004268 <RCCEx_PLL3_Config>
 80048ac:	4605      	mov	r5, r0
      break;
 80048ae:	e7ef      	b.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x51c>
      ret = HAL_ERROR;
 80048b0:	2601      	movs	r6, #1
 80048b2:	4635      	mov	r5, r6
 80048b4:	e000      	b.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x544>
 80048b6:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80048b8:	6823      	ldr	r3, [r4, #0]
 80048ba:	f013 0f02 	tst.w	r3, #2
 80048be:	d020      	beq.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x58e>
    switch(PeriphClkInit->Usart234578ClockSelection)
 80048c0:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80048c2:	2b05      	cmp	r3, #5
 80048c4:	d819      	bhi.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x586>
 80048c6:	e8df f003 	tbb	[pc, r3]
 80048ca:	0308      	.short	0x0308
 80048cc:	08080811 	.word	0x08080811
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80048d0:	2101      	movs	r1, #1
 80048d2:	1d20      	adds	r0, r4, #4
 80048d4:	f7ff fc42 	bl	800415c <RCCEx_PLL2_Config>
 80048d8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80048da:	b98d      	cbnz	r5, 8004900 <HAL_RCCEx_PeriphCLKConfig+0x58c>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80048dc:	4a88      	ldr	r2, [pc, #544]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 80048de:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80048e0:	f023 0307 	bic.w	r3, r3, #7
 80048e4:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80048e6:	430b      	orrs	r3, r1
 80048e8:	6553      	str	r3, [r2, #84]	; 0x54
 80048ea:	e00a      	b.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x58e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80048ec:	2101      	movs	r1, #1
 80048ee:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80048f2:	f7ff fcb9 	bl	8004268 <RCCEx_PLL3_Config>
 80048f6:	4605      	mov	r5, r0
      break;
 80048f8:	e7ef      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x566>
      ret = HAL_ERROR;
 80048fa:	2601      	movs	r6, #1
 80048fc:	4635      	mov	r5, r6
 80048fe:	e000      	b.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8004900:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004902:	6823      	ldr	r3, [r4, #0]
 8004904:	f013 0f04 	tst.w	r3, #4
 8004908:	d022      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800490a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800490e:	2b05      	cmp	r3, #5
 8004910:	d81a      	bhi.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004912:	e8df f003 	tbb	[pc, r3]
 8004916:	0308      	.short	0x0308
 8004918:	08080812 	.word	0x08080812
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800491c:	2101      	movs	r1, #1
 800491e:	1d20      	adds	r0, r4, #4
 8004920:	f7ff fc1c 	bl	800415c <RCCEx_PLL2_Config>
 8004924:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8004926:	b995      	cbnz	r5, 800494e <HAL_RCCEx_PeriphCLKConfig+0x5da>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004928:	4a75      	ldr	r2, [pc, #468]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800492a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800492c:	f023 0307 	bic.w	r3, r3, #7
 8004930:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8004934:	430b      	orrs	r3, r1
 8004936:	6593      	str	r3, [r2, #88]	; 0x58
 8004938:	e00a      	b.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800493a:	2101      	movs	r1, #1
 800493c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004940:	f7ff fc92 	bl	8004268 <RCCEx_PLL3_Config>
 8004944:	4605      	mov	r5, r0
      break;
 8004946:	e7ee      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x5b2>
      ret = HAL_ERROR;
 8004948:	2601      	movs	r6, #1
 800494a:	4635      	mov	r5, r6
 800494c:	e000      	b.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
 800494e:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004950:	6823      	ldr	r3, [r4, #0]
 8004952:	f013 0f20 	tst.w	r3, #32
 8004956:	d02c      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x63e>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8004958:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800495c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004960:	d01f      	beq.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
 8004962:	d812      	bhi.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x616>
 8004964:	b13b      	cbz	r3, 8004976 <HAL_RCCEx_PeriphCLKConfig+0x602>
 8004966:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800496a:	d117      	bne.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x628>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800496c:	2100      	movs	r1, #0
 800496e:	1d20      	adds	r0, r4, #4
 8004970:	f7ff fbf4 	bl	800415c <RCCEx_PLL2_Config>
 8004974:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8004976:	b9dd      	cbnz	r5, 80049b0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004978:	4a61      	ldr	r2, [pc, #388]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800497a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800497c:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8004980:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8004984:	430b      	orrs	r3, r1
 8004986:	6553      	str	r3, [r2, #84]	; 0x54
 8004988:	e013      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x63e>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800498a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800498e:	d0f2      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x602>
 8004990:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004994:	d0ef      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x602>
 8004996:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800499a:	d0ec      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x602>
      ret = HAL_ERROR;
 800499c:	2601      	movs	r6, #1
 800499e:	4635      	mov	r5, r6
 80049a0:	e007      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x63e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80049a2:	2102      	movs	r1, #2
 80049a4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80049a8:	f7ff fc5e 	bl	8004268 <RCCEx_PLL3_Config>
 80049ac:	4605      	mov	r5, r0
      break;
 80049ae:	e7e2      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x602>
 80049b0:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80049b2:	6823      	ldr	r3, [r4, #0]
 80049b4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80049b8:	d02c      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80049ba:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80049be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049c2:	d01f      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x690>
 80049c4:	d812      	bhi.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x678>
 80049c6:	b13b      	cbz	r3, 80049d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80049c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049cc:	d117      	bne.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x68a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80049ce:	2100      	movs	r1, #0
 80049d0:	1d20      	adds	r0, r4, #4
 80049d2:	f7ff fbc3 	bl	800415c <RCCEx_PLL2_Config>
 80049d6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80049d8:	b9dd      	cbnz	r5, 8004a12 <HAL_RCCEx_PeriphCLKConfig+0x69e>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80049da:	4a49      	ldr	r2, [pc, #292]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 80049dc:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80049de:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80049e2:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 80049e6:	430b      	orrs	r3, r1
 80049e8:	6593      	str	r3, [r2, #88]	; 0x58
 80049ea:	e013      	b.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80049ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049f0:	d0f2      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80049f2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80049f6:	d0ef      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80049f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80049fc:	d0ec      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
      ret = HAL_ERROR;
 80049fe:	2601      	movs	r6, #1
 8004a00:	4635      	mov	r5, r6
 8004a02:	e007      	b.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004a04:	2102      	movs	r1, #2
 8004a06:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004a0a:	f7ff fc2d 	bl	8004268 <RCCEx_PLL3_Config>
 8004a0e:	4605      	mov	r5, r0
      break;
 8004a10:	e7e2      	b.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004a12:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004a14:	6823      	ldr	r3, [r4, #0]
 8004a16:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004a1a:	d02c      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x702>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8004a1c:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8004a20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a24:	d01f      	beq.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004a26:	d812      	bhi.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x6da>
 8004a28:	b13b      	cbz	r3, 8004a3a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
 8004a2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a2e:	d117      	bne.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004a30:	2100      	movs	r1, #0
 8004a32:	1d20      	adds	r0, r4, #4
 8004a34:	f7ff fb92 	bl	800415c <RCCEx_PLL2_Config>
 8004a38:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8004a3a:	b9dd      	cbnz	r5, 8004a74 <HAL_RCCEx_PeriphCLKConfig+0x700>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004a3c:	4a30      	ldr	r2, [pc, #192]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 8004a3e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004a40:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004a44:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 8004a48:	430b      	orrs	r3, r1
 8004a4a:	6593      	str	r3, [r2, #88]	; 0x58
 8004a4c:	e013      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x702>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8004a4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a52:	d0f2      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
 8004a54:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004a58:	d0ef      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
 8004a5a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004a5e:	d0ec      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
      ret = HAL_ERROR;
 8004a60:	2601      	movs	r6, #1
 8004a62:	4635      	mov	r5, r6
 8004a64:	e007      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x702>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004a66:	2102      	movs	r1, #2
 8004a68:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004a6c:	f7ff fbfc 	bl	8004268 <RCCEx_PLL3_Config>
 8004a70:	4605      	mov	r5, r0
      break;
 8004a72:	e7e2      	b.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
 8004a74:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004a76:	6823      	ldr	r3, [r4, #0]
 8004a78:	f013 0f08 	tst.w	r3, #8
 8004a7c:	d00c      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x724>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8004a7e:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8004a82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a86:	d028      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x766>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004a88:	4a1d      	ldr	r2, [pc, #116]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 8004a8a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8004a8c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004a90:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8004a94:	430b      	orrs	r3, r1
 8004a96:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a98:	6823      	ldr	r3, [r4, #0]
 8004a9a:	f013 0f10 	tst.w	r3, #16
 8004a9e:	d00c      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x746>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8004aa0:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8004aa4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004aa8:	d020      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x778>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004aaa:	4a15      	ldr	r2, [pc, #84]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 8004aac:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004aae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ab2:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8004ab6:	430b      	orrs	r3, r1
 8004ab8:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004aba:	6823      	ldr	r3, [r4, #0]
 8004abc:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8004ac0:	d039      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    switch(PeriphClkInit->AdcClockSelection)
 8004ac2:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 8004ac6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004aca:	d02c      	beq.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x7b2>
 8004acc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004ad0:	d01f      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x79e>
 8004ad2:	b1cb      	cbz	r3, 8004b08 <HAL_RCCEx_PeriphCLKConfig+0x794>
      ret = HAL_ERROR;
 8004ad4:	2601      	movs	r6, #1
 8004ad6:	4635      	mov	r5, r6
 8004ad8:	e02d      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004ada:	2102      	movs	r1, #2
 8004adc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004ae0:	f7ff fbc2 	bl	8004268 <RCCEx_PLL3_Config>
 8004ae4:	2800      	cmp	r0, #0
 8004ae6:	d0cf      	beq.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x714>
          status = HAL_ERROR;
 8004ae8:	2601      	movs	r6, #1
 8004aea:	e7cd      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x714>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004aec:	2102      	movs	r1, #2
 8004aee:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004af2:	f7ff fbb9 	bl	8004268 <RCCEx_PLL3_Config>
 8004af6:	2800      	cmp	r0, #0
 8004af8:	d0d7      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x736>
        status = HAL_ERROR;
 8004afa:	2601      	movs	r6, #1
 8004afc:	e7d5      	b.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x736>
 8004afe:	bf00      	nop
 8004b00:	58024400 	.word	0x58024400
 8004b04:	00ffffcf 	.word	0x00ffffcf
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004b08:	2100      	movs	r1, #0
 8004b0a:	1d20      	adds	r0, r4, #4
 8004b0c:	f7ff fb26 	bl	800415c <RCCEx_PLL2_Config>
 8004b10:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8004b12:	b97d      	cbnz	r5, 8004b34 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b14:	4a5e      	ldr	r2, [pc, #376]	; (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004b16:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004b18:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004b1c:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8004b20:	430b      	orrs	r3, r1
 8004b22:	6593      	str	r3, [r2, #88]	; 0x58
 8004b24:	e007      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004b26:	2102      	movs	r1, #2
 8004b28:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004b2c:	f7ff fb9c 	bl	8004268 <RCCEx_PLL3_Config>
 8004b30:	4605      	mov	r5, r0
      break;
 8004b32:	e7ee      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x79e>
 8004b34:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004b36:	6823      	ldr	r3, [r4, #0]
 8004b38:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8004b3c:	d024      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x814>
    switch(PeriphClkInit->UsbClockSelection)
 8004b3e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8004b42:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b46:	d017      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x804>
 8004b48:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004b4c:	d00a      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
 8004b4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b52:	d002      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
      ret = HAL_ERROR;
 8004b54:	2601      	movs	r6, #1
 8004b56:	4635      	mov	r5, r6
 8004b58:	e016      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x814>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b5a:	4a4d      	ldr	r2, [pc, #308]	; (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004b5c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004b5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b62:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8004b64:	b97d      	cbnz	r5, 8004b86 <HAL_RCCEx_PeriphCLKConfig+0x812>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b66:	4a4a      	ldr	r2, [pc, #296]	; (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004b68:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8004b6a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004b6e:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8004b72:	430b      	orrs	r3, r1
 8004b74:	6553      	str	r3, [r2, #84]	; 0x54
 8004b76:	e007      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x814>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004b78:	2101      	movs	r1, #1
 8004b7a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004b7e:	f7ff fb73 	bl	8004268 <RCCEx_PLL3_Config>
 8004b82:	4605      	mov	r5, r0
      break;
 8004b84:	e7ee      	b.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
 8004b86:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004b88:	6823      	ldr	r3, [r4, #0]
 8004b8a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8004b8e:	d014      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x846>
    switch(PeriphClkInit->SdmmcClockSelection)
 8004b90:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004b92:	b12b      	cbz	r3, 8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8004b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b98:	d023      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x86e>
      ret = HAL_ERROR;
 8004b9a:	2601      	movs	r6, #1
 8004b9c:	4635      	mov	r5, r6
 8004b9e:	e00c      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x846>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ba0:	4a3b      	ldr	r2, [pc, #236]	; (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004ba2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ba8:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8004baa:	bb05      	cbnz	r5, 8004bee <HAL_RCCEx_PeriphCLKConfig+0x87a>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004bac:	4a38      	ldr	r2, [pc, #224]	; (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004bae:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004bb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bb4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004bb6:	430b      	orrs	r3, r1
 8004bb8:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004bba:	6823      	ldr	r3, [r4, #0]
 8004bbc:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8004bc0:	d117      	bne.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x87e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004bc2:	6823      	ldr	r3, [r4, #0]
 8004bc4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004bc8:	d02d      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x8b2>
    switch(PeriphClkInit->RngClockSelection)
 8004bca:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8004bcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bd0:	d01b      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x896>
 8004bd2:	d917      	bls.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x890>
 8004bd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bd8:	d01c      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x8a0>
 8004bda:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bde:	d112      	bne.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x892>
 8004be0:	e018      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x8a0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004be2:	2102      	movs	r1, #2
 8004be4:	1d20      	adds	r0, r4, #4
 8004be6:	f7ff fab9 	bl	800415c <RCCEx_PLL2_Config>
 8004bea:	4605      	mov	r5, r0
      break;
 8004bec:	e7dd      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x836>
 8004bee:	462e      	mov	r6, r5
 8004bf0:	e7e3      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x846>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8004bf2:	2102      	movs	r1, #2
 8004bf4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004bf8:	f7ff fb36 	bl	8004268 <RCCEx_PLL3_Config>
 8004bfc:	2800      	cmp	r0, #0
 8004bfe:	d0e0      	beq.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      status=HAL_ERROR;
 8004c00:	2601      	movs	r6, #1
 8004c02:	e7de      	b.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    switch(PeriphClkInit->RngClockSelection)
 8004c04:	b133      	cbz	r3, 8004c14 <HAL_RCCEx_PeriphCLKConfig+0x8a0>
      ret = HAL_ERROR;
 8004c06:	2601      	movs	r6, #1
 8004c08:	e00d      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x8b2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c0a:	4a21      	ldr	r2, [pc, #132]	; (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004c0c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004c0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c12:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8004c14:	2d00      	cmp	r5, #0
 8004c16:	d131      	bne.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x908>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c18:	4a1d      	ldr	r2, [pc, #116]	; (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004c1a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8004c1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c20:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8004c22:	430b      	orrs	r3, r1
 8004c24:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c26:	6823      	ldr	r3, [r4, #0]
 8004c28:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8004c2c:	d006      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x8c8>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c2e:	4a18      	ldr	r2, [pc, #96]	; (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004c30:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004c32:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004c36:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8004c38:	430b      	orrs	r3, r1
 8004c3a:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c3c:	6823      	ldr	r3, [r4, #0]
 8004c3e:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8004c42:	d006      	beq.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c44:	4a12      	ldr	r2, [pc, #72]	; (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004c46:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004c48:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c4c:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8004c4e:	430b      	orrs	r3, r1
 8004c50:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004c52:	6823      	ldr	r3, [r4, #0]
 8004c54:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8004c58:	d009      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x8fa>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004c5a:	4b0d      	ldr	r3, [pc, #52]	; (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004c5c:	691a      	ldr	r2, [r3, #16]
 8004c5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c62:	611a      	str	r2, [r3, #16]
 8004c64:	691a      	ldr	r2, [r3, #16]
 8004c66:	f8d4 10b8 	ldr.w	r1, [r4, #184]	; 0xb8
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	611a      	str	r2, [r3, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004c6e:	6823      	ldr	r3, [r4, #0]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	db05      	blt.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x90c>
  if (status == HAL_OK)
 8004c74:	b106      	cbz	r6, 8004c78 <HAL_RCCEx_PeriphCLKConfig+0x904>
  return HAL_ERROR;
 8004c76:	2601      	movs	r6, #1
}
 8004c78:	4630      	mov	r0, r6
 8004c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c7c:	462e      	mov	r6, r5
 8004c7e:	e7d2      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x8b2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004c80:	4a03      	ldr	r2, [pc, #12]	; (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004c82:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004c84:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8004c88:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004c8a:	430b      	orrs	r3, r1
 8004c8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c8e:	e7f1      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x900>
 8004c90:	58024400 	.word	0x58024400

08004c94 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8004c94:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004c96:	f7ff fa3f 	bl	8004118 <HAL_RCC_GetHCLKFreq>
 8004c9a:	4b05      	ldr	r3, [pc, #20]	; (8004cb0 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004ca2:	4a04      	ldr	r2, [pc, #16]	; (8004cb4 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8004ca4:	5cd3      	ldrb	r3, [r2, r3]
 8004ca6:	f003 031f 	and.w	r3, r3, #31
}
 8004caa:	40d8      	lsrs	r0, r3
 8004cac:	bd08      	pop	{r3, pc}
 8004cae:	bf00      	nop
 8004cb0:	58024400 	.word	0x58024400
 8004cb4:	0800c764 	.word	0x0800c764

08004cb8 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8004cb8:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004cba:	4978      	ldr	r1, [pc, #480]	; (8004e9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 8004cbc:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8004cbe:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8004cc0:	f3c2 3205 	ubfx	r2, r2, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004cc4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8004cc6:	f3c3 1300 	ubfx	r3, r3, #4, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8004cca:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8004ccc:	f3c1 01cc 	ubfx	r1, r1, #3, #13
 8004cd0:	fb03 f301 	mul.w	r3, r3, r1
  if (pll2m != 0U)
 8004cd4:	2a00      	cmp	r2, #0
 8004cd6:	f000 80db 	beq.w	8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1d8>
 8004cda:	f004 0403 	and.w	r4, r4, #3
 8004cde:	ee07 3a90 	vmov	s15, r3
 8004ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8004ce6:	2c01      	cmp	r4, #1
 8004ce8:	d066      	beq.n	8004db8 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 8004cea:	b1fc      	cbz	r4, 8004d2c <HAL_RCCEx_GetPLL2ClockFreq+0x74>
 8004cec:	2c02      	cmp	r4, #2
 8004cee:	f000 80b2 	beq.w	8004e56 <HAL_RCCEx_GetPLL2ClockFreq+0x19e>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004cf2:	ee07 2a10 	vmov	s14, r2
 8004cf6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004cfa:	ed9f 6a69 	vldr	s12, [pc, #420]	; 8004ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>
 8004cfe:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8004d02:	4b66      	ldr	r3, [pc, #408]	; (8004e9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 8004d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d0a:	ee07 3a10 	vmov	s14, r3
 8004d0e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004d12:	ed9f 6a64 	vldr	s12, [pc, #400]	; 8004ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
 8004d16:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004d1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004d22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004d26:	ee66 6aa7 	vmul.f32	s13, s13, s15
      break;
 8004d2a:	e061      	b.n	8004df0 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d2c:	4b5b      	ldr	r3, [pc, #364]	; (8004e9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f013 0f20 	tst.w	r3, #32
 8004d34:	d023      	beq.n	8004d7e <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004d36:	4c59      	ldr	r4, [pc, #356]	; (8004e9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 8004d38:	6821      	ldr	r1, [r4, #0]
 8004d3a:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8004d3e:	4b5a      	ldr	r3, [pc, #360]	; (8004ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>)
 8004d40:	40cb      	lsrs	r3, r1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004d42:	ee07 3a10 	vmov	s14, r3
 8004d46:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004d4a:	ee06 2a90 	vmov	s13, r2
 8004d4e:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 8004d52:	eec7 6a06 	vdiv.f32	s13, s14, s12
 8004d56:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d5c:	ee07 3a10 	vmov	s14, r3
 8004d60:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004d64:	ed9f 6a4f 	vldr	s12, [pc, #316]	; 8004ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
 8004d68:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004d6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d70:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004d74:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004d78:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004d7c:	e038      	b.n	8004df0 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004d7e:	ee07 2a10 	vmov	s14, r2
 8004d82:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004d86:	ed9f 6a49 	vldr	s12, [pc, #292]	; 8004eac <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 8004d8a:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8004d8e:	4b43      	ldr	r3, [pc, #268]	; (8004e9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 8004d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d96:	ee07 3a10 	vmov	s14, r3
 8004d9a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004d9e:	ed9f 6a41 	vldr	s12, [pc, #260]	; 8004ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
 8004da2:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004da6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004daa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004dae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004db2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004db6:	e01b      	b.n	8004df0 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004db8:	ee07 2a10 	vmov	s14, r2
 8004dbc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004dc0:	ed9f 6a37 	vldr	s12, [pc, #220]	; 8004ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>
 8004dc4:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8004dc8:	4b34      	ldr	r3, [pc, #208]	; (8004e9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 8004dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dd0:	ee07 3a10 	vmov	s14, r3
 8004dd4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004dd8:	ed9f 6a32 	vldr	s12, [pc, #200]	; 8004ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
 8004ddc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004de4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004de8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004dec:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8004df0:	4a2a      	ldr	r2, [pc, #168]	; (8004e9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 8004df2:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004df4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004df8:	ee07 3a10 	vmov	s14, r3
 8004dfc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004e00:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004e04:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004e08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e10:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8004e14:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004e16:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004e1a:	ee07 3a10 	vmov	s14, r3
 8004e1e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004e22:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004e26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e2e:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004e32:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004e34:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004e38:	ee07 3a90 	vmov	s15, r3
 8004e3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e40:	ee77 7a86 	vadd.f32	s15, s15, s12
 8004e44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e48:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8004e4c:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8004e50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e54:	4770      	bx	lr
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004e56:	ee07 2a10 	vmov	s14, r2
 8004e5a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004e5e:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8004eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 8004e62:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8004e66:	4b0d      	ldr	r3, [pc, #52]	; (8004e9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>)
 8004e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e6e:	ee07 3a10 	vmov	s14, r3
 8004e72:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004e76:	ed9f 6a0b 	vldr	s12, [pc, #44]	; 8004ea4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
 8004e7a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004e7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e82:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004e86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004e8a:	ee66 6aa7 	vmul.f32	s13, s13, s15
      break;
 8004e8e:	e7af      	b.n	8004df0 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004e90:	2300      	movs	r3, #0
 8004e92:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004e94:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004e96:	6083      	str	r3, [r0, #8]
}
 8004e98:	e7da      	b.n	8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x198>
 8004e9a:	bf00      	nop
 8004e9c:	58024400 	.word	0x58024400
 8004ea0:	4a742400 	.word	0x4a742400
 8004ea4:	39000000 	.word	0x39000000
 8004ea8:	03d09000 	.word	0x03d09000
 8004eac:	4c742400 	.word	0x4c742400
 8004eb0:	4bbebc20 	.word	0x4bbebc20

08004eb4 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 8004eb4:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004eb6:	4978      	ldr	r1, [pc, #480]	; (8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8004eb8:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8004eba:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8004ebc:	f3c2 5205 	ubfx	r2, r2, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004ec0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8004ec2:	f3c3 2300 	ubfx	r3, r3, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8004ec6:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8004ec8:	f3c1 01cc 	ubfx	r1, r1, #3, #13
 8004ecc:	fb03 f301 	mul.w	r3, r3, r1
  if (pll3m != 0U)
 8004ed0:	2a00      	cmp	r2, #0
 8004ed2:	f000 80db 	beq.w	800508c <HAL_RCCEx_GetPLL3ClockFreq+0x1d8>
 8004ed6:	f004 0403 	and.w	r4, r4, #3
 8004eda:	ee07 3a90 	vmov	s15, r3
 8004ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8004ee2:	2c01      	cmp	r4, #1
 8004ee4:	d066      	beq.n	8004fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 8004ee6:	b1fc      	cbz	r4, 8004f28 <HAL_RCCEx_GetPLL3ClockFreq+0x74>
 8004ee8:	2c02      	cmp	r4, #2
 8004eea:	f000 80b2 	beq.w	8005052 <HAL_RCCEx_GetPLL3ClockFreq+0x19e>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004eee:	ee07 2a10 	vmov	s14, r2
 8004ef2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004ef6:	ed9f 6a69 	vldr	s12, [pc, #420]	; 800509c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>
 8004efa:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8004efe:	4b66      	ldr	r3, [pc, #408]	; (8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8004f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f06:	ee07 3a10 	vmov	s14, r3
 8004f0a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004f0e:	ed9f 6a64 	vldr	s12, [pc, #400]	; 80050a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
 8004f12:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004f16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f1a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004f1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004f22:	ee66 6aa7 	vmul.f32	s13, s13, s15
      break;
 8004f26:	e061      	b.n	8004fec <HAL_RCCEx_GetPLL3ClockFreq+0x138>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f28:	4b5b      	ldr	r3, [pc, #364]	; (8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f013 0f20 	tst.w	r3, #32
 8004f30:	d023      	beq.n	8004f7a <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004f32:	4c59      	ldr	r4, [pc, #356]	; (8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8004f34:	6821      	ldr	r1, [r4, #0]
 8004f36:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8004f3a:	4b5a      	ldr	r3, [pc, #360]	; (80050a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>)
 8004f3c:	40cb      	lsrs	r3, r1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004f3e:	ee07 3a10 	vmov	s14, r3
 8004f42:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004f46:	ee06 2a90 	vmov	s13, r2
 8004f4a:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 8004f4e:	eec7 6a06 	vdiv.f32	s13, s14, s12
 8004f52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f58:	ee07 3a10 	vmov	s14, r3
 8004f5c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004f60:	ed9f 6a4f 	vldr	s12, [pc, #316]	; 80050a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
 8004f64:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004f68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f6c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004f70:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004f74:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004f78:	e038      	b.n	8004fec <HAL_RCCEx_GetPLL3ClockFreq+0x138>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004f7a:	ee07 2a10 	vmov	s14, r2
 8004f7e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004f82:	ed9f 6a49 	vldr	s12, [pc, #292]	; 80050a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 8004f86:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8004f8a:	4b43      	ldr	r3, [pc, #268]	; (8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8004f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f92:	ee07 3a10 	vmov	s14, r3
 8004f96:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004f9a:	ed9f 6a41 	vldr	s12, [pc, #260]	; 80050a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
 8004f9e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004fa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fa6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004faa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004fae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004fb2:	e01b      	b.n	8004fec <HAL_RCCEx_GetPLL3ClockFreq+0x138>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004fb4:	ee07 2a10 	vmov	s14, r2
 8004fb8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004fbc:	ed9f 6a37 	vldr	s12, [pc, #220]	; 800509c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>
 8004fc0:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8004fc4:	4b34      	ldr	r3, [pc, #208]	; (8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8004fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fcc:	ee07 3a10 	vmov	s14, r3
 8004fd0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004fd4:	ed9f 6a32 	vldr	s12, [pc, #200]	; 80050a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
 8004fd8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004fdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fe0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004fe4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004fe8:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8004fec:	4a2a      	ldr	r2, [pc, #168]	; (8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8004fee:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004ff0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004ff4:	ee07 3a10 	vmov	s14, r3
 8004ff8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004ffc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8005000:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005004:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005008:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800500c:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8005010:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005012:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005016:	ee07 3a10 	vmov	s14, r3
 800501a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800501e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005022:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005026:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800502a:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800502e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005030:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005034:	ee07 3a90 	vmov	s15, r3
 8005038:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800503c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8005040:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005044:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005048:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800504c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005050:	4770      	bx	lr
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005052:	ee07 2a10 	vmov	s14, r2
 8005056:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800505a:	ed9f 6a14 	vldr	s12, [pc, #80]	; 80050ac <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 800505e:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8005062:	4b0d      	ldr	r3, [pc, #52]	; (8005098 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>)
 8005064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005066:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800506a:	ee07 3a10 	vmov	s14, r3
 800506e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005072:	ed9f 6a0b 	vldr	s12, [pc, #44]	; 80050a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
 8005076:	ee67 7a86 	vmul.f32	s15, s15, s12
 800507a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800507e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005082:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005086:	ee66 6aa7 	vmul.f32	s13, s13, s15
      break;
 800508a:	e7af      	b.n	8004fec <HAL_RCCEx_GetPLL3ClockFreq+0x138>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800508c:	2300      	movs	r3, #0
 800508e:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005090:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005092:	6083      	str	r3, [r0, #8]
}
 8005094:	e7da      	b.n	800504c <HAL_RCCEx_GetPLL3ClockFreq+0x198>
 8005096:	bf00      	nop
 8005098:	58024400 	.word	0x58024400
 800509c:	4a742400 	.word	0x4a742400
 80050a0:	39000000 	.word	0x39000000
 80050a4:	03d09000 	.word	0x03d09000
 80050a8:	4c742400 	.word	0x4c742400
 80050ac:	4bbebc20 	.word	0x4bbebc20

080050b0 <HAL_RCCEx_GetPLL1ClockFreq>:
{
 80050b0:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80050b2:	4978      	ldr	r1, [pc, #480]	; (8005294 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>)
 80050b4:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80050b6:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 80050b8:	f3c2 1205 	ubfx	r2, r2, #4, #6
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80050bc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80050be:	f003 0301 	and.w	r3, r3, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80050c2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80050c4:	f3c1 01cc 	ubfx	r1, r1, #3, #13
 80050c8:	fb03 f301 	mul.w	r3, r3, r1
  if (pll1m != 0U)
 80050cc:	2a00      	cmp	r2, #0
 80050ce:	f000 80db 	beq.w	8005288 <HAL_RCCEx_GetPLL1ClockFreq+0x1d8>
 80050d2:	f004 0403 	and.w	r4, r4, #3
 80050d6:	ee07 3a90 	vmov	s15, r3
 80050da:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 80050de:	2c01      	cmp	r4, #1
 80050e0:	d066      	beq.n	80051b0 <HAL_RCCEx_GetPLL1ClockFreq+0x100>
 80050e2:	b1fc      	cbz	r4, 8005124 <HAL_RCCEx_GetPLL1ClockFreq+0x74>
 80050e4:	2c02      	cmp	r4, #2
 80050e6:	f000 80b2 	beq.w	800524e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80050ea:	ee07 2a10 	vmov	s14, r2
 80050ee:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80050f2:	ed9f 6a69 	vldr	s12, [pc, #420]	; 8005298 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>
 80050f6:	eec6 6a07 	vdiv.f32	s13, s12, s14
 80050fa:	4b66      	ldr	r3, [pc, #408]	; (8005294 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>)
 80050fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005102:	ee07 3a10 	vmov	s14, r3
 8005106:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800510a:	ed9f 6a64 	vldr	s12, [pc, #400]	; 800529c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
 800510e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005112:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005116:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800511a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800511e:	ee66 6aa7 	vmul.f32	s13, s13, s15
      break;
 8005122:	e061      	b.n	80051e8 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005124:	4b5b      	ldr	r3, [pc, #364]	; (8005294 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f013 0f20 	tst.w	r3, #32
 800512c:	d023      	beq.n	8005176 <HAL_RCCEx_GetPLL1ClockFreq+0xc6>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800512e:	4c59      	ldr	r4, [pc, #356]	; (8005294 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>)
 8005130:	6821      	ldr	r1, [r4, #0]
 8005132:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8005136:	4b5a      	ldr	r3, [pc, #360]	; (80052a0 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>)
 8005138:	40cb      	lsrs	r3, r1
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800513a:	ee07 3a10 	vmov	s14, r3
 800513e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005142:	ee06 2a90 	vmov	s13, r2
 8005146:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 800514a:	eec7 6a06 	vdiv.f32	s13, s14, s12
 800514e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005150:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005154:	ee07 3a10 	vmov	s14, r3
 8005158:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800515c:	ed9f 6a4f 	vldr	s12, [pc, #316]	; 800529c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
 8005160:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005164:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005168:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800516c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005170:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005174:	e038      	b.n	80051e8 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005176:	ee07 2a10 	vmov	s14, r2
 800517a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800517e:	ed9f 6a49 	vldr	s12, [pc, #292]	; 80052a4 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 8005182:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8005186:	4b43      	ldr	r3, [pc, #268]	; (8005294 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>)
 8005188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800518a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800518e:	ee07 3a10 	vmov	s14, r3
 8005192:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005196:	ed9f 6a41 	vldr	s12, [pc, #260]	; 800529c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
 800519a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800519e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80051a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80051a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80051aa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80051ae:	e01b      	b.n	80051e8 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80051b0:	ee07 2a10 	vmov	s14, r2
 80051b4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80051b8:	ed9f 6a37 	vldr	s12, [pc, #220]	; 8005298 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>
 80051bc:	eec6 6a07 	vdiv.f32	s13, s12, s14
 80051c0:	4b34      	ldr	r3, [pc, #208]	; (8005294 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>)
 80051c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051c8:	ee07 3a10 	vmov	s14, r3
 80051cc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80051d0:	ed9f 6a32 	vldr	s12, [pc, #200]	; 800529c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
 80051d4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80051d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80051dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80051e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80051e4:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80051e8:	4a2a      	ldr	r2, [pc, #168]	; (8005294 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>)
 80051ea:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80051ec:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80051f0:	ee07 3a10 	vmov	s14, r3
 80051f4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80051f8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80051fc:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005200:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005204:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005208:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800520c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800520e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005212:	ee07 3a10 	vmov	s14, r3
 8005216:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800521a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800521e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005222:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005226:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800522a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800522c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005230:	ee07 3a90 	vmov	s15, r3
 8005234:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005238:	ee77 7a86 	vadd.f32	s15, s15, s12
 800523c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005240:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005244:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8005248:	f85d 4b04 	ldr.w	r4, [sp], #4
 800524c:	4770      	bx	lr
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800524e:	ee07 2a10 	vmov	s14, r2
 8005252:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005256:	ed9f 6a14 	vldr	s12, [pc, #80]	; 80052a8 <HAL_RCCEx_GetPLL1ClockFreq+0x1f8>
 800525a:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800525e:	4b0d      	ldr	r3, [pc, #52]	; (8005294 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>)
 8005260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005266:	ee07 3a10 	vmov	s14, r3
 800526a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800526e:	ed9f 6a0b 	vldr	s12, [pc, #44]	; 800529c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
 8005272:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005276:	ee77 7a27 	vadd.f32	s15, s14, s15
 800527a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800527e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005282:	ee66 6aa7 	vmul.f32	s13, s13, s15
      break;
 8005286:	e7af      	b.n	80051e8 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005288:	2300      	movs	r3, #0
 800528a:	6003      	str	r3, [r0, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800528c:	6043      	str	r3, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800528e:	6083      	str	r3, [r0, #8]
}
 8005290:	e7da      	b.n	8005248 <HAL_RCCEx_GetPLL1ClockFreq+0x198>
 8005292:	bf00      	nop
 8005294:	58024400 	.word	0x58024400
 8005298:	4a742400 	.word	0x4a742400
 800529c:	39000000 	.word	0x39000000
 80052a0:	03d09000 	.word	0x03d09000
 80052a4:	4c742400 	.word	0x4c742400
 80052a8:	4bbebc20 	.word	0x4bbebc20

080052ac <HAL_RCCEx_GetPeriphCLKFreq>:
{
 80052ac:	b500      	push	{lr}
 80052ae:	b08b      	sub	sp, #44	; 0x2c
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80052b0:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80052b4:	d01b      	beq.n	80052ee <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80052b6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80052ba:	d048      	beq.n	800534e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80052bc:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80052c0:	d078      	beq.n	80053b4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80052c2:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 80052c6:	f000 80ab 	beq.w	8005420 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80052ca:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 80052ce:	f000 80dd 	beq.w	800548c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80052d2:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 80052d6:	f000 810f 	beq.w	80054f8 <HAL_RCCEx_GetPeriphCLKFreq+0x24c>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80052da:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80052de:	f000 8131 	beq.w	8005544 <HAL_RCCEx_GetPeriphCLKFreq+0x298>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80052e2:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 80052e6:	f000 8145 	beq.w	8005574 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
      frequency = 0;
 80052ea:	2000      	movs	r0, #0
 80052ec:	e00c      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80052ee:	4b9e      	ldr	r3, [pc, #632]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80052f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052f2:	f003 0307 	and.w	r3, r3, #7
      switch (saiclocksource)
 80052f6:	2b04      	cmp	r3, #4
 80052f8:	f200 8164 	bhi.w	80055c4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 80052fc:	e8df f003 	tbb	[pc, r3]
 8005300:	03110c07 	.word	0x03110c07
 8005304:	16          	.byte	0x16
 8005305:	00          	.byte	0x00
          frequency = EXTERNAL_CLOCK_VALUE;
 8005306:	4899      	ldr	r0, [pc, #612]	; (800556c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
}
 8005308:	b00b      	add	sp, #44	; 0x2c
 800530a:	f85d fb04 	ldr.w	pc, [sp], #4
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800530e:	a807      	add	r0, sp, #28
 8005310:	f7ff fece 	bl	80050b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005314:	9808      	ldr	r0, [sp, #32]
          break;
 8005316:	e7f7      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005318:	a804      	add	r0, sp, #16
 800531a:	f7ff fccd 	bl	8004cb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800531e:	9804      	ldr	r0, [sp, #16]
          break;
 8005320:	e7f2      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005322:	a801      	add	r0, sp, #4
 8005324:	f7ff fdc6 	bl	8004eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005328:	9801      	ldr	r0, [sp, #4]
          break;
 800532a:	e7ed      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800532c:	4b8e      	ldr	r3, [pc, #568]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800532e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8005330:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 8005334:	f000 8148 	beq.w	80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0x31c>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8005338:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800533c:	f000 8146 	beq.w	80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x320>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8005340:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005344:	d001      	beq.n	800534a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
            frequency = 0;
 8005346:	2000      	movs	r0, #0
 8005348:	e7de      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = HSE_VALUE;
 800534a:	4889      	ldr	r0, [pc, #548]	; (8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800534c:	e7dc      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800534e:	4b86      	ldr	r3, [pc, #536]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005350:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005352:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 8005356:	2b80      	cmp	r3, #128	; 0x80
 8005358:	d025      	beq.n	80053a6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 800535a:	d808      	bhi.n	800536e <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
 800535c:	b1f3      	cbz	r3, 800539c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 800535e:	2b40      	cmp	r3, #64	; 0x40
 8005360:	f040 8136 	bne.w	80055d0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005364:	a804      	add	r0, sp, #16
 8005366:	f7ff fca7 	bl	8004cb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800536a:	9804      	ldr	r0, [sp, #16]
          break;
 800536c:	e7cc      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
      switch (saiclocksource)
 800536e:	2bc0      	cmp	r3, #192	; 0xc0
 8005370:	d012      	beq.n	8005398 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005372:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005376:	f040 812b 	bne.w	80055d0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800537a:	4b7b      	ldr	r3, [pc, #492]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800537c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800537e:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 8005382:	f000 8127 	beq.w	80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8005386:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800538a:	f000 8125 	beq.w	80055d8 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 800538e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005392:	d00d      	beq.n	80053b0 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            frequency = 0;
 8005394:	2000      	movs	r0, #0
 8005396:	e7b7      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = EXTERNAL_CLOCK_VALUE;
 8005398:	4874      	ldr	r0, [pc, #464]	; (800556c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800539a:	e7b5      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800539c:	a807      	add	r0, sp, #28
 800539e:	f7ff fe87 	bl	80050b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80053a2:	9808      	ldr	r0, [sp, #32]
          break;
 80053a4:	e7b0      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80053a6:	a801      	add	r0, sp, #4
 80053a8:	f7ff fd84 	bl	8004eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80053ac:	9801      	ldr	r0, [sp, #4]
          break;
 80053ae:	e7ab      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = HSE_VALUE;
 80053b0:	486f      	ldr	r0, [pc, #444]	; (8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80053b2:	e7a9      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80053b4:	4b6c      	ldr	r3, [pc, #432]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80053b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053b8:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 80053bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053c0:	d027      	beq.n	8005412 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80053c2:	d809      	bhi.n	80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 80053c4:	b303      	cbz	r3, 8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
 80053c6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80053ca:	f040 8107 	bne.w	80055dc <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80053ce:	a804      	add	r0, sp, #16
 80053d0:	f7ff fc72 	bl	8004cb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80053d4:	9804      	ldr	r0, [sp, #16]
          break;
 80053d6:	e797      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
      switch (saiclocksource)
 80053d8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80053dc:	d012      	beq.n	8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 80053de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80053e2:	f040 80fb 	bne.w	80055dc <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80053e6:	4b60      	ldr	r3, [pc, #384]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80053e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80053ea:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 80053ee:	f000 80f7 	beq.w	80055e0 <HAL_RCCEx_GetPeriphCLKFreq+0x334>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80053f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80053f6:	f000 80f5 	beq.w	80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80053fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80053fe:	d00d      	beq.n	800541c <HAL_RCCEx_GetPeriphCLKFreq+0x170>
            frequency = 0;
 8005400:	2000      	movs	r0, #0
 8005402:	e781      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = EXTERNAL_CLOCK_VALUE;
 8005404:	4859      	ldr	r0, [pc, #356]	; (800556c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005406:	e77f      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005408:	a807      	add	r0, sp, #28
 800540a:	f7ff fe51 	bl	80050b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800540e:	9808      	ldr	r0, [sp, #32]
          break;
 8005410:	e77a      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005412:	a801      	add	r0, sp, #4
 8005414:	f7ff fd4e 	bl	8004eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005418:	9801      	ldr	r0, [sp, #4]
          break;
 800541a:	e775      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = HSE_VALUE;
 800541c:	4854      	ldr	r0, [pc, #336]	; (8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800541e:	e773      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8005420:	4b51      	ldr	r3, [pc, #324]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005422:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005424:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 8005428:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800542c:	d027      	beq.n	800547e <HAL_RCCEx_GetPeriphCLKFreq+0x1d2>
 800542e:	d809      	bhi.n	8005444 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8005430:	b303      	cbz	r3, 8005474 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>
 8005432:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005436:	f040 80d7 	bne.w	80055e8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800543a:	a804      	add	r0, sp, #16
 800543c:	f7ff fc3c 	bl	8004cb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005440:	9804      	ldr	r0, [sp, #16]
          break;
 8005442:	e761      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
      switch (saiclocksource)
 8005444:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005448:	d012      	beq.n	8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 800544a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800544e:	f040 80cb 	bne.w	80055e8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8005452:	4b45      	ldr	r3, [pc, #276]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8005456:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 800545a:	f000 80c7 	beq.w	80055ec <HAL_RCCEx_GetPeriphCLKFreq+0x340>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800545e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005462:	f000 80c5 	beq.w	80055f0 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8005466:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800546a:	d00d      	beq.n	8005488 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
            frequency = 0;
 800546c:	2000      	movs	r0, #0
 800546e:	e74b      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = EXTERNAL_CLOCK_VALUE;
 8005470:	483e      	ldr	r0, [pc, #248]	; (800556c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005472:	e749      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005474:	a807      	add	r0, sp, #28
 8005476:	f7ff fe1b 	bl	80050b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800547a:	9808      	ldr	r0, [sp, #32]
          break;
 800547c:	e744      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800547e:	a801      	add	r0, sp, #4
 8005480:	f7ff fd18 	bl	8004eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005484:	9801      	ldr	r0, [sp, #4]
          break;
 8005486:	e73f      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = HSE_VALUE;
 8005488:	4839      	ldr	r0, [pc, #228]	; (8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800548a:	e73d      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800548c:	4b36      	ldr	r3, [pc, #216]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800548e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005490:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 8005494:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005498:	d027      	beq.n	80054ea <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800549a:	d809      	bhi.n	80054b0 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
 800549c:	b303      	cbz	r3, 80054e0 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 800549e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054a2:	f040 80a7 	bne.w	80055f4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80054a6:	a804      	add	r0, sp, #16
 80054a8:	f7ff fc06 	bl	8004cb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80054ac:	9804      	ldr	r0, [sp, #16]
          break;
 80054ae:	e72b      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
      switch (srcclk)
 80054b0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80054b4:	d012      	beq.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 80054b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054ba:	f040 809b 	bne.w	80055f4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80054be:	4b2a      	ldr	r3, [pc, #168]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80054c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80054c2:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 80054c6:	f000 8097 	beq.w	80055f8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80054ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054ce:	f000 8095 	beq.w	80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x350>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80054d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054d6:	d00d      	beq.n	80054f4 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
            frequency = 0;
 80054d8:	2000      	movs	r0, #0
 80054da:	e715      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = EXTERNAL_CLOCK_VALUE;
 80054dc:	4823      	ldr	r0, [pc, #140]	; (800556c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80054de:	e713      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80054e0:	a807      	add	r0, sp, #28
 80054e2:	f7ff fde5 	bl	80050b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80054e6:	9808      	ldr	r0, [sp, #32]
          break;
 80054e8:	e70e      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80054ea:	a801      	add	r0, sp, #4
 80054ec:	f7ff fce2 	bl	8004eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80054f0:	9801      	ldr	r0, [sp, #4]
          break;
 80054f2:	e709      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = HSE_VALUE;
 80054f4:	481e      	ldr	r0, [pc, #120]	; (8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80054f6:	e707      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80054f8:	4b1b      	ldr	r3, [pc, #108]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80054fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 8005500:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005504:	d00a      	beq.n	800551c <HAL_RCCEx_GetPeriphCLKFreq+0x270>
 8005506:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800550a:	d00c      	beq.n	8005526 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800550c:	b10b      	cbz	r3, 8005512 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
          frequency = 0;
 800550e:	2000      	movs	r0, #0
 8005510:	e6fa      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005512:	a804      	add	r0, sp, #16
 8005514:	f7ff fbd0 	bl	8004cb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005518:	9804      	ldr	r0, [sp, #16]
          break;
 800551a:	e6f5      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800551c:	a801      	add	r0, sp, #4
 800551e:	f7ff fcc9 	bl	8004eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005522:	9803      	ldr	r0, [sp, #12]
          break;
 8005524:	e6f0      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8005526:	4b10      	ldr	r3, [pc, #64]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800552a:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 800552e:	d067      	beq.n	8005600 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8005530:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005534:	d066      	beq.n	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x358>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8005536:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800553a:	d001      	beq.n	8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x294>
            frequency = 0;
 800553c:	2000      	movs	r0, #0
 800553e:	e6e3      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = HSE_VALUE;
 8005540:	480b      	ldr	r0, [pc, #44]	; (8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8005542:	e6e1      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8005544:	4b08      	ldr	r3, [pc, #32]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005546:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      switch (srcclk)
 8005548:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 800554c:	d002      	beq.n	8005554 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
 800554e:	b933      	cbnz	r3, 800555e <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
          frequency = 0;
 8005550:	2000      	movs	r0, #0
 8005552:	e6d9      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005554:	a807      	add	r0, sp, #28
 8005556:	f7ff fdab 	bl	80050b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800555a:	9808      	ldr	r0, [sp, #32]
          break;
 800555c:	e6d4      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800555e:	a804      	add	r0, sp, #16
 8005560:	f7ff fbaa 	bl	8004cb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005564:	9806      	ldr	r0, [sp, #24]
          break;
 8005566:	e6cf      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
 8005568:	58024400 	.word	0x58024400
 800556c:	00bb8000 	.word	0x00bb8000
 8005570:	017d7840 	.word	0x017d7840
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8005574:	4b25      	ldr	r3, [pc, #148]	; (800560c <HAL_RCCEx_GetPeriphCLKFreq+0x360>)
 8005576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005578:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 800557c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005580:	d019      	beq.n	80055b6 <HAL_RCCEx_GetPeriphCLKFreq+0x30a>
 8005582:	d90a      	bls.n	800559a <HAL_RCCEx_GetPeriphCLKFreq+0x2ee>
 8005584:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005588:	d03e      	beq.n	8005608 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 800558a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800558e:	d017      	beq.n	80055c0 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8005590:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005594:	d00a      	beq.n	80055ac <HAL_RCCEx_GetPeriphCLKFreq+0x300>
          frequency = 0;
 8005596:	2000      	movs	r0, #0
          break;
 8005598:	e6b6      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
      switch (srcclk)
 800559a:	b14b      	cbz	r3, 80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800559c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80055a0:	d1f9      	bne.n	8005596 <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80055a2:	a804      	add	r0, sp, #16
 80055a4:	f7ff fb88 	bl	8004cb8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80055a8:	9805      	ldr	r0, [sp, #20]
          break;
 80055aa:	e6ad      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = HSI_VALUE;
 80055ac:	4818      	ldr	r0, [pc, #96]	; (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 80055ae:	e6ab      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80055b0:	f7ff fb70 	bl	8004c94 <HAL_RCCEx_GetD3PCLK1Freq>
          break;
 80055b4:	e6a8      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80055b6:	a801      	add	r0, sp, #4
 80055b8:	f7ff fc7c 	bl	8004eb4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80055bc:	9802      	ldr	r0, [sp, #8]
          break;
 80055be:	e6a3      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = HSE_VALUE;
 80055c0:	4814      	ldr	r0, [pc, #80]	; (8005614 <HAL_RCCEx_GetPeriphCLKFreq+0x368>)
          break;
 80055c2:	e6a1      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = 0;
 80055c4:	2000      	movs	r0, #0
 80055c6:	e69f      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = HSI_VALUE;
 80055c8:	4811      	ldr	r0, [pc, #68]	; (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 80055ca:	e69d      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = CSI_VALUE;
 80055cc:	4812      	ldr	r0, [pc, #72]	; (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80055ce:	e69b      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = 0;
 80055d0:	2000      	movs	r0, #0
 80055d2:	e699      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = HSI_VALUE;
 80055d4:	480e      	ldr	r0, [pc, #56]	; (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 80055d6:	e697      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = CSI_VALUE;
 80055d8:	480f      	ldr	r0, [pc, #60]	; (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80055da:	e695      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = 0;
 80055dc:	2000      	movs	r0, #0
 80055de:	e693      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = HSI_VALUE;
 80055e0:	480b      	ldr	r0, [pc, #44]	; (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 80055e2:	e691      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = CSI_VALUE;
 80055e4:	480c      	ldr	r0, [pc, #48]	; (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80055e6:	e68f      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = 0;
 80055e8:	2000      	movs	r0, #0
 80055ea:	e68d      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = HSI_VALUE;
 80055ec:	4808      	ldr	r0, [pc, #32]	; (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 80055ee:	e68b      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = CSI_VALUE;
 80055f0:	4809      	ldr	r0, [pc, #36]	; (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80055f2:	e689      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = 0;
 80055f4:	2000      	movs	r0, #0
 80055f6:	e687      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = HSI_VALUE;
 80055f8:	4805      	ldr	r0, [pc, #20]	; (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 80055fa:	e685      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = CSI_VALUE;
 80055fc:	4806      	ldr	r0, [pc, #24]	; (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80055fe:	e683      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = HSI_VALUE;
 8005600:	4803      	ldr	r0, [pc, #12]	; (8005610 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 8005602:	e681      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
            frequency = CSI_VALUE;
 8005604:	4804      	ldr	r0, [pc, #16]	; (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8005606:	e67f      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          frequency = CSI_VALUE;
 8005608:	4803      	ldr	r0, [pc, #12]	; (8005618 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
  return frequency;
 800560a:	e67d      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
 800560c:	58024400 	.word	0x58024400
 8005610:	03d09000 	.word	0x03d09000
 8005614:	017d7840 	.word	0x017d7840
 8005618:	003d0900 	.word	0x003d0900

0800561c <HAL_RNG_Init>:
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800561c:	2800      	cmp	r0, #0
 800561e:	d036      	beq.n	800568e <HAL_RNG_Init+0x72>
{
 8005620:	b538      	push	{r3, r4, r5, lr}
 8005622:	4604      	mov	r4, r0

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8005624:	7a43      	ldrb	r3, [r0, #9]
 8005626:	b1b3      	cbz	r3, 8005656 <HAL_RNG_Init+0x3a>
    HAL_RNG_MspInit(hrng);
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8005628:	2302      	movs	r3, #2
 800562a:	7263      	strb	r3, [r4, #9]
      return HAL_ERROR;
    }
  }
#else
  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 800562c:	6822      	ldr	r2, [r4, #0]
 800562e:	6813      	ldr	r3, [r2, #0]
 8005630:	f023 0320 	bic.w	r3, r3, #32
 8005634:	6861      	ldr	r1, [r4, #4]
 8005636:	430b      	orrs	r3, r1
 8005638:	6013      	str	r3, [r2, #0]
#endif /* end of RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800563a:	6822      	ldr	r2, [r4, #0]
 800563c:	6813      	ldr	r3, [r2, #0]
 800563e:	f043 0304 	orr.w	r3, r3, #4
 8005642:	6013      	str	r3, [r2, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8005644:	6823      	ldr	r3, [r4, #0]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f013 0f40 	tst.w	r3, #64	; 0x40
 800564c:	d007      	beq.n	800565e <HAL_RNG_Init+0x42>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 800564e:	2304      	movs	r3, #4
 8005650:	7263      	strb	r3, [r4, #9]
    return HAL_ERROR;
 8005652:	2001      	movs	r0, #1
  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;

  /* Return function status */
  return HAL_OK;
}
 8005654:	bd38      	pop	{r3, r4, r5, pc}
    hrng->Lock = HAL_UNLOCKED;
 8005656:	7203      	strb	r3, [r0, #8]
    HAL_RNG_MspInit(hrng);
 8005658:	f005 ffe4 	bl	800b624 <HAL_RNG_MspInit>
 800565c:	e7e4      	b.n	8005628 <HAL_RNG_Init+0xc>
  tickstart = HAL_GetTick();
 800565e:	f7fb f81d 	bl	800069c <HAL_GetTick>
 8005662:	4605      	mov	r5, r0
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8005664:	6823      	ldr	r3, [r4, #0]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	f013 0f04 	tst.w	r3, #4
 800566c:	d00a      	beq.n	8005684 <HAL_RNG_Init+0x68>
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800566e:	f7fb f815 	bl	800069c <HAL_GetTick>
 8005672:	1b40      	subs	r0, r0, r5
 8005674:	2802      	cmp	r0, #2
 8005676:	d9f5      	bls.n	8005664 <HAL_RNG_Init+0x48>
      hrng->State = HAL_RNG_STATE_ERROR;
 8005678:	2304      	movs	r3, #4
 800567a:	7263      	strb	r3, [r4, #9]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800567c:	2302      	movs	r3, #2
 800567e:	60e3      	str	r3, [r4, #12]
      return HAL_ERROR;
 8005680:	2001      	movs	r0, #1
 8005682:	e7e7      	b.n	8005654 <HAL_RNG_Init+0x38>
  hrng->State = HAL_RNG_STATE_READY;
 8005684:	2301      	movs	r3, #1
 8005686:	7263      	strb	r3, [r4, #9]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005688:	2000      	movs	r0, #0
 800568a:	60e0      	str	r0, [r4, #12]
  return HAL_OK;
 800568c:	e7e2      	b.n	8005654 <HAL_RNG_Init+0x38>
    return HAL_ERROR;
 800568e:	2001      	movs	r0, #1
}
 8005690:	4770      	bx	lr

08005692 <HAL_RNG_GenerateRandomNumber>:
{
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  /* Process Locked */
  __HAL_LOCK(hrng);
 8005692:	7a03      	ldrb	r3, [r0, #8]
 8005694:	2b01      	cmp	r3, #1
 8005696:	d02b      	beq.n	80056f0 <HAL_RNG_GenerateRandomNumber+0x5e>
{
 8005698:	b570      	push	{r4, r5, r6, lr}
 800569a:	460d      	mov	r5, r1
 800569c:	4604      	mov	r4, r0
  __HAL_LOCK(hrng);
 800569e:	2301      	movs	r3, #1
 80056a0:	7203      	strb	r3, [r0, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80056a2:	7a43      	ldrb	r3, [r0, #9]
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d005      	beq.n	80056b6 <HAL_RNG_GenerateRandomNumber+0x24>

    hrng->State = HAL_RNG_STATE_READY;
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80056aa:	2304      	movs	r3, #4
 80056ac:	60c3      	str	r3, [r0, #12]
    status = HAL_ERROR;
 80056ae:	2001      	movs	r0, #1
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80056b0:	2300      	movs	r3, #0
 80056b2:	7223      	strb	r3, [r4, #8]

  return status;
}
 80056b4:	bd70      	pop	{r4, r5, r6, pc}
    hrng->State = HAL_RNG_STATE_BUSY;
 80056b6:	2302      	movs	r3, #2
 80056b8:	7243      	strb	r3, [r0, #9]
    tickstart = HAL_GetTick();
 80056ba:	f7fa ffef 	bl	800069c <HAL_GetTick>
 80056be:	4606      	mov	r6, r0
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80056c0:	6823      	ldr	r3, [r4, #0]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	f012 0f01 	tst.w	r2, #1
 80056c8:	d10b      	bne.n	80056e2 <HAL_RNG_GenerateRandomNumber+0x50>
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80056ca:	f7fa ffe7 	bl	800069c <HAL_GetTick>
 80056ce:	1b80      	subs	r0, r0, r6
 80056d0:	2802      	cmp	r0, #2
 80056d2:	d9f5      	bls.n	80056c0 <HAL_RNG_GenerateRandomNumber+0x2e>
        hrng->State = HAL_RNG_STATE_READY;
 80056d4:	2001      	movs	r0, #1
 80056d6:	7260      	strb	r0, [r4, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80056d8:	2302      	movs	r3, #2
 80056da:	60e3      	str	r3, [r4, #12]
        __HAL_UNLOCK(hrng);
 80056dc:	2300      	movs	r3, #0
 80056de:	7223      	strb	r3, [r4, #8]
        return HAL_ERROR;
 80056e0:	e7e8      	b.n	80056b4 <HAL_RNG_GenerateRandomNumber+0x22>
    hrng->RandomNumber = hrng->Instance->DR;
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	6123      	str	r3, [r4, #16]
    *random32bit = hrng->RandomNumber;
 80056e6:	602b      	str	r3, [r5, #0]
    hrng->State = HAL_RNG_STATE_READY;
 80056e8:	2301      	movs	r3, #1
 80056ea:	7263      	strb	r3, [r4, #9]
  HAL_StatusTypeDef status = HAL_OK;
 80056ec:	2000      	movs	r0, #0
 80056ee:	e7df      	b.n	80056b0 <HAL_RNG_GenerateRandomNumber+0x1e>
  __HAL_LOCK(hrng);
 80056f0:	2002      	movs	r0, #2
}
 80056f2:	4770      	bx	lr

080056f4 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80056f4:	b430      	push	{r4, r5}
  HAL_StatusTypeDef status = HAL_OK;

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80056f6:	2400      	movs	r4, #0
 80056f8:	6444      	str	r4, [r0, #68]	; 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80056fa:	64c4      	str	r4, [r0, #76]	; 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80056fc:	6845      	ldr	r5, [r0, #4]
 80056fe:	2d02      	cmp	r5, #2
 8005700:	bf14      	ite	ne
 8005702:	2400      	movne	r4, #0
 8005704:	2401      	moveq	r4, #1
 8005706:	2d00      	cmp	r5, #0
 8005708:	bf08      	it	eq
 800570a:	2401      	moveq	r4, #1
 800570c:	b1c4      	cbz	r4, 8005740 <SAI_InitI2S+0x4c>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800570e:	2400      	movs	r4, #0
 8005710:	6504      	str	r4, [r0, #80]	; 0x50
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005712:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 8005716:	65c4      	str	r4, [r0, #92]	; 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005718:	f64f 74ff 	movw	r4, #65535	; 0xffff
 800571c:	6744      	str	r4, [r0, #116]	; 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 800571e:	2400      	movs	r4, #0
 8005720:	6684      	str	r4, [r0, #104]	; 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8005722:	6703      	str	r3, [r0, #112]	; 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005724:	f013 0f01 	tst.w	r3, #1
 8005728:	d14b      	bne.n	80057c2 <SAI_InitI2S+0xce>
  {
    return HAL_ERROR;
  }

  if (protocol == SAI_I2S_STANDARD)
 800572a:	b961      	cbnz	r1, 8005746 <SAI_InitI2S+0x52>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800572c:	6604      	str	r4, [r0, #96]	; 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800572e:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8005732:	6644      	str	r4, [r0, #100]	; 0x64
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
  }

  /* Frame definition */
  switch (datasize)
 8005734:	2a03      	cmp	r2, #3
 8005736:	d83f      	bhi.n	80057b8 <SAI_InitI2S+0xc4>
 8005738:	e8df f002 	tbb	[pc, r2]
 800573c:	33281e0b 	.word	0x33281e0b
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005740:	2401      	movs	r4, #1
 8005742:	6504      	str	r4, [r0, #80]	; 0x50
 8005744:	e7e5      	b.n	8005712 <SAI_InitI2S+0x1e>
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005746:	f44f 3400 	mov.w	r4, #131072	; 0x20000
 800574a:	6604      	str	r4, [r0, #96]	; 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800574c:	2400      	movs	r4, #0
 800574e:	6644      	str	r4, [r0, #100]	; 0x64
 8005750:	e7f0      	b.n	8005734 <SAI_InitI2S+0x40>
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005752:	2480      	movs	r4, #128	; 0x80
 8005754:	6484      	str	r4, [r0, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005756:	085b      	lsrs	r3, r3, #1
 8005758:	015c      	lsls	r4, r3, #5
 800575a:	6544      	str	r4, [r0, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800575c:	011b      	lsls	r3, r3, #4
 800575e:	6583      	str	r3, [r0, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005760:	2340      	movs	r3, #64	; 0x40
 8005762:	66c3      	str	r3, [r0, #108]	; 0x6c
  HAL_StatusTypeDef status = HAL_OK;
 8005764:	2300      	movs	r3, #0
      break;
    default :
      status = HAL_ERROR;
      break;
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005766:	2902      	cmp	r1, #2
 8005768:	d12c      	bne.n	80057c4 <SAI_InitI2S+0xd0>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800576a:	2a01      	cmp	r2, #1
 800576c:	d026      	beq.n	80057bc <SAI_InitI2S+0xc8>
    {
      hsai->SlotInit.FirstBitOffset = 16;
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800576e:	2a02      	cmp	r2, #2
 8005770:	d128      	bne.n	80057c4 <SAI_InitI2S+0xd0>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005772:	2208      	movs	r2, #8
 8005774:	6682      	str	r2, [r0, #104]	; 0x68
 8005776:	e025      	b.n	80057c4 <SAI_InitI2S+0xd0>
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005778:	2480      	movs	r4, #128	; 0x80
 800577a:	6484      	str	r4, [r0, #72]	; 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800577c:	085b      	lsrs	r3, r3, #1
 800577e:	019d      	lsls	r5, r3, #6
 8005780:	6545      	str	r5, [r0, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005782:	015b      	lsls	r3, r3, #5
 8005784:	6583      	str	r3, [r0, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005786:	66c4      	str	r4, [r0, #108]	; 0x6c
  HAL_StatusTypeDef status = HAL_OK;
 8005788:	2300      	movs	r3, #0
      break;
 800578a:	e7ec      	b.n	8005766 <SAI_InitI2S+0x72>
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800578c:	24c0      	movs	r4, #192	; 0xc0
 800578e:	6484      	str	r4, [r0, #72]	; 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005790:	085b      	lsrs	r3, r3, #1
 8005792:	019c      	lsls	r4, r3, #6
 8005794:	6544      	str	r4, [r0, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005796:	015b      	lsls	r3, r3, #5
 8005798:	6583      	str	r3, [r0, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800579a:	2380      	movs	r3, #128	; 0x80
 800579c:	66c3      	str	r3, [r0, #108]	; 0x6c
  HAL_StatusTypeDef status = HAL_OK;
 800579e:	2300      	movs	r3, #0
      break;
 80057a0:	e7e1      	b.n	8005766 <SAI_InitI2S+0x72>
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80057a2:	24e0      	movs	r4, #224	; 0xe0
 80057a4:	6484      	str	r4, [r0, #72]	; 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80057a6:	085b      	lsrs	r3, r3, #1
 80057a8:	019c      	lsls	r4, r3, #6
 80057aa:	6544      	str	r4, [r0, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80057ac:	015b      	lsls	r3, r3, #5
 80057ae:	6583      	str	r3, [r0, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80057b0:	2380      	movs	r3, #128	; 0x80
 80057b2:	66c3      	str	r3, [r0, #108]	; 0x6c
  HAL_StatusTypeDef status = HAL_OK;
 80057b4:	2300      	movs	r3, #0
      break;
 80057b6:	e7d6      	b.n	8005766 <SAI_InitI2S+0x72>
      status = HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e7d4      	b.n	8005766 <SAI_InitI2S+0x72>
      hsai->SlotInit.FirstBitOffset = 16;
 80057bc:	2110      	movs	r1, #16
 80057be:	6681      	str	r1, [r0, #104]	; 0x68
 80057c0:	e7d5      	b.n	800576e <SAI_InitI2S+0x7a>
    return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
    }
  }
  return status;
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	bc30      	pop	{r4, r5}
 80057c8:	4770      	bx	lr

080057ca <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80057ca:	b430      	push	{r4, r5}
  HAL_StatusTypeDef status = HAL_OK;

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80057cc:	2400      	movs	r4, #0
 80057ce:	6444      	str	r4, [r0, #68]	; 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80057d0:	64c4      	str	r4, [r0, #76]	; 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80057d2:	6845      	ldr	r5, [r0, #4]
 80057d4:	2d02      	cmp	r5, #2
 80057d6:	bf14      	ite	ne
 80057d8:	2400      	movne	r4, #0
 80057da:	2401      	moveq	r4, #1
 80057dc:	2d00      	cmp	r5, #0
 80057de:	bf08      	it	eq
 80057e0:	2401      	moveq	r4, #1
 80057e2:	b1c4      	cbz	r4, 8005816 <SAI_InitPCM+0x4c>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80057e4:	2401      	movs	r4, #1
 80057e6:	6504      	str	r4, [r0, #80]	; 0x50
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 80057e8:	2400      	movs	r4, #0
 80057ea:	65c4      	str	r4, [r0, #92]	; 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 80057ec:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 80057f0:	6605      	str	r5, [r0, #96]	; 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 80057f2:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 80057f6:	6645      	str	r5, [r0, #100]	; 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 80057f8:	6684      	str	r4, [r0, #104]	; 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 80057fa:	6703      	str	r3, [r0, #112]	; 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80057fc:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8005800:	6744      	str	r4, [r0, #116]	; 0x74

  if (protocol == SAI_PCM_SHORT)
 8005802:	2904      	cmp	r1, #4
 8005804:	d00a      	beq.n	800581c <SAI_InitPCM+0x52>
      hsai->FrameInit.ActiveFrameLength = 1;
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 8005806:	210d      	movs	r1, #13
 8005808:	6581      	str	r1, [r0, #88]	; 0x58
  }

  switch (datasize)
 800580a:	2a03      	cmp	r2, #3
 800580c:	d829      	bhi.n	8005862 <SAI_InitPCM+0x98>
 800580e:	e8df f002 	tbb	[pc, r2]
 8005812:	1108      	.short	0x1108
 8005814:	2018      	.short	0x2018
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005816:	2400      	movs	r4, #0
 8005818:	6504      	str	r4, [r0, #80]	; 0x50
 800581a:	e7e5      	b.n	80057e8 <SAI_InitPCM+0x1e>
      hsai->FrameInit.ActiveFrameLength = 1;
 800581c:	2101      	movs	r1, #1
 800581e:	6581      	str	r1, [r0, #88]	; 0x58
 8005820:	e7f3      	b.n	800580a <SAI_InitPCM+0x40>
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005822:	2280      	movs	r2, #128	; 0x80
 8005824:	6482      	str	r2, [r0, #72]	; 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8005826:	011b      	lsls	r3, r3, #4
 8005828:	6543      	str	r3, [r0, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800582a:	2340      	movs	r3, #64	; 0x40
 800582c:	66c3      	str	r3, [r0, #108]	; 0x6c
  HAL_StatusTypeDef status = HAL_OK;
 800582e:	2000      	movs	r0, #0
      status = HAL_ERROR;
      break;
  }

  return status;
}
 8005830:	bc30      	pop	{r4, r5}
 8005832:	4770      	bx	lr
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005834:	2280      	movs	r2, #128	; 0x80
 8005836:	6482      	str	r2, [r0, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005838:	015b      	lsls	r3, r3, #5
 800583a:	6543      	str	r3, [r0, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800583c:	66c2      	str	r2, [r0, #108]	; 0x6c
  HAL_StatusTypeDef status = HAL_OK;
 800583e:	2000      	movs	r0, #0
      break;
 8005840:	e7f6      	b.n	8005830 <SAI_InitPCM+0x66>
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005842:	22c0      	movs	r2, #192	; 0xc0
 8005844:	6482      	str	r2, [r0, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005846:	015b      	lsls	r3, r3, #5
 8005848:	6543      	str	r3, [r0, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800584a:	2380      	movs	r3, #128	; 0x80
 800584c:	66c3      	str	r3, [r0, #108]	; 0x6c
  HAL_StatusTypeDef status = HAL_OK;
 800584e:	2000      	movs	r0, #0
      break;
 8005850:	e7ee      	b.n	8005830 <SAI_InitPCM+0x66>
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005852:	22e0      	movs	r2, #224	; 0xe0
 8005854:	6482      	str	r2, [r0, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005856:	015b      	lsls	r3, r3, #5
 8005858:	6543      	str	r3, [r0, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800585a:	2380      	movs	r3, #128	; 0x80
 800585c:	66c3      	str	r3, [r0, #108]	; 0x6c
  HAL_StatusTypeDef status = HAL_OK;
 800585e:	2000      	movs	r0, #0
      break;
 8005860:	e7e6      	b.n	8005830 <SAI_InitPCM+0x66>
      status = HAL_ERROR;
 8005862:	2001      	movs	r0, #1
 8005864:	e7e4      	b.n	8005830 <SAI_InitPCM+0x66>

08005866 <SAI_InterruptFlag>:
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
  uint32_t tmpIT = SAI_IT_OVRUDR;

  if (mode == SAI_MODE_IT)
 8005866:	2901      	cmp	r1, #1
 8005868:	d00a      	beq.n	8005880 <SAI_InterruptFlag+0x1a>
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800586a:	2301      	movs	r3, #1
  {
    tmpIT |= SAI_IT_FREQ;
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800586c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800586e:	2a08      	cmp	r2, #8
 8005870:	d008      	beq.n	8005884 <SAI_InterruptFlag+0x1e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
  {
    tmpIT |= SAI_IT_CNRDY;
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005872:	6842      	ldr	r2, [r0, #4]
 8005874:	3a02      	subs	r2, #2
 8005876:	2a01      	cmp	r2, #1
 8005878:	d90c      	bls.n	8005894 <SAI_InterruptFlag+0x2e>
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800587a:	f043 0004 	orr.w	r0, r3, #4
  }
  return tmpIT;
}
 800587e:	4770      	bx	lr
    tmpIT |= SAI_IT_FREQ;
 8005880:	2309      	movs	r3, #9
 8005882:	e7f3      	b.n	800586c <SAI_InterruptFlag+0x6>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005884:	6842      	ldr	r2, [r0, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005886:	2a01      	cmp	r2, #1
 8005888:	bf18      	it	ne
 800588a:	2a03      	cmpne	r2, #3
 800588c:	d1f1      	bne.n	8005872 <SAI_InterruptFlag+0xc>
    tmpIT |= SAI_IT_CNRDY;
 800588e:	f043 0310 	orr.w	r3, r3, #16
 8005892:	e7ee      	b.n	8005872 <SAI_InterruptFlag+0xc>
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8005894:	f043 0060 	orr.w	r0, r3, #96	; 0x60
 8005898:	4770      	bx	lr
	...

0800589c <SAI_Disable>:
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800589c:	4b0e      	ldr	r3, [pc, #56]	; (80058d8 <SAI_Disable+0x3c>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a0e      	ldr	r2, [pc, #56]	; (80058dc <SAI_Disable+0x40>)
 80058a2:	fba2 2303 	umull	r2, r3, r2, r3
 80058a6:	0b1b      	lsrs	r3, r3, #12
 80058a8:	009b      	lsls	r3, r3, #2
  HAL_StatusTypeDef status = HAL_OK;

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80058aa:	6801      	ldr	r1, [r0, #0]
 80058ac:	680a      	ldr	r2, [r1, #0]
 80058ae:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80058b2:	600a      	str	r2, [r1, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80058b4:	b13b      	cbz	r3, 80058c6 <SAI_Disable+0x2a>
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
      status = HAL_TIMEOUT;
      break;
    }
    count--;
 80058b6:	3b01      	subs	r3, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80058b8:	6802      	ldr	r2, [r0, #0]
 80058ba:	6812      	ldr	r2, [r2, #0]
 80058bc:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80058c0:	d1f8      	bne.n	80058b4 <SAI_Disable+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 80058c2:	2000      	movs	r0, #0

  return status;
}
 80058c4:	4770      	bx	lr
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80058c6:	f8d0 3094 	ldr.w	r3, [r0, #148]	; 0x94
 80058ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058ce:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
      status = HAL_TIMEOUT;
 80058d2:	2003      	movs	r0, #3
      break;
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop
 80058d8:	20000010 	.word	0x20000010
 80058dc:	95cbec1b 	.word	0x95cbec1b

080058e0 <HAL_SAI_Init>:
{
 80058e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hsai == NULL)
 80058e4:	2800      	cmp	r0, #0
 80058e6:	f000 81cd 	beq.w	8005c84 <HAL_SAI_Init+0x3a4>
 80058ea:	4604      	mov	r4, r0
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 80058ec:	f7fa fef0 	bl	80006d0 <HAL_GetREVID>
  if (hsai->Init.PdmInit.Activation == ENABLE)
 80058f0:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d025      	beq.n	8005944 <HAL_SAI_Init+0x64>
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80058f8:	6823      	ldr	r3, [r4, #0]
 80058fa:	49b1      	ldr	r1, [pc, #708]	; (8005bc0 <HAL_SAI_Init+0x2e0>)
 80058fc:	4ab1      	ldr	r2, [pc, #708]	; (8005bc4 <HAL_SAI_Init+0x2e4>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	bf18      	it	ne
 8005902:	428b      	cmpne	r3, r1
 8005904:	d030      	beq.n	8005968 <HAL_SAI_Init+0x88>
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8005906:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800590a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800590e:	4293      	cmp	r3, r2
 8005910:	bf18      	it	ne
 8005912:	428b      	cmpne	r3, r1
 8005914:	d045      	beq.n	80059a2 <HAL_SAI_Init+0xc2>
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8005916:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800591a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800591e:	4293      	cmp	r3, r2
 8005920:	bf18      	it	ne
 8005922:	428b      	cmpne	r3, r1
 8005924:	d03f      	beq.n	80059a6 <HAL_SAI_Init+0xc6>
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8005926:	f101 51c0 	add.w	r1, r1, #402653184	; 0x18000000
 800592a:	f5a1 3186 	sub.w	r1, r1, #68608	; 0x10c00
 800592e:	f102 52c0 	add.w	r2, r2, #402653184	; 0x18000000
 8005932:	f5a2 3286 	sub.w	r2, r2, #68608	; 0x10c00
 8005936:	4293      	cmp	r3, r2
 8005938:	bf18      	it	ne
 800593a:	428b      	cmpne	r3, r1
 800593c:	f040 81a8 	bne.w	8005c90 <HAL_SAI_Init+0x3b0>
    SaiBaseAddress = SAI4;
 8005940:	4ea1      	ldr	r6, [pc, #644]	; (8005bc8 <HAL_SAI_Init+0x2e8>)
 8005942:	e012      	b.n	800596a <HAL_SAI_Init+0x8a>
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8005944:	6823      	ldr	r3, [r4, #0]
 8005946:	499e      	ldr	r1, [pc, #632]	; (8005bc0 <HAL_SAI_Init+0x2e0>)
 8005948:	4aa0      	ldr	r2, [pc, #640]	; (8005bcc <HAL_SAI_Init+0x2ec>)
 800594a:	428b      	cmp	r3, r1
 800594c:	bf18      	it	ne
 800594e:	4293      	cmpne	r3, r2
 8005950:	f040 819c 	bne.w	8005c8c <HAL_SAI_Init+0x3ac>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8005954:	6863      	ldr	r3, [r4, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8005956:	2b01      	cmp	r3, #1
 8005958:	d001      	beq.n	800595e <HAL_SAI_Init+0x7e>
      return HAL_ERROR;
 800595a:	2501      	movs	r5, #1
 800595c:	e193      	b.n	8005c86 <HAL_SAI_Init+0x3a6>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800595e:	6c63      	ldr	r3, [r4, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8005960:	2b00      	cmp	r3, #0
 8005962:	d0c9      	beq.n	80058f8 <HAL_SAI_Init+0x18>
      return HAL_ERROR;
 8005964:	2501      	movs	r5, #1
 8005966:	e18e      	b.n	8005c86 <HAL_SAI_Init+0x3a6>
    SaiBaseAddress = SAI1;
 8005968:	4e99      	ldr	r6, [pc, #612]	; (8005bd0 <HAL_SAI_Init+0x2f0>)
  if (hsai->State == HAL_SAI_STATE_RESET)
 800596a:	f894 3091 	ldrb.w	r3, [r4, #145]	; 0x91
 800596e:	b1e3      	cbz	r3, 80059aa <HAL_SAI_Init+0xca>
  if(SAI_Disable(hsai) != HAL_OK)
 8005970:	4620      	mov	r0, r4
 8005972:	f7ff ff93 	bl	800589c <SAI_Disable>
 8005976:	4605      	mov	r5, r0
 8005978:	2800      	cmp	r0, #0
 800597a:	f040 818b 	bne.w	8005c94 <HAL_SAI_Init+0x3b4>
  hsai->State = HAL_SAI_STATE_BUSY;
 800597e:	2302      	movs	r3, #2
 8005980:	f884 3091 	strb.w	r3, [r4, #145]	; 0x91
  switch (hsai->Init.SynchroExt)
 8005984:	68e3      	ldr	r3, [r4, #12]
 8005986:	2b01      	cmp	r3, #1
 8005988:	d017      	beq.n	80059ba <HAL_SAI_Init+0xda>
 800598a:	2b02      	cmp	r3, #2
 800598c:	d013      	beq.n	80059b6 <HAL_SAI_Init+0xd6>
      tmpregisterGCR = 0;
 800598e:	2200      	movs	r2, #0
  switch (hsai->Init.Synchro)
 8005990:	68a3      	ldr	r3, [r4, #8]
 8005992:	3b01      	subs	r3, #1
 8005994:	2b04      	cmp	r3, #4
 8005996:	d812      	bhi.n	80059be <HAL_SAI_Init+0xde>
 8005998:	e8df f003 	tbb	[pc, r3]
 800599c:	1b161325 	.word	0x1b161325
 80059a0:	20          	.byte	0x20
 80059a1:	00          	.byte	0x00
    SaiBaseAddress = SAI2;
 80059a2:	4e8c      	ldr	r6, [pc, #560]	; (8005bd4 <HAL_SAI_Init+0x2f4>)
 80059a4:	e7e1      	b.n	800596a <HAL_SAI_Init+0x8a>
    SaiBaseAddress = SAI3;
 80059a6:	4e8c      	ldr	r6, [pc, #560]	; (8005bd8 <HAL_SAI_Init+0x2f8>)
 80059a8:	e7df      	b.n	800596a <HAL_SAI_Init+0x8a>
    hsai->Lock = HAL_UNLOCKED;
 80059aa:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
    HAL_SAI_MspInit(hsai);
 80059ae:	4620      	mov	r0, r4
 80059b0:	f005 fe8e 	bl	800b6d0 <HAL_SAI_MspInit>
 80059b4:	e7dc      	b.n	8005970 <HAL_SAI_Init+0x90>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80059b6:	2220      	movs	r2, #32
      break;
 80059b8:	e7ea      	b.n	8005990 <HAL_SAI_Init+0xb0>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80059ba:	2210      	movs	r2, #16
 80059bc:	e7e8      	b.n	8005990 <HAL_SAI_Init+0xb0>
      syncen_bits = 0;
 80059be:	2700      	movs	r7, #0
 80059c0:	e013      	b.n	80059ea <HAL_SAI_Init+0x10a>
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80059c2:	f44f 6700 	mov.w	r7, #2048	; 0x800
      break;
 80059c6:	e010      	b.n	80059ea <HAL_SAI_Init+0x10a>
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80059c8:	f042 0201 	orr.w	r2, r2, #1
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80059cc:	f44f 6700 	mov.w	r7, #2048	; 0x800
      break;
 80059d0:	e00b      	b.n	80059ea <HAL_SAI_Init+0x10a>
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 80059d2:	f042 0202 	orr.w	r2, r2, #2
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80059d6:	f44f 6700 	mov.w	r7, #2048	; 0x800
      break;
 80059da:	e006      	b.n	80059ea <HAL_SAI_Init+0x10a>
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 80059dc:	f042 0203 	orr.w	r2, r2, #3
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80059e0:	f44f 6700 	mov.w	r7, #2048	; 0x800
      break;
 80059e4:	e001      	b.n	80059ea <HAL_SAI_Init+0x10a>
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80059e6:	f44f 6780 	mov.w	r7, #1024	; 0x400
  SaiBaseAddress->GCR = tmpregisterGCR;
 80059ea:	6032      	str	r2, [r6, #0]
  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80059ec:	6a23      	ldr	r3, [r4, #32]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d043      	beq.n	8005a7a <HAL_SAI_Init+0x19a>
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80059f2:	6823      	ldr	r3, [r4, #0]
 80059f4:	4972      	ldr	r1, [pc, #456]	; (8005bc0 <HAL_SAI_Init+0x2e0>)
 80059f6:	4a73      	ldr	r2, [pc, #460]	; (8005bc4 <HAL_SAI_Init+0x2e4>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	bf18      	it	ne
 80059fc:	428b      	cmpne	r3, r1
 80059fe:	f000 80c5 	beq.w	8005b8c <HAL_SAI_Init+0x2ac>
    uint32_t freq = 0;
 8005a02:	2000      	movs	r0, #0
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8005a04:	6823      	ldr	r3, [r4, #0]
 8005a06:	4975      	ldr	r1, [pc, #468]	; (8005bdc <HAL_SAI_Init+0x2fc>)
 8005a08:	4a75      	ldr	r2, [pc, #468]	; (8005be0 <HAL_SAI_Init+0x300>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	bf18      	it	ne
 8005a0e:	428b      	cmpne	r3, r1
 8005a10:	f000 80c1 	beq.w	8005b96 <HAL_SAI_Init+0x2b6>
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8005a14:	6823      	ldr	r3, [r4, #0]
 8005a16:	4973      	ldr	r1, [pc, #460]	; (8005be4 <HAL_SAI_Init+0x304>)
 8005a18:	4a73      	ldr	r2, [pc, #460]	; (8005be8 <HAL_SAI_Init+0x308>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	bf18      	it	ne
 8005a1e:	428b      	cmpne	r3, r1
 8005a20:	f000 80be 	beq.w	8005ba0 <HAL_SAI_Init+0x2c0>
    if (hsai->Instance == SAI4_Block_A)
 8005a24:	6822      	ldr	r2, [r4, #0]
 8005a26:	4b69      	ldr	r3, [pc, #420]	; (8005bcc <HAL_SAI_Init+0x2ec>)
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	f000 80be 	beq.w	8005baa <HAL_SAI_Init+0x2ca>
    if (hsai->Instance == SAI4_Block_B)
 8005a2e:	6822      	ldr	r2, [r4, #0]
 8005a30:	4b6e      	ldr	r3, [pc, #440]	; (8005bec <HAL_SAI_Init+0x30c>)
 8005a32:	429a      	cmp	r2, r3
 8005a34:	f000 80be 	beq.w	8005bb4 <HAL_SAI_Init+0x2d4>
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8005a38:	69a3      	ldr	r3, [r4, #24]
 8005a3a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005a3e:	f000 80df 	beq.w	8005c00 <HAL_SAI_Init+0x320>
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8005a42:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005a44:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a48:	f000 80e4 	beq.w	8005c14 <HAL_SAI_Init+0x334>
 8005a4c:	2301      	movs	r3, #1
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8005a4e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005a52:	0041      	lsls	r1, r0, #1
 8005a54:	6a22      	ldr	r2, [r4, #32]
 8005a56:	fb03 f302 	mul.w	r3, r3, r2
 8005a5a:	021b      	lsls	r3, r3, #8
 8005a5c:	fbb1 f1f3 	udiv	r1, r1, r3
    hsai->Init.Mckdiv = tmpval / 10U;
 8005a60:	4b63      	ldr	r3, [pc, #396]	; (8005bf0 <HAL_SAI_Init+0x310>)
 8005a62:	fba3 2301 	umull	r2, r3, r3, r1
 8005a66:	08db      	lsrs	r3, r3, #3
 8005a68:	6263      	str	r3, [r4, #36]	; 0x24
    if ((tmpval % 10U) > 8U)
 8005a6a:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8005a6e:	0042      	lsls	r2, r0, #1
 8005a70:	1a8a      	subs	r2, r1, r2
 8005a72:	2a08      	cmp	r2, #8
 8005a74:	d901      	bls.n	8005a7a <HAL_SAI_Init+0x19a>
      hsai->Init.Mckdiv += 1U;
 8005a76:	3301      	adds	r3, #1
 8005a78:	6263      	str	r3, [r4, #36]	; 0x24
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005a7a:	6862      	ldr	r2, [r4, #4]
 8005a7c:	2a02      	cmp	r2, #2
 8005a7e:	bf14      	ite	ne
 8005a80:	2300      	movne	r3, #0
 8005a82:	2301      	moveq	r3, #1
 8005a84:	2a00      	cmp	r2, #0
 8005a86:	bf08      	it	eq
 8005a88:	2301      	moveq	r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	f000 80c7 	beq.w	8005c1e <HAL_SAI_Init+0x33e>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005a90:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	f000 80c0 	beq.w	8005c18 <HAL_SAI_Init+0x338>
 8005a98:	f44f 7800 	mov.w	r8, #512	; 0x200
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8005a9c:	f7fa fe18 	bl	80006d0 <HAL_GetREVID>
 8005aa0:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8005aa4:	f0c0 80c4 	bcc.w	8005c30 <HAL_SAI_Init+0x350>
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005aa8:	6822      	ldr	r2, [r4, #0]
 8005aaa:	6811      	ldr	r1, [r2, #0]
 8005aac:	4b51      	ldr	r3, [pc, #324]	; (8005bf4 <HAL_SAI_Init+0x314>)
 8005aae:	400b      	ands	r3, r1
 8005ab0:	6013      	str	r3, [r2, #0]
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005ab2:	6821      	ldr	r1, [r4, #0]
 8005ab4:	680a      	ldr	r2, [r1, #0]
 8005ab6:	6863      	ldr	r3, [r4, #4]
 8005ab8:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8005aba:	4303      	orrs	r3, r0
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005abc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005abe:	4303      	orrs	r3, r0
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005ac0:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8005ac2:	4303      	orrs	r3, r0
 8005ac4:	ea43 0308 	orr.w	r3, r3, r8
                            ckstr_bits | syncen_bits |                             \
 8005ac8:	433b      	orrs	r3, r7
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005aca:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 8005acc:	4303      	orrs	r3, r0
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005ace:	6960      	ldr	r0, [r4, #20]
 8005ad0:	4303      	orrs	r3, r0
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005ad2:	69a0      	ldr	r0, [r4, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005ad4:	4303      	orrs	r3, r0
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005ad6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005ad8:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8005adc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005ade:	4303      	orrs	r3, r0
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8005ae0:	6920      	ldr	r0, [r4, #16]
 8005ae2:	4303      	orrs	r3, r0
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	600b      	str	r3, [r1, #0]
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005ae8:	6822      	ldr	r2, [r4, #0]
 8005aea:	6851      	ldr	r1, [r2, #4]
 8005aec:	4b42      	ldr	r3, [pc, #264]	; (8005bf8 <HAL_SAI_Init+0x318>)
 8005aee:	400b      	ands	r3, r1
 8005af0:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005af2:	6821      	ldr	r1, [r4, #0]
 8005af4:	684a      	ldr	r2, [r1, #4]
 8005af6:	69e3      	ldr	r3, [r4, #28]
 8005af8:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005afa:	4303      	orrs	r3, r0
 8005afc:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005afe:	4303      	orrs	r3, r0
 8005b00:	4313      	orrs	r3, r2
 8005b02:	604b      	str	r3, [r1, #4]
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005b04:	6822      	ldr	r2, [r4, #0]
 8005b06:	6891      	ldr	r1, [r2, #8]
 8005b08:	4b3c      	ldr	r3, [pc, #240]	; (8005bfc <HAL_SAI_Init+0x31c>)
 8005b0a:	400b      	ands	r3, r1
 8005b0c:	6093      	str	r3, [r2, #8]
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005b0e:	6820      	ldr	r0, [r4, #0]
 8005b10:	6882      	ldr	r2, [r0, #8]
 8005b12:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005b14:	3b01      	subs	r3, #1
                           hsai->FrameInit.FSOffset |
 8005b16:	6e61      	ldr	r1, [r4, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005b18:	430b      	orrs	r3, r1
                           hsai->FrameInit.FSDefinition |
 8005b1a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 8005b1c:	430b      	orrs	r3, r1
                           hsai->FrameInit.FSPolarity   |
 8005b1e:	6e21      	ldr	r1, [r4, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 8005b20:	430b      	orrs	r3, r1
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005b22:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005b24:	3901      	subs	r1, #1
                           hsai->FrameInit.FSPolarity   |
 8005b26:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	6083      	str	r3, [r0, #8]
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005b2e:	6822      	ldr	r2, [r4, #0]
 8005b30:	68d3      	ldr	r3, [r2, #12]
 8005b32:	f423 637d 	bic.w	r3, r3, #4048	; 0xfd0
 8005b36:	f023 030f 	bic.w	r3, r3, #15
 8005b3a:	041b      	lsls	r3, r3, #16
 8005b3c:	0c1b      	lsrs	r3, r3, #16
 8005b3e:	60d3      	str	r3, [r2, #12]
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005b40:	6820      	ldr	r0, [r4, #0]
 8005b42:	68c2      	ldr	r2, [r0, #12]
 8005b44:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8005b46:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8005b48:	430b      	orrs	r3, r1
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005b4a:	6f61      	ldr	r1, [r4, #116]	; 0x74
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005b4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005b50:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8005b52:	3901      	subs	r1, #1
 8005b54:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	60c3      	str	r3, [r0, #12]
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8005b5c:	6823      	ldr	r3, [r4, #0]
 8005b5e:	4918      	ldr	r1, [pc, #96]	; (8005bc0 <HAL_SAI_Init+0x2e0>)
 8005b60:	4a1a      	ldr	r2, [pc, #104]	; (8005bcc <HAL_SAI_Init+0x2ec>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	bf18      	it	ne
 8005b66:	428b      	cmpne	r3, r1
 8005b68:	d107      	bne.n	8005b7a <HAL_SAI_Init+0x29a>
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8005b6a:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8005b6c:	f023 0301 	bic.w	r3, r3, #1
 8005b70:	6473      	str	r3, [r6, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8005b72:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d079      	beq.n	8005c6e <HAL_SAI_Init+0x38e>
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  hsai->State = HAL_SAI_STATE_READY;
 8005b80:	2201      	movs	r2, #1
 8005b82:	f884 2091 	strb.w	r2, [r4, #145]	; 0x91
  __HAL_UNLOCK(hsai);
 8005b86:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
  return HAL_OK;
 8005b8a:	e07c      	b.n	8005c86 <HAL_SAI_Init+0x3a6>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005b8c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005b90:	f7ff fb8c 	bl	80052ac <HAL_RCCEx_GetPeriphCLKFreq>
 8005b94:	e736      	b.n	8005a04 <HAL_SAI_Init+0x124>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005b96:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005b9a:	f7ff fb87 	bl	80052ac <HAL_RCCEx_GetPeriphCLKFreq>
 8005b9e:	e739      	b.n	8005a14 <HAL_SAI_Init+0x134>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8005ba0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005ba4:	f7ff fb82 	bl	80052ac <HAL_RCCEx_GetPeriphCLKFreq>
 8005ba8:	e73c      	b.n	8005a24 <HAL_SAI_Init+0x144>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8005baa:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005bae:	f7ff fb7d 	bl	80052ac <HAL_RCCEx_GetPeriphCLKFreq>
 8005bb2:	e73c      	b.n	8005a2e <HAL_SAI_Init+0x14e>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8005bb4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005bb8:	f7ff fb78 	bl	80052ac <HAL_RCCEx_GetPeriphCLKFreq>
 8005bbc:	e73c      	b.n	8005a38 <HAL_SAI_Init+0x158>
 8005bbe:	bf00      	nop
 8005bc0:	40015804 	.word	0x40015804
 8005bc4:	40015824 	.word	0x40015824
 8005bc8:	58005400 	.word	0x58005400
 8005bcc:	58005404 	.word	0x58005404
 8005bd0:	40015800 	.word	0x40015800
 8005bd4:	40015c00 	.word	0x40015c00
 8005bd8:	40016000 	.word	0x40016000
 8005bdc:	40015c04 	.word	0x40015c04
 8005be0:	40015c24 	.word	0x40015c24
 8005be4:	40016004 	.word	0x40016004
 8005be8:	40016024 	.word	0x40016024
 8005bec:	58005424 	.word	0x58005424
 8005bf0:	cccccccd 	.word	0xcccccccd
 8005bf4:	f005c010 	.word	0xf005c010
 8005bf8:	ffff1ff0 	.word	0xffff1ff0
 8005bfc:	fff88000 	.word	0xfff88000
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * hsai->FrameInit.FrameLength);
 8005c00:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005c04:	0041      	lsls	r1, r0, #1
 8005c06:	6a22      	ldr	r2, [r4, #32]
 8005c08:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005c0a:	fb03 f302 	mul.w	r3, r3, r2
 8005c0e:	fbb1 f1f3 	udiv	r1, r1, r3
 8005c12:	e725      	b.n	8005a60 <HAL_SAI_Init+0x180>
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8005c14:	2302      	movs	r3, #2
 8005c16:	e71a      	b.n	8005a4e <HAL_SAI_Init+0x16e>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005c18:	f04f 0800 	mov.w	r8, #0
 8005c1c:	e73e      	b.n	8005a9c <HAL_SAI_Init+0x1bc>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005c1e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d002      	beq.n	8005c2a <HAL_SAI_Init+0x34a>
 8005c24:	f04f 0800 	mov.w	r8, #0
 8005c28:	e738      	b.n	8005a9c <HAL_SAI_Init+0x1bc>
 8005c2a:	f44f 7800 	mov.w	r8, #512	; 0x200
 8005c2e:	e735      	b.n	8005a9c <HAL_SAI_Init+0x1bc>
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005c30:	6822      	ldr	r2, [r4, #0]
 8005c32:	6811      	ldr	r1, [r2, #0]
 8005c34:	4b18      	ldr	r3, [pc, #96]	; (8005c98 <HAL_SAI_Init+0x3b8>)
 8005c36:	400b      	ands	r3, r1
 8005c38:	6013      	str	r3, [r2, #0]
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005c3a:	6821      	ldr	r1, [r4, #0]
 8005c3c:	680a      	ldr	r2, [r1, #0]
 8005c3e:	6863      	ldr	r3, [r4, #4]
 8005c40:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8005c42:	4303      	orrs	r3, r0
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005c44:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005c46:	4303      	orrs	r3, r0
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005c48:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8005c4a:	4303      	orrs	r3, r0
 8005c4c:	ea43 0308 	orr.w	r3, r3, r8
                            ckstr_bits | syncen_bits |                             \
 8005c50:	433b      	orrs	r3, r7
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005c52:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 8005c54:	433b      	orrs	r3, r7
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005c56:	6967      	ldr	r7, [r4, #20]
 8005c58:	433b      	orrs	r3, r7
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005c5a:	69a0      	ldr	r0, [r4, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005c5c:	4303      	orrs	r3, r0
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005c5e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005c60:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
                            hsai->Init.MckOverSampling);
 8005c64:	6aa0      	ldr	r0, [r4, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005c66:	4303      	orrs	r3, r0
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	600b      	str	r3, [r1, #0]
 8005c6c:	e73c      	b.n	8005ae8 <HAL_SAI_Init+0x208>
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005c6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8005c70:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005c72:	3a01      	subs	r2, #1
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005c74:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005c78:	6473      	str	r3, [r6, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8005c7a:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8005c7c:	f043 0301 	orr.w	r3, r3, #1
 8005c80:	6473      	str	r3, [r6, #68]	; 0x44
 8005c82:	e77a      	b.n	8005b7a <HAL_SAI_Init+0x29a>
    return HAL_ERROR;
 8005c84:	2501      	movs	r5, #1
}
 8005c86:	4628      	mov	r0, r5
 8005c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 8005c8c:	2501      	movs	r5, #1
 8005c8e:	e7fa      	b.n	8005c86 <HAL_SAI_Init+0x3a6>
    return HAL_ERROR;
 8005c90:	2501      	movs	r5, #1
 8005c92:	e7f8      	b.n	8005c86 <HAL_SAI_Init+0x3a6>
    return HAL_ERROR;
 8005c94:	2501      	movs	r5, #1
 8005c96:	e7f6      	b.n	8005c86 <HAL_SAI_Init+0x3a6>
 8005c98:	f805c010 	.word	0xf805c010

08005c9c <HAL_SAI_InitProtocol>:
{
 8005c9c:	b510      	push	{r4, lr}
 8005c9e:	4604      	mov	r4, r0
  switch (protocol)
 8005ca0:	2904      	cmp	r1, #4
 8005ca2:	d811      	bhi.n	8005cc8 <HAL_SAI_InitProtocol+0x2c>
 8005ca4:	e8df f001 	tbb	[pc, r1]
 8005ca8:	08030303 	.word	0x08030303
 8005cac:	08          	.byte	0x08
 8005cad:	00          	.byte	0x00
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8005cae:	4620      	mov	r0, r4
 8005cb0:	f7ff fd20 	bl	80056f4 <SAI_InitI2S>
  if (status == HAL_OK)
 8005cb4:	b120      	cbz	r0, 8005cc0 <HAL_SAI_InitProtocol+0x24>
}
 8005cb6:	bd10      	pop	{r4, pc}
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005cb8:	4620      	mov	r0, r4
 8005cba:	f7ff fd86 	bl	80057ca <SAI_InitPCM>
      break;
 8005cbe:	e7f9      	b.n	8005cb4 <HAL_SAI_InitProtocol+0x18>
    status = HAL_SAI_Init(hsai);
 8005cc0:	4620      	mov	r0, r4
 8005cc2:	f7ff fe0d 	bl	80058e0 <HAL_SAI_Init>
 8005cc6:	e7f6      	b.n	8005cb6 <HAL_SAI_InitProtocol+0x1a>
      status = HAL_ERROR;
 8005cc8:	2001      	movs	r0, #1
 8005cca:	e7f4      	b.n	8005cb6 <HAL_SAI_InitProtocol+0x1a>

08005ccc <HAL_SAI_Abort>:
{
 8005ccc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hsai);
 8005cce:	f890 3090 	ldrb.w	r3, [r0, #144]	; 0x90
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d05d      	beq.n	8005d92 <HAL_SAI_Abort+0xc6>
 8005cd6:	4604      	mov	r4, r0
 8005cd8:	2301      	movs	r3, #1
 8005cda:	f880 3090 	strb.w	r3, [r0, #144]	; 0x90
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005cde:	6803      	ldr	r3, [r0, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8005ce6:	d03a      	beq.n	8005d5e <HAL_SAI_Abort+0x92>
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005cee:	601a      	str	r2, [r3, #0]
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 8005cf0:	f890 3091 	ldrb.w	r3, [r0, #145]	; 0x91
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	2b12      	cmp	r3, #18
 8005cf8:	d018      	beq.n	8005d2c <HAL_SAI_Abort+0x60>
  HAL_StatusTypeDef status = HAL_OK;
 8005cfa:	2500      	movs	r5, #0
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8005cfc:	f894 3091 	ldrb.w	r3, [r4, #145]	; 0x91
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b22      	cmp	r3, #34	; 0x22
 8005d04:	d12c      	bne.n	8005d60 <HAL_SAI_Abort+0x94>
 8005d06:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8005d0a:	b348      	cbz	r0, 8005d60 <HAL_SAI_Abort+0x94>
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8005d0c:	f7fc f92a 	bl	8001f64 <HAL_DMA_Abort>
 8005d10:	b330      	cbz	r0, 8005d60 <HAL_SAI_Abort+0x94>
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8005d12:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8005d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d18:	2b80      	cmp	r3, #128	; 0x80
 8005d1a:	d021      	beq.n	8005d60 <HAL_SAI_Abort+0x94>
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005d1c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8005d20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d24:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
          status = HAL_ERROR;
 8005d28:	2501      	movs	r5, #1
 8005d2a:	e019      	b.n	8005d60 <HAL_SAI_Abort+0x94>
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 8005d2c:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8005d30:	b188      	cbz	r0, 8005d56 <HAL_SAI_Abort+0x8a>
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8005d32:	f7fc f917 	bl	8001f64 <HAL_DMA_Abort>
 8005d36:	4605      	mov	r5, r0
 8005d38:	2800      	cmp	r0, #0
 8005d3a:	d0df      	beq.n	8005cfc <HAL_SAI_Abort+0x30>
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8005d3c:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8005d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d42:	2b80      	cmp	r3, #128	; 0x80
 8005d44:	d009      	beq.n	8005d5a <HAL_SAI_Abort+0x8e>
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005d46:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8005d4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d4e:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
          status = HAL_ERROR;
 8005d52:	2501      	movs	r5, #1
 8005d54:	e7d2      	b.n	8005cfc <HAL_SAI_Abort+0x30>
  HAL_StatusTypeDef status = HAL_OK;
 8005d56:	2500      	movs	r5, #0
 8005d58:	e7d0      	b.n	8005cfc <HAL_SAI_Abort+0x30>
 8005d5a:	2500      	movs	r5, #0
 8005d5c:	e7ce      	b.n	8005cfc <HAL_SAI_Abort+0x30>
 8005d5e:	2500      	movs	r5, #0
  hsai->Instance->IMR = 0;
 8005d60:	6823      	ldr	r3, [r4, #0]
 8005d62:	2200      	movs	r2, #0
 8005d64:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005d66:	6823      	ldr	r3, [r4, #0]
 8005d68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d6c:	619a      	str	r2, [r3, #24]
  if (SAI_Disable(hsai) != HAL_OK)
 8005d6e:	4620      	mov	r0, r4
 8005d70:	f7ff fd94 	bl	800589c <SAI_Disable>
 8005d74:	b100      	cbz	r0, 8005d78 <HAL_SAI_Abort+0xac>
    status = HAL_ERROR;
 8005d76:	2501      	movs	r5, #1
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005d78:	6822      	ldr	r2, [r4, #0]
 8005d7a:	6853      	ldr	r3, [r2, #4]
 8005d7c:	f043 0308 	orr.w	r3, r3, #8
 8005d80:	6053      	str	r3, [r2, #4]
  hsai->State = HAL_SAI_STATE_READY;
 8005d82:	2301      	movs	r3, #1
 8005d84:	f884 3091 	strb.w	r3, [r4, #145]	; 0x91
  __HAL_UNLOCK(hsai);
 8005d88:	2300      	movs	r3, #0
 8005d8a:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
}
 8005d8e:	4628      	mov	r0, r5
 8005d90:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hsai);
 8005d92:	2502      	movs	r5, #2
 8005d94:	e7fb      	b.n	8005d8e <HAL_SAI_Abort+0xc2>
	...

08005d98 <HAL_SAI_Transmit_DMA>:
{
 8005d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d9a:	4604      	mov	r4, r0
 8005d9c:	460e      	mov	r6, r1
 8005d9e:	4615      	mov	r5, r2
  uint32_t tickstart = HAL_GetTick();
 8005da0:	f7fa fc7c 	bl	800069c <HAL_GetTick>
  if ((pData == NULL) || (Size == 0U))
 8005da4:	fab5 f385 	clz	r3, r5
 8005da8:	095b      	lsrs	r3, r3, #5
 8005daa:	2e00      	cmp	r6, #0
 8005dac:	bf08      	it	eq
 8005dae:	2301      	moveq	r3, #1
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d165      	bne.n	8005e80 <HAL_SAI_Transmit_DMA+0xe8>
 8005db4:	4607      	mov	r7, r0
  if (hsai->State == HAL_SAI_STATE_READY)
 8005db6:	f894 3091 	ldrb.w	r3, [r4, #145]	; 0x91
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d162      	bne.n	8005e86 <HAL_SAI_Transmit_DMA+0xee>
    __HAL_LOCK(hsai);
 8005dc0:	f894 3090 	ldrb.w	r3, [r4, #144]	; 0x90
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d060      	beq.n	8005e8a <HAL_SAI_Transmit_DMA+0xf2>
 8005dc8:	2301      	movs	r3, #1
 8005dca:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
    hsai->pBuffPtr = pData;
 8005dce:	67a6      	str	r6, [r4, #120]	; 0x78
    hsai->XferSize = Size;
 8005dd0:	f8a4 507c 	strh.w	r5, [r4, #124]	; 0x7c
    hsai->XferCount = Size;
 8005dd4:	f8a4 507e 	strh.w	r5, [r4, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8005dde:	2212      	movs	r2, #18
 8005de0:	f884 2091 	strb.w	r2, [r4, #145]	; 0x91
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8005de4:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8005de8:	4929      	ldr	r1, [pc, #164]	; (8005e90 <HAL_SAI_Transmit_DMA+0xf8>)
 8005dea:	6411      	str	r1, [r2, #64]	; 0x40
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8005dec:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8005df0:	4928      	ldr	r1, [pc, #160]	; (8005e94 <HAL_SAI_Transmit_DMA+0xfc>)
 8005df2:	63d1      	str	r1, [r2, #60]	; 0x3c
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8005df4:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8005df8:	4927      	ldr	r1, [pc, #156]	; (8005e98 <HAL_SAI_Transmit_DMA+0x100>)
 8005dfa:	64d1      	str	r1, [r2, #76]	; 0x4c
    hsai->hdmatx->XferAbortCallback = NULL;
 8005dfc:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8005e00:	6513      	str	r3, [r2, #80]	; 0x50
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8005e02:	6822      	ldr	r2, [r4, #0]
 8005e04:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 8005e08:	321c      	adds	r2, #28
 8005e0a:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8005e0c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8005e10:	f7fb ff5c 	bl	8001ccc <HAL_DMA_Start_IT>
 8005e14:	4605      	mov	r5, r0
 8005e16:	bb10      	cbnz	r0, 8005e5e <HAL_SAI_Transmit_DMA+0xc6>
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005e18:	2100      	movs	r1, #0
 8005e1a:	4620      	mov	r0, r4
 8005e1c:	f7ff fd23 	bl	8005866 <SAI_InterruptFlag>
 8005e20:	6822      	ldr	r2, [r4, #0]
 8005e22:	6913      	ldr	r3, [r2, #16]
 8005e24:	4318      	orrs	r0, r3
 8005e26:	6110      	str	r0, [r2, #16]
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005e28:	6822      	ldr	r2, [r4, #0]
 8005e2a:	6813      	ldr	r3, [r2, #0]
 8005e2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e30:	6013      	str	r3, [r2, #0]
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005e32:	6823      	ldr	r3, [r4, #0]
 8005e34:	695a      	ldr	r2, [r3, #20]
 8005e36:	f412 2fe0 	tst.w	r2, #458752	; 0x70000
 8005e3a:	d115      	bne.n	8005e68 <HAL_SAI_Transmit_DMA+0xd0>
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8005e3c:	f7fa fc2e 	bl	800069c <HAL_GetTick>
 8005e40:	1bc0      	subs	r0, r0, r7
 8005e42:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8005e46:	d9f4      	bls.n	8005e32 <HAL_SAI_Transmit_DMA+0x9a>
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005e48:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8005e4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e50:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
        __HAL_UNLOCK(hsai);
 8005e54:	2300      	movs	r3, #0
 8005e56:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
        return HAL_TIMEOUT;
 8005e5a:	2503      	movs	r5, #3
 8005e5c:	e011      	b.n	8005e82 <HAL_SAI_Transmit_DMA+0xea>
      __HAL_UNLOCK(hsai);
 8005e5e:	2300      	movs	r3, #0
 8005e60:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
      return  HAL_ERROR;
 8005e64:	2501      	movs	r5, #1
 8005e66:	e00c      	b.n	8005e82 <HAL_SAI_Transmit_DMA+0xea>
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8005e6e:	d103      	bne.n	8005e78 <HAL_SAI_Transmit_DMA+0xe0>
      __HAL_SAI_ENABLE(hsai);
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005e76:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(hsai);
 8005e78:	2300      	movs	r3, #0
 8005e7a:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
    return HAL_OK;
 8005e7e:	e000      	b.n	8005e82 <HAL_SAI_Transmit_DMA+0xea>
    return  HAL_ERROR;
 8005e80:	2501      	movs	r5, #1
}
 8005e82:	4628      	mov	r0, r5
 8005e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8005e86:	2502      	movs	r5, #2
 8005e88:	e7fb      	b.n	8005e82 <HAL_SAI_Transmit_DMA+0xea>
    __HAL_LOCK(hsai);
 8005e8a:	2502      	movs	r5, #2
 8005e8c:	e7f9      	b.n	8005e82 <HAL_SAI_Transmit_DMA+0xea>
 8005e8e:	bf00      	nop
 8005e90:	08005faf 	.word	0x08005faf
 8005e94:	08005f73 	.word	0x08005f73
 8005e98:	08005ffd 	.word	0x08005ffd

08005e9c <HAL_SAI_Receive_DMA>:
{
 8005e9c:	b538      	push	{r3, r4, r5, lr}
  if ((pData == NULL) || (Size == 0U))
 8005e9e:	4614      	mov	r4, r2
 8005ea0:	fab2 f282 	clz	r2, r2
 8005ea4:	0952      	lsrs	r2, r2, #5
 8005ea6:	2900      	cmp	r1, #0
 8005ea8:	bf08      	it	eq
 8005eaa:	2201      	moveq	r2, #1
 8005eac:	2a00      	cmp	r2, #0
 8005eae:	d151      	bne.n	8005f54 <HAL_SAI_Receive_DMA+0xb8>
  if (hsai->State == HAL_SAI_STATE_READY)
 8005eb0:	f890 3091 	ldrb.w	r3, [r0, #145]	; 0x91
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d14f      	bne.n	8005f5a <HAL_SAI_Receive_DMA+0xbe>
    __HAL_LOCK(hsai);
 8005eba:	f890 3090 	ldrb.w	r3, [r0, #144]	; 0x90
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d04d      	beq.n	8005f5e <HAL_SAI_Receive_DMA+0xc2>
 8005ec2:	4623      	mov	r3, r4
 8005ec4:	4604      	mov	r4, r0
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f880 2090 	strb.w	r2, [r0, #144]	; 0x90
    hsai->pBuffPtr = pData;
 8005ecc:	67a1      	str	r1, [r4, #120]	; 0x78
    hsai->XferSize = Size;
 8005ece:	f8a0 307c 	strh.w	r3, [r0, #124]	; 0x7c
    hsai->XferCount = Size;
 8005ed2:	f8a0 307e 	strh.w	r3, [r0, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8005edc:	2222      	movs	r2, #34	; 0x22
 8005ede:	f880 2091 	strb.w	r2, [r0, #145]	; 0x91
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8005ee2:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8005ee6:	491f      	ldr	r1, [pc, #124]	; (8005f64 <HAL_SAI_Receive_DMA+0xc8>)
 8005ee8:	6411      	str	r1, [r2, #64]	; 0x40
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8005eea:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8005eee:	491e      	ldr	r1, [pc, #120]	; (8005f68 <HAL_SAI_Receive_DMA+0xcc>)
 8005ef0:	63d1      	str	r1, [r2, #60]	; 0x3c
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8005ef2:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8005ef6:	491d      	ldr	r1, [pc, #116]	; (8005f6c <HAL_SAI_Receive_DMA+0xd0>)
 8005ef8:	64d1      	str	r1, [r2, #76]	; 0x4c
    hsai->hdmarx->XferAbortCallback = NULL;
 8005efa:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8005efe:	6513      	str	r3, [r2, #80]	; 0x50
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8005f00:	6801      	ldr	r1, [r0, #0]
 8005f02:	f8b0 307c 	ldrh.w	r3, [r0, #124]	; 0x7c
 8005f06:	6f82      	ldr	r2, [r0, #120]	; 0x78
 8005f08:	311c      	adds	r1, #28
 8005f0a:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
 8005f0e:	f7fb fedd 	bl	8001ccc <HAL_DMA_Start_IT>
 8005f12:	4605      	mov	r5, r0
 8005f14:	b9c8      	cbnz	r0, 8005f4a <HAL_SAI_Receive_DMA+0xae>
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005f16:	2100      	movs	r1, #0
 8005f18:	4620      	mov	r0, r4
 8005f1a:	f7ff fca4 	bl	8005866 <SAI_InterruptFlag>
 8005f1e:	6822      	ldr	r2, [r4, #0]
 8005f20:	6913      	ldr	r3, [r2, #16]
 8005f22:	4318      	orrs	r0, r3
 8005f24:	6110      	str	r0, [r2, #16]
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005f26:	6822      	ldr	r2, [r4, #0]
 8005f28:	6813      	ldr	r3, [r2, #0]
 8005f2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f2e:	6013      	str	r3, [r2, #0]
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005f30:	6823      	ldr	r3, [r4, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8005f38:	d103      	bne.n	8005f42 <HAL_SAI_Receive_DMA+0xa6>
      __HAL_SAI_ENABLE(hsai);
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005f40:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(hsai);
 8005f42:	2300      	movs	r3, #0
 8005f44:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
    return HAL_OK;
 8005f48:	e005      	b.n	8005f56 <HAL_SAI_Receive_DMA+0xba>
      __HAL_UNLOCK(hsai);
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
      return  HAL_ERROR;
 8005f50:	2501      	movs	r5, #1
 8005f52:	e000      	b.n	8005f56 <HAL_SAI_Receive_DMA+0xba>
    return  HAL_ERROR;
 8005f54:	2501      	movs	r5, #1
}
 8005f56:	4628      	mov	r0, r5
 8005f58:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8005f5a:	2502      	movs	r5, #2
 8005f5c:	e7fb      	b.n	8005f56 <HAL_SAI_Receive_DMA+0xba>
    __HAL_LOCK(hsai);
 8005f5e:	2502      	movs	r5, #2
 8005f60:	e7f9      	b.n	8005f56 <HAL_SAI_Receive_DMA+0xba>
 8005f62:	bf00      	nop
 8005f64:	08005ff3 	.word	0x08005ff3
 8005f68:	08005fb9 	.word	0x08005fb9
 8005f6c:	08005ffd 	.word	0x08005ffd

08005f70 <HAL_SAI_TxCpltCallback>:
}
 8005f70:	4770      	bx	lr

08005f72 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005f72:	b510      	push	{r4, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f74:	6b84      	ldr	r4, [r0, #56]	; 0x38

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005f76:	69c3      	ldr	r3, [r0, #28]
 8005f78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f7c:	d012      	beq.n	8005fa4 <SAI_DMATxCplt+0x32>
  {
    hsai->XferCount = 0;
 8005f7e:	2100      	movs	r1, #0
 8005f80:	f8a4 107e 	strh.w	r1, [r4, #126]	; 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005f84:	6822      	ldr	r2, [r4, #0]
 8005f86:	6813      	ldr	r3, [r2, #0]
 8005f88:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005f8c:	6013      	str	r3, [r2, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005f8e:	4620      	mov	r0, r4
 8005f90:	f7ff fc69 	bl	8005866 <SAI_InterruptFlag>
 8005f94:	6822      	ldr	r2, [r4, #0]
 8005f96:	6913      	ldr	r3, [r2, #16]
 8005f98:	ea23 0000 	bic.w	r0, r3, r0
 8005f9c:	6110      	str	r0, [r2, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	f884 3091 	strb.w	r3, [r4, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8005fa4:	4620      	mov	r0, r4
 8005fa6:	f7ff ffe3 	bl	8005f70 <HAL_SAI_TxCpltCallback>
#endif
}
 8005faa:	bd10      	pop	{r4, pc}

08005fac <HAL_SAI_TxHalfCpltCallback>:
}
 8005fac:	4770      	bx	lr

08005fae <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005fae:	b508      	push	{r3, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8005fb0:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005fb2:	f7ff fffb 	bl	8005fac <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8005fb6:	bd08      	pop	{r3, pc}

08005fb8 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8005fb8:	b510      	push	{r4, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fba:	6b84      	ldr	r4, [r0, #56]	; 0x38

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005fbc:	69c3      	ldr	r3, [r0, #28]
 8005fbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fc2:	d012      	beq.n	8005fea <SAI_DMARxCplt+0x32>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005fc4:	6822      	ldr	r2, [r4, #0]
 8005fc6:	6813      	ldr	r3, [r2, #0]
 8005fc8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005fcc:	6013      	str	r3, [r2, #0]
    hsai->XferCount = 0;
 8005fce:	2100      	movs	r1, #0
 8005fd0:	f8a4 107e 	strh.w	r1, [r4, #126]	; 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005fd4:	4620      	mov	r0, r4
 8005fd6:	f7ff fc46 	bl	8005866 <SAI_InterruptFlag>
 8005fda:	6822      	ldr	r2, [r4, #0]
 8005fdc:	6913      	ldr	r3, [r2, #16]
 8005fde:	ea23 0000 	bic.w	r0, r3, r0
 8005fe2:	6110      	str	r0, [r2, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	f884 3091 	strb.w	r3, [r4, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8005fea:	4620      	mov	r0, r4
 8005fec:	f004 fc4f 	bl	800a88e <HAL_SAI_RxCpltCallback>
#endif
}
 8005ff0:	bd10      	pop	{r4, pc}

08005ff2 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005ff2:	b508      	push	{r3, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8005ff4:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005ff6:	f004 fc4f 	bl	800a898 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8005ffa:	bd08      	pop	{r3, pc}

08005ffc <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ffc:	b510      	push	{r4, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ffe:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8006000:	f7fc fe36 	bl	8002c70 <HAL_DMA_GetError>
 8006004:	2802      	cmp	r0, #2
 8006006:	d016      	beq.n	8006036 <SAI_DMAError+0x3a>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006008:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800600c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006010:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006014:	6822      	ldr	r2, [r4, #0]
 8006016:	6813      	ldr	r3, [r2, #0]
 8006018:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800601c:	6013      	str	r3, [r2, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800601e:	4620      	mov	r0, r4
 8006020:	f7ff fc3c 	bl	800589c <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8006024:	2301      	movs	r3, #1
 8006026:	f884 3091 	strb.w	r3, [r4, #145]	; 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800602a:	2300      	movs	r3, #0
 800602c:	f8a4 307e 	strh.w	r3, [r4, #126]	; 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 8006030:	4620      	mov	r0, r4
 8006032:	f004 fc2b 	bl	800a88c <HAL_SAI_ErrorCallback>
#endif
  }
}
 8006036:	bd10      	pop	{r4, pc}

08006038 <HAL_SAI_IRQHandler>:
  if (hsai->State != HAL_SAI_STATE_RESET)
 8006038:	f890 3091 	ldrb.w	r3, [r0, #145]	; 0x91
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 811c 	beq.w	800627a <HAL_SAI_IRQHandler+0x242>
{
 8006042:	b510      	push	{r4, lr}
 8006044:	4604      	mov	r4, r0
    uint32_t itflags = hsai->Instance->SR;
 8006046:	6803      	ldr	r3, [r0, #0]
 8006048:	695a      	ldr	r2, [r3, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800604a:	6919      	ldr	r1, [r3, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800604c:	6818      	ldr	r0, [r3, #0]
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800604e:	f012 0f08 	tst.w	r2, #8
 8006052:	d007      	beq.n	8006064 <HAL_SAI_IRQHandler+0x2c>
 8006054:	f011 0f08 	tst.w	r1, #8
 8006058:	d004      	beq.n	8006064 <HAL_SAI_IRQHandler+0x2c>
      hsai->InterruptServiceRoutine(hsai);
 800605a:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800605e:	4620      	mov	r0, r4
 8006060:	4798      	blx	r3
}
 8006062:	bd10      	pop	{r4, pc}
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8006064:	f012 0f01 	tst.w	r2, #1
 8006068:	d013      	beq.n	8006092 <HAL_SAI_IRQHandler+0x5a>
 800606a:	f011 0f01 	tst.w	r1, #1
 800606e:	d010      	beq.n	8006092 <HAL_SAI_IRQHandler+0x5a>
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8006070:	2201      	movs	r2, #1
 8006072:	619a      	str	r2, [r3, #24]
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8006074:	f894 3091 	ldrb.w	r3, [r4, #145]	; 0x91
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b22      	cmp	r3, #34	; 0x22
 800607c:	d000      	beq.n	8006080 <HAL_SAI_IRQHandler+0x48>
 800607e:	2202      	movs	r2, #2
      hsai->ErrorCode |= tmperror;
 8006080:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8006084:	4313      	orrs	r3, r2
 8006086:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      HAL_SAI_ErrorCallback(hsai);
 800608a:	4620      	mov	r0, r4
 800608c:	f004 fbfe 	bl	800a88c <HAL_SAI_ErrorCallback>
 8006090:	e7e7      	b.n	8006062 <HAL_SAI_IRQHandler+0x2a>
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8006092:	f012 0f02 	tst.w	r2, #2
 8006096:	d00a      	beq.n	80060ae <HAL_SAI_IRQHandler+0x76>
 8006098:	f011 0f02 	tst.w	r1, #2
 800609c:	d007      	beq.n	80060ae <HAL_SAI_IRQHandler+0x76>
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800609e:	2202      	movs	r2, #2
 80060a0:	619a      	str	r2, [r3, #24]
      if (hsai->mutecallback != NULL)
 80060a2:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d0db      	beq.n	8006062 <HAL_SAI_IRQHandler+0x2a>
        hsai->mutecallback();
 80060aa:	4798      	blx	r3
 80060ac:	e7d9      	b.n	8006062 <HAL_SAI_IRQHandler+0x2a>
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 80060ae:	f012 0f20 	tst.w	r2, #32
 80060b2:	d03e      	beq.n	8006132 <HAL_SAI_IRQHandler+0xfa>
 80060b4:	f011 0f20 	tst.w	r1, #32
 80060b8:	d03b      	beq.n	8006132 <HAL_SAI_IRQHandler+0xfa>
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 80060ba:	2220      	movs	r2, #32
 80060bc:	619a      	str	r2, [r3, #24]
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 80060be:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80060c2:	f043 0304 	orr.w	r3, r3, #4
 80060c6:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80060ca:	f410 3f00 	tst.w	r0, #131072	; 0x20000
 80060ce:	d029      	beq.n	8006124 <HAL_SAI_IRQHandler+0xec>
        if (hsai->hdmatx != NULL)
 80060d0:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80060d4:	b133      	cbz	r3, 80060e4 <HAL_SAI_IRQHandler+0xac>
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80060d6:	4a69      	ldr	r2, [pc, #420]	; (800627c <HAL_SAI_IRQHandler+0x244>)
 80060d8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80060da:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80060de:	f7fc f8e1 	bl	80022a4 <HAL_DMA_Abort_IT>
 80060e2:	b9a8      	cbnz	r0, 8006110 <HAL_SAI_IRQHandler+0xd8>
        if (hsai->hdmarx != NULL)
 80060e4:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d0ba      	beq.n	8006062 <HAL_SAI_IRQHandler+0x2a>
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80060ec:	4a63      	ldr	r2, [pc, #396]	; (800627c <HAL_SAI_IRQHandler+0x244>)
 80060ee:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80060f0:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 80060f4:	f7fc f8d6 	bl	80022a4 <HAL_DMA_Abort_IT>
 80060f8:	2800      	cmp	r0, #0
 80060fa:	d0b2      	beq.n	8006062 <HAL_SAI_IRQHandler+0x2a>
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80060fc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8006100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006104:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
            HAL_SAI_ErrorCallback(hsai);
 8006108:	4620      	mov	r0, r4
 800610a:	f004 fbbf 	bl	800a88c <HAL_SAI_ErrorCallback>
 800610e:	e7a8      	b.n	8006062 <HAL_SAI_IRQHandler+0x2a>
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006110:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8006114:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006118:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
            HAL_SAI_ErrorCallback(hsai);
 800611c:	4620      	mov	r0, r4
 800611e:	f004 fbb5 	bl	800a88c <HAL_SAI_ErrorCallback>
 8006122:	e7df      	b.n	80060e4 <HAL_SAI_IRQHandler+0xac>
        (void) HAL_SAI_Abort(hsai);
 8006124:	4620      	mov	r0, r4
 8006126:	f7ff fdd1 	bl	8005ccc <HAL_SAI_Abort>
        HAL_SAI_ErrorCallback(hsai);
 800612a:	4620      	mov	r0, r4
 800612c:	f004 fbae 	bl	800a88c <HAL_SAI_ErrorCallback>
 8006130:	e797      	b.n	8006062 <HAL_SAI_IRQHandler+0x2a>
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8006132:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006136:	d040      	beq.n	80061ba <HAL_SAI_IRQHandler+0x182>
 8006138:	f011 0f40 	tst.w	r1, #64	; 0x40
 800613c:	d03d      	beq.n	80061ba <HAL_SAI_IRQHandler+0x182>
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800613e:	2240      	movs	r2, #64	; 0x40
 8006140:	619a      	str	r2, [r3, #24]
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8006142:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8006146:	f043 0308 	orr.w	r3, r3, #8
 800614a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800614e:	f410 3f00 	tst.w	r0, #131072	; 0x20000
 8006152:	d02b      	beq.n	80061ac <HAL_SAI_IRQHandler+0x174>
        if (hsai->hdmatx != NULL)
 8006154:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8006158:	b133      	cbz	r3, 8006168 <HAL_SAI_IRQHandler+0x130>
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800615a:	4a48      	ldr	r2, [pc, #288]	; (800627c <HAL_SAI_IRQHandler+0x244>)
 800615c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800615e:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8006162:	f7fc f89f 	bl	80022a4 <HAL_DMA_Abort_IT>
 8006166:	b9b8      	cbnz	r0, 8006198 <HAL_SAI_IRQHandler+0x160>
        if (hsai->hdmarx != NULL)
 8006168:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800616c:	2b00      	cmp	r3, #0
 800616e:	f43f af78 	beq.w	8006062 <HAL_SAI_IRQHandler+0x2a>
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006172:	4a42      	ldr	r2, [pc, #264]	; (800627c <HAL_SAI_IRQHandler+0x244>)
 8006174:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8006176:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800617a:	f7fc f893 	bl	80022a4 <HAL_DMA_Abort_IT>
 800617e:	2800      	cmp	r0, #0
 8006180:	f43f af6f 	beq.w	8006062 <HAL_SAI_IRQHandler+0x2a>
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006184:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8006188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800618c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
            HAL_SAI_ErrorCallback(hsai);
 8006190:	4620      	mov	r0, r4
 8006192:	f004 fb7b 	bl	800a88c <HAL_SAI_ErrorCallback>
 8006196:	e764      	b.n	8006062 <HAL_SAI_IRQHandler+0x2a>
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006198:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800619c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061a0:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
            HAL_SAI_ErrorCallback(hsai);
 80061a4:	4620      	mov	r0, r4
 80061a6:	f004 fb71 	bl	800a88c <HAL_SAI_ErrorCallback>
 80061aa:	e7dd      	b.n	8006168 <HAL_SAI_IRQHandler+0x130>
        (void) HAL_SAI_Abort(hsai);
 80061ac:	4620      	mov	r0, r4
 80061ae:	f7ff fd8d 	bl	8005ccc <HAL_SAI_Abort>
        HAL_SAI_ErrorCallback(hsai);
 80061b2:	4620      	mov	r0, r4
 80061b4:	f004 fb6a 	bl	800a88c <HAL_SAI_ErrorCallback>
 80061b8:	e753      	b.n	8006062 <HAL_SAI_IRQHandler+0x2a>
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 80061ba:	f012 0f04 	tst.w	r2, #4
 80061be:	d049      	beq.n	8006254 <HAL_SAI_IRQHandler+0x21c>
 80061c0:	f011 0f04 	tst.w	r1, #4
 80061c4:	d046      	beq.n	8006254 <HAL_SAI_IRQHandler+0x21c>
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 80061c6:	2204      	movs	r2, #4
 80061c8:	619a      	str	r2, [r3, #24]
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 80061ca:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80061ce:	f043 0320 	orr.w	r3, r3, #32
 80061d2:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80061d6:	f410 3f00 	tst.w	r0, #131072	; 0x20000
 80061da:	d02b      	beq.n	8006234 <HAL_SAI_IRQHandler+0x1fc>
        if (hsai->hdmatx != NULL)
 80061dc:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80061e0:	b133      	cbz	r3, 80061f0 <HAL_SAI_IRQHandler+0x1b8>
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80061e2:	4a26      	ldr	r2, [pc, #152]	; (800627c <HAL_SAI_IRQHandler+0x244>)
 80061e4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80061e6:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80061ea:	f7fc f85b 	bl	80022a4 <HAL_DMA_Abort_IT>
 80061ee:	b9b8      	cbnz	r0, 8006220 <HAL_SAI_IRQHandler+0x1e8>
        if (hsai->hdmarx != NULL)
 80061f0:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f43f af34 	beq.w	8006062 <HAL_SAI_IRQHandler+0x2a>
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80061fa:	4a20      	ldr	r2, [pc, #128]	; (800627c <HAL_SAI_IRQHandler+0x244>)
 80061fc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80061fe:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8006202:	f7fc f84f 	bl	80022a4 <HAL_DMA_Abort_IT>
 8006206:	2800      	cmp	r0, #0
 8006208:	f43f af2b 	beq.w	8006062 <HAL_SAI_IRQHandler+0x2a>
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800620c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8006210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006214:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
            HAL_SAI_ErrorCallback(hsai);
 8006218:	4620      	mov	r0, r4
 800621a:	f004 fb37 	bl	800a88c <HAL_SAI_ErrorCallback>
 800621e:	e720      	b.n	8006062 <HAL_SAI_IRQHandler+0x2a>
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006220:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8006224:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006228:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
            HAL_SAI_ErrorCallback(hsai);
 800622c:	4620      	mov	r0, r4
 800622e:	f004 fb2d 	bl	800a88c <HAL_SAI_ErrorCallback>
 8006232:	e7dd      	b.n	80061f0 <HAL_SAI_IRQHandler+0x1b8>
        hsai->Instance->IMR = 0U;
 8006234:	6822      	ldr	r2, [r4, #0]
 8006236:	2300      	movs	r3, #0
 8006238:	6113      	str	r3, [r2, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800623a:	6822      	ldr	r2, [r4, #0]
 800623c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006240:	6191      	str	r1, [r2, #24]
        hsai->State = HAL_SAI_STATE_READY;
 8006242:	2201      	movs	r2, #1
 8006244:	f884 2091 	strb.w	r2, [r4, #145]	; 0x91
        hsai->XferCount = 0U;
 8006248:	f8a4 307e 	strh.w	r3, [r4, #126]	; 0x7e
        HAL_SAI_ErrorCallback(hsai);
 800624c:	4620      	mov	r0, r4
 800624e:	f004 fb1d 	bl	800a88c <HAL_SAI_ErrorCallback>
 8006252:	e706      	b.n	8006062 <HAL_SAI_IRQHandler+0x2a>
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8006254:	f012 0f10 	tst.w	r2, #16
 8006258:	f43f af03 	beq.w	8006062 <HAL_SAI_IRQHandler+0x2a>
 800625c:	f011 0f10 	tst.w	r1, #16
 8006260:	f43f aeff 	beq.w	8006062 <HAL_SAI_IRQHandler+0x2a>
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8006264:	2210      	movs	r2, #16
 8006266:	619a      	str	r2, [r3, #24]
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8006268:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800626c:	4313      	orrs	r3, r2
 800626e:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      HAL_SAI_ErrorCallback(hsai);
 8006272:	4620      	mov	r0, r4
 8006274:	f004 fb0a 	bl	800a88c <HAL_SAI_ErrorCallback>
}
 8006278:	e6f3      	b.n	8006062 <HAL_SAI_IRQHandler+0x2a>
 800627a:	4770      	bx	lr
 800627c:	08006281 	.word	0x08006281

08006280 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006280:	b510      	push	{r4, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006282:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006284:	6822      	ldr	r2, [r4, #0]
 8006286:	6813      	ldr	r3, [r2, #0]
 8006288:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800628c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800628e:	6823      	ldr	r3, [r4, #0]
 8006290:	2200      	movs	r2, #0
 8006292:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006294:	6823      	ldr	r3, [r4, #0]
 8006296:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800629a:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800629c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80062a0:	2b20      	cmp	r3, #32
 80062a2:	d007      	beq.n	80062b4 <SAI_DMAAbort+0x34>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 80062a4:	4620      	mov	r0, r4
 80062a6:	f7ff faf9 	bl	800589c <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80062aa:	6822      	ldr	r2, [r4, #0]
 80062ac:	6853      	ldr	r3, [r2, #4]
 80062ae:	f043 0308 	orr.w	r3, r3, #8
 80062b2:	6053      	str	r3, [r2, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80062b4:	2301      	movs	r3, #1
 80062b6:	f884 3091 	strb.w	r3, [r4, #145]	; 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80062ba:	2300      	movs	r3, #0
 80062bc:	f8a4 307e 	strh.w	r3, [r4, #126]	; 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80062c0:	4620      	mov	r0, r4
 80062c2:	f004 fae3 	bl	800a88c <HAL_SAI_ErrorCallback>
#endif
}
 80062c6:	bd10      	pop	{r4, pc}

080062c8 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80062c8:	b570      	push	{r4, r5, r6, lr}
  uint32_t count, data;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80062ca:	6a84      	ldr	r4, [r0, #40]	; 0x28

  if (hsd->RxXferSize >= 32U)
 80062cc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80062ce:	2b1f      	cmp	r3, #31
 80062d0:	d916      	bls.n	8006300 <SD_Read_IT+0x38>
 80062d2:	4606      	mov	r6, r0
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80062d4:	2500      	movs	r5, #0
 80062d6:	e00d      	b.n	80062f4 <SD_Read_IT+0x2c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 80062d8:	6830      	ldr	r0, [r6, #0]
 80062da:	f001 fa63 	bl	80077a4 <SDMMC_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
 80062de:	7020      	strb	r0, [r4, #0]
      tmp++;
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80062e0:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80062e4:	7063      	strb	r3, [r4, #1]
      tmp++;
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80062e6:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80062ea:	70a3      	strb	r3, [r4, #2]
      tmp++;
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80062ec:	0e00      	lsrs	r0, r0, #24
 80062ee:	70e0      	strb	r0, [r4, #3]
      tmp++;
 80062f0:	3404      	adds	r4, #4
    for(count = 0U; count < 8U; count++)
 80062f2:	3501      	adds	r5, #1
 80062f4:	2d07      	cmp	r5, #7
 80062f6:	d9ef      	bls.n	80062d8 <SD_Read_IT+0x10>
    }

    hsd->pRxBuffPtr = tmp;
 80062f8:	62b4      	str	r4, [r6, #40]	; 0x28
    hsd->RxXferSize -= 32U;
 80062fa:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80062fc:	3b20      	subs	r3, #32
 80062fe:	62f3      	str	r3, [r6, #44]	; 0x2c
  }
}
 8006300:	bd70      	pop	{r4, r5, r6, pc}

08006302 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8006302:	b570      	push	{r4, r5, r6, lr}
 8006304:	b082      	sub	sp, #8
  uint32_t count, data;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8006306:	6a04      	ldr	r4, [r0, #32]

  if (hsd->TxXferSize >= 32U)
 8006308:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800630a:	2b1f      	cmp	r3, #31
 800630c:	d91d      	bls.n	800634a <SD_Write_IT+0x48>
 800630e:	4606      	mov	r6, r0
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8006310:	2500      	movs	r5, #0
 8006312:	e014      	b.n	800633e <SD_Write_IT+0x3c>
    {
      data = (uint32_t)(*tmp);
 8006314:	7823      	ldrb	r3, [r4, #0]
 8006316:	9301      	str	r3, [sp, #4]
      tmp++;
      data |= ((uint32_t)(*tmp) << 8U);
 8006318:	7862      	ldrb	r2, [r4, #1]
 800631a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800631e:	9301      	str	r3, [sp, #4]
      tmp++;
      data |= ((uint32_t)(*tmp) << 16U);
 8006320:	78a2      	ldrb	r2, [r4, #2]
 8006322:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006326:	9301      	str	r3, [sp, #4]
      tmp++;
      data |= ((uint32_t)(*tmp) << 24U);
 8006328:	78e2      	ldrb	r2, [r4, #3]
 800632a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800632e:	a902      	add	r1, sp, #8
 8006330:	f841 3d04 	str.w	r3, [r1, #-4]!
      tmp++;
 8006334:	3404      	adds	r4, #4
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8006336:	6830      	ldr	r0, [r6, #0]
 8006338:	f001 fa37 	bl	80077aa <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800633c:	3501      	adds	r5, #1
 800633e:	2d07      	cmp	r5, #7
 8006340:	d9e8      	bls.n	8006314 <SD_Write_IT+0x12>
    }

    hsd->pTxBuffPtr = tmp;
 8006342:	6234      	str	r4, [r6, #32]
    hsd->TxXferSize -= 32U;
 8006344:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006346:	3b20      	subs	r3, #32
 8006348:	6273      	str	r3, [r6, #36]	; 0x24
  }
}
 800634a:	b002      	add	sp, #8
 800634c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006350 <SD_SendSDStatus>:
{
 8006350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006354:	b086      	sub	sp, #24
 8006356:	4604      	mov	r4, r0
 8006358:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 800635a:	f7fa f99f 	bl	800069c <HAL_GetTick>
 800635e:	4680      	mov	r8, r0
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006360:	2100      	movs	r1, #0
 8006362:	6820      	ldr	r0, [r4, #0]
 8006364:	f001 fa45 	bl	80077f2 <SDMMC_GetResponse>
 8006368:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 800636c:	d167      	bne.n	800643e <SD_SendSDStatus+0xee>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800636e:	2140      	movs	r1, #64	; 0x40
 8006370:	6820      	ldr	r0, [r4, #0]
 8006372:	f001 fb59 	bl	8007a28 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8006376:	4606      	mov	r6, r0
 8006378:	b110      	cbz	r0, 8006380 <SD_SendSDStatus+0x30>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800637a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800637c:	63a3      	str	r3, [r4, #56]	; 0x38
    return errorstate;
 800637e:	e060      	b.n	8006442 <SD_SendSDStatus+0xf2>
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006380:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006382:	0409      	lsls	r1, r1, #16
 8006384:	6820      	ldr	r0, [r4, #0]
 8006386:	f001 fc3d 	bl	8007c04 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 800638a:	4606      	mov	r6, r0
 800638c:	b110      	cbz	r0, 8006394 <SD_SendSDStatus+0x44>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800638e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006390:	63a3      	str	r3, [r4, #56]	; 0x38
    return errorstate;
 8006392:	e056      	b.n	8006442 <SD_SendSDStatus+0xf2>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006394:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006398:	9300      	str	r3, [sp, #0]
  config.DataLength    = 64U;
 800639a:	2340      	movs	r3, #64	; 0x40
 800639c:	9301      	str	r3, [sp, #4]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800639e:	2360      	movs	r3, #96	; 0x60
 80063a0:	9302      	str	r3, [sp, #8]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80063a2:	2302      	movs	r3, #2
 80063a4:	9303      	str	r3, [sp, #12]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80063a6:	2300      	movs	r3, #0
 80063a8:	9304      	str	r3, [sp, #16]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80063aa:	2301      	movs	r3, #1
 80063ac:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80063ae:	4669      	mov	r1, sp
 80063b0:	6820      	ldr	r0, [r4, #0]
 80063b2:	f001 fb27 	bl	8007a04 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 80063b6:	6820      	ldr	r0, [r4, #0]
 80063b8:	f001 fce3 	bl	8007d82 <SDMMC_CmdStatusRegister>
  if(errorstate != HAL_SD_ERROR_NONE)
 80063bc:	4606      	mov	r6, r0
 80063be:	b188      	cbz	r0, 80063e4 <SD_SendSDStatus+0x94>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80063c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80063c2:	63a3      	str	r3, [r4, #56]	; 0x38
    return errorstate;
 80063c4:	e03d      	b.n	8006442 <SD_SendSDStatus+0xf2>
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 80063c6:	6820      	ldr	r0, [r4, #0]
 80063c8:	f001 f9ec 	bl	80077a4 <SDMMC_ReadFIFO>
 80063cc:	f845 0b04 	str.w	r0, [r5], #4
      for(count = 0U; count < 8U; count++)
 80063d0:	3701      	adds	r7, #1
 80063d2:	2f07      	cmp	r7, #7
 80063d4:	d9f7      	bls.n	80063c6 <SD_SendSDStatus+0x76>
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80063d6:	f7fa f961 	bl	800069c <HAL_GetTick>
 80063da:	eba0 0008 	sub.w	r0, r0, r8
 80063de:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80063e2:	d032      	beq.n	800644a <SD_SendSDStatus+0xfa>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80063e4:	6823      	ldr	r3, [r4, #0]
 80063e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80063e8:	f412 7f95 	tst.w	r2, #298	; 0x12a
 80063ec:	d105      	bne.n	80063fa <SD_SendSDStatus+0xaa>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80063ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063f0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80063f4:	d0ef      	beq.n	80063d6 <SD_SendSDStatus+0x86>
      for(count = 0U; count < 8U; count++)
 80063f6:	4637      	mov	r7, r6
 80063f8:	e7eb      	b.n	80063d2 <SD_SendSDStatus+0x82>
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80063fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80063fc:	f012 0f08 	tst.w	r2, #8
 8006400:	d126      	bne.n	8006450 <SD_SendSDStatus+0x100>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006402:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006404:	f012 0f02 	tst.w	r2, #2
 8006408:	d124      	bne.n	8006454 <SD_SendSDStatus+0x104>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800640a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800640c:	f013 0f20 	tst.w	r3, #32
 8006410:	d122      	bne.n	8006458 <SD_SendSDStatus+0x108>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8006412:	6820      	ldr	r0, [r4, #0]
 8006414:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006416:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800641a:	d00d      	beq.n	8006438 <SD_SendSDStatus+0xe8>
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800641c:	f001 f9c2 	bl	80077a4 <SDMMC_ReadFIFO>
 8006420:	f845 0b04 	str.w	r0, [r5], #4
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006424:	f7fa f93a 	bl	800069c <HAL_GetTick>
 8006428:	eba0 0008 	sub.w	r0, r0, r8
 800642c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006430:	d1ef      	bne.n	8006412 <SD_SendSDStatus+0xc2>
      return HAL_SD_ERROR_TIMEOUT;
 8006432:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006436:	e004      	b.n	8006442 <SD_SendSDStatus+0xf2>
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006438:	4b08      	ldr	r3, [pc, #32]	; (800645c <SD_SendSDStatus+0x10c>)
 800643a:	6383      	str	r3, [r0, #56]	; 0x38
  return HAL_SD_ERROR_NONE;
 800643c:	e001      	b.n	8006442 <SD_SendSDStatus+0xf2>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800643e:	f44f 6600 	mov.w	r6, #2048	; 0x800
}
 8006442:	4630      	mov	r0, r6
 8006444:	b006      	add	sp, #24
 8006446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_SD_ERROR_TIMEOUT;
 800644a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800644e:	e7f8      	b.n	8006442 <SD_SendSDStatus+0xf2>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006450:	2608      	movs	r6, #8
 8006452:	e7f6      	b.n	8006442 <SD_SendSDStatus+0xf2>
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006454:	2602      	movs	r6, #2
 8006456:	e7f4      	b.n	8006442 <SD_SendSDStatus+0xf2>
    return HAL_SD_ERROR_RX_OVERRUN;
 8006458:	2620      	movs	r6, #32
 800645a:	e7f2      	b.n	8006442 <SD_SendSDStatus+0xf2>
 800645c:	18000f3a 	.word	0x18000f3a

08006460 <SD_FindSCR>:
{
 8006460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006464:	b088      	sub	sp, #32
 8006466:	4604      	mov	r4, r0
 8006468:	460f      	mov	r7, r1
  uint32_t tickstart = HAL_GetTick();
 800646a:	f7fa f917 	bl	800069c <HAL_GetTick>
 800646e:	4606      	mov	r6, r0
  uint32_t tempscr[2U] = {0UL, 0UL};
 8006470:	2300      	movs	r3, #0
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	9301      	str	r3, [sp, #4]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006476:	2108      	movs	r1, #8
 8006478:	6820      	ldr	r0, [r4, #0]
 800647a:	f001 fad5 	bl	8007a28 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800647e:	4605      	mov	r5, r0
 8006480:	b118      	cbz	r0, 800648a <SD_FindSCR+0x2a>
}
 8006482:	4628      	mov	r0, r5
 8006484:	b008      	add	sp, #32
 8006486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800648a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800648c:	0409      	lsls	r1, r1, #16
 800648e:	6820      	ldr	r0, [r4, #0]
 8006490:	f001 fbb8 	bl	8007c04 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8006494:	4605      	mov	r5, r0
 8006496:	2800      	cmp	r0, #0
 8006498:	d1f3      	bne.n	8006482 <SD_FindSCR+0x22>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800649a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800649e:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 80064a0:	2308      	movs	r3, #8
 80064a2:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 80064a4:	2330      	movs	r3, #48	; 0x30
 80064a6:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80064a8:	2302      	movs	r3, #2
 80064aa:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80064ac:	2300      	movs	r3, #0
 80064ae:	9306      	str	r3, [sp, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80064b0:	2301      	movs	r3, #1
 80064b2:	9307      	str	r3, [sp, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80064b4:	a902      	add	r1, sp, #8
 80064b6:	6820      	ldr	r0, [r4, #0]
 80064b8:	f001 faa4 	bl	8007a04 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80064bc:	6820      	ldr	r0, [r4, #0]
 80064be:	f001 fbe9 	bl	8007c94 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 80064c2:	4605      	mov	r5, r0
 80064c4:	2800      	cmp	r0, #0
 80064c6:	d1dc      	bne.n	8006482 <SD_FindSCR+0x22>
  uint32_t index = 0U;
 80064c8:	4680      	mov	r8, r0
 80064ca:	e005      	b.n	80064d8 <SD_FindSCR+0x78>
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80064cc:	f7fa f8e6 	bl	800069c <HAL_GetTick>
 80064d0:	1b80      	subs	r0, r0, r6
 80064d2:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80064d6:	d048      	beq.n	800656a <SD_FindSCR+0x10a>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 80064d8:	6820      	ldr	r0, [r4, #0]
 80064da:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80064dc:	f240 532a 	movw	r3, #1322	; 0x52a
 80064e0:	421a      	tst	r2, r3
 80064e2:	d110      	bne.n	8006506 <SD_FindSCR+0xa6>
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 80064e4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80064e6:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80064ea:	d1ef      	bne.n	80064cc <SD_FindSCR+0x6c>
 80064ec:	f1b8 0f00 	cmp.w	r8, #0
 80064f0:	d1ec      	bne.n	80064cc <SD_FindSCR+0x6c>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 80064f2:	f001 f957 	bl	80077a4 <SDMMC_ReadFIFO>
 80064f6:	9000      	str	r0, [sp, #0]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 80064f8:	6820      	ldr	r0, [r4, #0]
 80064fa:	f001 f953 	bl	80077a4 <SDMMC_ReadFIFO>
 80064fe:	9001      	str	r0, [sp, #4]
      index++;
 8006500:	f108 0801 	add.w	r8, r8, #1
 8006504:	e7e2      	b.n	80064cc <SD_FindSCR+0x6c>
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006506:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006508:	f013 0f08 	tst.w	r3, #8
 800650c:	d124      	bne.n	8006558 <SD_FindSCR+0xf8>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800650e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006510:	f013 0f02 	tst.w	r3, #2
 8006514:	d123      	bne.n	800655e <SD_FindSCR+0xfe>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006516:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006518:	f013 0f20 	tst.w	r3, #32
 800651c:	d122      	bne.n	8006564 <SD_FindSCR+0x104>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800651e:	4b14      	ldr	r3, [pc, #80]	; (8006570 <SD_FindSCR+0x110>)
 8006520:	6383      	str	r3, [r0, #56]	; 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006522:	9a01      	ldr	r2, [sp, #4]
 8006524:	0213      	lsls	r3, r2, #8
 8006526:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800652a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800652e:	0a11      	lsrs	r1, r2, #8
 8006530:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006534:	430b      	orrs	r3, r1
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006536:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800653a:	603b      	str	r3, [r7, #0]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800653c:	9a00      	ldr	r2, [sp, #0]
 800653e:	0213      	lsls	r3, r2, #8
 8006540:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006544:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006548:	0a11      	lsrs	r1, r2, #8
 800654a:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800654e:	430b      	orrs	r3, r1
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006550:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006554:	607b      	str	r3, [r7, #4]
  return HAL_SD_ERROR_NONE;
 8006556:	e794      	b.n	8006482 <SD_FindSCR+0x22>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8006558:	2508      	movs	r5, #8
 800655a:	6385      	str	r5, [r0, #56]	; 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800655c:	e791      	b.n	8006482 <SD_FindSCR+0x22>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800655e:	2502      	movs	r5, #2
 8006560:	6385      	str	r5, [r0, #56]	; 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006562:	e78e      	b.n	8006482 <SD_FindSCR+0x22>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8006564:	2520      	movs	r5, #32
 8006566:	6385      	str	r5, [r0, #56]	; 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 8006568:	e78b      	b.n	8006482 <SD_FindSCR+0x22>
      return HAL_SD_ERROR_TIMEOUT;
 800656a:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 800656e:	e788      	b.n	8006482 <SD_FindSCR+0x22>
 8006570:	18000f3a 	.word	0x18000f3a

08006574 <SD_WideBus_Enable>:
{
 8006574:	b510      	push	{r4, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0UL, 0UL};
 800657a:	2100      	movs	r1, #0
 800657c:	9100      	str	r1, [sp, #0]
 800657e:	9101      	str	r1, [sp, #4]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006580:	6800      	ldr	r0, [r0, #0]
 8006582:	f001 f936 	bl	80077f2 <SDMMC_GetResponse>
 8006586:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 800658a:	d116      	bne.n	80065ba <SD_WideBus_Enable+0x46>
  errorstate = SD_FindSCR(hsd, scr);
 800658c:	4669      	mov	r1, sp
 800658e:	4620      	mov	r0, r4
 8006590:	f7ff ff66 	bl	8006460 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8006594:	4603      	mov	r3, r0
 8006596:	b990      	cbnz	r0, 80065be <SD_WideBus_Enable+0x4a>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006598:	9b01      	ldr	r3, [sp, #4]
 800659a:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800659e:	d011      	beq.n	80065c4 <SD_WideBus_Enable+0x50>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80065a0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80065a2:	0409      	lsls	r1, r1, #16
 80065a4:	6820      	ldr	r0, [r4, #0]
 80065a6:	f001 fb2d 	bl	8007c04 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 80065aa:	4603      	mov	r3, r0
 80065ac:	b938      	cbnz	r0, 80065be <SD_WideBus_Enable+0x4a>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80065ae:	2102      	movs	r1, #2
 80065b0:	6820      	ldr	r0, [r4, #0]
 80065b2:	f001 fb56 	bl	8007c62 <SDMMC_CmdBusWidth>
 80065b6:	4603      	mov	r3, r0
 80065b8:	e001      	b.n	80065be <SD_WideBus_Enable+0x4a>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80065ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
}
 80065be:	4618      	mov	r0, r3
 80065c0:	b002      	add	sp, #8
 80065c2:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80065c4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80065c8:	e7f9      	b.n	80065be <SD_WideBus_Enable+0x4a>

080065ca <SD_WideBus_Disable>:
{
 80065ca:	b510      	push	{r4, lr}
 80065cc:	b082      	sub	sp, #8
 80065ce:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0UL, 0UL};
 80065d0:	2100      	movs	r1, #0
 80065d2:	9100      	str	r1, [sp, #0]
 80065d4:	9101      	str	r1, [sp, #4]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80065d6:	6800      	ldr	r0, [r0, #0]
 80065d8:	f001 f90b 	bl	80077f2 <SDMMC_GetResponse>
 80065dc:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 80065e0:	d116      	bne.n	8006610 <SD_WideBus_Disable+0x46>
  errorstate = SD_FindSCR(hsd, scr);
 80065e2:	4669      	mov	r1, sp
 80065e4:	4620      	mov	r0, r4
 80065e6:	f7ff ff3b 	bl	8006460 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 80065ea:	4603      	mov	r3, r0
 80065ec:	b990      	cbnz	r0, 8006614 <SD_WideBus_Disable+0x4a>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80065ee:	9b01      	ldr	r3, [sp, #4]
 80065f0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80065f4:	d011      	beq.n	800661a <SD_WideBus_Disable+0x50>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80065f6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80065f8:	0409      	lsls	r1, r1, #16
 80065fa:	6820      	ldr	r0, [r4, #0]
 80065fc:	f001 fb02 	bl	8007c04 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8006600:	4603      	mov	r3, r0
 8006602:	b938      	cbnz	r0, 8006614 <SD_WideBus_Disable+0x4a>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006604:	2100      	movs	r1, #0
 8006606:	6820      	ldr	r0, [r4, #0]
 8006608:	f001 fb2b 	bl	8007c62 <SDMMC_CmdBusWidth>
 800660c:	4603      	mov	r3, r0
 800660e:	e001      	b.n	8006614 <SD_WideBus_Disable+0x4a>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006610:	f44f 6300 	mov.w	r3, #2048	; 0x800
}
 8006614:	4618      	mov	r0, r3
 8006616:	b002      	add	sp, #8
 8006618:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800661a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800661e:	e7f9      	b.n	8006614 <SD_WideBus_Disable+0x4a>

08006620 <SD_SendStatus>:
{
 8006620:	b570      	push	{r4, r5, r6, lr}
  if(pCardStatus == NULL)
 8006622:	b181      	cbz	r1, 8006646 <SD_SendStatus+0x26>
 8006624:	460d      	mov	r5, r1
 8006626:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006628:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800662a:	0409      	lsls	r1, r1, #16
 800662c:	6800      	ldr	r0, [r0, #0]
 800662e:	f001 fb8f 	bl	8007d50 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8006632:	4606      	mov	r6, r0
 8006634:	b108      	cbz	r0, 800663a <SD_SendStatus+0x1a>
}
 8006636:	4630      	mov	r0, r6
 8006638:	bd70      	pop	{r4, r5, r6, pc}
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800663a:	2100      	movs	r1, #0
 800663c:	6820      	ldr	r0, [r4, #0]
 800663e:	f001 f8d8 	bl	80077f2 <SDMMC_GetResponse>
 8006642:	6028      	str	r0, [r5, #0]
  return HAL_SD_ERROR_NONE;
 8006644:	e7f7      	b.n	8006636 <SD_SendStatus+0x16>
    return HAL_SD_ERROR_PARAM;
 8006646:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
 800664a:	e7f4      	b.n	8006636 <SD_SendStatus+0x16>

0800664c <HAL_SD_ReadBlocks>:
{
 800664c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006650:	b086      	sub	sp, #24
 8006652:	4604      	mov	r4, r0
 8006654:	460d      	mov	r5, r1
 8006656:	4616      	mov	r6, r2
 8006658:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 800665a:	f7fa f81f 	bl	800069c <HAL_GetTick>
  if(NULL == pData)
 800665e:	b16d      	cbz	r5, 800667c <HAL_SD_ReadBlocks+0x30>
 8006660:	4680      	mov	r8, r0
  if(hsd->State == HAL_SD_STATE_READY)
 8006662:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8006666:	b2db      	uxtb	r3, r3
 8006668:	2b01      	cmp	r3, #1
 800666a:	d00d      	beq.n	8006688 <HAL_SD_ReadBlocks+0x3c>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800666c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800666e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006672:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8006674:	2001      	movs	r0, #1
}
 8006676:	b006      	add	sp, #24
 8006678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800667c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800667e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006682:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8006684:	2001      	movs	r0, #1
 8006686:	e7f6      	b.n	8006676 <HAL_SD_ReadBlocks+0x2a>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006688:	2300      	movs	r3, #0
 800668a:	63a3      	str	r3, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800668c:	19f3      	adds	r3, r6, r7
 800668e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006690:	4293      	cmp	r3, r2
 8006692:	d82d      	bhi.n	80066f0 <HAL_SD_ReadBlocks+0xa4>
    hsd->State = HAL_SD_STATE_BUSY;
 8006694:	2303      	movs	r3, #3
 8006696:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 800669a:	6823      	ldr	r3, [r4, #0]
 800669c:	2200      	movs	r2, #0
 800669e:	62da      	str	r2, [r3, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80066a0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d000      	beq.n	80066a8 <HAL_SD_ReadBlocks+0x5c>
      add *= 512U;
 80066a6:	0276      	lsls	r6, r6, #9
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80066a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80066ac:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80066ae:	027b      	lsls	r3, r7, #9
 80066b0:	9301      	str	r3, [sp, #4]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80066b2:	2390      	movs	r3, #144	; 0x90
 80066b4:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80066b6:	2302      	movs	r3, #2
 80066b8:	9303      	str	r3, [sp, #12]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80066ba:	2300      	movs	r3, #0
 80066bc:	9304      	str	r3, [sp, #16]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 80066be:	9305      	str	r3, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80066c0:	4669      	mov	r1, sp
 80066c2:	6820      	ldr	r0, [r4, #0]
 80066c4:	f001 f99e 	bl	8007a04 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 80066c8:	6822      	ldr	r2, [r4, #0]
 80066ca:	68d3      	ldr	r3, [r2, #12]
 80066cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066d0:	60d3      	str	r3, [r2, #12]
    if(NumberOfBlocks > 1U)
 80066d2:	2f01      	cmp	r7, #1
 80066d4:	d912      	bls.n	80066fc <HAL_SD_ReadBlocks+0xb0>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80066d6:	2302      	movs	r3, #2
 80066d8:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80066da:	4631      	mov	r1, r6
 80066dc:	6820      	ldr	r0, [r4, #0]
 80066de:	f001 f9d5 	bl	8007a8c <SDMMC_CmdReadMultiBlock>
 80066e2:	4682      	mov	sl, r0
    if(errorstate != HAL_SD_ERROR_NONE)
 80066e4:	f1ba 0f00 	cmp.w	sl, #0
 80066e8:	d110      	bne.n	800670c <HAL_SD_ReadBlocks+0xc0>
    dataremaining = config.DataLength;
 80066ea:	f8dd 9004 	ldr.w	r9, [sp, #4]
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80066ee:	e024      	b.n	800673a <HAL_SD_ReadBlocks+0xee>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80066f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80066f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80066f6:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 80066f8:	2001      	movs	r0, #1
 80066fa:	e7bc      	b.n	8006676 <HAL_SD_ReadBlocks+0x2a>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80066fc:	2301      	movs	r3, #1
 80066fe:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006700:	4631      	mov	r1, r6
 8006702:	6820      	ldr	r0, [r4, #0]
 8006704:	f001 f9a9 	bl	8007a5a <SDMMC_CmdReadSingleBlock>
 8006708:	4682      	mov	sl, r0
 800670a:	e7eb      	b.n	80066e4 <HAL_SD_ReadBlocks+0x98>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800670c:	6823      	ldr	r3, [r4, #0]
 800670e:	4a4c      	ldr	r2, [pc, #304]	; (8006840 <HAL_SD_ReadBlocks+0x1f4>)
 8006710:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006712:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006714:	ea43 030a 	orr.w	r3, r3, sl
 8006718:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800671a:	2001      	movs	r0, #1
 800671c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006720:	2300      	movs	r3, #0
 8006722:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8006724:	e7a7      	b.n	8006676 <HAL_SD_ReadBlocks+0x2a>
        dataremaining -= 32U;
 8006726:	f1a9 0920 	sub.w	r9, r9, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800672a:	f7f9 ffb7 	bl	800069c <HAL_GetTick>
 800672e:	eba0 0008 	sub.w	r0, r0, r8
 8006732:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006734:	4298      	cmp	r0, r3
 8006736:	d21e      	bcs.n	8006776 <HAL_SD_ReadBlocks+0x12a>
 8006738:	b1eb      	cbz	r3, 8006776 <HAL_SD_ReadBlocks+0x12a>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800673a:	6823      	ldr	r3, [r4, #0]
 800673c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800673e:	f412 7f95 	tst.w	r2, #298	; 0x12a
 8006742:	d126      	bne.n	8006792 <HAL_SD_ReadBlocks+0x146>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 8006744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006746:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800674a:	d0ee      	beq.n	800672a <HAL_SD_ReadBlocks+0xde>
 800674c:	f1b9 0f1f 	cmp.w	r9, #31
 8006750:	d9eb      	bls.n	800672a <HAL_SD_ReadBlocks+0xde>
        for(count = 0U; count < 8U; count++)
 8006752:	4656      	mov	r6, sl
 8006754:	2e07      	cmp	r6, #7
 8006756:	d8e6      	bhi.n	8006726 <HAL_SD_ReadBlocks+0xda>
          data = SDMMC_ReadFIFO(hsd->Instance);
 8006758:	6820      	ldr	r0, [r4, #0]
 800675a:	f001 f823 	bl	80077a4 <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)(data & 0xFFU);
 800675e:	7028      	strb	r0, [r5, #0]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006760:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8006764:	706b      	strb	r3, [r5, #1]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006766:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800676a:	70ab      	strb	r3, [r5, #2]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800676c:	0e00      	lsrs	r0, r0, #24
 800676e:	70e8      	strb	r0, [r5, #3]
          tempbuff++;
 8006770:	3504      	adds	r5, #4
        for(count = 0U; count < 8U; count++)
 8006772:	3601      	adds	r6, #1
 8006774:	e7ee      	b.n	8006754 <HAL_SD_ReadBlocks+0x108>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006776:	6823      	ldr	r3, [r4, #0]
 8006778:	4a31      	ldr	r2, [pc, #196]	; (8006840 <HAL_SD_ReadBlocks+0x1f4>)
 800677a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800677c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800677e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006782:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006784:	2301      	movs	r3, #1
 8006786:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800678a:	2300      	movs	r3, #0
 800678c:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 800678e:	2003      	movs	r0, #3
 8006790:	e771      	b.n	8006676 <HAL_SD_ReadBlocks+0x2a>
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8006792:	68da      	ldr	r2, [r3, #12]
 8006794:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006798:	60da      	str	r2, [r3, #12]
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800679a:	6820      	ldr	r0, [r4, #0]
 800679c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800679e:	f413 7f80 	tst.w	r3, #256	; 0x100
 80067a2:	d004      	beq.n	80067ae <HAL_SD_ReadBlocks+0x162>
 80067a4:	2f01      	cmp	r7, #1
 80067a6:	d902      	bls.n	80067ae <HAL_SD_ReadBlocks+0x162>
      if(hsd->SdCard.CardType != CARD_SECURED)
 80067a8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80067aa:	2b03      	cmp	r3, #3
 80067ac:	d118      	bne.n	80067e0 <HAL_SD_ReadBlocks+0x194>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80067ae:	6823      	ldr	r3, [r4, #0]
 80067b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067b2:	f012 0f08 	tst.w	r2, #8
 80067b6:	d124      	bne.n	8006802 <HAL_SD_ReadBlocks+0x1b6>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80067b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067ba:	f012 0f02 	tst.w	r2, #2
 80067be:	d12c      	bne.n	800681a <HAL_SD_ReadBlocks+0x1ce>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80067c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067c2:	f012 0f20 	tst.w	r2, #32
 80067c6:	d034      	beq.n	8006832 <HAL_SD_ReadBlocks+0x1e6>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80067c8:	4a1d      	ldr	r2, [pc, #116]	; (8006840 <HAL_SD_ReadBlocks+0x1f4>)
 80067ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80067cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80067ce:	f043 0320 	orr.w	r3, r3, #32
 80067d2:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80067d4:	2001      	movs	r0, #1
 80067d6:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80067da:	2300      	movs	r3, #0
 80067dc:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80067de:	e74a      	b.n	8006676 <HAL_SD_ReadBlocks+0x2a>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80067e0:	f001 f9a0 	bl	8007b24 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80067e4:	4603      	mov	r3, r0
 80067e6:	2800      	cmp	r0, #0
 80067e8:	d0e1      	beq.n	80067ae <HAL_SD_ReadBlocks+0x162>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80067ea:	6822      	ldr	r2, [r4, #0]
 80067ec:	4914      	ldr	r1, [pc, #80]	; (8006840 <HAL_SD_ReadBlocks+0x1f4>)
 80067ee:	6391      	str	r1, [r2, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80067f0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80067f2:	4313      	orrs	r3, r2
 80067f4:	63a3      	str	r3, [r4, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80067f6:	2001      	movs	r0, #1
 80067f8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80067fc:	2300      	movs	r3, #0
 80067fe:	6323      	str	r3, [r4, #48]	; 0x30
          return HAL_ERROR;
 8006800:	e739      	b.n	8006676 <HAL_SD_ReadBlocks+0x2a>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006802:	4a0f      	ldr	r2, [pc, #60]	; (8006840 <HAL_SD_ReadBlocks+0x1f4>)
 8006804:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006806:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006808:	f043 0308 	orr.w	r3, r3, #8
 800680c:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800680e:	2001      	movs	r0, #1
 8006810:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006814:	2300      	movs	r3, #0
 8006816:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8006818:	e72d      	b.n	8006676 <HAL_SD_ReadBlocks+0x2a>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800681a:	4a09      	ldr	r2, [pc, #36]	; (8006840 <HAL_SD_ReadBlocks+0x1f4>)
 800681c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800681e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006820:	f043 0302 	orr.w	r3, r3, #2
 8006824:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006826:	2001      	movs	r0, #1
 8006828:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800682c:	2300      	movs	r3, #0
 800682e:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8006830:	e721      	b.n	8006676 <HAL_SD_ReadBlocks+0x2a>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006832:	4a04      	ldr	r2, [pc, #16]	; (8006844 <HAL_SD_ReadBlocks+0x1f8>)
 8006834:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006836:	2301      	movs	r3, #1
 8006838:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 800683c:	2000      	movs	r0, #0
 800683e:	e71a      	b.n	8006676 <HAL_SD_ReadBlocks+0x2a>
 8006840:	1fe00fff 	.word	0x1fe00fff
 8006844:	18000f3a 	.word	0x18000f3a

08006848 <HAL_SD_WriteBlocks>:
{
 8006848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800684c:	b088      	sub	sp, #32
 800684e:	4604      	mov	r4, r0
 8006850:	460d      	mov	r5, r1
 8006852:	4616      	mov	r6, r2
 8006854:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 8006856:	f7f9 ff21 	bl	800069c <HAL_GetTick>
  if(NULL == pData)
 800685a:	b16d      	cbz	r5, 8006878 <HAL_SD_WriteBlocks+0x30>
 800685c:	4680      	mov	r8, r0
  if(hsd->State == HAL_SD_STATE_READY)
 800685e:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8006862:	b2db      	uxtb	r3, r3
 8006864:	2b01      	cmp	r3, #1
 8006866:	d00d      	beq.n	8006884 <HAL_SD_WriteBlocks+0x3c>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006868:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800686a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800686e:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8006870:	2001      	movs	r0, #1
}
 8006872:	b008      	add	sp, #32
 8006874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006878:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800687a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800687e:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8006880:	2001      	movs	r0, #1
 8006882:	e7f6      	b.n	8006872 <HAL_SD_WriteBlocks+0x2a>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006884:	2300      	movs	r3, #0
 8006886:	63a3      	str	r3, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006888:	19f3      	adds	r3, r6, r7
 800688a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800688c:	4293      	cmp	r3, r2
 800688e:	d82c      	bhi.n	80068ea <HAL_SD_WriteBlocks+0xa2>
    hsd->State = HAL_SD_STATE_BUSY;
 8006890:	2303      	movs	r3, #3
 8006892:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8006896:	6823      	ldr	r3, [r4, #0]
 8006898:	2200      	movs	r2, #0
 800689a:	62da      	str	r2, [r3, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800689c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d000      	beq.n	80068a4 <HAL_SD_WriteBlocks+0x5c>
      add *= 512U;
 80068a2:	0276      	lsls	r6, r6, #9
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80068a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80068a8:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80068aa:	027b      	lsls	r3, r7, #9
 80068ac:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80068ae:	2390      	movs	r3, #144	; 0x90
 80068b0:	9304      	str	r3, [sp, #16]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 80068b2:	2300      	movs	r3, #0
 80068b4:	9305      	str	r3, [sp, #20]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80068b6:	9306      	str	r3, [sp, #24]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 80068b8:	9307      	str	r3, [sp, #28]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80068ba:	a902      	add	r1, sp, #8
 80068bc:	6820      	ldr	r0, [r4, #0]
 80068be:	f001 f8a1 	bl	8007a04 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 80068c2:	6822      	ldr	r2, [r4, #0]
 80068c4:	68d3      	ldr	r3, [r2, #12]
 80068c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068ca:	60d3      	str	r3, [r2, #12]
    if(NumberOfBlocks > 1U)
 80068cc:	2f01      	cmp	r7, #1
 80068ce:	d912      	bls.n	80068f6 <HAL_SD_WriteBlocks+0xae>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80068d0:	2320      	movs	r3, #32
 80068d2:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80068d4:	4631      	mov	r1, r6
 80068d6:	6820      	ldr	r0, [r4, #0]
 80068d8:	f001 f90a 	bl	8007af0 <SDMMC_CmdWriteMultiBlock>
 80068dc:	4682      	mov	sl, r0
    if(errorstate != HAL_SD_ERROR_NONE)
 80068de:	f1ba 0f00 	cmp.w	sl, #0
 80068e2:	d110      	bne.n	8006906 <HAL_SD_WriteBlocks+0xbe>
    dataremaining = config.DataLength;
 80068e4:	f8dd 900c 	ldr.w	r9, [sp, #12]
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80068e8:	e024      	b.n	8006934 <HAL_SD_WriteBlocks+0xec>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80068ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80068ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80068f0:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 80068f2:	2001      	movs	r0, #1
 80068f4:	e7bd      	b.n	8006872 <HAL_SD_WriteBlocks+0x2a>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80068f6:	2310      	movs	r3, #16
 80068f8:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80068fa:	4631      	mov	r1, r6
 80068fc:	6820      	ldr	r0, [r4, #0]
 80068fe:	f001 f8de 	bl	8007abe <SDMMC_CmdWriteSingleBlock>
 8006902:	4682      	mov	sl, r0
 8006904:	e7eb      	b.n	80068de <HAL_SD_WriteBlocks+0x96>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006906:	6823      	ldr	r3, [r4, #0]
 8006908:	4a4e      	ldr	r2, [pc, #312]	; (8006a44 <HAL_SD_WriteBlocks+0x1fc>)
 800690a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800690c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800690e:	ea43 030a 	orr.w	r3, r3, sl
 8006912:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006914:	2001      	movs	r0, #1
 8006916:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800691a:	2300      	movs	r3, #0
 800691c:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 800691e:	e7a8      	b.n	8006872 <HAL_SD_WriteBlocks+0x2a>
        dataremaining -= 32U;
 8006920:	f1a9 0920 	sub.w	r9, r9, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006924:	f7f9 feba 	bl	800069c <HAL_GetTick>
 8006928:	eba0 0008 	sub.w	r0, r0, r8
 800692c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800692e:	4298      	cmp	r0, r3
 8006930:	d222      	bcs.n	8006978 <HAL_SD_WriteBlocks+0x130>
 8006932:	b30b      	cbz	r3, 8006978 <HAL_SD_WriteBlocks+0x130>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006934:	6823      	ldr	r3, [r4, #0]
 8006936:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006938:	f412 7f8d 	tst.w	r2, #282	; 0x11a
 800693c:	d12a      	bne.n	8006994 <HAL_SD_WriteBlocks+0x14c>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 800693e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006940:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006944:	d0ee      	beq.n	8006924 <HAL_SD_WriteBlocks+0xdc>
 8006946:	f1b9 0f1f 	cmp.w	r9, #31
 800694a:	d9eb      	bls.n	8006924 <HAL_SD_WriteBlocks+0xdc>
        for(count = 0U; count < 8U; count++)
 800694c:	4656      	mov	r6, sl
 800694e:	2e07      	cmp	r6, #7
 8006950:	d8e6      	bhi.n	8006920 <HAL_SD_WriteBlocks+0xd8>
          data = (uint32_t)(*tempbuff);
 8006952:	782b      	ldrb	r3, [r5, #0]
          data |= ((uint32_t)(*tempbuff) << 8U);
 8006954:	786a      	ldrb	r2, [r5, #1]
 8006956:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
          data |= ((uint32_t)(*tempbuff) << 16U);
 800695a:	78aa      	ldrb	r2, [r5, #2]
 800695c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
          data |= ((uint32_t)(*tempbuff) << 24U);
 8006960:	78ea      	ldrb	r2, [r5, #3]
 8006962:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006966:	a908      	add	r1, sp, #32
 8006968:	f841 3d1c 	str.w	r3, [r1, #-28]!
          tempbuff++;
 800696c:	3504      	adds	r5, #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800696e:	6820      	ldr	r0, [r4, #0]
 8006970:	f000 ff1b 	bl	80077aa <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8006974:	3601      	adds	r6, #1
 8006976:	e7ea      	b.n	800694e <HAL_SD_WriteBlocks+0x106>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006978:	6823      	ldr	r3, [r4, #0]
 800697a:	4a32      	ldr	r2, [pc, #200]	; (8006a44 <HAL_SD_WriteBlocks+0x1fc>)
 800697c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800697e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006980:	ea43 030a 	orr.w	r3, r3, sl
 8006984:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006986:	2301      	movs	r3, #1
 8006988:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800698c:	2300      	movs	r3, #0
 800698e:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8006990:	2003      	movs	r0, #3
 8006992:	e76e      	b.n	8006872 <HAL_SD_WriteBlocks+0x2a>
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8006994:	68da      	ldr	r2, [r3, #12]
 8006996:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800699a:	60da      	str	r2, [r3, #12]
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800699c:	6820      	ldr	r0, [r4, #0]
 800699e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80069a0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80069a4:	d004      	beq.n	80069b0 <HAL_SD_WriteBlocks+0x168>
 80069a6:	2f01      	cmp	r7, #1
 80069a8:	d902      	bls.n	80069b0 <HAL_SD_WriteBlocks+0x168>
      if(hsd->SdCard.CardType != CARD_SECURED)
 80069aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80069ac:	2b03      	cmp	r3, #3
 80069ae:	d118      	bne.n	80069e2 <HAL_SD_WriteBlocks+0x19a>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80069b0:	6823      	ldr	r3, [r4, #0]
 80069b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069b4:	f012 0f08 	tst.w	r2, #8
 80069b8:	d124      	bne.n	8006a04 <HAL_SD_WriteBlocks+0x1bc>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80069ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069bc:	f012 0f02 	tst.w	r2, #2
 80069c0:	d12c      	bne.n	8006a1c <HAL_SD_WriteBlocks+0x1d4>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 80069c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069c4:	f012 0f10 	tst.w	r2, #16
 80069c8:	d034      	beq.n	8006a34 <HAL_SD_WriteBlocks+0x1ec>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80069ca:	4a1e      	ldr	r2, [pc, #120]	; (8006a44 <HAL_SD_WriteBlocks+0x1fc>)
 80069cc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80069ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80069d0:	f043 0310 	orr.w	r3, r3, #16
 80069d4:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80069d6:	2001      	movs	r0, #1
 80069d8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80069dc:	2300      	movs	r3, #0
 80069de:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80069e0:	e747      	b.n	8006872 <HAL_SD_WriteBlocks+0x2a>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80069e2:	f001 f89f 	bl	8007b24 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80069e6:	4603      	mov	r3, r0
 80069e8:	2800      	cmp	r0, #0
 80069ea:	d0e1      	beq.n	80069b0 <HAL_SD_WriteBlocks+0x168>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80069ec:	6822      	ldr	r2, [r4, #0]
 80069ee:	4915      	ldr	r1, [pc, #84]	; (8006a44 <HAL_SD_WriteBlocks+0x1fc>)
 80069f0:	6391      	str	r1, [r2, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80069f2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80069f4:	4313      	orrs	r3, r2
 80069f6:	63a3      	str	r3, [r4, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80069f8:	2001      	movs	r0, #1
 80069fa:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80069fe:	2300      	movs	r3, #0
 8006a00:	6323      	str	r3, [r4, #48]	; 0x30
          return HAL_ERROR;
 8006a02:	e736      	b.n	8006872 <HAL_SD_WriteBlocks+0x2a>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006a04:	4a0f      	ldr	r2, [pc, #60]	; (8006a44 <HAL_SD_WriteBlocks+0x1fc>)
 8006a06:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006a08:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006a0a:	f043 0308 	orr.w	r3, r3, #8
 8006a0e:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006a10:	2001      	movs	r0, #1
 8006a12:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006a16:	2300      	movs	r3, #0
 8006a18:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8006a1a:	e72a      	b.n	8006872 <HAL_SD_WriteBlocks+0x2a>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006a1c:	4a09      	ldr	r2, [pc, #36]	; (8006a44 <HAL_SD_WriteBlocks+0x1fc>)
 8006a1e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006a20:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006a22:	f043 0302 	orr.w	r3, r3, #2
 8006a26:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006a28:	2001      	movs	r0, #1
 8006a2a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8006a32:	e71e      	b.n	8006872 <HAL_SD_WriteBlocks+0x2a>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006a34:	4a04      	ldr	r2, [pc, #16]	; (8006a48 <HAL_SD_WriteBlocks+0x200>)
 8006a36:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 8006a3e:	2000      	movs	r0, #0
 8006a40:	e717      	b.n	8006872 <HAL_SD_WriteBlocks+0x2a>
 8006a42:	bf00      	nop
 8006a44:	1fe00fff 	.word	0x1fe00fff
 8006a48:	18000f3a 	.word	0x18000f3a

08006a4c <HAL_SD_ErrorCallback>:
}
 8006a4c:	4770      	bx	lr

08006a4e <HAL_SD_DriveTransceiver_1_8V_Callback>:
}
 8006a4e:	4770      	bx	lr

08006a50 <SD_PowerON>:
{
 8006a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a52:	b083      	sub	sp, #12
 8006a54:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8006a56:	2300      	movs	r3, #0
 8006a58:	9301      	str	r3, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8006a5a:	f7f9 fe1f 	bl	800069c <HAL_GetTick>
 8006a5e:	4607      	mov	r7, r0
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006a60:	6820      	ldr	r0, [r4, #0]
 8006a62:	f001 f8a4 	bl	8007bae <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8006a66:	4606      	mov	r6, r0
 8006a68:	b110      	cbz	r0, 8006a70 <SD_PowerON+0x20>
}
 8006a6a:	4630      	mov	r0, r6
 8006a6c:	b003      	add	sp, #12
 8006a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006a70:	6820      	ldr	r0, [r4, #0]
 8006a72:	f001 f8af 	bl	8007bd4 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8006a76:	b938      	cbnz	r0, 8006a88 <SD_PowerON+0x38>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	6423      	str	r3, [r4, #64]	; 0x40
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006a7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d00b      	beq.n	8006a9a <SD_PowerON+0x4a>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006a82:	4635      	mov	r5, r6
 8006a84:	4630      	mov	r0, r6
 8006a86:	e014      	b.n	8006ab2 <SD_PowerON+0x62>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	6423      	str	r3, [r4, #64]	; 0x40
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006a8c:	6820      	ldr	r0, [r4, #0]
 8006a8e:	f001 f88e 	bl	8007bae <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 8006a92:	2800      	cmp	r0, #0
 8006a94:	d0f2      	beq.n	8006a7c <SD_PowerON+0x2c>
      return errorstate;
 8006a96:	4606      	mov	r6, r0
 8006a98:	e7e7      	b.n	8006a6a <SD_PowerON+0x1a>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006a9a:	2100      	movs	r1, #0
 8006a9c:	6820      	ldr	r0, [r4, #0]
 8006a9e:	f001 f8b1 	bl	8007c04 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	d0ed      	beq.n	8006a82 <SD_PowerON+0x32>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006aa6:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 8006aaa:	e7de      	b.n	8006a6a <SD_PowerON+0x1a>
    count++;
 8006aac:	9b01      	ldr	r3, [sp, #4]
 8006aae:	3301      	adds	r3, #1
 8006ab0:	9301      	str	r3, [sp, #4]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8006ab2:	9a01      	ldr	r2, [sp, #4]
 8006ab4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d815      	bhi.n	8006ae8 <SD_PowerON+0x98>
 8006abc:	b9a5      	cbnz	r5, 8006ae8 <SD_PowerON+0x98>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006abe:	2100      	movs	r1, #0
 8006ac0:	6820      	ldr	r0, [r4, #0]
 8006ac2:	f001 f89f 	bl	8007c04 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8006ac6:	2800      	cmp	r0, #0
 8006ac8:	d167      	bne.n	8006b9a <SD_PowerON+0x14a>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8006aca:	493b      	ldr	r1, [pc, #236]	; (8006bb8 <SD_PowerON+0x168>)
 8006acc:	6820      	ldr	r0, [r4, #0]
 8006ace:	f001 f8b2 	bl	8007c36 <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8006ad2:	4605      	mov	r5, r0
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	d162      	bne.n	8006b9e <SD_PowerON+0x14e>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006ad8:	2100      	movs	r1, #0
 8006ada:	6820      	ldr	r0, [r4, #0]
 8006adc:	f000 fe89 	bl	80077f2 <SDMMC_GetResponse>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006ae0:	0fc3      	lsrs	r3, r0, #31
 8006ae2:	d0e3      	beq.n	8006aac <SD_PowerON+0x5c>
 8006ae4:	461d      	mov	r5, r3
 8006ae6:	e7e1      	b.n	8006aac <SD_PowerON+0x5c>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8006ae8:	9a01      	ldr	r2, [sp, #4]
 8006aea:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d858      	bhi.n	8006ba4 <SD_PowerON+0x154>
  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8006af2:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006af6:	d0b8      	beq.n	8006a6a <SD_PowerON+0x1a>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006af8:	2301      	movs	r3, #1
 8006afa:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8006afc:	69a3      	ldr	r3, [r4, #24]
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d1b3      	bne.n	8006a6a <SD_PowerON+0x1a>
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 8006b02:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8006b06:	d0b0      	beq.n	8006a6a <SD_PowerON+0x1a>
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8006b08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006b0c:	65e3      	str	r3, [r4, #92]	; 0x5c
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 8006b0e:	6822      	ldr	r2, [r4, #0]
 8006b10:	6813      	ldr	r3, [r2, #0]
 8006b12:	f043 0308 	orr.w	r3, r3, #8
 8006b16:	6013      	str	r3, [r2, #0]
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 8006b18:	6820      	ldr	r0, [r4, #0]
 8006b1a:	f001 f94b 	bl	8007db4 <SDMMC_CmdVoltageSwitch>
        if(errorstate != HAL_SD_ERROR_NONE)
 8006b1e:	4606      	mov	r6, r0
 8006b20:	2800      	cmp	r0, #0
 8006b22:	d1a2      	bne.n	8006a6a <SD_PowerON+0x1a>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 8006b24:	6823      	ldr	r3, [r4, #0]
 8006b26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b28:	f012 6f80 	tst.w	r2, #67108864	; 0x4000000
 8006b2c:	d108      	bne.n	8006b40 <SD_PowerON+0xf0>
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006b2e:	f7f9 fdb5 	bl	800069c <HAL_GetTick>
 8006b32:	1bc0      	subs	r0, r0, r7
 8006b34:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006b38:	d1f4      	bne.n	8006b24 <SD_PowerON+0xd4>
            return HAL_SD_ERROR_TIMEOUT;
 8006b3a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006b3e:	e794      	b.n	8006a6a <SD_PowerON+0x1a>
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 8006b40:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006b44:	639a      	str	r2, [r3, #56]	; 0x38
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b4a:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8006b4e:	d02c      	beq.n	8006baa <SD_PowerON+0x15a>
          HAL_SD_DriveTransceiver_1_8V_Callback(SET);
 8006b50:	2001      	movs	r0, #1
 8006b52:	f7ff ff7c 	bl	8006a4e <HAL_SD_DriveTransceiver_1_8V_Callback>
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 8006b56:	6822      	ldr	r2, [r4, #0]
 8006b58:	6813      	ldr	r3, [r2, #0]
 8006b5a:	f043 0304 	orr.w	r3, r3, #4
 8006b5e:	6013      	str	r3, [r2, #0]
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8006b60:	6823      	ldr	r3, [r4, #0]
 8006b62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b64:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8006b68:	d108      	bne.n	8006b7c <SD_PowerON+0x12c>
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006b6a:	f7f9 fd97 	bl	800069c <HAL_GetTick>
 8006b6e:	1bc0      	subs	r0, r0, r7
 8006b70:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006b74:	d1f4      	bne.n	8006b60 <SD_PowerON+0x110>
              return HAL_SD_ERROR_TIMEOUT;
 8006b76:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006b7a:	e776      	b.n	8006a6a <SD_PowerON+0x1a>
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 8006b7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006b80:	639a      	str	r2, [r3, #56]	; 0x38
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 8006b82:	6823      	ldr	r3, [r4, #0]
 8006b84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b86:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
 8006b8a:	d111      	bne.n	8006bb0 <SD_PowerON+0x160>
          hsd->Instance->POWER = 0x13U;
 8006b8c:	2213      	movs	r2, #19
 8006b8e:	601a      	str	r2, [r3, #0]
          hsd->Instance->ICR = 0xFFFFFFFFU;
 8006b90:	6823      	ldr	r3, [r4, #0]
 8006b92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b96:	639a      	str	r2, [r3, #56]	; 0x38
 8006b98:	e767      	b.n	8006a6a <SD_PowerON+0x1a>
      return errorstate;
 8006b9a:	4606      	mov	r6, r0
 8006b9c:	e765      	b.n	8006a6a <SD_PowerON+0x1a>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006b9e:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 8006ba2:	e762      	b.n	8006a6a <SD_PowerON+0x1a>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006ba4:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
 8006ba8:	e75f      	b.n	8006a6a <SD_PowerON+0x1a>
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 8006baa:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 8006bae:	e75c      	b.n	8006a6a <SD_PowerON+0x1a>
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006bb0:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
 8006bb4:	e759      	b.n	8006a6a <SD_PowerON+0x1a>
 8006bb6:	bf00      	nop
 8006bb8:	c1100000 	.word	0xc1100000

08006bbc <HAL_SD_GetCardCSD>:
{
 8006bbc:	b410      	push	{r4}
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8006bbe:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8006bc0:	0f9b      	lsrs	r3, r3, #30
 8006bc2:	700b      	strb	r3, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8006bc4:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8006bc6:	f3c3 6383 	ubfx	r3, r3, #26, #4
 8006bca:	704b      	strb	r3, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006bcc:	f890 3063 	ldrb.w	r3, [r0, #99]	; 0x63
 8006bd0:	f003 0303 	and.w	r3, r3, #3
 8006bd4:	708b      	strb	r3, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8006bd6:	f890 3062 	ldrb.w	r3, [r0, #98]	; 0x62
 8006bda:	70cb      	strb	r3, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8006bdc:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
 8006be0:	710b      	strb	r3, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8006be2:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8006be6:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8006be8:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006bea:	0d1b      	lsrs	r3, r3, #20
 8006bec:	80cb      	strh	r3, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8006bee:	f8b0 3066 	ldrh.w	r3, [r0, #102]	; 0x66
 8006bf2:	f003 030f 	and.w	r3, r3, #15
 8006bf6:	720b      	strb	r3, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8006bf8:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006bfa:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8006bfe:	724b      	strb	r3, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8006c00:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006c02:	f3c3 3380 	ubfx	r3, r3, #14, #1
 8006c06:	728b      	strb	r3, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8006c08:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006c0a:	f3c3 3340 	ubfx	r3, r3, #13, #1
 8006c0e:	72cb      	strb	r3, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006c10:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006c12:	f3c3 3300 	ubfx	r3, r3, #12, #1
 8006c16:	730b      	strb	r3, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006c18:	2300      	movs	r3, #0
 8006c1a:	734b      	strb	r3, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 8006c1c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	f040 8088 	bne.w	8006d34 <HAL_SD_GetCardCSD+0x178>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006c24:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8006c26:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006c2a:	ea03 0382 	and.w	r3, r3, r2, lsl #2
 8006c2e:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8006c30:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8006c34:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006c36:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8006c38:	f3c3 63c2 	ubfx	r3, r3, #27, #3
 8006c3c:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8006c3e:	f890 306b 	ldrb.w	r3, [r0, #107]	; 0x6b
 8006c42:	f003 0307 	and.w	r3, r3, #7
 8006c46:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8006c48:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8006c4a:	f3c3 5342 	ubfx	r3, r3, #21, #3
 8006c4e:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8006c50:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8006c52:	f3c3 4382 	ubfx	r3, r3, #18, #3
 8006c56:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006c58:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8006c5a:	f3c3 33c2 	ubfx	r3, r3, #15, #3
 8006c5e:	760b      	strb	r3, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006c60:	690b      	ldr	r3, [r1, #16]
 8006c62:	3301      	adds	r3, #1
 8006c64:	64c3      	str	r3, [r0, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8006c66:	7e0a      	ldrb	r2, [r1, #24]
 8006c68:	f002 0207 	and.w	r2, r2, #7
 8006c6c:	3202      	adds	r2, #2
 8006c6e:	fa03 f202 	lsl.w	r2, r3, r2
 8006c72:	64c2      	str	r2, [r0, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8006c74:	7a0b      	ldrb	r3, [r1, #8]
 8006c76:	f003 040f 	and.w	r4, r3, #15
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	40a3      	lsls	r3, r4
 8006c7e:	6503      	str	r3, [r0, #80]	; 0x50
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8006c80:	0a5b      	lsrs	r3, r3, #9
 8006c82:	fb03 f302 	mul.w	r3, r3, r2
 8006c86:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 8006c88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c8c:	6583      	str	r3, [r0, #88]	; 0x58
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006c8e:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8006c90:	f3c3 3380 	ubfx	r3, r3, #14, #1
 8006c94:	764b      	strb	r3, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006c96:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8006c98:	f3c3 13c6 	ubfx	r3, r3, #7, #7
 8006c9c:	768b      	strb	r3, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006c9e:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8006ca0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ca4:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006ca6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8006ca8:	0fdb      	lsrs	r3, r3, #31
 8006caa:	770b      	strb	r3, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8006cac:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8006cae:	f3c3 7341 	ubfx	r3, r3, #29, #2
 8006cb2:	774b      	strb	r3, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8006cb4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8006cb6:	f3c3 6382 	ubfx	r3, r3, #26, #3
 8006cba:	778b      	strb	r3, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006cbc:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8006cbe:	f3c3 5383 	ubfx	r3, r3, #22, #4
 8006cc2:	77cb      	strb	r3, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8006cc4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8006cc6:	f3c3 5340 	ubfx	r3, r3, #21, #1
 8006cca:	f881 3020 	strb.w	r3, [r1, #32]
  pCSD->Reserved3 = 0;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	f881 3021 	strb.w	r3, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8006cd4:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 8006cd8:	f002 0201 	and.w	r2, r2, #1
 8006cdc:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8006ce0:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8006ce2:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8006ce6:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006cea:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8006cec:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8006cf0:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006cf4:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8006cf6:	f3c2 3240 	ubfx	r2, r2, #13, #1
 8006cfa:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006cfe:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8006d00:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8006d04:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006d08:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8006d0a:	f3c2 2281 	ubfx	r2, r2, #10, #2
 8006d0e:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8006d12:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8006d14:	f3c2 2201 	ubfx	r2, r2, #8, #2
 8006d18:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8006d1c:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8006d1e:	f3c2 0246 	ubfx	r2, r2, #1, #7
 8006d22:	f881 2029 	strb.w	r2, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 8006d26:	2201      	movs	r2, #1
 8006d28:	f881 202a 	strb.w	r2, [r1, #42]	; 0x2a
  return HAL_OK;
 8006d2c:	4618      	mov	r0, r3
}
 8006d2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d32:	4770      	bx	lr
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d00b      	beq.n	8006d50 <HAL_SD_GetCardCSD+0x194>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006d38:	6803      	ldr	r3, [r0, #0]
 8006d3a:	4a0e      	ldr	r2, [pc, #56]	; (8006d74 <HAL_SD_GetCardCSD+0x1b8>)
 8006d3c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006d3e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006d40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d44:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006d46:	2301      	movs	r3, #1
 8006d48:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	e7ee      	b.n	8006d2e <HAL_SD_GetCardCSD+0x172>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006d50:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006d52:	041b      	lsls	r3, r3, #16
 8006d54:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8006d58:	f8b0 206a 	ldrh.w	r2, [r0, #106]	; 0x6a
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006d60:	690b      	ldr	r3, [r1, #16]
 8006d62:	3301      	adds	r3, #1
 8006d64:	029b      	lsls	r3, r3, #10
 8006d66:	64c3      	str	r3, [r0, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006d68:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 8006d6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006d6e:	6503      	str	r3, [r0, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006d70:	6583      	str	r3, [r0, #88]	; 0x58
 8006d72:	e78c      	b.n	8006c8e <HAL_SD_GetCardCSD+0xd2>
 8006d74:	1fe00fff 	.word	0x1fe00fff

08006d78 <SD_InitCard>:
{
 8006d78:	b510      	push	{r4, lr}
 8006d7a:	b08c      	sub	sp, #48	; 0x30
 8006d7c:	4604      	mov	r4, r0
  uint16_t sd_rca = 1U;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	f8ad 3002 	strh.w	r3, [sp, #2]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8006d84:	6800      	ldr	r0, [r0, #0]
 8006d86:	f000 fd1b 	bl	80077c0 <SDMMC_GetPowerState>
 8006d8a:	2800      	cmp	r0, #0
 8006d8c:	d05c      	beq.n	8006e48 <SD_InitCard+0xd0>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006d8e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006d90:	2b03      	cmp	r3, #3
 8006d92:	d136      	bne.n	8006e02 <SD_InitCard+0x8a>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006d94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006d96:	2b03      	cmp	r3, #3
 8006d98:	d14d      	bne.n	8006e36 <SD_InitCard+0xbe>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006d9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006d9c:	2b03      	cmp	r3, #3
 8006d9e:	d01d      	beq.n	8006ddc <SD_InitCard+0x64>
    hsd->SdCard.RelCardAdd = sd_rca;
 8006da0:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8006da4:	64a1      	str	r1, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006da6:	0409      	lsls	r1, r1, #16
 8006da8:	6820      	ldr	r0, [r4, #0]
 8006daa:	f000 ffa2 	bl	8007cf2 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8006dae:	4603      	mov	r3, r0
 8006db0:	2800      	cmp	r0, #0
 8006db2:	d14b      	bne.n	8006e4c <SD_InitCard+0xd4>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006db4:	2100      	movs	r1, #0
 8006db6:	6820      	ldr	r0, [r4, #0]
 8006db8:	f000 fd1b 	bl	80077f2 <SDMMC_GetResponse>
 8006dbc:	6620      	str	r0, [r4, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006dbe:	2104      	movs	r1, #4
 8006dc0:	6820      	ldr	r0, [r4, #0]
 8006dc2:	f000 fd16 	bl	80077f2 <SDMMC_GetResponse>
 8006dc6:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006dc8:	2108      	movs	r1, #8
 8006dca:	6820      	ldr	r0, [r4, #0]
 8006dcc:	f000 fd11 	bl	80077f2 <SDMMC_GetResponse>
 8006dd0:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006dd2:	210c      	movs	r1, #12
 8006dd4:	6820      	ldr	r0, [r4, #0]
 8006dd6:	f000 fd0c 	bl	80077f2 <SDMMC_GetResponse>
 8006dda:	66e0      	str	r0, [r4, #108]	; 0x6c
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8006ddc:	2104      	movs	r1, #4
 8006dde:	6820      	ldr	r0, [r4, #0]
 8006de0:	f000 fd07 	bl	80077f2 <SDMMC_GetResponse>
 8006de4:	0d00      	lsrs	r0, r0, #20
 8006de6:	6460      	str	r0, [r4, #68]	; 0x44
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8006de8:	a901      	add	r1, sp, #4
 8006dea:	4620      	mov	r0, r4
 8006dec:	f7ff fee6 	bl	8006bbc <HAL_SD_GetCardCSD>
 8006df0:	bb78      	cbnz	r0, 8006e52 <SD_InitCard+0xda>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006df2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006df4:	0412      	lsls	r2, r2, #16
 8006df6:	2300      	movs	r3, #0
 8006df8:	6820      	ldr	r0, [r4, #0]
 8006dfa:	f000 febf 	bl	8007b7c <SDMMC_CmdSelDesel>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	e024      	b.n	8006e4c <SD_InitCard+0xd4>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006e02:	6820      	ldr	r0, [r4, #0]
 8006e04:	f000 ff5f 	bl	8007cc6 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8006e08:	4603      	mov	r3, r0
 8006e0a:	b9f8      	cbnz	r0, 8006e4c <SD_InitCard+0xd4>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	6820      	ldr	r0, [r4, #0]
 8006e10:	f000 fcef 	bl	80077f2 <SDMMC_GetResponse>
 8006e14:	6720      	str	r0, [r4, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006e16:	2104      	movs	r1, #4
 8006e18:	6820      	ldr	r0, [r4, #0]
 8006e1a:	f000 fcea 	bl	80077f2 <SDMMC_GetResponse>
 8006e1e:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006e20:	2108      	movs	r1, #8
 8006e22:	6820      	ldr	r0, [r4, #0]
 8006e24:	f000 fce5 	bl	80077f2 <SDMMC_GetResponse>
 8006e28:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006e2a:	210c      	movs	r1, #12
 8006e2c:	6820      	ldr	r0, [r4, #0]
 8006e2e:	f000 fce0 	bl	80077f2 <SDMMC_GetResponse>
 8006e32:	67e0      	str	r0, [r4, #124]	; 0x7c
 8006e34:	e7ae      	b.n	8006d94 <SD_InitCard+0x1c>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006e36:	f10d 0102 	add.w	r1, sp, #2
 8006e3a:	6820      	ldr	r0, [r4, #0]
 8006e3c:	f000 ff6f 	bl	8007d1e <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8006e40:	4603      	mov	r3, r0
 8006e42:	2800      	cmp	r0, #0
 8006e44:	d0a9      	beq.n	8006d9a <SD_InitCard+0x22>
 8006e46:	e001      	b.n	8006e4c <SD_InitCard+0xd4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006e48:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	b00c      	add	sp, #48	; 0x30
 8006e50:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006e52:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006e56:	e7f9      	b.n	8006e4c <SD_InitCard+0xd4>

08006e58 <HAL_SD_InitCard>:
{
 8006e58:	b510      	push	{r4, lr}
 8006e5a:	b08a      	sub	sp, #40	; 0x28
 8006e5c:	4604      	mov	r4, r0
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	9304      	str	r3, [sp, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006e62:	9305      	str	r3, [sp, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8006e64:	9306      	str	r3, [sp, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8006e66:	9307      	str	r3, [sp, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8006e68:	23fa      	movs	r3, #250	; 0xfa
 8006e6a:	9308      	str	r3, [sp, #32]
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8006e6c:	6983      	ldr	r3, [r0, #24]
 8006e6e:	2b02      	cmp	r3, #2
 8006e70:	d028      	beq.n	8006ec4 <HAL_SD_InitCard+0x6c>
  (void)SDMMC_Init(hsd->Instance, Init);
 8006e72:	ab0a      	add	r3, sp, #40	; 0x28
 8006e74:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8006e78:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8006e7c:	ab04      	add	r3, sp, #16
 8006e7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006e80:	6820      	ldr	r0, [r4, #0]
 8006e82:	f000 fc75 	bl	8007770 <SDMMC_Init>
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8006e86:	6820      	ldr	r0, [r4, #0]
 8006e88:	f000 fc94 	bl	80077b4 <SDMMC_PowerState_ON>
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC)/(2U*SDMMC_INIT_CLK_DIV);
 8006e8c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8006e90:	f7fe fa0c 	bl	80052ac <HAL_RCCEx_GetPeriphCLKFreq>
 8006e94:	4b20      	ldr	r3, [pc, #128]	; (8006f18 <HAL_SD_InitCard+0xc0>)
 8006e96:	fba3 3000 	umull	r3, r0, r3, r0
  if(sdmmc_clk != 0U)
 8006e9a:	0940      	lsrs	r0, r0, #5
 8006e9c:	d018      	beq.n	8006ed0 <HAL_SD_InitCard+0x78>
    HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 8006e9e:	4b1f      	ldr	r3, [pc, #124]	; (8006f1c <HAL_SD_InitCard+0xc4>)
 8006ea0:	fbb3 f0f0 	udiv	r0, r3, r0
 8006ea4:	3001      	adds	r0, #1
 8006ea6:	f7f9 fbff 	bl	80006a8 <HAL_Delay>
  errorstate = SD_PowerON(hsd);
 8006eaa:	4620      	mov	r0, r4
 8006eac:	f7ff fdd0 	bl	8006a50 <SD_PowerON>
  if(errorstate != HAL_SD_ERROR_NONE)
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	b188      	cbz	r0, 8006ed8 <HAL_SD_InitCard+0x80>
    hsd->State = HAL_SD_STATE_READY;
 8006eb4:	2001      	movs	r0, #1
 8006eb6:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006eba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8006ec0:	b00a      	add	sp, #40	; 0x28
 8006ec2:	bd10      	pop	{r4, pc}
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 8006ec4:	6802      	ldr	r2, [r0, #0]
 8006ec6:	6813      	ldr	r3, [r2, #0]
 8006ec8:	f043 0310 	orr.w	r3, r3, #16
 8006ecc:	6013      	str	r3, [r2, #0]
 8006ece:	e7d0      	b.n	8006e72 <HAL_SD_InitCard+0x1a>
    HAL_Delay(2U);
 8006ed0:	2002      	movs	r0, #2
 8006ed2:	f7f9 fbe9 	bl	80006a8 <HAL_Delay>
 8006ed6:	e7e8      	b.n	8006eaa <HAL_SD_InitCard+0x52>
  errorstate = SD_InitCard(hsd);
 8006ed8:	4620      	mov	r0, r4
 8006eda:	f7ff ff4d 	bl	8006d78 <SD_InitCard>
  if(errorstate != HAL_SD_ERROR_NONE)
 8006ede:	4602      	mov	r2, r0
 8006ee0:	b130      	cbz	r0, 8006ef0 <HAL_SD_InitCard+0x98>
    hsd->State = HAL_SD_STATE_READY;
 8006ee2:	2001      	movs	r0, #1
 8006ee4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006ee8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006eea:	4313      	orrs	r3, r2
 8006eec:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8006eee:	e7e7      	b.n	8006ec0 <HAL_SD_InitCard+0x68>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006ef0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006ef4:	6820      	ldr	r0, [r4, #0]
 8006ef6:	f000 fd97 	bl	8007a28 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8006efa:	4603      	mov	r3, r0
 8006efc:	b148      	cbz	r0, 8006f12 <HAL_SD_InitCard+0xba>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006efe:	6822      	ldr	r2, [r4, #0]
 8006f00:	4907      	ldr	r1, [pc, #28]	; (8006f20 <HAL_SD_InitCard+0xc8>)
 8006f02:	6391      	str	r1, [r2, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8006f04:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006f06:	4318      	orrs	r0, r3
 8006f08:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006f0a:	2001      	movs	r0, #1
 8006f0c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    return HAL_ERROR;
 8006f10:	e7d6      	b.n	8006ec0 <HAL_SD_InitCard+0x68>
  return HAL_OK;
 8006f12:	2000      	movs	r0, #0
 8006f14:	e7d4      	b.n	8006ec0 <HAL_SD_InitCard+0x68>
 8006f16:	bf00      	nop
 8006f18:	10624dd3 	.word	0x10624dd3
 8006f1c:	00012110 	.word	0x00012110
 8006f20:	1fe00fff 	.word	0x1fe00fff

08006f24 <HAL_SD_GetCardStatus>:
{
 8006f24:	b530      	push	{r4, r5, lr}
 8006f26:	b091      	sub	sp, #68	; 0x44
 8006f28:	4605      	mov	r5, r0
 8006f2a:	460c      	mov	r4, r1
  errorstate = SD_SendSDStatus(hsd, sd_status);
 8006f2c:	4669      	mov	r1, sp
 8006f2e:	f7ff fa0f 	bl	8006350 <SD_SendSDStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8006f32:	b1c8      	cbz	r0, 8006f68 <HAL_SD_GetCardStatus+0x44>
 8006f34:	4603      	mov	r3, r0
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006f36:	682a      	ldr	r2, [r5, #0]
 8006f38:	4929      	ldr	r1, [pc, #164]	; (8006fe0 <HAL_SD_GetCardStatus+0xbc>)
 8006f3a:	6391      	str	r1, [r2, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8006f3c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8006f3e:	4318      	orrs	r0, r3
 8006f40:	63a8      	str	r0, [r5, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006f42:	2401      	movs	r4, #1
 8006f44:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006f48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006f4c:	6828      	ldr	r0, [r5, #0]
 8006f4e:	f000 fd6b 	bl	8007a28 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8006f52:	b130      	cbz	r0, 8006f62 <HAL_SD_GetCardStatus+0x3e>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006f54:	682a      	ldr	r2, [r5, #0]
 8006f56:	4922      	ldr	r1, [pc, #136]	; (8006fe0 <HAL_SD_GetCardStatus+0xbc>)
 8006f58:	6391      	str	r1, [r2, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 8006f5a:	63a8      	str	r0, [r5, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006f5c:	2401      	movs	r4, #1
 8006f5e:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
}
 8006f62:	4620      	mov	r0, r4
 8006f64:	b011      	add	sp, #68	; 0x44
 8006f66:	bd30      	pop	{r4, r5, pc}
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8006f68:	9a00      	ldr	r2, [sp, #0]
 8006f6a:	f3c2 1381 	ubfx	r3, r2, #6, #2
 8006f6e:	7023      	strb	r3, [r4, #0]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8006f70:	f3c2 1340 	ubfx	r3, r2, #5, #1
 8006f74:	7063      	strb	r3, [r4, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8006f76:	0a13      	lsrs	r3, r2, #8
 8006f78:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006f7c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	8063      	strh	r3, [r4, #2]
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8006f84:	9a01      	ldr	r2, [sp, #4]
 8006f86:	0213      	lsls	r3, r2, #8
 8006f88:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006f8c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8006f90:	0a11      	lsrs	r1, r2, #8
 8006f92:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8006f96:	430b      	orrs	r3, r1
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8006f98:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8006f9c:	6063      	str	r3, [r4, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8006f9e:	9b02      	ldr	r3, [sp, #8]
 8006fa0:	b2da      	uxtb	r2, r3
 8006fa2:	7222      	strb	r2, [r4, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8006fa4:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8006fa8:	7262      	strb	r2, [r4, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8006faa:	f3c3 5203 	ubfx	r2, r3, #20, #4
 8006fae:	72a2      	strb	r2, [r4, #10]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8006fb0:	0c1b      	lsrs	r3, r3, #16
 8006fb2:	9a03      	ldr	r2, [sp, #12]
 8006fb4:	b2d1      	uxtb	r1, r2
 8006fb6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006fba:	430b      	orrs	r3, r1
 8006fbc:	81a3      	strh	r3, [r4, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8006fbe:	f3c2 2385 	ubfx	r3, r2, #10, #6
 8006fc2:	73a3      	strb	r3, [r4, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8006fc4:	f3c2 2301 	ubfx	r3, r2, #8, #2
 8006fc8:	73e3      	strb	r3, [r4, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8006fca:	f3c2 1303 	ubfx	r3, r2, #4, #4
 8006fce:	7423      	strb	r3, [r4, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8006fd0:	f002 020f 	and.w	r2, r2, #15
 8006fd4:	7462      	strb	r2, [r4, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8006fd6:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006fda:	74a3      	strb	r3, [r4, #18]
  HAL_StatusTypeDef status = HAL_OK;
 8006fdc:	2400      	movs	r4, #0
 8006fde:	e7b3      	b.n	8006f48 <HAL_SD_GetCardStatus+0x24>
 8006fe0:	1fe00fff 	.word	0x1fe00fff

08006fe4 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006fe4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8006fe6:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006fe8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8006fea:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006fec:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006fee:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006ff0:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8006ff2:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006ff4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006ff6:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006ff8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8006ffa:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006ffc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8006ffe:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007000:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8007002:	61cb      	str	r3, [r1, #28]
}
 8007004:	2000      	movs	r0, #0
 8007006:	4770      	bx	lr

08007008 <HAL_SD_ConfigWideBusOperation>:
{
 8007008:	b530      	push	{r4, r5, lr}
 800700a:	b08b      	sub	sp, #44	; 0x2c
 800700c:	4604      	mov	r4, r0
 800700e:	460d      	mov	r5, r1
  hsd->State = HAL_SD_STATE_BUSY;
 8007010:	2303      	movs	r3, #3
 8007012:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007016:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8007018:	2b03      	cmp	r3, #3
 800701a:	d01c      	beq.n	8007056 <HAL_SD_ConfigWideBusOperation+0x4e>
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800701c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8007020:	d008      	beq.n	8007034 <HAL_SD_ConfigWideBusOperation+0x2c>
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8007022:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8007026:	d00a      	beq.n	800703e <HAL_SD_ConfigWideBusOperation+0x36>
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8007028:	b179      	cbz	r1, 800704a <HAL_SD_ConfigWideBusOperation+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800702a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800702c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007030:	6383      	str	r3, [r0, #56]	; 0x38
 8007032:	e014      	b.n	800705e <HAL_SD_ConfigWideBusOperation+0x56>
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007034:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007036:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800703a:	6383      	str	r3, [r0, #56]	; 0x38
 800703c:	e00f      	b.n	800705e <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Enable(hsd);
 800703e:	f7ff fa99 	bl	8006574 <SD_WideBus_Enable>
      hsd->ErrorCode |= errorstate;
 8007042:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007044:	4318      	orrs	r0, r3
 8007046:	63a0      	str	r0, [r4, #56]	; 0x38
 8007048:	e009      	b.n	800705e <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Disable(hsd);
 800704a:	f7ff fabe 	bl	80065ca <SD_WideBus_Disable>
      hsd->ErrorCode |= errorstate;
 800704e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007050:	4318      	orrs	r0, r3
 8007052:	63a0      	str	r0, [r4, #56]	; 0x38
 8007054:	e003      	b.n	800705e <HAL_SD_ConfigWideBusOperation+0x56>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007056:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007058:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800705c:	6383      	str	r3, [r0, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800705e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007060:	b1bb      	cbz	r3, 8007092 <HAL_SD_ConfigWideBusOperation+0x8a>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007062:	6823      	ldr	r3, [r4, #0]
 8007064:	4a1e      	ldr	r2, [pc, #120]	; (80070e0 <HAL_SD_ConfigWideBusOperation+0xd8>)
 8007066:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8007068:	2501      	movs	r5, #1
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800706a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800706e:	6820      	ldr	r0, [r4, #0]
 8007070:	f000 fcda 	bl	8007a28 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8007074:	4603      	mov	r3, r0
 8007076:	b130      	cbz	r0, 8007086 <HAL_SD_ConfigWideBusOperation+0x7e>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007078:	6822      	ldr	r2, [r4, #0]
 800707a:	4919      	ldr	r1, [pc, #100]	; (80070e0 <HAL_SD_ConfigWideBusOperation+0xd8>)
 800707c:	6391      	str	r1, [r2, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800707e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007080:	4318      	orrs	r0, r3
 8007082:	63a0      	str	r0, [r4, #56]	; 0x38
    status = HAL_ERROR;
 8007084:	2501      	movs	r5, #1
  hsd->State = HAL_SD_STATE_READY;
 8007086:	2301      	movs	r3, #1
 8007088:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800708c:	4628      	mov	r0, r5
 800708e:	b00b      	add	sp, #44	; 0x2c
 8007090:	bd30      	pop	{r4, r5, pc}
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007092:	6863      	ldr	r3, [r4, #4]
 8007094:	9304      	str	r3, [sp, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007096:	68a3      	ldr	r3, [r4, #8]
 8007098:	9305      	str	r3, [sp, #20]
    Init.BusWide             = WideMode;
 800709a:	9506      	str	r5, [sp, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800709c:	6923      	ldr	r3, [r4, #16]
 800709e:	9307      	str	r3, [sp, #28]
    if(hsd->Init.ClockDiv >= SDMMC_NSpeed_CLK_DIV)
 80070a0:	6963      	ldr	r3, [r4, #20]
 80070a2:	2b03      	cmp	r3, #3
 80070a4:	d90c      	bls.n	80070c0 <HAL_SD_ConfigWideBusOperation+0xb8>
      Init.ClockDiv = hsd->Init.ClockDiv;
 80070a6:	9308      	str	r3, [sp, #32]
    (void)SDMMC_Init(hsd->Instance, Init);
 80070a8:	ab0a      	add	r3, sp, #40	; 0x28
 80070aa:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80070ae:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80070b2:	ab04      	add	r3, sp, #16
 80070b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80070b6:	6820      	ldr	r0, [r4, #0]
 80070b8:	f000 fb5a 	bl	8007770 <SDMMC_Init>
  HAL_StatusTypeDef status = HAL_OK;
 80070bc:	2500      	movs	r5, #0
 80070be:	e7d4      	b.n	800706a <HAL_SD_ConfigWideBusOperation+0x62>
    else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 80070c0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80070c2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80070c6:	d005      	beq.n	80070d4 <HAL_SD_ConfigWideBusOperation+0xcc>
    else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 80070c8:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80070cc:	d004      	beq.n	80070d8 <HAL_SD_ConfigWideBusOperation+0xd0>
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 80070ce:	2304      	movs	r3, #4
 80070d0:	9308      	str	r3, [sp, #32]
 80070d2:	e7e9      	b.n	80070a8 <HAL_SD_ConfigWideBusOperation+0xa0>
      Init.ClockDiv = hsd->Init.ClockDiv;
 80070d4:	9308      	str	r3, [sp, #32]
 80070d6:	e7e7      	b.n	80070a8 <HAL_SD_ConfigWideBusOperation+0xa0>
      Init.ClockDiv = SDMMC_HSpeed_CLK_DIV;
 80070d8:	2302      	movs	r3, #2
 80070da:	9308      	str	r3, [sp, #32]
 80070dc:	e7e4      	b.n	80070a8 <HAL_SD_ConfigWideBusOperation+0xa0>
 80070de:	bf00      	nop
 80070e0:	1fe00fff 	.word	0x1fe00fff

080070e4 <HAL_SD_GetCardState>:
{
 80070e4:	b510      	push	{r4, lr}
 80070e6:	b082      	sub	sp, #8
 80070e8:	4604      	mov	r4, r0
  uint32_t resp1 = 0;
 80070ea:	a902      	add	r1, sp, #8
 80070ec:	2300      	movs	r3, #0
 80070ee:	f841 3d04 	str.w	r3, [r1, #-4]!
  errorstate = SD_SendStatus(hsd, &resp1);
 80070f2:	f7ff fa95 	bl	8006620 <SD_SendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 80070f6:	b118      	cbz	r0, 8007100 <HAL_SD_GetCardState+0x1c>
 80070f8:	4603      	mov	r3, r0
    hsd->ErrorCode |= errorstate;
 80070fa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80070fc:	4318      	orrs	r0, r3
 80070fe:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8007100:	9801      	ldr	r0, [sp, #4]
 8007102:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8007106:	b002      	add	sp, #8
 8007108:	bd10      	pop	{r4, pc}

0800710a <HAL_SD_Init>:
{
 800710a:	b570      	push	{r4, r5, r6, lr}
 800710c:	b086      	sub	sp, #24
  if(hsd == NULL)
 800710e:	2800      	cmp	r0, #0
 8007110:	d058      	beq.n	80071c4 <HAL_SD_Init+0xba>
 8007112:	4604      	mov	r4, r0
  if(hsd->State == HAL_SD_STATE_RESET)
 8007114:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8007118:	b93b      	cbnz	r3, 800712a <HAL_SD_Init+0x20>
    hsd->Lock = HAL_UNLOCKED;
 800711a:	7703      	strb	r3, [r0, #28]
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_UNKNOWN)
 800711c:	6983      	ldr	r3, [r0, #24]
 800711e:	b90b      	cbnz	r3, 8007124 <HAL_SD_Init+0x1a>
      hsd->Init.TranceiverPresent = SDMMC_TRANSCEIVER_PRESENT;
 8007120:	2302      	movs	r3, #2
 8007122:	6183      	str	r3, [r0, #24]
    HAL_SD_MspInit(hsd);
 8007124:	4620      	mov	r0, r4
 8007126:	f004 fc27 	bl	800b978 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 800712a:	2303      	movs	r3, #3
 800712c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007130:	4620      	mov	r0, r4
 8007132:	f7ff fe91 	bl	8006e58 <HAL_SD_InitCard>
 8007136:	b118      	cbz	r0, 8007140 <HAL_SD_Init+0x36>
    return HAL_ERROR;
 8007138:	2501      	movs	r5, #1
}
 800713a:	4628      	mov	r0, r5
 800713c:	b006      	add	sp, #24
 800713e:	bd70      	pop	{r4, r5, r6, pc}
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8007140:	a901      	add	r1, sp, #4
 8007142:	4620      	mov	r0, r4
 8007144:	f7ff feee 	bl	8006f24 <HAL_SD_GetCardStatus>
 8007148:	2800      	cmp	r0, #0
 800714a:	d13d      	bne.n	80071c8 <HAL_SD_Init+0xbe>
  speedgrade = CardStatus.UhsSpeedGrade;
 800714c:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8007150:	b2da      	uxtb	r2, r3
  unitsize = CardStatus.UhsAllocationUnitSize;
 8007152:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8007156:	b2db      	uxtb	r3, r3
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8007158:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800715a:	2901      	cmp	r1, #1
 800715c:	d00b      	beq.n	8007176 <HAL_SD_Init+0x6c>
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800715e:	2901      	cmp	r1, #1
 8007160:	d00f      	beq.n	8007182 <HAL_SD_Init+0x78>
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8007162:	2300      	movs	r3, #0
 8007164:	65e3      	str	r3, [r4, #92]	; 0x5c
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8007166:	68e1      	ldr	r1, [r4, #12]
 8007168:	4620      	mov	r0, r4
 800716a:	f7ff ff4d 	bl	8007008 <HAL_SD_ConfigWideBusOperation>
 800716e:	4605      	mov	r5, r0
 8007170:	b158      	cbz	r0, 800718a <HAL_SD_Init+0x80>
    return HAL_ERROR;
 8007172:	2501      	movs	r5, #1
 8007174:	e7e1      	b.n	800713a <HAL_SD_Init+0x30>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8007176:	4313      	orrs	r3, r2
 8007178:	d0f1      	beq.n	800715e <HAL_SD_Init+0x54>
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800717a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800717e:	65e3      	str	r3, [r4, #92]	; 0x5c
 8007180:	e7f1      	b.n	8007166 <HAL_SD_Init+0x5c>
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8007182:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007186:	65e3      	str	r3, [r4, #92]	; 0x5c
 8007188:	e7ed      	b.n	8007166 <HAL_SD_Init+0x5c>
  tickstart = HAL_GetTick();
 800718a:	f7f9 fa87 	bl	800069c <HAL_GetTick>
 800718e:	4606      	mov	r6, r0
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8007190:	4620      	mov	r0, r4
 8007192:	f7ff ffa7 	bl	80070e4 <HAL_SD_GetCardState>
 8007196:	2804      	cmp	r0, #4
 8007198:	d00d      	beq.n	80071b6 <HAL_SD_Init+0xac>
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 800719a:	f7f9 fa7f 	bl	800069c <HAL_GetTick>
 800719e:	1b80      	subs	r0, r0, r6
 80071a0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80071a4:	d1f4      	bne.n	8007190 <HAL_SD_Init+0x86>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80071a6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80071aa:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 80071ac:	2301      	movs	r3, #1
 80071ae:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return HAL_TIMEOUT;
 80071b2:	2503      	movs	r5, #3
 80071b4:	e7c1      	b.n	800713a <HAL_SD_Init+0x30>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80071b6:	2300      	movs	r3, #0
 80071b8:	63a3      	str	r3, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 80071ba:	6323      	str	r3, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 80071bc:	2301      	movs	r3, #1
 80071be:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 80071c2:	e7ba      	b.n	800713a <HAL_SD_Init+0x30>
    return HAL_ERROR;
 80071c4:	2501      	movs	r5, #1
 80071c6:	e7b8      	b.n	800713a <HAL_SD_Init+0x30>
    return HAL_ERROR;
 80071c8:	2501      	movs	r5, #1
 80071ca:	e7b6      	b.n	800713a <HAL_SD_Init+0x30>

080071cc <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 80071cc:	4770      	bx	lr

080071ce <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 80071ce:	4770      	bx	lr

080071d0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 80071d0:	4770      	bx	lr

080071d2 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 80071d2:	4770      	bx	lr

080071d4 <HAL_SD_IRQHandler>:
{
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	4604      	mov	r4, r0
  uint32_t context = hsd->Context;
 80071d8:	6b05      	ldr	r5, [r0, #48]	; 0x30
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80071da:	6803      	ldr	r3, [r0, #0]
 80071dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071de:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80071e2:	d002      	beq.n	80071ea <HAL_SD_IRQHandler+0x16>
 80071e4:	f015 0f08 	tst.w	r5, #8
 80071e8:	d12a      	bne.n	8007240 <HAL_SD_IRQHandler+0x6c>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80071ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071ec:	f412 7f80 	tst.w	r2, #256	; 0x100
 80071f0:	d067      	beq.n	80072c2 <HAL_SD_IRQHandler+0xee>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80071f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80071f6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 80071f8:	6822      	ldr	r2, [r4, #0]
 80071fa:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80071fc:	4b7e      	ldr	r3, [pc, #504]	; (80073f8 <HAL_SD_IRQHandler+0x224>)
 80071fe:	400b      	ands	r3, r1
 8007200:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8007202:	6822      	ldr	r2, [r4, #0]
 8007204:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8007206:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800720a:	63d3      	str	r3, [r2, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800720c:	6822      	ldr	r2, [r4, #0]
 800720e:	68d3      	ldr	r3, [r2, #12]
 8007210:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007214:	60d3      	str	r3, [r2, #12]
    if((context & SD_CONTEXT_IT) != 0U)
 8007216:	f015 0f08 	tst.w	r5, #8
 800721a:	d025      	beq.n	8007268 <HAL_SD_IRQHandler+0x94>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800721c:	f015 0f22 	tst.w	r5, #34	; 0x22
 8007220:	d111      	bne.n	8007246 <HAL_SD_IRQHandler+0x72>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007222:	6823      	ldr	r3, [r4, #0]
 8007224:	4a75      	ldr	r2, [pc, #468]	; (80073fc <HAL_SD_IRQHandler+0x228>)
 8007226:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007228:	2301      	movs	r3, #1
 800722a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800722e:	2300      	movs	r3, #0
 8007230:	6323      	str	r3, [r4, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007232:	f015 0f03 	tst.w	r5, #3
 8007236:	d013      	beq.n	8007260 <HAL_SD_IRQHandler+0x8c>
        HAL_SD_RxCpltCallback(hsd);
 8007238:	4620      	mov	r0, r4
 800723a:	f003 fb6b 	bl	800a914 <HAL_SD_RxCpltCallback>
 800723e:	e001      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
    SD_Read_IT(hsd);
 8007240:	f7ff f842 	bl	80062c8 <SD_Read_IT>
}
 8007244:	bd38      	pop	{r3, r4, r5, pc}
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007246:	6820      	ldr	r0, [r4, #0]
 8007248:	f000 fc6c 	bl	8007b24 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800724c:	4603      	mov	r3, r0
 800724e:	2800      	cmp	r0, #0
 8007250:	d0e7      	beq.n	8007222 <HAL_SD_IRQHandler+0x4e>
          hsd->ErrorCode |= errorstate;
 8007252:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007254:	4313      	orrs	r3, r2
 8007256:	63a3      	str	r3, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8007258:	4620      	mov	r0, r4
 800725a:	f7ff fbf7 	bl	8006a4c <HAL_SD_ErrorCallback>
 800725e:	e7e0      	b.n	8007222 <HAL_SD_IRQHandler+0x4e>
        HAL_SD_TxCpltCallback(hsd);
 8007260:	4620      	mov	r0, r4
 8007262:	f003 fb52 	bl	800a90a <HAL_SD_TxCpltCallback>
 8007266:	e7ed      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007268:	f015 0f80 	tst.w	r5, #128	; 0x80
 800726c:	d0ea      	beq.n	8007244 <HAL_SD_IRQHandler+0x70>
      hsd->Instance->DLEN = 0;
 800726e:	6822      	ldr	r2, [r4, #0]
 8007270:	2300      	movs	r3, #0
 8007272:	6293      	str	r3, [r2, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 8007274:	6822      	ldr	r2, [r4, #0]
 8007276:	62d3      	str	r3, [r2, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8007278:	6822      	ldr	r2, [r4, #0]
 800727a:	6513      	str	r3, [r2, #80]	; 0x50
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800727c:	f015 0f22 	tst.w	r5, #34	; 0x22
 8007280:	d10e      	bne.n	80072a0 <HAL_SD_IRQHandler+0xcc>
      hsd->State = HAL_SD_STATE_READY;
 8007282:	2301      	movs	r3, #1
 8007284:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007288:	2300      	movs	r3, #0
 800728a:	6323      	str	r3, [r4, #48]	; 0x30
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800728c:	f015 0f30 	tst.w	r5, #48	; 0x30
 8007290:	d113      	bne.n	80072ba <HAL_SD_IRQHandler+0xe6>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007292:	f015 0f03 	tst.w	r5, #3
 8007296:	d0d5      	beq.n	8007244 <HAL_SD_IRQHandler+0x70>
        HAL_SD_RxCpltCallback(hsd);
 8007298:	4620      	mov	r0, r4
 800729a:	f003 fb3b 	bl	800a914 <HAL_SD_RxCpltCallback>
 800729e:	e7d1      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80072a0:	6820      	ldr	r0, [r4, #0]
 80072a2:	f000 fc3f 	bl	8007b24 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80072a6:	4603      	mov	r3, r0
 80072a8:	2800      	cmp	r0, #0
 80072aa:	d0ea      	beq.n	8007282 <HAL_SD_IRQHandler+0xae>
          hsd->ErrorCode |= errorstate;
 80072ac:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80072ae:	4313      	orrs	r3, r2
 80072b0:	63a3      	str	r3, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80072b2:	4620      	mov	r0, r4
 80072b4:	f7ff fbca 	bl	8006a4c <HAL_SD_ErrorCallback>
 80072b8:	e7e3      	b.n	8007282 <HAL_SD_IRQHandler+0xae>
        HAL_SD_TxCpltCallback(hsd);
 80072ba:	4620      	mov	r0, r4
 80072bc:	f003 fb25 	bl	800a90a <HAL_SD_TxCpltCallback>
 80072c0:	e7e7      	b.n	8007292 <HAL_SD_IRQHandler+0xbe>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80072c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072c4:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 80072c8:	d002      	beq.n	80072d0 <HAL_SD_IRQHandler+0xfc>
 80072ca:	f015 0f08 	tst.w	r5, #8
 80072ce:	d162      	bne.n	8007396 <HAL_SD_IRQHandler+0x1c2>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 80072d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072d2:	f012 0f3a 	tst.w	r2, #58	; 0x3a
 80072d6:	d06b      	beq.n	80073b0 <HAL_SD_IRQHandler+0x1dc>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 80072d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072da:	f012 0f02 	tst.w	r2, #2
 80072de:	d003      	beq.n	80072e8 <HAL_SD_IRQHandler+0x114>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80072e0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80072e2:	f042 0202 	orr.w	r2, r2, #2
 80072e6:	63a2      	str	r2, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 80072e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072ea:	f012 0f08 	tst.w	r2, #8
 80072ee:	d003      	beq.n	80072f8 <HAL_SD_IRQHandler+0x124>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80072f0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80072f2:	f042 0208 	orr.w	r2, r2, #8
 80072f6:	63a2      	str	r2, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 80072f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072fa:	f012 0f20 	tst.w	r2, #32
 80072fe:	d003      	beq.n	8007308 <HAL_SD_IRQHandler+0x134>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007300:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007302:	f042 0220 	orr.w	r2, r2, #32
 8007306:	63a2      	str	r2, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8007308:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800730a:	f012 0f10 	tst.w	r2, #16
 800730e:	d003      	beq.n	8007318 <HAL_SD_IRQHandler+0x144>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007310:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007312:	f042 0210 	orr.w	r2, r2, #16
 8007316:	63a2      	str	r2, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007318:	4a38      	ldr	r2, [pc, #224]	; (80073fc <HAL_SD_IRQHandler+0x228>)
 800731a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800731c:	6822      	ldr	r2, [r4, #0]
 800731e:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8007320:	f423 739d 	bic.w	r3, r3, #314	; 0x13a
 8007324:	63d3      	str	r3, [r2, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8007326:	6822      	ldr	r2, [r4, #0]
 8007328:	68d3      	ldr	r3, [r2, #12]
 800732a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800732e:	60d3      	str	r3, [r2, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8007330:	6822      	ldr	r2, [r4, #0]
 8007332:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007334:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007338:	62d3      	str	r3, [r2, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800733a:	6822      	ldr	r2, [r4, #0]
 800733c:	68d3      	ldr	r3, [r2, #12]
 800733e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007342:	60d3      	str	r3, [r2, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007344:	6820      	ldr	r0, [r4, #0]
 8007346:	f000 fbed 	bl	8007b24 <SDMMC_CmdStopTransfer>
 800734a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800734c:	4318      	orrs	r0, r3
 800734e:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8007350:	6822      	ldr	r2, [r4, #0]
 8007352:	68d3      	ldr	r3, [r2, #12]
 8007354:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007358:	60d3      	str	r3, [r2, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800735a:	6823      	ldr	r3, [r4, #0]
 800735c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007360:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007362:	f015 0f08 	tst.w	r5, #8
 8007366:	d11a      	bne.n	800739e <HAL_SD_IRQHandler+0x1ca>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007368:	f015 0f80 	tst.w	r5, #128	; 0x80
 800736c:	f43f af6a 	beq.w	8007244 <HAL_SD_IRQHandler+0x70>
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007370:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007372:	2b00      	cmp	r3, #0
 8007374:	f43f af66 	beq.w	8007244 <HAL_SD_IRQHandler+0x70>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8007378:	6822      	ldr	r2, [r4, #0]
 800737a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800737c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007380:	63d3      	str	r3, [r2, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8007382:	6823      	ldr	r3, [r4, #0]
 8007384:	2200      	movs	r2, #0
 8007386:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 8007388:	2301      	movs	r3, #1
 800738a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_ErrorCallback(hsd);
 800738e:	4620      	mov	r0, r4
 8007390:	f7ff fb5c 	bl	8006a4c <HAL_SD_ErrorCallback>
 8007394:	e756      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
    SD_Write_IT(hsd);
 8007396:	4620      	mov	r0, r4
 8007398:	f7fe ffb3 	bl	8006302 <SD_Write_IT>
 800739c:	e752      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
      hsd->State = HAL_SD_STATE_READY;
 800739e:	2301      	movs	r3, #1
 80073a0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80073a4:	2300      	movs	r3, #0
 80073a6:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80073a8:	4620      	mov	r0, r4
 80073aa:	f7ff fb4f 	bl	8006a4c <HAL_SD_ErrorCallback>
 80073ae:	e749      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 80073b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80073b2:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 80073b6:	f43f af45 	beq.w	8007244 <HAL_SD_IRQHandler+0x70>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 80073ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073be:	639a      	str	r2, [r3, #56]	; 0x38
    if(READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 80073c0:	6823      	ldr	r3, [r4, #0]
 80073c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073c4:	f013 0f04 	tst.w	r3, #4
 80073c8:	d10a      	bne.n	80073e0 <HAL_SD_IRQHandler+0x20c>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80073ca:	f015 0f20 	tst.w	r5, #32
 80073ce:	d003      	beq.n	80073d8 <HAL_SD_IRQHandler+0x204>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 80073d0:	4620      	mov	r0, r4
 80073d2:	f7ff fefe 	bl	80071d2 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
 80073d6:	e735      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 80073d8:	4620      	mov	r0, r4
 80073da:	f7ff fef8 	bl	80071ce <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
 80073de:	e731      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80073e0:	f015 0f20 	tst.w	r5, #32
 80073e4:	d103      	bne.n	80073ee <HAL_SD_IRQHandler+0x21a>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 80073e6:	4620      	mov	r0, r4
 80073e8:	f7ff fef0 	bl	80071cc <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 80073ec:	e72a      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 80073ee:	4620      	mov	r0, r4
 80073f0:	f7ff feee 	bl	80071d0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
 80073f4:	e726      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
 80073f6:	bf00      	nop
 80073f8:	ffff3ec5 	.word	0xffff3ec5
 80073fc:	18000f3a 	.word	0x18000f3a

08007400 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8007400:	b308      	cbz	r0, 8007446 <HAL_SDRAM_Init+0x46>
{
 8007402:	b538      	push	{r3, r4, r5, lr}
 8007404:	4604      	mov	r4, r0
 8007406:	460d      	mov	r5, r1
  {
    return HAL_ERROR;
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8007408:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800740c:	b1b3      	cbz	r3, 800743c <HAL_SDRAM_Init+0x3c>
    HAL_SDRAM_MspInit(hsdram);
#endif
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800740e:	2302      	movs	r3, #2
 8007410:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007414:	4621      	mov	r1, r4
 8007416:	f851 0b04 	ldr.w	r0, [r1], #4
 800741a:	f000 f857 	bl	80074cc <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800741e:	6862      	ldr	r2, [r4, #4]
 8007420:	4629      	mov	r1, r5
 8007422:	6820      	ldr	r0, [r4, #0]
 8007424:	f000 f88c 	bl	8007540 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8007428:	4a08      	ldr	r2, [pc, #32]	; (800744c <HAL_SDRAM_Init+0x4c>)
 800742a:	6813      	ldr	r3, [r2, #0]
 800742c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007430:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007432:	2301      	movs	r3, #1
 8007434:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c

  return HAL_OK;
 8007438:	2000      	movs	r0, #0
}
 800743a:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 800743c:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8007440:	f003 fc1a 	bl	800ac78 <HAL_SDRAM_MspInit>
 8007444:	e7e3      	b.n	800740e <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 8007446:	2001      	movs	r0, #1
}
 8007448:	4770      	bx	lr
 800744a:	bf00      	nop
 800744c:	52004000 	.word	0x52004000

08007450 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007450:	b538      	push	{r3, r4, r5, lr}
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8007452:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8007456:	b2db      	uxtb	r3, r3
  
  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8007458:	2b02      	cmp	r3, #2
 800745a:	d01a      	beq.n	8007492 <HAL_SDRAM_SendCommand+0x42>
  {
    return HAL_BUSY;
  }
  else if((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800745c:	2b05      	cmp	r3, #5
 800745e:	bf18      	it	ne
 8007460:	2b01      	cmpne	r3, #1
 8007462:	d001      	beq.n	8007468 <HAL_SDRAM_SendCommand+0x18>
      hsdram->State = HAL_SDRAM_STATE_READY;
    }
  }
  else
  {
    return HAL_ERROR;
 8007464:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 8007466:	bd38      	pop	{r3, r4, r5, pc}
 8007468:	460d      	mov	r5, r1
 800746a:	4604      	mov	r4, r0
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800746c:	2302      	movs	r3, #2
 800746e:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007472:	6800      	ldr	r0, [r0, #0]
 8007474:	f000 f8b0 	bl	80075d8 <FMC_SDRAM_SendCommand>
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007478:	682b      	ldr	r3, [r5, #0]
 800747a:	2b02      	cmp	r3, #2
 800747c:	d004      	beq.n	8007488 <HAL_SDRAM_SendCommand+0x38>
      hsdram->State = HAL_SDRAM_STATE_READY;
 800747e:	2301      	movs	r3, #1
 8007480:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8007484:	2000      	movs	r0, #0
 8007486:	e7ee      	b.n	8007466 <HAL_SDRAM_SendCommand+0x16>
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007488:	2305      	movs	r3, #5
 800748a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 800748e:	2000      	movs	r0, #0
 8007490:	e7e9      	b.n	8007466 <HAL_SDRAM_SendCommand+0x16>
    return HAL_BUSY;
 8007492:	2002      	movs	r0, #2
 8007494:	e7e7      	b.n	8007466 <HAL_SDRAM_SendCommand+0x16>

08007496 <HAL_SDRAM_ProgramRefreshRate>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007496:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800749a:	b2db      	uxtb	r3, r3
 800749c:	2b02      	cmp	r3, #2
 800749e:	d013      	beq.n	80074c8 <HAL_SDRAM_ProgramRefreshRate+0x32>
  {
    return HAL_BUSY;
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80074a0:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d001      	beq.n	80074ae <HAL_SDRAM_ProgramRefreshRate+0x18>
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  else
  {
    return HAL_ERROR;
 80074aa:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 80074ac:	4770      	bx	lr
{
 80074ae:	b510      	push	{r4, lr}
 80074b0:	4604      	mov	r4, r0
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80074b2:	2302      	movs	r3, #2
 80074b4:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80074b8:	6800      	ldr	r0, [r0, #0]
 80074ba:	f000 f89f 	bl	80075fc <FMC_SDRAM_ProgramRefreshRate>
    hsdram->State = HAL_SDRAM_STATE_READY;
 80074be:	2301      	movs	r3, #1
 80074c0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 80074c4:	2000      	movs	r0, #0
}
 80074c6:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80074c8:	2002      	movs	r0, #2
 80074ca:	4770      	bx	lr

080074cc <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80074cc:	b410      	push	{r4}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80074ce:	680b      	ldr	r3, [r1, #0]
 80074d0:	b1eb      	cbz	r3, 800750e <FMC_SDRAM_Init+0x42>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80074d2:	6803      	ldr	r3, [r0, #0]
 80074d4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80074d8:	69ca      	ldr	r2, [r1, #28]
 80074da:	6a0c      	ldr	r4, [r1, #32]
 80074dc:	4322      	orrs	r2, r4
 80074de:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 80074e0:	4322      	orrs	r2, r4
 80074e2:	4313      	orrs	r3, r2
 80074e4:	6003      	str	r3, [r0, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80074e6:	6843      	ldr	r3, [r0, #4]
 80074e8:	4a14      	ldr	r2, [pc, #80]	; (800753c <FMC_SDRAM_Init+0x70>)
 80074ea:	401a      	ands	r2, r3
 80074ec:	684b      	ldr	r3, [r1, #4]
 80074ee:	688c      	ldr	r4, [r1, #8]
 80074f0:	4323      	orrs	r3, r4
 80074f2:	68cc      	ldr	r4, [r1, #12]
 80074f4:	4323      	orrs	r3, r4
 80074f6:	690c      	ldr	r4, [r1, #16]
 80074f8:	4323      	orrs	r3, r4
 80074fa:	694c      	ldr	r4, [r1, #20]
 80074fc:	4323      	orrs	r3, r4
 80074fe:	6989      	ldr	r1, [r1, #24]
 8007500:	430b      	orrs	r3, r1
 8007502:	4313      	orrs	r3, r2
 8007504:	6043      	str	r3, [r0, #4]
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 8007506:	2000      	movs	r0, #0
 8007508:	f85d 4b04 	ldr.w	r4, [sp], #4
 800750c:	4770      	bx	lr
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800750e:	6803      	ldr	r3, [r0, #0]
 8007510:	4a0a      	ldr	r2, [pc, #40]	; (800753c <FMC_SDRAM_Init+0x70>)
 8007512:	401a      	ands	r2, r3
 8007514:	684b      	ldr	r3, [r1, #4]
 8007516:	688c      	ldr	r4, [r1, #8]
 8007518:	4323      	orrs	r3, r4
 800751a:	68cc      	ldr	r4, [r1, #12]
 800751c:	4323      	orrs	r3, r4
 800751e:	690c      	ldr	r4, [r1, #16]
 8007520:	4323      	orrs	r3, r4
 8007522:	694c      	ldr	r4, [r1, #20]
 8007524:	4323      	orrs	r3, r4
 8007526:	698c      	ldr	r4, [r1, #24]
 8007528:	4323      	orrs	r3, r4
 800752a:	69cc      	ldr	r4, [r1, #28]
 800752c:	4323      	orrs	r3, r4
 800752e:	6a0c      	ldr	r4, [r1, #32]
 8007530:	4323      	orrs	r3, r4
 8007532:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8007534:	430b      	orrs	r3, r1
 8007536:	4313      	orrs	r3, r2
 8007538:	6003      	str	r3, [r0, #0]
 800753a:	e7e4      	b.n	8007506 <FMC_SDRAM_Init+0x3a>
 800753c:	ffff8000 	.word	0xffff8000

08007540 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007540:	b410      	push	{r4}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8007542:	b332      	cbz	r2, 8007592 <FMC_SDRAM_Timing_Init+0x52>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007544:	6883      	ldr	r3, [r0, #8]
 8007546:	4a23      	ldr	r2, [pc, #140]	; (80075d4 <FMC_SDRAM_Timing_Init+0x94>)
 8007548:	401a      	ands	r2, r3
 800754a:	68cb      	ldr	r3, [r1, #12]
 800754c:	1e5c      	subs	r4, r3, #1
 800754e:	694b      	ldr	r3, [r1, #20]
 8007550:	3b01      	subs	r3, #1
 8007552:	051b      	lsls	r3, r3, #20
 8007554:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
 8007558:	4313      	orrs	r3, r2
 800755a:	6083      	str	r3, [r0, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800755c:	68c2      	ldr	r2, [r0, #12]
 800755e:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 8007562:	680b      	ldr	r3, [r1, #0]
 8007564:	3b01      	subs	r3, #1
 8007566:	684c      	ldr	r4, [r1, #4]
 8007568:	3c01      	subs	r4, #1
 800756a:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 800756e:	688c      	ldr	r4, [r1, #8]
 8007570:	3c01      	subs	r4, #1
 8007572:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8007576:	690c      	ldr	r4, [r1, #16]
 8007578:	3c01      	subs	r4, #1
 800757a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800757e:	6989      	ldr	r1, [r1, #24]
 8007580:	3901      	subs	r1, #1
 8007582:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007586:	4313      	orrs	r3, r2
 8007588:	60c3      	str	r3, [r0, #12]
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
}
 800758a:	2000      	movs	r0, #0
 800758c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007590:	4770      	bx	lr
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007592:	6882      	ldr	r2, [r0, #8]
 8007594:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 8007598:	680b      	ldr	r3, [r1, #0]
 800759a:	3b01      	subs	r3, #1
 800759c:	684c      	ldr	r4, [r1, #4]
 800759e:	3c01      	subs	r4, #1
 80075a0:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 80075a4:	688c      	ldr	r4, [r1, #8]
 80075a6:	3c01      	subs	r4, #1
 80075a8:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80075ac:	68cc      	ldr	r4, [r1, #12]
 80075ae:	3c01      	subs	r4, #1
 80075b0:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
 80075b4:	690c      	ldr	r4, [r1, #16]
 80075b6:	3c01      	subs	r4, #1
 80075b8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80075bc:	694c      	ldr	r4, [r1, #20]
 80075be:	3c01      	subs	r4, #1
 80075c0:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
 80075c4:	6989      	ldr	r1, [r1, #24]
 80075c6:	3901      	subs	r1, #1
 80075c8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80075cc:	4313      	orrs	r3, r2
 80075ce:	6083      	str	r3, [r0, #8]
 80075d0:	e7db      	b.n	800758a <FMC_SDRAM_Timing_Init+0x4a>
 80075d2:	bf00      	nop
 80075d4:	ff0f0fff 	.word	0xff0f0fff

080075d8 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80075d8:	b410      	push	{r4}
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  SET_BIT(Device->SDCMR, ((Command->CommandMode)                                                 |
 80075da:	6902      	ldr	r2, [r0, #16]
 80075dc:	680b      	ldr	r3, [r1, #0]
 80075de:	684c      	ldr	r4, [r1, #4]
 80075e0:	4323      	orrs	r3, r4
 80075e2:	688c      	ldr	r4, [r1, #8]
 80075e4:	3c01      	subs	r4, #1
 80075e6:	ea43 1344 	orr.w	r3, r3, r4, lsl #5
 80075ea:	68c9      	ldr	r1, [r1, #12]
 80075ec:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 80075f0:	4313      	orrs	r3, r2
 80075f2:	6103      	str	r3, [r0, #16]
                          (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos)   |
                          ((Command->ModeRegisterDefinition)   << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
}
 80075f4:	2000      	movs	r0, #0
 80075f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80075fc:	6942      	ldr	r2, [r0, #20]
 80075fe:	4b03      	ldr	r3, [pc, #12]	; (800760c <FMC_SDRAM_ProgramRefreshRate+0x10>)
 8007600:	4013      	ands	r3, r2
 8007602:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 8007606:	6141      	str	r1, [r0, #20]

  return HAL_OK;
}
 8007608:	2000      	movs	r0, #0
 800760a:	4770      	bx	lr
 800760c:	ffffc001 	.word	0xffffc001

08007610 <SDMMC_GetCmdError>:
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007610:	4b0b      	ldr	r3, [pc, #44]	; (8007640 <SDMMC_GetCmdError+0x30>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a0b      	ldr	r2, [pc, #44]	; (8007644 <SDMMC_GetCmdError+0x34>)
 8007616:	fba2 2303 	umull	r2, r3, r2, r3
 800761a:	0a5a      	lsrs	r2, r3, #9
 800761c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007620:	fb03 f302 	mul.w	r3, r3, r2

  do
  {
    if (count-- == 0U)
 8007624:	1e5a      	subs	r2, r3, #1
 8007626:	b143      	cbz	r3, 800763a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8007628:	6b41      	ldr	r1, [r0, #52]	; 0x34
    if (count-- == 0U)
 800762a:	4613      	mov	r3, r2
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800762c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007630:	d0f8      	beq.n	8007624 <SDMMC_GetCmdError+0x14>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007632:	4b05      	ldr	r3, [pc, #20]	; (8007648 <SDMMC_GetCmdError+0x38>)
 8007634:	6383      	str	r3, [r0, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8007636:	2000      	movs	r0, #0
 8007638:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800763a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800763e:	4770      	bx	lr
 8007640:	20000010 	.word	0x20000010
 8007644:	10624dd3 	.word	0x10624dd3
 8007648:	002000c5 	.word	0x002000c5

0800764c <SDMMC_GetCmdResp2>:
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800764c:	4b15      	ldr	r3, [pc, #84]	; (80076a4 <SDMMC_GetCmdResp2+0x58>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a15      	ldr	r2, [pc, #84]	; (80076a8 <SDMMC_GetCmdResp2+0x5c>)
 8007652:	fba2 2303 	umull	r2, r3, r2, r3
 8007656:	0a5a      	lsrs	r2, r3, #9
 8007658:	f241 3388 	movw	r3, #5000	; 0x1388
 800765c:	fb03 f302 	mul.w	r3, r3, r2

  do
  {
    if (count-- == 0U)
 8007660:	1e5a      	subs	r2, r3, #1
 8007662:	b1db      	cbz	r3, 800769c <SDMMC_GetCmdResp2+0x50>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 8007664:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8007666:	4613      	mov	r3, r2
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007668:	f011 0f45 	tst.w	r1, #69	; 0x45
 800766c:	d0f8      	beq.n	8007660 <SDMMC_GetCmdResp2+0x14>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800766e:	f411 5f00 	tst.w	r1, #8192	; 0x2000
 8007672:	d1f5      	bne.n	8007660 <SDMMC_GetCmdResp2+0x14>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007674:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007676:	f013 0f04 	tst.w	r3, #4
 800767a:	d107      	bne.n	800768c <SDMMC_GetCmdResp2+0x40>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800767c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800767e:	f013 0f01 	tst.w	r3, #1
 8007682:	d107      	bne.n	8007694 <SDMMC_GetCmdResp2+0x48>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007684:	4b09      	ldr	r3, [pc, #36]	; (80076ac <SDMMC_GetCmdResp2+0x60>)
 8007686:	6383      	str	r3, [r0, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007688:	2000      	movs	r0, #0
 800768a:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800768c:	2304      	movs	r3, #4
 800768e:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007690:	4618      	mov	r0, r3
 8007692:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007694:	2301      	movs	r3, #1
 8007696:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007698:	4618      	mov	r0, r3
 800769a:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800769c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80076a0:	4770      	bx	lr
 80076a2:	bf00      	nop
 80076a4:	20000010 	.word	0x20000010
 80076a8:	10624dd3 	.word	0x10624dd3
 80076ac:	002000c5 	.word	0x002000c5

080076b0 <SDMMC_GetCmdResp3>:
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80076b0:	4b11      	ldr	r3, [pc, #68]	; (80076f8 <SDMMC_GetCmdResp3+0x48>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4a11      	ldr	r2, [pc, #68]	; (80076fc <SDMMC_GetCmdResp3+0x4c>)
 80076b6:	fba2 2303 	umull	r2, r3, r2, r3
 80076ba:	0a5a      	lsrs	r2, r3, #9
 80076bc:	f241 3388 	movw	r3, #5000	; 0x1388
 80076c0:	fb03 f302 	mul.w	r3, r3, r2

  do
  {
    if (count-- == 0U)
 80076c4:	1e5a      	subs	r2, r3, #1
 80076c6:	b19b      	cbz	r3, 80076f0 <SDMMC_GetCmdResp3+0x40>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 80076c8:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80076ca:	4613      	mov	r3, r2
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80076cc:	f011 0f45 	tst.w	r1, #69	; 0x45
 80076d0:	d0f8      	beq.n	80076c4 <SDMMC_GetCmdResp3+0x14>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80076d2:	f411 5f00 	tst.w	r1, #8192	; 0x2000
 80076d6:	d1f5      	bne.n	80076c4 <SDMMC_GetCmdResp3+0x14>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80076d8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80076da:	f013 0f04 	tst.w	r3, #4
 80076de:	d103      	bne.n	80076e8 <SDMMC_GetCmdResp3+0x38>
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80076e0:	4b07      	ldr	r3, [pc, #28]	; (8007700 <SDMMC_GetCmdResp3+0x50>)
 80076e2:	6383      	str	r3, [r0, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80076e4:	2000      	movs	r0, #0
 80076e6:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80076e8:	2304      	movs	r3, #4
 80076ea:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80076ec:	4618      	mov	r0, r3
 80076ee:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80076f0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80076f4:	4770      	bx	lr
 80076f6:	bf00      	nop
 80076f8:	20000010 	.word	0x20000010
 80076fc:	10624dd3 	.word	0x10624dd3
 8007700:	002000c5 	.word	0x002000c5

08007704 <SDMMC_GetCmdResp7>:
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007704:	4b18      	ldr	r3, [pc, #96]	; (8007768 <SDMMC_GetCmdResp7+0x64>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a18      	ldr	r2, [pc, #96]	; (800776c <SDMMC_GetCmdResp7+0x68>)
 800770a:	fba2 2303 	umull	r2, r3, r2, r3
 800770e:	0a5a      	lsrs	r2, r3, #9
 8007710:	f241 3388 	movw	r3, #5000	; 0x1388
 8007714:	fb03 f302 	mul.w	r3, r3, r2

  do
  {
    if (count-- == 0U)
 8007718:	1e5a      	subs	r2, r3, #1
 800771a:	b1fb      	cbz	r3, 800775c <SDMMC_GetCmdResp7+0x58>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 800771c:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800771e:	4613      	mov	r3, r2
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007720:	f011 0f45 	tst.w	r1, #69	; 0x45
 8007724:	d0f8      	beq.n	8007718 <SDMMC_GetCmdResp7+0x14>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007726:	f411 5f00 	tst.w	r1, #8192	; 0x2000
 800772a:	d1f5      	bne.n	8007718 <SDMMC_GetCmdResp7+0x14>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800772c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800772e:	f013 0f04 	tst.w	r3, #4
 8007732:	d10b      	bne.n	800774c <SDMMC_GetCmdResp7+0x48>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007734:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007736:	f013 0f01 	tst.w	r3, #1
 800773a:	d10b      	bne.n	8007754 <SDMMC_GetCmdResp7+0x50>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800773c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800773e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007742:	d00e      	beq.n	8007762 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8007744:	2340      	movs	r3, #64	; 0x40
 8007746:	6383      	str	r3, [r0, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007748:	2000      	movs	r0, #0
 800774a:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800774c:	2304      	movs	r3, #4
 800774e:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007750:	4618      	mov	r0, r3
 8007752:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007754:	2301      	movs	r3, #1
 8007756:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007758:	4618      	mov	r0, r3
 800775a:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800775c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8007760:	4770      	bx	lr
  return SDMMC_ERROR_NONE;
 8007762:	2000      	movs	r0, #0

}
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop
 8007768:	20000010 	.word	0x20000010
 800776c:	10624dd3 	.word	0x10624dd3

08007770 <SDMMC_Init>:
{
 8007770:	b084      	sub	sp, #16
 8007772:	b410      	push	{r4}
 8007774:	ac02      	add	r4, sp, #8
 8007776:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 800777a:	460b      	mov	r3, r1
 800777c:	9a03      	ldr	r2, [sp, #12]
 800777e:	4313      	orrs	r3, r2
             Init.BusWide             |\
 8007780:	9a04      	ldr	r2, [sp, #16]
             Init.ClockPowerSave      |\
 8007782:	4313      	orrs	r3, r2
             Init.HardwareFlowControl |\
 8007784:	9a05      	ldr	r2, [sp, #20]
             Init.BusWide             |\
 8007786:	4313      	orrs	r3, r2
             Init.ClockDiv
 8007788:	9a06      	ldr	r2, [sp, #24]
             Init.HardwareFlowControl |\
 800778a:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800778c:	6841      	ldr	r1, [r0, #4]
 800778e:	4a04      	ldr	r2, [pc, #16]	; (80077a0 <SDMMC_Init+0x30>)
 8007790:	400a      	ands	r2, r1
 8007792:	4313      	orrs	r3, r2
 8007794:	6043      	str	r3, [r0, #4]
}
 8007796:	2000      	movs	r0, #0
 8007798:	f85d 4b04 	ldr.w	r4, [sp], #4
 800779c:	b004      	add	sp, #16
 800779e:	4770      	bx	lr
 80077a0:	ffc02c00 	.word	0xffc02c00

080077a4 <SDMMC_ReadFIFO>:
  return (SDMMCx->FIFO);
 80077a4:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 80077a8:	4770      	bx	lr

080077aa <SDMMC_WriteFIFO>:
  SDMMCx->FIFO = *pWriteData;
 80077aa:	680b      	ldr	r3, [r1, #0]
 80077ac:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 80077b0:	2000      	movs	r0, #0
 80077b2:	4770      	bx	lr

080077b4 <SDMMC_PowerState_ON>:
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 80077b4:	6803      	ldr	r3, [r0, #0]
 80077b6:	f043 0303 	orr.w	r3, r3, #3
 80077ba:	6003      	str	r3, [r0, #0]
}
 80077bc:	2000      	movs	r0, #0
 80077be:	4770      	bx	lr

080077c0 <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80077c0:	6800      	ldr	r0, [r0, #0]
}
 80077c2:	f000 0003 	and.w	r0, r0, #3
 80077c6:	4770      	bx	lr

080077c8 <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 80077c8:	680b      	ldr	r3, [r1, #0]
 80077ca:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80077cc:	684b      	ldr	r3, [r1, #4]
                       Command->Response         |\
 80077ce:	688a      	ldr	r2, [r1, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80077d0:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt |\
 80077d2:	68ca      	ldr	r2, [r1, #12]
                       Command->Response         |\
 80077d4:	4313      	orrs	r3, r2
                       Command->CPSM);
 80077d6:	690a      	ldr	r2, [r1, #16]
                       Command->WaitForInterrupt |\
 80077d8:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80077da:	68c1      	ldr	r1, [r0, #12]
 80077dc:	4a02      	ldr	r2, [pc, #8]	; (80077e8 <SDMMC_SendCommand+0x20>)
 80077de:	400a      	ands	r2, r1
 80077e0:	4313      	orrs	r3, r2
 80077e2:	60c3      	str	r3, [r0, #12]
}
 80077e4:	2000      	movs	r0, #0
 80077e6:	4770      	bx	lr
 80077e8:	fffee0c0 	.word	0xfffee0c0

080077ec <SDMMC_GetCommandResponse>:
  return (uint8_t)(SDMMCx->RESPCMD);
 80077ec:	6900      	ldr	r0, [r0, #16]
}
 80077ee:	b2c0      	uxtb	r0, r0
 80077f0:	4770      	bx	lr

080077f2 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80077f2:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 80077f4:	5840      	ldr	r0, [r0, r1]
}
 80077f6:	4770      	bx	lr

080077f8 <SDMMC_GetCmdResp1>:
{
 80077f8:	b538      	push	{r3, r4, r5, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80077fa:	4b53      	ldr	r3, [pc, #332]	; (8007948 <SDMMC_GetCmdResp1+0x150>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4c53      	ldr	r4, [pc, #332]	; (800794c <SDMMC_GetCmdResp1+0x154>)
 8007800:	fba4 4303 	umull	r4, r3, r4, r3
 8007804:	0a5b      	lsrs	r3, r3, #9
 8007806:	fb02 f203 	mul.w	r2, r2, r3
    if (count-- == 0U)
 800780a:	1e54      	subs	r4, r2, #1
 800780c:	2a00      	cmp	r2, #0
 800780e:	d061      	beq.n	80078d4 <SDMMC_GetCmdResp1+0xdc>
    sta_reg = SDMMCx->STA;
 8007810:	6b45      	ldr	r5, [r0, #52]	; 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8007812:	4b4f      	ldr	r3, [pc, #316]	; (8007950 <SDMMC_GetCmdResp1+0x158>)
 8007814:	402b      	ands	r3, r5
 8007816:	4622      	mov	r2, r4
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007818:	2b00      	cmp	r3, #0
 800781a:	d0f6      	beq.n	800780a <SDMMC_GetCmdResp1+0x12>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800781c:	f415 5f00 	tst.w	r5, #8192	; 0x2000
 8007820:	d1f3      	bne.n	800780a <SDMMC_GetCmdResp1+0x12>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007822:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007824:	f013 0f04 	tst.w	r3, #4
 8007828:	d107      	bne.n	800783a <SDMMC_GetCmdResp1+0x42>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800782a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800782c:	f013 0f01 	tst.w	r3, #1
 8007830:	d007      	beq.n	8007842 <SDMMC_GetCmdResp1+0x4a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007832:	2301      	movs	r3, #1
 8007834:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007836:	4618      	mov	r0, r3
 8007838:	e04e      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800783a:	2304      	movs	r3, #4
 800783c:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800783e:	4618      	mov	r0, r3
 8007840:	e04a      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
 8007842:	460d      	mov	r5, r1
 8007844:	4604      	mov	r4, r0
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007846:	4b43      	ldr	r3, [pc, #268]	; (8007954 <SDMMC_GetCmdResp1+0x15c>)
 8007848:	6383      	str	r3, [r0, #56]	; 0x38
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800784a:	f7ff ffcf 	bl	80077ec <SDMMC_GetCommandResponse>
 800784e:	42a8      	cmp	r0, r5
 8007850:	d001      	beq.n	8007856 <SDMMC_GetCmdResp1+0x5e>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007852:	2001      	movs	r0, #1
 8007854:	e040      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8007856:	2100      	movs	r1, #0
 8007858:	4620      	mov	r0, r4
 800785a:	f7ff ffca 	bl	80077f2 <SDMMC_GetResponse>
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800785e:	4b3e      	ldr	r3, [pc, #248]	; (8007958 <SDMMC_GetCmdResp1+0x160>)
 8007860:	4003      	ands	r3, r0
 8007862:	b3d3      	cbz	r3, 80078da <SDMMC_GetCmdResp1+0xe2>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007864:	2800      	cmp	r0, #0
 8007866:	db3a      	blt.n	80078de <SDMMC_GetCmdResp1+0xe6>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007868:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800786c:	d13a      	bne.n	80078e4 <SDMMC_GetCmdResp1+0xec>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800786e:	f010 5f00 	tst.w	r0, #536870912	; 0x20000000
 8007872:	d139      	bne.n	80078e8 <SDMMC_GetCmdResp1+0xf0>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007874:	f010 5f80 	tst.w	r0, #268435456	; 0x10000000
 8007878:	d138      	bne.n	80078ec <SDMMC_GetCmdResp1+0xf4>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800787a:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
 800787e:	d138      	bne.n	80078f2 <SDMMC_GetCmdResp1+0xfa>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007880:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8007884:	d138      	bne.n	80078f8 <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007886:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 800788a:	d138      	bne.n	80078fe <SDMMC_GetCmdResp1+0x106>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800788c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8007890:	d138      	bne.n	8007904 <SDMMC_GetCmdResp1+0x10c>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007892:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8007896:	d138      	bne.n	800790a <SDMMC_GetCmdResp1+0x112>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007898:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 800789c:	d138      	bne.n	8007910 <SDMMC_GetCmdResp1+0x118>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800789e:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 80078a2:	d138      	bne.n	8007916 <SDMMC_GetCmdResp1+0x11e>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80078a4:	f410 2f80 	tst.w	r0, #262144	; 0x40000
 80078a8:	d138      	bne.n	800791c <SDMMC_GetCmdResp1+0x124>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80078aa:	f410 3f00 	tst.w	r0, #131072	; 0x20000
 80078ae:	d138      	bne.n	8007922 <SDMMC_GetCmdResp1+0x12a>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80078b0:	f410 3f80 	tst.w	r0, #65536	; 0x10000
 80078b4:	d138      	bne.n	8007928 <SDMMC_GetCmdResp1+0x130>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80078b6:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 80078ba:	d138      	bne.n	800792e <SDMMC_GetCmdResp1+0x136>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80078bc:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 80078c0:	d138      	bne.n	8007934 <SDMMC_GetCmdResp1+0x13c>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80078c2:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 80078c6:	d138      	bne.n	800793a <SDMMC_GetCmdResp1+0x142>
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80078c8:	f010 0f08 	tst.w	r0, #8
 80078cc:	d038      	beq.n	8007940 <SDMMC_GetCmdResp1+0x148>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80078ce:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80078d2:	e001      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
      return SDMMC_ERROR_TIMEOUT;
 80078d4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80078d8:	bd38      	pop	{r3, r4, r5, pc}
    return SDMMC_ERROR_NONE;
 80078da:	2000      	movs	r0, #0
 80078dc:	e7fc      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80078de:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80078e2:	e7f9      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80078e4:	2040      	movs	r0, #64	; 0x40
 80078e6:	e7f7      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80078e8:	2080      	movs	r0, #128	; 0x80
 80078ea:	e7f5      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80078ec:	f44f 7080 	mov.w	r0, #256	; 0x100
 80078f0:	e7f2      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80078f2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80078f6:	e7ef      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80078f8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80078fc:	e7ec      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80078fe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007902:	e7e9      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007904:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007908:	e7e6      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800790a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800790e:	e7e3      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007910:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007914:	e7e0      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CC_ERR;
 8007916:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800791a:	e7dd      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800791c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8007920:	e7da      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007922:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8007926:	e7d7      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007928:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800792c:	e7d4      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800792e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007932:	e7d1      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007934:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8007938:	e7ce      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ERASE_RESET;
 800793a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800793e:	e7cb      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007940:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8007944:	e7c8      	b.n	80078d8 <SDMMC_GetCmdResp1+0xe0>
 8007946:	bf00      	nop
 8007948:	20000010 	.word	0x20000010
 800794c:	10624dd3 	.word	0x10624dd3
 8007950:	00200045 	.word	0x00200045
 8007954:	002000c5 	.word	0x002000c5
 8007958:	fdffe008 	.word	0xfdffe008

0800795c <SDMMC_GetCmdResp6>:
{
 800795c:	b570      	push	{r4, r5, r6, lr}
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800795e:	4b26      	ldr	r3, [pc, #152]	; (80079f8 <SDMMC_GetCmdResp6+0x9c>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4c26      	ldr	r4, [pc, #152]	; (80079fc <SDMMC_GetCmdResp6+0xa0>)
 8007964:	fba4 4303 	umull	r4, r3, r4, r3
 8007968:	0a5c      	lsrs	r4, r3, #9
 800796a:	f241 3388 	movw	r3, #5000	; 0x1388
 800796e:	fb03 f304 	mul.w	r3, r3, r4
    if (count-- == 0U)
 8007972:	1e5c      	subs	r4, r3, #1
 8007974:	b3b3      	cbz	r3, 80079e4 <SDMMC_GetCmdResp6+0x88>
    sta_reg = SDMMCx->STA;
 8007976:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8007978:	4623      	mov	r3, r4
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800797a:	f015 0f45 	tst.w	r5, #69	; 0x45
 800797e:	d0f8      	beq.n	8007972 <SDMMC_GetCmdResp6+0x16>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007980:	f415 5f00 	tst.w	r5, #8192	; 0x2000
 8007984:	d1f5      	bne.n	8007972 <SDMMC_GetCmdResp6+0x16>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007986:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007988:	f013 0f04 	tst.w	r3, #4
 800798c:	d107      	bne.n	800799e <SDMMC_GetCmdResp6+0x42>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800798e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007990:	f013 0f01 	tst.w	r3, #1
 8007994:	d007      	beq.n	80079a6 <SDMMC_GetCmdResp6+0x4a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007996:	2301      	movs	r3, #1
 8007998:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800799a:	4618      	mov	r0, r3
 800799c:	e024      	b.n	80079e8 <SDMMC_GetCmdResp6+0x8c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800799e:	2304      	movs	r3, #4
 80079a0:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80079a2:	4618      	mov	r0, r3
 80079a4:	e020      	b.n	80079e8 <SDMMC_GetCmdResp6+0x8c>
 80079a6:	4616      	mov	r6, r2
 80079a8:	460d      	mov	r5, r1
 80079aa:	4604      	mov	r4, r0
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80079ac:	f7ff ff1e 	bl	80077ec <SDMMC_GetCommandResponse>
 80079b0:	42a8      	cmp	r0, r5
 80079b2:	d001      	beq.n	80079b8 <SDMMC_GetCmdResp6+0x5c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80079b4:	2001      	movs	r0, #1
 80079b6:	e017      	b.n	80079e8 <SDMMC_GetCmdResp6+0x8c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80079b8:	4b11      	ldr	r3, [pc, #68]	; (8007a00 <SDMMC_GetCmdResp6+0xa4>)
 80079ba:	63a3      	str	r3, [r4, #56]	; 0x38
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80079bc:	2100      	movs	r1, #0
 80079be:	4620      	mov	r0, r4
 80079c0:	f7ff ff17 	bl	80077f2 <SDMMC_GetResponse>
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80079c4:	f410 4f60 	tst.w	r0, #57344	; 0xe000
 80079c8:	d008      	beq.n	80079dc <SDMMC_GetCmdResp6+0x80>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80079ca:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 80079ce:	d10c      	bne.n	80079ea <SDMMC_GetCmdResp6+0x8e>
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80079d0:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 80079d4:	d00c      	beq.n	80079f0 <SDMMC_GetCmdResp6+0x94>
    return SDMMC_ERROR_COM_CRC_FAILED;
 80079d6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80079da:	e005      	b.n	80079e8 <SDMMC_GetCmdResp6+0x8c>
    *pRCA = (uint16_t) (response_r1 >> 16);
 80079dc:	0c00      	lsrs	r0, r0, #16
 80079de:	8030      	strh	r0, [r6, #0]
    return SDMMC_ERROR_NONE;
 80079e0:	2000      	movs	r0, #0
 80079e2:	e001      	b.n	80079e8 <SDMMC_GetCmdResp6+0x8c>
      return SDMMC_ERROR_TIMEOUT;
 80079e4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80079e8:	bd70      	pop	{r4, r5, r6, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 80079ea:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80079ee:	e7fb      	b.n	80079e8 <SDMMC_GetCmdResp6+0x8c>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80079f0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80079f4:	e7f8      	b.n	80079e8 <SDMMC_GetCmdResp6+0x8c>
 80079f6:	bf00      	nop
 80079f8:	20000010 	.word	0x20000010
 80079fc:	10624dd3 	.word	0x10624dd3
 8007a00:	002000c5 	.word	0x002000c5

08007a04 <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 8007a04:	680b      	ldr	r3, [r1, #0]
 8007a06:	6243      	str	r3, [r0, #36]	; 0x24
  SDMMCx->DLEN = Data->DataLength;
 8007a08:	684b      	ldr	r3, [r1, #4]
 8007a0a:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007a0c:	688b      	ldr	r3, [r1, #8]
                       Data->TransferDir   |\
 8007a0e:	68ca      	ldr	r2, [r1, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007a10:	4313      	orrs	r3, r2
                       Data->TransferMode  |\
 8007a12:	690a      	ldr	r2, [r1, #16]
                       Data->TransferDir   |\
 8007a14:	4313      	orrs	r3, r2
                       Data->DPSM);
 8007a16:	694a      	ldr	r2, [r1, #20]
                       Data->TransferMode  |\
 8007a18:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007a1a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8007a1c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007a20:	4313      	orrs	r3, r2
 8007a22:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8007a24:	2000      	movs	r0, #0
 8007a26:	4770      	bx	lr

08007a28 <SDMMC_CmdBlockLength>:
{
 8007a28:	b530      	push	{r4, r5, lr}
 8007a2a:	b087      	sub	sp, #28
 8007a2c:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007a2e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007a30:	2410      	movs	r4, #16
 8007a32:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007a34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007a38:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007a3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007a42:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007a44:	a901      	add	r1, sp, #4
 8007a46:	f7ff febf 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8007a4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a4e:	4621      	mov	r1, r4
 8007a50:	4628      	mov	r0, r5
 8007a52:	f7ff fed1 	bl	80077f8 <SDMMC_GetCmdResp1>
}
 8007a56:	b007      	add	sp, #28
 8007a58:	bd30      	pop	{r4, r5, pc}

08007a5a <SDMMC_CmdReadSingleBlock>:
{
 8007a5a:	b530      	push	{r4, r5, lr}
 8007a5c:	b087      	sub	sp, #28
 8007a5e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007a60:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8007a62:	2411      	movs	r4, #17
 8007a64:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007a66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007a6a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007a70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007a74:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007a76:	a901      	add	r1, sp, #4
 8007a78:	f7ff fea6 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8007a7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a80:	4621      	mov	r1, r4
 8007a82:	4628      	mov	r0, r5
 8007a84:	f7ff feb8 	bl	80077f8 <SDMMC_GetCmdResp1>
}
 8007a88:	b007      	add	sp, #28
 8007a8a:	bd30      	pop	{r4, r5, pc}

08007a8c <SDMMC_CmdReadMultiBlock>:
{
 8007a8c:	b530      	push	{r4, r5, lr}
 8007a8e:	b087      	sub	sp, #28
 8007a90:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007a92:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007a94:	2412      	movs	r4, #18
 8007a96:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007a98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007a9c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007aa2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007aa6:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007aa8:	a901      	add	r1, sp, #4
 8007aaa:	f7ff fe8d 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8007aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ab2:	4621      	mov	r1, r4
 8007ab4:	4628      	mov	r0, r5
 8007ab6:	f7ff fe9f 	bl	80077f8 <SDMMC_GetCmdResp1>
}
 8007aba:	b007      	add	sp, #28
 8007abc:	bd30      	pop	{r4, r5, pc}

08007abe <SDMMC_CmdWriteSingleBlock>:
{
 8007abe:	b530      	push	{r4, r5, lr}
 8007ac0:	b087      	sub	sp, #28
 8007ac2:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007ac4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007ac6:	2418      	movs	r4, #24
 8007ac8:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007aca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007ace:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007ad4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ad8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007ada:	a901      	add	r1, sp, #4
 8007adc:	f7ff fe74 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8007ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ae4:	4621      	mov	r1, r4
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	f7ff fe86 	bl	80077f8 <SDMMC_GetCmdResp1>
}
 8007aec:	b007      	add	sp, #28
 8007aee:	bd30      	pop	{r4, r5, pc}

08007af0 <SDMMC_CmdWriteMultiBlock>:
{
 8007af0:	b530      	push	{r4, r5, lr}
 8007af2:	b087      	sub	sp, #28
 8007af4:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007af6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007af8:	2419      	movs	r4, #25
 8007afa:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007afc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007b00:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007b02:	2300      	movs	r3, #0
 8007b04:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007b06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b0a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007b0c:	a901      	add	r1, sp, #4
 8007b0e:	f7ff fe5b 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8007b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b16:	4621      	mov	r1, r4
 8007b18:	4628      	mov	r0, r5
 8007b1a:	f7ff fe6d 	bl	80077f8 <SDMMC_GetCmdResp1>
}
 8007b1e:	b007      	add	sp, #28
 8007b20:	bd30      	pop	{r4, r5, pc}
	...

08007b24 <SDMMC_CmdStopTransfer>:
{
 8007b24:	b530      	push	{r4, r5, lr}
 8007b26:	b087      	sub	sp, #28
 8007b28:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8007b2e:	250c      	movs	r5, #12
 8007b30:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007b32:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b36:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007b38:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007b3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b3e:	9305      	str	r3, [sp, #20]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8007b40:	68c3      	ldr	r3, [r0, #12]
 8007b42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b46:	60c3      	str	r3, [r0, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8007b48:	68c3      	ldr	r3, [r0, #12]
 8007b4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b4e:	60c3      	str	r3, [r0, #12]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007b50:	a901      	add	r1, sp, #4
 8007b52:	f7ff fe39 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8007b56:	4a08      	ldr	r2, [pc, #32]	; (8007b78 <SDMMC_CmdStopTransfer+0x54>)
 8007b58:	4629      	mov	r1, r5
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	f7ff fe4c 	bl	80077f8 <SDMMC_GetCmdResp1>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8007b60:	68e3      	ldr	r3, [r4, #12]
 8007b62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b66:	60e3      	str	r3, [r4, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8007b68:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 8007b6c:	d001      	beq.n	8007b72 <SDMMC_CmdStopTransfer+0x4e>
}
 8007b6e:	b007      	add	sp, #28
 8007b70:	bd30      	pop	{r4, r5, pc}
    errorstate = SDMMC_ERROR_NONE;
 8007b72:	2000      	movs	r0, #0
  return errorstate;
 8007b74:	e7fb      	b.n	8007b6e <SDMMC_CmdStopTransfer+0x4a>
 8007b76:	bf00      	nop
 8007b78:	05f5e100 	.word	0x05f5e100

08007b7c <SDMMC_CmdSelDesel>:
{
 8007b7c:	b530      	push	{r4, r5, lr}
 8007b7e:	b087      	sub	sp, #28
 8007b80:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007b82:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007b84:	2407      	movs	r4, #7
 8007b86:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007b88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007b8c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007b92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b96:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007b98:	a901      	add	r1, sp, #4
 8007b9a:	f7ff fe15 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8007b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ba2:	4621      	mov	r1, r4
 8007ba4:	4628      	mov	r0, r5
 8007ba6:	f7ff fe27 	bl	80077f8 <SDMMC_GetCmdResp1>
}
 8007baa:	b007      	add	sp, #28
 8007bac:	bd30      	pop	{r4, r5, pc}

08007bae <SDMMC_CmdGoIdleState>:
{
 8007bae:	b510      	push	{r4, lr}
 8007bb0:	b086      	sub	sp, #24
 8007bb2:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007bb8:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8007bba:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007bbc:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007bbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007bc2:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007bc4:	a901      	add	r1, sp, #4
 8007bc6:	f7ff fdff 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8007bca:	4620      	mov	r0, r4
 8007bcc:	f7ff fd20 	bl	8007610 <SDMMC_GetCmdError>
}
 8007bd0:	b006      	add	sp, #24
 8007bd2:	bd10      	pop	{r4, pc}

08007bd4 <SDMMC_CmdOperCond>:
{
 8007bd4:	b510      	push	{r4, lr}
 8007bd6:	b086      	sub	sp, #24
 8007bd8:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007bda:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8007bde:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007be0:	2308      	movs	r3, #8
 8007be2:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007be4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007be8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007bea:	2300      	movs	r3, #0
 8007bec:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007bee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007bf2:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007bf4:	a901      	add	r1, sp, #4
 8007bf6:	f7ff fde7 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8007bfa:	4620      	mov	r0, r4
 8007bfc:	f7ff fd82 	bl	8007704 <SDMMC_GetCmdResp7>
}
 8007c00:	b006      	add	sp, #24
 8007c02:	bd10      	pop	{r4, pc}

08007c04 <SDMMC_CmdAppCommand>:
{
 8007c04:	b530      	push	{r4, r5, lr}
 8007c06:	b087      	sub	sp, #28
 8007c08:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007c0a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007c0c:	2437      	movs	r4, #55	; 0x37
 8007c0e:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007c10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c14:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007c16:	2300      	movs	r3, #0
 8007c18:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007c1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c1e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007c20:	a901      	add	r1, sp, #4
 8007c22:	f7ff fdd1 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8007c26:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c2a:	4621      	mov	r1, r4
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	f7ff fde3 	bl	80077f8 <SDMMC_GetCmdResp1>
}
 8007c32:	b007      	add	sp, #28
 8007c34:	bd30      	pop	{r4, r5, pc}

08007c36 <SDMMC_CmdAppOperCommand>:
{
 8007c36:	b510      	push	{r4, lr}
 8007c38:	b086      	sub	sp, #24
 8007c3a:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8007c3c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007c3e:	2329      	movs	r3, #41	; 0x29
 8007c40:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007c42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c46:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007c4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c50:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007c52:	a901      	add	r1, sp, #4
 8007c54:	f7ff fdb8 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8007c58:	4620      	mov	r0, r4
 8007c5a:	f7ff fd29 	bl	80076b0 <SDMMC_GetCmdResp3>
}
 8007c5e:	b006      	add	sp, #24
 8007c60:	bd10      	pop	{r4, pc}

08007c62 <SDMMC_CmdBusWidth>:
{
 8007c62:	b530      	push	{r4, r5, lr}
 8007c64:	b087      	sub	sp, #28
 8007c66:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007c68:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007c6a:	2406      	movs	r4, #6
 8007c6c:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007c6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c72:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007c74:	2300      	movs	r3, #0
 8007c76:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007c78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c7c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007c7e:	a901      	add	r1, sp, #4
 8007c80:	f7ff fda2 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8007c84:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c88:	4621      	mov	r1, r4
 8007c8a:	4628      	mov	r0, r5
 8007c8c:	f7ff fdb4 	bl	80077f8 <SDMMC_GetCmdResp1>
}
 8007c90:	b007      	add	sp, #28
 8007c92:	bd30      	pop	{r4, r5, pc}

08007c94 <SDMMC_CmdSendSCR>:
{
 8007c94:	b530      	push	{r4, r5, lr}
 8007c96:	b087      	sub	sp, #28
 8007c98:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0U;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8007c9e:	2433      	movs	r4, #51	; 0x33
 8007ca0:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007ca2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007ca6:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007ca8:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007caa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007cae:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007cb0:	a901      	add	r1, sp, #4
 8007cb2:	f7ff fd89 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8007cb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cba:	4621      	mov	r1, r4
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	f7ff fd9b 	bl	80077f8 <SDMMC_GetCmdResp1>
}
 8007cc2:	b007      	add	sp, #28
 8007cc4:	bd30      	pop	{r4, r5, pc}

08007cc6 <SDMMC_CmdSendCID>:
{
 8007cc6:	b510      	push	{r4, lr}
 8007cc8:	b086      	sub	sp, #24
 8007cca:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007cd0:	2202      	movs	r2, #2
 8007cd2:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8007cd4:	f44f 7240 	mov.w	r2, #768	; 0x300
 8007cd8:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007cda:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007cdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ce0:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007ce2:	a901      	add	r1, sp, #4
 8007ce4:	f7ff fd70 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8007ce8:	4620      	mov	r0, r4
 8007cea:	f7ff fcaf 	bl	800764c <SDMMC_GetCmdResp2>
}
 8007cee:	b006      	add	sp, #24
 8007cf0:	bd10      	pop	{r4, pc}

08007cf2 <SDMMC_CmdSendCSD>:
{
 8007cf2:	b510      	push	{r4, lr}
 8007cf4:	b086      	sub	sp, #24
 8007cf6:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8007cf8:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007cfa:	2309      	movs	r3, #9
 8007cfc:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8007cfe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007d02:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007d04:	2300      	movs	r3, #0
 8007d06:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007d08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d0c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007d0e:	a901      	add	r1, sp, #4
 8007d10:	f7ff fd5a 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8007d14:	4620      	mov	r0, r4
 8007d16:	f7ff fc99 	bl	800764c <SDMMC_GetCmdResp2>
}
 8007d1a:	b006      	add	sp, #24
 8007d1c:	bd10      	pop	{r4, pc}

08007d1e <SDMMC_CmdSetRelAdd>:
{
 8007d1e:	b570      	push	{r4, r5, r6, lr}
 8007d20:	b086      	sub	sp, #24
 8007d22:	4605      	mov	r5, r0
 8007d24:	460e      	mov	r6, r1
  sdmmc_cmdinit.Argument         = 0U;
 8007d26:	2300      	movs	r3, #0
 8007d28:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007d2a:	2403      	movs	r4, #3
 8007d2c:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007d2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007d32:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007d34:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007d36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d3a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007d3c:	a901      	add	r1, sp, #4
 8007d3e:	f7ff fd43 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007d42:	4632      	mov	r2, r6
 8007d44:	4621      	mov	r1, r4
 8007d46:	4628      	mov	r0, r5
 8007d48:	f7ff fe08 	bl	800795c <SDMMC_GetCmdResp6>
}
 8007d4c:	b006      	add	sp, #24
 8007d4e:	bd70      	pop	{r4, r5, r6, pc}

08007d50 <SDMMC_CmdSendStatus>:
{
 8007d50:	b530      	push	{r4, r5, lr}
 8007d52:	b087      	sub	sp, #28
 8007d54:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 8007d56:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007d58:	240d      	movs	r4, #13
 8007d5a:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007d5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007d60:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007d62:	2300      	movs	r3, #0
 8007d64:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007d66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d6a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007d6c:	a901      	add	r1, sp, #4
 8007d6e:	f7ff fd2b 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8007d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d76:	4621      	mov	r1, r4
 8007d78:	4628      	mov	r0, r5
 8007d7a:	f7ff fd3d 	bl	80077f8 <SDMMC_GetCmdResp1>
}
 8007d7e:	b007      	add	sp, #28
 8007d80:	bd30      	pop	{r4, r5, pc}

08007d82 <SDMMC_CmdStatusRegister>:
{
 8007d82:	b530      	push	{r4, r5, lr}
 8007d84:	b087      	sub	sp, #28
 8007d86:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0U;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8007d8c:	240d      	movs	r4, #13
 8007d8e:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007d90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007d94:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007d96:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007d98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d9c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007d9e:	a901      	add	r1, sp, #4
 8007da0:	f7ff fd12 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8007da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007da8:	4621      	mov	r1, r4
 8007daa:	4628      	mov	r0, r5
 8007dac:	f7ff fd24 	bl	80077f8 <SDMMC_GetCmdResp1>
}
 8007db0:	b007      	add	sp, #28
 8007db2:	bd30      	pop	{r4, r5, pc}

08007db4 <SDMMC_CmdVoltageSwitch>:
{
 8007db4:	b530      	push	{r4, r5, lr}
 8007db6:	b087      	sub	sp, #28
 8007db8:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0x00000000;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 8007dbe:	240b      	movs	r4, #11
 8007dc0:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007dc2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007dc6:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007dc8:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007dca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007dce:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007dd0:	a901      	add	r1, sp, #4
 8007dd2:	f7ff fcf9 	bl	80077c8 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 8007dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007dda:	4621      	mov	r1, r4
 8007ddc:	4628      	mov	r0, r5
 8007dde:	f7ff fd0b 	bl	80077f8 <SDMMC_GetCmdResp1>
}
 8007de2:	b007      	add	sp, #28
 8007de4:	bd30      	pop	{r4, r5, pc}
	...

08007de8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007de8:	b508      	push	{r3, lr}
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007dea:	4b04      	ldr	r3, [pc, #16]	; (8007dfc <disk_status+0x14>)
 8007dec:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 8007df0:	6852      	ldr	r2, [r2, #4]
 8007df2:	6852      	ldr	r2, [r2, #4]
 8007df4:	4403      	add	r3, r0
 8007df6:	7a18      	ldrb	r0, [r3, #8]
 8007df8:	4790      	blx	r2
  return stat;
}
 8007dfa:	bd08      	pop	{r3, pc}
 8007dfc:	2000052c 	.word	0x2000052c

08007e00 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007e00:	b508      	push	{r3, lr}
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8007e02:	4b08      	ldr	r3, [pc, #32]	; (8007e24 <disk_initialize+0x24>)
 8007e04:	5c1b      	ldrb	r3, [r3, r0]
 8007e06:	b953      	cbnz	r3, 8007e1e <disk_initialize+0x1e>
  {
    disk.is_initialized[pdrv] = 1;
 8007e08:	4b06      	ldr	r3, [pc, #24]	; (8007e24 <disk_initialize+0x24>)
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007e0e:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 8007e12:	6852      	ldr	r2, [r2, #4]
 8007e14:	6812      	ldr	r2, [r2, #0]
 8007e16:	4418      	add	r0, r3
 8007e18:	7a00      	ldrb	r0, [r0, #8]
 8007e1a:	4790      	blx	r2
  }
  return stat;
}
 8007e1c:	bd08      	pop	{r3, pc}
  DSTATUS stat = RES_OK;
 8007e1e:	2000      	movs	r0, #0
 8007e20:	e7fc      	b.n	8007e1c <disk_initialize+0x1c>
 8007e22:	bf00      	nop
 8007e24:	2000052c 	.word	0x2000052c

08007e28 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007e28:	b538      	push	{r3, r4, r5, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007e2a:	4c04      	ldr	r4, [pc, #16]	; (8007e3c <disk_read+0x14>)
 8007e2c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 8007e30:	686d      	ldr	r5, [r5, #4]
 8007e32:	68ad      	ldr	r5, [r5, #8]
 8007e34:	4404      	add	r4, r0
 8007e36:	7a20      	ldrb	r0, [r4, #8]
 8007e38:	47a8      	blx	r5
  return res;
}
 8007e3a:	bd38      	pop	{r3, r4, r5, pc}
 8007e3c:	2000052c 	.word	0x2000052c

08007e40 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007e40:	b538      	push	{r3, r4, r5, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007e42:	4c04      	ldr	r4, [pc, #16]	; (8007e54 <disk_write+0x14>)
 8007e44:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 8007e48:	686d      	ldr	r5, [r5, #4]
 8007e4a:	68ed      	ldr	r5, [r5, #12]
 8007e4c:	4404      	add	r4, r0
 8007e4e:	7a20      	ldrb	r0, [r4, #8]
 8007e50:	47a8      	blx	r5
  return res;
}
 8007e52:	bd38      	pop	{r3, r4, r5, pc}
 8007e54:	2000052c 	.word	0x2000052c

08007e58 <ld_word>:
static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
	WORD rv;

	rv = ptr[1];
 8007e58:	7842      	ldrb	r2, [r0, #1]
	rv = rv << 8 | ptr[0];
 8007e5a:	7800      	ldrb	r0, [r0, #0]
	return rv;
}
 8007e5c:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
 8007e60:	4770      	bx	lr

08007e62 <ld_dword>:
static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
 8007e62:	78c2      	ldrb	r2, [r0, #3]
	rv = rv << 8 | ptr[2];
 8007e64:	7883      	ldrb	r3, [r0, #2]
 8007e66:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
	rv = rv << 8 | ptr[1];
 8007e6a:	7843      	ldrb	r3, [r0, #1]
 8007e6c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 8007e70:	7800      	ldrb	r0, [r0, #0]
	return rv;
}
 8007e72:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8007e76:	4770      	bx	lr

08007e78 <ld_qword>:

#if _FS_EXFAT
static
QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 8007e78:	e92d 08f0 	stmdb	sp!, {r4, r5, r6, r7, fp}
	QWORD rv;

	rv = ptr[7];
 8007e7c:	79c2      	ldrb	r2, [r0, #7]
	rv = rv << 8 | ptr[6];
 8007e7e:	2500      	movs	r5, #0
 8007e80:	0214      	lsls	r4, r2, #8
 8007e82:	7982      	ldrb	r2, [r0, #6]
 8007e84:	2300      	movs	r3, #0
 8007e86:	ea44 0b02 	orr.w	fp, r4, r2
 8007e8a:	ea45 0c03 	orr.w	ip, r5, r3
	rv = rv << 8 | ptr[5];
 8007e8e:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8007e92:	ea43 631b 	orr.w	r3, r3, fp, lsr #24
 8007e96:	ea4f 220b 	mov.w	r2, fp, lsl #8
 8007e9a:	7944      	ldrb	r4, [r0, #5]
 8007e9c:	2500      	movs	r5, #0
 8007e9e:	ea44 0b02 	orr.w	fp, r4, r2
 8007ea2:	ea45 0c03 	orr.w	ip, r5, r3
	rv = rv << 8 | ptr[4];
 8007ea6:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8007eaa:	ea43 631b 	orr.w	r3, r3, fp, lsr #24
 8007eae:	ea4f 220b 	mov.w	r2, fp, lsl #8
 8007eb2:	7904      	ldrb	r4, [r0, #4]
 8007eb4:	2500      	movs	r5, #0
 8007eb6:	ea44 0b02 	orr.w	fp, r4, r2
 8007eba:	ea45 0c03 	orr.w	ip, r5, r3
	rv = rv << 8 | ptr[3];
 8007ebe:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8007ec2:	ea43 631b 	orr.w	r3, r3, fp, lsr #24
 8007ec6:	ea4f 220b 	mov.w	r2, fp, lsl #8
 8007eca:	78c4      	ldrb	r4, [r0, #3]
 8007ecc:	2500      	movs	r5, #0
 8007ece:	ea44 0b02 	orr.w	fp, r4, r2
 8007ed2:	ea45 0c03 	orr.w	ip, r5, r3
	rv = rv << 8 | ptr[2];
 8007ed6:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8007eda:	ea43 631b 	orr.w	r3, r3, fp, lsr #24
 8007ede:	ea4f 220b 	mov.w	r2, fp, lsl #8
 8007ee2:	7884      	ldrb	r4, [r0, #2]
 8007ee4:	2500      	movs	r5, #0
 8007ee6:	ea44 0602 	orr.w	r6, r4, r2
 8007eea:	ea45 0703 	orr.w	r7, r5, r3
	rv = rv << 8 | ptr[1];
 8007eee:	ea4f 2c07 	mov.w	ip, r7, lsl #8
 8007ef2:	ea4c 6c16 	orr.w	ip, ip, r6, lsr #24
 8007ef6:	ea4f 2b06 	mov.w	fp, r6, lsl #8
 8007efa:	7844      	ldrb	r4, [r0, #1]
 8007efc:	2500      	movs	r5, #0
 8007efe:	ea4b 0204 	orr.w	r2, fp, r4
 8007f02:	ea4c 0305 	orr.w	r3, ip, r5
	rv = rv << 8 | ptr[0];
 8007f06:	021d      	lsls	r5, r3, #8
 8007f08:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 8007f0c:	0214      	lsls	r4, r2, #8
 8007f0e:	7802      	ldrb	r2, [r0, #0]
 8007f10:	2300      	movs	r3, #0
	return rv;
}
 8007f12:	ea42 0004 	orr.w	r0, r2, r4
 8007f16:	ea43 0105 	orr.w	r1, r3, r5
 8007f1a:	e8bd 08f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp}
 8007f1e:	4770      	bx	lr

08007f20 <st_word>:

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8007f20:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val;
 8007f22:	0a09      	lsrs	r1, r1, #8
 8007f24:	7041      	strb	r1, [r0, #1]
}
 8007f26:	4770      	bx	lr

08007f28 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8007f28:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f2a:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8007f2e:	7043      	strb	r3, [r0, #1]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f30:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8007f34:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 8007f36:	0e09      	lsrs	r1, r1, #24
 8007f38:	70c1      	strb	r1, [r0, #3]
}
 8007f3a:	4770      	bx	lr

08007f3c <st_qword>:

#if _FS_EXFAT
static
void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8007f3c:	7002      	strb	r2, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f3e:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8007f42:	7041      	strb	r1, [r0, #1]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f44:	f3c2 4107 	ubfx	r1, r2, #16, #8
 8007f48:	7081      	strb	r1, [r0, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f4a:	0e12      	lsrs	r2, r2, #24
 8007f4c:	70c2      	strb	r2, [r0, #3]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f4e:	7103      	strb	r3, [r0, #4]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f50:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8007f54:	7142      	strb	r2, [r0, #5]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f56:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8007f5a:	7182      	strb	r2, [r0, #6]
	*ptr++ = (BYTE)val;
 8007f5c:	0e1b      	lsrs	r3, r3, #24
 8007f5e:	71c3      	strb	r3, [r0, #7]
}
 8007f60:	4770      	bx	lr

08007f62 <mem_cpy>:
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
	BYTE *d = (BYTE*)dst;
	const BYTE *s = (const BYTE*)src;

	if (cnt) {
 8007f62:	4613      	mov	r3, r2
 8007f64:	b12a      	cbz	r2, 8007f72 <mem_cpy+0x10>
		do {
			*d++ = *s++;
 8007f66:	780a      	ldrb	r2, [r1, #0]
 8007f68:	7002      	strb	r2, [r0, #0]
 8007f6a:	3001      	adds	r0, #1
 8007f6c:	3101      	adds	r1, #1
		} while (--cnt);
 8007f6e:	3b01      	subs	r3, #1
 8007f70:	d1f9      	bne.n	8007f66 <mem_cpy+0x4>
	}
}
 8007f72:	4770      	bx	lr

08007f74 <mem_set>:
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 8007f74:	7001      	strb	r1, [r0, #0]
 8007f76:	3001      	adds	r0, #1
	} while (--cnt);
 8007f78:	3a01      	subs	r2, #1
 8007f7a:	d1fb      	bne.n	8007f74 <mem_set>
}
 8007f7c:	4770      	bx	lr

08007f7e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007f7e:	b430      	push	{r4, r5}
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
	int r = 0;

	do {
		r = *d++ - *s++;
 8007f80:	1c45      	adds	r5, r0, #1
 8007f82:	7803      	ldrb	r3, [r0, #0]
 8007f84:	7808      	ldrb	r0, [r1, #0]
 8007f86:	1a1b      	subs	r3, r3, r0
	} while (--cnt && r == 0);
 8007f88:	3a01      	subs	r2, #1
 8007f8a:	d004      	beq.n	8007f96 <mem_cmp+0x18>
 8007f8c:	1c4c      	adds	r4, r1, #1
		r = *d++ - *s++;
 8007f8e:	4628      	mov	r0, r5
 8007f90:	4621      	mov	r1, r4
	} while (--cnt && r == 0);
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d0f4      	beq.n	8007f80 <mem_cmp+0x2>

	return r;
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	bc30      	pop	{r4, r5}
 8007f9a:	4770      	bx	lr

08007f9c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
	while (*str && *str != chr) str++;
 8007f9c:	e000      	b.n	8007fa0 <chk_chr+0x4>
 8007f9e:	3001      	adds	r0, #1
 8007fa0:	7803      	ldrb	r3, [r0, #0]
 8007fa2:	b10b      	cbz	r3, 8007fa8 <chk_chr+0xc>
 8007fa4:	428b      	cmp	r3, r1
 8007fa6:	d1fa      	bne.n	8007f9e <chk_chr+0x2>
	return *str;
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	4770      	bx	lr

08007fac <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007fac:	b430      	push	{r4, r5}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007fae:	2400      	movs	r4, #0
 8007fb0:	4623      	mov	r3, r4
 8007fb2:	b163      	cbz	r3, 8007fce <chk_lock+0x22>
				Files[i].ofs == dp->dptr) break;
		} else {			/* Blank entry */
			be = 1;
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007fb4:	2b01      	cmp	r3, #1
 8007fb6:	d024      	beq.n	8008002 <chk_lock+0x56>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007fb8:	bb71      	cbnz	r1, 8008018 <chk_lock+0x6c>
 8007fba:	4a18      	ldr	r2, [pc, #96]	; (800801c <chk_lock+0x70>)
 8007fbc:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8007fc0:	899b      	ldrh	r3, [r3, #12]
 8007fc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007fc6:	d023      	beq.n	8008010 <chk_lock+0x64>
 8007fc8:	2000      	movs	r0, #0
}
 8007fca:	bc30      	pop	{r4, r5}
 8007fcc:	4770      	bx	lr
		if (Files[i].fs) {	/* Existing entry */
 8007fce:	011a      	lsls	r2, r3, #4
 8007fd0:	4d12      	ldr	r5, [pc, #72]	; (800801c <chk_lock+0x70>)
 8007fd2:	58aa      	ldr	r2, [r5, r2]
 8007fd4:	b19a      	cbz	r2, 8007ffe <chk_lock+0x52>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007fd6:	6805      	ldr	r5, [r0, #0]
 8007fd8:	42aa      	cmp	r2, r5
 8007fda:	d001      	beq.n	8007fe0 <chk_lock+0x34>
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007fdc:	3301      	adds	r3, #1
 8007fde:	e7e8      	b.n	8007fb2 <chk_lock+0x6>
				Files[i].clu == dp->obj.sclust &&
 8007fe0:	4a0e      	ldr	r2, [pc, #56]	; (800801c <chk_lock+0x70>)
 8007fe2:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8007fe6:	6855      	ldr	r5, [r2, #4]
 8007fe8:	6882      	ldr	r2, [r0, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007fea:	4295      	cmp	r5, r2
 8007fec:	d1f6      	bne.n	8007fdc <chk_lock+0x30>
				Files[i].ofs == dp->dptr) break;
 8007fee:	4a0b      	ldr	r2, [pc, #44]	; (800801c <chk_lock+0x70>)
 8007ff0:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8007ff4:	6895      	ldr	r5, [r2, #8]
 8007ff6:	6b02      	ldr	r2, [r0, #48]	; 0x30
				Files[i].clu == dp->obj.sclust &&
 8007ff8:	4295      	cmp	r5, r2
 8007ffa:	d1ef      	bne.n	8007fdc <chk_lock+0x30>
 8007ffc:	e7da      	b.n	8007fb4 <chk_lock+0x8>
			be = 1;
 8007ffe:	2401      	movs	r4, #1
 8008000:	e7ec      	b.n	8007fdc <chk_lock+0x30>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008002:	2902      	cmp	r1, #2
 8008004:	bf08      	it	eq
 8008006:	f044 0401 	orreq.w	r4, r4, #1
 800800a:	b11c      	cbz	r4, 8008014 <chk_lock+0x68>
 800800c:	2000      	movs	r0, #0
 800800e:	e7dc      	b.n	8007fca <chk_lock+0x1e>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008010:	2010      	movs	r0, #16
 8008012:	e7da      	b.n	8007fca <chk_lock+0x1e>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008014:	2012      	movs	r0, #18
 8008016:	e7d8      	b.n	8007fca <chk_lock+0x1e>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008018:	2010      	movs	r0, #16
 800801a:	e7d6      	b.n	8007fca <chk_lock+0x1e>
 800801c:	20000318 	.word	0x20000318

08008020 <enq_lock>:
static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008020:	2000      	movs	r0, #0
 8008022:	b928      	cbnz	r0, 8008030 <enq_lock+0x10>
 8008024:	0103      	lsls	r3, r0, #4
 8008026:	4a05      	ldr	r2, [pc, #20]	; (800803c <enq_lock+0x1c>)
 8008028:	58d3      	ldr	r3, [r2, r3]
 800802a:	b10b      	cbz	r3, 8008030 <enq_lock+0x10>
 800802c:	3001      	adds	r0, #1
 800802e:	e7f8      	b.n	8008022 <enq_lock+0x2>
	return (i == _FS_LOCK) ? 0 : 1;
}
 8008030:	f110 30ff 	adds.w	r0, r0, #4294967295	; 0xffffffff
 8008034:	bf18      	it	ne
 8008036:	2001      	movne	r0, #1
 8008038:	4770      	bx	lr
 800803a:	bf00      	nop
 800803c:	20000318 	.word	0x20000318

08008040 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008040:	b470      	push	{r4, r5, r6}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008042:	2300      	movs	r3, #0
 8008044:	b1bb      	cbz	r3, 8008076 <inc_lock+0x36>
		if (Files[i].fs == dp->obj.fs &&
			Files[i].clu == dp->obj.sclust &&
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008046:	2b01      	cmp	r3, #1
 8008048:	d02c      	beq.n	80080a4 <inc_lock+0x64>
		Files[i].clu = dp->obj.sclust;
		Files[i].ofs = dp->dptr;
		Files[i].ctr = 0;
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800804a:	b129      	cbz	r1, 8008058 <inc_lock+0x18>
 800804c:	4a24      	ldr	r2, [pc, #144]	; (80080e0 <inc_lock+0xa0>)
 800804e:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8008052:	8992      	ldrh	r2, [r2, #12]
 8008054:	2a00      	cmp	r2, #0
 8008056:	d140      	bne.n	80080da <inc_lock+0x9a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008058:	2900      	cmp	r1, #0
 800805a:	d139      	bne.n	80080d0 <inc_lock+0x90>
 800805c:	4a20      	ldr	r2, [pc, #128]	; (80080e0 <inc_lock+0xa0>)
 800805e:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8008062:	8991      	ldrh	r1, [r2, #12]
 8008064:	3101      	adds	r1, #1
 8008066:	b289      	uxth	r1, r1
 8008068:	4a1d      	ldr	r2, [pc, #116]	; (80080e0 <inc_lock+0xa0>)
 800806a:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 800806e:	8191      	strh	r1, [r2, #12]

	return i + 1;
 8008070:	1c58      	adds	r0, r3, #1
}
 8008072:	bc70      	pop	{r4, r5, r6}
 8008074:	4770      	bx	lr
		if (Files[i].fs == dp->obj.fs &&
 8008076:	011a      	lsls	r2, r3, #4
 8008078:	4c19      	ldr	r4, [pc, #100]	; (80080e0 <inc_lock+0xa0>)
 800807a:	58a4      	ldr	r4, [r4, r2]
 800807c:	6802      	ldr	r2, [r0, #0]
 800807e:	4294      	cmp	r4, r2
 8008080:	d001      	beq.n	8008086 <inc_lock+0x46>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008082:	3301      	adds	r3, #1
 8008084:	e7de      	b.n	8008044 <inc_lock+0x4>
			Files[i].clu == dp->obj.sclust &&
 8008086:	4a16      	ldr	r2, [pc, #88]	; (80080e0 <inc_lock+0xa0>)
 8008088:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 800808c:	6854      	ldr	r4, [r2, #4]
 800808e:	6882      	ldr	r2, [r0, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008090:	4294      	cmp	r4, r2
 8008092:	d1f6      	bne.n	8008082 <inc_lock+0x42>
			Files[i].ofs == dp->dptr) break;
 8008094:	4a12      	ldr	r2, [pc, #72]	; (80080e0 <inc_lock+0xa0>)
 8008096:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 800809a:	6894      	ldr	r4, [r2, #8]
 800809c:	6b02      	ldr	r2, [r0, #48]	; 0x30
			Files[i].clu == dp->obj.sclust &&
 800809e:	4294      	cmp	r4, r2
 80080a0:	d1ef      	bne.n	8008082 <inc_lock+0x42>
 80080a2:	e7d0      	b.n	8008046 <inc_lock+0x6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80080a4:	2300      	movs	r3, #0
 80080a6:	b92b      	cbnz	r3, 80080b4 <inc_lock+0x74>
 80080a8:	011a      	lsls	r2, r3, #4
 80080aa:	4c0d      	ldr	r4, [pc, #52]	; (80080e0 <inc_lock+0xa0>)
 80080ac:	58a2      	ldr	r2, [r4, r2]
 80080ae:	b10a      	cbz	r2, 80080b4 <inc_lock+0x74>
 80080b0:	3301      	adds	r3, #1
 80080b2:	e7f8      	b.n	80080a6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	d00e      	beq.n	80080d6 <inc_lock+0x96>
		Files[i].fs = dp->obj.fs;
 80080b8:	6806      	ldr	r6, [r0, #0]
 80080ba:	4d09      	ldr	r5, [pc, #36]	; (80080e0 <inc_lock+0xa0>)
 80080bc:	011c      	lsls	r4, r3, #4
 80080be:	192a      	adds	r2, r5, r4
 80080c0:	512e      	str	r6, [r5, r4]
		Files[i].clu = dp->obj.sclust;
 80080c2:	6884      	ldr	r4, [r0, #8]
 80080c4:	6054      	str	r4, [r2, #4]
		Files[i].ofs = dp->dptr;
 80080c6:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80080c8:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 80080ca:	2000      	movs	r0, #0
 80080cc:	8190      	strh	r0, [r2, #12]
 80080ce:	e7bc      	b.n	800804a <inc_lock+0xa>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80080d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80080d4:	e7c8      	b.n	8008068 <inc_lock+0x28>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80080d6:	2000      	movs	r0, #0
 80080d8:	e7cb      	b.n	8008072 <inc_lock+0x32>
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80080da:	2000      	movs	r0, #0
 80080dc:	e7c9      	b.n	8008072 <inc_lock+0x32>
 80080de:	bf00      	nop
 80080e0:	20000318 	.word	0x20000318

080080e4 <clear_lock>:
	FATFS *fs
)
{
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80080e4:	2300      	movs	r3, #0
 80080e6:	b133      	cbz	r3, 80080f6 <clear_lock+0x12>
 80080e8:	4770      	bx	lr
		if (Files[i].fs == fs) Files[i].fs = 0;
 80080ea:	011a      	lsls	r2, r3, #4
 80080ec:	490a      	ldr	r1, [pc, #40]	; (8008118 <clear_lock+0x34>)
 80080ee:	588a      	ldr	r2, [r1, r2]
 80080f0:	4282      	cmp	r2, r0
 80080f2:	d10b      	bne.n	800810c <clear_lock+0x28>
 80080f4:	e007      	b.n	8008106 <clear_lock+0x22>
 80080f6:	011a      	lsls	r2, r3, #4
 80080f8:	4907      	ldr	r1, [pc, #28]	; (8008118 <clear_lock+0x34>)
 80080fa:	588a      	ldr	r2, [r1, r2]
 80080fc:	4282      	cmp	r2, r0
 80080fe:	d001      	beq.n	8008104 <clear_lock+0x20>
	for (i = 0; i < _FS_LOCK; i++) {
 8008100:	3301      	adds	r3, #1
 8008102:	e7f0      	b.n	80080e6 <clear_lock+0x2>
{
 8008104:	b410      	push	{r4}
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008106:	011a      	lsls	r2, r3, #4
 8008108:	2400      	movs	r4, #0
 800810a:	508c      	str	r4, [r1, r2]
	for (i = 0; i < _FS_LOCK; i++) {
 800810c:	3301      	adds	r3, #1
 800810e:	2b00      	cmp	r3, #0
 8008110:	d0eb      	beq.n	80080ea <clear_lock+0x6>
	}
}
 8008112:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008116:	4770      	bx	lr
 8008118:	20000318 	.word	0x20000318

0800811c <clust2sect>:
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
 800811c:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800811e:	69c3      	ldr	r3, [r0, #28]
 8008120:	3b02      	subs	r3, #2
 8008122:	428b      	cmp	r3, r1
 8008124:	d904      	bls.n	8008130 <clust2sect+0x14>
	return clst * fs->csize + fs->database;
 8008126:	8943      	ldrh	r3, [r0, #10]
 8008128:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800812a:	fb01 0003 	mla	r0, r1, r3, r0
 800812e:	4770      	bx	lr
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008130:	2000      	movs	r0, #0
}
 8008132:	4770      	bx	lr

08008134 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008134:	b510      	push	{r4, lr}
 8008136:	4619      	mov	r1, r3
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008138:	6803      	ldr	r3, [r0, #0]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800813a:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800813c:	3404      	adds	r4, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800813e:	0a50      	lsrs	r0, r2, #9
 8008140:	895a      	ldrh	r2, [r3, #10]
 8008142:	2300      	movs	r3, #0
 8008144:	ea40 50c1 	orr.w	r0, r0, r1, lsl #23
 8008148:	0a49      	lsrs	r1, r1, #9
 800814a:	f7f8 f8c5 	bl	80002d8 <__aeabi_uldivmod>
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800814e:	6823      	ldr	r3, [r4, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008150:	b133      	cbz	r3, 8008160 <clmt_clust+0x2c>
		if (cl < ncl) break;	/* In this fragment? */
 8008152:	4298      	cmp	r0, r3
 8008154:	d302      	bcc.n	800815c <clmt_clust+0x28>
		cl -= ncl; tbl++;		/* Next fragment */
 8008156:	1ac0      	subs	r0, r0, r3
 8008158:	3408      	adds	r4, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800815a:	e7f8      	b.n	800814e <clmt_clust+0x1a>
	}
	return cl + *tbl;	/* Return the cluster number */
 800815c:	6863      	ldr	r3, [r4, #4]
 800815e:	4403      	add	r3, r0
}
 8008160:	4618      	mov	r0, r3
 8008162:	bd10      	pop	{r4, pc}

08008164 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008164:	b570      	push	{r4, r5, r6, lr}
 8008166:	4606      	mov	r6, r0
 8008168:	460d      	mov	r5, r1
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800816a:	f101 001a 	add.w	r0, r1, #26
 800816e:	f7ff fe73 	bl	8007e58 <ld_word>
	if (fs->fs_type == FS_FAT32) {
 8008172:	7833      	ldrb	r3, [r6, #0]
 8008174:	2b03      	cmp	r3, #3
 8008176:	d000      	beq.n	800817a <ld_clust+0x16>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
	}

	return cl;
}
 8008178:	bd70      	pop	{r4, r5, r6, pc}
 800817a:	4604      	mov	r4, r0
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800817c:	f105 0014 	add.w	r0, r5, #20
 8008180:	f7ff fe6a 	bl	8007e58 <ld_word>
 8008184:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
	return cl;
 8008188:	e7f6      	b.n	8008178 <ld_clust+0x14>

0800818a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800818a:	b570      	push	{r4, r5, r6, lr}
 800818c:	4606      	mov	r6, r0
 800818e:	460c      	mov	r4, r1
 8008190:	4615      	mov	r5, r2
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008192:	b291      	uxth	r1, r2
 8008194:	f104 001a 	add.w	r0, r4, #26
 8008198:	f7ff fec2 	bl	8007f20 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800819c:	7833      	ldrb	r3, [r6, #0]
 800819e:	2b03      	cmp	r3, #3
 80081a0:	d000      	beq.n	80081a4 <st_clust+0x1a>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
	}
}
 80081a2:	bd70      	pop	{r4, r5, r6, pc}
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80081a4:	0c29      	lsrs	r1, r5, #16
 80081a6:	f104 0014 	add.w	r0, r4, #20
 80081aa:	f7ff feb9 	bl	8007f20 <st_word>
}
 80081ae:	e7f8      	b.n	80081a2 <st_clust+0x18>

080081b0 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 80081b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081b4:	4607      	mov	r7, r0
 80081b6:	460e      	mov	r6, r1
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 80081b8:	f101 001a 	add.w	r0, r1, #26
 80081bc:	f7ff fe4c 	bl	8007e58 <ld_word>
 80081c0:	bb60      	cbnz	r0, 800821c <pick_lfn+0x6c>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 80081c2:	7835      	ldrb	r5, [r6, #0]
 80081c4:	f025 0540 	bic.w	r5, r5, #64	; 0x40
 80081c8:	3d01      	subs	r5, #1
 80081ca:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80081ce:	eb05 0583 	add.w	r5, r5, r3, lsl #2

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80081d2:	f04f 0801 	mov.w	r8, #1
 80081d6:	2400      	movs	r4, #0
 80081d8:	e004      	b.n	80081e4 <pick_lfn+0x34>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
		if (wc) {
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
			lfnbuf[i++] = wc = uc;			/* Store it */
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80081da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80081de:	4298      	cmp	r0, r3
 80081e0:	d121      	bne.n	8008226 <pick_lfn+0x76>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80081e2:	3401      	adds	r4, #1
 80081e4:	2c0c      	cmp	r4, #12
 80081e6:	d80e      	bhi.n	8008206 <pick_lfn+0x56>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80081e8:	4b12      	ldr	r3, [pc, #72]	; (8008234 <pick_lfn+0x84>)
 80081ea:	5d18      	ldrb	r0, [r3, r4]
 80081ec:	4430      	add	r0, r6
 80081ee:	f7ff fe33 	bl	8007e58 <ld_word>
		if (wc) {
 80081f2:	f1b8 0f00 	cmp.w	r8, #0
 80081f6:	d0f0      	beq.n	80081da <pick_lfn+0x2a>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 80081f8:	2dfe      	cmp	r5, #254	; 0xfe
 80081fa:	d812      	bhi.n	8008222 <pick_lfn+0x72>
			lfnbuf[i++] = wc = uc;			/* Store it */
 80081fc:	f827 0015 	strh.w	r0, [r7, r5, lsl #1]
 8008200:	4680      	mov	r8, r0
 8008202:	3501      	adds	r5, #1
 8008204:	e7ed      	b.n	80081e2 <pick_lfn+0x32>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 8008206:	7833      	ldrb	r3, [r6, #0]
 8008208:	f013 0f40 	tst.w	r3, #64	; 0x40
 800820c:	d00d      	beq.n	800822a <pick_lfn+0x7a>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800820e:	2dfe      	cmp	r5, #254	; 0xfe
 8008210:	d80d      	bhi.n	800822e <pick_lfn+0x7e>
		lfnbuf[i] = 0;
 8008212:	2300      	movs	r3, #0
 8008214:	f827 3015 	strh.w	r3, [r7, r5, lsl #1]
	}

	return 1;		/* The part of LFN is valid */
 8008218:	2001      	movs	r0, #1
 800821a:	e000      	b.n	800821e <pick_lfn+0x6e>
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800821c:	2000      	movs	r0, #0
}
 800821e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8008222:	2000      	movs	r0, #0
 8008224:	e7fb      	b.n	800821e <pick_lfn+0x6e>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8008226:	2000      	movs	r0, #0
 8008228:	e7f9      	b.n	800821e <pick_lfn+0x6e>
	return 1;		/* The part of LFN is valid */
 800822a:	2001      	movs	r0, #1
 800822c:	e7f7      	b.n	800821e <pick_lfn+0x6e>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800822e:	2000      	movs	r0, #0
 8008230:	e7f5      	b.n	800821e <pick_lfn+0x6e>
 8008232:	bf00      	nop
 8008234:	0800c368 	.word	0x0800c368

08008238 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8008238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800823c:	4680      	mov	r8, r0
 800823e:	460f      	mov	r7, r1
 8008240:	4691      	mov	r9, r2
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8008242:	734b      	strb	r3, [r1, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008244:	230f      	movs	r3, #15
 8008246:	72cb      	strb	r3, [r1, #11]
	dir[LDIR_Type] = 0;
 8008248:	2400      	movs	r4, #0
 800824a:	730c      	strb	r4, [r1, #12]
	st_word(dir + LDIR_FstClusLO, 0);
 800824c:	4621      	mov	r1, r4
 800824e:	f107 001a 	add.w	r0, r7, #26
 8008252:	f7ff fe65 	bl	8007f20 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8008256:	f109 36ff 	add.w	r6, r9, #4294967295	; 0xffffffff
 800825a:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800825e:	eb06 0683 	add.w	r6, r6, r3, lsl #2
	s = wc = 0;
 8008262:	4625      	mov	r5, r4
 8008264:	e002      	b.n	800826c <put_lfn+0x34>
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
		st_word(dir + LfnOfs[s], wc);		/* Put it */
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
	} while (++s < 13);
 8008266:	3401      	adds	r4, #1
 8008268:	2c0c      	cmp	r4, #12
 800826a:	d811      	bhi.n	8008290 <put_lfn+0x58>
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800826c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008270:	429d      	cmp	r5, r3
 8008272:	d002      	beq.n	800827a <put_lfn+0x42>
 8008274:	f838 5016 	ldrh.w	r5, [r8, r6, lsl #1]
 8008278:	3601      	adds	r6, #1
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800827a:	4b0c      	ldr	r3, [pc, #48]	; (80082ac <put_lfn+0x74>)
 800827c:	5d18      	ldrb	r0, [r3, r4]
 800827e:	4629      	mov	r1, r5
 8008280:	4438      	add	r0, r7
 8008282:	f7ff fe4d 	bl	8007f20 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8008286:	2d00      	cmp	r5, #0
 8008288:	d1ed      	bne.n	8008266 <put_lfn+0x2e>
 800828a:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800828e:	e7ea      	b.n	8008266 <put_lfn+0x2e>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8008290:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008294:	429d      	cmp	r5, r3
 8008296:	d002      	beq.n	800829e <put_lfn+0x66>
 8008298:	f838 3016 	ldrh.w	r3, [r8, r6, lsl #1]
 800829c:	b90b      	cbnz	r3, 80082a2 <put_lfn+0x6a>
 800829e:	f049 0940 	orr.w	r9, r9, #64	; 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80082a2:	f887 9000 	strb.w	r9, [r7]
}
 80082a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082aa:	bf00      	nop
 80082ac:	0800c368 	.word	0x0800c368

080082b0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80082b0:	b570      	push	{r4, r5, r6, lr}
 80082b2:	b082      	sub	sp, #8
 80082b4:	4605      	mov	r5, r0
 80082b6:	4616      	mov	r6, r2
 80082b8:	461c      	mov	r4, r3
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80082ba:	220b      	movs	r2, #11
 80082bc:	f7ff fe51 	bl	8007f62 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80082c0:	2c05      	cmp	r4, #5
 80082c2:	d811      	bhi.n	80082e8 <gen_numname+0x38>
		sr = seq;
		while (*lfn) {	/* Create a CRC */
			wc = *lfn++;
			for (i = 0; i < 16; i++) {
 80082c4:	2207      	movs	r2, #7
 80082c6:	e01d      	b.n	8008304 <gen_numname+0x54>
 80082c8:	3201      	adds	r2, #1
 80082ca:	2a0f      	cmp	r2, #15
 80082cc:	d80c      	bhi.n	80082e8 <gen_numname+0x38>
				sr = (sr << 1) + (wc & 1);
 80082ce:	f003 0101 	and.w	r1, r3, #1
 80082d2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
				wc >>= 1;
 80082d6:	085b      	lsrs	r3, r3, #1
				if (sr & 0x10000) sr ^= 0x11021;
 80082d8:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 80082dc:	d0f4      	beq.n	80082c8 <gen_numname+0x18>
 80082de:	f484 3488 	eor.w	r4, r4, #69632	; 0x11000
 80082e2:	f084 0421 	eor.w	r4, r4, #33	; 0x21
 80082e6:	e7ef      	b.n	80082c8 <gen_numname+0x18>
		while (*lfn) {	/* Create a CRC */
 80082e8:	8833      	ldrh	r3, [r6, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d0ea      	beq.n	80082c4 <gen_numname+0x14>
			wc = *lfn++;
 80082ee:	3602      	adds	r6, #2
			for (i = 0; i < 16; i++) {
 80082f0:	2200      	movs	r2, #0
 80082f2:	e7ea      	b.n	80082ca <gen_numname+0x1a>
	/* itoa (hexdecimal) */
	i = 7;
	do {
		c = (BYTE)((seq % 16) + '0');
		if (c > '9') c += 7;
		ns[i--] = c;
 80082f4:	1e53      	subs	r3, r2, #1
 80082f6:	a802      	add	r0, sp, #8
 80082f8:	4402      	add	r2, r0
 80082fa:	f802 1c08 	strb.w	r1, [r2, #-8]
		seq /= 16;
	} while (seq);
 80082fe:	0924      	lsrs	r4, r4, #4
 8008300:	d009      	beq.n	8008316 <gen_numname+0x66>
		ns[i--] = c;
 8008302:	461a      	mov	r2, r3
		c = (BYTE)((seq % 16) + '0');
 8008304:	f004 030f 	and.w	r3, r4, #15
 8008308:	f103 0130 	add.w	r1, r3, #48	; 0x30
		if (c > '9') c += 7;
 800830c:	2939      	cmp	r1, #57	; 0x39
 800830e:	d9f1      	bls.n	80082f4 <gen_numname+0x44>
 8008310:	f103 0137 	add.w	r1, r3, #55	; 0x37
 8008314:	e7ee      	b.n	80082f4 <gen_numname+0x44>
	ns[i] = '~';
 8008316:	217e      	movs	r1, #126	; 0x7e
 8008318:	4602      	mov	r2, r0
 800831a:	441a      	add	r2, r3
 800831c:	f802 1c08 	strb.w	r1, [r2, #-8]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008320:	e000      	b.n	8008324 <gen_numname+0x74>
 8008322:	3401      	adds	r4, #1
 8008324:	429c      	cmp	r4, r3
 8008326:	d209      	bcs.n	800833c <gen_numname+0x8c>
 8008328:	5d2a      	ldrb	r2, [r5, r4]
 800832a:	2a20      	cmp	r2, #32
 800832c:	d1f9      	bne.n	8008322 <gen_numname+0x72>
 800832e:	e005      	b.n	800833c <gen_numname+0x8c>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008330:	2120      	movs	r1, #32
 8008332:	1c62      	adds	r2, r4, #1
 8008334:	5529      	strb	r1, [r5, r4]
	} while (j < 8);
 8008336:	2a07      	cmp	r2, #7
 8008338:	d808      	bhi.n	800834c <gen_numname+0x9c>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800833a:	4614      	mov	r4, r2
 800833c:	2b07      	cmp	r3, #7
 800833e:	d8f7      	bhi.n	8008330 <gen_numname+0x80>
 8008340:	aa02      	add	r2, sp, #8
 8008342:	441a      	add	r2, r3
 8008344:	f812 1c08 	ldrb.w	r1, [r2, #-8]
 8008348:	3301      	adds	r3, #1
 800834a:	e7f2      	b.n	8008332 <gen_numname+0x82>
}
 800834c:	b002      	add	sp, #8
 800834e:	bd70      	pop	{r4, r5, r6, pc}

08008350 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008350:	4601      	mov	r1, r0
	BYTE sum = 0;
	UINT n = 11;
 8008352:	220b      	movs	r2, #11
	BYTE sum = 0;
 8008354:	2000      	movs	r0, #0

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8008356:	01c3      	lsls	r3, r0, #7
 8008358:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
 800835c:	7808      	ldrb	r0, [r1, #0]
 800835e:	fa50 f383 	uxtab	r3, r0, r3
 8008362:	b2d8      	uxtb	r0, r3
 8008364:	3101      	adds	r1, #1
	} while (--n);
 8008366:	3a01      	subs	r2, #1
 8008368:	d1f5      	bne.n	8008356 <sum_sfn+0x6>
	return sum;
}
 800836a:	4770      	bx	lr

0800836c <xdir_sum>:

static
WORD xdir_sum (			/* Get checksum of the directoly block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 800836c:	b430      	push	{r4, r5}
 800836e:	4605      	mov	r5, r0
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;
 8008370:	7841      	ldrb	r1, [r0, #1]
 8008372:	3101      	adds	r1, #1
 8008374:	0149      	lsls	r1, r1, #5
	for (i = sum = 0; i < szblk; i++) {
 8008376:	2000      	movs	r0, #0
 8008378:	4603      	mov	r3, r0
 800837a:	e001      	b.n	8008380 <xdir_sum+0x14>
		if (i == XDIR_SetSum) {	/* Skip sum field */
			i++;
 800837c:	3301      	adds	r3, #1
	for (i = sum = 0; i < szblk; i++) {
 800837e:	3301      	adds	r3, #1
 8008380:	428b      	cmp	r3, r1
 8008382:	d209      	bcs.n	8008398 <xdir_sum+0x2c>
		if (i == XDIR_SetSum) {	/* Skip sum field */
 8008384:	2b02      	cmp	r3, #2
 8008386:	d0f9      	beq.n	800837c <xdir_sum+0x10>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 8008388:	0842      	lsrs	r2, r0, #1
 800838a:	eb02 32c0 	add.w	r2, r2, r0, lsl #15
 800838e:	5cec      	ldrb	r4, [r5, r3]
 8008390:	fa14 f282 	uxtah	r2, r4, r2
 8008394:	b290      	uxth	r0, r2
 8008396:	e7f2      	b.n	800837e <xdir_sum+0x12>
		}
	}
	return sum;
}
 8008398:	bc30      	pop	{r4, r5}
 800839a:	4770      	bx	lr

0800839c <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800839c:	6801      	ldr	r1, [r0, #0]
 800839e:	b109      	cbz	r1, 80083a4 <get_ldnumber+0x8>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80083a0:	460a      	mov	r2, r1
 80083a2:	e003      	b.n	80083ac <get_ldnumber+0x10>
	int vol = -1;
 80083a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80083a8:	e008      	b.n	80083bc <get_ldnumber+0x20>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80083aa:	3201      	adds	r2, #1
 80083ac:	7813      	ldrb	r3, [r2, #0]
 80083ae:	2b3a      	cmp	r3, #58	; 0x3a
 80083b0:	bf18      	it	ne
 80083b2:	2b1f      	cmpne	r3, #31
 80083b4:	d8f9      	bhi.n	80083aa <get_ldnumber+0xe>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80083b6:	2b3a      	cmp	r3, #58	; 0x3a
 80083b8:	d002      	beq.n	80083c0 <get_ldnumber+0x24>
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80083ba:	2300      	movs	r3, #0
#endif
	}
	return vol;
}
 80083bc:	4618      	mov	r0, r3
 80083be:	4770      	bx	lr
{
 80083c0:	b410      	push	{r4}
			i = *tp++ - '0';
 80083c2:	1c4c      	adds	r4, r1, #1
 80083c4:	780b      	ldrb	r3, [r1, #0]
 80083c6:	3b30      	subs	r3, #48	; 0x30
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80083c8:	2b09      	cmp	r3, #9
 80083ca:	bf98      	it	ls
 80083cc:	42a2      	cmpls	r2, r4
 80083ce:	d106      	bne.n	80083de <get_ldnumber+0x42>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80083d0:	b943      	cbnz	r3, 80083e4 <get_ldnumber+0x48>
					*path = ++tt;
 80083d2:	3201      	adds	r2, #1
 80083d4:	6002      	str	r2, [r0, #0]
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083dc:	4770      	bx	lr
	int vol = -1;
 80083de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80083e2:	e7f8      	b.n	80083d6 <get_ldnumber+0x3a>
 80083e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80083e8:	e7f5      	b.n	80083d6 <get_ldnumber+0x3a>

080083ea <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80083ea:	b538      	push	{r3, r4, r5, lr}
 80083ec:	460d      	mov	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80083ee:	b1a8      	cbz	r0, 800841c <validate+0x32>
 80083f0:	4604      	mov	r4, r0
 80083f2:	6803      	ldr	r3, [r0, #0]
 80083f4:	b1ab      	cbz	r3, 8008422 <validate+0x38>
 80083f6:	781a      	ldrb	r2, [r3, #0]
 80083f8:	b1aa      	cbz	r2, 8008426 <validate+0x3c>
 80083fa:	8881      	ldrh	r1, [r0, #4]
 80083fc:	88da      	ldrh	r2, [r3, #6]
 80083fe:	4291      	cmp	r1, r2
 8008400:	d003      	beq.n	800840a <validate+0x20>
	FRESULT res = FR_INVALID_OBJECT;
 8008402:	2009      	movs	r0, #9
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008404:	2300      	movs	r3, #0
 8008406:	602b      	str	r3, [r5, #0]
	return res;
}
 8008408:	bd38      	pop	{r3, r4, r5, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800840a:	7858      	ldrb	r0, [r3, #1]
 800840c:	f7ff fcec 	bl	8007de8 <disk_status>
 8008410:	f010 0f01 	tst.w	r0, #1
 8008414:	d10a      	bne.n	800842c <validate+0x42>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008416:	6823      	ldr	r3, [r4, #0]
			res = FR_OK;
 8008418:	2000      	movs	r0, #0
 800841a:	e7f4      	b.n	8008406 <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 800841c:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800841e:	2300      	movs	r3, #0
 8008420:	e7f1      	b.n	8008406 <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 8008422:	2009      	movs	r0, #9
 8008424:	e7ef      	b.n	8008406 <validate+0x1c>
 8008426:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008428:	2300      	movs	r3, #0
 800842a:	e7ec      	b.n	8008406 <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 800842c:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800842e:	2300      	movs	r3, #0
 8008430:	e7e9      	b.n	8008406 <validate+0x1c>

08008432 <sync_window>:
{
 8008432:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008434:	78c3      	ldrb	r3, [r0, #3]
 8008436:	b90b      	cbnz	r3, 800843c <sync_window+0xa>
	FRESULT res = FR_OK;
 8008438:	2000      	movs	r0, #0
}
 800843a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800843c:	4604      	mov	r4, r0
		wsect = fs->winsect;	/* Current sector number */
 800843e:	6b45      	ldr	r5, [r0, #52]	; 0x34
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008440:	f100 0738 	add.w	r7, r0, #56	; 0x38
 8008444:	2301      	movs	r3, #1
 8008446:	462a      	mov	r2, r5
 8008448:	4639      	mov	r1, r7
 800844a:	7840      	ldrb	r0, [r0, #1]
 800844c:	f7ff fcf8 	bl	8007e40 <disk_write>
 8008450:	b9a8      	cbnz	r0, 800847e <sync_window+0x4c>
			fs->wflag = 0;
 8008452:	2300      	movs	r3, #0
 8008454:	70e3      	strb	r3, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008456:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008458:	1aeb      	subs	r3, r5, r3
 800845a:	6a22      	ldr	r2, [r4, #32]
 800845c:	4293      	cmp	r3, r2
 800845e:	d210      	bcs.n	8008482 <sync_window+0x50>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008460:	78a6      	ldrb	r6, [r4, #2]
 8008462:	2e01      	cmp	r6, #1
 8008464:	d909      	bls.n	800847a <sync_window+0x48>
					wsect += fs->fsize;
 8008466:	6a23      	ldr	r3, [r4, #32]
 8008468:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 800846a:	2301      	movs	r3, #1
 800846c:	462a      	mov	r2, r5
 800846e:	4639      	mov	r1, r7
 8008470:	7860      	ldrb	r0, [r4, #1]
 8008472:	f7ff fce5 	bl	8007e40 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008476:	3e01      	subs	r6, #1
 8008478:	e7f3      	b.n	8008462 <sync_window+0x30>
	FRESULT res = FR_OK;
 800847a:	2000      	movs	r0, #0
 800847c:	e7dd      	b.n	800843a <sync_window+0x8>
			res = FR_DISK_ERR;
 800847e:	2001      	movs	r0, #1
 8008480:	e7db      	b.n	800843a <sync_window+0x8>
	FRESULT res = FR_OK;
 8008482:	2000      	movs	r0, #0
 8008484:	e7d9      	b.n	800843a <sync_window+0x8>

08008486 <move_window>:
{
 8008486:	b570      	push	{r4, r5, r6, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008488:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800848a:	428b      	cmp	r3, r1
 800848c:	d012      	beq.n	80084b4 <move_window+0x2e>
 800848e:	4604      	mov	r4, r0
 8008490:	460d      	mov	r5, r1
		res = sync_window(fs);		/* Write-back changes */
 8008492:	f7ff ffce 	bl	8008432 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008496:	4606      	mov	r6, r0
 8008498:	b968      	cbnz	r0, 80084b6 <move_window+0x30>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800849a:	2301      	movs	r3, #1
 800849c:	462a      	mov	r2, r5
 800849e:	f104 0138 	add.w	r1, r4, #56	; 0x38
 80084a2:	7860      	ldrb	r0, [r4, #1]
 80084a4:	f7ff fcc0 	bl	8007e28 <disk_read>
 80084a8:	b110      	cbz	r0, 80084b0 <move_window+0x2a>
				res = FR_DISK_ERR;
 80084aa:	2601      	movs	r6, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80084ac:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
			fs->winsect = sector;
 80084b0:	6365      	str	r5, [r4, #52]	; 0x34
 80084b2:	e000      	b.n	80084b6 <move_window+0x30>
	FRESULT res = FR_OK;
 80084b4:	2600      	movs	r6, #0
}
 80084b6:	4630      	mov	r0, r6
 80084b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080084bc <check_fs>:
{
 80084bc:	b510      	push	{r4, lr}
 80084be:	4604      	mov	r4, r0
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80084c0:	2300      	movs	r3, #0
 80084c2:	70c3      	strb	r3, [r0, #3]
 80084c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80084c8:	6343      	str	r3, [r0, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80084ca:	f7ff ffdc 	bl	8008486 <move_window>
 80084ce:	bb60      	cbnz	r0, 800852a <check_fs+0x6e>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80084d0:	f204 2036 	addw	r0, r4, #566	; 0x236
 80084d4:	f7ff fcc0 	bl	8007e58 <ld_word>
 80084d8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80084dc:	4298      	cmp	r0, r3
 80084de:	d126      	bne.n	800852e <check_fs+0x72>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80084e0:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80084e4:	2be9      	cmp	r3, #233	; 0xe9
 80084e6:	d00e      	beq.n	8008506 <check_fs+0x4a>
 80084e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80084ea:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 80084ee:	4a13      	ldr	r2, [pc, #76]	; (800853c <check_fs+0x80>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d008      	beq.n	8008506 <check_fs+0x4a>
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
 80084f4:	220b      	movs	r2, #11
 80084f6:	4912      	ldr	r1, [pc, #72]	; (8008540 <check_fs+0x84>)
 80084f8:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80084fc:	f7ff fd3f 	bl	8007f7e <mem_cmp>
 8008500:	b9c8      	cbnz	r0, 8008536 <check_fs+0x7a>
 8008502:	2001      	movs	r0, #1
 8008504:	e014      	b.n	8008530 <check_fs+0x74>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008506:	f104 006e 	add.w	r0, r4, #110	; 0x6e
 800850a:	f7ff fcaa 	bl	8007e62 <ld_dword>
 800850e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8008512:	4b0c      	ldr	r3, [pc, #48]	; (8008544 <check_fs+0x88>)
 8008514:	4298      	cmp	r0, r3
 8008516:	d00c      	beq.n	8008532 <check_fs+0x76>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008518:	f104 008a 	add.w	r0, r4, #138	; 0x8a
 800851c:	f7ff fca1 	bl	8007e62 <ld_dword>
 8008520:	4b09      	ldr	r3, [pc, #36]	; (8008548 <check_fs+0x8c>)
 8008522:	4298      	cmp	r0, r3
 8008524:	d1e6      	bne.n	80084f4 <check_fs+0x38>
 8008526:	2000      	movs	r0, #0
 8008528:	e002      	b.n	8008530 <check_fs+0x74>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800852a:	2004      	movs	r0, #4
 800852c:	e000      	b.n	8008530 <check_fs+0x74>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800852e:	2003      	movs	r0, #3
}
 8008530:	bd10      	pop	{r4, pc}
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008532:	2000      	movs	r0, #0
 8008534:	e7fc      	b.n	8008530 <check_fs+0x74>
	return 2;
 8008536:	2002      	movs	r0, #2
 8008538:	e7fa      	b.n	8008530 <check_fs+0x74>
 800853a:	bf00      	nop
 800853c:	009000eb 	.word	0x009000eb
 8008540:	0800c378 	.word	0x0800c378
 8008544:	00544146 	.word	0x00544146
 8008548:	33544146 	.word	0x33544146

0800854c <find_volume>:
{
 800854c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008550:	b084      	sub	sp, #16
 8008552:	460f      	mov	r7, r1
 8008554:	4616      	mov	r6, r2
	*rfs = 0;
 8008556:	2300      	movs	r3, #0
 8008558:	600b      	str	r3, [r1, #0]
	vol = get_ldnumber(path);
 800855a:	f7ff ff1f 	bl	800839c <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800855e:	1e05      	subs	r5, r0, #0
 8008560:	f2c0 81ec 	blt.w	800893c <find_volume+0x3f0>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008564:	4bcc      	ldr	r3, [pc, #816]	; (8008898 <find_volume+0x34c>)
 8008566:	f853 4025 	ldr.w	r4, [r3, r5, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800856a:	2c00      	cmp	r4, #0
 800856c:	f000 81ea 	beq.w	8008944 <find_volume+0x3f8>
	*rfs = fs;							/* Return pointer to the file system object */
 8008570:	603c      	str	r4, [r7, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008572:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008576:	7823      	ldrb	r3, [r4, #0]
 8008578:	b173      	cbz	r3, 8008598 <find_volume+0x4c>
		stat = disk_status(fs->drv);
 800857a:	7860      	ldrb	r0, [r4, #1]
 800857c:	f7ff fc34 	bl	8007de8 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008580:	f010 0f01 	tst.w	r0, #1
 8008584:	d108      	bne.n	8008598 <find_volume+0x4c>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008586:	2e00      	cmp	r6, #0
 8008588:	f000 81de 	beq.w	8008948 <find_volume+0x3fc>
 800858c:	f010 0f04 	tst.w	r0, #4
 8008590:	f040 81dc 	bne.w	800894c <find_volume+0x400>
			return FR_OK;				/* The file system object is valid */
 8008594:	2000      	movs	r0, #0
 8008596:	e1d2      	b.n	800893e <find_volume+0x3f2>
	fs->fs_type = 0;					/* Clear the file system object */
 8008598:	2300      	movs	r3, #0
 800859a:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800859c:	b2e8      	uxtb	r0, r5
 800859e:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80085a0:	f7ff fc2e 	bl	8007e00 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80085a4:	f010 0f01 	tst.w	r0, #1
 80085a8:	f040 81d2 	bne.w	8008950 <find_volume+0x404>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80085ac:	b11e      	cbz	r6, 80085b6 <find_volume+0x6a>
 80085ae:	f010 0f04 	tst.w	r0, #4
 80085b2:	f040 81cf 	bne.w	8008954 <find_volume+0x408>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80085b6:	2100      	movs	r1, #0
 80085b8:	4620      	mov	r0, r4
 80085ba:	f7ff ff7f 	bl	80084bc <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80085be:	2802      	cmp	r0, #2
 80085c0:	f000 80c0 	beq.w	8008744 <find_volume+0x1f8>
	bsect = 0;
 80085c4:	2600      	movs	r6, #0
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80085c6:	2804      	cmp	r0, #4
 80085c8:	f000 81c6 	beq.w	8008958 <find_volume+0x40c>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80085cc:	2801      	cmp	r0, #1
 80085ce:	f200 81c5 	bhi.w	800895c <find_volume+0x410>
	if (fmt == 1) {
 80085d2:	f000 813f 	beq.w	8008854 <find_volume+0x308>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80085d6:	f104 0043 	add.w	r0, r4, #67	; 0x43
 80085da:	f7ff fc3d 	bl	8007e58 <ld_word>
 80085de:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80085e2:	f040 81d1 	bne.w	8008988 <find_volume+0x43c>
		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80085e6:	f104 004e 	add.w	r0, r4, #78	; 0x4e
 80085ea:	f7ff fc35 	bl	8007e58 <ld_word>
 80085ee:	4607      	mov	r7, r0
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80085f0:	b920      	cbnz	r0, 80085fc <find_volume+0xb0>
 80085f2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80085f6:	f7ff fc34 	bl	8007e62 <ld_dword>
 80085fa:	4607      	mov	r7, r0
		fs->fsize = fasize;
 80085fc:	6227      	str	r7, [r4, #32]
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80085fe:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
 8008602:	70a2      	strb	r2, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008604:	1e53      	subs	r3, r2, #1
 8008606:	b2db      	uxtb	r3, r3
 8008608:	2b01      	cmp	r3, #1
 800860a:	f200 81bf 	bhi.w	800898c <find_volume+0x440>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800860e:	fb07 f502 	mul.w	r5, r7, r2
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008612:	f894 8045 	ldrb.w	r8, [r4, #69]	; 0x45
 8008616:	f8a4 800a 	strh.w	r8, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800861a:	f1b8 0f00 	cmp.w	r8, #0
 800861e:	f000 81b7 	beq.w	8008990 <find_volume+0x444>
 8008622:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8008626:	ea18 0f03 	tst.w	r8, r3
 800862a:	f040 81b3 	bne.w	8008994 <find_volume+0x448>
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800862e:	f104 0049 	add.w	r0, r4, #73	; 0x49
 8008632:	f7ff fc11 	bl	8007e58 <ld_word>
 8008636:	4682      	mov	sl, r0
 8008638:	8120      	strh	r0, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800863a:	f010 0f0f 	tst.w	r0, #15
 800863e:	f040 81ab 	bne.w	8008998 <find_volume+0x44c>
		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008642:	f104 004b 	add.w	r0, r4, #75	; 0x4b
 8008646:	f7ff fc07 	bl	8007e58 <ld_word>
 800864a:	4681      	mov	r9, r0
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800864c:	b920      	cbnz	r0, 8008658 <find_volume+0x10c>
 800864e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008652:	f7ff fc06 	bl	8007e62 <ld_dword>
 8008656:	4681      	mov	r9, r0
		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008658:	f104 0046 	add.w	r0, r4, #70	; 0x46
 800865c:	f7ff fbfc 	bl	8007e58 <ld_word>
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008660:	4601      	mov	r1, r0
 8008662:	2800      	cmp	r0, #0
 8008664:	f000 819a 	beq.w	800899c <find_volume+0x450>
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008668:	1942      	adds	r2, r0, r5
 800866a:	eb02 121a 	add.w	r2, r2, sl, lsr #4
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800866e:	4591      	cmp	r9, r2
 8008670:	f0c0 8196 	bcc.w	80089a0 <find_volume+0x454>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008674:	eba9 0302 	sub.w	r3, r9, r2
 8008678:	fbb3 f3f8 	udiv	r3, r3, r8
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800867c:	2b00      	cmp	r3, #0
 800867e:	f000 8191 	beq.w	80089a4 <find_volume+0x458>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008682:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 8008686:	4283      	cmp	r3, r0
 8008688:	f240 8103 	bls.w	8008892 <find_volume+0x346>
		fmt = FS_FAT32;
 800868c:	f04f 0903 	mov.w	r9, #3
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008690:	f640 70f5 	movw	r0, #4085	; 0xff5
 8008694:	4283      	cmp	r3, r0
 8008696:	d801      	bhi.n	800869c <find_volume+0x150>
 8008698:	f04f 0901 	mov.w	r9, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800869c:	f103 0802 	add.w	r8, r3, #2
 80086a0:	f8c4 801c 	str.w	r8, [r4, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80086a4:	6266      	str	r6, [r4, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80086a6:	198b      	adds	r3, r1, r6
 80086a8:	62a3      	str	r3, [r4, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80086aa:	4432      	add	r2, r6
 80086ac:	6322      	str	r2, [r4, #48]	; 0x30
		if (fmt == FS_FAT32) {
 80086ae:	f1b9 0f03 	cmp.w	r9, #3
 80086b2:	f000 80fb 	beq.w	80088ac <find_volume+0x360>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80086b6:	f1ba 0f00 	cmp.w	sl, #0
 80086ba:	f000 8179 	beq.w	80089b0 <find_volume+0x464>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80086be:	442b      	add	r3, r5
 80086c0:	62e3      	str	r3, [r4, #44]	; 0x2c
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80086c2:	f1b9 0f02 	cmp.w	r9, #2
 80086c6:	f000 8102 	beq.w	80088ce <find_volume+0x382>
 80086ca:	eb08 0248 	add.w	r2, r8, r8, lsl #1
 80086ce:	f008 0301 	and.w	r3, r8, #1
 80086d2:	eb03 0352 	add.w	r3, r3, r2, lsr #1
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80086d6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80086da:	ebb7 2f53 	cmp.w	r7, r3, lsr #9
 80086de:	f0c0 8169 	bcc.w	80089b4 <find_volume+0x468>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80086e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80086e6:	61a3      	str	r3, [r4, #24]
 80086e8:	6163      	str	r3, [r4, #20]
		fs->fsi_flag = 0x80;
 80086ea:	2380      	movs	r3, #128	; 0x80
 80086ec:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80086ee:	f1b9 0f03 	cmp.w	r9, #3
 80086f2:	f000 80ef 	beq.w	80088d4 <find_volume+0x388>
	fs->fs_type = fmt;		/* FAT sub-type */
 80086f6:	f884 9000 	strb.w	r9, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 80086fa:	4a68      	ldr	r2, [pc, #416]	; (800889c <find_volume+0x350>)
 80086fc:	8813      	ldrh	r3, [r2, #0]
 80086fe:	3301      	adds	r3, #1
 8008700:	b29b      	uxth	r3, r3
 8008702:	8013      	strh	r3, [r2, #0]
 8008704:	80e3      	strh	r3, [r4, #6]
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8008706:	4b66      	ldr	r3, [pc, #408]	; (80088a0 <find_volume+0x354>)
 8008708:	60e3      	str	r3, [r4, #12]
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
 800870a:	4b66      	ldr	r3, [pc, #408]	; (80088a4 <find_volume+0x358>)
 800870c:	6123      	str	r3, [r4, #16]
	clear_lock(fs);
 800870e:	4620      	mov	r0, r4
 8008710:	f7ff fce8 	bl	80080e4 <clear_lock>
	return FR_OK;
 8008714:	2000      	movs	r0, #0
 8008716:	e112      	b.n	800893e <find_volume+0x3f2>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008718:	2000      	movs	r0, #0
 800871a:	ab04      	add	r3, sp, #16
 800871c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8008720:	f843 0c10 	str.w	r0, [r3, #-16]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008724:	3501      	adds	r5, #1
 8008726:	2d03      	cmp	r5, #3
 8008728:	d80e      	bhi.n	8008748 <find_volume+0x1fc>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800872a:	f104 0038 	add.w	r0, r4, #56	; 0x38
 800872e:	012b      	lsls	r3, r5, #4
 8008730:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008734:	4418      	add	r0, r3
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008736:	7903      	ldrb	r3, [r0, #4]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d0ed      	beq.n	8008718 <find_volume+0x1cc>
 800873c:	3008      	adds	r0, #8
 800873e:	f7ff fb90 	bl	8007e62 <ld_dword>
 8008742:	e7ea      	b.n	800871a <find_volume+0x1ce>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008744:	2500      	movs	r5, #0
 8008746:	e7ee      	b.n	8008726 <find_volume+0x1da>
 8008748:	2500      	movs	r5, #0
 800874a:	e00a      	b.n	8008762 <find_volume+0x216>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800874c:	4631      	mov	r1, r6
 800874e:	4620      	mov	r0, r4
 8008750:	f7ff feb4 	bl	80084bc <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008754:	2801      	cmp	r0, #1
 8008756:	f67f af36 	bls.w	80085c6 <find_volume+0x7a>
 800875a:	3501      	adds	r5, #1
 800875c:	2d03      	cmp	r5, #3
 800875e:	f63f af32 	bhi.w	80085c6 <find_volume+0x7a>
			bsect = br[i];
 8008762:	ab04      	add	r3, sp, #16
 8008764:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8008768:	f853 6c10 	ldr.w	r6, [r3, #-16]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800876c:	2e00      	cmp	r6, #0
 800876e:	d1ed      	bne.n	800874c <find_volume+0x200>
 8008770:	2003      	movs	r0, #3
 8008772:	e7f2      	b.n	800875a <find_volume+0x20e>
		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 8008774:	3301      	adds	r3, #1
 8008776:	2b3f      	cmp	r3, #63	; 0x3f
 8008778:	d804      	bhi.n	8008784 <find_volume+0x238>
 800877a:	18e2      	adds	r2, r4, r3
 800877c:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8008780:	2a00      	cmp	r2, #0
 8008782:	d0f7      	beq.n	8008774 <find_volume+0x228>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 8008784:	2b3f      	cmp	r3, #63	; 0x3f
 8008786:	f240 80eb 	bls.w	8008960 <find_volume+0x414>
		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT revision (Must be 1.0) */
 800878a:	f104 00a0 	add.w	r0, r4, #160	; 0xa0
 800878e:	f7ff fb63 	bl	8007e58 <ld_word>
 8008792:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8008796:	f040 80e5 	bne.w	8008964 <find_volume+0x418>
		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 800879a:	f894 30a4 	ldrb.w	r3, [r4, #164]	; 0xa4
 800879e:	2b09      	cmp	r3, #9
 80087a0:	f040 80e2 	bne.w	8008968 <find_volume+0x41c>
		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA + 1 of the volume */
 80087a4:	f104 0080 	add.w	r0, r4, #128	; 0x80
 80087a8:	f7ff fb66 	bl	8007e78 <ld_qword>
 80087ac:	eb10 0806 	adds.w	r8, r0, r6
 80087b0:	f141 0900 	adc.w	r9, r1, #0
		if (maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be handled in 32-bit LBA) */
 80087b4:	f1b9 0f01 	cmp.w	r9, #1
 80087b8:	bf08      	it	eq
 80087ba:	f1b8 0f00 	cmpeq.w	r8, #0
 80087be:	f080 80d5 	bcs.w	800896c <find_volume+0x420>
		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 80087c2:	f104 008c 	add.w	r0, r4, #140	; 0x8c
 80087c6:	f7ff fb4c 	bl	8007e62 <ld_dword>
 80087ca:	6220      	str	r0, [r4, #32]
		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 80087cc:	f894 30a6 	ldrb.w	r3, [r4, #166]	; 0xa6
 80087d0:	70a3      	strb	r3, [r4, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	f040 80cc 	bne.w	8008970 <find_volume+0x424>
		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 80087d8:	f894 30a5 	ldrb.w	r3, [r4, #165]	; 0xa5
 80087dc:	2501      	movs	r5, #1
 80087de:	409d      	lsls	r5, r3
 80087e0:	b2ad      	uxth	r5, r5
 80087e2:	8165      	strh	r5, [r4, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768) */
 80087e4:	2d00      	cmp	r5, #0
 80087e6:	f000 80c5 	beq.w	8008974 <find_volume+0x428>
		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 80087ea:	f104 0094 	add.w	r0, r4, #148	; 0x94
 80087ee:	f7ff fb38 	bl	8007e62 <ld_dword>
 80087f2:	4682      	mov	sl, r0
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 80087f4:	4b2c      	ldr	r3, [pc, #176]	; (80088a8 <find_volume+0x35c>)
 80087f6:	4298      	cmp	r0, r3
 80087f8:	f200 80be 	bhi.w	8008978 <find_volume+0x42c>
		fs->n_fatent = nclst + 2;
 80087fc:	1c83      	adds	r3, r0, #2
 80087fe:	61e3      	str	r3, [r4, #28]
		fs->volbase = bsect;
 8008800:	6266      	str	r6, [r4, #36]	; 0x24
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 8008802:	f104 0090 	add.w	r0, r4, #144	; 0x90
 8008806:	f7ff fb2c 	bl	8007e62 <ld_dword>
 800880a:	1987      	adds	r7, r0, r6
 800880c:	6327      	str	r7, [r4, #48]	; 0x30
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 800880e:	f104 0088 	add.w	r0, r4, #136	; 0x88
 8008812:	f7ff fb26 	bl	8007e62 <ld_dword>
 8008816:	4430      	add	r0, r6
 8008818:	62a0      	str	r0, [r4, #40]	; 0x28
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 800881a:	fb0a f205 	mul.w	r2, sl, r5
 800881e:	2100      	movs	r1, #0
 8008820:	19d2      	adds	r2, r2, r7
 8008822:	f141 0300 	adc.w	r3, r1, #0
 8008826:	4599      	cmp	r9, r3
 8008828:	bf08      	it	eq
 800882a:	4590      	cmpeq	r8, r2
 800882c:	f0c0 80a6 	bcc.w	800897c <find_volume+0x430>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 8008830:	f104 0098 	add.w	r0, r4, #152	; 0x98
 8008834:	f7ff fb15 	bl	8007e62 <ld_dword>
 8008838:	4601      	mov	r1, r0
 800883a:	62e0      	str	r0, [r4, #44]	; 0x2c
		if (move_window(fs, clust2sect(fs, fs->dirbase)) != FR_OK) return FR_DISK_ERR;
 800883c:	4620      	mov	r0, r4
 800883e:	f7ff fc6d 	bl	800811c <clust2sect>
 8008842:	4601      	mov	r1, r0
 8008844:	4620      	mov	r0, r4
 8008846:	f7ff fe1e 	bl	8008486 <move_window>
 800884a:	2800      	cmp	r0, #0
 800884c:	f040 8098 	bne.w	8008980 <find_volume+0x434>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 8008850:	2500      	movs	r5, #0
 8008852:	e002      	b.n	800885a <find_volume+0x30e>
		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 8008854:	230b      	movs	r3, #11
 8008856:	e78e      	b.n	8008776 <find_volume+0x22a>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 8008858:	3520      	adds	r5, #32
 800885a:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800885e:	d20d      	bcs.n	800887c <find_volume+0x330>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 8008860:	1963      	adds	r3, r4, r5
 8008862:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008866:	2b81      	cmp	r3, #129	; 0x81
 8008868:	d1f6      	bne.n	8008858 <find_volume+0x30c>
 800886a:	f104 0338 	add.w	r3, r4, #56	; 0x38
 800886e:	f105 0014 	add.w	r0, r5, #20
 8008872:	4418      	add	r0, r3
 8008874:	f7ff faf5 	bl	8007e62 <ld_dword>
 8008878:	2802      	cmp	r0, #2
 800887a:	d1ed      	bne.n	8008858 <find_volume+0x30c>
		if (i == SS(fs)) return FR_NO_FILESYSTEM;
 800887c:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8008880:	f000 8080 	beq.w	8008984 <find_volume+0x438>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008884:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008888:	61a3      	str	r3, [r4, #24]
 800888a:	6163      	str	r3, [r4, #20]
		fmt = FS_EXFAT;			/* FAT sub-type */
 800888c:	f04f 0904 	mov.w	r9, #4
 8008890:	e731      	b.n	80086f6 <find_volume+0x1aa>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008892:	f04f 0902 	mov.w	r9, #2
 8008896:	e6fb      	b.n	8008690 <find_volume+0x144>
 8008898:	20000314 	.word	0x20000314
 800889c:	20000328 	.word	0x20000328
 80088a0:	2000032c 	.word	0x2000032c
 80088a4:	200000b4 	.word	0x200000b4
 80088a8:	7ffffffd 	.word	0x7ffffffd
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80088ac:	f104 0062 	add.w	r0, r4, #98	; 0x62
 80088b0:	f7ff fad2 	bl	8007e58 <ld_word>
 80088b4:	2800      	cmp	r0, #0
 80088b6:	d177      	bne.n	80089a8 <find_volume+0x45c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80088b8:	f1ba 0f00 	cmp.w	sl, #0
 80088bc:	d176      	bne.n	80089ac <find_volume+0x460>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80088be:	f104 0064 	add.w	r0, r4, #100	; 0x64
 80088c2:	f7ff face 	bl	8007e62 <ld_dword>
 80088c6:	62e0      	str	r0, [r4, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80088c8:	ea4f 0388 	mov.w	r3, r8, lsl #2
 80088cc:	e703      	b.n	80086d6 <find_volume+0x18a>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80088ce:	ea4f 0348 	mov.w	r3, r8, lsl #1
 80088d2:	e700      	b.n	80086d6 <find_volume+0x18a>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80088d4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80088d8:	f7ff fabe 	bl	8007e58 <ld_word>
 80088dc:	2801      	cmp	r0, #1
 80088de:	f47f af0a 	bne.w	80086f6 <find_volume+0x1aa>
			&& move_window(fs, bsect + 1) == FR_OK)
 80088e2:	1c71      	adds	r1, r6, #1
 80088e4:	4620      	mov	r0, r4
 80088e6:	f7ff fdce 	bl	8008486 <move_window>
 80088ea:	2800      	cmp	r0, #0
 80088ec:	f47f af03 	bne.w	80086f6 <find_volume+0x1aa>
			fs->fsi_flag = 0;
 80088f0:	2300      	movs	r3, #0
 80088f2:	7123      	strb	r3, [r4, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80088f4:	f204 2036 	addw	r0, r4, #566	; 0x236
 80088f8:	f7ff faae 	bl	8007e58 <ld_word>
 80088fc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008900:	4298      	cmp	r0, r3
 8008902:	f47f aef8 	bne.w	80086f6 <find_volume+0x1aa>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008906:	f104 0038 	add.w	r0, r4, #56	; 0x38
 800890a:	f7ff faaa 	bl	8007e62 <ld_dword>
 800890e:	4b2a      	ldr	r3, [pc, #168]	; (80089b8 <find_volume+0x46c>)
 8008910:	4298      	cmp	r0, r3
 8008912:	f47f aef0 	bne.w	80086f6 <find_volume+0x1aa>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008916:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 800891a:	f7ff faa2 	bl	8007e62 <ld_dword>
 800891e:	4b27      	ldr	r3, [pc, #156]	; (80089bc <find_volume+0x470>)
 8008920:	4298      	cmp	r0, r3
 8008922:	f47f aee8 	bne.w	80086f6 <find_volume+0x1aa>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008926:	f504 7008 	add.w	r0, r4, #544	; 0x220
 800892a:	f7ff fa9a 	bl	8007e62 <ld_dword>
 800892e:	61a0      	str	r0, [r4, #24]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008930:	f504 7009 	add.w	r0, r4, #548	; 0x224
 8008934:	f7ff fa95 	bl	8007e62 <ld_dword>
 8008938:	6160      	str	r0, [r4, #20]
 800893a:	e6dc      	b.n	80086f6 <find_volume+0x1aa>
	if (vol < 0) return FR_INVALID_DRIVE;
 800893c:	200b      	movs	r0, #11
}
 800893e:	b004      	add	sp, #16
 8008940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008944:	200c      	movs	r0, #12
 8008946:	e7fa      	b.n	800893e <find_volume+0x3f2>
			return FR_OK;				/* The file system object is valid */
 8008948:	2000      	movs	r0, #0
 800894a:	e7f8      	b.n	800893e <find_volume+0x3f2>
				return FR_WRITE_PROTECTED;
 800894c:	200a      	movs	r0, #10
 800894e:	e7f6      	b.n	800893e <find_volume+0x3f2>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008950:	2003      	movs	r0, #3
 8008952:	e7f4      	b.n	800893e <find_volume+0x3f2>
		return FR_WRITE_PROTECTED;
 8008954:	200a      	movs	r0, #10
 8008956:	e7f2      	b.n	800893e <find_volume+0x3f2>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008958:	2001      	movs	r0, #1
 800895a:	e7f0      	b.n	800893e <find_volume+0x3f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800895c:	200d      	movs	r0, #13
 800895e:	e7ee      	b.n	800893e <find_volume+0x3f2>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 8008960:	200d      	movs	r0, #13
 8008962:	e7ec      	b.n	800893e <find_volume+0x3f2>
		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT revision (Must be 1.0) */
 8008964:	200d      	movs	r0, #13
 8008966:	e7ea      	b.n	800893e <find_volume+0x3f2>
			return FR_NO_FILESYSTEM;
 8008968:	200d      	movs	r0, #13
 800896a:	e7e8      	b.n	800893e <find_volume+0x3f2>
		if (maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be handled in 32-bit LBA) */
 800896c:	200d      	movs	r0, #13
 800896e:	e7e6      	b.n	800893e <find_volume+0x3f2>
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 8008970:	200d      	movs	r0, #13
 8008972:	e7e4      	b.n	800893e <find_volume+0x3f2>
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768) */
 8008974:	200d      	movs	r0, #13
 8008976:	e7e2      	b.n	800893e <find_volume+0x3f2>
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 8008978:	200d      	movs	r0, #13
 800897a:	e7e0      	b.n	800893e <find_volume+0x3f2>
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 800897c:	200d      	movs	r0, #13
 800897e:	e7de      	b.n	800893e <find_volume+0x3f2>
		if (move_window(fs, clust2sect(fs, fs->dirbase)) != FR_OK) return FR_DISK_ERR;
 8008980:	2001      	movs	r0, #1
 8008982:	e7dc      	b.n	800893e <find_volume+0x3f2>
		if (i == SS(fs)) return FR_NO_FILESYSTEM;
 8008984:	200d      	movs	r0, #13
 8008986:	e7da      	b.n	800893e <find_volume+0x3f2>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008988:	200d      	movs	r0, #13
 800898a:	e7d8      	b.n	800893e <find_volume+0x3f2>
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800898c:	200d      	movs	r0, #13
 800898e:	e7d6      	b.n	800893e <find_volume+0x3f2>
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008990:	200d      	movs	r0, #13
 8008992:	e7d4      	b.n	800893e <find_volume+0x3f2>
 8008994:	200d      	movs	r0, #13
 8008996:	e7d2      	b.n	800893e <find_volume+0x3f2>
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008998:	200d      	movs	r0, #13
 800899a:	e7d0      	b.n	800893e <find_volume+0x3f2>
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800899c:	200d      	movs	r0, #13
 800899e:	e7ce      	b.n	800893e <find_volume+0x3f2>
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80089a0:	200d      	movs	r0, #13
 80089a2:	e7cc      	b.n	800893e <find_volume+0x3f2>
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80089a4:	200d      	movs	r0, #13
 80089a6:	e7ca      	b.n	800893e <find_volume+0x3f2>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80089a8:	200d      	movs	r0, #13
 80089aa:	e7c8      	b.n	800893e <find_volume+0x3f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80089ac:	200d      	movs	r0, #13
 80089ae:	e7c6      	b.n	800893e <find_volume+0x3f2>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80089b0:	200d      	movs	r0, #13
 80089b2:	e7c4      	b.n	800893e <find_volume+0x3f2>
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80089b4:	200d      	movs	r0, #13
 80089b6:	e7c2      	b.n	800893e <find_volume+0x3f2>
 80089b8:	41615252 	.word	0x41615252
 80089bc:	61417272 	.word	0x61417272

080089c0 <find_bitmap>:
{
 80089c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089c4:	4605      	mov	r5, r0
 80089c6:	4691      	mov	r9, r2
	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 80089c8:	1e8f      	subs	r7, r1, #2
	if (clst >= fs->n_fatent - 2) clst = 0;
 80089ca:	69c3      	ldr	r3, [r0, #28]
 80089cc:	3b02      	subs	r3, #2
 80089ce:	42bb      	cmp	r3, r7
 80089d0:	d800      	bhi.n	80089d4 <find_bitmap+0x14>
 80089d2:	2700      	movs	r7, #0
	scl = val = clst; ctr = 0;
 80089d4:	46b8      	mov	r8, r7
 80089d6:	463c      	mov	r4, r7
 80089d8:	2600      	movs	r6, #0
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 80089da:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80089dc:	eb01 3114 	add.w	r1, r1, r4, lsr #12
 80089e0:	4628      	mov	r0, r5
 80089e2:	f7ff fd50 	bl	8008486 <move_window>
 80089e6:	bb40      	cbnz	r0, 8008a3a <find_bitmap+0x7a>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 80089e8:	f3c4 00c8 	ubfx	r0, r4, #3, #9
 80089ec:	f004 0207 	and.w	r2, r4, #7
 80089f0:	2301      	movs	r3, #1
 80089f2:	4093      	lsls	r3, r2
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	e009      	b.n	8008a0c <find_bitmap+0x4c>
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 80089f8:	46a0      	mov	r8, r4
 80089fa:	2600      	movs	r6, #0
				if (val == clst) return 0;	/* All cluster scanned? */
 80089fc:	42a7      	cmp	r7, r4
 80089fe:	d01f      	beq.n	8008a40 <find_bitmap+0x80>
			} while (bm);
 8008a00:	b923      	cbnz	r3, 8008a0c <find_bitmap+0x4c>
		} while (++i < SS(fs));
 8008a02:	3001      	adds	r0, #1
 8008a04:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8008a08:	d2e7      	bcs.n	80089da <find_bitmap+0x1a>
			bm = 1;
 8008a0a:	2301      	movs	r3, #1
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 8008a0c:	182a      	adds	r2, r5, r0
 8008a0e:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8008a12:	401a      	ands	r2, r3
 8008a14:	005b      	lsls	r3, r3, #1
 8008a16:	b2db      	uxtb	r3, r3
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 8008a18:	3401      	adds	r4, #1
 8008a1a:	69e9      	ldr	r1, [r5, #28]
 8008a1c:	3902      	subs	r1, #2
 8008a1e:	42a1      	cmp	r1, r4
 8008a20:	d803      	bhi.n	8008a2a <find_bitmap+0x6a>
					val = 0; bm = 0; i = SS(fs);
 8008a22:	2400      	movs	r4, #0
 8008a24:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008a28:	4623      	mov	r3, r4
				if (!bv) {	/* Is it a free cluster? */
 8008a2a:	2a00      	cmp	r2, #0
 8008a2c:	d1e4      	bne.n	80089f8 <find_bitmap+0x38>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 8008a2e:	3601      	adds	r6, #1
 8008a30:	454e      	cmp	r6, r9
 8008a32:	d1e3      	bne.n	80089fc <find_bitmap+0x3c>
 8008a34:	f108 0002 	add.w	r0, r8, #2
 8008a38:	e003      	b.n	8008a42 <find_bitmap+0x82>
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 8008a3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a3e:	e000      	b.n	8008a42 <find_bitmap+0x82>
				if (val == clst) return 0;	/* All cluster scanned? */
 8008a40:	2000      	movs	r0, #0
}
 8008a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008a46 <change_bitmap>:
{
 8008a46:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a4a:	4606      	mov	r6, r0
 8008a4c:	4617      	mov	r7, r2
 8008a4e:	4698      	mov	r8, r3
	clst -= 2;	/* The first bit corresponds to cluster #2 */
 8008a50:	1e8c      	subs	r4, r1, #2
	sect = fs->database + clst / 8 / SS(fs);	/* Sector address (assuming bitmap is located top of the cluster heap) */
 8008a52:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8008a54:	eb01 3114 	add.w	r1, r1, r4, lsr #12
	i = clst / 8 % SS(fs);						/* Byte offset in the sector */
 8008a58:	f3c4 05c8 	ubfx	r5, r4, #3, #9
	bm = 1 << (clst % 8);						/* Bit mask in the byte */
 8008a5c:	f004 0407 	and.w	r4, r4, #7
 8008a60:	2301      	movs	r3, #1
 8008a62:	fa03 f404 	lsl.w	r4, r3, r4
 8008a66:	b2e4      	uxtb	r4, r4
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 8008a68:	f101 0901 	add.w	r9, r1, #1
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	f7ff fd0a 	bl	8008486 <move_window>
 8008a72:	4601      	mov	r1, r0
 8008a74:	b110      	cbz	r0, 8008a7c <change_bitmap+0x36>
 8008a76:	2101      	movs	r1, #1
 8008a78:	e01e      	b.n	8008ab8 <change_bitmap+0x72>
			bm = 1;
 8008a7a:	2401      	movs	r4, #1
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 8008a7c:	1973      	adds	r3, r6, r5
 8008a7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008a82:	4223      	tst	r3, r4
 8008a84:	bf14      	ite	ne
 8008a86:	2201      	movne	r2, #1
 8008a88:	2200      	moveq	r2, #0
 8008a8a:	4542      	cmp	r2, r8
 8008a8c:	d013      	beq.n	8008ab6 <change_bitmap+0x70>
				fs->win[i] ^= bm;	/* Flip the bit */
 8008a8e:	1972      	adds	r2, r6, r5
 8008a90:	4063      	eors	r3, r4
 8008a92:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
				fs->wflag = 1;
 8008a96:	2301      	movs	r3, #1
 8008a98:	70f3      	strb	r3, [r6, #3]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 8008a9a:	3f01      	subs	r7, #1
 8008a9c:	d00c      	beq.n	8008ab8 <change_bitmap+0x72>
			} while (bm <<= 1);		/* Next bit */
 8008a9e:	409c      	lsls	r4, r3
 8008aa0:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8008aa4:	d1ea      	bne.n	8008a7c <change_bitmap+0x36>
		} while (++i < SS(fs));		/* Next byte */
 8008aa6:	441d      	add	r5, r3
			bm = 1;
 8008aa8:	461c      	mov	r4, r3
		} while (++i < SS(fs));		/* Next byte */
 8008aaa:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8008aae:	d3e4      	bcc.n	8008a7a <change_bitmap+0x34>
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 8008ab0:	4649      	mov	r1, r9
		i = 0;
 8008ab2:	2500      	movs	r5, #0
 8008ab4:	e7d8      	b.n	8008a68 <change_bitmap+0x22>
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 8008ab6:	2102      	movs	r1, #2
}
 8008ab8:	4608      	mov	r0, r1
 8008aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008abe <put_fat>:
{
 8008abe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008ac2:	2901      	cmp	r1, #1
 8008ac4:	f240 8082 	bls.w	8008bcc <put_fat+0x10e>
 8008ac8:	4605      	mov	r5, r0
 8008aca:	460c      	mov	r4, r1
 8008acc:	4617      	mov	r7, r2
 8008ace:	69c3      	ldr	r3, [r0, #28]
 8008ad0:	428b      	cmp	r3, r1
 8008ad2:	d97d      	bls.n	8008bd0 <put_fat+0x112>
		switch (fs->fs_type) {
 8008ad4:	7803      	ldrb	r3, [r0, #0]
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	2b03      	cmp	r3, #3
 8008ada:	d87d      	bhi.n	8008bd8 <put_fat+0x11a>
 8008adc:	e8df f003 	tbb	[pc, r3]
 8008ae0:	53534002 	.word	0x53534002
			bc = (UINT)clst; bc += bc / 2;
 8008ae4:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008ae8:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8008aea:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 8008aee:	f7ff fcca 	bl	8008486 <move_window>
			if (res != FR_OK) break;
 8008af2:	4606      	mov	r6, r0
 8008af4:	2800      	cmp	r0, #0
 8008af6:	d16c      	bne.n	8008bd2 <put_fat+0x114>
			p = fs->win + bc++ % SS(fs);
 8008af8:	f105 0a38 	add.w	sl, r5, #56	; 0x38
 8008afc:	f108 0901 	add.w	r9, r8, #1
 8008b00:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008b04:	f014 0401 	ands.w	r4, r4, #1
 8008b08:	d01f      	beq.n	8008b4a <put_fat+0x8c>
 8008b0a:	f91a 3008 	ldrsb.w	r3, [sl, r8]
 8008b0e:	f003 030f 	and.w	r3, r3, #15
 8008b12:	013a      	lsls	r2, r7, #4
 8008b14:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8008b18:	4313      	orrs	r3, r2
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	f80a 3008 	strb.w	r3, [sl, r8]
			fs->wflag = 1;
 8008b20:	2301      	movs	r3, #1
 8008b22:	70eb      	strb	r3, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008b24:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8008b26:	eb01 2159 	add.w	r1, r1, r9, lsr #9
 8008b2a:	4628      	mov	r0, r5
 8008b2c:	f7ff fcab 	bl	8008486 <move_window>
			if (res != FR_OK) break;
 8008b30:	4606      	mov	r6, r0
 8008b32:	2800      	cmp	r0, #0
 8008b34:	d14d      	bne.n	8008bd2 <put_fat+0x114>
			p = fs->win + bc % SS(fs);
 8008b36:	f3c9 0908 	ubfx	r9, r9, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008b3a:	b144      	cbz	r4, 8008b4e <put_fat+0x90>
 8008b3c:	f3c7 1707 	ubfx	r7, r7, #4, #8
 8008b40:	f80a 7009 	strb.w	r7, [sl, r9]
			fs->wflag = 1;
 8008b44:	2301      	movs	r3, #1
 8008b46:	70eb      	strb	r3, [r5, #3]
			break;
 8008b48:	e043      	b.n	8008bd2 <put_fat+0x114>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008b4a:	b2fb      	uxtb	r3, r7
 8008b4c:	e7e6      	b.n	8008b1c <put_fat+0x5e>
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008b4e:	f91a 3009 	ldrsb.w	r3, [sl, r9]
 8008b52:	f023 030f 	bic.w	r3, r3, #15
 8008b56:	f3c7 2703 	ubfx	r7, r7, #8, #4
 8008b5a:	431f      	orrs	r7, r3
 8008b5c:	b2ff      	uxtb	r7, r7
 8008b5e:	e7ef      	b.n	8008b40 <put_fat+0x82>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008b60:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8008b62:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8008b66:	f7ff fc8e 	bl	8008486 <move_window>
			if (res != FR_OK) break;
 8008b6a:	4606      	mov	r6, r0
 8008b6c:	bb88      	cbnz	r0, 8008bd2 <put_fat+0x114>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008b6e:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8008b72:	0064      	lsls	r4, r4, #1
 8008b74:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 8008b78:	b2b9      	uxth	r1, r7
 8008b7a:	4420      	add	r0, r4
 8008b7c:	f7ff f9d0 	bl	8007f20 <st_word>
			fs->wflag = 1;
 8008b80:	2301      	movs	r3, #1
 8008b82:	70eb      	strb	r3, [r5, #3]
			break;
 8008b84:	e025      	b.n	8008bd2 <put_fat+0x114>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008b86:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8008b88:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8008b8c:	f7ff fc7b 	bl	8008486 <move_window>
			if (res != FR_OK) break;
 8008b90:	4606      	mov	r6, r0
 8008b92:	b9f0      	cbnz	r0, 8008bd2 <put_fat+0x114>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 8008b94:	782b      	ldrb	r3, [r5, #0]
 8008b96:	2b04      	cmp	r3, #4
 8008b98:	d00c      	beq.n	8008bb4 <put_fat+0xf6>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008b9a:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 8008b9e:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8008ba2:	00a3      	lsls	r3, r4, #2
 8008ba4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008ba8:	4418      	add	r0, r3
 8008baa:	f7ff f95a 	bl	8007e62 <ld_dword>
 8008bae:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8008bb2:	4307      	orrs	r7, r0
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008bb4:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8008bb8:	00a4      	lsls	r4, r4, #2
 8008bba:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8008bbe:	4639      	mov	r1, r7
 8008bc0:	4420      	add	r0, r4
 8008bc2:	f7ff f9b1 	bl	8007f28 <st_dword>
			fs->wflag = 1;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	70eb      	strb	r3, [r5, #3]
			break;
 8008bca:	e002      	b.n	8008bd2 <put_fat+0x114>
	FRESULT res = FR_INT_ERR;
 8008bcc:	2602      	movs	r6, #2
 8008bce:	e000      	b.n	8008bd2 <put_fat+0x114>
 8008bd0:	2602      	movs	r6, #2
}
 8008bd2:	4630      	mov	r0, r6
 8008bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	FRESULT res = FR_INT_ERR;
 8008bd8:	2602      	movs	r6, #2
 8008bda:	e7fa      	b.n	8008bd2 <put_fat+0x114>

08008bdc <fill_last_frag>:
{
 8008bdc:	b570      	push	{r4, r5, r6, lr}
 8008bde:	4604      	mov	r4, r0
 8008be0:	460d      	mov	r5, r1
 8008be2:	4616      	mov	r6, r2
	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 8008be4:	e007      	b.n	8008bf6 <fill_last_frag+0x1a>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 8008be6:	4632      	mov	r2, r6
 8008be8:	f7ff ff69 	bl	8008abe <put_fat>
		if (res != FR_OK) return res;
 8008bec:	4603      	mov	r3, r0
 8008bee:	b958      	cbnz	r0, 8008c08 <fill_last_frag+0x2c>
		obj->n_frag--;
 8008bf0:	69e3      	ldr	r3, [r4, #28]
 8008bf2:	3b01      	subs	r3, #1
 8008bf4:	61e3      	str	r3, [r4, #28]
	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 8008bf6:	69e3      	ldr	r3, [r4, #28]
 8008bf8:	b133      	cbz	r3, 8008c08 <fill_last_frag+0x2c>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 8008bfa:	6820      	ldr	r0, [r4, #0]
 8008bfc:	1aea      	subs	r2, r5, r3
 8008bfe:	1c51      	adds	r1, r2, #1
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d9f0      	bls.n	8008be6 <fill_last_frag+0xa>
 8008c04:	3202      	adds	r2, #2
 8008c06:	e7ef      	b.n	8008be8 <fill_last_frag+0xc>
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	bd70      	pop	{r4, r5, r6, pc}

08008c0c <fill_first_frag>:
	if (obj->stat == 3) {	/* Has the object been changed 'fragmented'? */
 8008c0c:	79c3      	ldrb	r3, [r0, #7]
 8008c0e:	2b03      	cmp	r3, #3
 8008c10:	d002      	beq.n	8008c18 <fill_first_frag+0xc>
	return FR_OK;
 8008c12:	2300      	movs	r3, #0
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	4770      	bx	lr
{
 8008c18:	b570      	push	{r4, r5, r6, lr}
 8008c1a:	4606      	mov	r6, r0
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 8008c1c:	6881      	ldr	r1, [r0, #8]
 8008c1e:	6984      	ldr	r4, [r0, #24]
 8008c20:	b14c      	cbz	r4, 8008c36 <fill_first_frag+0x2a>
			res = put_fat(obj->fs, cl, cl + 1);
 8008c22:	1c4d      	adds	r5, r1, #1
 8008c24:	462a      	mov	r2, r5
 8008c26:	6830      	ldr	r0, [r6, #0]
 8008c28:	f7ff ff49 	bl	8008abe <put_fat>
			if (res != FR_OK) return res;
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	b920      	cbnz	r0, 8008c3a <fill_first_frag+0x2e>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 8008c30:	3c01      	subs	r4, #1
 8008c32:	4629      	mov	r1, r5
 8008c34:	e7f4      	b.n	8008c20 <fill_first_frag+0x14>
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 8008c36:	2300      	movs	r3, #0
 8008c38:	71f3      	strb	r3, [r6, #7]
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	bd70      	pop	{r4, r5, r6, pc}

08008c3e <get_fat>:
{
 8008c3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	FATFS *fs = obj->fs;
 8008c40:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008c42:	2901      	cmp	r1, #1
 8008c44:	f240 808e 	bls.w	8008d64 <get_fat+0x126>
 8008c48:	69eb      	ldr	r3, [r5, #28]
 8008c4a:	428b      	cmp	r3, r1
 8008c4c:	f240 808c 	bls.w	8008d68 <get_fat+0x12a>
 8008c50:	460c      	mov	r4, r1
		switch (fs->fs_type) {
 8008c52:	782b      	ldrb	r3, [r5, #0]
 8008c54:	3b01      	subs	r3, #1
 8008c56:	2b03      	cmp	r3, #3
 8008c58:	f200 8088 	bhi.w	8008d6c <get_fat+0x12e>
 8008c5c:	e8df f003 	tbb	[pc, r3]
 8008c60:	4d3a2902 	.word	0x4d3a2902
			bc = (UINT)clst; bc += bc / 2;
 8008c64:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008c68:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8008c6a:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 8008c6e:	4628      	mov	r0, r5
 8008c70:	f7ff fc09 	bl	8008486 <move_window>
 8008c74:	2800      	cmp	r0, #0
 8008c76:	d17b      	bne.n	8008d70 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 8008c78:	1c77      	adds	r7, r6, #1
 8008c7a:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8008c7e:	442e      	add	r6, r5
 8008c80:	f896 6038 	ldrb.w	r6, [r6, #56]	; 0x38
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008c84:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8008c86:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8008c8a:	4628      	mov	r0, r5
 8008c8c:	f7ff fbfb 	bl	8008486 <move_window>
 8008c90:	2800      	cmp	r0, #0
 8008c92:	d170      	bne.n	8008d76 <get_fat+0x138>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008c94:	f3c7 0308 	ubfx	r3, r7, #0, #9
 8008c98:	442b      	add	r3, r5
 8008c9a:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
 8008c9e:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008ca2:	f014 0f01 	tst.w	r4, #1
 8008ca6:	d001      	beq.n	8008cac <get_fat+0x6e>
 8008ca8:	0900      	lsrs	r0, r0, #4
 8008caa:	e05c      	b.n	8008d66 <get_fat+0x128>
 8008cac:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8008cb0:	e059      	b.n	8008d66 <get_fat+0x128>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008cb2:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8008cb4:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8008cb8:	4628      	mov	r0, r5
 8008cba:	f7ff fbe4 	bl	8008486 <move_window>
 8008cbe:	2800      	cmp	r0, #0
 8008cc0:	d15c      	bne.n	8008d7c <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008cc2:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8008cc6:	0064      	lsls	r4, r4, #1
 8008cc8:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 8008ccc:	4420      	add	r0, r4
 8008cce:	f7ff f8c3 	bl	8007e58 <ld_word>
			break;
 8008cd2:	e048      	b.n	8008d66 <get_fat+0x128>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008cd4:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8008cd6:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8008cda:	4628      	mov	r0, r5
 8008cdc:	f7ff fbd3 	bl	8008486 <move_window>
 8008ce0:	2800      	cmp	r0, #0
 8008ce2:	d14e      	bne.n	8008d82 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008ce4:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8008ce8:	00a4      	lsls	r4, r4, #2
 8008cea:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8008cee:	4420      	add	r0, r4
 8008cf0:	f7ff f8b7 	bl	8007e62 <ld_dword>
 8008cf4:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
			break;
 8008cf8:	e035      	b.n	8008d66 <get_fat+0x128>
			if (obj->objsize) {
 8008cfa:	e9d0 2304 	ldrd	r2, r3, [r0, #16]
 8008cfe:	ea52 0103 	orrs.w	r1, r2, r3
 8008d02:	d041      	beq.n	8008d88 <get_fat+0x14a>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 8008d04:	6881      	ldr	r1, [r0, #8]
 8008d06:	1a61      	subs	r1, r4, r1
				DWORD clen = (DWORD)((obj->objsize - 1) / SS(fs)) / fs->csize;	/* Number of clusters - 1 */
 8008d08:	f112 36ff 	adds.w	r6, r2, #4294967295	; 0xffffffff
 8008d0c:	f143 37ff 	adc.w	r7, r3, #4294967295	; 0xffffffff
 8008d10:	0a72      	lsrs	r2, r6, #9
 8008d12:	ea42 52c7 	orr.w	r2, r2, r7, lsl #23
 8008d16:	896b      	ldrh	r3, [r5, #10]
 8008d18:	fbb2 f2f3 	udiv	r2, r2, r3
				if (obj->stat == 2) {	/* Is there no valid chain on the FAT? */
 8008d1c:	79c3      	ldrb	r3, [r0, #7]
 8008d1e:	2b02      	cmp	r3, #2
 8008d20:	d016      	beq.n	8008d50 <get_fat+0x112>
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 8008d22:	2b03      	cmp	r3, #3
 8008d24:	d019      	beq.n	8008d5a <get_fat+0x11c>
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 8008d26:	2b02      	cmp	r3, #2
 8008d28:	d033      	beq.n	8008d92 <get_fat+0x154>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 8008d2a:	69c3      	ldr	r3, [r0, #28]
 8008d2c:	bb9b      	cbnz	r3, 8008d96 <get_fat+0x158>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008d2e:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8008d30:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8008d34:	4628      	mov	r0, r5
 8008d36:	f7ff fba6 	bl	8008486 <move_window>
 8008d3a:	bb78      	cbnz	r0, 8008d9c <get_fat+0x15e>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 8008d3c:	3538      	adds	r5, #56	; 0x38
 8008d3e:	00a0      	lsls	r0, r4, #2
 8008d40:	f400 70fe 	and.w	r0, r0, #508	; 0x1fc
 8008d44:	4428      	add	r0, r5
 8008d46:	f7ff f88c 	bl	8007e62 <ld_dword>
 8008d4a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8008d4e:	e00a      	b.n	8008d66 <get_fat+0x128>
					if (cofs <= clen) {
 8008d50:	4291      	cmp	r1, r2
 8008d52:	d8e6      	bhi.n	8008d22 <get_fat+0xe4>
						val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* Generate the value */
 8008d54:	d01a      	beq.n	8008d8c <get_fat+0x14e>
 8008d56:	1c60      	adds	r0, r4, #1
 8008d58:	e005      	b.n	8008d66 <get_fat+0x128>
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 8008d5a:	6982      	ldr	r2, [r0, #24]
 8008d5c:	428a      	cmp	r2, r1
 8008d5e:	d9e2      	bls.n	8008d26 <get_fat+0xe8>
					val = clst + 1; 	/* Generate the value */
 8008d60:	1c60      	adds	r0, r4, #1
					break;
 8008d62:	e000      	b.n	8008d66 <get_fat+0x128>
		val = 1;	/* Internal error */
 8008d64:	2001      	movs	r0, #1
}
 8008d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		val = 1;	/* Internal error */
 8008d68:	2001      	movs	r0, #1
 8008d6a:	e7fc      	b.n	8008d66 <get_fat+0x128>
			val = 1;	/* Internal error */
 8008d6c:	2001      	movs	r0, #1
 8008d6e:	e7fa      	b.n	8008d66 <get_fat+0x128>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008d70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d74:	e7f7      	b.n	8008d66 <get_fat+0x128>
 8008d76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d7a:	e7f4      	b.n	8008d66 <get_fat+0x128>
 8008d7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d80:	e7f1      	b.n	8008d66 <get_fat+0x128>
 8008d82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d86:	e7ee      	b.n	8008d66 <get_fat+0x128>
			val = 1;	/* Internal error */
 8008d88:	2001      	movs	r0, #1
 8008d8a:	e7ec      	b.n	8008d66 <get_fat+0x128>
						val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* Generate the value */
 8008d8c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8008d90:	e7e9      	b.n	8008d66 <get_fat+0x128>
			val = 1;	/* Internal error */
 8008d92:	2001      	movs	r0, #1
 8008d94:	e7e7      	b.n	8008d66 <get_fat+0x128>
						val = 0x7FFFFFFF;	/* Generate EOC */
 8008d96:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8008d9a:	e7e4      	b.n	8008d66 <get_fat+0x128>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008d9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	return val;
 8008da0:	e7e1      	b.n	8008d66 <get_fat+0x128>

08008da2 <dir_sdi>:
{
 8008da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008da6:	4606      	mov	r6, r0
 8008da8:	460d      	mov	r5, r1
	FATFS *fs = dp->obj.fs;
 8008daa:	6807      	ldr	r7, [r0, #0]
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008dac:	783b      	ldrb	r3, [r7, #0]
 8008dae:	2b04      	cmp	r3, #4
 8008db0:	d023      	beq.n	8008dfa <dir_sdi+0x58>
 8008db2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008db6:	42ab      	cmp	r3, r5
 8008db8:	d93e      	bls.n	8008e38 <dir_sdi+0x96>
 8008dba:	f015 0f1f 	tst.w	r5, #31
 8008dbe:	d13e      	bne.n	8008e3e <dir_sdi+0x9c>
	dp->dptr = ofs;				/* Set current offset */
 8008dc0:	6335      	str	r5, [r6, #48]	; 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008dc2:	68b4      	ldr	r4, [r6, #8]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008dc4:	b92c      	cbnz	r4, 8008dd2 <dir_sdi+0x30>
 8008dc6:	783b      	ldrb	r3, [r7, #0]
 8008dc8:	2b02      	cmp	r3, #2
 8008dca:	d902      	bls.n	8008dd2 <dir_sdi+0x30>
		clst = fs->dirbase;
 8008dcc:	6afc      	ldr	r4, [r7, #44]	; 0x2c
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 8008dce:	2300      	movs	r3, #0
 8008dd0:	71f3      	strb	r3, [r6, #7]
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008dd2:	b9ac      	cbnz	r4, 8008e00 <dir_sdi+0x5e>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008dd4:	893b      	ldrh	r3, [r7, #8]
 8008dd6:	ebb3 1f55 	cmp.w	r3, r5, lsr #5
 8008dda:	d932      	bls.n	8008e42 <dir_sdi+0xa0>
		dp->sect = fs->dirbase;
 8008ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dde:	63b3      	str	r3, [r6, #56]	; 0x38
	dp->clust = clst;					/* Current cluster# */
 8008de0:	6374      	str	r4, [r6, #52]	; 0x34
	if (!dp->sect) return FR_INT_ERR;
 8008de2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8008de4:	b3ab      	cbz	r3, 8008e52 <dir_sdi+0xb0>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008de6:	eb03 2355 	add.w	r3, r3, r5, lsr #9
 8008dea:	63b3      	str	r3, [r6, #56]	; 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008dec:	3738      	adds	r7, #56	; 0x38
 8008dee:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8008df2:	443d      	add	r5, r7
 8008df4:	63f5      	str	r5, [r6, #60]	; 0x3c
	return FR_OK;
 8008df6:	2000      	movs	r0, #0
 8008df8:	e01f      	b.n	8008e3a <dir_sdi+0x98>
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008dfa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008dfe:	e7da      	b.n	8008db6 <dir_sdi+0x14>
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008e00:	f8b7 800a 	ldrh.w	r8, [r7, #10]
 8008e04:	ea4f 2848 	mov.w	r8, r8, lsl #9
		while (ofs >= csz) {				/* Follow cluster chain */
 8008e08:	4545      	cmp	r5, r8
 8008e0a:	d30f      	bcc.n	8008e2c <dir_sdi+0x8a>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008e0c:	4621      	mov	r1, r4
 8008e0e:	4630      	mov	r0, r6
 8008e10:	f7ff ff15 	bl	8008c3e <get_fat>
 8008e14:	4604      	mov	r4, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008e16:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008e1a:	d014      	beq.n	8008e46 <dir_sdi+0xa4>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008e1c:	2801      	cmp	r0, #1
 8008e1e:	d914      	bls.n	8008e4a <dir_sdi+0xa8>
 8008e20:	69fb      	ldr	r3, [r7, #28]
 8008e22:	4283      	cmp	r3, r0
 8008e24:	d913      	bls.n	8008e4e <dir_sdi+0xac>
			ofs -= csz;
 8008e26:	eba5 0508 	sub.w	r5, r5, r8
 8008e2a:	e7ed      	b.n	8008e08 <dir_sdi+0x66>
		dp->sect = clust2sect(fs, clst);
 8008e2c:	4621      	mov	r1, r4
 8008e2e:	4638      	mov	r0, r7
 8008e30:	f7ff f974 	bl	800811c <clust2sect>
 8008e34:	63b0      	str	r0, [r6, #56]	; 0x38
 8008e36:	e7d3      	b.n	8008de0 <dir_sdi+0x3e>
		return FR_INT_ERR;
 8008e38:	2002      	movs	r0, #2
}
 8008e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return FR_INT_ERR;
 8008e3e:	2002      	movs	r0, #2
 8008e40:	e7fb      	b.n	8008e3a <dir_sdi+0x98>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008e42:	2002      	movs	r0, #2
 8008e44:	e7f9      	b.n	8008e3a <dir_sdi+0x98>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008e46:	2001      	movs	r0, #1
 8008e48:	e7f7      	b.n	8008e3a <dir_sdi+0x98>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008e4a:	2002      	movs	r0, #2
 8008e4c:	e7f5      	b.n	8008e3a <dir_sdi+0x98>
 8008e4e:	2002      	movs	r0, #2
 8008e50:	e7f3      	b.n	8008e3a <dir_sdi+0x98>
	if (!dp->sect) return FR_INT_ERR;
 8008e52:	2002      	movs	r0, #2
 8008e54:	e7f1      	b.n	8008e3a <dir_sdi+0x98>

08008e56 <create_chain>:
{
 8008e56:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e5a:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 8008e5c:	6807      	ldr	r7, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 8008e5e:	4689      	mov	r9, r1
 8008e60:	b931      	cbnz	r1, 8008e70 <create_chain+0x1a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008e62:	697e      	ldr	r6, [r7, #20]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008e64:	b1a6      	cbz	r6, 8008e90 <create_chain+0x3a>
 8008e66:	69fb      	ldr	r3, [r7, #28]
 8008e68:	42b3      	cmp	r3, r6
 8008e6a:	d812      	bhi.n	8008e92 <create_chain+0x3c>
 8008e6c:	2601      	movs	r6, #1
 8008e6e:	e010      	b.n	8008e92 <create_chain+0x3c>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008e70:	f7ff fee5 	bl	8008c3e <get_fat>
 8008e74:	4605      	mov	r5, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008e76:	2801      	cmp	r0, #1
 8008e78:	f240 80a9 	bls.w	8008fce <create_chain+0x178>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008e7c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008e80:	f000 80af 	beq.w	8008fe2 <create_chain+0x18c>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008e84:	69fb      	ldr	r3, [r7, #28]
 8008e86:	4283      	cmp	r3, r0
 8008e88:	f200 80ab 	bhi.w	8008fe2 <create_chain+0x18c>
		scl = clst;
 8008e8c:	464e      	mov	r6, r9
 8008e8e:	e000      	b.n	8008e92 <create_chain+0x3c>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008e90:	2601      	movs	r6, #1
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 8008e92:	783b      	ldrb	r3, [r7, #0]
 8008e94:	2b04      	cmp	r3, #4
 8008e96:	d001      	beq.n	8008e9c <create_chain+0x46>
		ncl = scl;	/* Start cluster */
 8008e98:	4634      	mov	r4, r6
 8008e9a:	e05f      	b.n	8008f5c <create_chain+0x106>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 8008e9c:	2201      	movs	r2, #1
 8008e9e:	4631      	mov	r1, r6
 8008ea0:	4638      	mov	r0, r7
 8008ea2:	f7ff fd8d 	bl	80089c0 <find_bitmap>
 8008ea6:	4605      	mov	r5, r0
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 8008ea8:	1e43      	subs	r3, r0, #1
 8008eaa:	f113 0f03 	cmn.w	r3, #3
 8008eae:	f200 8098 	bhi.w	8008fe2 <create_chain+0x18c>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	461a      	mov	r2, r3
 8008eb6:	4601      	mov	r1, r0
 8008eb8:	4638      	mov	r0, r7
 8008eba:	f7ff fdc4 	bl	8008a46 <change_bitmap>
 8008ebe:	4603      	mov	r3, r0
		if (res == FR_INT_ERR) return 1;
 8008ec0:	2802      	cmp	r0, #2
 8008ec2:	f000 8086 	beq.w	8008fd2 <create_chain+0x17c>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 8008ec6:	2801      	cmp	r0, #1
 8008ec8:	f000 8085 	beq.w	8008fd6 <create_chain+0x180>
		if (clst == 0) {							/* Is it a new chain? */
 8008ecc:	f1b9 0f00 	cmp.w	r9, #0
 8008ed0:	d11d      	bne.n	8008f0e <create_chain+0xb8>
			obj->stat = 2;							/* Set status 'contiguous' */
 8008ed2:	2202      	movs	r2, #2
 8008ed4:	f888 2007 	strb.w	r2, [r8, #7]
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 8008ed8:	f898 2007 	ldrb.w	r2, [r8, #7]
 8008edc:	2a02      	cmp	r2, #2
 8008ede:	d06b      	beq.n	8008fb8 <create_chain+0x162>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 8008ee0:	f109 0201 	add.w	r2, r9, #1
 8008ee4:	42aa      	cmp	r2, r5
 8008ee6:	d022      	beq.n	8008f2e <create_chain+0xd8>
				if (obj->n_frag == 0) obj->n_frag = 1;
 8008ee8:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8008eec:	b913      	cbnz	r3, 8008ef4 <create_chain+0x9e>
 8008eee:	2301      	movs	r3, #1
 8008ef0:	f8c8 301c 	str.w	r3, [r8, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 8008ef4:	462a      	mov	r2, r5
 8008ef6:	4649      	mov	r1, r9
 8008ef8:	4640      	mov	r0, r8
 8008efa:	f7ff fe6f 	bl	8008bdc <fill_last_frag>
				if (res == FR_OK) obj->n_frag = 1;
 8008efe:	4603      	mov	r3, r0
 8008f00:	2800      	cmp	r0, #0
 8008f02:	d15b      	bne.n	8008fbc <create_chain+0x166>
 8008f04:	2201      	movs	r2, #1
 8008f06:	f8c8 201c 	str.w	r2, [r8, #28]
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 8008f0a:	462c      	mov	r4, r5
 8008f0c:	e03e      	b.n	8008f8c <create_chain+0x136>
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 8008f0e:	f898 2007 	ldrb.w	r2, [r8, #7]
 8008f12:	2a02      	cmp	r2, #2
 8008f14:	d1e0      	bne.n	8008ed8 <create_chain+0x82>
 8008f16:	1c72      	adds	r2, r6, #1
 8008f18:	42aa      	cmp	r2, r5
 8008f1a:	d0dd      	beq.n	8008ed8 <create_chain+0x82>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 8008f1c:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8008f20:	1ab2      	subs	r2, r6, r2
 8008f22:	f8c8 2018 	str.w	r2, [r8, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 8008f26:	2203      	movs	r2, #3
 8008f28:	f888 2007 	strb.w	r2, [r8, #7]
 8008f2c:	e7d4      	b.n	8008ed8 <create_chain+0x82>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 8008f2e:	f8d8 201c 	ldr.w	r2, [r8, #28]
 8008f32:	b122      	cbz	r2, 8008f3e <create_chain+0xe8>
 8008f34:	3201      	adds	r2, #1
 8008f36:	f8c8 201c 	str.w	r2, [r8, #28]
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 8008f3a:	462c      	mov	r4, r5
 8008f3c:	e026      	b.n	8008f8c <create_chain+0x136>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 8008f3e:	2202      	movs	r2, #2
 8008f40:	e7f9      	b.n	8008f36 <create_chain+0xe0>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008f42:	4621      	mov	r1, r4
 8008f44:	4640      	mov	r0, r8
 8008f46:	f7ff fe7a 	bl	8008c3e <get_fat>
			if (cs == 0) break;				/* Found a free cluster */
 8008f4a:	4605      	mov	r5, r0
 8008f4c:	b170      	cbz	r0, 8008f6c <create_chain+0x116>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008f4e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008f52:	bf18      	it	ne
 8008f54:	2801      	cmpne	r0, #1
 8008f56:	d044      	beq.n	8008fe2 <create_chain+0x18c>
			if (ncl == scl) return 0;		/* No free cluster */
 8008f58:	42b4      	cmp	r4, r6
 8008f5a:	d041      	beq.n	8008fe0 <create_chain+0x18a>
			ncl++;							/* Next cluster */
 8008f5c:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008f5e:	69fb      	ldr	r3, [r7, #28]
 8008f60:	42a3      	cmp	r3, r4
 8008f62:	d8ee      	bhi.n	8008f42 <create_chain+0xec>
				if (ncl > scl) return 0;	/* No free cluster */
 8008f64:	2e01      	cmp	r6, #1
 8008f66:	d939      	bls.n	8008fdc <create_chain+0x186>
				ncl = 2;
 8008f68:	2402      	movs	r4, #2
 8008f6a:	e7ea      	b.n	8008f42 <create_chain+0xec>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008f6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008f70:	4621      	mov	r1, r4
 8008f72:	4638      	mov	r0, r7
 8008f74:	f7ff fda3 	bl	8008abe <put_fat>
		if (res == FR_OK && clst != 0) {
 8008f78:	4603      	mov	r3, r0
 8008f7a:	f119 0200 	adds.w	r2, r9, #0
 8008f7e:	bf18      	it	ne
 8008f80:	2201      	movne	r2, #1
 8008f82:	2800      	cmp	r0, #0
 8008f84:	bf0c      	ite	eq
 8008f86:	4610      	moveq	r0, r2
 8008f88:	2000      	movne	r0, #0
 8008f8a:	b970      	cbnz	r0, 8008faa <create_chain+0x154>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008f8c:	b9c3      	cbnz	r3, 8008fc0 <create_chain+0x16a>
		fs->last_clst = ncl;
 8008f8e:	617c      	str	r4, [r7, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008f90:	69ba      	ldr	r2, [r7, #24]
 8008f92:	69fb      	ldr	r3, [r7, #28]
 8008f94:	3b02      	subs	r3, #2
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d801      	bhi.n	8008f9e <create_chain+0x148>
 8008f9a:	3a01      	subs	r2, #1
 8008f9c:	61ba      	str	r2, [r7, #24]
		fs->fsi_flag |= 1;
 8008f9e:	793b      	ldrb	r3, [r7, #4]
 8008fa0:	f043 0301 	orr.w	r3, r3, #1
 8008fa4:	713b      	strb	r3, [r7, #4]
 8008fa6:	4625      	mov	r5, r4
 8008fa8:	e01b      	b.n	8008fe2 <create_chain+0x18c>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008faa:	4622      	mov	r2, r4
 8008fac:	4649      	mov	r1, r9
 8008fae:	4638      	mov	r0, r7
 8008fb0:	f7ff fd85 	bl	8008abe <put_fat>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	e7e9      	b.n	8008f8c <create_chain+0x136>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 8008fb8:	462c      	mov	r4, r5
 8008fba:	e7e7      	b.n	8008f8c <create_chain+0x136>
 8008fbc:	462c      	mov	r4, r5
 8008fbe:	e7e5      	b.n	8008f8c <create_chain+0x136>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d001      	beq.n	8008fc8 <create_chain+0x172>
 8008fc4:	2501      	movs	r5, #1
 8008fc6:	e00c      	b.n	8008fe2 <create_chain+0x18c>
 8008fc8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008fcc:	e009      	b.n	8008fe2 <create_chain+0x18c>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008fce:	2501      	movs	r5, #1
 8008fd0:	e007      	b.n	8008fe2 <create_chain+0x18c>
		if (res == FR_INT_ERR) return 1;
 8008fd2:	2501      	movs	r5, #1
 8008fd4:	e005      	b.n	8008fe2 <create_chain+0x18c>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 8008fd6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008fda:	e002      	b.n	8008fe2 <create_chain+0x18c>
				if (ncl > scl) return 0;	/* No free cluster */
 8008fdc:	2500      	movs	r5, #0
 8008fde:	e000      	b.n	8008fe2 <create_chain+0x18c>
			if (ncl == scl) return 0;		/* No free cluster */
 8008fe0:	2500      	movs	r5, #0
}
 8008fe2:	4628      	mov	r0, r5
 8008fe4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008fe8 <remove_chain>:
{
 8008fe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs = obj->fs;
 8008fec:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008fee:	2901      	cmp	r1, #1
 8008ff0:	d96b      	bls.n	80090ca <remove_chain+0xe2>
 8008ff2:	4607      	mov	r7, r0
 8008ff4:	460e      	mov	r6, r1
 8008ff6:	4691      	mov	r9, r2
 8008ff8:	69e3      	ldr	r3, [r4, #28]
 8008ffa:	428b      	cmp	r3, r1
 8008ffc:	d967      	bls.n	80090ce <remove_chain+0xe6>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008ffe:	b172      	cbz	r2, 800901e <remove_chain+0x36>
 8009000:	7823      	ldrb	r3, [r4, #0]
 8009002:	2b04      	cmp	r3, #4
 8009004:	d102      	bne.n	800900c <remove_chain+0x24>
 8009006:	79c3      	ldrb	r3, [r0, #7]
 8009008:	2b02      	cmp	r3, #2
 800900a:	d008      	beq.n	800901e <remove_chain+0x36>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800900c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009010:	4649      	mov	r1, r9
 8009012:	4620      	mov	r0, r4
 8009014:	f7ff fd53 	bl	8008abe <put_fat>
		if (res != FR_OK) return res;
 8009018:	4603      	mov	r3, r0
 800901a:	2800      	cmp	r0, #0
 800901c:	d158      	bne.n	80090d0 <remove_chain+0xe8>
{
 800901e:	46b0      	mov	r8, r6
 8009020:	e012      	b.n	8009048 <remove_chain+0x60>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009022:	2200      	movs	r2, #0
 8009024:	4631      	mov	r1, r6
 8009026:	4620      	mov	r0, r4
 8009028:	f7ff fd49 	bl	8008abe <put_fat>
			if (res != FR_OK) return res;
 800902c:	4603      	mov	r3, r0
 800902e:	b1c8      	cbz	r0, 8009064 <remove_chain+0x7c>
 8009030:	e04e      	b.n	80090d0 <remove_chain+0xe8>
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 8009032:	1c73      	adds	r3, r6, #1
 8009034:	42ab      	cmp	r3, r5
 8009036:	d003      	beq.n	8009040 <remove_chain+0x58>
			if (fs->fs_type == FS_EXFAT) {
 8009038:	7823      	ldrb	r3, [r4, #0]
 800903a:	2b04      	cmp	r3, #4
 800903c:	d01e      	beq.n	800907c <remove_chain+0x94>
			scl = ecl = nxt;
 800903e:	46a8      	mov	r8, r5
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009040:	69e3      	ldr	r3, [r4, #28]
		clst = nxt;					/* Next cluster */
 8009042:	462e      	mov	r6, r5
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009044:	42ab      	cmp	r3, r5
 8009046:	d925      	bls.n	8009094 <remove_chain+0xac>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8009048:	4631      	mov	r1, r6
 800904a:	4638      	mov	r0, r7
 800904c:	f7ff fdf7 	bl	8008c3e <get_fat>
		if (nxt == 0) break;				/* Empty cluster? */
 8009050:	4605      	mov	r5, r0
 8009052:	b1f8      	cbz	r0, 8009094 <remove_chain+0xac>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009054:	2801      	cmp	r0, #1
 8009056:	d03e      	beq.n	80090d6 <remove_chain+0xee>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009058:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800905c:	d03d      	beq.n	80090da <remove_chain+0xf2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800905e:	7823      	ldrb	r3, [r4, #0]
 8009060:	2b04      	cmp	r3, #4
 8009062:	d1de      	bne.n	8009022 <remove_chain+0x3a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009064:	69a2      	ldr	r2, [r4, #24]
 8009066:	69e3      	ldr	r3, [r4, #28]
 8009068:	3b02      	subs	r3, #2
 800906a:	429a      	cmp	r2, r3
 800906c:	d2e1      	bcs.n	8009032 <remove_chain+0x4a>
			fs->free_clst++;
 800906e:	3201      	adds	r2, #1
 8009070:	61a2      	str	r2, [r4, #24]
			fs->fsi_flag |= 1;
 8009072:	7923      	ldrb	r3, [r4, #4]
 8009074:	f043 0301 	orr.w	r3, r3, #1
 8009078:	7123      	strb	r3, [r4, #4]
 800907a:	e7da      	b.n	8009032 <remove_chain+0x4a>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 800907c:	eba6 0208 	sub.w	r2, r6, r8
 8009080:	2300      	movs	r3, #0
 8009082:	3201      	adds	r2, #1
 8009084:	4641      	mov	r1, r8
 8009086:	4620      	mov	r0, r4
 8009088:	f7ff fcdd 	bl	8008a46 <change_bitmap>
				if (res != FR_OK) return res;
 800908c:	4603      	mov	r3, r0
 800908e:	b9f8      	cbnz	r0, 80090d0 <remove_chain+0xe8>
			scl = ecl = nxt;
 8009090:	46a8      	mov	r8, r5
 8009092:	e7d5      	b.n	8009040 <remove_chain+0x58>
	if (fs->fs_type == FS_EXFAT) {
 8009094:	7823      	ldrb	r3, [r4, #0]
 8009096:	2b04      	cmp	r3, #4
 8009098:	d001      	beq.n	800909e <remove_chain+0xb6>
	return FR_OK;
 800909a:	2300      	movs	r3, #0
 800909c:	e018      	b.n	80090d0 <remove_chain+0xe8>
		if (pclst == 0) {	/* Does the object have no chain? */
 800909e:	f1b9 0f00 	cmp.w	r9, #0
 80090a2:	d004      	beq.n	80090ae <remove_chain+0xc6>
			if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Did the chain get contiguous? */
 80090a4:	79fb      	ldrb	r3, [r7, #7]
 80090a6:	2b03      	cmp	r3, #3
 80090a8:	d004      	beq.n	80090b4 <remove_chain+0xcc>
	return FR_OK;
 80090aa:	2300      	movs	r3, #0
 80090ac:	e010      	b.n	80090d0 <remove_chain+0xe8>
			obj->stat = 0;		/* Change the object status 'initial' */
 80090ae:	2300      	movs	r3, #0
 80090b0:	71fb      	strb	r3, [r7, #7]
 80090b2:	e00d      	b.n	80090d0 <remove_chain+0xe8>
			if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Did the chain get contiguous? */
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	454b      	cmp	r3, r9
 80090b8:	d811      	bhi.n	80090de <remove_chain+0xf6>
 80090ba:	69ba      	ldr	r2, [r7, #24]
 80090bc:	4413      	add	r3, r2
 80090be:	454b      	cmp	r3, r9
 80090c0:	d30f      	bcc.n	80090e2 <remove_chain+0xfa>
				obj->stat = 2;	/* Change the object status 'contiguous' */
 80090c2:	2302      	movs	r3, #2
 80090c4:	71fb      	strb	r3, [r7, #7]
	return FR_OK;
 80090c6:	2300      	movs	r3, #0
 80090c8:	e002      	b.n	80090d0 <remove_chain+0xe8>
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80090ca:	2302      	movs	r3, #2
 80090cc:	e000      	b.n	80090d0 <remove_chain+0xe8>
 80090ce:	2302      	movs	r3, #2
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80090d6:	2302      	movs	r3, #2
 80090d8:	e7fa      	b.n	80090d0 <remove_chain+0xe8>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80090da:	2301      	movs	r3, #1
 80090dc:	e7f8      	b.n	80090d0 <remove_chain+0xe8>
	return FR_OK;
 80090de:	2300      	movs	r3, #0
 80090e0:	e7f6      	b.n	80090d0 <remove_chain+0xe8>
 80090e2:	2300      	movs	r3, #0
 80090e4:	e7f4      	b.n	80090d0 <remove_chain+0xe8>

080090e6 <dir_next>:
{
 80090e6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs = dp->obj.fs;
 80090ea:	6806      	ldr	r6, [r0, #0]
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80090ec:	6b05      	ldr	r5, [r0, #48]	; 0x30
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80090ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d079      	beq.n	80091e8 <dir_next+0x102>
 80090f4:	3520      	adds	r5, #32
 80090f6:	7832      	ldrb	r2, [r6, #0]
 80090f8:	2a04      	cmp	r2, #4
 80090fa:	d018      	beq.n	800912e <dir_next+0x48>
 80090fc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8009100:	42aa      	cmp	r2, r5
 8009102:	d973      	bls.n	80091ec <dir_next+0x106>
 8009104:	4688      	mov	r8, r1
 8009106:	4604      	mov	r4, r0
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009108:	f3c5 0708 	ubfx	r7, r5, #0, #9
 800910c:	b93f      	cbnz	r7, 800911e <dir_next+0x38>
		dp->sect++;				/* Next sector */
 800910e:	3301      	adds	r3, #1
 8009110:	6383      	str	r3, [r0, #56]	; 0x38
		if (!dp->clust) {		/* Static table */
 8009112:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8009114:	b991      	cbnz	r1, 800913c <dir_next+0x56>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009116:	8933      	ldrh	r3, [r6, #8]
 8009118:	ebb3 1f55 	cmp.w	r3, r5, lsr #5
 800911c:	d90a      	bls.n	8009134 <dir_next+0x4e>
	dp->dptr = ofs;						/* Current entry */
 800911e:	6325      	str	r5, [r4, #48]	; 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009120:	f106 0338 	add.w	r3, r6, #56	; 0x38
 8009124:	443b      	add	r3, r7
 8009126:	63e3      	str	r3, [r4, #60]	; 0x3c
	return FR_OK;
 8009128:	2000      	movs	r0, #0
}
 800912a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800912e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009132:	e7e5      	b.n	8009100 <dir_next+0x1a>
				dp->sect = 0; return FR_NO_FILE;
 8009134:	2300      	movs	r3, #0
 8009136:	6383      	str	r3, [r0, #56]	; 0x38
 8009138:	2004      	movs	r0, #4
 800913a:	e7f6      	b.n	800912a <dir_next+0x44>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800913c:	8973      	ldrh	r3, [r6, #10]
 800913e:	3b01      	subs	r3, #1
 8009140:	ea13 2355 	ands.w	r3, r3, r5, lsr #9
 8009144:	d1eb      	bne.n	800911e <dir_next+0x38>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009146:	f7ff fd7a 	bl	8008c3e <get_fat>
 800914a:	4681      	mov	r9, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800914c:	2801      	cmp	r0, #1
 800914e:	d94f      	bls.n	80091f0 <dir_next+0x10a>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009150:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009154:	d04e      	beq.n	80091f4 <dir_next+0x10e>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8009156:	69f3      	ldr	r3, [r6, #28]
 8009158:	4283      	cmp	r3, r0
 800915a:	d83d      	bhi.n	80091d8 <dir_next+0xf2>
					if (!stretch) {								/* If no stretch, report EOT */
 800915c:	f1b8 0f00 	cmp.w	r8, #0
 8009160:	d015      	beq.n	800918e <dir_next+0xa8>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009162:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009164:	4620      	mov	r0, r4
 8009166:	f7ff fe76 	bl	8008e56 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800916a:	4681      	mov	r9, r0
 800916c:	2800      	cmp	r0, #0
 800916e:	d043      	beq.n	80091f8 <dir_next+0x112>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009170:	2801      	cmp	r0, #1
 8009172:	d043      	beq.n	80091fc <dir_next+0x116>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009174:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009178:	d042      	beq.n	8009200 <dir_next+0x11a>
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
 800917a:	79e3      	ldrb	r3, [r4, #7]
 800917c:	f043 0304 	orr.w	r3, r3, #4
 8009180:	71e3      	strb	r3, [r4, #7]
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009182:	4630      	mov	r0, r6
 8009184:	f7ff f955 	bl	8008432 <sync_window>
 8009188:	b128      	cbz	r0, 8009196 <dir_next+0xb0>
 800918a:	2001      	movs	r0, #1
 800918c:	e7cd      	b.n	800912a <dir_next+0x44>
						dp->sect = 0; return FR_NO_FILE;
 800918e:	2300      	movs	r3, #0
 8009190:	63a3      	str	r3, [r4, #56]	; 0x38
 8009192:	2004      	movs	r0, #4
 8009194:	e7c9      	b.n	800912a <dir_next+0x44>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009196:	f44f 7200 	mov.w	r2, #512	; 0x200
 800919a:	2100      	movs	r1, #0
 800919c:	f106 0038 	add.w	r0, r6, #56	; 0x38
 80091a0:	f7fe fee8 	bl	8007f74 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80091a4:	4649      	mov	r1, r9
 80091a6:	4630      	mov	r0, r6
 80091a8:	f7fe ffb8 	bl	800811c <clust2sect>
 80091ac:	6370      	str	r0, [r6, #52]	; 0x34
 80091ae:	f04f 0800 	mov.w	r8, #0
 80091b2:	8973      	ldrh	r3, [r6, #10]
 80091b4:	4543      	cmp	r3, r8
 80091b6:	d90b      	bls.n	80091d0 <dir_next+0xea>
						fs->wflag = 1;
 80091b8:	2301      	movs	r3, #1
 80091ba:	70f3      	strb	r3, [r6, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80091bc:	4630      	mov	r0, r6
 80091be:	f7ff f938 	bl	8008432 <sync_window>
 80091c2:	b9f8      	cbnz	r0, 8009204 <dir_next+0x11e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80091c4:	f108 0801 	add.w	r8, r8, #1
 80091c8:	6b73      	ldr	r3, [r6, #52]	; 0x34
 80091ca:	3301      	adds	r3, #1
 80091cc:	6373      	str	r3, [r6, #52]	; 0x34
 80091ce:	e7f0      	b.n	80091b2 <dir_next+0xcc>
					fs->winsect -= n;							/* Restore window offset */
 80091d0:	6b73      	ldr	r3, [r6, #52]	; 0x34
 80091d2:	eba3 0308 	sub.w	r3, r3, r8
 80091d6:	6373      	str	r3, [r6, #52]	; 0x34
				dp->clust = clst;		/* Initialize data for new cluster */
 80091d8:	f8c4 9034 	str.w	r9, [r4, #52]	; 0x34
				dp->sect = clust2sect(fs, clst);
 80091dc:	4649      	mov	r1, r9
 80091de:	4630      	mov	r0, r6
 80091e0:	f7fe ff9c 	bl	800811c <clust2sect>
 80091e4:	63a0      	str	r0, [r4, #56]	; 0x38
 80091e6:	e79a      	b.n	800911e <dir_next+0x38>
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80091e8:	2004      	movs	r0, #4
 80091ea:	e79e      	b.n	800912a <dir_next+0x44>
 80091ec:	2004      	movs	r0, #4
 80091ee:	e79c      	b.n	800912a <dir_next+0x44>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80091f0:	2002      	movs	r0, #2
 80091f2:	e79a      	b.n	800912a <dir_next+0x44>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80091f4:	2001      	movs	r0, #1
 80091f6:	e798      	b.n	800912a <dir_next+0x44>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80091f8:	2007      	movs	r0, #7
 80091fa:	e796      	b.n	800912a <dir_next+0x44>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80091fc:	2002      	movs	r0, #2
 80091fe:	e794      	b.n	800912a <dir_next+0x44>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009200:	2001      	movs	r0, #1
 8009202:	e792      	b.n	800912a <dir_next+0x44>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009204:	2001      	movs	r0, #1
 8009206:	e790      	b.n	800912a <dir_next+0x44>

08009208 <load_xdir>:
{
 8009208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800920c:	4604      	mov	r4, r0
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory direcotry entry block 85+C0+C1s */
 800920e:	6800      	ldr	r0, [r0, #0]
 8009210:	6906      	ldr	r6, [r0, #16]
	res = move_window(dp->obj.fs, dp->sect);
 8009212:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009214:	f7ff f937 	bl	8008486 <move_window>
	if (res != FR_OK) return res;
 8009218:	4605      	mov	r5, r0
 800921a:	b920      	cbnz	r0, 8009226 <load_xdir+0x1e>
	if (dp->dir[XDIR_Type] != 0x85) return FR_INT_ERR;
 800921c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800921e:	780b      	ldrb	r3, [r1, #0]
 8009220:	2b85      	cmp	r3, #133	; 0x85
 8009222:	d003      	beq.n	800922c <load_xdir+0x24>
 8009224:	2502      	movs	r5, #2
}
 8009226:	4628      	mov	r0, r5
 8009228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	mem_cpy(dirb + 0, dp->dir, SZDIRE);
 800922c:	2220      	movs	r2, #32
 800922e:	4630      	mov	r0, r6
 8009230:	f7fe fe97 	bl	8007f62 <mem_cpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 8009234:	7877      	ldrb	r7, [r6, #1]
 8009236:	3701      	adds	r7, #1
 8009238:	017f      	lsls	r7, r7, #5
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 800923a:	f1a7 0360 	sub.w	r3, r7, #96	; 0x60
 800923e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009242:	d851      	bhi.n	80092e8 <load_xdir+0xe0>
	res = dir_next(dp, 0);
 8009244:	2100      	movs	r1, #0
 8009246:	4620      	mov	r0, r4
 8009248:	f7ff ff4d 	bl	80090e6 <dir_next>
	if (res != FR_OK) return res;
 800924c:	4605      	mov	r5, r0
 800924e:	2800      	cmp	r0, #0
 8009250:	d1e9      	bne.n	8009226 <load_xdir+0x1e>
	res = move_window(dp->obj.fs, dp->sect);
 8009252:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009254:	6820      	ldr	r0, [r4, #0]
 8009256:	f7ff f916 	bl	8008486 <move_window>
	if (res != FR_OK) return res;
 800925a:	4605      	mov	r5, r0
 800925c:	2800      	cmp	r0, #0
 800925e:	d1e2      	bne.n	8009226 <load_xdir+0x1e>
	if (dp->dir[XDIR_Type] != 0xC0) return FR_INT_ERR;
 8009260:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009262:	780b      	ldrb	r3, [r1, #0]
 8009264:	2bc0      	cmp	r3, #192	; 0xc0
 8009266:	d001      	beq.n	800926c <load_xdir+0x64>
 8009268:	2502      	movs	r5, #2
 800926a:	e7dc      	b.n	8009226 <load_xdir+0x1e>
	mem_cpy(dirb + SZDIRE, dp->dir, SZDIRE);
 800926c:	2220      	movs	r2, #32
 800926e:	18b0      	adds	r0, r6, r2
 8009270:	f7fe fe77 	bl	8007f62 <mem_cpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 8009274:	f896 3023 	ldrb.w	r3, [r6, #35]	; 0x23
 8009278:	332c      	adds	r3, #44	; 0x2c
 800927a:	4a1e      	ldr	r2, [pc, #120]	; (80092f4 <load_xdir+0xec>)
 800927c:	fba2 2303 	umull	r2, r3, r2, r3
 8009280:	08db      	lsrs	r3, r3, #3
 8009282:	ebb7 1f43 	cmp.w	r7, r3, lsl #5
 8009286:	d331      	bcc.n	80092ec <load_xdir+0xe4>
	i = SZDIRE * 2;	/* C1 offset */
 8009288:	f04f 0840 	mov.w	r8, #64	; 0x40
 800928c:	e003      	b.n	8009296 <load_xdir+0x8e>
	} while ((i += SZDIRE) < sz_ent);
 800928e:	f108 0820 	add.w	r8, r8, #32
 8009292:	4547      	cmp	r7, r8
 8009294:	d91a      	bls.n	80092cc <load_xdir+0xc4>
		res = dir_next(dp, 0);
 8009296:	2100      	movs	r1, #0
 8009298:	4620      	mov	r0, r4
 800929a:	f7ff ff24 	bl	80090e6 <dir_next>
		if (res != FR_OK) return res;
 800929e:	4605      	mov	r5, r0
 80092a0:	2800      	cmp	r0, #0
 80092a2:	d1c0      	bne.n	8009226 <load_xdir+0x1e>
		res = move_window(dp->obj.fs, dp->sect);
 80092a4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80092a6:	6820      	ldr	r0, [r4, #0]
 80092a8:	f7ff f8ed 	bl	8008486 <move_window>
		if (res != FR_OK) return res;
 80092ac:	4605      	mov	r5, r0
 80092ae:	2800      	cmp	r0, #0
 80092b0:	d1b9      	bne.n	8009226 <load_xdir+0x1e>
		if (dp->dir[XDIR_Type] != 0xC1) return FR_INT_ERR;
 80092b2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80092b4:	780b      	ldrb	r3, [r1, #0]
 80092b6:	2bc1      	cmp	r3, #193	; 0xc1
 80092b8:	d11a      	bne.n	80092f0 <load_xdir+0xe8>
		if (i < MAXDIRB(_MAX_LFN)) mem_cpy(dirb + i, dp->dir, SZDIRE);
 80092ba:	f5b8 7f18 	cmp.w	r8, #608	; 0x260
 80092be:	d2e6      	bcs.n	800928e <load_xdir+0x86>
 80092c0:	2220      	movs	r2, #32
 80092c2:	eb06 0008 	add.w	r0, r6, r8
 80092c6:	f7fe fe4c 	bl	8007f62 <mem_cpy>
 80092ca:	e7e0      	b.n	800928e <load_xdir+0x86>
	if (i <= MAXDIRB(_MAX_LFN)) {
 80092cc:	f5b8 7f18 	cmp.w	r8, #608	; 0x260
 80092d0:	d8a9      	bhi.n	8009226 <load_xdir+0x1e>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 80092d2:	4630      	mov	r0, r6
 80092d4:	f7ff f84a 	bl	800836c <xdir_sum>
 80092d8:	4604      	mov	r4, r0
 80092da:	1cb0      	adds	r0, r6, #2
 80092dc:	f7fe fdbc 	bl	8007e58 <ld_word>
 80092e0:	4284      	cmp	r4, r0
 80092e2:	d0a0      	beq.n	8009226 <load_xdir+0x1e>
 80092e4:	2502      	movs	r5, #2
 80092e6:	e79e      	b.n	8009226 <load_xdir+0x1e>
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 80092e8:	2502      	movs	r5, #2
 80092ea:	e79c      	b.n	8009226 <load_xdir+0x1e>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 80092ec:	2502      	movs	r5, #2
 80092ee:	e79a      	b.n	8009226 <load_xdir+0x1e>
		if (dp->dir[XDIR_Type] != 0xC1) return FR_INT_ERR;
 80092f0:	2502      	movs	r5, #2
 80092f2:	e798      	b.n	8009226 <load_xdir+0x1e>
 80092f4:	88888889 	.word	0x88888889

080092f8 <load_obj_dir>:
{
 80092f8:	b510      	push	{r4, lr}
 80092fa:	4604      	mov	r4, r0
	dp->obj.fs = obj->fs;
 80092fc:	680b      	ldr	r3, [r1, #0]
 80092fe:	6003      	str	r3, [r0, #0]
	dp->obj.sclust = obj->c_scl;
 8009300:	6a0b      	ldr	r3, [r1, #32]
 8009302:	6083      	str	r3, [r0, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 8009304:	f891 3024 	ldrb.w	r3, [r1, #36]	; 0x24
 8009308:	71c3      	strb	r3, [r0, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 800930a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800930c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009310:	6103      	str	r3, [r0, #16]
 8009312:	2300      	movs	r3, #0
 8009314:	6143      	str	r3, [r0, #20]
	dp->blk_ofs = obj->c_ofs;
 8009316:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8009318:	64c1      	str	r1, [r0, #76]	; 0x4c
	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 800931a:	f7ff fd42 	bl	8008da2 <dir_sdi>
	if (res == FR_OK) {
 800931e:	4603      	mov	r3, r0
 8009320:	b108      	cbz	r0, 8009326 <load_obj_dir+0x2e>
}
 8009322:	4618      	mov	r0, r3
 8009324:	bd10      	pop	{r4, pc}
		res = load_xdir(dp);		/* Load the object's entry block */
 8009326:	4620      	mov	r0, r4
 8009328:	f7ff ff6e 	bl	8009208 <load_xdir>
 800932c:	4603      	mov	r3, r0
 800932e:	e7f8      	b.n	8009322 <load_obj_dir+0x2a>

08009330 <dir_read>:
{
 8009330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009334:	4604      	mov	r4, r0
 8009336:	4688      	mov	r8, r1
	FATFS *fs = dp->obj.fs;
 8009338:	6806      	ldr	r6, [r0, #0]
	BYTE ord = 0xFF, sum = 0xFF;
 800933a:	f04f 09ff 	mov.w	r9, #255	; 0xff
 800933e:	464f      	mov	r7, r9
	FRESULT res = FR_NO_FILE;
 8009340:	2504      	movs	r5, #4
	while (dp->sect) {
 8009342:	e042      	b.n	80093ca <dir_read+0x9a>
			if (_USE_LABEL && vol) {
 8009344:	f1b8 0f00 	cmp.w	r8, #0
 8009348:	d002      	beq.n	8009350 <dir_read+0x20>
				if (c == 0x83) break;	/* Volume label entry? */
 800934a:	2b83      	cmp	r3, #131	; 0x83
 800934c:	d137      	bne.n	80093be <dir_read+0x8e>
 800934e:	e05e      	b.n	800940e <dir_read+0xde>
				if (c == 0x85) {		/* Start of the file entry block? */
 8009350:	2b85      	cmp	r3, #133	; 0x85
 8009352:	d134      	bne.n	80093be <dir_read+0x8e>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 8009354:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009356:	64e3      	str	r3, [r4, #76]	; 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 8009358:	4620      	mov	r0, r4
 800935a:	f7ff ff55 	bl	8009208 <load_xdir>
					if (res == FR_OK) {
 800935e:	4605      	mov	r5, r0
 8009360:	2800      	cmp	r0, #0
 8009362:	d154      	bne.n	800940e <dir_read+0xde>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 8009364:	6933      	ldr	r3, [r6, #16]
 8009366:	791b      	ldrb	r3, [r3, #4]
 8009368:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800936c:	71a3      	strb	r3, [r4, #6]
 800936e:	e04e      	b.n	800940e <dir_read+0xde>
				if (a == AM_LFN) {			/* An LFN entry is found */
 8009370:	2a0f      	cmp	r2, #15
 8009372:	d119      	bne.n	80093a8 <dir_read+0x78>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 8009374:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009378:	d006      	beq.n	8009388 <dir_read+0x58>
						sum = dp->dir[LDIR_Chksum];
 800937a:	f891 900d 	ldrb.w	r9, [r1, #13]
						c &= (BYTE)~LLEF; ord = c;
 800937e:	f003 03bf 	and.w	r3, r3, #191	; 0xbf
						dp->blk_ofs = dp->dptr;
 8009382:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8009384:	64e2      	str	r2, [r4, #76]	; 0x4c
						c &= (BYTE)~LLEF; ord = c;
 8009386:	461f      	mov	r7, r3
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009388:	42bb      	cmp	r3, r7
 800938a:	d001      	beq.n	8009390 <dir_read+0x60>
 800938c:	27ff      	movs	r7, #255	; 0xff
 800938e:	e016      	b.n	80093be <dir_read+0x8e>
 8009390:	7b4b      	ldrb	r3, [r1, #13]
 8009392:	454b      	cmp	r3, r9
 8009394:	d001      	beq.n	800939a <dir_read+0x6a>
 8009396:	27ff      	movs	r7, #255	; 0xff
 8009398:	e011      	b.n	80093be <dir_read+0x8e>
 800939a:	68f0      	ldr	r0, [r6, #12]
 800939c:	f7fe ff08 	bl	80081b0 <pick_lfn>
 80093a0:	b390      	cbz	r0, 8009408 <dir_read+0xd8>
 80093a2:	3f01      	subs	r7, #1
 80093a4:	b2ff      	uxtb	r7, r7
 80093a6:	e00a      	b.n	80093be <dir_read+0x8e>
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 80093a8:	b927      	cbnz	r7, 80093b4 <dir_read+0x84>
 80093aa:	4608      	mov	r0, r1
 80093ac:	f7fe ffd0 	bl	8008350 <sum_sfn>
 80093b0:	4548      	cmp	r0, r9
 80093b2:	d02c      	beq.n	800940e <dir_read+0xde>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 80093b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80093b8:	64e3      	str	r3, [r4, #76]	; 0x4c
 80093ba:	e028      	b.n	800940e <dir_read+0xde>
				ord = 0xFF;
 80093bc:	27ff      	movs	r7, #255	; 0xff
		res = dir_next(dp, 0);		/* Next entry */
 80093be:	2100      	movs	r1, #0
 80093c0:	4620      	mov	r0, r4
 80093c2:	f7ff fe90 	bl	80090e6 <dir_next>
		if (res != FR_OK) break;
 80093c6:	4605      	mov	r5, r0
 80093c8:	bb08      	cbnz	r0, 800940e <dir_read+0xde>
	while (dp->sect) {
 80093ca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80093cc:	b1f9      	cbz	r1, 800940e <dir_read+0xde>
		res = move_window(fs, dp->sect);
 80093ce:	4630      	mov	r0, r6
 80093d0:	f7ff f859 	bl	8008486 <move_window>
		if (res != FR_OK) break;
 80093d4:	4605      	mov	r5, r0
 80093d6:	b9d0      	cbnz	r0, 800940e <dir_read+0xde>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80093d8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80093da:	780b      	ldrb	r3, [r1, #0]
		if (c == 0) {
 80093dc:	b1b3      	cbz	r3, 800940c <dir_read+0xdc>
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 80093de:	7832      	ldrb	r2, [r6, #0]
 80093e0:	2a04      	cmp	r2, #4
 80093e2:	d0af      	beq.n	8009344 <dir_read+0x14>
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80093e4:	7aca      	ldrb	r2, [r1, #11]
 80093e6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80093ea:	71a2      	strb	r2, [r4, #6]
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 80093ec:	2b2e      	cmp	r3, #46	; 0x2e
 80093ee:	bf18      	it	ne
 80093f0:	2be5      	cmpne	r3, #229	; 0xe5
 80093f2:	d0e3      	beq.n	80093bc <dir_read+0x8c>
 80093f4:	f022 0020 	bic.w	r0, r2, #32
 80093f8:	2808      	cmp	r0, #8
 80093fa:	bf14      	ite	ne
 80093fc:	2000      	movne	r0, #0
 80093fe:	2001      	moveq	r0, #1
 8009400:	4540      	cmp	r0, r8
 8009402:	d0b5      	beq.n	8009370 <dir_read+0x40>
				ord = 0xFF;
 8009404:	27ff      	movs	r7, #255	; 0xff
 8009406:	e7da      	b.n	80093be <dir_read+0x8e>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009408:	27ff      	movs	r7, #255	; 0xff
 800940a:	e7d8      	b.n	80093be <dir_read+0x8e>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800940c:	2504      	movs	r5, #4
	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800940e:	b10d      	cbz	r5, 8009414 <dir_read+0xe4>
 8009410:	2300      	movs	r3, #0
 8009412:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8009414:	4628      	mov	r0, r5
 8009416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800941a <dir_alloc>:
{
 800941a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800941c:	4604      	mov	r4, r0
 800941e:	460f      	mov	r7, r1
	FATFS *fs = dp->obj.fs;
 8009420:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 8009422:	2100      	movs	r1, #0
 8009424:	f7ff fcbd 	bl	8008da2 <dir_sdi>
	if (res == FR_OK) {
 8009428:	4602      	mov	r2, r0
 800942a:	bb20      	cbnz	r0, 8009476 <dir_alloc+0x5c>
		n = 0;
 800942c:	2500      	movs	r5, #0
 800942e:	e00c      	b.n	800944a <dir_alloc+0x30>
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
 8009430:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009432:	f993 3000 	ldrsb.w	r3, [r3]
 8009436:	43db      	mvns	r3, r3
 8009438:	0fdb      	lsrs	r3, r3, #31
 800943a:	e017      	b.n	800946c <dir_alloc+0x52>
				n = 0;					/* Not a blank entry. Restart to search */
 800943c:	2500      	movs	r5, #0
			res = dir_next(dp, 1);
 800943e:	2101      	movs	r1, #1
 8009440:	4620      	mov	r0, r4
 8009442:	f7ff fe50 	bl	80090e6 <dir_next>
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009446:	4602      	mov	r2, r0
 8009448:	b9a8      	cbnz	r0, 8009476 <dir_alloc+0x5c>
			res = move_window(fs, dp->sect);
 800944a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800944c:	4630      	mov	r0, r6
 800944e:	f7ff f81a 	bl	8008486 <move_window>
			if (res != FR_OK) break;
 8009452:	4602      	mov	r2, r0
 8009454:	b978      	cbnz	r0, 8009476 <dir_alloc+0x5c>
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
 8009456:	7833      	ldrb	r3, [r6, #0]
 8009458:	2b04      	cmp	r3, #4
 800945a:	d0e9      	beq.n	8009430 <dir_alloc+0x16>
 800945c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800945e:	781b      	ldrb	r3, [r3, #0]
 8009460:	2b00      	cmp	r3, #0
 8009462:	bf18      	it	ne
 8009464:	2be5      	cmpne	r3, #229	; 0xe5
 8009466:	bf0c      	ite	eq
 8009468:	2301      	moveq	r3, #1
 800946a:	2300      	movne	r3, #0
 800946c:	2b00      	cmp	r3, #0
 800946e:	d0e5      	beq.n	800943c <dir_alloc+0x22>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009470:	3501      	adds	r5, #1
 8009472:	42bd      	cmp	r5, r7
 8009474:	d1e3      	bne.n	800943e <dir_alloc+0x24>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009476:	2a04      	cmp	r2, #4
 8009478:	d001      	beq.n	800947e <dir_alloc+0x64>
}
 800947a:	4610      	mov	r0, r2
 800947c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800947e:	2207      	movs	r2, #7
 8009480:	e7fb      	b.n	800947a <dir_alloc+0x60>

08009482 <store_xdir>:
{
 8009482:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009484:	4604      	mov	r4, r0
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the direcotry entry block 85+C0+C1s */
 8009486:	6803      	ldr	r3, [r0, #0]
 8009488:	691e      	ldr	r6, [r3, #16]
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 800948a:	4630      	mov	r0, r6
 800948c:	f7fe ff6e 	bl	800836c <xdir_sum>
 8009490:	4601      	mov	r1, r0
 8009492:	1cb0      	adds	r0, r6, #2
 8009494:	f7fe fd44 	bl	8007f20 <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 8009498:	7877      	ldrb	r7, [r6, #1]
 800949a:	3701      	adds	r7, #1
	res = dir_sdi(dp, dp->blk_ofs);
 800949c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800949e:	4620      	mov	r0, r4
 80094a0:	f7ff fc7f 	bl	8008da2 <dir_sdi>
 80094a4:	4605      	mov	r5, r0
	while (res == FR_OK) {
 80094a6:	b9b5      	cbnz	r5, 80094d6 <store_xdir+0x54>
		res = move_window(dp->obj.fs, dp->sect);
 80094a8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80094aa:	6820      	ldr	r0, [r4, #0]
 80094ac:	f7fe ffeb 	bl	8008486 <move_window>
		if (res != FR_OK) break;
 80094b0:	4605      	mov	r5, r0
 80094b2:	b980      	cbnz	r0, 80094d6 <store_xdir+0x54>
		mem_cpy(dp->dir, dirb, SZDIRE);
 80094b4:	2220      	movs	r2, #32
 80094b6:	4631      	mov	r1, r6
 80094b8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80094ba:	f7fe fd52 	bl	8007f62 <mem_cpy>
		dp->obj.fs->wflag = 1;
 80094be:	6823      	ldr	r3, [r4, #0]
 80094c0:	2201      	movs	r2, #1
 80094c2:	70da      	strb	r2, [r3, #3]
		if (--nent == 0) break;
 80094c4:	3f01      	subs	r7, #1
 80094c6:	d006      	beq.n	80094d6 <store_xdir+0x54>
		dirb += SZDIRE;
 80094c8:	3620      	adds	r6, #32
		res = dir_next(dp, 0);
 80094ca:	2100      	movs	r1, #0
 80094cc:	4620      	mov	r0, r4
 80094ce:	f7ff fe0a 	bl	80090e6 <dir_next>
 80094d2:	4605      	mov	r5, r0
 80094d4:	e7e7      	b.n	80094a6 <store_xdir+0x24>
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 80094d6:	2d02      	cmp	r5, #2
 80094d8:	bf28      	it	cs
 80094da:	2502      	movcs	r5, #2
}
 80094dc:	b2e8      	uxtb	r0, r5
 80094de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080094e0 <create_name>:
{
 80094e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094e4:	b083      	sub	sp, #12
 80094e6:	4681      	mov	r9, r0
 80094e8:	468a      	mov	sl, r1
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80094ea:	f8d1 8000 	ldr.w	r8, [r1]
 80094ee:	6803      	ldr	r3, [r0, #0]
 80094f0:	68dd      	ldr	r5, [r3, #12]
 80094f2:	2400      	movs	r4, #0
 80094f4:	e011      	b.n	800951a <create_name+0x3a>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80094f6:	3701      	adds	r7, #1
 80094f8:	f818 3007 	ldrb.w	r3, [r8, r7]
 80094fc:	2b5c      	cmp	r3, #92	; 0x5c
 80094fe:	bf18      	it	ne
 8009500:	2b2f      	cmpne	r3, #47	; 0x2f
 8009502:	d0f8      	beq.n	80094f6 <create_name+0x16>
	*path = &p[si];						/* Return pointer to the next segment */
 8009504:	4447      	add	r7, r8
 8009506:	f8ca 7000 	str.w	r7, [sl]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800950a:	281f      	cmp	r0, #31
 800950c:	d822      	bhi.n	8009554 <create_name+0x74>
 800950e:	f04f 0804 	mov.w	r8, #4
 8009512:	e023      	b.n	800955c <create_name+0x7c>
		lfn[di++] = w;					/* Store the Unicode character */
 8009514:	f825 6014 	strh.w	r6, [r5, r4, lsl #1]
		w = p[si++];					/* Get a character */
 8009518:	463c      	mov	r4, r7
 800951a:	1c67      	adds	r7, r4, #1
 800951c:	f818 0004 	ldrb.w	r0, [r8, r4]
		if (w < ' ') break;				/* Break if end of the path name */
 8009520:	281f      	cmp	r0, #31
 8009522:	d9ef      	bls.n	8009504 <create_name+0x24>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009524:	285c      	cmp	r0, #92	; 0x5c
 8009526:	bf18      	it	ne
 8009528:	282f      	cmpne	r0, #47	; 0x2f
 800952a:	d0e5      	beq.n	80094f8 <create_name+0x18>
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800952c:	2cfe      	cmp	r4, #254	; 0xfe
 800952e:	f200 80e2 	bhi.w	80096f6 <create_name+0x216>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009532:	2101      	movs	r1, #1
 8009534:	f000 feae 	bl	800a294 <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009538:	4606      	mov	r6, r0
 800953a:	2800      	cmp	r0, #0
 800953c:	f000 80dd 	beq.w	80096fa <create_name+0x21a>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8009540:	287f      	cmp	r0, #127	; 0x7f
 8009542:	d8e7      	bhi.n	8009514 <create_name+0x34>
 8009544:	4601      	mov	r1, r0
 8009546:	486f      	ldr	r0, [pc, #444]	; (8009704 <create_name+0x224>)
 8009548:	f7fe fd28 	bl	8007f9c <chk_chr>
 800954c:	2800      	cmp	r0, #0
 800954e:	d0e1      	beq.n	8009514 <create_name+0x34>
 8009550:	2006      	movs	r0, #6
 8009552:	e07a      	b.n	800964a <create_name+0x16a>
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009554:	f04f 0800 	mov.w	r8, #0
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009558:	e000      	b.n	800955c <create_name+0x7c>
		di--;
 800955a:	3c01      	subs	r4, #1
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800955c:	b144      	cbz	r4, 8009570 <create_name+0x90>
		w = lfn[di - 1];
 800955e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009562:	4423      	add	r3, r4
 8009564:	f835 3013 	ldrh.w	r3, [r5, r3, lsl #1]
		if (w != ' ' && w != '.') break;
 8009568:	2b20      	cmp	r3, #32
 800956a:	bf18      	it	ne
 800956c:	2b2e      	cmpne	r3, #46	; 0x2e
 800956e:	d0f4      	beq.n	800955a <create_name+0x7a>
	lfn[di] = 0;						/* LFN is created */
 8009570:	2300      	movs	r3, #0
 8009572:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009576:	2c00      	cmp	r4, #0
 8009578:	f000 80c1 	beq.w	80096fe <create_name+0x21e>
	mem_set(dp->fn, ' ', 11);
 800957c:	220b      	movs	r2, #11
 800957e:	2120      	movs	r1, #32
 8009580:	f109 0040 	add.w	r0, r9, #64	; 0x40
 8009584:	f7fe fcf6 	bl	8007f74 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009588:	2300      	movs	r3, #0
 800958a:	e000      	b.n	800958e <create_name+0xae>
 800958c:	3301      	adds	r3, #1
 800958e:	f835 2013 	ldrh.w	r2, [r5, r3, lsl #1]
 8009592:	2a2e      	cmp	r2, #46	; 0x2e
 8009594:	bf18      	it	ne
 8009596:	2a20      	cmpne	r2, #32
 8009598:	d0f8      	beq.n	800958c <create_name+0xac>
	if (si) cf |= NS_LOSS | NS_LFN;
 800959a:	b11b      	cbz	r3, 80095a4 <create_name+0xc4>
 800959c:	f048 0803 	orr.w	r8, r8, #3
 80095a0:	e000      	b.n	80095a4 <create_name+0xc4>
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80095a2:	3c01      	subs	r4, #1
 80095a4:	b16c      	cbz	r4, 80095c2 <create_name+0xe2>
 80095a6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80095aa:	4422      	add	r2, r4
 80095ac:	f835 2012 	ldrh.w	r2, [r5, r2, lsl #1]
 80095b0:	2a2e      	cmp	r2, #46	; 0x2e
 80095b2:	d1f6      	bne.n	80095a2 <create_name+0xc2>
 80095b4:	f04f 0b08 	mov.w	fp, #8
 80095b8:	f04f 0a00 	mov.w	sl, #0
 80095bc:	f8cd a004 	str.w	sl, [sp, #4]
 80095c0:	e008      	b.n	80095d4 <create_name+0xf4>
 80095c2:	46a2      	mov	sl, r4
 80095c4:	f04f 0b08 	mov.w	fp, #8
 80095c8:	2200      	movs	r2, #0
 80095ca:	9201      	str	r2, [sp, #4]
 80095cc:	e002      	b.n	80095d4 <create_name+0xf4>
			cf |= NS_LOSS | NS_LFN; continue;
 80095ce:	f048 0803 	orr.w	r8, r8, #3
		w = lfn[si++];					/* Get an LFN character */
 80095d2:	463b      	mov	r3, r7
 80095d4:	1c5f      	adds	r7, r3, #1
 80095d6:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
		if (!w) break;					/* Break on end of the LFN */
 80095da:	b1be      	cbz	r6, 800960c <create_name+0x12c>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80095dc:	2e20      	cmp	r6, #32
 80095de:	d0f6      	beq.n	80095ce <create_name+0xee>
 80095e0:	2e2e      	cmp	r6, #46	; 0x2e
 80095e2:	bf14      	ite	ne
 80095e4:	2300      	movne	r3, #0
 80095e6:	2301      	moveq	r3, #1
 80095e8:	42bc      	cmp	r4, r7
 80095ea:	bf08      	it	eq
 80095ec:	2300      	moveq	r3, #0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d1ed      	bne.n	80095ce <create_name+0xee>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80095f2:	42bc      	cmp	r4, r7
 80095f4:	bf18      	it	ne
 80095f6:	45da      	cmpne	sl, fp
 80095f8:	d337      	bcc.n	800966a <create_name+0x18a>
			if (ni == 11) {				/* Long extension */
 80095fa:	f1bb 0f0b 	cmp.w	fp, #11
 80095fe:	d027      	beq.n	8009650 <create_name+0x170>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009600:	42bc      	cmp	r4, r7
 8009602:	d001      	beq.n	8009608 <create_name+0x128>
 8009604:	f048 0803 	orr.w	r8, r8, #3
			if (si > di) break;			/* No extension */
 8009608:	42bc      	cmp	r4, r7
 800960a:	d224      	bcs.n	8009656 <create_name+0x176>
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800960c:	f899 3040 	ldrb.w	r3, [r9, #64]	; 0x40
 8009610:	2be5      	cmp	r3, #229	; 0xe5
 8009612:	d061      	beq.n	80096d8 <create_name+0x1f8>
	if (ni == 8) b <<= 2;
 8009614:	f1bb 0f08 	cmp.w	fp, #8
 8009618:	d062      	beq.n	80096e0 <create_name+0x200>
 800961a:	9b01      	ldr	r3, [sp, #4]
 800961c:	f003 020c 	and.w	r2, r3, #12
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8009620:	2a0c      	cmp	r2, #12
 8009622:	d003      	beq.n	800962c <create_name+0x14c>
 8009624:	f003 0303 	and.w	r3, r3, #3
 8009628:	2b03      	cmp	r3, #3
 800962a:	d101      	bne.n	8009630 <create_name+0x150>
 800962c:	f048 0802 	orr.w	r8, r8, #2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009630:	f018 0f02 	tst.w	r8, #2
 8009634:	d106      	bne.n	8009644 <create_name+0x164>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009636:	9b01      	ldr	r3, [sp, #4]
 8009638:	f003 0303 	and.w	r3, r3, #3
 800963c:	2b01      	cmp	r3, #1
 800963e:	d054      	beq.n	80096ea <create_name+0x20a>
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009640:	2a04      	cmp	r2, #4
 8009642:	d055      	beq.n	80096f0 <create_name+0x210>
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009644:	f889 804b 	strb.w	r8, [r9, #75]	; 0x4b
	return FR_OK;
 8009648:	2000      	movs	r0, #0
}
 800964a:	b003      	add	sp, #12
 800964c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				cf |= NS_LOSS | NS_LFN; break;
 8009650:	f048 0803 	orr.w	r8, r8, #3
 8009654:	e7da      	b.n	800960c <create_name+0x12c>
			b <<= 2; continue;
 8009656:	9b01      	ldr	r3, [sp, #4]
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	b2db      	uxtb	r3, r3
 800965c:	9301      	str	r3, [sp, #4]
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800965e:	4623      	mov	r3, r4
 8009660:	f04f 0b0b 	mov.w	fp, #11
 8009664:	f04f 0a08 	mov.w	sl, #8
			b <<= 2; continue;
 8009668:	e7b4      	b.n	80095d4 <create_name+0xf4>
		if (w >= 0x80) {				/* Non ASCII character */
 800966a:	2e7f      	cmp	r6, #127	; 0x7f
 800966c:	d80b      	bhi.n	8009686 <create_name+0x1a6>
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800966e:	b9be      	cbnz	r6, 80096a0 <create_name+0x1c0>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009670:	f048 0803 	orr.w	r8, r8, #3
 8009674:	265f      	movs	r6, #95	; 0x5f
		dp->fn[i++] = (BYTE)w;
 8009676:	eb09 030a 	add.w	r3, r9, sl
 800967a:	f883 6040 	strb.w	r6, [r3, #64]	; 0x40
		w = lfn[si++];					/* Get an LFN character */
 800967e:	463b      	mov	r3, r7
		dp->fn[i++] = (BYTE)w;
 8009680:	f10a 0a01 	add.w	sl, sl, #1
 8009684:	e7a6      	b.n	80095d4 <create_name+0xf4>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009686:	2100      	movs	r1, #0
 8009688:	4630      	mov	r0, r6
 800968a:	f000 fe03 	bl	800a294 <ff_convert>
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800968e:	4606      	mov	r6, r0
 8009690:	b118      	cbz	r0, 800969a <create_name+0x1ba>
 8009692:	f1a0 0680 	sub.w	r6, r0, #128	; 0x80
 8009696:	4b1c      	ldr	r3, [pc, #112]	; (8009708 <create_name+0x228>)
 8009698:	5d9e      	ldrb	r6, [r3, r6]
			cf |= NS_LFN;				/* Force create LFN entry */
 800969a:	f048 0802 	orr.w	r8, r8, #2
 800969e:	e7e6      	b.n	800966e <create_name+0x18e>
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80096a0:	4631      	mov	r1, r6
 80096a2:	481a      	ldr	r0, [pc, #104]	; (800970c <create_name+0x22c>)
 80096a4:	f7fe fc7a 	bl	8007f9c <chk_chr>
 80096a8:	2800      	cmp	r0, #0
 80096aa:	d1e1      	bne.n	8009670 <create_name+0x190>
				if (IsUpper(w)) {		/* ASCII large capital */
 80096ac:	f1a6 0341 	sub.w	r3, r6, #65	; 0x41
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	2b19      	cmp	r3, #25
 80096b4:	d804      	bhi.n	80096c0 <create_name+0x1e0>
					b |= 2;
 80096b6:	9b01      	ldr	r3, [sp, #4]
 80096b8:	f043 0302 	orr.w	r3, r3, #2
 80096bc:	9301      	str	r3, [sp, #4]
 80096be:	e7da      	b.n	8009676 <create_name+0x196>
					if (IsLower(w)) {	/* ASCII small capital */
 80096c0:	f1a6 0361 	sub.w	r3, r6, #97	; 0x61
 80096c4:	b29b      	uxth	r3, r3
 80096c6:	2b19      	cmp	r3, #25
 80096c8:	d8d5      	bhi.n	8009676 <create_name+0x196>
						b |= 1; w -= 0x20;
 80096ca:	9b01      	ldr	r3, [sp, #4]
 80096cc:	f043 0301 	orr.w	r3, r3, #1
 80096d0:	9301      	str	r3, [sp, #4]
 80096d2:	3e20      	subs	r6, #32
 80096d4:	b2b6      	uxth	r6, r6
 80096d6:	e7ce      	b.n	8009676 <create_name+0x196>
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80096d8:	2305      	movs	r3, #5
 80096da:	f889 3040 	strb.w	r3, [r9, #64]	; 0x40
 80096de:	e799      	b.n	8009614 <create_name+0x134>
	if (ni == 8) b <<= 2;
 80096e0:	9b01      	ldr	r3, [sp, #4]
 80096e2:	009b      	lsls	r3, r3, #2
 80096e4:	b2db      	uxtb	r3, r3
 80096e6:	9301      	str	r3, [sp, #4]
 80096e8:	e797      	b.n	800961a <create_name+0x13a>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80096ea:	f048 0810 	orr.w	r8, r8, #16
 80096ee:	e7a7      	b.n	8009640 <create_name+0x160>
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80096f0:	f048 0808 	orr.w	r8, r8, #8
 80096f4:	e7a6      	b.n	8009644 <create_name+0x164>
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80096f6:	2006      	movs	r0, #6
 80096f8:	e7a7      	b.n	800964a <create_name+0x16a>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80096fa:	2006      	movs	r0, #6
 80096fc:	e7a5      	b.n	800964a <create_name+0x16a>
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80096fe:	2006      	movs	r0, #6
 8009700:	e7a3      	b.n	800964a <create_name+0x16a>
 8009702:	bf00      	nop
 8009704:	0800c384 	.word	0x0800c384
 8009708:	0800c2e8 	.word	0x0800c2e8
 800970c:	0800c390 	.word	0x0800c390

08009710 <xname_sum>:
{
 8009710:	b538      	push	{r3, r4, r5, lr}
	WORD sum = 0;
 8009712:	2400      	movs	r4, #0
	while ((chr = *name++) != 0) {
 8009714:	e011      	b.n	800973a <xname_sum+0x2a>
		chr = ff_wtoupper(chr);		/* File name needs to be ignored case */
 8009716:	f000 fdd9 	bl	800a2cc <ff_wtoupper>
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 800971a:	0863      	lsrs	r3, r4, #1
 800971c:	eb03 34c4 	add.w	r4, r3, r4, lsl #15
 8009720:	b2c3      	uxtb	r3, r0
 8009722:	fa13 f484 	uxtah	r4, r3, r4
 8009726:	b2a3      	uxth	r3, r4
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 8009728:	085c      	lsrs	r4, r3, #1
 800972a:	eb04 34c3 	add.w	r4, r4, r3, lsl #15
 800972e:	f3c0 200f 	ubfx	r0, r0, #8, #16
 8009732:	fa10 f484 	uxtah	r4, r0, r4
 8009736:	b2a4      	uxth	r4, r4
	while ((chr = *name++) != 0) {
 8009738:	4628      	mov	r0, r5
 800973a:	1c85      	adds	r5, r0, #2
 800973c:	8800      	ldrh	r0, [r0, #0]
 800973e:	2800      	cmp	r0, #0
 8009740:	d1e9      	bne.n	8009716 <xname_sum+0x6>
}
 8009742:	4620      	mov	r0, r4
 8009744:	bd38      	pop	{r3, r4, r5, pc}

08009746 <create_xdir>:
{
 8009746:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800974a:	4607      	mov	r7, r0
 800974c:	4688      	mov	r8, r1
	mem_set(dirb, 0, 2 * SZDIRE);
 800974e:	2240      	movs	r2, #64	; 0x40
 8009750:	2100      	movs	r1, #0
 8009752:	f7fe fc0f 	bl	8007f74 <mem_set>
	dirb[XDIR_Type] = 0x85;
 8009756:	2385      	movs	r3, #133	; 0x85
 8009758:	703b      	strb	r3, [r7, #0]
	dirb[XDIR_Type + SZDIRE] = 0xC0;
 800975a:	23c0      	movs	r3, #192	; 0xc0
 800975c:	f887 3020 	strb.w	r3, [r7, #32]
	nc = 0; nb = 1; chr = 1; i = SZDIRE * 2;
 8009760:	2501      	movs	r5, #1
 8009762:	2600      	movs	r6, #0
 8009764:	46a9      	mov	r9, r5
 8009766:	2440      	movs	r4, #64	; 0x40
 8009768:	e017      	b.n	800979a <create_xdir+0x54>
			st_word(dirb + i, chr); 		/* Store it */
 800976a:	4629      	mov	r1, r5
 800976c:	1938      	adds	r0, r7, r4
 800976e:	f7fe fbd7 	bl	8007f20 <st_word>
		} while ((i += 2) % SZDIRE != 0);
 8009772:	3402      	adds	r4, #2
 8009774:	f014 0f1f 	tst.w	r4, #31
 8009778:	d008      	beq.n	800978c <create_xdir+0x46>
			if (chr && (chr = lfn[nc]) != 0) nc++;	/* Get a character if exist */
 800977a:	2d00      	cmp	r5, #0
 800977c:	d0f5      	beq.n	800976a <create_xdir+0x24>
 800977e:	f838 5016 	ldrh.w	r5, [r8, r6, lsl #1]
 8009782:	2d00      	cmp	r5, #0
 8009784:	d0f1      	beq.n	800976a <create_xdir+0x24>
 8009786:	3601      	adds	r6, #1
 8009788:	b2f6      	uxtb	r6, r6
 800978a:	e7ee      	b.n	800976a <create_xdir+0x24>
		nb++;
 800978c:	f109 0901 	add.w	r9, r9, #1
 8009790:	fa5f f989 	uxtb.w	r9, r9
	} while (lfn[nc]);	/* Fill next entry if any char follows */
 8009794:	f838 3016 	ldrh.w	r3, [r8, r6, lsl #1]
 8009798:	b133      	cbz	r3, 80097a8 <create_xdir+0x62>
		dirb[i++] = 0xC1; dirb[i++] = 0;	/* Entry type C1 */
 800979a:	1c63      	adds	r3, r4, #1
 800979c:	22c1      	movs	r2, #193	; 0xc1
 800979e:	553a      	strb	r2, [r7, r4]
 80097a0:	2200      	movs	r2, #0
 80097a2:	54fa      	strb	r2, [r7, r3]
 80097a4:	3402      	adds	r4, #2
 80097a6:	e7e8      	b.n	800977a <create_xdir+0x34>
	dirb[XDIR_NumName] = nc;	/* Set name length */
 80097a8:	f887 6023 	strb.w	r6, [r7, #35]	; 0x23
	dirb[XDIR_NumSec] = nb;		/* Set block length */
 80097ac:	f887 9001 	strb.w	r9, [r7, #1]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 80097b0:	4640      	mov	r0, r8
 80097b2:	f7ff ffad 	bl	8009710 <xname_sum>
 80097b6:	4601      	mov	r1, r0
 80097b8:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80097bc:	f7fe fbb0 	bl	8007f20 <st_word>
}
 80097c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080097c4 <cmp_lfn>:
{
 80097c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097c8:	4681      	mov	r9, r0
 80097ca:	460f      	mov	r7, r1
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80097cc:	f101 001a 	add.w	r0, r1, #26
 80097d0:	f7fe fb42 	bl	8007e58 <ld_word>
 80097d4:	bbb8      	cbnz	r0, 8009846 <cmp_lfn+0x82>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80097d6:	783d      	ldrb	r5, [r7, #0]
 80097d8:	f005 053f 	and.w	r5, r5, #63	; 0x3f
 80097dc:	3d01      	subs	r5, #1
 80097de:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80097e2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80097e6:	f04f 0801 	mov.w	r8, #1
 80097ea:	2400      	movs	r4, #0
 80097ec:	e004      	b.n	80097f8 <cmp_lfn+0x34>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80097ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80097f2:	4298      	cmp	r0, r3
 80097f4:	d12e      	bne.n	8009854 <cmp_lfn+0x90>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80097f6:	3401      	adds	r4, #1
 80097f8:	2c0c      	cmp	r4, #12
 80097fa:	d818      	bhi.n	800982e <cmp_lfn+0x6a>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80097fc:	4b19      	ldr	r3, [pc, #100]	; (8009864 <cmp_lfn+0xa0>)
 80097fe:	5d18      	ldrb	r0, [r3, r4]
 8009800:	4438      	add	r0, r7
 8009802:	f7fe fb29 	bl	8007e58 <ld_word>
 8009806:	4606      	mov	r6, r0
		if (wc) {
 8009808:	f1b8 0f00 	cmp.w	r8, #0
 800980c:	d0ef      	beq.n	80097ee <cmp_lfn+0x2a>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800980e:	2dfe      	cmp	r5, #254	; 0xfe
 8009810:	d81c      	bhi.n	800984c <cmp_lfn+0x88>
 8009812:	f000 fd5b 	bl	800a2cc <ff_wtoupper>
 8009816:	4680      	mov	r8, r0
 8009818:	f105 0a01 	add.w	sl, r5, #1
 800981c:	f839 0015 	ldrh.w	r0, [r9, r5, lsl #1]
 8009820:	f000 fd54 	bl	800a2cc <ff_wtoupper>
 8009824:	4580      	cmp	r8, r0
 8009826:	d113      	bne.n	8009850 <cmp_lfn+0x8c>
			wc = uc;
 8009828:	46b0      	mov	r8, r6
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800982a:	4655      	mov	r5, sl
 800982c:	e7e3      	b.n	80097f6 <cmp_lfn+0x32>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800982e:	783b      	ldrb	r3, [r7, #0]
 8009830:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009834:	d010      	beq.n	8009858 <cmp_lfn+0x94>
 8009836:	f1b8 0f00 	cmp.w	r8, #0
 800983a:	d00f      	beq.n	800985c <cmp_lfn+0x98>
 800983c:	f839 3015 	ldrh.w	r3, [r9, r5, lsl #1]
 8009840:	b973      	cbnz	r3, 8009860 <cmp_lfn+0x9c>
	return 1;		/* The part of LFN matched */
 8009842:	2001      	movs	r0, #1
 8009844:	e000      	b.n	8009848 <cmp_lfn+0x84>
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8009846:	2000      	movs	r0, #0
}
 8009848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				return 0;					/* Not matched */
 800984c:	2000      	movs	r0, #0
 800984e:	e7fb      	b.n	8009848 <cmp_lfn+0x84>
 8009850:	2000      	movs	r0, #0
 8009852:	e7f9      	b.n	8009848 <cmp_lfn+0x84>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009854:	2000      	movs	r0, #0
 8009856:	e7f7      	b.n	8009848 <cmp_lfn+0x84>
	return 1;		/* The part of LFN matched */
 8009858:	2001      	movs	r0, #1
 800985a:	e7f5      	b.n	8009848 <cmp_lfn+0x84>
 800985c:	2001      	movs	r0, #1
 800985e:	e7f3      	b.n	8009848 <cmp_lfn+0x84>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009860:	2000      	movs	r0, #0
 8009862:	e7f1      	b.n	8009848 <cmp_lfn+0x84>
 8009864:	0800c368 	.word	0x0800c368

08009868 <dir_find>:
{
 8009868:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800986c:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 800986e:	6807      	ldr	r7, [r0, #0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009870:	2100      	movs	r1, #0
 8009872:	f7ff fa96 	bl	8008da2 <dir_sdi>
	if (res != FR_OK) return res;
 8009876:	4680      	mov	r8, r0
 8009878:	2800      	cmp	r0, #0
 800987a:	f040 80a0 	bne.w	80099be <dir_find+0x156>
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800987e:	783b      	ldrb	r3, [r7, #0]
 8009880:	2b04      	cmp	r3, #4
 8009882:	d006      	beq.n	8009892 <dir_find+0x2a>
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009884:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009888:	64e3      	str	r3, [r4, #76]	; 0x4c
 800988a:	f04f 09ff 	mov.w	r9, #255	; 0xff
 800988e:	464e      	mov	r6, r9
 8009890:	e042      	b.n	8009918 <dir_find+0xb0>
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 8009892:	68f8      	ldr	r0, [r7, #12]
 8009894:	f7ff ff3c 	bl	8009710 <xname_sum>
 8009898:	4683      	mov	fp, r0
		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800989a:	e01e      	b.n	80098da <dir_find+0x72>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800989c:	6938      	ldr	r0, [r7, #16]
 800989e:	4430      	add	r0, r6
 80098a0:	f7fe fada 	bl	8007e58 <ld_word>
 80098a4:	f000 fd12 	bl	800a2cc <ff_wtoupper>
 80098a8:	4682      	mov	sl, r0
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	f833 0019 	ldrh.w	r0, [r3, r9, lsl #1]
 80098b0:	f000 fd0c 	bl	800a2cc <ff_wtoupper>
 80098b4:	4582      	cmp	sl, r0
 80098b6:	d10a      	bne.n	80098ce <dir_find+0x66>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 80098b8:	3d01      	subs	r5, #1
 80098ba:	b2ed      	uxtb	r5, r5
 80098bc:	3602      	adds	r6, #2
 80098be:	f109 0901 	add.w	r9, r9, #1
 80098c2:	b125      	cbz	r5, 80098ce <dir_find+0x66>
				if ((di % SZDIRE) == 0) di += 2;
 80098c4:	f016 0f1f 	tst.w	r6, #31
 80098c8:	d1e8      	bne.n	800989c <dir_find+0x34>
 80098ca:	3602      	adds	r6, #2
 80098cc:	e7e6      	b.n	800989c <dir_find+0x34>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 80098ce:	b925      	cbnz	r5, 80098da <dir_find+0x72>
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f833 3019 	ldrh.w	r3, [r3, r9, lsl #1]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d071      	beq.n	80099be <dir_find+0x156>
		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 80098da:	2100      	movs	r1, #0
 80098dc:	4620      	mov	r0, r4
 80098de:	f7ff fd27 	bl	8009330 <dir_read>
 80098e2:	4680      	mov	r8, r0
 80098e4:	2800      	cmp	r0, #0
 80098e6:	d16a      	bne.n	80099be <dir_find+0x156>
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 80098e8:	693d      	ldr	r5, [r7, #16]
 80098ea:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80098ee:	f7fe fab3 	bl	8007e58 <ld_word>
 80098f2:	4558      	cmp	r0, fp
 80098f4:	d1f1      	bne.n	80098da <dir_find+0x72>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 80098f6:	f895 5023 	ldrb.w	r5, [r5, #35]	; 0x23
 80098fa:	f04f 0900 	mov.w	r9, #0
 80098fe:	2640      	movs	r6, #64	; 0x40
 8009900:	e7df      	b.n	80098c2 <dir_find+0x5a>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009902:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009906:	64e3      	str	r3, [r4, #76]	; 0x4c
 8009908:	26ff      	movs	r6, #255	; 0xff
		res = dir_next(dp, 0);	/* Next entry */
 800990a:	2100      	movs	r1, #0
 800990c:	4620      	mov	r0, r4
 800990e:	f7ff fbea 	bl	80090e6 <dir_next>
	} while (res == FR_OK);
 8009912:	4680      	mov	r8, r0
 8009914:	2800      	cmp	r0, #0
 8009916:	d152      	bne.n	80099be <dir_find+0x156>
		res = move_window(fs, dp->sect);
 8009918:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800991a:	4638      	mov	r0, r7
 800991c:	f7fe fdb3 	bl	8008486 <move_window>
		if (res != FR_OK) break;
 8009920:	4680      	mov	r8, r0
 8009922:	2800      	cmp	r0, #0
 8009924:	d14b      	bne.n	80099be <dir_find+0x156>
		c = dp->dir[DIR_Name];
 8009926:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8009928:	782b      	ldrb	r3, [r5, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800992a:	2b00      	cmp	r3, #0
 800992c:	d045      	beq.n	80099ba <dir_find+0x152>
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800992e:	7ae9      	ldrb	r1, [r5, #11]
 8009930:	f001 023f 	and.w	r2, r1, #63	; 0x3f
 8009934:	71a2      	strb	r2, [r4, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009936:	2be5      	cmp	r3, #229	; 0xe5
 8009938:	d0e3      	beq.n	8009902 <dir_find+0x9a>
 800993a:	f011 0f08 	tst.w	r1, #8
 800993e:	d001      	beq.n	8009944 <dir_find+0xdc>
 8009940:	2a0f      	cmp	r2, #15
 8009942:	d1de      	bne.n	8009902 <dir_find+0x9a>
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009944:	2a0f      	cmp	r2, #15
 8009946:	d016      	beq.n	8009976 <dir_find+0x10e>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009948:	b926      	cbnz	r6, 8009954 <dir_find+0xec>
 800994a:	4628      	mov	r0, r5
 800994c:	f7fe fd00 	bl	8008350 <sum_sfn>
 8009950:	4548      	cmp	r0, r9
 8009952:	d034      	beq.n	80099be <dir_find+0x156>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009954:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 8009958:	f013 0f01 	tst.w	r3, #1
 800995c:	d106      	bne.n	800996c <dir_find+0x104>
 800995e:	220b      	movs	r2, #11
 8009960:	f104 0140 	add.w	r1, r4, #64	; 0x40
 8009964:	4628      	mov	r0, r5
 8009966:	f7fe fb0a 	bl	8007f7e <mem_cmp>
 800996a:	b340      	cbz	r0, 80099be <dir_find+0x156>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800996c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009970:	64e3      	str	r3, [r4, #76]	; 0x4c
 8009972:	26ff      	movs	r6, #255	; 0xff
 8009974:	e7c9      	b.n	800990a <dir_find+0xa2>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009976:	f894 204b 	ldrb.w	r2, [r4, #75]	; 0x4b
 800997a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800997e:	d1c4      	bne.n	800990a <dir_find+0xa2>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009980:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009984:	d006      	beq.n	8009994 <dir_find+0x12c>
						sum = dp->dir[LDIR_Chksum];
 8009986:	f895 900d 	ldrb.w	r9, [r5, #13]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800998a:	f003 03bf 	and.w	r3, r3, #191	; 0xbf
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800998e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8009990:	64e2      	str	r2, [r4, #76]	; 0x4c
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009992:	461e      	mov	r6, r3
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009994:	42b3      	cmp	r3, r6
 8009996:	d001      	beq.n	800999c <dir_find+0x134>
 8009998:	26ff      	movs	r6, #255	; 0xff
 800999a:	e7b6      	b.n	800990a <dir_find+0xa2>
 800999c:	7b6b      	ldrb	r3, [r5, #13]
 800999e:	454b      	cmp	r3, r9
 80099a0:	d001      	beq.n	80099a6 <dir_find+0x13e>
 80099a2:	26ff      	movs	r6, #255	; 0xff
 80099a4:	e7b1      	b.n	800990a <dir_find+0xa2>
 80099a6:	4629      	mov	r1, r5
 80099a8:	68f8      	ldr	r0, [r7, #12]
 80099aa:	f7ff ff0b 	bl	80097c4 <cmp_lfn>
 80099ae:	b110      	cbz	r0, 80099b6 <dir_find+0x14e>
 80099b0:	3e01      	subs	r6, #1
 80099b2:	b2f6      	uxtb	r6, r6
 80099b4:	e7a9      	b.n	800990a <dir_find+0xa2>
 80099b6:	26ff      	movs	r6, #255	; 0xff
 80099b8:	e7a7      	b.n	800990a <dir_find+0xa2>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80099ba:	f04f 0804 	mov.w	r8, #4
}
 80099be:	4640      	mov	r0, r8
 80099c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080099c4 <follow_path>:
{
 80099c4:	b530      	push	{r4, r5, lr}
 80099c6:	b083      	sub	sp, #12
 80099c8:	4604      	mov	r4, r0
 80099ca:	9101      	str	r1, [sp, #4]
	FATFS *fs = obj->fs;
 80099cc:	6805      	ldr	r5, [r0, #0]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80099ce:	e001      	b.n	80099d4 <follow_path+0x10>
 80099d0:	3301      	adds	r3, #1
 80099d2:	9301      	str	r3, [sp, #4]
 80099d4:	9b01      	ldr	r3, [sp, #4]
 80099d6:	781a      	ldrb	r2, [r3, #0]
 80099d8:	2a5c      	cmp	r2, #92	; 0x5c
 80099da:	bf18      	it	ne
 80099dc:	2a2f      	cmpne	r2, #47	; 0x2f
 80099de:	d0f7      	beq.n	80099d0 <follow_path+0xc>
		obj->sclust = 0;					/* Start from root directory */
 80099e0:	2200      	movs	r2, #0
 80099e2:	60a2      	str	r2, [r4, #8]
	obj->n_frag = 0;	/* Invalidate last fragment counter of the object */
 80099e4:	61e2      	str	r2, [r4, #28]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80099e6:	781b      	ldrb	r3, [r3, #0]
 80099e8:	2b1f      	cmp	r3, #31
 80099ea:	d81b      	bhi.n	8009a24 <follow_path+0x60>
		dp->fn[NSFLAG] = NS_NONAME;
 80099ec:	2380      	movs	r3, #128	; 0x80
 80099ee:	f884 304b 	strb.w	r3, [r4, #75]	; 0x4b
		res = dir_sdi(dp, 0);
 80099f2:	4611      	mov	r1, r2
 80099f4:	4620      	mov	r0, r4
 80099f6:	f7ff f9d4 	bl	8008da2 <dir_sdi>
 80099fa:	4603      	mov	r3, r0
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	b003      	add	sp, #12
 8009a00:	bd30      	pop	{r4, r5, pc}
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009a02:	2804      	cmp	r0, #4
 8009a04:	d1fa      	bne.n	80099fc <follow_path+0x38>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009a06:	f012 0f04 	tst.w	r2, #4
 8009a0a:	d1f7      	bne.n	80099fc <follow_path+0x38>
 8009a0c:	2305      	movs	r3, #5
 8009a0e:	e7f5      	b.n	80099fc <follow_path+0x38>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009a10:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8009a14:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009a16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a1a:	4419      	add	r1, r3
 8009a1c:	4628      	mov	r0, r5
 8009a1e:	f7fe fba1 	bl	8008164 <ld_clust>
 8009a22:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009a24:	a901      	add	r1, sp, #4
 8009a26:	4620      	mov	r0, r4
 8009a28:	f7ff fd5a 	bl	80094e0 <create_name>
			if (res != FR_OK) break;
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	2800      	cmp	r0, #0
 8009a30:	d1e4      	bne.n	80099fc <follow_path+0x38>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009a32:	4620      	mov	r0, r4
 8009a34:	f7ff ff18 	bl	8009868 <dir_find>
			ns = dp->fn[NSFLAG];
 8009a38:	f894 204b 	ldrb.w	r2, [r4, #75]	; 0x4b
			if (res != FR_OK) {				/* Failed to find the object */
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	2800      	cmp	r0, #0
 8009a40:	d1df      	bne.n	8009a02 <follow_path+0x3e>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009a42:	f012 0f04 	tst.w	r2, #4
 8009a46:	d1d9      	bne.n	80099fc <follow_path+0x38>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009a48:	79a3      	ldrb	r3, [r4, #6]
 8009a4a:	f013 0f10 	tst.w	r3, #16
 8009a4e:	d01e      	beq.n	8009a8e <follow_path+0xca>
			if (fs->fs_type == FS_EXFAT) {		/* Save containing directory information for next dir */
 8009a50:	782b      	ldrb	r3, [r5, #0]
 8009a52:	2b04      	cmp	r3, #4
 8009a54:	d1dc      	bne.n	8009a10 <follow_path+0x4c>
				obj->c_scl = obj->sclust;
 8009a56:	68a3      	ldr	r3, [r4, #8]
 8009a58:	6223      	str	r3, [r4, #32]
				obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 8009a5a:	6923      	ldr	r3, [r4, #16]
 8009a5c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009a60:	79e2      	ldrb	r2, [r4, #7]
 8009a62:	4313      	orrs	r3, r2
 8009a64:	6263      	str	r3, [r4, #36]	; 0x24
				obj->c_ofs = dp->blk_ofs;
 8009a66:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009a68:	62a3      	str	r3, [r4, #40]	; 0x28
				obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Open next directory */
 8009a6a:	6928      	ldr	r0, [r5, #16]
 8009a6c:	3034      	adds	r0, #52	; 0x34
 8009a6e:	f7fe f9f8 	bl	8007e62 <ld_dword>
 8009a72:	60a0      	str	r0, [r4, #8]
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 8009a74:	692b      	ldr	r3, [r5, #16]
 8009a76:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8009a7a:	f003 0302 	and.w	r3, r3, #2
 8009a7e:	71e3      	strb	r3, [r4, #7]
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 8009a80:	6928      	ldr	r0, [r5, #16]
 8009a82:	3038      	adds	r0, #56	; 0x38
 8009a84:	f7fe f9f8 	bl	8007e78 <ld_qword>
 8009a88:	e9c4 0104 	strd	r0, r1, [r4, #16]
 8009a8c:	e7ca      	b.n	8009a24 <follow_path+0x60>
				res = FR_NO_PATH; break;
 8009a8e:	2305      	movs	r3, #5
 8009a90:	e7b4      	b.n	80099fc <follow_path+0x38>
	...

08009a94 <dir_register>:
{
 8009a94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009a98:	b09b      	sub	sp, #108	; 0x6c
	FATFS *fs = dp->obj.fs;
 8009a9a:	6805      	ldr	r5, [r0, #0]
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009a9c:	f890 304b 	ldrb.w	r3, [r0, #75]	; 0x4b
 8009aa0:	f013 0fa0 	tst.w	r3, #160	; 0xa0
 8009aa4:	f040 80e6 	bne.w	8009c74 <dir_register+0x1e0>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009aa8:	2400      	movs	r4, #0
 8009aaa:	e000      	b.n	8009aae <dir_register+0x1a>
 8009aac:	3401      	adds	r4, #1
 8009aae:	68eb      	ldr	r3, [r5, #12]
 8009ab0:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d1f9      	bne.n	8009aac <dir_register+0x18>
 8009ab8:	4606      	mov	r6, r0
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 8009aba:	782b      	ldrb	r3, [r5, #0]
 8009abc:	2b04      	cmp	r3, #4
 8009abe:	d022      	beq.n	8009b06 <dir_register+0x72>
	mem_cpy(sn, dp->fn, 12);
 8009ac0:	f100 0740 	add.w	r7, r0, #64	; 0x40
 8009ac4:	220c      	movs	r2, #12
 8009ac6:	4639      	mov	r1, r7
 8009ac8:	a817      	add	r0, sp, #92	; 0x5c
 8009aca:	f7fe fa4a 	bl	8007f62 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009ace:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8009ad2:	f013 0f01 	tst.w	r3, #1
 8009ad6:	d075      	beq.n	8009bc4 <dir_register+0x130>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009ad8:	2340      	movs	r3, #64	; 0x40
 8009ada:	f886 304b 	strb.w	r3, [r6, #75]	; 0x4b
		for (n = 1; n < 100; n++) {
 8009ade:	f04f 0801 	mov.w	r8, #1
 8009ae2:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8009ae6:	d863      	bhi.n	8009bb0 <dir_register+0x11c>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009ae8:	4643      	mov	r3, r8
 8009aea:	68ea      	ldr	r2, [r5, #12]
 8009aec:	a917      	add	r1, sp, #92	; 0x5c
 8009aee:	4638      	mov	r0, r7
 8009af0:	f7fe fbde 	bl	80082b0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009af4:	4630      	mov	r0, r6
 8009af6:	f7ff feb7 	bl	8009868 <dir_find>
			if (res != FR_OK) break;
 8009afa:	4681      	mov	r9, r0
 8009afc:	2800      	cmp	r0, #0
 8009afe:	d157      	bne.n	8009bb0 <dir_register+0x11c>
		for (n = 1; n < 100; n++) {
 8009b00:	f108 0801 	add.w	r8, r8, #1
 8009b04:	e7ed      	b.n	8009ae2 <dir_register+0x4e>
		nent = (nlen + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 8009b06:	340e      	adds	r4, #14
 8009b08:	4b5f      	ldr	r3, [pc, #380]	; (8009c88 <dir_register+0x1f4>)
 8009b0a:	fba3 3404 	umull	r3, r4, r3, r4
 8009b0e:	08e4      	lsrs	r4, r4, #3
		res = dir_alloc(dp, nent);		/* Allocate entries */
 8009b10:	1ca1      	adds	r1, r4, #2
 8009b12:	f7ff fc82 	bl	800941a <dir_alloc>
		if (res != FR_OK) return res;
 8009b16:	4681      	mov	r9, r0
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	f040 80ad 	bne.w	8009c78 <dir_register+0x1e4>
		dp->blk_ofs = dp->dptr - SZDIRE * (nent - 1);	/* Set the allocated entry block offset */
 8009b1e:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8009b20:	4a5a      	ldr	r2, [pc, #360]	; (8009c8c <dir_register+0x1f8>)
 8009b22:	4422      	add	r2, r4
 8009b24:	eba3 1342 	sub.w	r3, r3, r2, lsl #5
 8009b28:	64f3      	str	r3, [r6, #76]	; 0x4c
		if (dp->obj.sclust != 0 && (dp->obj.stat & 4)) {	/* Has the sub-directory been stretched? */
 8009b2a:	68b3      	ldr	r3, [r6, #8]
 8009b2c:	b11b      	cbz	r3, 8009b36 <dir_register+0xa2>
 8009b2e:	79f3      	ldrb	r3, [r6, #7]
 8009b30:	f013 0f04 	tst.w	r3, #4
 8009b34:	d104      	bne.n	8009b40 <dir_register+0xac>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 8009b36:	68e9      	ldr	r1, [r5, #12]
 8009b38:	6928      	ldr	r0, [r5, #16]
 8009b3a:	f7ff fe04 	bl	8009746 <create_xdir>
		return FR_OK;
 8009b3e:	e09b      	b.n	8009c78 <dir_register+0x1e4>
			dp->obj.objsize += (DWORD)fs->csize * SS(fs);	/* Increase the directory size by cluster size */
 8009b40:	8969      	ldrh	r1, [r5, #10]
 8009b42:	0249      	lsls	r1, r1, #9
 8009b44:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 8009b48:	1857      	adds	r7, r2, r1
 8009b4a:	f143 0800 	adc.w	r8, r3, #0
 8009b4e:	e9c6 7804 	strd	r7, r8, [r6, #16]
			res = fill_first_frag(&dp->obj);				/* Fill first fragment on the FAT if needed */
 8009b52:	4630      	mov	r0, r6
 8009b54:	f7ff f85a 	bl	8008c0c <fill_first_frag>
			if (res != FR_OK) return res;
 8009b58:	b108      	cbz	r0, 8009b5e <dir_register+0xca>
 8009b5a:	4681      	mov	r9, r0
 8009b5c:	e08c      	b.n	8009c78 <dir_register+0x1e4>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 8009b5e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b62:	6b71      	ldr	r1, [r6, #52]	; 0x34
 8009b64:	4630      	mov	r0, r6
 8009b66:	f7ff f839 	bl	8008bdc <fill_last_frag>
			if (res != FR_OK) return res;
 8009b6a:	b108      	cbz	r0, 8009b70 <dir_register+0xdc>
 8009b6c:	4681      	mov	r9, r0
 8009b6e:	e083      	b.n	8009c78 <dir_register+0x1e4>
			res = load_obj_dir(&dj, &dp->obj);				/* Load the object status */
 8009b70:	4631      	mov	r1, r6
 8009b72:	4668      	mov	r0, sp
 8009b74:	f7ff fbc0 	bl	80092f8 <load_obj_dir>
			if (res != FR_OK) return res;
 8009b78:	b108      	cbz	r0, 8009b7e <dir_register+0xea>
 8009b7a:	4681      	mov	r9, r0
 8009b7c:	e07c      	b.n	8009c78 <dir_register+0x1e4>
			st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);		/* Update the allocation status */
 8009b7e:	6928      	ldr	r0, [r5, #16]
 8009b80:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 8009b84:	3038      	adds	r0, #56	; 0x38
 8009b86:	f7fe f9d9 	bl	8007f3c <st_qword>
			st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 8009b8a:	6928      	ldr	r0, [r5, #16]
 8009b8c:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 8009b90:	3028      	adds	r0, #40	; 0x28
 8009b92:	f7fe f9d3 	bl	8007f3c <st_qword>
			fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;
 8009b96:	79f3      	ldrb	r3, [r6, #7]
 8009b98:	692a      	ldr	r2, [r5, #16]
 8009b9a:	f043 0301 	orr.w	r3, r3, #1
 8009b9e:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
			res = store_xdir(&dj);							/* Store the object status */
 8009ba2:	4668      	mov	r0, sp
 8009ba4:	f7ff fc6d 	bl	8009482 <store_xdir>
			if (res != FR_OK) return res;
 8009ba8:	2800      	cmp	r0, #0
 8009baa:	d0c4      	beq.n	8009b36 <dir_register+0xa2>
 8009bac:	4681      	mov	r9, r0
 8009bae:	e063      	b.n	8009c78 <dir_register+0x1e4>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009bb0:	f1b8 0f64 	cmp.w	r8, #100	; 0x64
 8009bb4:	d064      	beq.n	8009c80 <dir_register+0x1ec>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009bb6:	f1b9 0f04 	cmp.w	r9, #4
 8009bba:	d15d      	bne.n	8009c78 <dir_register+0x1e4>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009bbc:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8009bc0:	f886 304b 	strb.w	r3, [r6, #75]	; 0x4b
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009bc4:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8009bc8:	f013 0f02 	tst.w	r3, #2
 8009bcc:	d02a      	beq.n	8009c24 <dir_register+0x190>
 8009bce:	340c      	adds	r4, #12
 8009bd0:	4b2f      	ldr	r3, [pc, #188]	; (8009c90 <dir_register+0x1fc>)
 8009bd2:	fba3 3404 	umull	r3, r4, r3, r4
 8009bd6:	08a4      	lsrs	r4, r4, #2
 8009bd8:	3401      	adds	r4, #1
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009bda:	4621      	mov	r1, r4
 8009bdc:	4630      	mov	r0, r6
 8009bde:	f7ff fc1c 	bl	800941a <dir_alloc>
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009be2:	4681      	mov	r9, r0
 8009be4:	b908      	cbnz	r0, 8009bea <dir_register+0x156>
 8009be6:	3c01      	subs	r4, #1
 8009be8:	d11e      	bne.n	8009c28 <dir_register+0x194>
	if (res == FR_OK) {
 8009bea:	f1b9 0f00 	cmp.w	r9, #0
 8009bee:	d143      	bne.n	8009c78 <dir_register+0x1e4>
		res = move_window(fs, dp->sect);
 8009bf0:	6bb1      	ldr	r1, [r6, #56]	; 0x38
 8009bf2:	4628      	mov	r0, r5
 8009bf4:	f7fe fc47 	bl	8008486 <move_window>
		if (res == FR_OK) {
 8009bf8:	4681      	mov	r9, r0
 8009bfa:	2800      	cmp	r0, #0
 8009bfc:	d13c      	bne.n	8009c78 <dir_register+0x1e4>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009bfe:	2220      	movs	r2, #32
 8009c00:	2100      	movs	r1, #0
 8009c02:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 8009c04:	f7fe f9b6 	bl	8007f74 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009c08:	220b      	movs	r2, #11
 8009c0a:	4639      	mov	r1, r7
 8009c0c:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 8009c0e:	f7fe f9a8 	bl	8007f62 <mem_cpy>
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009c12:	f896 304b 	ldrb.w	r3, [r6, #75]	; 0x4b
 8009c16:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 8009c18:	f003 0318 	and.w	r3, r3, #24
 8009c1c:	7313      	strb	r3, [r2, #12]
			fs->wflag = 1;
 8009c1e:	2301      	movs	r3, #1
 8009c20:	70eb      	strb	r3, [r5, #3]
 8009c22:	e029      	b.n	8009c78 <dir_register+0x1e4>
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009c24:	2401      	movs	r4, #1
 8009c26:	e7d8      	b.n	8009bda <dir_register+0x146>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009c28:	6b31      	ldr	r1, [r6, #48]	; 0x30
 8009c2a:	eba1 1144 	sub.w	r1, r1, r4, lsl #5
 8009c2e:	4630      	mov	r0, r6
 8009c30:	f7ff f8b7 	bl	8008da2 <dir_sdi>
		if (res == FR_OK) {
 8009c34:	4681      	mov	r9, r0
 8009c36:	2800      	cmp	r0, #0
 8009c38:	d1d7      	bne.n	8009bea <dir_register+0x156>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009c3a:	4638      	mov	r0, r7
 8009c3c:	f7fe fb88 	bl	8008350 <sum_sfn>
 8009c40:	4680      	mov	r8, r0
				res = move_window(fs, dp->sect);
 8009c42:	6bb1      	ldr	r1, [r6, #56]	; 0x38
 8009c44:	4628      	mov	r0, r5
 8009c46:	f7fe fc1e 	bl	8008486 <move_window>
				if (res != FR_OK) break;
 8009c4a:	4681      	mov	r9, r0
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	d1cc      	bne.n	8009bea <dir_register+0x156>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009c50:	4643      	mov	r3, r8
 8009c52:	b2e2      	uxtb	r2, r4
 8009c54:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
 8009c56:	68e8      	ldr	r0, [r5, #12]
 8009c58:	f7fe faee 	bl	8008238 <put_lfn>
				fs->wflag = 1;
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	70eb      	strb	r3, [r5, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009c60:	2100      	movs	r1, #0
 8009c62:	4630      	mov	r0, r6
 8009c64:	f7ff fa3f 	bl	80090e6 <dir_next>
			} while (res == FR_OK && --nent);
 8009c68:	4681      	mov	r9, r0
 8009c6a:	2800      	cmp	r0, #0
 8009c6c:	d1bd      	bne.n	8009bea <dir_register+0x156>
 8009c6e:	3c01      	subs	r4, #1
 8009c70:	d1e7      	bne.n	8009c42 <dir_register+0x1ae>
 8009c72:	e7ba      	b.n	8009bea <dir_register+0x156>
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009c74:	f04f 0906 	mov.w	r9, #6
}
 8009c78:	4648      	mov	r0, r9
 8009c7a:	b01b      	add	sp, #108	; 0x6c
 8009c7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009c80:	f04f 0907 	mov.w	r9, #7
 8009c84:	e7f8      	b.n	8009c78 <dir_register+0x1e4>
 8009c86:	bf00      	nop
 8009c88:	88888889 	.word	0x88888889
 8009c8c:	08000001 	.word	0x08000001
 8009c90:	4ec4ec4f 	.word	0x4ec4ec4f

08009c94 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009c94:	b570      	push	{r4, r5, r6, lr}
 8009c96:	b084      	sub	sp, #16
 8009c98:	9001      	str	r0, [sp, #4]
 8009c9a:	9100      	str	r1, [sp, #0]
 8009c9c:	4614      	mov	r4, r2
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009c9e:	a804      	add	r0, sp, #16
 8009ca0:	f840 1d04 	str.w	r1, [r0, #-4]!


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009ca4:	f7fe fb7a 	bl	800839c <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8009ca8:	1e05      	subs	r5, r0, #0
 8009caa:	db21      	blt.n	8009cf0 <f_mount+0x5c>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009cac:	4b11      	ldr	r3, [pc, #68]	; (8009cf4 <f_mount+0x60>)
 8009cae:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]

	if (cfs) {
 8009cb2:	b126      	cbz	r6, 8009cbe <f_mount+0x2a>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009cb4:	4630      	mov	r0, r6
 8009cb6:	f7fe fa15 	bl	80080e4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009cba:	2300      	movs	r3, #0
 8009cbc:	7033      	strb	r3, [r6, #0]
	}

	if (fs) {
 8009cbe:	9b01      	ldr	r3, [sp, #4]
 8009cc0:	b10b      	cbz	r3, 8009cc6 <f_mount+0x32>
		fs->fs_type = 0;				/* Clear new fs object */
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009cc6:	9b01      	ldr	r3, [sp, #4]
 8009cc8:	4a0a      	ldr	r2, [pc, #40]	; (8009cf4 <f_mount+0x60>)
 8009cca:	f842 3025 	str.w	r3, [r2, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009cce:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
 8009cd2:	bf18      	it	ne
 8009cd4:	2401      	movne	r4, #1
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	bf08      	it	eq
 8009cda:	2401      	moveq	r4, #1
 8009cdc:	b114      	cbz	r4, 8009ce4 <f_mount+0x50>
 8009cde:	2000      	movs	r0, #0

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 8009ce0:	b004      	add	sp, #16
 8009ce2:	bd70      	pop	{r4, r5, r6, pc}
	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	a901      	add	r1, sp, #4
 8009ce8:	4668      	mov	r0, sp
 8009cea:	f7fe fc2f 	bl	800854c <find_volume>
	LEAVE_FF(fs, res);
 8009cee:	e7f7      	b.n	8009ce0 <f_mount+0x4c>
	if (vol < 0) return FR_INVALID_DRIVE;
 8009cf0:	200b      	movs	r0, #11
 8009cf2:	e7f5      	b.n	8009ce0 <f_mount+0x4c>
 8009cf4:	20000314 	.word	0x20000314

08009cf8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cfc:	b09b      	sub	sp, #108	; 0x6c
 8009cfe:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009d00:	2800      	cmp	r0, #0
 8009d02:	f000 81ab 	beq.w	800a05c <f_open+0x364>
 8009d06:	4604      	mov	r4, r0
 8009d08:	4616      	mov	r6, r2

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009d0a:	f002 073f 	and.w	r7, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 8009d0e:	463a      	mov	r2, r7
 8009d10:	a903      	add	r1, sp, #12
 8009d12:	a801      	add	r0, sp, #4
 8009d14:	f7fe fc1a 	bl	800854c <find_volume>
	if (res == FR_OK) {
 8009d18:	4605      	mov	r5, r0
 8009d1a:	b130      	cbz	r0, 8009d2a <f_open+0x32>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009d1c:	b10d      	cbz	r5, 8009d22 <f_open+0x2a>
 8009d1e:	2300      	movs	r3, #0
 8009d20:	6023      	str	r3, [r4, #0]

	LEAVE_FF(fs, res);
}
 8009d22:	4628      	mov	r0, r5
 8009d24:	b01b      	add	sp, #108	; 0x6c
 8009d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		dj.obj.fs = fs;
 8009d2a:	9b03      	ldr	r3, [sp, #12]
 8009d2c:	9304      	str	r3, [sp, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 8009d2e:	9901      	ldr	r1, [sp, #4]
 8009d30:	a804      	add	r0, sp, #16
 8009d32:	f7ff fe47 	bl	80099c4 <follow_path>
		if (res == FR_OK) {
 8009d36:	4605      	mov	r5, r0
 8009d38:	b960      	cbnz	r0, 8009d54 <f_open+0x5c>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009d3a:	f99d 305b 	ldrsb.w	r3, [sp, #91]	; 0x5b
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	db5b      	blt.n	8009dfa <f_open+0x102>
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009d42:	f037 0301 	bics.w	r3, r7, #1
 8009d46:	bf14      	ite	ne
 8009d48:	2101      	movne	r1, #1
 8009d4a:	2100      	moveq	r1, #0
 8009d4c:	a804      	add	r0, sp, #16
 8009d4e:	f7fe f92d 	bl	8007fac <chk_lock>
 8009d52:	4605      	mov	r5, r0
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009d54:	f016 0f1c 	tst.w	r6, #28
 8009d58:	f000 80ba 	beq.w	8009ed0 <f_open+0x1d8>
			if (res != FR_OK) {					/* No file, create new */
 8009d5c:	2d00      	cmp	r5, #0
 8009d5e:	d058      	beq.n	8009e12 <f_open+0x11a>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009d60:	2d04      	cmp	r5, #4
 8009d62:	d04c      	beq.n	8009dfe <f_open+0x106>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009d64:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009d68:	2d00      	cmp	r5, #0
 8009d6a:	f040 80c0 	bne.w	8009eee <f_open+0x1f6>
 8009d6e:	f017 0f08 	tst.w	r7, #8
 8009d72:	f000 80bc 	beq.w	8009eee <f_open+0x1f6>
				dw = GET_FATTIME();
 8009d76:	f000 fecf 	bl	800ab18 <get_fattime>
 8009d7a:	4606      	mov	r6, r0
				if (fs->fs_type == FS_EXFAT) {
 8009d7c:	9b03      	ldr	r3, [sp, #12]
 8009d7e:	781a      	ldrb	r2, [r3, #0]
 8009d80:	2a04      	cmp	r2, #4
 8009d82:	d050      	beq.n	8009e26 <f_open+0x12e>
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009d84:	4601      	mov	r1, r0
 8009d86:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009d88:	300e      	adds	r0, #14
 8009d8a:	f7fe f8cd 	bl	8007f28 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009d8e:	4631      	mov	r1, r6
 8009d90:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009d92:	3016      	adds	r0, #22
 8009d94:	f7fe f8c8 	bl	8007f28 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009d98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009d9a:	2220      	movs	r2, #32
 8009d9c:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009d9e:	9e03      	ldr	r6, [sp, #12]
 8009da0:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
 8009da4:	4641      	mov	r1, r8
 8009da6:	4630      	mov	r0, r6
 8009da8:	f7fe f9dc 	bl	8008164 <ld_clust>
 8009dac:	4681      	mov	r9, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009dae:	2200      	movs	r2, #0
 8009db0:	4641      	mov	r1, r8
 8009db2:	4630      	mov	r0, r6
 8009db4:	f7fe f9e9 	bl	800818a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009db8:	2100      	movs	r1, #0
 8009dba:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009dbc:	301c      	adds	r0, #28
 8009dbe:	f7fe f8b3 	bl	8007f28 <st_dword>
					fs->wflag = 1;
 8009dc2:	9b03      	ldr	r3, [sp, #12]
 8009dc4:	2201      	movs	r2, #1
 8009dc6:	70da      	strb	r2, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 8009dc8:	f1b9 0f00 	cmp.w	r9, #0
 8009dcc:	f000 808f 	beq.w	8009eee <f_open+0x1f6>
						dw = fs->winsect;
 8009dd0:	9b03      	ldr	r3, [sp, #12]
 8009dd2:	6b5e      	ldr	r6, [r3, #52]	; 0x34
						res = remove_chain(&dj.obj, cl, 0);
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	4649      	mov	r1, r9
 8009dd8:	a804      	add	r0, sp, #16
 8009dda:	f7ff f905 	bl	8008fe8 <remove_chain>
						if (res == FR_OK) {
 8009dde:	4605      	mov	r5, r0
 8009de0:	2800      	cmp	r0, #0
 8009de2:	f040 8084 	bne.w	8009eee <f_open+0x1f6>
							res = move_window(fs, dw);
 8009de6:	4631      	mov	r1, r6
 8009de8:	9803      	ldr	r0, [sp, #12]
 8009dea:	f7fe fb4c 	bl	8008486 <move_window>
 8009dee:	4605      	mov	r5, r0
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009df0:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8009df4:	9a03      	ldr	r2, [sp, #12]
 8009df6:	6153      	str	r3, [r2, #20]
 8009df8:	e079      	b.n	8009eee <f_open+0x1f6>
				res = FR_INVALID_NAME;
 8009dfa:	2506      	movs	r5, #6
 8009dfc:	e7aa      	b.n	8009d54 <f_open+0x5c>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009dfe:	f7fe f90f 	bl	8008020 <enq_lock>
 8009e02:	b908      	cbnz	r0, 8009e08 <f_open+0x110>
 8009e04:	2512      	movs	r5, #18
 8009e06:	e7ad      	b.n	8009d64 <f_open+0x6c>
 8009e08:	a804      	add	r0, sp, #16
 8009e0a:	f7ff fe43 	bl	8009a94 <dir_register>
 8009e0e:	4605      	mov	r5, r0
 8009e10:	e7a8      	b.n	8009d64 <f_open+0x6c>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009e12:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8009e16:	f013 0f11 	tst.w	r3, #17
 8009e1a:	d167      	bne.n	8009eec <f_open+0x1f4>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009e1c:	f016 0f04 	tst.w	r6, #4
 8009e20:	d0a2      	beq.n	8009d68 <f_open+0x70>
 8009e22:	2508      	movs	r5, #8
 8009e24:	e063      	b.n	8009eee <f_open+0x1f6>
					fp->obj.fs = fs;
 8009e26:	6023      	str	r3, [r4, #0]
					fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);
 8009e28:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009e2c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8009e30:	3034      	adds	r0, #52	; 0x34
 8009e32:	f7fe f816 	bl	8007e62 <ld_dword>
 8009e36:	60a0      	str	r0, [r4, #8]
					fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 8009e38:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8009e3c:	3038      	adds	r0, #56	; 0x38
 8009e3e:	f7fe f81b 	bl	8007e78 <ld_qword>
 8009e42:	e9c4 0104 	strd	r0, r1, [r4, #16]
					fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 8009e46:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8009e4a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8009e4e:	f003 0302 	and.w	r3, r3, #2
 8009e52:	71e3      	strb	r3, [r4, #7]
					fp->obj.n_frag = 0;
 8009e54:	61e5      	str	r5, [r4, #28]
					st_dword(fs->dirbuf + XDIR_CrtTime, dw);	/* Set created time */
 8009e56:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8009e5a:	4631      	mov	r1, r6
 8009e5c:	3008      	adds	r0, #8
 8009e5e:	f7fe f863 	bl	8007f28 <st_dword>
					fs->dirbuf[XDIR_CrtTime10] = 0;
 8009e62:	9b03      	ldr	r3, [sp, #12]
 8009e64:	691a      	ldr	r2, [r3, #16]
 8009e66:	7515      	strb	r5, [r2, #20]
					st_dword(fs->dirbuf + XDIR_ModTime, dw);	/* Set modified time */
 8009e68:	6918      	ldr	r0, [r3, #16]
 8009e6a:	4631      	mov	r1, r6
 8009e6c:	300c      	adds	r0, #12
 8009e6e:	f7fe f85b 	bl	8007f28 <st_dword>
					fs->dirbuf[XDIR_ModTime10] = 0;
 8009e72:	9b03      	ldr	r3, [sp, #12]
 8009e74:	691a      	ldr	r2, [r3, #16]
 8009e76:	7555      	strb	r5, [r2, #21]
					fs->dirbuf[XDIR_Attr] = AM_ARC;				/* Reset attribute */
 8009e78:	691a      	ldr	r2, [r3, #16]
 8009e7a:	2120      	movs	r1, #32
 8009e7c:	7111      	strb	r1, [r2, #4]
					st_dword(fs->dirbuf + XDIR_FstClus, 0);		/* Reset file allocation info */
 8009e7e:	6918      	ldr	r0, [r3, #16]
 8009e80:	4629      	mov	r1, r5
 8009e82:	3034      	adds	r0, #52	; 0x34
 8009e84:	f7fe f850 	bl	8007f28 <st_dword>
					st_qword(fs->dirbuf + XDIR_FileSize, 0);
 8009e88:	9b03      	ldr	r3, [sp, #12]
 8009e8a:	6918      	ldr	r0, [r3, #16]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	2300      	movs	r3, #0
 8009e90:	3038      	adds	r0, #56	; 0x38
 8009e92:	f7fe f853 	bl	8007f3c <st_qword>
					st_qword(fs->dirbuf + XDIR_ValidFileSize, 0);
 8009e96:	9b03      	ldr	r3, [sp, #12]
 8009e98:	6918      	ldr	r0, [r3, #16]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	3028      	adds	r0, #40	; 0x28
 8009ea0:	f7fe f84c 	bl	8007f3c <st_qword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 8009ea4:	9b03      	ldr	r3, [sp, #12]
 8009ea6:	691b      	ldr	r3, [r3, #16]
 8009ea8:	2201      	movs	r2, #1
 8009eaa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					res = store_xdir(&dj);
 8009eae:	a804      	add	r0, sp, #16
 8009eb0:	f7ff fae7 	bl	8009482 <store_xdir>
					if (res == FR_OK && fp->obj.sclust) {		/* Remove the cluster chain if exist */
 8009eb4:	4605      	mov	r5, r0
 8009eb6:	b9d0      	cbnz	r0, 8009eee <f_open+0x1f6>
 8009eb8:	68a1      	ldr	r1, [r4, #8]
 8009eba:	b1c1      	cbz	r1, 8009eee <f_open+0x1f6>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	4620      	mov	r0, r4
 8009ec0:	f7ff f892 	bl	8008fe8 <remove_chain>
 8009ec4:	4605      	mov	r5, r0
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 8009ec6:	68a3      	ldr	r3, [r4, #8]
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	9a03      	ldr	r2, [sp, #12]
 8009ecc:	6153      	str	r3, [r2, #20]
 8009ece:	e00e      	b.n	8009eee <f_open+0x1f6>
			if (res == FR_OK) {					/* Following succeeded */
 8009ed0:	b96d      	cbnz	r5, 8009eee <f_open+0x1f6>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009ed2:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8009ed6:	f013 0f10 	tst.w	r3, #16
 8009eda:	d15d      	bne.n	8009f98 <f_open+0x2a0>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009edc:	f016 0f02 	tst.w	r6, #2
 8009ee0:	d005      	beq.n	8009eee <f_open+0x1f6>
 8009ee2:	f013 0f01 	tst.w	r3, #1
 8009ee6:	d002      	beq.n	8009eee <f_open+0x1f6>
						res = FR_DENIED;
 8009ee8:	2507      	movs	r5, #7
 8009eea:	e017      	b.n	8009f1c <f_open+0x224>
					res = FR_DENIED;
 8009eec:	2507      	movs	r5, #7
		if (res == FR_OK) {
 8009eee:	b9ad      	cbnz	r5, 8009f1c <f_open+0x224>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009ef0:	f017 0f08 	tst.w	r7, #8
 8009ef4:	d001      	beq.n	8009efa <f_open+0x202>
				mode |= FA_MODIFIED;
 8009ef6:	f047 0740 	orr.w	r7, r7, #64	; 0x40
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009efa:	9b03      	ldr	r3, [sp, #12]
 8009efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009efe:	64a3      	str	r3, [r4, #72]	; 0x48
			fp->dir_ptr = dj.dir;
 8009f00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f02:	64e3      	str	r3, [r4, #76]	; 0x4c
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009f04:	f037 0301 	bics.w	r3, r7, #1
 8009f08:	bf14      	ite	ne
 8009f0a:	2101      	movne	r1, #1
 8009f0c:	2100      	moveq	r1, #0
 8009f0e:	a804      	add	r0, sp, #16
 8009f10:	f7fe f896 	bl	8008040 <inc_lock>
 8009f14:	62e0      	str	r0, [r4, #44]	; 0x2c
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009f16:	2800      	cmp	r0, #0
 8009f18:	f000 809e 	beq.w	800a058 <f_open+0x360>
		if (res == FR_OK) {
 8009f1c:	2d00      	cmp	r5, #0
 8009f1e:	f47f aefd 	bne.w	8009d1c <f_open+0x24>
			if (fs->fs_type == FS_EXFAT) {
 8009f22:	9e03      	ldr	r6, [sp, #12]
 8009f24:	7833      	ldrb	r3, [r6, #0]
 8009f26:	2b04      	cmp	r3, #4
 8009f28:	d038      	beq.n	8009f9c <f_open+0x2a4>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009f2a:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
 8009f2e:	4641      	mov	r1, r8
 8009f30:	4630      	mov	r0, r6
 8009f32:	f7fe f917 	bl	8008164 <ld_clust>
 8009f36:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009f38:	f108 001c 	add.w	r0, r8, #28
 8009f3c:	f7fd ff91 	bl	8007e62 <ld_dword>
 8009f40:	6120      	str	r0, [r4, #16]
 8009f42:	2300      	movs	r3, #0
 8009f44:	6163      	str	r3, [r4, #20]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009f46:	2100      	movs	r1, #0
 8009f48:	6521      	str	r1, [r4, #80]	; 0x50
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009f4a:	9b03      	ldr	r3, [sp, #12]
 8009f4c:	6023      	str	r3, [r4, #0]
			fp->obj.id = fs->id;
 8009f4e:	88db      	ldrh	r3, [r3, #6]
 8009f50:	80a3      	strh	r3, [r4, #4]
			fp->flag = mode;		/* Set file access mode */
 8009f52:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30
			fp->err = 0;			/* Clear error flag */
 8009f56:	f884 1031 	strb.w	r1, [r4, #49]	; 0x31
			fp->sect = 0;			/* Invalidate current data sector */
 8009f5a:	6461      	str	r1, [r4, #68]	; 0x44
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	2300      	movs	r3, #0
 8009f60:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009f64:	f104 0a54 	add.w	sl, r4, #84	; 0x54
 8009f68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009f6c:	4650      	mov	r0, sl
 8009f6e:	f7fe f801 	bl	8007f74 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009f72:	f017 0f20 	tst.w	r7, #32
 8009f76:	f43f aed1 	beq.w	8009d1c <f_open+0x24>
 8009f7a:	e9d4 6704 	ldrd	r6, r7, [r4, #16]
 8009f7e:	ea56 0307 	orrs.w	r3, r6, r7
 8009f82:	f43f aecb 	beq.w	8009d1c <f_open+0x24>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009f86:	e9c4 670e 	strd	r6, r7, [r4, #56]	; 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009f8a:	9b03      	ldr	r3, [sp, #12]
 8009f8c:	f8b3 b00a 	ldrh.w	fp, [r3, #10]
 8009f90:	ea4f 2b4b 	mov.w	fp, fp, lsl #9
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009f94:	68a1      	ldr	r1, [r4, #8]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009f96:	e025      	b.n	8009fe4 <f_open+0x2ec>
					res = FR_NO_FILE;
 8009f98:	2504      	movs	r5, #4
 8009f9a:	e7bf      	b.n	8009f1c <f_open+0x224>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 8009f9c:	9b06      	ldr	r3, [sp, #24]
 8009f9e:	6223      	str	r3, [r4, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 8009fa0:	9b08      	ldr	r3, [sp, #32]
 8009fa2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009fa6:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8009faa:	4313      	orrs	r3, r2
 8009fac:	6263      	str	r3, [r4, #36]	; 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 8009fae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009fb0:	62a3      	str	r3, [r4, #40]	; 0x28
				fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 8009fb2:	6930      	ldr	r0, [r6, #16]
 8009fb4:	3034      	adds	r0, #52	; 0x34
 8009fb6:	f7fd ff54 	bl	8007e62 <ld_dword>
 8009fba:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 8009fbc:	6930      	ldr	r0, [r6, #16]
 8009fbe:	3038      	adds	r0, #56	; 0x38
 8009fc0:	f7fd ff5a 	bl	8007e78 <ld_qword>
 8009fc4:	e9c4 0104 	strd	r0, r1, [r4, #16]
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 8009fc8:	6933      	ldr	r3, [r6, #16]
 8009fca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8009fce:	f003 0302 	and.w	r3, r3, #2
 8009fd2:	71e3      	strb	r3, [r4, #7]
 8009fd4:	e7b7      	b.n	8009f46 <f_open+0x24e>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009fd6:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 8009fda:	d013      	beq.n	800a004 <f_open+0x30c>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009fdc:	ebb6 0608 	subs.w	r6, r6, r8
 8009fe0:	eb67 0709 	sbc.w	r7, r7, r9
 8009fe4:	b985      	cbnz	r5, 800a008 <f_open+0x310>
 8009fe6:	46d8      	mov	r8, fp
 8009fe8:	f04f 0900 	mov.w	r9, #0
 8009fec:	45b9      	cmp	r9, r7
 8009fee:	bf08      	it	eq
 8009ff0:	45b3      	cmpeq	fp, r6
 8009ff2:	d209      	bcs.n	800a008 <f_open+0x310>
					clst = get_fat(&fp->obj, clst);
 8009ff4:	4620      	mov	r0, r4
 8009ff6:	f7fe fe22 	bl	8008c3e <get_fat>
 8009ffa:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 8009ffc:	2801      	cmp	r0, #1
 8009ffe:	d8ea      	bhi.n	8009fd6 <f_open+0x2de>
 800a000:	2502      	movs	r5, #2
 800a002:	e7e8      	b.n	8009fd6 <f_open+0x2de>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a004:	2501      	movs	r5, #1
 800a006:	e7e9      	b.n	8009fdc <f_open+0x2e4>
				fp->clust = clst;
 800a008:	6421      	str	r1, [r4, #64]	; 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a00a:	2d00      	cmp	r5, #0
 800a00c:	f47f ae86 	bne.w	8009d1c <f_open+0x24>
 800a010:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a014:	2300      	movs	r3, #0
 800a016:	ea02 0806 	and.w	r8, r2, r6
 800a01a:	ea03 0907 	and.w	r9, r3, r7
 800a01e:	ea58 0309 	orrs.w	r3, r8, r9
 800a022:	f43f ae7b 	beq.w	8009d1c <f_open+0x24>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a026:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a02a:	4640      	mov	r0, r8
 800a02c:	f7fe f876 	bl	800811c <clust2sect>
 800a030:	4602      	mov	r2, r0
 800a032:	b908      	cbnz	r0, 800a038 <f_open+0x340>
						res = FR_INT_ERR;
 800a034:	2502      	movs	r5, #2
 800a036:	e672      	b.n	8009d1e <f_open+0x26>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a038:	0a73      	lsrs	r3, r6, #9
 800a03a:	ea43 53c7 	orr.w	r3, r3, r7, lsl #23
 800a03e:	441a      	add	r2, r3
 800a040:	6462      	str	r2, [r4, #68]	; 0x44
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a042:	2301      	movs	r3, #1
 800a044:	4651      	mov	r1, sl
 800a046:	f898 0001 	ldrb.w	r0, [r8, #1]
 800a04a:	f7fd feed 	bl	8007e28 <disk_read>
 800a04e:	2800      	cmp	r0, #0
 800a050:	f43f ae64 	beq.w	8009d1c <f_open+0x24>
 800a054:	2501      	movs	r5, #1
 800a056:	e662      	b.n	8009d1e <f_open+0x26>
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a058:	2502      	movs	r5, #2
 800a05a:	e65f      	b.n	8009d1c <f_open+0x24>
	if (!fp) return FR_INVALID_OBJECT;
 800a05c:	2509      	movs	r5, #9
 800a05e:	e660      	b.n	8009d22 <f_open+0x2a>

0800a060 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800a060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a064:	b085      	sub	sp, #20
 800a066:	4604      	mov	r4, r0
 800a068:	460f      	mov	r7, r1
 800a06a:	4615      	mov	r5, r2
 800a06c:	461e      	mov	r6, r3
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 800a06e:	2300      	movs	r3, #0
 800a070:	6033      	str	r3, [r6, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800a072:	9000      	str	r0, [sp, #0]
 800a074:	a903      	add	r1, sp, #12
 800a076:	f7fe f9b8 	bl	80083ea <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a07a:	4680      	mov	r8, r0
 800a07c:	2800      	cmp	r0, #0
 800a07e:	f040 80be 	bne.w	800a1fe <f_read+0x19e>
 800a082:	f894 8031 	ldrb.w	r8, [r4, #49]	; 0x31
 800a086:	f1b8 0f00 	cmp.w	r8, #0
 800a08a:	f040 80b8 	bne.w	800a1fe <f_read+0x19e>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800a08e:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 800a092:	f013 0f01 	tst.w	r3, #1
 800a096:	f000 80cf 	beq.w	800a238 <f_read+0x1d8>
	remain = fp->obj.objsize - fp->fptr;
 800a09a:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 800a09e:	e9d4 010e 	ldrd	r0, r1, [r4, #56]	; 0x38
 800a0a2:	1a12      	subs	r2, r2, r0
 800a0a4:	eb63 0301 	sbc.w	r3, r3, r1
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800a0a8:	2100      	movs	r1, #0
 800a0aa:	428b      	cmp	r3, r1
 800a0ac:	bf08      	it	eq
 800a0ae:	42aa      	cmpeq	r2, r5
 800a0b0:	d260      	bcs.n	800a174 <f_read+0x114>
 800a0b2:	4615      	mov	r5, r2
 800a0b4:	e05e      	b.n	800a174 <f_read+0x114>
			if (csect == 0) {					/* On the cluster boundary? */
				if (fp->fptr == 0) {			/* On the top of the file? */
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a0b6:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800a0b8:	b119      	cbz	r1, 800a0c2 <f_read+0x62>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a0ba:	4620      	mov	r0, r4
 800a0bc:	f7fe f83a 	bl	8008134 <clmt_clust>
 800a0c0:	e074      	b.n	800a1ac <f_read+0x14c>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800a0c2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a0c4:	9800      	ldr	r0, [sp, #0]
 800a0c6:	f7fe fdba 	bl	8008c3e <get_fat>
 800a0ca:	e06f      	b.n	800a1ac <f_read+0x14c>
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800a0cc:	f04f 0802 	mov.w	r8, #2
 800a0d0:	f884 8031 	strb.w	r8, [r4, #49]	; 0x31
 800a0d4:	e093      	b.n	800a1fe <f_read+0x19e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a0d6:	f04f 0801 	mov.w	r8, #1
 800a0da:	f884 8031 	strb.w	r8, [r4, #49]	; 0x31
 800a0de:	e08e      	b.n	800a1fe <f_read+0x19e>
				fp->clust = clst;				/* Update current cluster */
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a0e0:	f04f 0802 	mov.w	r8, #2
 800a0e4:	f884 8031 	strb.w	r8, [r4, #49]	; 0x31
 800a0e8:	e089      	b.n	800a1fe <f_read+0x19e>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800a0ea:	f994 3030 	ldrsb.w	r3, [r4, #48]	; 0x30
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	db02      	blt.n	800a0f8 <f_read+0x98>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800a0f2:	ea4f 294b 	mov.w	r9, fp, lsl #9
				continue;
 800a0f6:	e02f      	b.n	800a158 <f_read+0xf8>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800a0f8:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800a0fa:	eba0 000a 	sub.w	r0, r0, sl
 800a0fe:	4558      	cmp	r0, fp
 800a100:	d2f7      	bcs.n	800a0f2 <f_read+0x92>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800a102:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a106:	f104 0154 	add.w	r1, r4, #84	; 0x54
 800a10a:	eb07 2040 	add.w	r0, r7, r0, lsl #9
 800a10e:	f7fd ff28 	bl	8007f62 <mem_cpy>
 800a112:	e7ee      	b.n	800a0f2 <f_read+0x92>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800a114:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800a116:	4552      	cmp	r2, sl
 800a118:	d00d      	beq.n	800a136 <f_read+0xd6>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800a11a:	f994 3030 	ldrsb.w	r3, [r4, #48]	; 0x30
 800a11e:	2b00      	cmp	r3, #0
 800a120:	db71      	blt.n	800a206 <f_read+0x1a6>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
					fp->flag &= (BYTE)~FA_DIRTY;
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a122:	2301      	movs	r3, #1
 800a124:	4652      	mov	r2, sl
 800a126:	f104 0154 	add.w	r1, r4, #84	; 0x54
 800a12a:	9803      	ldr	r0, [sp, #12]
 800a12c:	7840      	ldrb	r0, [r0, #1]
 800a12e:	f7fd fe7b 	bl	8007e28 <disk_read>
 800a132:	2800      	cmp	r0, #0
 800a134:	d17b      	bne.n	800a22e <f_read+0x1ce>
			}
#endif
			fp->sect = sect;
 800a136:	f8c4 a044 	str.w	sl, [r4, #68]	; 0x44
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a13a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a13c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a140:	f5c3 7900 	rsb	r9, r3, #512	; 0x200
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800a144:	454d      	cmp	r5, r9
 800a146:	d200      	bcs.n	800a14a <f_read+0xea>
 800a148:	46a9      	mov	r9, r5
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800a14a:	f104 0154 	add.w	r1, r4, #84	; 0x54
 800a14e:	464a      	mov	r2, r9
 800a150:	4419      	add	r1, r3
 800a152:	4638      	mov	r0, r7
 800a154:	f7fd ff05 	bl	8007f62 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800a158:	444f      	add	r7, r9
 800a15a:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 800a15e:	eb12 0009 	adds.w	r0, r2, r9
 800a162:	f143 0100 	adc.w	r1, r3, #0
 800a166:	e9c4 010e 	strd	r0, r1, [r4, #56]	; 0x38
 800a16a:	6833      	ldr	r3, [r6, #0]
 800a16c:	444b      	add	r3, r9
 800a16e:	6033      	str	r3, [r6, #0]
 800a170:	eba5 0509 	sub.w	r5, r5, r9
	for ( ;  btr;								/* Repeat until all data read */
 800a174:	2d00      	cmp	r5, #0
 800a176:	d042      	beq.n	800a1fe <f_read+0x19e>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800a178:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 800a17c:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a180:	2100      	movs	r1, #0
 800a182:	ea00 0902 	and.w	r9, r0, r2
 800a186:	ea01 0a03 	and.w	sl, r1, r3
 800a18a:	ea59 010a 	orrs.w	r1, r9, sl
 800a18e:	d1d4      	bne.n	800a13a <f_read+0xda>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800a190:	ea4f 2952 	mov.w	r9, r2, lsr #9
 800a194:	ea49 59c3 	orr.w	r9, r9, r3, lsl #23
 800a198:	9903      	ldr	r1, [sp, #12]
 800a19a:	8949      	ldrh	r1, [r1, #10]
 800a19c:	3901      	subs	r1, #1
			if (csect == 0) {					/* On the cluster boundary? */
 800a19e:	ea19 0901 	ands.w	r9, r9, r1
 800a1a2:	d109      	bne.n	800a1b8 <f_read+0x158>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800a1a4:	ea52 0103 	orrs.w	r1, r2, r3
 800a1a8:	d185      	bne.n	800a0b6 <f_read+0x56>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800a1aa:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800a1ac:	2801      	cmp	r0, #1
 800a1ae:	d98d      	bls.n	800a0cc <f_read+0x6c>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a1b0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800a1b4:	d08f      	beq.n	800a0d6 <f_read+0x76>
				fp->clust = clst;				/* Update current cluster */
 800a1b6:	6420      	str	r0, [r4, #64]	; 0x40
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a1b8:	9b03      	ldr	r3, [sp, #12]
 800a1ba:	9301      	str	r3, [sp, #4]
 800a1bc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f7fd ffac 	bl	800811c <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a1c4:	4682      	mov	sl, r0
 800a1c6:	2800      	cmp	r0, #0
 800a1c8:	d08a      	beq.n	800a0e0 <f_read+0x80>
			sect += csect;
 800a1ca:	44ca      	add	sl, r9
			if (cc) {							/* Read maximum contiguous sectors directly */
 800a1cc:	ea5f 2b55 	movs.w	fp, r5, lsr #9
 800a1d0:	d0a0      	beq.n	800a114 <f_read+0xb4>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a1d2:	eb09 030b 	add.w	r3, r9, fp
 800a1d6:	9a01      	ldr	r2, [sp, #4]
 800a1d8:	8952      	ldrh	r2, [r2, #10]
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	d901      	bls.n	800a1e2 <f_read+0x182>
					cc = fs->csize - csect;
 800a1de:	eba2 0b09 	sub.w	fp, r2, r9
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a1e2:	465b      	mov	r3, fp
 800a1e4:	4652      	mov	r2, sl
 800a1e6:	4639      	mov	r1, r7
 800a1e8:	9801      	ldr	r0, [sp, #4]
 800a1ea:	7840      	ldrb	r0, [r0, #1]
 800a1ec:	f7fd fe1c 	bl	8007e28 <disk_read>
 800a1f0:	2800      	cmp	r0, #0
 800a1f2:	f43f af7a 	beq.w	800a0ea <f_read+0x8a>
 800a1f6:	f04f 0801 	mov.w	r8, #1
 800a1fa:	f884 8031 	strb.w	r8, [r4, #49]	; 0x31
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 800a1fe:	4640      	mov	r0, r8
 800a200:	b005      	add	sp, #20
 800a202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a206:	2301      	movs	r3, #1
 800a208:	f104 0154 	add.w	r1, r4, #84	; 0x54
 800a20c:	9801      	ldr	r0, [sp, #4]
 800a20e:	7840      	ldrb	r0, [r0, #1]
 800a210:	f7fd fe16 	bl	8007e40 <disk_write>
 800a214:	b930      	cbnz	r0, 800a224 <f_read+0x1c4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a216:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 800a21a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a21e:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
 800a222:	e77e      	b.n	800a122 <f_read+0xc2>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a224:	f04f 0801 	mov.w	r8, #1
 800a228:	f884 8031 	strb.w	r8, [r4, #49]	; 0x31
 800a22c:	e7e7      	b.n	800a1fe <f_read+0x19e>
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a22e:	f04f 0801 	mov.w	r8, #1
 800a232:	f884 8031 	strb.w	r8, [r4, #49]	; 0x31
 800a236:	e7e2      	b.n	800a1fe <f_read+0x19e>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800a238:	f04f 0807 	mov.w	r8, #7
 800a23c:	e7df      	b.n	800a1fe <f_read+0x19e>
	...

0800a240 <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 800a240:	4b10      	ldr	r3, [pc, #64]	; (800a284 <FATFS_LinkDriverEx+0x44>)
 800a242:	7a5b      	ldrb	r3, [r3, #9]
 800a244:	b9db      	cbnz	r3, 800a27e <FATFS_LinkDriverEx+0x3e>
{
 800a246:	b430      	push	{r4, r5}
  {
    disk.is_initialized[disk.nbr] = 0;
 800a248:	4b0e      	ldr	r3, [pc, #56]	; (800a284 <FATFS_LinkDriverEx+0x44>)
 800a24a:	7a5d      	ldrb	r5, [r3, #9]
 800a24c:	b2ed      	uxtb	r5, r5
 800a24e:	2400      	movs	r4, #0
 800a250:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 800a252:	7a5d      	ldrb	r5, [r3, #9]
 800a254:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800a258:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 800a25a:	7a58      	ldrb	r0, [r3, #9]
 800a25c:	4418      	add	r0, r3
 800a25e:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 800a260:	7a5a      	ldrb	r2, [r3, #9]
 800a262:	b2d2      	uxtb	r2, r2
 800a264:	1c50      	adds	r0, r2, #1
 800a266:	b2c0      	uxtb	r0, r0
 800a268:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
 800a26a:	3230      	adds	r2, #48	; 0x30
 800a26c:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 800a26e:	233a      	movs	r3, #58	; 0x3a
 800a270:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 800a272:	232f      	movs	r3, #47	; 0x2f
 800a274:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 800a276:	70cc      	strb	r4, [r1, #3]
    ret = 0;
 800a278:	4620      	mov	r0, r4
  }

  return ret;
}
 800a27a:	bc30      	pop	{r4, r5}
 800a27c:	4770      	bx	lr
  uint8_t ret = 1;
 800a27e:	2001      	movs	r0, #1
}
 800a280:	4770      	bx	lr
 800a282:	bf00      	nop
 800a284:	2000052c 	.word	0x2000052c

0800a288 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a288:	b508      	push	{r3, lr}
  return FATFS_LinkDriverEx(drv, path, 0);
 800a28a:	2200      	movs	r2, #0
 800a28c:	f7ff ffd8 	bl	800a240 <FATFS_LinkDriverEx>
}
 800a290:	bd08      	pop	{r3, pc}
	...

0800a294 <ff_convert>:
)
{
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800a294:	287f      	cmp	r0, #127	; 0x7f
 800a296:	d916      	bls.n	800a2c6 <ff_convert+0x32>
		c = chr;

	} else {
		if (dir) {		/* OEM code to Unicode */
 800a298:	b131      	cbz	r1, 800a2a8 <ff_convert+0x14>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a29a:	28ff      	cmp	r0, #255	; 0xff
 800a29c:	d812      	bhi.n	800a2c4 <ff_convert+0x30>
 800a29e:	3880      	subs	r0, #128	; 0x80
 800a2a0:	4b09      	ldr	r3, [pc, #36]	; (800a2c8 <ff_convert+0x34>)
 800a2a2:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 800a2a6:	4770      	bx	lr

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	2b7f      	cmp	r3, #127	; 0x7f
 800a2ac:	d807      	bhi.n	800a2be <ff_convert+0x2a>
				if (chr == Tbl[c]) break;
 800a2ae:	4a06      	ldr	r2, [pc, #24]	; (800a2c8 <ff_convert+0x34>)
 800a2b0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800a2b4:	4282      	cmp	r2, r0
 800a2b6:	d002      	beq.n	800a2be <ff_convert+0x2a>
			for (c = 0; c < 0x80; c++) {
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	b29b      	uxth	r3, r3
 800a2bc:	e7f5      	b.n	800a2aa <ff_convert+0x16>
			}
			c = (c + 0x80) & 0xFF;
 800a2be:	3380      	adds	r3, #128	; 0x80
 800a2c0:	b2d8      	uxtb	r0, r3
 800a2c2:	4770      	bx	lr
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a2c4:	2000      	movs	r0, #0
		}
	}

	return c;
}
 800a2c6:	4770      	bx	lr
 800a2c8:	0800c398 	.word	0x0800c398

0800a2cc <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800a2cc:	b4f0      	push	{r4, r5, r6, r7}
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800a2ce:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800a2d2:	d201      	bcs.n	800a2d8 <ff_wtoupper+0xc>
 800a2d4:	4b21      	ldr	r3, [pc, #132]	; (800a35c <ff_wtoupper+0x90>)
 800a2d6:	e002      	b.n	800a2de <ff_wtoupper+0x12>
 800a2d8:	4b21      	ldr	r3, [pc, #132]	; (800a360 <ff_wtoupper+0x94>)
 800a2da:	e000      	b.n	800a2de <ff_wtoupper+0x12>
	for (;;) {
		bc = *p++;								/* Get block base */
		if (!bc || chr < bc) break;
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800a2dc:	462b      	mov	r3, r5
		bc = *p++;								/* Get block base */
 800a2de:	881a      	ldrh	r2, [r3, #0]
		if (!bc || chr < bc) break;
 800a2e0:	4290      	cmp	r0, r2
 800a2e2:	bf2c      	ite	cs
 800a2e4:	2100      	movcs	r1, #0
 800a2e6:	2101      	movcc	r1, #1
 800a2e8:	2a00      	cmp	r2, #0
 800a2ea:	bf08      	it	eq
 800a2ec:	2101      	moveq	r1, #1
 800a2ee:	b9b9      	cbnz	r1, 800a320 <ff_wtoupper+0x54>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800a2f0:	1d1d      	adds	r5, r3, #4
 800a2f2:	885b      	ldrh	r3, [r3, #2]
 800a2f4:	0a19      	lsrs	r1, r3, #8
 800a2f6:	b2db      	uxtb	r3, r3
		if (chr < bc + nc) {	/* In the block? */
 800a2f8:	189c      	adds	r4, r3, r2
 800a2fa:	42a0      	cmp	r0, r4
 800a2fc:	db04      	blt.n	800a308 <ff_wtoupper+0x3c>
			case 7: chr -= 80; break;				/* Shift -80 */
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
			}
			break;
		}
		if (!cmd) p += nc;
 800a2fe:	2900      	cmp	r1, #0
 800a300:	d1ec      	bne.n	800a2dc <ff_wtoupper+0x10>
 800a302:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a306:	e7ea      	b.n	800a2de <ff_wtoupper+0x12>
			switch (cmd) {
 800a308:	2908      	cmp	r1, #8
 800a30a:	d809      	bhi.n	800a320 <ff_wtoupper+0x54>
 800a30c:	e8df f001 	tbb	[pc, r1]
 800a310:	13100a05 	.word	0x13100a05
 800a314:	1f1c1916 	.word	0x1f1c1916
 800a318:	22          	.byte	0x22
 800a319:	00          	.byte	0x00
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800a31a:	1a86      	subs	r6, r0, r2
 800a31c:	f835 0016 	ldrh.w	r0, [r5, r6, lsl #1]
	}

	return chr;
}
 800a320:	bcf0      	pop	{r4, r5, r6, r7}
 800a322:	4770      	bx	lr
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800a324:	1a82      	subs	r2, r0, r2
 800a326:	f002 0301 	and.w	r3, r2, #1
 800a32a:	1ac0      	subs	r0, r0, r3
 800a32c:	b280      	uxth	r0, r0
 800a32e:	e7f7      	b.n	800a320 <ff_wtoupper+0x54>
			case 2: chr -= 16; break;				/* Shift -16 */
 800a330:	3810      	subs	r0, #16
 800a332:	b280      	uxth	r0, r0
 800a334:	e7f4      	b.n	800a320 <ff_wtoupper+0x54>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800a336:	3820      	subs	r0, #32
 800a338:	b280      	uxth	r0, r0
 800a33a:	e7f1      	b.n	800a320 <ff_wtoupper+0x54>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800a33c:	3830      	subs	r0, #48	; 0x30
 800a33e:	b280      	uxth	r0, r0
 800a340:	e7ee      	b.n	800a320 <ff_wtoupper+0x54>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800a342:	381a      	subs	r0, #26
 800a344:	b280      	uxth	r0, r0
 800a346:	e7eb      	b.n	800a320 <ff_wtoupper+0x54>
			case 6:	chr += 8; break;				/* Shift +8 */
 800a348:	3008      	adds	r0, #8
 800a34a:	b280      	uxth	r0, r0
 800a34c:	e7e8      	b.n	800a320 <ff_wtoupper+0x54>
			case 7: chr -= 80; break;				/* Shift -80 */
 800a34e:	3850      	subs	r0, #80	; 0x50
 800a350:	b280      	uxth	r0, r0
 800a352:	e7e5      	b.n	800a320 <ff_wtoupper+0x54>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800a354:	f5a0 50e3 	sub.w	r0, r0, #7264	; 0x1c60
 800a358:	b280      	uxth	r0, r0
 800a35a:	e7e1      	b.n	800a320 <ff_wtoupper+0x54>
 800a35c:	0800c498 	.word	0x0800c498
 800a360:	0800c68c 	.word	0x0800c68c

0800a364 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800a364:	b510      	push	{r4, lr}
 800a366:	b08a      	sub	sp, #40	; 0x28
  ADC_MultiModeTypeDef multimode = {0};
 800a368:	2300      	movs	r3, #0
 800a36a:	9307      	str	r3, [sp, #28]
 800a36c:	9308      	str	r3, [sp, #32]
 800a36e:	9309      	str	r3, [sp, #36]	; 0x24
  ADC_ChannelConfTypeDef sConfig = {0};
 800a370:	9300      	str	r3, [sp, #0]
 800a372:	9301      	str	r3, [sp, #4]
 800a374:	9302      	str	r3, [sp, #8]
 800a376:	9303      	str	r3, [sp, #12]
 800a378:	9304      	str	r3, [sp, #16]
 800a37a:	9305      	str	r3, [sp, #20]
 800a37c:	9306      	str	r3, [sp, #24]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 800a37e:	4871      	ldr	r0, [pc, #452]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a380:	4a71      	ldr	r2, [pc, #452]	; (800a548 <MX_ADC1_Init+0x1e4>)
 800a382:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800a384:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a388:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800a38a:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800a38c:	2201      	movs	r2, #1
 800a38e:	60c2      	str	r2, [r0, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800a390:	2108      	movs	r1, #8
 800a392:	6101      	str	r1, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800a394:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800a396:	7542      	strb	r2, [r0, #21]
  hadc1.Init.NbrOfConversion = 12;
 800a398:	210c      	movs	r1, #12
 800a39a:	6181      	str	r1, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a39c:	7703      	strb	r3, [r0, #28]
  hadc1.Init.NbrOfDiscConversion = 4;
 800a39e:	2104      	movs	r1, #4
 800a3a0:	6201      	str	r1, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a3a2:	6243      	str	r3, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a3a4:	6283      	str	r3, [r0, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800a3a6:	2403      	movs	r4, #3
 800a3a8:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800a3aa:	6303      	str	r3, [r0, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800a3ac:	6343      	str	r3, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 800a3ae:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = 4;
 800a3b2:	63c1      	str	r1, [r0, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 800a3b4:	2140      	movs	r1, #64	; 0x40
 800a3b6:	6401      	str	r1, [r0, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800a3b8:	6443      	str	r3, [r0, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800a3ba:	6482      	str	r2, [r0, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800a3bc:	f7f6 fdfa 	bl	8000fb4 <HAL_ADC_Init>
 800a3c0:	2800      	cmp	r0, #0
 800a3c2:	f040 8094 	bne.w	800a4ee <MX_ADC1_Init+0x18a>
  {
    Error_Handler();
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800a3c6:	a90a      	add	r1, sp, #40	; 0x28
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	f841 3d0c 	str.w	r3, [r1, #-12]!
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800a3ce:	485d      	ldr	r0, [pc, #372]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a3d0:	f7f6 ff2e 	bl	8001230 <HAL_ADCEx_MultiModeConfigChannel>
 800a3d4:	2800      	cmp	r0, #0
 800a3d6:	f040 808d 	bne.w	800a4f4 <MX_ADC1_Init+0x190>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800a3da:	4b5c      	ldr	r3, [pc, #368]	; (800a54c <MX_ADC1_Init+0x1e8>)
 800a3dc:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800a3de:	2306      	movs	r3, #6
 800a3e0:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 800a3e2:	2304      	movs	r3, #4
 800a3e4:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800a3e6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800a3ea:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800a3ec:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 32768;
 800a3ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3f2:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a3f4:	4669      	mov	r1, sp
 800a3f6:	4853      	ldr	r0, [pc, #332]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a3f8:	f7f6 f9d4 	bl	80007a4 <HAL_ADC_ConfigChannel>
 800a3fc:	2800      	cmp	r0, #0
 800a3fe:	d17c      	bne.n	800a4fa <MX_ADC1_Init+0x196>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800a400:	4b53      	ldr	r3, [pc, #332]	; (800a550 <MX_ADC1_Init+0x1ec>)
 800a402:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800a404:	230c      	movs	r3, #12
 800a406:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a408:	4669      	mov	r1, sp
 800a40a:	484e      	ldr	r0, [pc, #312]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a40c:	f7f6 f9ca 	bl	80007a4 <HAL_ADC_ConfigChannel>
 800a410:	2800      	cmp	r0, #0
 800a412:	d175      	bne.n	800a500 <MX_ADC1_Init+0x19c>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800a414:	4b4f      	ldr	r3, [pc, #316]	; (800a554 <MX_ADC1_Init+0x1f0>)
 800a416:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800a418:	2312      	movs	r3, #18
 800a41a:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a41c:	4669      	mov	r1, sp
 800a41e:	4849      	ldr	r0, [pc, #292]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a420:	f7f6 f9c0 	bl	80007a4 <HAL_ADC_ConfigChannel>
 800a424:	2800      	cmp	r0, #0
 800a426:	d16e      	bne.n	800a506 <MX_ADC1_Init+0x1a2>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800a428:	4b4b      	ldr	r3, [pc, #300]	; (800a558 <MX_ADC1_Init+0x1f4>)
 800a42a:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800a42c:	2318      	movs	r3, #24
 800a42e:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a430:	4669      	mov	r1, sp
 800a432:	4844      	ldr	r0, [pc, #272]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a434:	f7f6 f9b6 	bl	80007a4 <HAL_ADC_ConfigChannel>
 800a438:	2800      	cmp	r0, #0
 800a43a:	d167      	bne.n	800a50c <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800a43c:	4b47      	ldr	r3, [pc, #284]	; (800a55c <MX_ADC1_Init+0x1f8>)
 800a43e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800a440:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a444:	9301      	str	r3, [sp, #4]
  sConfig.Offset = 0;
 800a446:	2300      	movs	r3, #0
 800a448:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a44a:	4669      	mov	r1, sp
 800a44c:	483d      	ldr	r0, [pc, #244]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a44e:	f7f6 f9a9 	bl	80007a4 <HAL_ADC_ConfigChannel>
 800a452:	2800      	cmp	r0, #0
 800a454:	d15d      	bne.n	800a512 <MX_ADC1_Init+0x1ae>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800a456:	4b42      	ldr	r3, [pc, #264]	; (800a560 <MX_ADC1_Init+0x1fc>)
 800a458:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800a45a:	f44f 7383 	mov.w	r3, #262	; 0x106
 800a45e:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a460:	4669      	mov	r1, sp
 800a462:	4838      	ldr	r0, [pc, #224]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a464:	f7f6 f99e 	bl	80007a4 <HAL_ADC_ConfigChannel>
 800a468:	2800      	cmp	r0, #0
 800a46a:	d155      	bne.n	800a518 <MX_ADC1_Init+0x1b4>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800a46c:	4b3d      	ldr	r3, [pc, #244]	; (800a564 <MX_ADC1_Init+0x200>)
 800a46e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800a470:	f44f 7386 	mov.w	r3, #268	; 0x10c
 800a474:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a476:	4669      	mov	r1, sp
 800a478:	4832      	ldr	r0, [pc, #200]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a47a:	f7f6 f993 	bl	80007a4 <HAL_ADC_ConfigChannel>
 800a47e:	2800      	cmp	r0, #0
 800a480:	d14d      	bne.n	800a51e <MX_ADC1_Init+0x1ba>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800a482:	4b39      	ldr	r3, [pc, #228]	; (800a568 <MX_ADC1_Init+0x204>)
 800a484:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800a486:	f44f 7389 	mov.w	r3, #274	; 0x112
 800a48a:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a48c:	4669      	mov	r1, sp
 800a48e:	482d      	ldr	r0, [pc, #180]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a490:	f7f6 f988 	bl	80007a4 <HAL_ADC_ConfigChannel>
 800a494:	2800      	cmp	r0, #0
 800a496:	d145      	bne.n	800a524 <MX_ADC1_Init+0x1c0>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_17;
 800a498:	4b34      	ldr	r3, [pc, #208]	; (800a56c <MX_ADC1_Init+0x208>)
 800a49a:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800a49c:	f44f 738c 	mov.w	r3, #280	; 0x118
 800a4a0:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a4a2:	4669      	mov	r1, sp
 800a4a4:	4827      	ldr	r0, [pc, #156]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a4a6:	f7f6 f97d 	bl	80007a4 <HAL_ADC_ConfigChannel>
 800a4aa:	2800      	cmp	r0, #0
 800a4ac:	d13d      	bne.n	800a52a <MX_ADC1_Init+0x1c6>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_16;
 800a4ae:	4b30      	ldr	r3, [pc, #192]	; (800a570 <MX_ADC1_Init+0x20c>)
 800a4b0:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 800a4b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a4b6:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a4b8:	4669      	mov	r1, sp
 800a4ba:	4822      	ldr	r0, [pc, #136]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a4bc:	f7f6 f972 	bl	80007a4 <HAL_ADC_ConfigChannel>
 800a4c0:	bbb0      	cbnz	r0, 800a530 <MX_ADC1_Init+0x1cc>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_18;
 800a4c2:	4b2c      	ldr	r3, [pc, #176]	; (800a574 <MX_ADC1_Init+0x210>)
 800a4c4:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 800a4c6:	f240 2306 	movw	r3, #518	; 0x206
 800a4ca:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a4cc:	4669      	mov	r1, sp
 800a4ce:	481d      	ldr	r0, [pc, #116]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a4d0:	f7f6 f968 	bl	80007a4 <HAL_ADC_ConfigChannel>
 800a4d4:	bb78      	cbnz	r0, 800a536 <MX_ADC1_Init+0x1d2>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_19;
 800a4d6:	4b28      	ldr	r3, [pc, #160]	; (800a578 <MX_ADC1_Init+0x214>)
 800a4d8:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_12;
 800a4da:	f44f 7303 	mov.w	r3, #524	; 0x20c
 800a4de:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a4e0:	4669      	mov	r1, sp
 800a4e2:	4818      	ldr	r0, [pc, #96]	; (800a544 <MX_ADC1_Init+0x1e0>)
 800a4e4:	f7f6 f95e 	bl	80007a4 <HAL_ADC_ConfigChannel>
 800a4e8:	bb40      	cbnz	r0, 800a53c <MX_ADC1_Init+0x1d8>
  {
    Error_Handler();
  }

}
 800a4ea:	b00a      	add	sp, #40	; 0x28
 800a4ec:	bd10      	pop	{r4, pc}
    Error_Handler();
 800a4ee:	f000 ff55 	bl	800b39c <Error_Handler>
 800a4f2:	e768      	b.n	800a3c6 <MX_ADC1_Init+0x62>
    Error_Handler();
 800a4f4:	f000 ff52 	bl	800b39c <Error_Handler>
 800a4f8:	e76f      	b.n	800a3da <MX_ADC1_Init+0x76>
    Error_Handler();
 800a4fa:	f000 ff4f 	bl	800b39c <Error_Handler>
 800a4fe:	e77f      	b.n	800a400 <MX_ADC1_Init+0x9c>
    Error_Handler();
 800a500:	f000 ff4c 	bl	800b39c <Error_Handler>
 800a504:	e786      	b.n	800a414 <MX_ADC1_Init+0xb0>
    Error_Handler();
 800a506:	f000 ff49 	bl	800b39c <Error_Handler>
 800a50a:	e78d      	b.n	800a428 <MX_ADC1_Init+0xc4>
    Error_Handler();
 800a50c:	f000 ff46 	bl	800b39c <Error_Handler>
 800a510:	e794      	b.n	800a43c <MX_ADC1_Init+0xd8>
    Error_Handler();
 800a512:	f000 ff43 	bl	800b39c <Error_Handler>
 800a516:	e79e      	b.n	800a456 <MX_ADC1_Init+0xf2>
    Error_Handler();
 800a518:	f000 ff40 	bl	800b39c <Error_Handler>
 800a51c:	e7a6      	b.n	800a46c <MX_ADC1_Init+0x108>
    Error_Handler();
 800a51e:	f000 ff3d 	bl	800b39c <Error_Handler>
 800a522:	e7ae      	b.n	800a482 <MX_ADC1_Init+0x11e>
    Error_Handler();
 800a524:	f000 ff3a 	bl	800b39c <Error_Handler>
 800a528:	e7b6      	b.n	800a498 <MX_ADC1_Init+0x134>
    Error_Handler();
 800a52a:	f000 ff37 	bl	800b39c <Error_Handler>
 800a52e:	e7be      	b.n	800a4ae <MX_ADC1_Init+0x14a>
    Error_Handler();
 800a530:	f000 ff34 	bl	800b39c <Error_Handler>
 800a534:	e7c5      	b.n	800a4c2 <MX_ADC1_Init+0x15e>
    Error_Handler();
 800a536:	f000 ff31 	bl	800b39c <Error_Handler>
 800a53a:	e7cc      	b.n	800a4d6 <MX_ADC1_Init+0x172>
    Error_Handler();
 800a53c:	f000 ff2e 	bl	800b39c <Error_Handler>
}
 800a540:	e7d3      	b.n	800a4ea <MX_ADC1_Init+0x186>
 800a542:	bf00      	nop
 800a544:	2000056c 	.word	0x2000056c
 800a548:	40022000 	.word	0x40022000
 800a54c:	25b00200 	.word	0x25b00200
 800a550:	14f00020 	.word	0x14f00020
 800a554:	10c00010 	.word	0x10c00010
 800a558:	21800100 	.word	0x21800100
 800a55c:	0c900008 	.word	0x0c900008
 800a560:	1d500080 	.word	0x1d500080
 800a564:	3ef08000 	.word	0x3ef08000
 800a568:	3ac04000 	.word	0x3ac04000
 800a56c:	47520000 	.word	0x47520000
 800a570:	43210000 	.word	0x43210000
 800a574:	4b840000 	.word	0x4b840000
 800a578:	4fb80000 	.word	0x4fb80000

0800a57c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800a57c:	b570      	push	{r4, r5, r6, lr}
 800a57e:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a580:	2300      	movs	r3, #0
 800a582:	9305      	str	r3, [sp, #20]
 800a584:	9306      	str	r3, [sp, #24]
 800a586:	9307      	str	r3, [sp, #28]
 800a588:	9308      	str	r3, [sp, #32]
 800a58a:	9309      	str	r3, [sp, #36]	; 0x24
  if(adcHandle->Instance==ADC1)
 800a58c:	6802      	ldr	r2, [r0, #0]
 800a58e:	4b3a      	ldr	r3, [pc, #232]	; (800a678 <HAL_ADC_MspInit+0xfc>)
 800a590:	429a      	cmp	r2, r3
 800a592:	d001      	beq.n	800a598 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800a594:	b00a      	add	sp, #40	; 0x28
 800a596:	bd70      	pop	{r4, r5, r6, pc}
 800a598:	4604      	mov	r4, r0
    __HAL_RCC_ADC12_CLK_ENABLE();
 800a59a:	4b38      	ldr	r3, [pc, #224]	; (800a67c <HAL_ADC_MspInit+0x100>)
 800a59c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800a5a0:	f042 0220 	orr.w	r2, r2, #32
 800a5a4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800a5a8:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800a5ac:	f002 0220 	and.w	r2, r2, #32
 800a5b0:	9201      	str	r2, [sp, #4]
 800a5b2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a5b4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800a5b8:	f042 0201 	orr.w	r2, r2, #1
 800a5bc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800a5c0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800a5c4:	f002 0201 	and.w	r2, r2, #1
 800a5c8:	9202      	str	r2, [sp, #8]
 800a5ca:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a5cc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800a5d0:	f042 0204 	orr.w	r2, r2, #4
 800a5d4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800a5d8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800a5dc:	f002 0204 	and.w	r2, r2, #4
 800a5e0:	9203      	str	r2, [sp, #12]
 800a5e2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a5e4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800a5e8:	f042 0202 	orr.w	r2, r2, #2
 800a5ec:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800a5f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a5f4:	f003 0302 	and.w	r3, r3, #2
 800a5f8:	9304      	str	r3, [sp, #16]
 800a5fa:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800a5fc:	23ff      	movs	r3, #255	; 0xff
 800a5fe:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a600:	2603      	movs	r6, #3
 800a602:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a604:	a905      	add	r1, sp, #20
 800a606:	481e      	ldr	r0, [pc, #120]	; (800a680 <HAL_ADC_MspInit+0x104>)
 800a608:	f7f8 fb34 	bl	8002c74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800a60c:	2330      	movs	r3, #48	; 0x30
 800a60e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a610:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a612:	2500      	movs	r5, #0
 800a614:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a616:	a905      	add	r1, sp, #20
 800a618:	481a      	ldr	r0, [pc, #104]	; (800a684 <HAL_ADC_MspInit+0x108>)
 800a61a:	f7f8 fb2b 	bl	8002c74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800a61e:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a620:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a622:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a624:	a905      	add	r1, sp, #20
 800a626:	4818      	ldr	r0, [pc, #96]	; (800a688 <HAL_ADC_MspInit+0x10c>)
 800a628:	f7f8 fb24 	bl	8002c74 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 800a62c:	4817      	ldr	r0, [pc, #92]	; (800a68c <HAL_ADC_MspInit+0x110>)
 800a62e:	4b18      	ldr	r3, [pc, #96]	; (800a690 <HAL_ADC_MspInit+0x114>)
 800a630:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800a632:	2309      	movs	r3, #9
 800a634:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a636:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800a638:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800a63a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a63e:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a644:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800a646:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a64a:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800a64c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a650:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800a652:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800a656:	6203      	str	r3, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800a658:	2304      	movs	r3, #4
 800a65a:	6243      	str	r3, [r0, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800a65c:	6286      	str	r6, [r0, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 800a65e:	62c5      	str	r5, [r0, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800a660:	6305      	str	r5, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800a662:	f7f7 f969 	bl	8001938 <HAL_DMA_Init>
 800a666:	b918      	cbnz	r0, 800a670 <HAL_ADC_MspInit+0xf4>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800a668:	4b08      	ldr	r3, [pc, #32]	; (800a68c <HAL_ADC_MspInit+0x110>)
 800a66a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800a66c:	639c      	str	r4, [r3, #56]	; 0x38
}
 800a66e:	e791      	b.n	800a594 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 800a670:	f000 fe94 	bl	800b39c <Error_Handler>
 800a674:	e7f8      	b.n	800a668 <HAL_ADC_MspInit+0xec>
 800a676:	bf00      	nop
 800a678:	40022000 	.word	0x40022000
 800a67c:	58024400 	.word	0x58024400
 800a680:	58020000 	.word	0x58020000
 800a684:	58020800 	.word	0x58020800
 800a688:	58020400 	.word	0x58020400
 800a68c:	200005d0 	.word	0x200005d0
 800a690:	40020010 	.word	0x40020010

0800a694 <audioInit>:
*/

void CycleCounterTrackMinAndMax( int whichCount);

void audioInit(I2C_HandleTypeDef* hi2c, SAI_HandleTypeDef* hsaiOut, SAI_HandleTypeDef* hsaiIn)
{
 800a694:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a696:	b083      	sub	sp, #12
 800a698:	4605      	mov	r5, r0
 800a69a:	460f      	mov	r7, r1
 800a69c:	4616      	mov	r6, r2
	// Initialize LEAF.

	LEAF_init(&leaf, SAMPLE_RATE, AUDIO_FRAME_SIZE, smallMemory, SMALL_MEM_SIZE, &randomNumber);
 800a69e:	4c18      	ldr	r4, [pc, #96]	; (800a700 <audioInit+0x6c>)
 800a6a0:	4b18      	ldr	r3, [pc, #96]	; (800a704 <audioInit+0x70>)
 800a6a2:	9300      	str	r3, [sp, #0]
 800a6a4:	f644 6320 	movw	r3, #20000	; 0x4e20
 800a6a8:	4a17      	ldr	r2, [pc, #92]	; (800a708 <audioInit+0x74>)
 800a6aa:	2120      	movs	r1, #32
 800a6ac:	ed9f 0a17 	vldr	s0, [pc, #92]	; 800a70c <audioInit+0x78>
 800a6b0:	4620      	mov	r0, r4
 800a6b2:	f001 fd81 	bl	800c1b8 <LEAF_init>

	//tMempool_init (&mediumPool, mediumMemory, MEDIUM_MEM_SIZE, &leaf);
	//tMempool_init (&largePool, largeMemory, LARGE_MEM_SIZE, &leaf);

	HAL_Delay(10);
 800a6b6:	200a      	movs	r0, #10
 800a6b8:	f7f5 fff6 	bl	80006a8 <HAL_Delay>
	for(int i = 0; i < NUM_ADC_CHANNELS; i++)
	{
		tExpSmooth_init(&adcSmooth[i], 0.0f, 0.1f, &leaf);
	}
*/
	leaf.clearOnAllocation = 0;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	6163      	str	r3, [r4, #20]


	for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 800a6c0:	e004      	b.n	800a6cc <audioInit+0x38>
	{
		audioOutBuffer[i] = 0;
 800a6c2:	4a13      	ldr	r2, [pc, #76]	; (800a710 <audioInit+0x7c>)
 800a6c4:	2100      	movs	r1, #0
 800a6c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	2b7f      	cmp	r3, #127	; 0x7f
 800a6ce:	ddf8      	ble.n	800a6c2 <audioInit+0x2e>
	}


	HAL_Delay(1);
 800a6d0:	2001      	movs	r0, #1
 800a6d2:	f7f5 ffe9 	bl	80006a8 <HAL_Delay>

	// set up the I2S driver to send audio data to the codec (and retrieve input as well)
	transmit_status = HAL_SAI_Transmit_DMA(hsaiOut, (uint8_t *)&audioOutBuffer[0], AUDIO_BUFFER_SIZE);
 800a6d6:	4c0e      	ldr	r4, [pc, #56]	; (800a710 <audioInit+0x7c>)
 800a6d8:	2280      	movs	r2, #128	; 0x80
 800a6da:	4621      	mov	r1, r4
 800a6dc:	4638      	mov	r0, r7
 800a6de:	f7fb fb5b 	bl	8005d98 <HAL_SAI_Transmit_DMA>
 800a6e2:	4b0c      	ldr	r3, [pc, #48]	; (800a714 <audioInit+0x80>)
 800a6e4:	7018      	strb	r0, [r3, #0]
	receive_status = HAL_SAI_Receive_DMA(hsaiIn, (uint8_t *)&audioInBuffer[0], AUDIO_BUFFER_SIZE);
 800a6e6:	2280      	movs	r2, #128	; 0x80
 800a6e8:	f504 7100 	add.w	r1, r4, #512	; 0x200
 800a6ec:	4630      	mov	r0, r6
 800a6ee:	f7fb fbd5 	bl	8005e9c <HAL_SAI_Receive_DMA>
 800a6f2:	4b09      	ldr	r3, [pc, #36]	; (800a718 <audioInit+0x84>)
 800a6f4:	7018      	strb	r0, [r3, #0]
	// so while we used to set up codec before starting SAI, now we need to set up codec afterwards, and set a flag to make sure it's ready



	//now to send all the necessary messages to the codec
	AudioCodec_init(hi2c);
 800a6f6:	4628      	mov	r0, r5
 800a6f8:	f000 f93a 	bl	800a970 <AudioCodec_init>

}
 800a6fc:	b003      	add	sp, #12
 800a6fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a700:	20000648 	.word	0x20000648
 800a704:	0800b251 	.word	0x0800b251
 800a708:	200006b0 	.word	0x200006b0
 800a70c:	473b8000 	.word	0x473b8000
 800a710:	30000000 	.word	0x30000000
 800a714:	20000690 	.word	0x20000690
 800a718:	200006a8 	.word	0x200006a8

0800a71c <CycleCounterTrackMinAndMax>:


//this keeps min and max, but doesn't do the array for averaging - a bit less expensive
void CycleCounterTrackMinAndMax( int whichCount)
{
	if (cycleCountVals[whichCount] > 0)
 800a71c:	4b13      	ldr	r3, [pc, #76]	; (800a76c <CycleCounterTrackMinAndMax+0x50>)
 800a71e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800a722:	2b00      	cmp	r3, #0
 800a724:	dd21      	ble.n	800a76a <CycleCounterTrackMinAndMax+0x4e>
	{
		if ((cycleCountVals[whichCount] < cycleCountMinMax[whichCount][0]) || (cycleCountMinMax[whichCount][0] == 0))
 800a726:	4b11      	ldr	r3, [pc, #68]	; (800a76c <CycleCounterTrackMinAndMax+0x50>)
 800a728:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 800a72c:	4b10      	ldr	r3, [pc, #64]	; (800a770 <CycleCounterTrackMinAndMax+0x54>)
 800a72e:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 800a732:	429a      	cmp	r2, r3
 800a734:	db03      	blt.n	800a73e <CycleCounterTrackMinAndMax+0x22>
 800a736:	4b0e      	ldr	r3, [pc, #56]	; (800a770 <CycleCounterTrackMinAndMax+0x54>)
 800a738:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 800a73c:	b92b      	cbnz	r3, 800a74a <CycleCounterTrackMinAndMax+0x2e>
		{
			cycleCountMinMax[whichCount][0] = cycleCountVals[whichCount];
 800a73e:	4b0b      	ldr	r3, [pc, #44]	; (800a76c <CycleCounterTrackMinAndMax+0x50>)
 800a740:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 800a744:	4b0a      	ldr	r3, [pc, #40]	; (800a770 <CycleCounterTrackMinAndMax+0x54>)
 800a746:	f843 2030 	str.w	r2, [r3, r0, lsl #3]
		}
		//update max value ([2])
		if (cycleCountVals[whichCount] > cycleCountMinMax[whichCount][1])
 800a74a:	4b08      	ldr	r3, [pc, #32]	; (800a76c <CycleCounterTrackMinAndMax+0x50>)
 800a74c:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 800a750:	4b07      	ldr	r3, [pc, #28]	; (800a770 <CycleCounterTrackMinAndMax+0x54>)
 800a752:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	429a      	cmp	r2, r3
 800a75a:	dd06      	ble.n	800a76a <CycleCounterTrackMinAndMax+0x4e>
		{
			cycleCountMinMax[whichCount][1] = cycleCountVals[whichCount];
 800a75c:	4b03      	ldr	r3, [pc, #12]	; (800a76c <CycleCounterTrackMinAndMax+0x50>)
 800a75e:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 800a762:	4b03      	ldr	r3, [pc, #12]	; (800a770 <CycleCounterTrackMinAndMax+0x54>)
 800a764:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800a768:	6042      	str	r2, [r0, #4]
		}
	}
}
 800a76a:	4770      	bx	lr
 800a76c:	20000698 	.word	0x20000698
 800a770:	200054d0 	.word	0x200054d0

0800a774 <audioTick>:
{
 800a774:	b570      	push	{r4, r5, r6, lr}
 800a776:	b082      	sub	sp, #8
	volatile uint32_t tempCount5 = 0;
 800a778:	2300      	movs	r3, #0
 800a77a:	9301      	str	r3, [sp, #4]
	volatile uint32_t tempCount6 = 0;
 800a77c:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800a77e:	b672      	cpsid	i
	tempCount5 = DWT->CYCCNT;
 800a780:	4b1a      	ldr	r3, [pc, #104]	; (800a7ec <audioTick+0x78>)
 800a782:	685b      	ldr	r3, [r3, #4]
 800a784:	9301      	str	r3, [sp, #4]
	output = largeMemory[sampleNum];
 800a786:	4c1a      	ldr	r4, [pc, #104]	; (800a7f0 <audioTick+0x7c>)
 800a788:	e9d4 5600 	ldrd	r5, r6, [r4]
 800a78c:	4919      	ldr	r1, [pc, #100]	; (800a7f4 <audioTick+0x80>)
 800a78e:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800a792:	6809      	ldr	r1, [r1, #0]
	sampleNum++;
 800a794:	1c6a      	adds	r2, r5, #1
 800a796:	f146 0300 	adc.w	r3, r6, #0
 800a79a:	e9c4 2300 	strd	r2, r3, [r4]
	if (sampleNum >= memoryPointer)
 800a79e:	4c16      	ldr	r4, [pc, #88]	; (800a7f8 <audioTick+0x84>)
 800a7a0:	e9d4 4500 	ldrd	r4, r5, [r4]
 800a7a4:	42ab      	cmp	r3, r5
 800a7a6:	bf08      	it	eq
 800a7a8:	42a2      	cmpeq	r2, r4
 800a7aa:	d304      	bcc.n	800a7b6 <audioTick+0x42>
		sampleNum = 0;
 800a7ac:	4b10      	ldr	r3, [pc, #64]	; (800a7f0 <audioTick+0x7c>)
 800a7ae:	2400      	movs	r4, #0
 800a7b0:	2500      	movs	r5, #0
 800a7b2:	e9c3 4500 	strd	r4, r5, [r3]
   	samples[0] = output;
 800a7b6:	6001      	str	r1, [r0, #0]
   	samples[1] = output;
 800a7b8:	6041      	str	r1, [r0, #4]
	tempCount6 = DWT->CYCCNT;
 800a7ba:	4b0c      	ldr	r3, [pc, #48]	; (800a7ec <audioTick+0x78>)
 800a7bc:	685b      	ldr	r3, [r3, #4]
 800a7be:	9300      	str	r3, [sp, #0]
	cycleCountVals[0] = tempCount6-tempCount5;
 800a7c0:	9b00      	ldr	r3, [sp, #0]
 800a7c2:	9a01      	ldr	r2, [sp, #4]
 800a7c4:	1a9b      	subs	r3, r3, r2
 800a7c6:	4c0d      	ldr	r4, [pc, #52]	; (800a7fc <audioTick+0x88>)
 800a7c8:	6023      	str	r3, [r4, #0]
	CycleCounterTrackMinAndMax(0);
 800a7ca:	2000      	movs	r0, #0
 800a7cc:	f7ff ffa6 	bl	800a71c <CycleCounterTrackMinAndMax>
	if (cycleCountVals[0] > 9900)
 800a7d0:	6822      	ldr	r2, [r4, #0]
 800a7d2:	f242 63ac 	movw	r3, #9900	; 0x26ac
 800a7d6:	429a      	cmp	r2, r3
 800a7d8:	dc04      	bgt.n	800a7e4 <audioTick+0x70>
  __ASM volatile ("cpsie i" : : : "memory");
 800a7da:	b662      	cpsie	i
}
 800a7dc:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800a800 <audioTick+0x8c>
 800a7e0:	b002      	add	sp, #8
 800a7e2:	bd70      	pop	{r4, r5, r6, pc}
		setLED_D(255);
 800a7e4:	20ff      	movs	r0, #255	; 0xff
 800a7e6:	f001 fa63 	bl	800bcb0 <setLED_D>
 800a7ea:	e7f6      	b.n	800a7da <audioTick+0x66>
 800a7ec:	e0001000 	.word	0xe0001000
 800a7f0:	20000540 	.word	0x20000540
 800a7f4:	60000000 	.word	0x60000000
 800a7f8:	20000558 	.word	0x20000558
 800a7fc:	20000698 	.word	0x20000698
 800a800:	00000000 	.word	0x00000000

0800a804 <audioFrame>:
{
 800a804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a808:	b082      	sub	sp, #8
 800a80a:	4607      	mov	r7, r0
	buttonCheck();
 800a80c:	f001 fa70 	bl	800bcf0 <buttonCheck>
	if (codecReady)
 800a810:	4b1b      	ldr	r3, [pc, #108]	; (800a880 <audioFrame+0x7c>)
 800a812:	781b      	ldrb	r3, [r3, #0]
 800a814:	b38b      	cbz	r3, 800a87a <audioFrame+0x76>
		for (i = 0; i < (HALF_BUFFER_SIZE); i = i + 2)
 800a816:	2500      	movs	r5, #0
 800a818:	e02d      	b.n	800a876 <audioFrame+0x72>
			inputSamples[0] = (audioInBuffer[buffer_offset + i]) * INV_TWO_TO_31;
 800a81a:	197e      	adds	r6, r7, r5
 800a81c:	4c19      	ldr	r4, [pc, #100]	; (800a884 <audioFrame+0x80>)
 800a81e:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a822:	ed93 7a80 	vldr	s14, [r3, #512]	; 0x200
 800a826:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a82a:	eddf 6a17 	vldr	s13, [pc, #92]	; 800a888 <audioFrame+0x84>
 800a82e:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a832:	ed8d 7a00 	vstr	s14, [sp]
			inputSamples[1] = (audioInBuffer[buffer_offset + i + 1]) * INV_TWO_TO_31;
 800a836:	f106 0801 	add.w	r8, r6, #1
 800a83a:	eb04 0388 	add.w	r3, r4, r8, lsl #2
 800a83e:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 800a842:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a846:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a84a:	edcd 7a01 	vstr	s15, [sp, #4]
			audioTick(inputSamples);
 800a84e:	4668      	mov	r0, sp
 800a850:	f7ff ff90 	bl	800a774 <audioTick>
			audioOutBuffer[buffer_offset + i] = (int32_t)(inputSamples[0] * TWO_TO_31);
 800a854:	eddd 7a00 	vldr	s15, [sp]
 800a858:	eefe 7ae0 	vcvt.s32.f32	s15, s15, #31
 800a85c:	ee17 3a90 	vmov	r3, s15
 800a860:	f844 3026 	str.w	r3, [r4, r6, lsl #2]
			audioOutBuffer[buffer_offset + i + 1] = (int32_t)(inputSamples[1] * TWO_TO_31);;
 800a864:	eddd 7a01 	vldr	s15, [sp, #4]
 800a868:	eefe 7ae0 	vcvt.s32.f32	s15, s15, #31
 800a86c:	ee17 3a90 	vmov	r3, s15
 800a870:	f844 3028 	str.w	r3, [r4, r8, lsl #2]
		for (i = 0; i < (HALF_BUFFER_SIZE); i = i + 2)
 800a874:	3502      	adds	r5, #2
 800a876:	2d3f      	cmp	r5, #63	; 0x3f
 800a878:	ddcf      	ble.n	800a81a <audioFrame+0x16>
}
 800a87a:	b002      	add	sp, #8
 800a87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a880:	20000538 	.word	0x20000538
 800a884:	30000000 	.word	0x30000000
 800a888:	2ffffff6 	.word	0x2ffffff6

0800a88c <HAL_SAI_ErrorCallback>:


void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
	;
}
 800a88c:	4770      	bx	lr

0800a88e <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800a88e:	b508      	push	{r3, lr}
	audioFrame(HALF_BUFFER_SIZE);
 800a890:	2040      	movs	r0, #64	; 0x40
 800a892:	f7ff ffb7 	bl	800a804 <audioFrame>
}
 800a896:	bd08      	pop	{r3, pc}

0800a898 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800a898:	b508      	push	{r3, lr}
	audioFrame(0);
 800a89a:	2000      	movs	r0, #0
 800a89c:	f7ff ffb2 	bl	800a804 <audioFrame>
}
 800a8a0:	bd08      	pop	{r3, pc}
	...

0800a8a4 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a8a4:	b500      	push	{lr}
 800a8a6:	b083      	sub	sp, #12
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a8a8:	9300      	str	r3, [sp, #0]
 800a8aa:	4613      	mov	r3, r2
 800a8ac:	460a      	mov	r2, r1
 800a8ae:	4601      	mov	r1, r0
 800a8b0:	4803      	ldr	r0, [pc, #12]	; (800a8c0 <BSP_SD_ReadBlocks+0x1c>)
 800a8b2:	f7fb fecb 	bl	800664c <HAL_SD_ReadBlocks>
 800a8b6:	b100      	cbz	r0, 800a8ba <BSP_SD_ReadBlocks+0x16>
  {
    sd_state = MSD_ERROR;
 800a8b8:	2001      	movs	r0, #1
  }

  return sd_state;  
}
 800a8ba:	b003      	add	sp, #12
 800a8bc:	f85d fb04 	ldr.w	pc, [sp], #4
 800a8c0:	20012820 	.word	0x20012820

0800a8c4 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a8c4:	b500      	push	{lr}
 800a8c6:	b083      	sub	sp, #12
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 800a8c8:	9300      	str	r3, [sp, #0]
 800a8ca:	4613      	mov	r3, r2
 800a8cc:	460a      	mov	r2, r1
 800a8ce:	4601      	mov	r1, r0
 800a8d0:	4803      	ldr	r0, [pc, #12]	; (800a8e0 <BSP_SD_WriteBlocks+0x1c>)
 800a8d2:	f7fb ffb9 	bl	8006848 <HAL_SD_WriteBlocks>
 800a8d6:	b100      	cbz	r0, 800a8da <BSP_SD_WriteBlocks+0x16>
  {
    sd_state = MSD_ERROR;
 800a8d8:	2001      	movs	r0, #1
  }

  return sd_state;  
}
 800a8da:	b003      	add	sp, #12
 800a8dc:	f85d fb04 	ldr.w	pc, [sp], #4
 800a8e0:	20012820 	.word	0x20012820

0800a8e4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a8e4:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a8e6:	4803      	ldr	r0, [pc, #12]	; (800a8f4 <BSP_SD_GetCardState+0x10>)
 800a8e8:	f7fc fbfc 	bl	80070e4 <HAL_SD_GetCardState>
}
 800a8ec:	3804      	subs	r0, #4
 800a8ee:	bf18      	it	ne
 800a8f0:	2001      	movne	r0, #1
 800a8f2:	bd08      	pop	{r3, pc}
 800a8f4:	20012820 	.word	0x20012820

0800a8f8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a8f8:	b508      	push	{r3, lr}
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800a8fa:	4601      	mov	r1, r0
 800a8fc:	4801      	ldr	r0, [pc, #4]	; (800a904 <BSP_SD_GetCardInfo+0xc>)
 800a8fe:	f7fc fb71 	bl	8006fe4 <HAL_SD_GetCardInfo>
}
 800a902:	bd08      	pop	{r3, pc}
 800a904:	20012820 	.word	0x20012820

0800a908 <BSP_SD_WriteCpltCallback>:
  * @retval None
  */
__weak void BSP_SD_WriteCpltCallback(void)
{

}
 800a908:	4770      	bx	lr

0800a90a <HAL_SD_TxCpltCallback>:
{
 800a90a:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 800a90c:	f7ff fffc 	bl	800a908 <BSP_SD_WriteCpltCallback>
}
 800a910:	bd08      	pop	{r3, pc}

0800a912 <BSP_SD_ReadCpltCallback>:
  * @retval None
  */
__weak void BSP_SD_ReadCpltCallback(void)
{

}
 800a912:	4770      	bx	lr

0800a914 <HAL_SD_RxCpltCallback>:
{
 800a914:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 800a916:	f7ff fffc 	bl	800a912 <BSP_SD_ReadCpltCallback>
}
 800a91a:	bd08      	pop	{r3, pc}

0800a91c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a91c:	b500      	push	{lr}
 800a91e:	b083      	sub	sp, #12
  __IO uint8_t status = SD_PRESENT;
 800a920:	2301      	movs	r3, #1
 800a922:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 800a926:	f000 f8f9 	bl	800ab1c <BSP_PlatformIsDetected>
 800a92a:	b910      	cbnz	r0, 800a932 <BSP_SD_IsDetected+0x16>
  {
    status = SD_NOT_PRESENT;
 800a92c:	2300      	movs	r3, #0
 800a92e:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  return status;
 800a932:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800a936:	b003      	add	sp, #12
 800a938:	f85d fb04 	ldr.w	pc, [sp], #4

0800a93c <BSP_SD_Init>:
{
 800a93c:	b510      	push	{r4, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a93e:	f7ff ffed 	bl	800a91c <BSP_SD_IsDetected>
 800a942:	2801      	cmp	r0, #1
 800a944:	d002      	beq.n	800a94c <BSP_SD_Init+0x10>
    return MSD_ERROR_SD_NOT_PRESENT;
 800a946:	2402      	movs	r4, #2
}
 800a948:	4620      	mov	r0, r4
 800a94a:	bd10      	pop	{r4, pc}
  sd_state = HAL_SD_Init(&hsd1);
 800a94c:	4807      	ldr	r0, [pc, #28]	; (800a96c <BSP_SD_Init+0x30>)
 800a94e:	f7fc fbdc 	bl	800710a <HAL_SD_Init>
  if (sd_state == MSD_OK)
 800a952:	4604      	mov	r4, r0
 800a954:	2800      	cmp	r0, #0
 800a956:	d1f7      	bne.n	800a948 <BSP_SD_Init+0xc>
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800a958:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a95c:	4803      	ldr	r0, [pc, #12]	; (800a96c <BSP_SD_Init+0x30>)
 800a95e:	f7fc fb53 	bl	8007008 <HAL_SD_ConfigWideBusOperation>
 800a962:	2800      	cmp	r0, #0
 800a964:	d0f0      	beq.n	800a948 <BSP_SD_Init+0xc>
      sd_state = MSD_ERROR;
 800a966:	2401      	movs	r4, #1
 800a968:	e7ee      	b.n	800a948 <BSP_SD_Init+0xc>
 800a96a:	bf00      	nop
 800a96c:	20012820 	.word	0x20012820

0800a970 <AudioCodec_init>:

volatile int blankCount = 0;
uint16_t addressCounter = 0;


void AudioCodec_init(I2C_HandleTypeDef* hi2c) {
 800a970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a974:	b085      	sub	sp, #20
 800a976:	4605      	mov	r5, r0

	//pull codec reset pin high to start codec working
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 800a978:	2201      	movs	r2, #1
 800a97a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a97e:	4843      	ldr	r0, [pc, #268]	; (800aa8c <AudioCodec_init+0x11c>)
 800a980:	f7f8 fa6f 	bl	8002e62 <HAL_GPIO_WritePin>

	HAL_Delay(2);
 800a984:	2002      	movs	r0, #2
 800a986:	f7f5 fe8f 	bl	80006a8 <HAL_Delay>
	//enable control port and put part in power-down mode while loading registers
	myI2cData[0] = 0x07;
 800a98a:	4c41      	ldr	r4, [pc, #260]	; (800aa90 <AudioCodec_init+0x120>)
 800a98c:	f04f 0a07 	mov.w	sl, #7
 800a990:	f884 a000 	strb.w	sl, [r4]
	myI2cData[1] = 0x03;
 800a994:	f04f 0b03 	mov.w	fp, #3
 800a998:	f884 b001 	strb.w	fp, [r4, #1]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 800a99c:	4f3d      	ldr	r7, [pc, #244]	; (800aa94 <AudioCodec_init+0x124>)
 800a99e:	883b      	ldrh	r3, [r7, #0]
 800a9a0:	4e3d      	ldr	r6, [pc, #244]	; (800aa98 <AudioCodec_init+0x128>)
 800a9a2:	6832      	ldr	r2, [r6, #0]
 800a9a4:	9200      	str	r2, [sp, #0]
 800a9a6:	4622      	mov	r2, r4
 800a9a8:	2120      	movs	r1, #32
 800a9aa:	4628      	mov	r0, r5
 800a9ac:	f7f8 fd3a 	bl	8003424 <HAL_I2C_Master_Transmit>
 800a9b0:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 800aaa0 <AudioCodec_init+0x130>
 800a9b4:	f888 0000 	strb.w	r0, [r8]

	myI2cData[0] = 0x01;
 800a9b8:	f04f 0901 	mov.w	r9, #1
 800a9bc:	f884 9000 	strb.w	r9, [r4]
	myI2cData[1] = 0x41; //0x41 for 48k, 0x81 for 96k, 0xe1 for 192k
 800a9c0:	2341      	movs	r3, #65	; 0x41
 800a9c2:	7063      	strb	r3, [r4, #1]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 800a9c4:	883b      	ldrh	r3, [r7, #0]
 800a9c6:	6832      	ldr	r2, [r6, #0]
 800a9c8:	9200      	str	r2, [sp, #0]
 800a9ca:	4622      	mov	r2, r4
 800a9cc:	2120      	movs	r1, #32
 800a9ce:	9503      	str	r5, [sp, #12]
 800a9d0:	4628      	mov	r0, r5
 800a9d2:	f7f8 fd27 	bl	8003424 <HAL_I2C_Master_Transmit>
 800a9d6:	f888 0000 	strb.w	r0, [r8]

	myI2cData[0] = 0x02;
 800a9da:	2502      	movs	r5, #2
 800a9dc:	7025      	strb	r5, [r4, #0]
	myI2cData[1] = 0x00;
 800a9de:	2300      	movs	r3, #0
 800a9e0:	7063      	strb	r3, [r4, #1]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 800a9e2:	883b      	ldrh	r3, [r7, #0]
 800a9e4:	6832      	ldr	r2, [r6, #0]
 800a9e6:	9200      	str	r2, [sp, #0]
 800a9e8:	4622      	mov	r2, r4
 800a9ea:	2120      	movs	r1, #32
 800a9ec:	9803      	ldr	r0, [sp, #12]
 800a9ee:	f7f8 fd19 	bl	8003424 <HAL_I2C_Master_Transmit>
 800a9f2:	f888 0000 	strb.w	r0, [r8]

	myI2cData[0] = 0x03;
 800a9f6:	f884 b000 	strb.w	fp, [r4]
	myI2cData[1] = 0x79;
 800a9fa:	2379      	movs	r3, #121	; 0x79
 800a9fc:	7063      	strb	r3, [r4, #1]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 800a9fe:	883b      	ldrh	r3, [r7, #0]
 800aa00:	6832      	ldr	r2, [r6, #0]
 800aa02:	9200      	str	r2, [sp, #0]
 800aa04:	4622      	mov	r2, r4
 800aa06:	2120      	movs	r1, #32
 800aa08:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800aa0c:	4658      	mov	r0, fp
 800aa0e:	f7f8 fd09 	bl	8003424 <HAL_I2C_Master_Transmit>
 800aa12:	f888 0000 	strb.w	r0, [r8]

	myI2cData[0] = 0x04;
 800aa16:	2304      	movs	r3, #4
 800aa18:	7023      	strb	r3, [r4, #0]
	myI2cData[1] = 0x01;
 800aa1a:	f884 9001 	strb.w	r9, [r4, #1]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 800aa1e:	883b      	ldrh	r3, [r7, #0]
 800aa20:	6832      	ldr	r2, [r6, #0]
 800aa22:	9200      	str	r2, [sp, #0]
 800aa24:	4622      	mov	r2, r4
 800aa26:	2120      	movs	r1, #32
 800aa28:	4658      	mov	r0, fp
 800aa2a:	f7f8 fcfb 	bl	8003424 <HAL_I2C_Master_Transmit>
 800aa2e:	f888 0000 	strb.w	r0, [r8]

	myI2cData[0] = 0x05;
 800aa32:	2305      	movs	r3, #5
 800aa34:	7023      	strb	r3, [r4, #0]
	myI2cData[1] = 0x01;
 800aa36:	f884 9001 	strb.w	r9, [r4, #1]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 800aa3a:	883b      	ldrh	r3, [r7, #0]
 800aa3c:	6832      	ldr	r2, [r6, #0]
 800aa3e:	9200      	str	r2, [sp, #0]
 800aa40:	4622      	mov	r2, r4
 800aa42:	2120      	movs	r1, #32
 800aa44:	4658      	mov	r0, fp
 800aa46:	f7f8 fced 	bl	8003424 <HAL_I2C_Master_Transmit>
 800aa4a:	f888 0000 	strb.w	r0, [r8]

	myI2cData[0] = 0x06;
 800aa4e:	2306      	movs	r3, #6
 800aa50:	7023      	strb	r3, [r4, #0]
	myI2cData[1] = 0x10;
 800aa52:	2310      	movs	r3, #16
 800aa54:	7063      	strb	r3, [r4, #1]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 800aa56:	883b      	ldrh	r3, [r7, #0]
 800aa58:	6832      	ldr	r2, [r6, #0]
 800aa5a:	9200      	str	r2, [sp, #0]
 800aa5c:	4622      	mov	r2, r4
 800aa5e:	2120      	movs	r1, #32
 800aa60:	4658      	mov	r0, fp
 800aa62:	f7f8 fcdf 	bl	8003424 <HAL_I2C_Master_Transmit>
 800aa66:	f888 0000 	strb.w	r0, [r8]

	//turn off power down bit to start things cookin'
	myI2cData[0] = 0x07;
 800aa6a:	f884 a000 	strb.w	sl, [r4]
	myI2cData[1] = 0x02;
 800aa6e:	7065      	strb	r5, [r4, #1]
	HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 800aa70:	883b      	ldrh	r3, [r7, #0]
 800aa72:	6832      	ldr	r2, [r6, #0]
 800aa74:	9200      	str	r2, [sp, #0]
 800aa76:	4622      	mov	r2, r4
 800aa78:	2120      	movs	r1, #32
 800aa7a:	4658      	mov	r0, fp
 800aa7c:	f7f8 fcd2 	bl	8003424 <HAL_I2C_Master_Transmit>


	codecReady = 1;
 800aa80:	4b06      	ldr	r3, [pc, #24]	; (800aa9c <AudioCodec_init+0x12c>)
 800aa82:	f883 9000 	strb.w	r9, [r3]
}
 800aa86:	b005      	add	sp, #20
 800aa88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa8c:	58020800 	.word	0x58020800
 800aa90:	20000548 	.word	0x20000548
 800aa94:	2000000c 	.word	0x2000000c
 800aa98:	20000008 	.word	0x20000008
 800aa9c:	20000538 	.word	0x20000538
 800aaa0:	200054f0 	.word	0x200054f0

0800aaa4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800aaa4:	b500      	push	{lr}
 800aaa6:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800aaa8:	4b13      	ldr	r3, [pc, #76]	; (800aaf8 <MX_DMA_Init+0x54>)
 800aaaa:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800aaae:	f042 0201 	orr.w	r2, r2, #1
 800aab2:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800aab6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800aaba:	f003 0301 	and.w	r3, r3, #1
 800aabe:	9301      	str	r3, [sp, #4]
 800aac0:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 800aac2:	2200      	movs	r2, #0
 800aac4:	2101      	movs	r1, #1
 800aac6:	200b      	movs	r0, #11
 800aac8:	f7f6 fc80 	bl	80013cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800aacc:	200b      	movs	r0, #11
 800aace:	f7f6 fcaf 	bl	8001430 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 800aad2:	2200      	movs	r2, #0
 800aad4:	2102      	movs	r1, #2
 800aad6:	200c      	movs	r0, #12
 800aad8:	f7f6 fc78 	bl	80013cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800aadc:	200c      	movs	r0, #12
 800aade:	f7f6 fca7 	bl	8001430 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 3, 0);
 800aae2:	2200      	movs	r2, #0
 800aae4:	2103      	movs	r1, #3
 800aae6:	200d      	movs	r0, #13
 800aae8:	f7f6 fc70 	bl	80013cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800aaec:	200d      	movs	r0, #13
 800aaee:	f7f6 fc9f 	bl	8001430 <HAL_NVIC_EnableIRQ>

}
 800aaf2:	b003      	add	sp, #12
 800aaf4:	f85d fb04 	ldr.w	pc, [sp], #4
 800aaf8:	58024400 	.word	0x58024400

0800aafc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800aafc:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800aafe:	4903      	ldr	r1, [pc, #12]	; (800ab0c <MX_FATFS_Init+0x10>)
 800ab00:	4803      	ldr	r0, [pc, #12]	; (800ab10 <MX_FATFS_Init+0x14>)
 800ab02:	f7ff fbc1 	bl	800a288 <FATFS_LinkDriver>
 800ab06:	4b03      	ldr	r3, [pc, #12]	; (800ab14 <MX_FATFS_Init+0x18>)
 800ab08:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800ab0a:	bd08      	pop	{r3, pc}
 800ab0c:	200054fc 	.word	0x200054fc
 800ab10:	0800c750 	.word	0x0800c750
 800ab14:	200054f8 	.word	0x200054f8

0800ab18 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 800ab18:	2000      	movs	r0, #0
 800ab1a:	4770      	bx	lr

0800ab1c <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800ab1c:	b510      	push	{r4, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800ab1e:	4c07      	ldr	r4, [pc, #28]	; (800ab3c <BSP_PlatformIsDetected+0x20>)
 800ab20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ab24:	4620      	mov	r0, r4
 800ab26:	f7f8 f995 	bl	8002e54 <HAL_GPIO_ReadPin>
        status = SD_NOT_PRESENT;
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    status = SD_PRESENT;
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_SET)
 800ab2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ab2e:	4620      	mov	r0, r4
 800ab30:	f7f8 f990 	bl	8002e54 <HAL_GPIO_ReadPin>
 800ab34:	2801      	cmp	r0, #1
 800ab36:	d000      	beq.n	800ab3a <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800ab38:	2000      	movs	r0, #0
    }
    /* USER CODE END 1 */ 
    return status;
}  
 800ab3a:	bd10      	pop	{r4, pc}
 800ab3c:	58020800 	.word	0x58020800

0800ab40 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800ab40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab42:	b087      	sub	sp, #28
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab44:	2300      	movs	r3, #0
 800ab46:	9301      	str	r3, [sp, #4]
 800ab48:	9302      	str	r3, [sp, #8]
 800ab4a:	9303      	str	r3, [sp, #12]
 800ab4c:	9304      	str	r3, [sp, #16]
 800ab4e:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 800ab50:	4b27      	ldr	r3, [pc, #156]	; (800abf0 <HAL_FMC_MspInit+0xb0>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	b10b      	cbz	r3, 800ab5a <HAL_FMC_MspInit+0x1a>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800ab56:	b007      	add	sp, #28
 800ab58:	bdf0      	pop	{r4, r5, r6, r7, pc}
  FMC_Initialized = 1;
 800ab5a:	4b25      	ldr	r3, [pc, #148]	; (800abf0 <HAL_FMC_MspInit+0xb0>)
 800ab5c:	2201      	movs	r2, #1
 800ab5e:	601a      	str	r2, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 800ab60:	4b24      	ldr	r3, [pc, #144]	; (800abf4 <HAL_FMC_MspInit+0xb4>)
 800ab62:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800ab66:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ab6a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 800ab6e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800ab72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ab76:	9300      	str	r3, [sp, #0]
 800ab78:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800ab7a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800ab7e:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab80:	2602      	movs	r6, #2
 800ab82:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab84:	2503      	movs	r5, #3
 800ab86:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800ab88:	240c      	movs	r4, #12
 800ab8a:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800ab8c:	a901      	add	r1, sp, #4
 800ab8e:	481a      	ldr	r0, [pc, #104]	; (800abf8 <HAL_FMC_MspInit+0xb8>)
 800ab90:	f7f8 f870 	bl	8002c74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800ab94:	230d      	movs	r3, #13
 800ab96:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab98:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab9a:	2700      	movs	r7, #0
 800ab9c:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab9e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800aba0:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800aba2:	a901      	add	r1, sp, #4
 800aba4:	4815      	ldr	r0, [pc, #84]	; (800abfc <HAL_FMC_MspInit+0xbc>)
 800aba6:	f7f8 f865 	bl	8002c74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4 
 800abaa:	f248 1337 	movw	r3, #33079	; 0x8137
 800abae:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800abb0:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abb2:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800abb4:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800abb6:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800abb8:	a901      	add	r1, sp, #4
 800abba:	4811      	ldr	r0, [pc, #68]	; (800ac00 <HAL_FMC_MspInit+0xc0>)
 800abbc:	f7f8 f85a 	bl	8002c74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 800abc0:	f64f 7383 	movw	r3, #65411	; 0xff83
 800abc4:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800abc6:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abc8:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800abca:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800abcc:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800abce:	a901      	add	r1, sp, #4
 800abd0:	480c      	ldr	r0, [pc, #48]	; (800ac04 <HAL_FMC_MspInit+0xc4>)
 800abd2:	f7f8 f84f 	bl	8002c74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 800abd6:	f24c 7303 	movw	r3, #50947	; 0xc703
 800abda:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800abdc:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abde:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800abe0:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800abe2:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800abe4:	a901      	add	r1, sp, #4
 800abe6:	4808      	ldr	r0, [pc, #32]	; (800ac08 <HAL_FMC_MspInit+0xc8>)
 800abe8:	f7f8 f844 	bl	8002c74 <HAL_GPIO_Init>
 800abec:	e7b3      	b.n	800ab56 <HAL_FMC_MspInit+0x16>
 800abee:	bf00      	nop
 800abf0:	2000054c 	.word	0x2000054c
 800abf4:	58024400 	.word	0x58024400
 800abf8:	58021400 	.word	0x58021400
 800abfc:	58020800 	.word	0x58020800
 800ac00:	58021800 	.word	0x58021800
 800ac04:	58021000 	.word	0x58021000
 800ac08:	58020c00 	.word	0x58020c00

0800ac0c <MX_FMC_Init>:
{
 800ac0c:	b500      	push	{lr}
 800ac0e:	b089      	sub	sp, #36	; 0x24
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800ac10:	4817      	ldr	r0, [pc, #92]	; (800ac70 <MX_FMC_Init+0x64>)
 800ac12:	4b18      	ldr	r3, [pc, #96]	; (800ac74 <MX_FMC_Init+0x68>)
 800ac14:	6003      	str	r3, [r0, #0]
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800ac16:	2300      	movs	r3, #0
 800ac18:	6043      	str	r3, [r0, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 800ac1a:	2201      	movs	r2, #1
 800ac1c:	6082      	str	r2, [r0, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 800ac1e:	2208      	movs	r2, #8
 800ac20:	60c2      	str	r2, [r0, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800ac22:	2210      	movs	r2, #16
 800ac24:	6102      	str	r2, [r0, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800ac26:	2240      	movs	r2, #64	; 0x40
 800ac28:	6142      	str	r2, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 800ac2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ac2e:	6182      	str	r2, [r0, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800ac30:	61c3      	str	r3, [r0, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_3;
 800ac32:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800ac36:	6202      	str	r2, [r0, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800ac38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ac3c:	6242      	str	r2, [r0, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800ac3e:	6283      	str	r3, [r0, #40]	; 0x28
  SdramTiming.LoadToActiveDelay = 2;
 800ac40:	2302      	movs	r3, #2
 800ac42:	9301      	str	r3, [sp, #4]
  SdramTiming.ExitSelfRefreshDelay = 6;
 800ac44:	2206      	movs	r2, #6
 800ac46:	9202      	str	r2, [sp, #8]
  SdramTiming.SelfRefreshTime = 4;
 800ac48:	2104      	movs	r1, #4
 800ac4a:	9103      	str	r1, [sp, #12]
  SdramTiming.RowCycleDelay = 6;
 800ac4c:	9204      	str	r2, [sp, #16]
  SdramTiming.WriteRecoveryTime = 2;
 800ac4e:	9305      	str	r3, [sp, #20]
  SdramTiming.RPDelay = 2;
 800ac50:	9306      	str	r3, [sp, #24]
  SdramTiming.RCDDelay = 2;
 800ac52:	9307      	str	r3, [sp, #28]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800ac54:	4469      	add	r1, sp
 800ac56:	f7fc fbd3 	bl	8007400 <HAL_SDRAM_Init>
 800ac5a:	b930      	cbnz	r0, 800ac6a <MX_FMC_Init+0x5e>
  HAL_SetFMCMemorySwappingConfig(FMC_SWAPBMAP_SDRAM_SRAM);
 800ac5c:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800ac60:	f7f5 fd3c 	bl	80006dc <HAL_SetFMCMemorySwappingConfig>
}
 800ac64:	b009      	add	sp, #36	; 0x24
 800ac66:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler( );
 800ac6a:	f000 fb97 	bl	800b39c <Error_Handler>
 800ac6e:	e7f5      	b.n	800ac5c <MX_FMC_Init+0x50>
 800ac70:	20005990 	.word	0x20005990
 800ac74:	52004140 	.word	0x52004140

0800ac78 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 800ac78:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800ac7a:	f7ff ff61 	bl	800ab40 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800ac7e:	bd08      	pop	{r3, pc}

0800ac80 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 800ac80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac84:	b08f      	sub	sp, #60	; 0x3c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ac86:	2400      	movs	r4, #0
 800ac88:	9409      	str	r4, [sp, #36]	; 0x24
 800ac8a:	940a      	str	r4, [sp, #40]	; 0x28
 800ac8c:	940b      	str	r4, [sp, #44]	; 0x2c
 800ac8e:	940c      	str	r4, [sp, #48]	; 0x30
 800ac90:	940d      	str	r4, [sp, #52]	; 0x34

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800ac92:	4b6a      	ldr	r3, [pc, #424]	; (800ae3c <MX_GPIO_Init+0x1bc>)
 800ac94:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800ac98:	f042 0210 	orr.w	r2, r2, #16
 800ac9c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800aca0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800aca4:	f002 0210 	and.w	r2, r2, #16
 800aca8:	9201      	str	r2, [sp, #4]
 800acaa:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800acac:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800acb0:	f042 0204 	orr.w	r2, r2, #4
 800acb4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800acb8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800acbc:	f002 0204 	and.w	r2, r2, #4
 800acc0:	9202      	str	r2, [sp, #8]
 800acc2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800acc4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800acc8:	f042 0220 	orr.w	r2, r2, #32
 800accc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800acd0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800acd4:	f002 0220 	and.w	r2, r2, #32
 800acd8:	9203      	str	r2, [sp, #12]
 800acda:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800acdc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800ace0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ace4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800ace8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800acec:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800acf0:	9204      	str	r2, [sp, #16]
 800acf2:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800acf4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800acf8:	f042 0201 	orr.w	r2, r2, #1
 800acfc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800ad00:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800ad04:	f002 0201 	and.w	r2, r2, #1
 800ad08:	9205      	str	r2, [sp, #20]
 800ad0a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ad0c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800ad10:	f042 0202 	orr.w	r2, r2, #2
 800ad14:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800ad18:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800ad1c:	f002 0202 	and.w	r2, r2, #2
 800ad20:	9206      	str	r2, [sp, #24]
 800ad22:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800ad24:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800ad28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ad2c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800ad30:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800ad34:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800ad38:	9207      	str	r2, [sp, #28]
 800ad3a:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ad3c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800ad40:	f042 0208 	orr.w	r2, r2, #8
 800ad44:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800ad48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ad4c:	f003 0308 	and.w	r3, r3, #8
 800ad50:	9308      	str	r3, [sp, #32]
 800ad52:	9b08      	ldr	r3, [sp, #32]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800ad54:	4e3a      	ldr	r6, [pc, #232]	; (800ae40 <MX_GPIO_Init+0x1c0>)
 800ad56:	4622      	mov	r2, r4
 800ad58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800ad5c:	4630      	mov	r0, r6
 800ad5e:	f7f8 f880 	bl	8002e62 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800ad62:	f44f 5900 	mov.w	r9, #8192	; 0x2000
 800ad66:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ad6a:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ad6c:	2502      	movs	r5, #2
 800ad6e:	950b      	str	r5, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ad70:	a909      	add	r1, sp, #36	; 0x24
 800ad72:	4630      	mov	r0, r6
 800ad74:	f7f7 ff7e 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800ad78:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ad7c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ad7e:	2701      	movs	r7, #1
 800ad80:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ad82:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ad84:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ad86:	a909      	add	r1, sp, #36	; 0x24
 800ad88:	4630      	mov	r0, r6
 800ad8a:	f7f7 ff73 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC15 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_1;
 800ad8e:	f248 0302 	movw	r3, #32770	; 0x8002
 800ad92:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ad94:	2503      	movs	r5, #3
 800ad96:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad98:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ad9a:	a909      	add	r1, sp, #36	; 0x24
 800ad9c:	4630      	mov	r0, r6
 800ad9e:	f7f7 ff69 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 PF8 PF9 
                           PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 800ada2:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 800ada6:	9309      	str	r3, [sp, #36]	; 0x24
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ada8:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800adaa:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800adac:	a909      	add	r1, sp, #36	; 0x24
 800adae:	4825      	ldr	r0, [pc, #148]	; (800ae44 <MX_GPIO_Init+0x1c4>)
 800adb0:	f7f7 ff60 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 PB13 PB14 
                           PB15 PB4 PB5 PB6 
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 800adb4:	f24f 33f4 	movw	r3, #62452	; 0xf3f4
 800adb8:	9309      	str	r3, [sp, #36]	; 0x24
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800adba:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800adbc:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800adbe:	a909      	add	r1, sp, #36	; 0x24
 800adc0:	4821      	ldr	r0, [pc, #132]	; (800ae48 <MX_GPIO_Init+0x1c8>)
 800adc2:	f7f7 ff57 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD12 PD3 PD4 
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_3|GPIO_PIN_4 
 800adc6:	f641 03f8 	movw	r3, #6392	; 0x18f8
 800adca:	9309      	str	r3, [sp, #36]	; 0x24
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800adcc:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800adce:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800add0:	f8df 807c 	ldr.w	r8, [pc, #124]	; 800ae50 <MX_GPIO_Init+0x1d0>
 800add4:	a909      	add	r1, sp, #36	; 0x24
 800add6:	4640      	mov	r0, r8
 800add8:	f7f7 ff4c 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800addc:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ade0:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ade2:	970b      	str	r7, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ade4:	a909      	add	r1, sp, #36	; 0x24
 800ade6:	4640      	mov	r0, r8
 800ade8:	f7f7 ff44 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG3 PG9 PG10 PG11 
                           PG12 PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800adec:	f647 6308 	movw	r3, #32264	; 0x7e08
 800adf0:	9309      	str	r3, [sp, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800adf2:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800adf4:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800adf6:	f508 6840 	add.w	r8, r8, #3072	; 0xc00
 800adfa:	a909      	add	r1, sp, #36	; 0x24
 800adfc:	4640      	mov	r0, r8
 800adfe:	f7f7 ff39 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800ae02:	2340      	movs	r3, #64	; 0x40
 800ae04:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ae06:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ae08:	970b      	str	r7, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800ae0a:	a909      	add	r1, sp, #36	; 0x24
 800ae0c:	4640      	mov	r0, r8
 800ae0e:	f7f7 ff31 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ae12:	23c0      	movs	r3, #192	; 0xc0
 800ae14:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ae16:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ae18:	970b      	str	r7, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ae1a:	a909      	add	r1, sp, #36	; 0x24
 800ae1c:	4630      	mov	r0, r6
 800ae1e:	f7f7 ff29 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800ae22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ae26:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ae28:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae2a:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ae2c:	a909      	add	r1, sp, #36	; 0x24
 800ae2e:	4807      	ldr	r0, [pc, #28]	; (800ae4c <MX_GPIO_Init+0x1cc>)
 800ae30:	f7f7 ff20 	bl	8002c74 <HAL_GPIO_Init>

}
 800ae34:	b00f      	add	sp, #60	; 0x3c
 800ae36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae3a:	bf00      	nop
 800ae3c:	58024400 	.word	0x58024400
 800ae40:	58020800 	.word	0x58020800
 800ae44:	58021400 	.word	0x58021400
 800ae48:	58020400 	.word	0x58020400
 800ae4c:	58020000 	.word	0x58020000
 800ae50:	58020c00 	.word	0x58020c00

0800ae54 <HAL_HRTIM_MspInit>:
}

void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hrtimHandle)
{

  if(hrtimHandle->Instance==HRTIM1)
 800ae54:	6802      	ldr	r2, [r0, #0]
 800ae56:	4b0a      	ldr	r3, [pc, #40]	; (800ae80 <HAL_HRTIM_MspInit+0x2c>)
 800ae58:	429a      	cmp	r2, r3
 800ae5a:	d000      	beq.n	800ae5e <HAL_HRTIM_MspInit+0xa>
 800ae5c:	4770      	bx	lr
{
 800ae5e:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* HRTIM1 clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 800ae60:	4b08      	ldr	r3, [pc, #32]	; (800ae84 <HAL_HRTIM_MspInit+0x30>)
 800ae62:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800ae66:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800ae6a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 800ae6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ae72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ae76:	9301      	str	r3, [sp, #4]
 800ae78:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }
}
 800ae7a:	b002      	add	sp, #8
 800ae7c:	4770      	bx	lr
 800ae7e:	bf00      	nop
 800ae80:	40017400 	.word	0x40017400
 800ae84:	58024400 	.word	0x58024400

0800ae88 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 800ae88:	b510      	push	{r4, lr}
 800ae8a:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	9303      	str	r3, [sp, #12]
 800ae90:	9304      	str	r3, [sp, #16]
 800ae92:	9305      	str	r3, [sp, #20]
 800ae94:	9306      	str	r3, [sp, #24]
 800ae96:	9307      	str	r3, [sp, #28]
  if(hrtimHandle->Instance==HRTIM1)
 800ae98:	6802      	ldr	r2, [r0, #0]
 800ae9a:	4b1a      	ldr	r3, [pc, #104]	; (800af04 <HAL_HRTIM_MspPostInit+0x7c>)
 800ae9c:	429a      	cmp	r2, r3
 800ae9e:	d001      	beq.n	800aea4 <HAL_HRTIM_MspPostInit+0x1c>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 800aea0:	b008      	add	sp, #32
 800aea2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800aea4:	4b18      	ldr	r3, [pc, #96]	; (800af08 <HAL_HRTIM_MspPostInit+0x80>)
 800aea6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800aeaa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aeae:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800aeb2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800aeb6:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800aeba:	9201      	str	r2, [sp, #4]
 800aebc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aebe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800aec2:	f042 0201 	orr.w	r2, r2, #1
 800aec6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800aeca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800aece:	f003 0301 	and.w	r3, r3, #1
 800aed2:	9302      	str	r3, [sp, #8]
 800aed4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800aed6:	2380      	movs	r3, #128	; 0x80
 800aed8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aeda:	2402      	movs	r4, #2
 800aedc:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_HRTIM1;
 800aede:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800aee0:	a903      	add	r1, sp, #12
 800aee2:	480a      	ldr	r0, [pc, #40]	; (800af0c <HAL_HRTIM_MspPostInit+0x84>)
 800aee4:	f7f7 fec6 	bl	8002c74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800aee8:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800aeec:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aeee:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aef0:	2300      	movs	r3, #0
 800aef2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aef4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_HRTIM1;
 800aef6:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aef8:	a903      	add	r1, sp, #12
 800aefa:	4805      	ldr	r0, [pc, #20]	; (800af10 <HAL_HRTIM_MspPostInit+0x88>)
 800aefc:	f7f7 feba 	bl	8002c74 <HAL_GPIO_Init>
}
 800af00:	e7ce      	b.n	800aea0 <HAL_HRTIM_MspPostInit+0x18>
 800af02:	bf00      	nop
 800af04:	40017400 	.word	0x40017400
 800af08:	58024400 	.word	0x58024400
 800af0c:	58021800 	.word	0x58021800
 800af10:	58020000 	.word	0x58020000

0800af14 <MX_HRTIM_Init>:
{
 800af14:	b500      	push	{lr}
 800af16:	b089      	sub	sp, #36	; 0x24
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 800af18:	2300      	movs	r3, #0
 800af1a:	9304      	str	r3, [sp, #16]
 800af1c:	9305      	str	r3, [sp, #20]
 800af1e:	9306      	str	r3, [sp, #24]
 800af20:	9307      	str	r3, [sp, #28]
  HRTIM_SimplePWMChannelCfgTypeDef pSimplePWMChannelCfg = {0};
 800af22:	9301      	str	r3, [sp, #4]
 800af24:	9302      	str	r3, [sp, #8]
 800af26:	9303      	str	r3, [sp, #12]
  hhrtim.Instance = HRTIM1;
 800af28:	4843      	ldr	r0, [pc, #268]	; (800b038 <MX_HRTIM_Init+0x124>)
 800af2a:	4a44      	ldr	r2, [pc, #272]	; (800b03c <MX_HRTIM_Init+0x128>)
 800af2c:	6002      	str	r2, [r0, #0]
  hhrtim.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 800af2e:	6043      	str	r3, [r0, #4]
  hhrtim.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 800af30:	6083      	str	r3, [r0, #8]
  if (HAL_HRTIM_Init(&hhrtim) != HAL_OK)
 800af32:	f7f8 f82f 	bl	8002f94 <HAL_HRTIM_Init>
 800af36:	2800      	cmp	r0, #0
 800af38:	d15c      	bne.n	800aff4 <MX_HRTIM_Init+0xe0>
  pTimeBaseCfg.Period = 0x3fff;
 800af3a:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800af3e:	9304      	str	r3, [sp, #16]
  pTimeBaseCfg.RepetitionCounter = 0x00;
 800af40:	2300      	movs	r3, #0
 800af42:	9305      	str	r3, [sp, #20]
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_DIV1;
 800af44:	2305      	movs	r3, #5
 800af46:	9306      	str	r3, [sp, #24]
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 800af48:	2308      	movs	r3, #8
 800af4a:	9307      	str	r3, [sp, #28]
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_B, &pTimeBaseCfg) != HAL_OK)
 800af4c:	aa04      	add	r2, sp, #16
 800af4e:	2101      	movs	r1, #1
 800af50:	4839      	ldr	r0, [pc, #228]	; (800b038 <MX_HRTIM_Init+0x124>)
 800af52:	f7f8 f88b 	bl	800306c <HAL_HRTIM_TimeBaseConfig>
 800af56:	2800      	cmp	r0, #0
 800af58:	d14f      	bne.n	800affa <MX_HRTIM_Init+0xe6>
  pSimplePWMChannelCfg.Pulse = 0x7ff;
 800af5a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800af5e:	9301      	str	r3, [sp, #4]
  pSimplePWMChannelCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 800af60:	2300      	movs	r3, #0
 800af62:	9302      	str	r3, [sp, #8]
  pSimplePWMChannelCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 800af64:	9303      	str	r3, [sp, #12]
  if (HAL_HRTIM_SimplePWMChannelConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB2, &pSimplePWMChannelCfg) != HAL_OK)
 800af66:	ab01      	add	r3, sp, #4
 800af68:	2208      	movs	r2, #8
 800af6a:	2101      	movs	r1, #1
 800af6c:	4832      	ldr	r0, [pc, #200]	; (800b038 <MX_HRTIM_Init+0x124>)
 800af6e:	f7f8 f896 	bl	800309e <HAL_HRTIM_SimplePWMChannelConfig>
 800af72:	2800      	cmp	r0, #0
 800af74:	d144      	bne.n	800b000 <MX_HRTIM_Init+0xec>
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 800af76:	aa04      	add	r2, sp, #16
 800af78:	2102      	movs	r1, #2
 800af7a:	482f      	ldr	r0, [pc, #188]	; (800b038 <MX_HRTIM_Init+0x124>)
 800af7c:	f7f8 f876 	bl	800306c <HAL_HRTIM_TimeBaseConfig>
 800af80:	2800      	cmp	r0, #0
 800af82:	d140      	bne.n	800b006 <MX_HRTIM_Init+0xf2>
  if (HAL_HRTIM_SimplePWMChannelConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pSimplePWMChannelCfg) != HAL_OK)
 800af84:	ab01      	add	r3, sp, #4
 800af86:	2210      	movs	r2, #16
 800af88:	2102      	movs	r1, #2
 800af8a:	482b      	ldr	r0, [pc, #172]	; (800b038 <MX_HRTIM_Init+0x124>)
 800af8c:	f7f8 f887 	bl	800309e <HAL_HRTIM_SimplePWMChannelConfig>
 800af90:	2800      	cmp	r0, #0
 800af92:	d13b      	bne.n	800b00c <MX_HRTIM_Init+0xf8>
  if (HAL_HRTIM_SimplePWMChannelConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pSimplePWMChannelCfg) != HAL_OK)
 800af94:	ab01      	add	r3, sp, #4
 800af96:	2220      	movs	r2, #32
 800af98:	2102      	movs	r1, #2
 800af9a:	4827      	ldr	r0, [pc, #156]	; (800b038 <MX_HRTIM_Init+0x124>)
 800af9c:	f7f8 f87f 	bl	800309e <HAL_HRTIM_SimplePWMChannelConfig>
 800afa0:	2800      	cmp	r0, #0
 800afa2:	d136      	bne.n	800b012 <MX_HRTIM_Init+0xfe>
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 800afa4:	aa04      	add	r2, sp, #16
 800afa6:	2103      	movs	r1, #3
 800afa8:	4823      	ldr	r0, [pc, #140]	; (800b038 <MX_HRTIM_Init+0x124>)
 800afaa:	f7f8 f85f 	bl	800306c <HAL_HRTIM_TimeBaseConfig>
 800afae:	bb98      	cbnz	r0, 800b018 <MX_HRTIM_Init+0x104>
  if (HAL_HRTIM_SimplePWMChannelConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pSimplePWMChannelCfg) != HAL_OK)
 800afb0:	ab01      	add	r3, sp, #4
 800afb2:	2240      	movs	r2, #64	; 0x40
 800afb4:	2103      	movs	r1, #3
 800afb6:	4820      	ldr	r0, [pc, #128]	; (800b038 <MX_HRTIM_Init+0x124>)
 800afb8:	f7f8 f871 	bl	800309e <HAL_HRTIM_SimplePWMChannelConfig>
 800afbc:	bb78      	cbnz	r0, 800b01e <MX_HRTIM_Init+0x10a>
  if (HAL_HRTIM_SimplePWMChannelConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pSimplePWMChannelCfg) != HAL_OK)
 800afbe:	ab01      	add	r3, sp, #4
 800afc0:	2280      	movs	r2, #128	; 0x80
 800afc2:	2103      	movs	r1, #3
 800afc4:	481c      	ldr	r0, [pc, #112]	; (800b038 <MX_HRTIM_Init+0x124>)
 800afc6:	f7f8 f86a 	bl	800309e <HAL_HRTIM_SimplePWMChannelConfig>
 800afca:	bb58      	cbnz	r0, 800b024 <MX_HRTIM_Init+0x110>
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 800afcc:	aa04      	add	r2, sp, #16
 800afce:	2104      	movs	r1, #4
 800afd0:	4819      	ldr	r0, [pc, #100]	; (800b038 <MX_HRTIM_Init+0x124>)
 800afd2:	f7f8 f84b 	bl	800306c <HAL_HRTIM_TimeBaseConfig>
 800afd6:	bb40      	cbnz	r0, 800b02a <MX_HRTIM_Init+0x116>
  if (HAL_HRTIM_SimplePWMChannelConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE2, &pSimplePWMChannelCfg) != HAL_OK)
 800afd8:	ab01      	add	r3, sp, #4
 800afda:	f44f 7200 	mov.w	r2, #512	; 0x200
 800afde:	2104      	movs	r1, #4
 800afe0:	4815      	ldr	r0, [pc, #84]	; (800b038 <MX_HRTIM_Init+0x124>)
 800afe2:	f7f8 f85c 	bl	800309e <HAL_HRTIM_SimplePWMChannelConfig>
 800afe6:	bb18      	cbnz	r0, 800b030 <MX_HRTIM_Init+0x11c>
  HAL_HRTIM_MspPostInit(&hhrtim);
 800afe8:	4813      	ldr	r0, [pc, #76]	; (800b038 <MX_HRTIM_Init+0x124>)
 800afea:	f7ff ff4d 	bl	800ae88 <HAL_HRTIM_MspPostInit>
}
 800afee:	b009      	add	sp, #36	; 0x24
 800aff0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800aff4:	f000 f9d2 	bl	800b39c <Error_Handler>
 800aff8:	e79f      	b.n	800af3a <MX_HRTIM_Init+0x26>
    Error_Handler();
 800affa:	f000 f9cf 	bl	800b39c <Error_Handler>
 800affe:	e7ac      	b.n	800af5a <MX_HRTIM_Init+0x46>
    Error_Handler();
 800b000:	f000 f9cc 	bl	800b39c <Error_Handler>
 800b004:	e7b7      	b.n	800af76 <MX_HRTIM_Init+0x62>
    Error_Handler();
 800b006:	f000 f9c9 	bl	800b39c <Error_Handler>
 800b00a:	e7bb      	b.n	800af84 <MX_HRTIM_Init+0x70>
    Error_Handler();
 800b00c:	f000 f9c6 	bl	800b39c <Error_Handler>
 800b010:	e7c0      	b.n	800af94 <MX_HRTIM_Init+0x80>
    Error_Handler();
 800b012:	f000 f9c3 	bl	800b39c <Error_Handler>
 800b016:	e7c5      	b.n	800afa4 <MX_HRTIM_Init+0x90>
    Error_Handler();
 800b018:	f000 f9c0 	bl	800b39c <Error_Handler>
 800b01c:	e7c8      	b.n	800afb0 <MX_HRTIM_Init+0x9c>
    Error_Handler();
 800b01e:	f000 f9bd 	bl	800b39c <Error_Handler>
 800b022:	e7cc      	b.n	800afbe <MX_HRTIM_Init+0xaa>
    Error_Handler();
 800b024:	f000 f9ba 	bl	800b39c <Error_Handler>
 800b028:	e7d0      	b.n	800afcc <MX_HRTIM_Init+0xb8>
    Error_Handler();
 800b02a:	f000 f9b7 	bl	800b39c <Error_Handler>
 800b02e:	e7d3      	b.n	800afd8 <MX_HRTIM_Init+0xc4>
    Error_Handler();
 800b030:	f000 f9b4 	bl	800b39c <Error_Handler>
 800b034:	e7d8      	b.n	800afe8 <MX_HRTIM_Init+0xd4>
 800b036:	bf00      	nop
 800b038:	200059c4 	.word	0x200059c4
 800b03c:	40017400 	.word	0x40017400

0800b040 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800b040:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 800b042:	4812      	ldr	r0, [pc, #72]	; (800b08c <MX_I2C2_Init+0x4c>)
 800b044:	4b12      	ldr	r3, [pc, #72]	; (800b090 <MX_I2C2_Init+0x50>)
 800b046:	6003      	str	r3, [r0, #0]
  hi2c2.Init.Timing = 0x00B03FDB;
 800b048:	4b12      	ldr	r3, [pc, #72]	; (800b094 <MX_I2C2_Init+0x54>)
 800b04a:	6043      	str	r3, [r0, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800b04c:	2300      	movs	r3, #0
 800b04e:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b050:	2201      	movs	r2, #1
 800b052:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b054:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800b056:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800b058:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b05a:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b05c:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800b05e:	f7f8 f983 	bl	8003368 <HAL_I2C_Init>
 800b062:	b950      	cbnz	r0, 800b07a <MX_I2C2_Init+0x3a>
  {
    Error_Handler();
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800b064:	2100      	movs	r1, #0
 800b066:	4809      	ldr	r0, [pc, #36]	; (800b08c <MX_I2C2_Init+0x4c>)
 800b068:	f7f8 fa9a 	bl	80035a0 <HAL_I2CEx_ConfigAnalogFilter>
 800b06c:	b940      	cbnz	r0, 800b080 <MX_I2C2_Init+0x40>
  {
    Error_Handler();
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800b06e:	2100      	movs	r1, #0
 800b070:	4806      	ldr	r0, [pc, #24]	; (800b08c <MX_I2C2_Init+0x4c>)
 800b072:	f7f8 fac3 	bl	80035fc <HAL_I2CEx_ConfigDigitalFilter>
 800b076:	b930      	cbnz	r0, 800b086 <MX_I2C2_Init+0x46>
  {
    Error_Handler();
  }

}
 800b078:	bd08      	pop	{r3, pc}
    Error_Handler();
 800b07a:	f000 f98f 	bl	800b39c <Error_Handler>
 800b07e:	e7f1      	b.n	800b064 <MX_I2C2_Init+0x24>
    Error_Handler();
 800b080:	f000 f98c 	bl	800b39c <Error_Handler>
 800b084:	e7f3      	b.n	800b06e <MX_I2C2_Init+0x2e>
    Error_Handler();
 800b086:	f000 f989 	bl	800b39c <Error_Handler>
}
 800b08a:	e7f5      	b.n	800b078 <MX_I2C2_Init+0x38>
 800b08c:	20005aa0 	.word	0x20005aa0
 800b090:	40005800 	.word	0x40005800
 800b094:	00b03fdb 	.word	0x00b03fdb

0800b098 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800b098:	b510      	push	{r4, lr}
 800b09a:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b09c:	2300      	movs	r3, #0
 800b09e:	9303      	str	r3, [sp, #12]
 800b0a0:	9304      	str	r3, [sp, #16]
 800b0a2:	9305      	str	r3, [sp, #20]
 800b0a4:	9306      	str	r3, [sp, #24]
 800b0a6:	9307      	str	r3, [sp, #28]
  if(i2cHandle->Instance==I2C2)
 800b0a8:	6802      	ldr	r2, [r0, #0]
 800b0aa:	4b16      	ldr	r3, [pc, #88]	; (800b104 <HAL_I2C_MspInit+0x6c>)
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d001      	beq.n	800b0b4 <HAL_I2C_MspInit+0x1c>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800b0b0:	b008      	add	sp, #32
 800b0b2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b0b4:	4c14      	ldr	r4, [pc, #80]	; (800b108 <HAL_I2C_MspInit+0x70>)
 800b0b6:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 800b0ba:	f043 0302 	orr.w	r3, r3, #2
 800b0be:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800b0c2:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 800b0c6:	f003 0302 	and.w	r3, r3, #2
 800b0ca:	9301      	str	r3, [sp, #4]
 800b0cc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800b0ce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800b0d2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800b0d4:	2312      	movs	r3, #18
 800b0d6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b0d8:	2303      	movs	r3, #3
 800b0da:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800b0dc:	2304      	movs	r3, #4
 800b0de:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b0e0:	a903      	add	r1, sp, #12
 800b0e2:	480a      	ldr	r0, [pc, #40]	; (800b10c <HAL_I2C_MspInit+0x74>)
 800b0e4:	f7f7 fdc6 	bl	8002c74 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800b0e8:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 800b0ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b0f0:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
 800b0f4:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 800b0f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b0fc:	9302      	str	r3, [sp, #8]
 800b0fe:	9b02      	ldr	r3, [sp, #8]
}
 800b100:	e7d6      	b.n	800b0b0 <HAL_I2C_MspInit+0x18>
 800b102:	bf00      	nop
 800b104:	40005800 	.word	0x40005800
 800b108:	58024400 	.word	0x58024400
 800b10c:	58020400 	.word	0x58020400

0800b110 <CycleCounterInit>:

// helper function to initialize measuring unit (cycle counter) */
static void CycleCounterInit( void )
{
  /* Enable TRC */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800b110:	4a09      	ldr	r2, [pc, #36]	; (800b138 <CycleCounterInit+0x28>)
 800b112:	68d3      	ldr	r3, [r2, #12]
 800b114:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b118:	60d3      	str	r3, [r2, #12]

  /* Unlock DWT registers */
  if ((*(uint32_t*)0xE0001FB4) & 1)
 800b11a:	4b08      	ldr	r3, [pc, #32]	; (800b13c <CycleCounterInit+0x2c>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f013 0f01 	tst.w	r3, #1
 800b122:	d002      	beq.n	800b12a <CycleCounterInit+0x1a>
    *(uint32_t*)0xE0001FB0 = 0xC5ACCE55;
 800b124:	4b06      	ldr	r3, [pc, #24]	; (800b140 <CycleCounterInit+0x30>)
 800b126:	4a07      	ldr	r2, [pc, #28]	; (800b144 <CycleCounterInit+0x34>)
 800b128:	601a      	str	r2, [r3, #0]

  /* clear the cycle counter */
  DWT->CYCCNT = 0;
 800b12a:	4b07      	ldr	r3, [pc, #28]	; (800b148 <CycleCounterInit+0x38>)
 800b12c:	2200      	movs	r2, #0
 800b12e:	605a      	str	r2, [r3, #4]

  /* start the cycle counter */
  DWT->CTRL = 0x40000001;
 800b130:	4a06      	ldr	r2, [pc, #24]	; (800b14c <CycleCounterInit+0x3c>)
 800b132:	601a      	str	r2, [r3, #0]

}
 800b134:	4770      	bx	lr
 800b136:	bf00      	nop
 800b138:	e000edf0 	.word	0xe000edf0
 800b13c:	e0001fb4 	.word	0xe0001fb4
 800b140:	e0001fb0 	.word	0xe0001fb0
 800b144:	c5acce55 	.word	0xc5acce55
 800b148:	e0001000 	.word	0xe0001000
 800b14c:	40000001 	.word	0x40000001

0800b150 <FS_FileOperations>:
int testNumber = 55559;
int8_t filename[30];
uint8_t fileExt[] = ".txt";

static void FS_FileOperations(void)
{
 800b150:	b508      	push	{r3, lr}
      //res = f_write(&myFile, wtext, sizeof(wtext), (void *)&byteswritten);


  }
*/
  statusH = disk_initialize(0);
 800b152:	2000      	movs	r0, #0
 800b154:	f7fc fe54 	bl	8007e00 <disk_initialize>
 800b158:	4b0b      	ldr	r3, [pc, #44]	; (800b188 <FS_FileOperations+0x38>)
 800b15a:	7018      	strb	r0, [r3, #0]
  if(f_mount(&MMCFatFs, (TCHAR const*)SDPath, 0) == FR_OK)
 800b15c:	2200      	movs	r2, #0
 800b15e:	490b      	ldr	r1, [pc, #44]	; (800b18c <FS_FileOperations+0x3c>)
 800b160:	480b      	ldr	r0, [pc, #44]	; (800b190 <FS_FileOperations+0x40>)
 800b162:	f7fe fd97 	bl	8009c94 <f_mount>
 800b166:	b100      	cbz	r0, 800b16a <FS_FileOperations+0x1a>
    // Write data to the text file
      //res = f_write(&myFile, wtext, sizeof(wtext), (void *)&byteswritten);
  }
  /* Error */
  //Error_Handler();
}
 800b168:	bd08      	pop	{r3, pc}
		  if(f_open(&myFile, "s.wav", FA_OPEN_ALWAYS | FA_READ) == FR_OK)
 800b16a:	2211      	movs	r2, #17
 800b16c:	4909      	ldr	r1, [pc, #36]	; (800b194 <FS_FileOperations+0x44>)
 800b16e:	480a      	ldr	r0, [pc, #40]	; (800b198 <FS_FileOperations+0x48>)
 800b170:	f7fe fdc2 	bl	8009cf8 <f_open>
 800b174:	2800      	cmp	r0, #0
 800b176:	d1f7      	bne.n	800b168 <FS_FileOperations+0x18>
			SDReady = 1;
 800b178:	4b08      	ldr	r3, [pc, #32]	; (800b19c <FS_FileOperations+0x4c>)
 800b17a:	2201      	movs	r2, #1
 800b17c:	601a      	str	r2, [r3, #0]
		    readWave(&myFile);
 800b17e:	4806      	ldr	r0, [pc, #24]	; (800b198 <FS_FileOperations+0x48>)
 800b180:	f000 fe48 	bl	800be14 <readWave>
}
 800b184:	e7f0      	b.n	800b168 <FS_FileOperations+0x18>
 800b186:	bf00      	nop
 800b188:	20011f4a 	.word	0x20011f4a
 800b18c:	200054fc 	.word	0x200054fc
 800b190:	20011f4c 	.word	0x20011f4c
 800b194:	0800c748 	.word	0x0800c748
 800b198:	20005af0 	.word	0x20005af0
 800b19c:	20000550 	.word	0x20000550

0800b1a0 <SDRAM_Initialization_sequence>:
{
 800b1a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b1a4:	b087      	sub	sp, #28
	__IO uint32_t tmpmrd = 0;
 800b1a6:	2600      	movs	r6, #0
 800b1a8:	9605      	str	r6, [sp, #20]
	Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 800b1aa:	2501      	movs	r5, #1
 800b1ac:	9501      	str	r5, [sp, #4]
	Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800b1ae:	2710      	movs	r7, #16
 800b1b0:	9702      	str	r7, [sp, #8]
	Command.AutoRefreshNumber = 1;
 800b1b2:	9503      	str	r5, [sp, #12]
	Command.ModeRegisterDefinition = 0;
 800b1b4:	9604      	str	r6, [sp, #16]
	HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800b1b6:	4c25      	ldr	r4, [pc, #148]	; (800b24c <SDRAM_Initialization_sequence+0xac>)
 800b1b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b1bc:	a901      	add	r1, sp, #4
 800b1be:	4620      	mov	r0, r4
 800b1c0:	f7fc f946 	bl	8007450 <HAL_SDRAM_SendCommand>
	HAL_Delay(1);
 800b1c4:	4628      	mov	r0, r5
 800b1c6:	f7f5 fa6f 	bl	80006a8 <HAL_Delay>
	Command.CommandMode = FMC_SDRAM_CMD_PALL;
 800b1ca:	2302      	movs	r3, #2
 800b1cc:	9301      	str	r3, [sp, #4]
	Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800b1ce:	9702      	str	r7, [sp, #8]
	Command.AutoRefreshNumber = 1;
 800b1d0:	9503      	str	r5, [sp, #12]
	Command.ModeRegisterDefinition = 0;
 800b1d2:	9604      	str	r6, [sp, #16]
	HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800b1d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b1d8:	a901      	add	r1, sp, #4
 800b1da:	4620      	mov	r0, r4
 800b1dc:	f7fc f938 	bl	8007450 <HAL_SDRAM_SendCommand>
	tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_4 | SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL
 800b1e0:	f240 2322 	movw	r3, #546	; 0x222
 800b1e4:	9305      	str	r3, [sp, #20]
	Command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 800b1e6:	2304      	movs	r3, #4
 800b1e8:	9301      	str	r3, [sp, #4]
	Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800b1ea:	9702      	str	r7, [sp, #8]
	Command.AutoRefreshNumber = 1;
 800b1ec:	9503      	str	r5, [sp, #12]
	Command.ModeRegisterDefinition = tmpmrd;
 800b1ee:	9b05      	ldr	r3, [sp, #20]
 800b1f0:	9304      	str	r3, [sp, #16]
	HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800b1f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b1f6:	a901      	add	r1, sp, #4
 800b1f8:	4620      	mov	r0, r4
 800b1fa:	f7fc f929 	bl	8007450 <HAL_SDRAM_SendCommand>
	Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800b1fe:	f04f 0903 	mov.w	r9, #3
 800b202:	f8cd 9004 	str.w	r9, [sp, #4]
	Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800b206:	9702      	str	r7, [sp, #8]
	Command.AutoRefreshNumber = 8;
 800b208:	f04f 0808 	mov.w	r8, #8
 800b20c:	f8cd 800c 	str.w	r8, [sp, #12]
	Command.ModeRegisterDefinition = 0;
 800b210:	9604      	str	r6, [sp, #16]
	HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800b212:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b216:	a901      	add	r1, sp, #4
 800b218:	4620      	mov	r0, r4
 800b21a:	f7fc f919 	bl	8007450 <HAL_SDRAM_SendCommand>
	HAL_Delay(1);
 800b21e:	4628      	mov	r0, r5
 800b220:	f7f5 fa42 	bl	80006a8 <HAL_Delay>
	Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800b224:	f8cd 9004 	str.w	r9, [sp, #4]
	Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800b228:	9702      	str	r7, [sp, #8]
	Command.AutoRefreshNumber = 8;
 800b22a:	f8cd 800c 	str.w	r8, [sp, #12]
	Command.ModeRegisterDefinition = 0;
 800b22e:	9604      	str	r6, [sp, #16]
	HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800b230:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b234:	a901      	add	r1, sp, #4
 800b236:	4620      	mov	r0, r4
 800b238:	f7fc f90a 	bl	8007450 <HAL_SDRAM_SendCommand>
	HAL_SDRAM_ProgramRefreshRate(&hsdram1, SDRAM_REFRESH_COUNT);
 800b23c:	f240 5169 	movw	r1, #1385	; 0x569
 800b240:	4620      	mov	r0, r4
 800b242:	f7fc f928 	bl	8007496 <HAL_SDRAM_ProgramRefreshRate>
}
 800b246:	b007      	add	sp, #28
 800b248:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b24c:	20005990 	.word	0x20005990

0800b250 <randomNumber>:
float randomNumber(void) {
 800b250:	b500      	push	{lr}
 800b252:	b083      	sub	sp, #12
	HAL_RNG_GenerateRandomNumber(&hrng, &rand);
 800b254:	a901      	add	r1, sp, #4
 800b256:	4807      	ldr	r0, [pc, #28]	; (800b274 <randomNumber+0x24>)
 800b258:	f7fa fa1b 	bl	8005692 <HAL_RNG_GenerateRandomNumber>
	float num = (float)rand * INV_TWO_TO_32;
 800b25c:	eddd 7a01 	vldr	s15, [sp, #4]
 800b260:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 800b264:	ed9f 0a04 	vldr	s0, [pc, #16]	; 800b278 <randomNumber+0x28>
 800b268:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b26c:	b003      	add	sp, #12
 800b26e:	f85d fb04 	ldr.w	pc, [sp], #4
 800b272:	bf00      	nop
 800b274:	200125ec 	.word	0x200125ec
 800b278:	2f80000d 	.word	0x2f80000d

0800b27c <startTimersForLEDs>:
void startTimersForLEDs(void)
{
 800b27c:	b570      	push	{r4, r5, r6, lr}


	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_C].TIMxCR = HRTIM_TIMCR_CONT + HRTIM_TIMCR_PREEN + HRTIM_TIMCR_TREPU;
 800b27e:	4b23      	ldr	r3, [pc, #140]	; (800b30c <startTimersForLEDs+0x90>)
 800b280:	4d23      	ldr	r5, [pc, #140]	; (800b310 <startTimersForLEDs+0x94>)
 800b282:	f8c3 5180 	str.w	r5, [r3, #384]	; 0x180
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_C].PERxR = 0x3fff;
 800b286:	f643 74ff 	movw	r4, #16383	; 0x3fff
 800b28a:	f8c3 4194 	str.w	r4, [r3, #404]	; 0x194
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_C].CMP1xR = 200;
 800b28e:	21c8      	movs	r1, #200	; 0xc8
 800b290:	f8c3 119c 	str.w	r1, [r3, #412]	; 0x19c
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_C].CMP2xR = 200;
 800b294:	f8c3 11a4 	str.w	r1, [r3, #420]	; 0x1a4
	/* TD1 output set on TIMC period and reset on TIMC CMP1 event*/
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_C].RSTx1R = HRTIM_RST1R_CMP1;
 800b298:	2608      	movs	r6, #8
 800b29a:	f8c3 61c0 	str.w	r6, [r3, #448]	; 0x1c0
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_C].SETx1R = HRTIM_RST1R_PER;
 800b29e:	2204      	movs	r2, #4
 800b2a0:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc

	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_C].RSTx2R = HRTIM_RST2R_CMP2;
 800b2a4:	2010      	movs	r0, #16
 800b2a6:	f8c3 01c8 	str.w	r0, [r3, #456]	; 0x1c8
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_C].SETx2R = HRTIM_RST2R_PER;
 800b2aa:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4



	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_E].TIMxCR = HRTIM_TIMCR_CONT + HRTIM_TIMCR_PREEN + HRTIM_TIMCR_TREPU;
 800b2ae:	f8c3 5280 	str.w	r5, [r3, #640]	; 0x280
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_E].PERxR = 0x3fff;
 800b2b2:	f8c3 4294 	str.w	r4, [r3, #660]	; 0x294
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_E].CMP2xR = 200;
 800b2b6:	f8c3 12a4 	str.w	r1, [r3, #676]	; 0x2a4
	/* TE2 output set on TIME period and reset on TIME CMP2 event*/
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_E].RSTx2R = HRTIM_SET2R_CMP2;
 800b2ba:	f8c3 02c8 	str.w	r0, [r3, #712]	; 0x2c8
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_E].SETx2R = HRTIM_RST2R_PER;
 800b2be:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4



	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_B].TIMxCR = HRTIM_TIMCR_CONT + HRTIM_TIMCR_PREEN + HRTIM_TIMCR_TREPU;
 800b2c2:	f8c3 5100 	str.w	r5, [r3, #256]	; 0x100
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_B].PERxR = 0x3fff;
 800b2c6:	f8c3 4114 	str.w	r4, [r3, #276]	; 0x114
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_B].CMP2xR = 200;
 800b2ca:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
	/* TB2 output set on TIMB period and reset on TIMB CMP2 event*/
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_B].RSTx2R = HRTIM_SET2R_CMP2;
 800b2ce:	f8c3 0148 	str.w	r0, [r3, #328]	; 0x148
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_B].SETx2R = HRTIM_RST2R_PER;
 800b2d2:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].TIMxCR = HRTIM_TIMCR_CONT + HRTIM_TIMCR_PREEN + HRTIM_TIMCR_TREPU;
 800b2d6:	f8c3 5200 	str.w	r5, [r3, #512]	; 0x200
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].PERxR = 0x3fff;
 800b2da:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].CMP1xR = 200;
 800b2de:	f8c3 121c 	str.w	r1, [r3, #540]	; 0x21c
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].CMP2xR = 200;
 800b2e2:	f8c3 1224 	str.w	r1, [r3, #548]	; 0x224

	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].RSTx1R = HRTIM_SET1R_CMP1;
 800b2e6:	f8c3 6240 	str.w	r6, [r3, #576]	; 0x240
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].SETx1R = HRTIM_RST1R_PER;
 800b2ea:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c

	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].RSTx2R = HRTIM_SET2R_CMP2;
 800b2ee:	f8c3 0248 	str.w	r0, [r3, #584]	; 0x248
	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].SETx2R = HRTIM_RST2R_PER;
 800b2f2:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244


	HRTIM1->sMasterRegs.MCR = HRTIM_MCR_TBCEN + HRTIM_MCR_TECEN + HRTIM_MCR_TCCEN + HRTIM_MCR_TDCEN;
 800b2f6:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800b2fa:	601a      	str	r2, [r3, #0]
	HRTIM1->sCommonRegs.OENR = HRTIM_OENR_TB2OEN + HRTIM_OENR_TE2OEN + HRTIM_OENR_TC1OEN + HRTIM_OENR_TC2OEN + HRTIM_OENR_TD1OEN + HRTIM_OENR_TD2OEN ;
 800b2fc:	f44f 723e 	mov.w	r2, #760	; 0x2f8
 800b300:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
	HAL_HRTIM_MspPostInit(&hhrtim);
 800b304:	4803      	ldr	r0, [pc, #12]	; (800b314 <startTimersForLEDs+0x98>)
 800b306:	f7ff fdbf 	bl	800ae88 <HAL_HRTIM_MspPostInit>
}
 800b30a:	bd70      	pop	{r4, r5, r6, pc}
 800b30c:	40017400 	.word	0x40017400
 800b310:	08020008 	.word	0x08020008
 800b314:	200059c4 	.word	0x200059c4

0800b318 <MPU_Conf>:

		SDWriteIndex++;
	}
}
void MPU_Conf(void)
{
 800b318:	b570      	push	{r4, r5, r6, lr}
 800b31a:	b084      	sub	sp, #16
  //Thanks, Keshikan! This solves the issues with accessing the SRAM in the D2 area properly. -JS
	//should test the different possible settings to see what works best while avoiding needing to manually clear the cache -JS

	MPU_Region_InitTypeDef MPU_InitStruct;

	  HAL_MPU_Disable();
 800b31c:	f7f6 f8ac 	bl	8001478 <HAL_MPU_Disable>

	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800b320:	2401      	movs	r4, #1
 800b322:	f88d 4000 	strb.w	r4, [sp]

	  //D2 Domain�SRAM1
	  MPU_InitStruct.BaseAddress = 0x30000000;
 800b326:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800b32a:	9301      	str	r3, [sp, #4]
	  // So a buffer size for read/write of 4096 would take up 64k = 4096*8 * 2 (read and write).
	  // I increased that to 256k so that there would be room for the ADC knob inputs and other peripherals that might require DMA access.
	  // we have a total of 256k in SRAM1 (128k, 0x30000000-0x30020000) and SRAM2 (128k, 0x30020000-0x3004000) of D2 domain.
	  // There is an SRAM3 in D2 domain as well (32k, 0x30040000-0x3004800) that is currently not mapped by the MPU (memory protection unit) controller.

	  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 800b32c:	2311      	movs	r3, #17
 800b32e:	f88d 3008 	strb.w	r3, [sp, #8]

	  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800b332:	2603      	movs	r6, #3
 800b334:	f88d 600b 	strb.w	r6, [sp, #11]

	  //AN4838
	  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800b338:	f88d 400a 	strb.w	r4, [sp, #10]
	  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800b33c:	2500      	movs	r5, #0
 800b33e:	f88d 500e 	strb.w	r5, [sp, #14]
	  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800b342:	f88d 500f 	strb.w	r5, [sp, #15]
	  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800b346:	f88d 500d 	strb.w	r5, [sp, #13]
//	  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
//	  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
//	  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;


	  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800b34a:	f88d 5001 	strb.w	r5, [sp, #1]

	  MPU_InitStruct.SubRegionDisable = 0x00;
 800b34e:	f88d 5009 	strb.w	r5, [sp, #9]


	  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800b352:	f88d 400c 	strb.w	r4, [sp, #12]


	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800b356:	4668      	mov	r0, sp
 800b358:	f7f6 f8b0 	bl	80014bc <HAL_MPU_ConfigRegion>


	  //now set up D3 domain RAM

	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800b35c:	f88d 4000 	strb.w	r4, [sp]

	 	  //D2 Domain�SRAM1
	 	  MPU_InitStruct.BaseAddress = 0x38000000;
 800b360:	f04f 5360 	mov.w	r3, #939524096	; 0x38000000
 800b364:	9301      	str	r3, [sp, #4]


	 	  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 800b366:	230f      	movs	r3, #15
 800b368:	f88d 3008 	strb.w	r3, [sp, #8]

	 	  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800b36c:	f88d 600b 	strb.w	r6, [sp, #11]

	 	  //AN4838
	 	  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800b370:	f88d 400a 	strb.w	r4, [sp, #10]
	 	  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 800b374:	f88d 400e 	strb.w	r4, [sp, #14]
	 	  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800b378:	f88d 400f 	strb.w	r4, [sp, #15]
	 	  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800b37c:	f88d 400d 	strb.w	r4, [sp, #13]
	 //	  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
	 //	  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
	 //	  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;


	 	  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800b380:	f88d 4001 	strb.w	r4, [sp, #1]

	 	  MPU_InitStruct.SubRegionDisable = 0x00;
 800b384:	f88d 5009 	strb.w	r5, [sp, #9]


	 	  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 800b388:	f88d 500c 	strb.w	r5, [sp, #12]


	 	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800b38c:	4668      	mov	r0, sp
 800b38e:	f7f6 f895 	bl	80014bc <HAL_MPU_ConfigRegion>


	  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800b392:	2004      	movs	r0, #4
 800b394:	f7f6 f880 	bl	8001498 <HAL_MPU_Enable>
}
 800b398:	b004      	add	sp, #16
 800b39a:	bd70      	pop	{r4, r5, r6, pc}

0800b39c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800b39c:	e7fe      	b.n	800b39c <Error_Handler>
	...

0800b3a0 <SystemClock_Config>:
{
 800b3a0:	b500      	push	{lr}
 800b3a2:	b0cd      	sub	sp, #308	; 0x134
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b3a4:	224c      	movs	r2, #76	; 0x4c
 800b3a6:	2100      	movs	r1, #0
 800b3a8:	a839      	add	r0, sp, #228	; 0xe4
 800b3aa:	f000 ff85 	bl	800c2b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b3ae:	2220      	movs	r2, #32
 800b3b0:	2100      	movs	r1, #0
 800b3b2:	a831      	add	r0, sp, #196	; 0xc4
 800b3b4:	f000 ff80 	bl	800c2b8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b3b8:	22bc      	movs	r2, #188	; 0xbc
 800b3ba:	2100      	movs	r1, #0
 800b3bc:	a802      	add	r0, sp, #8
 800b3be:	f000 ff7b 	bl	800c2b8 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800b3c2:	2002      	movs	r0, #2
 800b3c4:	f7f8 f946 	bl	8003654 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	9301      	str	r3, [sp, #4]
 800b3cc:	4b3e      	ldr	r3, [pc, #248]	; (800b4c8 <SystemClock_Config+0x128>)
 800b3ce:	699a      	ldr	r2, [r3, #24]
 800b3d0:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800b3d4:	619a      	str	r2, [r3, #24]
 800b3d6:	699b      	ldr	r3, [r3, #24]
 800b3d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800b3dc:	9301      	str	r3, [sp, #4]
 800b3de:	4b3b      	ldr	r3, [pc, #236]	; (800b4cc <SystemClock_Config+0x12c>)
 800b3e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3e2:	f042 0201 	orr.w	r2, r2, #1
 800b3e6:	62da      	str	r2, [r3, #44]	; 0x2c
 800b3e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3ea:	f003 0301 	and.w	r3, r3, #1
 800b3ee:	9301      	str	r3, [sp, #4]
 800b3f0:	9b01      	ldr	r3, [sp, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800b3f2:	4b35      	ldr	r3, [pc, #212]	; (800b4c8 <SystemClock_Config+0x128>)
 800b3f4:	699b      	ldr	r3, [r3, #24]
 800b3f6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800b3fa:	d0fa      	beq.n	800b3f2 <SystemClock_Config+0x52>
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800b3fc:	4a34      	ldr	r2, [pc, #208]	; (800b4d0 <SystemClock_Config+0x130>)
 800b3fe:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800b400:	f023 0303 	bic.w	r3, r3, #3
 800b404:	f043 0302 	orr.w	r3, r3, #2
 800b408:	6293      	str	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 800b40a:	2323      	movs	r3, #35	; 0x23
 800b40c:	9339      	str	r3, [sp, #228]	; 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800b40e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b412:	933a      	str	r3, [sp, #232]	; 0xe8
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800b414:	2301      	movs	r3, #1
 800b416:	933c      	str	r3, [sp, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800b418:	2240      	movs	r2, #64	; 0x40
 800b41a:	923d      	str	r2, [sp, #244]	; 0xf4
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800b41c:	933f      	str	r3, [sp, #252]	; 0xfc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b41e:	2302      	movs	r3, #2
 800b420:	9342      	str	r3, [sp, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800b422:	9343      	str	r3, [sp, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800b424:	2205      	movs	r2, #5
 800b426:	9244      	str	r2, [sp, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 192;
 800b428:	22c0      	movs	r2, #192	; 0xc0
 800b42a:	9245      	str	r2, [sp, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 800b42c:	9346      	str	r3, [sp, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800b42e:	9347      	str	r3, [sp, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800b430:	9348      	str	r3, [sp, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800b432:	2308      	movs	r3, #8
 800b434:	9349      	str	r3, [sp, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800b436:	2300      	movs	r3, #0
 800b438:	934a      	str	r3, [sp, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800b43a:	934b      	str	r3, [sp, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b43c:	a839      	add	r0, sp, #228	; 0xe4
 800b43e:	f7f8 f933 	bl	80036a8 <HAL_RCC_OscConfig>
 800b442:	2800      	cmp	r0, #0
 800b444:	d139      	bne.n	800b4ba <SystemClock_Config+0x11a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b446:	233f      	movs	r3, #63	; 0x3f
 800b448:	9331      	str	r3, [sp, #196]	; 0xc4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b44a:	2303      	movs	r3, #3
 800b44c:	9332      	str	r3, [sp, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800b44e:	2300      	movs	r3, #0
 800b450:	9333      	str	r3, [sp, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800b452:	2308      	movs	r3, #8
 800b454:	9334      	str	r3, [sp, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800b456:	2340      	movs	r3, #64	; 0x40
 800b458:	9335      	str	r3, [sp, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800b45a:	9336      	str	r3, [sp, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800b45c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b460:	9237      	str	r2, [sp, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800b462:	9338      	str	r3, [sp, #224]	; 0xe0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800b464:	2104      	movs	r1, #4
 800b466:	a831      	add	r0, sp, #196	; 0xc4
 800b468:	f7f8 fd0c 	bl	8003e84 <HAL_RCC_ClockConfig>
 800b46c:	bb38      	cbnz	r0, 800b4be <SystemClock_Config+0x11e>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1|RCC_PERIPHCLK_RNG
 800b46e:	4b19      	ldr	r3, [pc, #100]	; (800b4d4 <SystemClock_Config+0x134>)
 800b470:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLL2.PLL2M = 25;
 800b472:	2319      	movs	r3, #25
 800b474:	9303      	str	r3, [sp, #12]
  PeriphClkInitStruct.PLL2.PLL2N = 344;
 800b476:	f44f 73ac 	mov.w	r3, #344	; 0x158
 800b47a:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLL2.PLL2P = 7;
 800b47c:	2307      	movs	r3, #7
 800b47e:	9305      	str	r3, [sp, #20]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800b480:	2302      	movs	r3, #2
 800b482:	9306      	str	r3, [sp, #24]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800b484:	9307      	str	r3, [sp, #28]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 800b486:	2300      	movs	r3, #0
 800b488:	9308      	str	r3, [sp, #32]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800b48a:	9309      	str	r3, [sp, #36]	; 0x24
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800b48c:	930a      	str	r3, [sp, #40]	; 0x28
  PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 800b48e:	9313      	str	r3, [sp, #76]	; 0x4c
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 800b490:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b494:	9215      	str	r2, [sp, #84]	; 0x54
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 800b496:	9316      	str	r3, [sp, #88]	; 0x58
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 800b498:	2201      	movs	r2, #1
 800b49a:	9217      	str	r2, [sp, #92]	; 0x5c
  PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 800b49c:	9321      	str	r3, [sp, #132]	; 0x84
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800b49e:	9322      	str	r3, [sp, #136]	; 0x88
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 800b4a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b4a4:	932a      	str	r3, [sp, #168]	; 0xa8
  PeriphClkInitStruct.Hrtim1ClockSelection = RCC_HRTIM1CLK_CPUCLK;
 800b4a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b4aa:	932f      	str	r3, [sp, #188]	; 0xbc
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b4ac:	a802      	add	r0, sp, #8
 800b4ae:	f7f8 ff61 	bl	8004374 <HAL_RCCEx_PeriphCLKConfig>
 800b4b2:	b930      	cbnz	r0, 800b4c2 <SystemClock_Config+0x122>
}
 800b4b4:	b04d      	add	sp, #308	; 0x134
 800b4b6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800b4ba:	f7ff ff6f 	bl	800b39c <Error_Handler>
    Error_Handler();
 800b4be:	f7ff ff6d 	bl	800b39c <Error_Handler>
    Error_Handler();
 800b4c2:	f7ff ff6b 	bl	800b39c <Error_Handler>
 800b4c6:	bf00      	nop
 800b4c8:	58024800 	.word	0x58024800
 800b4cc:	58000400 	.word	0x58000400
 800b4d0:	58024400 	.word	0x58024400
 800b4d4:	910b0108 	.word	0x910b0108

0800b4d8 <main>:
{
 800b4d8:	b510      	push	{r4, lr}
  MPU_Conf();
 800b4da:	f7ff ff1d 	bl	800b318 <MPU_Conf>
  __ASM volatile ("dsb 0xF":::"memory");
 800b4de:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800b4e2:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800b4e6:	4b3f      	ldr	r3, [pc, #252]	; (800b5e4 <main+0x10c>)
 800b4e8:	2100      	movs	r1, #0
 800b4ea:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800b4ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800b4f2:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800b4f6:	695a      	ldr	r2, [r3, #20]
 800b4f8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800b4fc:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800b4fe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800b502:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800b506:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800b50a:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800b50e:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800b512:	f3c4 304e 	ubfx	r0, r4, #13, #15
 800b516:	e00f      	b.n	800b538 <main+0x60>
      } while (ways-- != 0U);
 800b518:	461a      	mov	r2, r3
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800b51a:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800b51e:	ea03 1340 	and.w	r3, r3, r0, lsl #5
 800b522:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 800b526:	492f      	ldr	r1, [pc, #188]	; (800b5e4 <main+0x10c>)
 800b528:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 800b52c:	1e53      	subs	r3, r2, #1
 800b52e:	2a00      	cmp	r2, #0
 800b530:	d1f2      	bne.n	800b518 <main+0x40>
    } while(sets-- != 0U);
 800b532:	1e43      	subs	r3, r0, #1
 800b534:	b118      	cbz	r0, 800b53e <main+0x66>
 800b536:	4618      	mov	r0, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800b538:	f3c4 02c9 	ubfx	r2, r4, #3, #10
 800b53c:	e7ed      	b.n	800b51a <main+0x42>
 800b53e:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800b542:	694b      	ldr	r3, [r1, #20]
 800b544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b548:	614b      	str	r3, [r1, #20]
 800b54a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800b54e:	f3bf 8f6f 	isb	sy
  HAL_Init();
 800b552:	f7f5 f869 	bl	8000628 <HAL_Init>
  SystemClock_Config();
 800b556:	f7ff ff23 	bl	800b3a0 <SystemClock_Config>
  MX_GPIO_Init();
 800b55a:	f7ff fb91 	bl	800ac80 <MX_GPIO_Init>
  MX_DMA_Init();
 800b55e:	f7ff faa1 	bl	800aaa4 <MX_DMA_Init>
  MX_FMC_Init();
 800b562:	f7ff fb53 	bl	800ac0c <MX_FMC_Init>
  MX_SDMMC1_SD_Init();
 800b566:	f000 f9f3 	bl	800b950 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 800b56a:	f7ff fac7 	bl	800aafc <MX_FATFS_Init>
  MX_SAI1_Init();
 800b56e:	f000 f873 	bl	800b658 <MX_SAI1_Init>
  MX_RNG_Init();
 800b572:	f000 f845 	bl	800b600 <MX_RNG_Init>
  MX_I2C2_Init();
 800b576:	f7ff fd63 	bl	800b040 <MX_I2C2_Init>
  MX_ADC1_Init();
 800b57a:	f7fe fef3 	bl	800a364 <MX_ADC1_Init>
  MX_HRTIM_Init();
 800b57e:	f7ff fcc9 	bl	800af14 <MX_HRTIM_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800b582:	4c19      	ldr	r4, [pc, #100]	; (800b5e8 <main+0x110>)
 800b584:	2200      	movs	r2, #0
 800b586:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b58a:	4620      	mov	r0, r4
 800b58c:	f7f7 fc69 	bl	8002e62 <HAL_GPIO_WritePin>
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 800b590:	eef1 3a10 	vmrs	r3, fpscr
  tempFPURegisterVal |= (1<<24); // set the FTZ (flush-to-zero) bit in the FPU control register
 800b594:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 800b598:	eee1 3a10 	vmsr	fpscr, r3
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800b59c:	2201      	movs	r2, #1
 800b59e:	2140      	movs	r1, #64	; 0x40
 800b5a0:	4620      	mov	r0, r4
 800b5a2:	f7f7 fc5e 	bl	8002e62 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800b5a6:	200a      	movs	r0, #10
 800b5a8:	f7f5 f87e 	bl	80006a8 <HAL_Delay>
  SDRAM_Initialization_sequence();
 800b5ac:	f7ff fdf8 	bl	800b1a0 <SDRAM_Initialization_sequence>
  HAL_Delay(10);
 800b5b0:	200a      	movs	r0, #10
 800b5b2:	f7f5 f879 	bl	80006a8 <HAL_Delay>
	 if(BSP_SD_IsDetected())
 800b5b6:	f7ff f9b1 	bl	800a91c <BSP_SD_IsDetected>
 800b5ba:	b108      	cbz	r0, 800b5c0 <main+0xe8>
	   FS_FileOperations();
 800b5bc:	f7ff fdc8 	bl	800b150 <FS_FileOperations>
  if (HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&ADC_values, NUM_ADC_CHANNELS) != HAL_OK)
 800b5c0:	220c      	movs	r2, #12
 800b5c2:	490a      	ldr	r1, [pc, #40]	; (800b5ec <main+0x114>)
 800b5c4:	480a      	ldr	r0, [pc, #40]	; (800b5f0 <main+0x118>)
 800b5c6:	f7f5 fbad 	bl	8000d24 <HAL_ADC_Start_DMA>
 800b5ca:	b108      	cbz	r0, 800b5d0 <main+0xf8>
	  Error_Handler();
 800b5cc:	f7ff fee6 	bl	800b39c <Error_Handler>
    audioInit(&hi2c2, &hsai_BlockA1, &hsai_BlockB1);
 800b5d0:	4a08      	ldr	r2, [pc, #32]	; (800b5f4 <main+0x11c>)
 800b5d2:	4909      	ldr	r1, [pc, #36]	; (800b5f8 <main+0x120>)
 800b5d4:	4809      	ldr	r0, [pc, #36]	; (800b5fc <main+0x124>)
 800b5d6:	f7ff f85d 	bl	800a694 <audioInit>
    startTimersForLEDs();
 800b5da:	f7ff fe4f 	bl	800b27c <startTimersForLEDs>
     CycleCounterInit();
 800b5de:	f7ff fd97 	bl	800b110 <CycleCounterInit>
 800b5e2:	e7fe      	b.n	800b5e2 <main+0x10a>
 800b5e4:	e000ed00 	.word	0xe000ed00
 800b5e8:	58020800 	.word	0x58020800
 800b5ec:	30000400 	.word	0x30000400
 800b5f0:	2000056c 	.word	0x2000056c
 800b5f4:	20012600 	.word	0x20012600
 800b5f8:	20012788 	.word	0x20012788
 800b5fc:	20005aa0 	.word	0x20005aa0

0800b600 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 800b600:	b508      	push	{r3, lr}

  hrng.Instance = RNG;
 800b602:	4806      	ldr	r0, [pc, #24]	; (800b61c <MX_RNG_Init+0x1c>)
 800b604:	4b06      	ldr	r3, [pc, #24]	; (800b620 <MX_RNG_Init+0x20>)
 800b606:	6003      	str	r3, [r0, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800b608:	2300      	movs	r3, #0
 800b60a:	6043      	str	r3, [r0, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800b60c:	f7fa f806 	bl	800561c <HAL_RNG_Init>
 800b610:	b900      	cbnz	r0, 800b614 <MX_RNG_Init+0x14>
  {
    Error_Handler();
  }

}
 800b612:	bd08      	pop	{r3, pc}
    Error_Handler();
 800b614:	f7ff fec2 	bl	800b39c <Error_Handler>
}
 800b618:	e7fb      	b.n	800b612 <MX_RNG_Init+0x12>
 800b61a:	bf00      	nop
 800b61c:	200125ec 	.word	0x200125ec
 800b620:	48021800 	.word	0x48021800

0800b624 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{

  if(rngHandle->Instance==RNG)
 800b624:	6802      	ldr	r2, [r0, #0]
 800b626:	4b0a      	ldr	r3, [pc, #40]	; (800b650 <HAL_RNG_MspInit+0x2c>)
 800b628:	429a      	cmp	r2, r3
 800b62a:	d000      	beq.n	800b62e <HAL_RNG_MspInit+0xa>
 800b62c:	4770      	bx	lr
{
 800b62e:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800b630:	4b08      	ldr	r3, [pc, #32]	; (800b654 <HAL_RNG_MspInit+0x30>)
 800b632:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 800b636:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b63a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800b63e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800b642:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b646:	9301      	str	r3, [sp, #4]
 800b648:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 800b64a:	b002      	add	sp, #8
 800b64c:	4770      	bx	lr
 800b64e:	bf00      	nop
 800b650:	48021800 	.word	0x48021800
 800b654:	58024400 	.word	0x58024400

0800b658 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 800b658:	b508      	push	{r3, lr}

  hsai_BlockA1.Instance = SAI1_Block_A;
 800b65a:	4819      	ldr	r0, [pc, #100]	; (800b6c0 <MX_SAI1_Init+0x68>)
 800b65c:	4b19      	ldr	r3, [pc, #100]	; (800b6c4 <MX_SAI1_Init+0x6c>)
 800b65e:	6003      	str	r3, [r0, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800b660:	2100      	movs	r1, #0
 800b662:	6041      	str	r1, [r0, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800b664:	6081      	str	r1, [r0, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 800b666:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b66a:	6143      	str	r3, [r0, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800b66c:	6181      	str	r1, [r0, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_FULL;
 800b66e:	2304      	movs	r3, #4
 800b670:	61c3      	str	r3, [r0, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 800b672:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800b676:	6203      	str	r3, [r0, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800b678:	60c1      	str	r1, [r0, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800b67a:	62c1      	str	r1, [r0, #44]	; 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800b67c:	6301      	str	r1, [r0, #48]	; 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800b67e:	6341      	str	r1, [r0, #52]	; 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 800b680:	2302      	movs	r3, #2
 800b682:	2203      	movs	r2, #3
 800b684:	f7fa fb0a 	bl	8005c9c <HAL_SAI_InitProtocol>
 800b688:	b998      	cbnz	r0, 800b6b2 <MX_SAI1_Init+0x5a>
  {
    Error_Handler();
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 800b68a:	480f      	ldr	r0, [pc, #60]	; (800b6c8 <MX_SAI1_Init+0x70>)
 800b68c:	4b0f      	ldr	r3, [pc, #60]	; (800b6cc <MX_SAI1_Init+0x74>)
 800b68e:	6003      	str	r3, [r0, #0]
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 800b690:	2203      	movs	r2, #3
 800b692:	6042      	str	r2, [r0, #4]
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 800b694:	2301      	movs	r3, #1
 800b696:	6083      	str	r3, [r0, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800b698:	2100      	movs	r1, #0
 800b69a:	6141      	str	r1, [r0, #20]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_FULL;
 800b69c:	2304      	movs	r3, #4
 800b69e:	61c3      	str	r3, [r0, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800b6a0:	60c1      	str	r1, [r0, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800b6a2:	62c1      	str	r1, [r0, #44]	; 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800b6a4:	6301      	str	r1, [r0, #48]	; 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800b6a6:	6341      	str	r1, [r0, #52]	; 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 800b6a8:	2302      	movs	r3, #2
 800b6aa:	f7fa faf7 	bl	8005c9c <HAL_SAI_InitProtocol>
 800b6ae:	b918      	cbnz	r0, 800b6b8 <MX_SAI1_Init+0x60>
  {
    Error_Handler();
  }

}
 800b6b0:	bd08      	pop	{r3, pc}
    Error_Handler();
 800b6b2:	f7ff fe73 	bl	800b39c <Error_Handler>
 800b6b6:	e7e8      	b.n	800b68a <MX_SAI1_Init+0x32>
    Error_Handler();
 800b6b8:	f7ff fe70 	bl	800b39c <Error_Handler>
}
 800b6bc:	e7f8      	b.n	800b6b0 <MX_SAI1_Init+0x58>
 800b6be:	bf00      	nop
 800b6c0:	20012788 	.word	0x20012788
 800b6c4:	40015804 	.word	0x40015804
 800b6c8:	20012600 	.word	0x20012600
 800b6cc:	40015824 	.word	0x40015824

0800b6d0 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800b6d0:	b570      	push	{r4, r5, r6, lr}
 800b6d2:	b088      	sub	sp, #32
 800b6d4:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800b6d6:	6802      	ldr	r2, [r0, #0]
 800b6d8:	4b58      	ldr	r3, [pc, #352]	; (800b83c <HAL_SAI_MspInit+0x16c>)
 800b6da:	429a      	cmp	r2, r3
 800b6dc:	d005      	beq.n	800b6ea <HAL_SAI_MspInit+0x1a>
    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
    }
    if(hsai->Instance==SAI1_Block_B)
 800b6de:	6822      	ldr	r2, [r4, #0]
 800b6e0:	4b57      	ldr	r3, [pc, #348]	; (800b840 <HAL_SAI_MspInit+0x170>)
 800b6e2:	429a      	cmp	r2, r3
 800b6e4:	d056      	beq.n	800b794 <HAL_SAI_MspInit+0xc4>
    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
    }
}
 800b6e6:	b008      	add	sp, #32
 800b6e8:	bd70      	pop	{r4, r5, r6, pc}
    if (SAI1_client == 0)
 800b6ea:	4b56      	ldr	r3, [pc, #344]	; (800b844 <HAL_SAI_MspInit+0x174>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d037      	beq.n	800b762 <HAL_SAI_MspInit+0x92>
    SAI1_client ++;
 800b6f2:	4a54      	ldr	r2, [pc, #336]	; (800b844 <HAL_SAI_MspInit+0x174>)
 800b6f4:	6813      	ldr	r3, [r2, #0]
 800b6f6:	3301      	adds	r3, #1
 800b6f8:	6013      	str	r3, [r2, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800b6fa:	2374      	movs	r3, #116	; 0x74
 800b6fc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6fe:	2302      	movs	r3, #2
 800b700:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b702:	2500      	movs	r5, #0
 800b704:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b706:	2603      	movs	r6, #3
 800b708:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800b70a:	2306      	movs	r3, #6
 800b70c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b70e:	a903      	add	r1, sp, #12
 800b710:	484d      	ldr	r0, [pc, #308]	; (800b848 <HAL_SAI_MspInit+0x178>)
 800b712:	f7f7 faaf 	bl	8002c74 <HAL_GPIO_Init>
    hdma_sai1_a.Instance = DMA1_Stream1;
 800b716:	484d      	ldr	r0, [pc, #308]	; (800b84c <HAL_SAI_MspInit+0x17c>)
 800b718:	4b4d      	ldr	r3, [pc, #308]	; (800b850 <HAL_SAI_MspInit+0x180>)
 800b71a:	6003      	str	r3, [r0, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 800b71c:	2357      	movs	r3, #87	; 0x57
 800b71e:	6043      	str	r3, [r0, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b720:	2340      	movs	r3, #64	; 0x40
 800b722:	6083      	str	r3, [r0, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800b724:	60c5      	str	r5, [r0, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 800b726:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b72a:	6103      	str	r3, [r0, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800b72c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b730:	6143      	str	r3, [r0, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800b732:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b736:	6183      	str	r3, [r0, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800b738:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b73c:	61c3      	str	r3, [r0, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800b73e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800b742:	6203      	str	r3, [r0, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800b744:	2304      	movs	r3, #4
 800b746:	6243      	str	r3, [r0, #36]	; 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800b748:	6286      	str	r6, [r0, #40]	; 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 800b74a:	62c5      	str	r5, [r0, #44]	; 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800b74c:	6305      	str	r5, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 800b74e:	f7f6 f8f3 	bl	8001938 <HAL_DMA_Init>
 800b752:	b9e0      	cbnz	r0, 800b78e <HAL_SAI_MspInit+0xbe>
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 800b754:	4b3d      	ldr	r3, [pc, #244]	; (800b84c <HAL_SAI_MspInit+0x17c>)
 800b756:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800b75a:	639c      	str	r4, [r3, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 800b75c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 800b760:	e7bd      	b.n	800b6de <HAL_SAI_MspInit+0xe>
       __HAL_RCC_SAI1_CLK_ENABLE();
 800b762:	4b3c      	ldr	r3, [pc, #240]	; (800b854 <HAL_SAI_MspInit+0x184>)
 800b764:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800b768:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800b76c:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 800b770:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b774:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b778:	9301      	str	r3, [sp, #4]
 800b77a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 800b77c:	2200      	movs	r2, #0
 800b77e:	4611      	mov	r1, r2
 800b780:	2057      	movs	r0, #87	; 0x57
 800b782:	f7f5 fe23 	bl	80013cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 800b786:	2057      	movs	r0, #87	; 0x57
 800b788:	f7f5 fe52 	bl	8001430 <HAL_NVIC_EnableIRQ>
 800b78c:	e7b1      	b.n	800b6f2 <HAL_SAI_MspInit+0x22>
      Error_Handler();
 800b78e:	f7ff fe05 	bl	800b39c <Error_Handler>
 800b792:	e7df      	b.n	800b754 <HAL_SAI_MspInit+0x84>
      if (SAI1_client == 0)
 800b794:	4b2b      	ldr	r3, [pc, #172]	; (800b844 <HAL_SAI_MspInit+0x174>)
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d036      	beq.n	800b80a <HAL_SAI_MspInit+0x13a>
    SAI1_client ++;
 800b79c:	4a29      	ldr	r2, [pc, #164]	; (800b844 <HAL_SAI_MspInit+0x174>)
 800b79e:	6813      	ldr	r3, [r2, #0]
 800b7a0:	3301      	adds	r3, #1
 800b7a2:	6013      	str	r3, [r2, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800b7a4:	2308      	movs	r3, #8
 800b7a6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b7a8:	2302      	movs	r3, #2
 800b7aa:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7ac:	2500      	movs	r5, #0
 800b7ae:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b7b0:	2603      	movs	r6, #3
 800b7b2:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800b7b4:	2306      	movs	r3, #6
 800b7b6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b7b8:	a903      	add	r1, sp, #12
 800b7ba:	4823      	ldr	r0, [pc, #140]	; (800b848 <HAL_SAI_MspInit+0x178>)
 800b7bc:	f7f7 fa5a 	bl	8002c74 <HAL_GPIO_Init>
    hdma_sai1_b.Instance = DMA1_Stream2;
 800b7c0:	4825      	ldr	r0, [pc, #148]	; (800b858 <HAL_SAI_MspInit+0x188>)
 800b7c2:	4b26      	ldr	r3, [pc, #152]	; (800b85c <HAL_SAI_MspInit+0x18c>)
 800b7c4:	6003      	str	r3, [r0, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 800b7c6:	2358      	movs	r3, #88	; 0x58
 800b7c8:	6043      	str	r3, [r0, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b7ca:	6085      	str	r5, [r0, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 800b7cc:	60c5      	str	r5, [r0, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 800b7ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b7d2:	6103      	str	r3, [r0, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800b7d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b7d8:	6143      	str	r3, [r0, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800b7da:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b7de:	6183      	str	r3, [r0, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 800b7e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b7e4:	61c3      	str	r3, [r0, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800b7e6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800b7ea:	6203      	str	r3, [r0, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800b7ec:	2304      	movs	r3, #4
 800b7ee:	6243      	str	r3, [r0, #36]	; 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800b7f0:	6286      	str	r6, [r0, #40]	; 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 800b7f2:	62c5      	str	r5, [r0, #44]	; 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800b7f4:	6305      	str	r5, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 800b7f6:	f7f6 f89f 	bl	8001938 <HAL_DMA_Init>
 800b7fa:	b9e0      	cbnz	r0, 800b836 <HAL_SAI_MspInit+0x166>
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 800b7fc:	4b16      	ldr	r3, [pc, #88]	; (800b858 <HAL_SAI_MspInit+0x188>)
 800b7fe:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800b802:	639c      	str	r4, [r3, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 800b804:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
}
 800b808:	e76d      	b.n	800b6e6 <HAL_SAI_MspInit+0x16>
       __HAL_RCC_SAI1_CLK_ENABLE();
 800b80a:	4b12      	ldr	r3, [pc, #72]	; (800b854 <HAL_SAI_MspInit+0x184>)
 800b80c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800b810:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800b814:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 800b818:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b81c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b820:	9302      	str	r3, [sp, #8]
 800b822:	9b02      	ldr	r3, [sp, #8]
      HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 800b824:	2200      	movs	r2, #0
 800b826:	4611      	mov	r1, r2
 800b828:	2057      	movs	r0, #87	; 0x57
 800b82a:	f7f5 fdcf 	bl	80013cc <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 800b82e:	2057      	movs	r0, #87	; 0x57
 800b830:	f7f5 fdfe 	bl	8001430 <HAL_NVIC_EnableIRQ>
 800b834:	e7b2      	b.n	800b79c <HAL_SAI_MspInit+0xcc>
      Error_Handler();
 800b836:	f7ff fdb1 	bl	800b39c <Error_Handler>
 800b83a:	e7df      	b.n	800b7fc <HAL_SAI_MspInit+0x12c>
 800b83c:	40015804 	.word	0x40015804
 800b840:	40015824 	.word	0x40015824
 800b844:	20000560 	.word	0x20000560
 800b848:	58021000 	.word	0x58021000
 800b84c:	20012698 	.word	0x20012698
 800b850:	40020028 	.word	0x40020028
 800b854:	58024400 	.word	0x58024400
 800b858:	20012710 	.word	0x20012710
 800b85c:	40020040 	.word	0x40020040

0800b860 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b860:	b508      	push	{r3, lr}
  Stat = STA_NOINIT;
 800b862:	4b07      	ldr	r3, [pc, #28]	; (800b880 <SD_CheckStatus+0x20>)
 800b864:	2201      	movs	r2, #1
 800b866:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b868:	f7ff f83c 	bl	800a8e4 <BSP_SD_GetCardState>
 800b86c:	b920      	cbnz	r0, 800b878 <SD_CheckStatus+0x18>
  {
    Stat &= ~STA_NOINIT;
 800b86e:	4a04      	ldr	r2, [pc, #16]	; (800b880 <SD_CheckStatus+0x20>)
 800b870:	7813      	ldrb	r3, [r2, #0]
 800b872:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800b876:	7013      	strb	r3, [r2, #0]
  }

  return Stat;
 800b878:	4b01      	ldr	r3, [pc, #4]	; (800b880 <SD_CheckStatus+0x20>)
 800b87a:	7818      	ldrb	r0, [r3, #0]
}
 800b87c:	bd08      	pop	{r3, pc}
 800b87e:	bf00      	nop
 800b880:	2000000e 	.word	0x2000000e

0800b884 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b884:	b510      	push	{r4, lr}
 800b886:	4604      	mov	r4, r0
Stat = STA_NOINIT;  
 800b888:	4b07      	ldr	r3, [pc, #28]	; (800b8a8 <SD_initialize+0x24>)
 800b88a:	2201      	movs	r2, #1
 800b88c:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b88e:	f7ff f855 	bl	800a93c <BSP_SD_Init>
 800b892:	b110      	cbz	r0, 800b89a <SD_initialize+0x16>

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b894:	4b04      	ldr	r3, [pc, #16]	; (800b8a8 <SD_initialize+0x24>)
 800b896:	7818      	ldrb	r0, [r3, #0]
}
 800b898:	bd10      	pop	{r4, pc}
    Stat = SD_CheckStatus(lun);
 800b89a:	4620      	mov	r0, r4
 800b89c:	f7ff ffe0 	bl	800b860 <SD_CheckStatus>
 800b8a0:	4b01      	ldr	r3, [pc, #4]	; (800b8a8 <SD_initialize+0x24>)
 800b8a2:	7018      	strb	r0, [r3, #0]
 800b8a4:	e7f6      	b.n	800b894 <SD_initialize+0x10>
 800b8a6:	bf00      	nop
 800b8a8:	2000000e 	.word	0x2000000e

0800b8ac <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b8ac:	b508      	push	{r3, lr}
  return SD_CheckStatus(lun);
 800b8ae:	f7ff ffd7 	bl	800b860 <SD_CheckStatus>
}
 800b8b2:	bd08      	pop	{r3, pc}

0800b8b4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b8b4:	b508      	push	{r3, lr}
 800b8b6:	4608      	mov	r0, r1
 800b8b8:	4611      	mov	r1, r2
 800b8ba:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800b8bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b8c0:	f7fe fff0 	bl	800a8a4 <BSP_SD_ReadBlocks>
 800b8c4:	b920      	cbnz	r0, 800b8d0 <SD_read+0x1c>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800b8c6:	f7ff f80d 	bl	800a8e4 <BSP_SD_GetCardState>
 800b8ca:	2800      	cmp	r0, #0
 800b8cc:	d1fb      	bne.n	800b8c6 <SD_read+0x12>
    }
    res = RES_OK;
  }

  return res;
}
 800b8ce:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 800b8d0:	2001      	movs	r0, #1
 800b8d2:	e7fc      	b.n	800b8ce <SD_read+0x1a>

0800b8d4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b8d4:	b508      	push	{r3, lr}
 800b8d6:	4608      	mov	r0, r1
 800b8d8:	4611      	mov	r1, r2
 800b8da:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800b8dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b8e0:	f7fe fff0 	bl	800a8c4 <BSP_SD_WriteBlocks>
 800b8e4:	b920      	cbnz	r0, 800b8f0 <SD_write+0x1c>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800b8e6:	f7fe fffd 	bl	800a8e4 <BSP_SD_GetCardState>
 800b8ea:	2800      	cmp	r0, #0
 800b8ec:	d1fb      	bne.n	800b8e6 <SD_write+0x12>
    }
    res = RES_OK;
  }

  return res;
}
 800b8ee:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 800b8f0:	2001      	movs	r0, #1
 800b8f2:	e7fc      	b.n	800b8ee <SD_write+0x1a>

0800b8f4 <SD_ioctl>:
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b8f4:	4b15      	ldr	r3, [pc, #84]	; (800b94c <SD_ioctl+0x58>)
 800b8f6:	781b      	ldrb	r3, [r3, #0]
 800b8f8:	f013 0f01 	tst.w	r3, #1
 800b8fc:	d121      	bne.n	800b942 <SD_ioctl+0x4e>
{
 800b8fe:	b510      	push	{r4, lr}
 800b900:	b08a      	sub	sp, #40	; 0x28
 800b902:	4614      	mov	r4, r2

  switch (cmd)
 800b904:	2903      	cmp	r1, #3
 800b906:	d81e      	bhi.n	800b946 <SD_ioctl+0x52>
 800b908:	e8df f001 	tbb	[pc, r1]
 800b90c:	130c0502 	.word	0x130c0502
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b910:	2000      	movs	r0, #0
  default:
    res = RES_PARERR;
  }

  return res;
}
 800b912:	b00a      	add	sp, #40	; 0x28
 800b914:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800b916:	a801      	add	r0, sp, #4
 800b918:	f7fe ffee 	bl	800a8f8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b91c:	9b07      	ldr	r3, [sp, #28]
 800b91e:	6023      	str	r3, [r4, #0]
    res = RES_OK;
 800b920:	2000      	movs	r0, #0
    break;
 800b922:	e7f6      	b.n	800b912 <SD_ioctl+0x1e>
    BSP_SD_GetCardInfo(&CardInfo);
 800b924:	a801      	add	r0, sp, #4
 800b926:	f7fe ffe7 	bl	800a8f8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b92a:	9b08      	ldr	r3, [sp, #32]
 800b92c:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 800b92e:	2000      	movs	r0, #0
    break;
 800b930:	e7ef      	b.n	800b912 <SD_ioctl+0x1e>
    BSP_SD_GetCardInfo(&CardInfo);
 800b932:	a801      	add	r0, sp, #4
 800b934:	f7fe ffe0 	bl	800a8f8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b938:	9b08      	ldr	r3, [sp, #32]
 800b93a:	0a5b      	lsrs	r3, r3, #9
 800b93c:	6023      	str	r3, [r4, #0]
    res = RES_OK;
 800b93e:	2000      	movs	r0, #0
    break;
 800b940:	e7e7      	b.n	800b912 <SD_ioctl+0x1e>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b942:	2003      	movs	r0, #3
}
 800b944:	4770      	bx	lr
    res = RES_PARERR;
 800b946:	2004      	movs	r0, #4
 800b948:	e7e3      	b.n	800b912 <SD_ioctl+0x1e>
 800b94a:	bf00      	nop
 800b94c:	2000000e 	.word	0x2000000e

0800b950 <MX_SDMMC1_SD_Init>:
/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{

  hsd1.Instance = SDMMC1;
 800b950:	4b07      	ldr	r3, [pc, #28]	; (800b970 <MX_SDMMC1_SD_Init+0x20>)
 800b952:	4a08      	ldr	r2, [pc, #32]	; (800b974 <MX_SDMMC1_SD_Init+0x24>)
 800b954:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800b956:	2200      	movs	r2, #0
 800b958:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800b95a:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 800b95c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b960:	60d9      	str	r1, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800b962:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 16;
 800b964:	2210      	movs	r2, #16
 800b966:	615a      	str	r2, [r3, #20]
  hsd1.Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
 800b968:	2201      	movs	r2, #1
 800b96a:	619a      	str	r2, [r3, #24]

}
 800b96c:	4770      	bx	lr
 800b96e:	bf00      	nop
 800b970:	20012820 	.word	0x20012820
 800b974:	52007000 	.word	0x52007000

0800b978 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 800b978:	b570      	push	{r4, r5, r6, lr}
 800b97a:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b97c:	2300      	movs	r3, #0
 800b97e:	9303      	str	r3, [sp, #12]
 800b980:	9304      	str	r3, [sp, #16]
 800b982:	9305      	str	r3, [sp, #20]
 800b984:	9306      	str	r3, [sp, #24]
 800b986:	9307      	str	r3, [sp, #28]
  if(sdHandle->Instance==SDMMC1)
 800b988:	6802      	ldr	r2, [r0, #0]
 800b98a:	4b26      	ldr	r3, [pc, #152]	; (800ba24 <HAL_SD_MspInit+0xac>)
 800b98c:	429a      	cmp	r2, r3
 800b98e:	d001      	beq.n	800b994 <HAL_SD_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 800b990:	b008      	add	sp, #32
 800b992:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800b994:	4b24      	ldr	r3, [pc, #144]	; (800ba28 <HAL_SD_MspInit+0xb0>)
 800b996:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800b99a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800b99e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 800b9a2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800b9a6:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 800b9aa:	9200      	str	r2, [sp, #0]
 800b9ac:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b9ae:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800b9b2:	f042 0204 	orr.w	r2, r2, #4
 800b9b6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800b9ba:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800b9be:	f002 0204 	and.w	r2, r2, #4
 800b9c2:	9201      	str	r2, [sp, #4]
 800b9c4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800b9c6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800b9ca:	f042 0208 	orr.w	r2, r2, #8
 800b9ce:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800b9d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b9d6:	f003 0308 	and.w	r3, r3, #8
 800b9da:	9302      	str	r3, [sp, #8]
 800b9dc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800b9de:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800b9e2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b9e4:	2602      	movs	r6, #2
 800b9e6:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b9e8:	2401      	movs	r4, #1
 800b9ea:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800b9ec:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800b9ee:	250c      	movs	r5, #12
 800b9f0:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b9f2:	eb0d 0105 	add.w	r1, sp, r5
 800b9f6:	480d      	ldr	r0, [pc, #52]	; (800ba2c <HAL_SD_MspInit+0xb4>)
 800b9f8:	f7f7 f93c 	bl	8002c74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800b9fc:	2304      	movs	r3, #4
 800b9fe:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ba00:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ba02:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800ba04:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800ba06:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ba08:	eb0d 0105 	add.w	r1, sp, r5
 800ba0c:	4808      	ldr	r0, [pc, #32]	; (800ba30 <HAL_SD_MspInit+0xb8>)
 800ba0e:	f7f7 f931 	bl	8002c74 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 7, 0);
 800ba12:	2200      	movs	r2, #0
 800ba14:	2107      	movs	r1, #7
 800ba16:	2031      	movs	r0, #49	; 0x31
 800ba18:	f7f5 fcd8 	bl	80013cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800ba1c:	2031      	movs	r0, #49	; 0x31
 800ba1e:	f7f5 fd07 	bl	8001430 <HAL_NVIC_EnableIRQ>
}
 800ba22:	e7b5      	b.n	800b990 <HAL_SD_MspInit+0x18>
 800ba24:	52007000 	.word	0x52007000
 800ba28:	58024400 	.word	0x58024400
 800ba2c:	58020800 	.word	0x58020800
 800ba30:	58020c00 	.word	0x58020c00

0800ba34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ba34:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ba36:	4b07      	ldr	r3, [pc, #28]	; (800ba54 <HAL_MspInit+0x20>)
 800ba38:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800ba3c:	f042 0202 	orr.w	r2, r2, #2
 800ba40:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 800ba44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ba48:	f003 0302 	and.w	r3, r3, #2
 800ba4c:	9301      	str	r3, [sp, #4]
 800ba4e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ba50:	b002      	add	sp, #8
 800ba52:	4770      	bx	lr
 800ba54:	58024400 	.word	0x58024400

0800ba58 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800ba58:	4770      	bx	lr

0800ba5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ba5a:	e7fe      	b.n	800ba5a <HardFault_Handler>

0800ba5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ba5c:	e7fe      	b.n	800ba5c <MemManage_Handler>

0800ba5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ba5e:	e7fe      	b.n	800ba5e <BusFault_Handler>

0800ba60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ba60:	e7fe      	b.n	800ba60 <UsageFault_Handler>

0800ba62 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ba62:	4770      	bx	lr

0800ba64 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ba64:	4770      	bx	lr

0800ba66 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800ba66:	4770      	bx	lr

0800ba68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ba68:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800ba6a:	f7f4 fe0b 	bl	8000684 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800ba6e:	bd08      	pop	{r3, pc}

0800ba70 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800ba70:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800ba72:	4802      	ldr	r0, [pc, #8]	; (800ba7c <DMA1_Stream0_IRQHandler+0xc>)
 800ba74:	f7f6 fd60 	bl	8002538 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800ba78:	bd08      	pop	{r3, pc}
 800ba7a:	bf00      	nop
 800ba7c:	200005d0 	.word	0x200005d0

0800ba80 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800ba80:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 800ba82:	4802      	ldr	r0, [pc, #8]	; (800ba8c <DMA1_Stream1_IRQHandler+0xc>)
 800ba84:	f7f6 fd58 	bl	8002538 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800ba88:	bd08      	pop	{r3, pc}
 800ba8a:	bf00      	nop
 800ba8c:	20012698 	.word	0x20012698

0800ba90 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800ba90:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 800ba92:	4802      	ldr	r0, [pc, #8]	; (800ba9c <DMA1_Stream2_IRQHandler+0xc>)
 800ba94:	f7f6 fd50 	bl	8002538 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800ba98:	bd08      	pop	{r3, pc}
 800ba9a:	bf00      	nop
 800ba9c:	20012710 	.word	0x20012710

0800baa0 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 800baa0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 800baa2:	4802      	ldr	r0, [pc, #8]	; (800baac <SDMMC1_IRQHandler+0xc>)
 800baa4:	f7fb fb96 	bl	80071d4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800baa8:	bd08      	pop	{r3, pc}
 800baaa:	bf00      	nop
 800baac:	20012820 	.word	0x20012820

0800bab0 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 800bab0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 800bab2:	4803      	ldr	r0, [pc, #12]	; (800bac0 <SAI1_IRQHandler+0x10>)
 800bab4:	f7fa fac0 	bl	8006038 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 800bab8:	4802      	ldr	r0, [pc, #8]	; (800bac4 <SAI1_IRQHandler+0x14>)
 800baba:	f7fa fabd 	bl	8006038 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 800babe:	bd08      	pop	{r3, pc}
 800bac0:	20012788 	.word	0x20012788
 800bac4:	20012600 	.word	0x20012600

0800bac8 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800bac8:	4a18      	ldr	r2, [pc, #96]	; (800bb2c <SystemInit+0x64>)
 800baca:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800bace:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bad2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800bad6:	4b16      	ldr	r3, [pc, #88]	; (800bb30 <SystemInit+0x68>)
 800bad8:	681a      	ldr	r2, [r3, #0]
 800bada:	f042 0201 	orr.w	r2, r2, #1
 800bade:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800bae0:	2200      	movs	r2, #0
 800bae2:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800bae4:	6818      	ldr	r0, [r3, #0]
 800bae6:	4913      	ldr	r1, [pc, #76]	; (800bb34 <SystemInit+0x6c>)
 800bae8:	4001      	ands	r1, r0
 800baea:	6019      	str	r1, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800baec:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800baee:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800baf0:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 800baf2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 800baf4:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 800baf6:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800baf8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 800bafa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800bafc:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 800bafe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800bb00:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800bb02:	6819      	ldr	r1, [r3, #0]
 800bb04:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800bb08:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800bb0a:	661a      	str	r2, [r3, #96]	; 0x60
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif /* VECT_TAB_SRAM */

#else
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800bb0c:	4b0a      	ldr	r3, [pc, #40]	; (800bb38 <SystemInit+0x70>)
 800bb0e:	681a      	ldr	r2, [r3, #0]
 800bb10:	4b0a      	ldr	r3, [pc, #40]	; (800bb3c <SystemInit+0x74>)
 800bb12:	4013      	ands	r3, r2
 800bb14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bb18:	d202      	bcs.n	800bb20 <SystemInit+0x58>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800bb1a:	4b09      	ldr	r3, [pc, #36]	; (800bb40 <SystemInit+0x78>)
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800bb20:	4b02      	ldr	r3, [pc, #8]	; (800bb2c <SystemInit+0x64>)
 800bb22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800bb26:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800bb28:	4770      	bx	lr
 800bb2a:	bf00      	nop
 800bb2c:	e000ed00 	.word	0xe000ed00
 800bb30:	58024400 	.word	0x58024400
 800bb34:	eaf6ed7f 	.word	0xeaf6ed7f
 800bb38:	5c001000 	.word	0x5c001000
 800bb3c:	ffff0000 	.word	0xffff0000
 800bb40:	51008108 	.word	0x51008108

0800bb44 <RGB_LED_setColor>:
uint16_t greenScaled[17] = {210, 580, 600, 610, 660, 700, 740, 790, 850, 950, 1010, 1150, 1230, 1350, 1460, 1500, 2000};
uint16_t blueScaled[17] = {210, 580, 600, 610, 700, 740, 790, 820, 850, 950, 1010, 1150, 1230, 1320, 1420, 1500, 1800};


void RGB_LED_setColor(uint8_t Red, uint8_t Green, uint8_t Blue) //inputs between 0-255
{
 800bb44:	b082      	sub	sp, #8
	float floatyPoint;
	uint8_t intPart;
	float fractPart;
	float endValue;

	floatyPoint = ((float)Red) * 0.0625f;
 800bb46:	ee07 0a90 	vmov	s15, r0
 800bb4a:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800bb4e:	ed9f 5a4b 	vldr	s10, [pc, #300]	; 800bc7c <RGB_LED_setColor+0x138>
 800bb52:	ee26 6a05 	vmul.f32	s12, s12, s10
	intPart = (uint8_t)floatyPoint;
 800bb56:	eefc 7ac6 	vcvt.u32.f32	s15, s12
 800bb5a:	edcd 7a01 	vstr	s15, [sp, #4]
 800bb5e:	f89d 3004 	ldrb.w	r3, [sp, #4]
	fractPart = floatyPoint - ((float)intPart);
 800bb62:	ee07 3a90 	vmov	s15, r3
 800bb66:	eef8 5a67 	vcvt.f32.u32	s11, s15
 800bb6a:	ee76 5a65 	vsub.f32	s11, s12, s11
	endValue = (redScaled[intPart] * 1.2f * (1.0f - fractPart)) + (redScaled[intPart + 1] * 1.2f* (fractPart));
 800bb6e:	4844      	ldr	r0, [pc, #272]	; (800bc80 <RGB_LED_setColor+0x13c>)
 800bb70:	f830 c013 	ldrh.w	ip, [r0, r3, lsl #1]
 800bb74:	ee07 ca90 	vmov	s15, ip
 800bb78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bb7c:	eddf 6a41 	vldr	s13, [pc, #260]	; 800bc84 <RGB_LED_setColor+0x140>
 800bb80:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bb84:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800bb88:	ee37 6a65 	vsub.f32	s12, s14, s11
 800bb8c:	ee67 7a86 	vmul.f32	s15, s15, s12
 800bb90:	3301      	adds	r3, #1
 800bb92:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800bb96:	ee06 3a10 	vmov	s12, r3
 800bb9a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800bb9e:	ee26 6a26 	vmul.f32	s12, s12, s13
 800bba2:	ee26 6a25 	vmul.f32	s12, s12, s11
 800bba6:	ee77 7a86 	vadd.f32	s15, s15, s12

	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_E].CMP2xR = (uint16_t)endValue;
 800bbaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bbae:	ee17 3a90 	vmov	r3, s15
 800bbb2:	b29b      	uxth	r3, r3
 800bbb4:	4834      	ldr	r0, [pc, #208]	; (800bc88 <RGB_LED_setColor+0x144>)
 800bbb6:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4

	floatyPoint = ((float)Green) * 0.0625f;
 800bbba:	ee07 1a90 	vmov	s15, r1
 800bbbe:	eef8 5a67 	vcvt.f32.u32	s11, s15
 800bbc2:	ee65 5a85 	vmul.f32	s11, s11, s10
	intPart = (uint8_t)floatyPoint;
 800bbc6:	eefc 7ae5 	vcvt.u32.f32	s15, s11
 800bbca:	edcd 7a01 	vstr	s15, [sp, #4]
 800bbce:	f89d 3004 	ldrb.w	r3, [sp, #4]
	fractPart = floatyPoint - ((float)intPart);
 800bbd2:	ee07 3a90 	vmov	s15, r3
 800bbd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bbda:	ee75 5ae6 	vsub.f32	s11, s11, s13
	endValue = (greenScaled[intPart] * (1.0f - fractPart)) + (greenScaled[intPart + 1] * (fractPart));
 800bbde:	492b      	ldr	r1, [pc, #172]	; (800bc8c <RGB_LED_setColor+0x148>)
 800bbe0:	f831 c013 	ldrh.w	ip, [r1, r3, lsl #1]
 800bbe4:	ee06 ca90 	vmov	s13, ip
 800bbe8:	ee37 6a65 	vsub.f32	s12, s14, s11
 800bbec:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800bbf0:	ee26 6a86 	vmul.f32	s12, s13, s12
 800bbf4:	3301      	adds	r3, #1
 800bbf6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bbfa:	ee06 3a90 	vmov	s13, r3
 800bbfe:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800bc02:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800bc06:	ee76 6a26 	vadd.f32	s13, s12, s13

	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_B].CMP2xR =(uint16_t)endValue;
 800bc0a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800bc0e:	ee16 3a90 	vmov	r3, s13
 800bc12:	b29b      	uxth	r3, r3
 800bc14:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124

	floatyPoint = ((float)Blue) * 0.0625f;
 800bc18:	ee07 2a90 	vmov	s15, r2
 800bc1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc20:	ee66 6a85 	vmul.f32	s13, s13, s10
	intPart = (uint8_t)floatyPoint;
 800bc24:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 800bc28:	edcd 7a01 	vstr	s15, [sp, #4]
 800bc2c:	f89d 3004 	ldrb.w	r3, [sp, #4]
	fractPart = floatyPoint - ((float)intPart);
 800bc30:	ee07 3a90 	vmov	s15, r3
 800bc34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc38:	ee76 6ae7 	vsub.f32	s13, s13, s15
	endValue = (blueScaled[intPart] * (1.0f - fractPart)) + (blueScaled[intPart + 1] * (fractPart));
 800bc3c:	4a14      	ldr	r2, [pc, #80]	; (800bc90 <RGB_LED_setColor+0x14c>)
 800bc3e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800bc42:	ee07 1a90 	vmov	s15, r1
 800bc46:	ee37 7a66 	vsub.f32	s14, s14, s13
 800bc4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bc4e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bc52:	3301      	adds	r3, #1
 800bc54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc58:	ee07 3a90 	vmov	s15, r3
 800bc5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bc60:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bc64:	ee77 7a27 	vadd.f32	s15, s14, s15

	HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_C].CMP1xR =(uint16_t)endValue;
 800bc68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bc6c:	ee17 3a90 	vmov	r3, s15
 800bc70:	b29b      	uxth	r3, r3
 800bc72:	f8c0 319c 	str.w	r3, [r0, #412]	; 0x19c

}
 800bc76:	b002      	add	sp, #8
 800bc78:	4770      	bx	lr
 800bc7a:	bf00      	nop
 800bc7c:	3d800000 	.word	0x3d800000
 800bc80:	20000074 	.word	0x20000074
 800bc84:	3f99999a 	.word	0x3f99999a
 800bc88:	40017400 	.word	0x40017400
 800bc8c:	20000050 	.word	0x20000050
 800bc90:	20000018 	.word	0x20000018

0800bc94 <setLED_B>:



void setLED_B(uint8_t brightness) //inputs between 0-255
{
	if (brightness > 5)
 800bc94:	2805      	cmp	r0, #5
 800bc96:	d804      	bhi.n	800bca2 <setLED_B+0xe>
	{
		HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_C].CMP2xR =((uint16_t)brightness) << 6;
	}
	else
	{
		HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_C].CMP2xR = 200;
 800bc98:	4b04      	ldr	r3, [pc, #16]	; (800bcac <setLED_B+0x18>)
 800bc9a:	22c8      	movs	r2, #200	; 0xc8
 800bc9c:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	}
}
 800bca0:	4770      	bx	lr
		HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_C].CMP2xR =((uint16_t)brightness) << 6;
 800bca2:	0180      	lsls	r0, r0, #6
 800bca4:	4b01      	ldr	r3, [pc, #4]	; (800bcac <setLED_B+0x18>)
 800bca6:	f8c3 01a4 	str.w	r0, [r3, #420]	; 0x1a4
 800bcaa:	4770      	bx	lr
 800bcac:	40017400 	.word	0x40017400

0800bcb0 <setLED_D>:
}


void setLED_D(uint8_t brightness)//inputs between 0-255
{
	if (brightness > 5)
 800bcb0:	2805      	cmp	r0, #5
 800bcb2:	d804      	bhi.n	800bcbe <setLED_D+0xe>
	{
		HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].CMP2xR =((uint16_t)brightness) << 6;
	}
	else
	{
		HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].CMP2xR = 200;
 800bcb4:	4b04      	ldr	r3, [pc, #16]	; (800bcc8 <setLED_D+0x18>)
 800bcb6:	22c8      	movs	r2, #200	; 0xc8
 800bcb8:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
	}
}
 800bcbc:	4770      	bx	lr
		HRTIM1->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_D].CMP2xR =((uint16_t)brightness) << 6;
 800bcbe:	0180      	lsls	r0, r0, #6
 800bcc0:	4b01      	ldr	r3, [pc, #4]	; (800bcc8 <setLED_D+0x18>)
 800bcc2:	f8c3 0224 	str.w	r0, [r3, #548]	; 0x224
 800bcc6:	4770      	bx	lr
 800bcc8:	40017400 	.word	0x40017400

0800bccc <displayColorsForCurrentPreset>:

	}
}

void displayColorsForCurrentPreset(void)
{
 800bccc:	b508      	push	{r3, lr}
	RGB_LED_setColor(colorsForPresets[currentPreset][0], colorsForPresets[currentPreset][1], colorsForPresets[currentPreset][2]);
 800bcce:	4b06      	ldr	r3, [pc, #24]	; (800bce8 <displayColorsForCurrentPreset+0x1c>)
 800bcd0:	781b      	ldrb	r3, [r3, #0]
 800bcd2:	4806      	ldr	r0, [pc, #24]	; (800bcec <displayColorsForCurrentPreset+0x20>)
 800bcd4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800bcd8:	18c1      	adds	r1, r0, r3
 800bcda:	788a      	ldrb	r2, [r1, #2]
 800bcdc:	7849      	ldrb	r1, [r1, #1]
 800bcde:	5cc0      	ldrb	r0, [r0, r3]
 800bce0:	f7ff ff30 	bl	800bb44 <RGB_LED_setColor>
}
 800bce4:	bd08      	pop	{r3, pc}
 800bce6:	bf00      	nop
 800bce8:	20000564 	.word	0x20000564
 800bcec:	2000003c 	.word	0x2000003c

0800bcf0 <buttonCheck>:
{
 800bcf0:	b538      	push	{r3, r4, r5, lr}
	if (codecReady)
 800bcf2:	4b3b      	ldr	r3, [pc, #236]	; (800bde0 <buttonCheck+0xf0>)
 800bcf4:	781b      	ldrb	r3, [r3, #0]
 800bcf6:	b903      	cbnz	r3, 800bcfa <buttonCheck+0xa>
}
 800bcf8:	bd38      	pop	{r3, r4, r5, pc}
		buttonValues[0] = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_13);//A
 800bcfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bcfe:	4839      	ldr	r0, [pc, #228]	; (800bde4 <buttonCheck+0xf4>)
 800bd00:	f7f7 f8a8 	bl	8002e54 <HAL_GPIO_ReadPin>
 800bd04:	fab0 f080 	clz	r0, r0
 800bd08:	0940      	lsrs	r0, r0, #5
 800bd0a:	4c37      	ldr	r4, [pc, #220]	; (800bde8 <buttonCheck+0xf8>)
 800bd0c:	7020      	strb	r0, [r4, #0]
		buttonValues[1] = !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6); //B
 800bd0e:	4d37      	ldr	r5, [pc, #220]	; (800bdec <buttonCheck+0xfc>)
 800bd10:	2140      	movs	r1, #64	; 0x40
 800bd12:	4628      	mov	r0, r5
 800bd14:	f7f7 f89e 	bl	8002e54 <HAL_GPIO_ReadPin>
 800bd18:	fab0 f080 	clz	r0, r0
 800bd1c:	0940      	lsrs	r0, r0, #5
 800bd1e:	7060      	strb	r0, [r4, #1]
		buttonValues[2] = !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7); //C
 800bd20:	2180      	movs	r1, #128	; 0x80
 800bd22:	4628      	mov	r0, r5
 800bd24:	f7f7 f896 	bl	8002e54 <HAL_GPIO_ReadPin>
 800bd28:	fab0 f080 	clz	r0, r0
 800bd2c:	0940      	lsrs	r0, r0, #5
 800bd2e:	70a0      	strb	r0, [r4, #2]
		buttonValues[3] = !HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_6); //D
 800bd30:	2140      	movs	r1, #64	; 0x40
 800bd32:	482f      	ldr	r0, [pc, #188]	; (800bdf0 <buttonCheck+0x100>)
 800bd34:	f7f7 f88e 	bl	8002e54 <HAL_GPIO_ReadPin>
 800bd38:	fab0 f080 	clz	r0, r0
 800bd3c:	0940      	lsrs	r0, r0, #5
 800bd3e:	70e0      	strb	r0, [r4, #3]
		for (int i = 0; i < NUM_BUTTONS; i++)
 800bd40:	2300      	movs	r3, #0
 800bd42:	e016      	b.n	800bd72 <buttonCheck+0x82>
			else if ((buttonValues[i] != buttonValuesPrev[i]) && (buttonCounters[i] >= 1))
 800bd44:	428a      	cmp	r2, r1
 800bd46:	d013      	beq.n	800bd70 <buttonCheck+0x80>
 800bd48:	492a      	ldr	r1, [pc, #168]	; (800bdf4 <buttonCheck+0x104>)
 800bd4a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800bd4e:	b179      	cbz	r1, 800bd70 <buttonCheck+0x80>
				if (buttonValues[i] == 1)
 800bd50:	2a01      	cmp	r2, #1
 800bd52:	d004      	beq.n	800bd5e <buttonCheck+0x6e>
				else if (buttonValues[i] == 0)
 800bd54:	b932      	cbnz	r2, 800bd64 <buttonCheck+0x74>
					buttonReleased[i] = 1;
 800bd56:	4928      	ldr	r1, [pc, #160]	; (800bdf8 <buttonCheck+0x108>)
 800bd58:	2001      	movs	r0, #1
 800bd5a:	54c8      	strb	r0, [r1, r3]
 800bd5c:	e002      	b.n	800bd64 <buttonCheck+0x74>
					buttonPressed[i] = 1;
 800bd5e:	4927      	ldr	r1, [pc, #156]	; (800bdfc <buttonCheck+0x10c>)
 800bd60:	2001      	movs	r0, #1
 800bd62:	54c8      	strb	r0, [r1, r3]
				buttonValuesPrev[i] = buttonValues[i];
 800bd64:	4926      	ldr	r1, [pc, #152]	; (800be00 <buttonCheck+0x110>)
 800bd66:	54ca      	strb	r2, [r1, r3]
				buttonCounters[i] = 0;
 800bd68:	4a22      	ldr	r2, [pc, #136]	; (800bdf4 <buttonCheck+0x104>)
 800bd6a:	2100      	movs	r1, #0
 800bd6c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int i = 0; i < NUM_BUTTONS; i++)
 800bd70:	3301      	adds	r3, #1
 800bd72:	2b03      	cmp	r3, #3
 800bd74:	dc0f      	bgt.n	800bd96 <buttonCheck+0xa6>
			if ((buttonValues[i] != buttonValuesPrev[i]) && (buttonCounters[i] < 1))
 800bd76:	4a1c      	ldr	r2, [pc, #112]	; (800bde8 <buttonCheck+0xf8>)
 800bd78:	5cd2      	ldrb	r2, [r2, r3]
 800bd7a:	4921      	ldr	r1, [pc, #132]	; (800be00 <buttonCheck+0x110>)
 800bd7c:	5cc9      	ldrb	r1, [r1, r3]
 800bd7e:	428a      	cmp	r2, r1
 800bd80:	d0e0      	beq.n	800bd44 <buttonCheck+0x54>
 800bd82:	481c      	ldr	r0, [pc, #112]	; (800bdf4 <buttonCheck+0x104>)
 800bd84:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800bd88:	2800      	cmp	r0, #0
 800bd8a:	d1db      	bne.n	800bd44 <buttonCheck+0x54>
				buttonCounters[i]++;
 800bd8c:	3001      	adds	r0, #1
 800bd8e:	4a19      	ldr	r2, [pc, #100]	; (800bdf4 <buttonCheck+0x104>)
 800bd90:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 800bd94:	e7ec      	b.n	800bd70 <buttonCheck+0x80>
		if (buttonPressed[0] == 1)
 800bd96:	4b19      	ldr	r3, [pc, #100]	; (800bdfc <buttonCheck+0x10c>)
 800bd98:	781b      	ldrb	r3, [r3, #0]
 800bd9a:	2b01      	cmp	r3, #1
 800bd9c:	d011      	beq.n	800bdc2 <buttonCheck+0xd2>
		if (buttonPressed[1] == 1)
 800bd9e:	4b17      	ldr	r3, [pc, #92]	; (800bdfc <buttonCheck+0x10c>)
 800bda0:	785b      	ldrb	r3, [r3, #1]
 800bda2:	2b01      	cmp	r3, #1
 800bda4:	d1a8      	bne.n	800bcf8 <buttonCheck+0x8>
			distortionMode = !distortionMode;
 800bda6:	4b17      	ldr	r3, [pc, #92]	; (800be04 <buttonCheck+0x114>)
 800bda8:	6818      	ldr	r0, [r3, #0]
 800bdaa:	fab0 f080 	clz	r0, r0
 800bdae:	0940      	lsrs	r0, r0, #5
 800bdb0:	6018      	str	r0, [r3, #0]
			setLED_B(distortionMode * 255);
 800bdb2:	4240      	negs	r0, r0
 800bdb4:	b2c0      	uxtb	r0, r0
 800bdb6:	f7ff ff6d 	bl	800bc94 <setLED_B>
			buttonPressed[1] = 0;
 800bdba:	4b10      	ldr	r3, [pc, #64]	; (800bdfc <buttonCheck+0x10c>)
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	705a      	strb	r2, [r3, #1]
}
 800bdc0:	e79a      	b.n	800bcf8 <buttonCheck+0x8>
			previousPreset = currentPreset;
 800bdc2:	4b11      	ldr	r3, [pc, #68]	; (800be08 <buttonCheck+0x118>)
 800bdc4:	7819      	ldrb	r1, [r3, #0]
 800bdc6:	4a11      	ldr	r2, [pc, #68]	; (800be0c <buttonCheck+0x11c>)
 800bdc8:	7011      	strb	r1, [r2, #0]
			if (currentPreset >= PresetNil - 1) currentPreset = 0;
 800bdca:	2400      	movs	r4, #0
 800bdcc:	701c      	strb	r4, [r3, #0]
			loadingPreset = 1;
 800bdce:	4b10      	ldr	r3, [pc, #64]	; (800be10 <buttonCheck+0x120>)
 800bdd0:	2201      	movs	r2, #1
 800bdd2:	701a      	strb	r2, [r3, #0]
			displayColorsForCurrentPreset();
 800bdd4:	f7ff ff7a 	bl	800bccc <displayColorsForCurrentPreset>
			buttonPressed[0] = 0;
 800bdd8:	4b08      	ldr	r3, [pc, #32]	; (800bdfc <buttonCheck+0x10c>)
 800bdda:	701c      	strb	r4, [r3, #0]
 800bddc:	e7df      	b.n	800bd9e <buttonCheck+0xae>
 800bdde:	bf00      	nop
 800bde0:	20000538 	.word	0x20000538
 800bde4:	58020c00 	.word	0x58020c00
 800bde8:	200128c8 	.word	0x200128c8
 800bdec:	58020800 	.word	0x58020800
 800bdf0:	58021800 	.word	0x58021800
 800bdf4:	200128b8 	.word	0x200128b8
 800bdf8:	200128a4 	.word	0x200128a4
 800bdfc:	200128b4 	.word	0x200128b4
 800be00:	200128a0 	.word	0x200128a0
 800be04:	2000053c 	.word	0x2000053c
 800be08:	20000564 	.word	0x20000564
 800be0c:	20000072 	.word	0x20000072
 800be10:	20000565 	.word	0x20000565

0800be14 <readWave>:

struct tWaveHeader header;

volatile int ErrorDebugz = 0;

int readWave(FIL *ptr) {
 800be14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be18:	ed2d 8b02 	vpush	{d8}
 800be1c:	b087      	sub	sp, #28
 800be1e:	af00      	add	r7, sp, #0
 800be20:	4605      	mov	r5, r0

 int read = 0;
 uint32_t numBytesRead = 0;
 800be22:	f04f 0900 	mov.w	r9, #0
 800be26:	f107 0618 	add.w	r6, r7, #24
 800be2a:	f846 9d04 	str.w	r9, [r6, #-4]!

 // read header parts

 read = f_read(ptr, header.riff, sizeof(header.riff), &numBytesRead);
 800be2e:	f8df 82f0 	ldr.w	r8, [pc, #752]	; 800c120 <readWave+0x30c>
 800be32:	4633      	mov	r3, r6
 800be34:	2204      	movs	r2, #4
 800be36:	4641      	mov	r1, r8
 800be38:	f7fe f912 	bl	800a060 <f_read>
 //printf("(1-4): %s \n", header.riff);

 read = f_read(ptr, buffer4, sizeof(buffer4), &numBytesRead);
 800be3c:	4cb6      	ldr	r4, [pc, #728]	; (800c118 <readWave+0x304>)
 800be3e:	4633      	mov	r3, r6
 800be40:	2204      	movs	r2, #4
 800be42:	4621      	mov	r1, r4
 800be44:	4628      	mov	r0, r5
 800be46:	f7fe f90b 	bl	800a060 <f_read>
 //printf("%u %u %u %u\n", buffer4[0], buffer4[1], buffer4[2], buffer4[3]);

 // convert little endian to big endian 4 byte int
 header.overall_size  = buffer4[0] |
 800be4a:	7823      	ldrb	r3, [r4, #0]
						(buffer4[1]<<8) |
 800be4c:	7862      	ldrb	r2, [r4, #1]
 header.overall_size  = buffer4[0] |
 800be4e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
						(buffer4[2]<<16) |
 800be52:	78a2      	ldrb	r2, [r4, #2]
						(buffer4[1]<<8) |
 800be54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
						(buffer4[3]<<24);
 800be58:	78e2      	ldrb	r2, [r4, #3]
						(buffer4[2]<<16) |
 800be5a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 header.overall_size  = buffer4[0] |
 800be5e:	f8c8 3004 	str.w	r3, [r8, #4]

 //printf("(5-8) Overall size: bytes:%u, Kb:%u \n", header.overall_size, header.overall_size/1024);

 read = f_read(ptr, header.wave, sizeof(header.wave), &numBytesRead);
 800be62:	4633      	mov	r3, r6
 800be64:	2204      	movs	r2, #4
 800be66:	f108 0108 	add.w	r1, r8, #8
 800be6a:	4628      	mov	r0, r5
 800be6c:	f7fe f8f8 	bl	800a060 <f_read>
 //printf("(9-12) Wave marker: %s\n", header.wave);

 read = f_read(ptr, header.fmt_chunk_marker, sizeof(header.fmt_chunk_marker), &numBytesRead);
 800be70:	4633      	mov	r3, r6
 800be72:	2204      	movs	r2, #4
 800be74:	f108 010c 	add.w	r1, r8, #12
 800be78:	4628      	mov	r0, r5
 800be7a:	f7fe f8f1 	bl	800a060 <f_read>
 //printf("(13-16) Fmt marker: %s\n", header.fmt_chunk_marker);

 read = f_read(ptr, buffer4, sizeof(buffer4), &numBytesRead);
 800be7e:	4633      	mov	r3, r6
 800be80:	2204      	movs	r2, #4
 800be82:	4621      	mov	r1, r4
 800be84:	4628      	mov	r0, r5
 800be86:	f7fe f8eb 	bl	800a060 <f_read>
// printf("%u %u %u %u\n", buffer4[0], buffer4[1], buffer4[2], buffer4[3]);

 // convert little endian to big endian 4 byte integer
 header.length_of_fmt = buffer4[0] |
 800be8a:	7823      	ldrb	r3, [r4, #0]
							(buffer4[1] << 8) |
 800be8c:	7862      	ldrb	r2, [r4, #1]
 header.length_of_fmt = buffer4[0] |
 800be8e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
							(buffer4[2] << 16) |
 800be92:	78a2      	ldrb	r2, [r4, #2]
							(buffer4[1] << 8) |
 800be94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
							(buffer4[3] << 24);
 800be98:	78e2      	ldrb	r2, [r4, #3]
							(buffer4[2] << 16) |
 800be9a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 header.length_of_fmt = buffer4[0] |
 800be9e:	f8c8 3010 	str.w	r3, [r8, #16]
 //printf("(17-20) Length of Fmt header: %u \n", header.length_of_fmt);

 read = f_read(ptr, buffer2, sizeof(buffer2), &numBytesRead);
 800bea2:	4c9e      	ldr	r4, [pc, #632]	; (800c11c <readWave+0x308>)
 800bea4:	4633      	mov	r3, r6
 800bea6:	2202      	movs	r2, #2
 800bea8:	4621      	mov	r1, r4
 800beaa:	4628      	mov	r0, r5
 800beac:	f7fe f8d8 	bl	800a060 <f_read>
 //printf("%u %u \n", buffer2[0], buffer2[1]);

 header.format_type = buffer2[0] | (buffer2[1] << 8);
 800beb0:	7823      	ldrb	r3, [r4, #0]
 800beb2:	7862      	ldrb	r2, [r4, #1]
 800beb4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800beb8:	f8c8 3014 	str.w	r3, [r8, #20]
 char format_name[10] = "";
 800bebc:	f8c7 9008 	str.w	r9, [r7, #8]
 800bec0:	f8c7 900c 	str.w	r9, [r7, #12]
 800bec4:	f8a7 9010 	strh.w	r9, [r7, #16]
 if (header.format_type == 1)
 800bec8:	2b01      	cmp	r3, #1
 800beca:	f000 8085 	beq.w	800bfd8 <readWave+0x1c4>
   strcpy(format_name,"PCM");
 else if (header.format_type == 6)
 800bece:	2b06      	cmp	r3, #6
 800bed0:	f000 8085 	beq.w	800bfde <readWave+0x1ca>
  strcpy(format_name, "A-law");
 else if (header.format_type == 7)
 800bed4:	2b07      	cmp	r3, #7
 800bed6:	f000 8088 	beq.w	800bfea <readWave+0x1d6>
  strcpy(format_name, "Mu-law");

 //printf("(21-22) Format type: %u %s \n", header.format_type, format_name);

 read = f_read(ptr, buffer2, sizeof(buffer2), &numBytesRead);
 800beda:	f8df 8240 	ldr.w	r8, [pc, #576]	; 800c11c <readWave+0x308>
 800bede:	f107 0314 	add.w	r3, r7, #20
 800bee2:	2202      	movs	r2, #2
 800bee4:	4641      	mov	r1, r8
 800bee6:	4628      	mov	r0, r5
 800bee8:	f7fe f8ba 	bl	800a060 <f_read>
 //printf("%u %u \n", buffer2[0], buffer2[1]);

 header.channels = buffer2[0] | (buffer2[1] << 8);
 800beec:	f898 3000 	ldrb.w	r3, [r8]
 800bef0:	f898 2001 	ldrb.w	r2, [r8, #1]
 800bef4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800bef8:	4e89      	ldr	r6, [pc, #548]	; (800c120 <readWave+0x30c>)
 800befa:	61b3      	str	r3, [r6, #24]
 //printf("(23-24) Channels: %u \n", header.channels);

 read = f_read(ptr, buffer4, sizeof(buffer4), &numBytesRead);
 800befc:	4c86      	ldr	r4, [pc, #536]	; (800c118 <readWave+0x304>)
 800befe:	f107 0314 	add.w	r3, r7, #20
 800bf02:	2204      	movs	r2, #4
 800bf04:	4621      	mov	r1, r4
 800bf06:	4628      	mov	r0, r5
 800bf08:	f7fe f8aa 	bl	800a060 <f_read>
 //printf("%u %u %u %u\n", buffer4[0], buffer4[1], buffer4[2], buffer4[3]);

 header.sample_rate = buffer4[0] |
 800bf0c:	7823      	ldrb	r3, [r4, #0]
						(buffer4[1] << 8) |
 800bf0e:	7862      	ldrb	r2, [r4, #1]
 header.sample_rate = buffer4[0] |
 800bf10:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
						(buffer4[2] << 16) |
 800bf14:	78a2      	ldrb	r2, [r4, #2]
						(buffer4[1] << 8) |
 800bf16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
						(buffer4[3] << 24);
 800bf1a:	78e2      	ldrb	r2, [r4, #3]
						(buffer4[2] << 16) |
 800bf1c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 header.sample_rate = buffer4[0] |
 800bf20:	61f3      	str	r3, [r6, #28]

 //printf("(25-28) Sample rate: %u\n", header.sample_rate);

 read = f_read(ptr, buffer4, sizeof(buffer4), &numBytesRead);
 800bf22:	f107 0314 	add.w	r3, r7, #20
 800bf26:	2204      	movs	r2, #4
 800bf28:	4621      	mov	r1, r4
 800bf2a:	4628      	mov	r0, r5
 800bf2c:	f7fe f898 	bl	800a060 <f_read>
 //printf("%u %u %u %u\n", buffer4[0], buffer4[1], buffer4[2], buffer4[3]);

 header.byterate  = buffer4[0] |
 800bf30:	7823      	ldrb	r3, [r4, #0]
						(buffer4[1] << 8) |
 800bf32:	7862      	ldrb	r2, [r4, #1]
 header.byterate  = buffer4[0] |
 800bf34:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
						(buffer4[2] << 16) |
 800bf38:	78a2      	ldrb	r2, [r4, #2]
						(buffer4[1] << 8) |
 800bf3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
						(buffer4[3] << 24);
 800bf3e:	78e2      	ldrb	r2, [r4, #3]
						(buffer4[2] << 16) |
 800bf40:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 header.byterate  = buffer4[0] |
 800bf44:	6233      	str	r3, [r6, #32]
 //printf("(29-32) Byte Rate: %u , Bit Rate:%u\n", header.byterate, header.byterate*8);

 read = f_read(ptr, buffer2, sizeof(buffer2), &numBytesRead);
 800bf46:	f107 0314 	add.w	r3, r7, #20
 800bf4a:	2202      	movs	r2, #2
 800bf4c:	4641      	mov	r1, r8
 800bf4e:	4628      	mov	r0, r5
 800bf50:	f7fe f886 	bl	800a060 <f_read>
 //printf("%u %u \n", buffer2[0], buffer2[1]);

 header.block_align = buffer2[0] |
 800bf54:	f898 3000 	ldrb.w	r3, [r8]
					(buffer2[1] << 8);
 800bf58:	f898 2001 	ldrb.w	r2, [r8, #1]
 header.block_align = buffer2[0] |
 800bf5c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800bf60:	6273      	str	r3, [r6, #36]	; 0x24
 //printf("(33-34) Block Alignment: %u \n", header.block_align);

 read = f_read(ptr, buffer2, sizeof(buffer2), &numBytesRead);
 800bf62:	f107 0314 	add.w	r3, r7, #20
 800bf66:	2202      	movs	r2, #2
 800bf68:	4641      	mov	r1, r8
 800bf6a:	4628      	mov	r0, r5
 800bf6c:	f7fe f878 	bl	800a060 <f_read>
 //printf("%u %u \n", buffer2[0], buffer2[1]);

 header.bits_per_sample = buffer2[0] |
 800bf70:	f898 3000 	ldrb.w	r3, [r8]
					(buffer2[1] << 8);
 800bf74:	f898 2001 	ldrb.w	r2, [r8, #1]
 header.bits_per_sample = buffer2[0] |
 800bf78:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800bf7c:	62b3      	str	r3, [r6, #40]	; 0x28
 //printf("(35-36) Bits per sample: %u \n", header.bits_per_sample);

 read = f_read(ptr, header.data_chunk_header, sizeof(header.data_chunk_header), &numBytesRead);
 800bf7e:	f107 0314 	add.w	r3, r7, #20
 800bf82:	2204      	movs	r2, #4
 800bf84:	f106 012c 	add.w	r1, r6, #44	; 0x2c
 800bf88:	4628      	mov	r0, r5
 800bf8a:	f7fe f869 	bl	800a060 <f_read>
 //printf("(37-40) Data Marker: %s \n", header.data_chunk_header);

 read = f_read(ptr, buffer4, sizeof(buffer4), &numBytesRead);
 800bf8e:	f107 0314 	add.w	r3, r7, #20
 800bf92:	2204      	movs	r2, #4
 800bf94:	4621      	mov	r1, r4
 800bf96:	4628      	mov	r0, r5
 800bf98:	f7fe f862 	bl	800a060 <f_read>
// printf("%u %u %u %u\n", buffer4[0], buffer4[1], buffer4[2], buffer4[3]);

 header.data_size = buffer4[0] |
 800bf9c:	7823      	ldrb	r3, [r4, #0]
				(buffer4[1] << 8) |
 800bf9e:	7862      	ldrb	r2, [r4, #1]
 header.data_size = buffer4[0] |
 800bfa0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
				(buffer4[2] << 16) |
 800bfa4:	78a2      	ldrb	r2, [r4, #2]
				(buffer4[1] << 8) |
 800bfa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
				(buffer4[3] << 24 );
 800bfaa:	78e2      	ldrb	r2, [r4, #3]
				(buffer4[2] << 16) |
 800bfac:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 header.data_size = buffer4[0] |
 800bfb0:	6333      	str	r3, [r6, #48]	; 0x30
 //printf("(41-44) Size of data chunk: %u \n", header.data_size);


 // calculate no.of samples
 long num_samples = (8 * header.data_size) / (header.channels * header.bits_per_sample);
 800bfb2:	00db      	lsls	r3, r3, #3
 800bfb4:	69b2      	ldr	r2, [r6, #24]
 800bfb6:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 800bfb8:	fb01 f802 	mul.w	r8, r1, r2
 800bfbc:	fbb3 f4f8 	udiv	r4, r3, r8
 //printf("Number of samples:%lu \n", num_samples);

 long size_of_each_sample = (header.channels * header.bits_per_sample) / 8;
 800bfc0:	ea4f 08d8 	mov.w	r8, r8, lsr #3
 //printf("Approx.Duration in h:m:s=%s\n", seconds_to_time(duration_in_seconds));



 // read each sample from data chunk if PCM
 if (header.format_type == 1) { // PCM
 800bfc4:	6973      	ldr	r3, [r6, #20]
 800bfc6:	2b01      	cmp	r3, #1
 800bfc8:	d017      	beq.n	800bffa <readWave+0x1e6>

  // cleanup before quitting
 //free(filename);
 return 0;

}
 800bfca:	2000      	movs	r0, #0
 800bfcc:	371c      	adds	r7, #28
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	ecbd 8b02 	vpop	{d8}
 800bfd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   strcpy(format_name,"PCM");
 800bfd8:	4b52      	ldr	r3, [pc, #328]	; (800c124 <readWave+0x310>)
 800bfda:	60bb      	str	r3, [r7, #8]
 800bfdc:	e77d      	b.n	800beda <readWave+0xc6>
  strcpy(format_name, "A-law");
 800bfde:	4b52      	ldr	r3, [pc, #328]	; (800c128 <readWave+0x314>)
 800bfe0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bfe4:	60b8      	str	r0, [r7, #8]
 800bfe6:	81b9      	strh	r1, [r7, #12]
 800bfe8:	e777      	b.n	800beda <readWave+0xc6>
  strcpy(format_name, "Mu-law");
 800bfea:	4b50      	ldr	r3, [pc, #320]	; (800c12c <readWave+0x318>)
 800bfec:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bff0:	60b8      	str	r0, [r7, #8]
 800bff2:	81b9      	strh	r1, [r7, #12]
 800bff4:	0c09      	lsrs	r1, r1, #16
 800bff6:	73b9      	strb	r1, [r7, #14]
 800bff8:	e76f      	b.n	800beda <readWave+0xc6>
	if (c == 'Y' || c == 'y') {
 800bffa:	46eb      	mov	fp, sp
		char data_buffer[size_of_each_sample];
 800bffc:	f108 0307 	add.w	r3, r8, #7
 800c000:	f023 0307 	bic.w	r3, r3, #7
 800c004:	ebad 0d03 	sub.w	sp, sp, r3
 800c008:	46e9      	mov	r9, sp
		long bytes_in_each_channel = (size_of_each_sample / header.channels);
 800c00a:	fbb8 f6f2 	udiv	r6, r8, r2
		if ((bytes_in_each_channel  * header.channels) != size_of_each_sample) {
 800c00e:	fb06 f202 	mul.w	r2, r6, r2
 800c012:	4590      	cmp	r8, r2
 800c014:	d001      	beq.n	800c01a <readWave+0x206>
 800c016:	46dd      	mov	sp, fp
 800c018:	e7d7      	b.n	800bfca <readWave+0x1b6>
			switch (header.bits_per_sample) {
 800c01a:	3908      	subs	r1, #8
 800c01c:	2918      	cmp	r1, #24
 800c01e:	d80e      	bhi.n	800c03e <readWave+0x22a>
 800c020:	e8df f001 	tbb	[pc, r1]
 800c024:	0d0d0d19 	.word	0x0d0d0d19
 800c028:	0d0d0d0d 	.word	0x0d0d0d0d
 800c02c:	0d0d0d10 	.word	0x0d0d0d10
 800c030:	0d0d0d0d 	.word	0x0d0d0d0d
 800c034:	0d0d0d13 	.word	0x0d0d0d13
 800c038:	0d0d0d0d 	.word	0x0d0d0d0d
 800c03c:	16          	.byte	0x16
 800c03d:	00          	.byte	0x00
			long high_limit = 0l;
 800c03e:	eddf 7a3c 	vldr	s15, [pc, #240]	; 800c130 <readWave+0x31c>
 800c042:	e00a      	b.n	800c05a <readWave+0x246>
					high_limit = 32767;
 800c044:	eddf 7a3b 	vldr	s15, [pc, #236]	; 800c134 <readWave+0x320>
					break;
 800c048:	e007      	b.n	800c05a <readWave+0x246>
					high_limit = 8388607;
 800c04a:	eddf 7a3b 	vldr	s15, [pc, #236]	; 800c138 <readWave+0x324>
					break;
 800c04e:	e004      	b.n	800c05a <readWave+0x246>
					high_limit = 2147483647;
 800c050:	eddf 7a3a 	vldr	s15, [pc, #232]	; 800c13c <readWave+0x328>
					break;
 800c054:	e001      	b.n	800c05a <readWave+0x246>
					high_limit = 127;
 800c056:	eddf 7a3a 	vldr	s15, [pc, #232]	; 800c140 <readWave+0x32c>
			inv_high_limit = 1.0f / high_limit;
 800c05a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c05e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c062:	ee87 8a27 	vdiv.f32	s16, s14, s15
			largeMemory[memoryPointer] = 0;
 800c066:	4b37      	ldr	r3, [pc, #220]	; (800c144 <readWave+0x330>)
 800c068:	681a      	ldr	r2, [r3, #0]
 800c06a:	4b37      	ldr	r3, [pc, #220]	; (800c148 <readWave+0x334>)
 800c06c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800c070:	2200      	movs	r2, #0
 800c072:	601a      	str	r2, [r3, #0]
			for (i =1; i <= num_samples; i++)
 800c074:	f04f 0a01 	mov.w	sl, #1
 800c078:	e06c      	b.n	800c154 <readWave+0x340>
							data_in_channel_32 =	data_buffer[0] |
 800c07a:	f899 3000 	ldrb.w	r3, [r9]
												(data_buffer[1]<<8) |
 800c07e:	f899 1001 	ldrb.w	r1, [r9, #1]
							data_in_channel_32 =	data_buffer[0] |
 800c082:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
												(data_buffer[2]<<16) |
 800c086:	f899 1002 	ldrb.w	r1, [r9, #2]
												(data_buffer[1]<<8) |
 800c08a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
												(data_buffer[3]<<24);
 800c08e:	f899 1003 	ldrb.w	r1, [r9, #3]
							data_in_channel_32 =	data_buffer[0] |
 800c092:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800c096:	ee07 3a90 	vmov	s15, r3
							float_data = ((float)data_in_channel_32) * inv_high_limit;
 800c09a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c09e:	ee67 7a88 	vmul.f32	s15, s15, s16
						largeMemory[memoryPointer] = float_data;
 800c0a2:	4b28      	ldr	r3, [pc, #160]	; (800c144 <readWave+0x330>)
 800c0a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c0a8:	f8df c09c 	ldr.w	ip, [pc, #156]	; 800c148 <readWave+0x334>
 800c0ac:	e9c7 0100 	strd	r0, r1, [r7]
 800c0b0:	eb0c 0c80 	add.w	ip, ip, r0, lsl #2
 800c0b4:	edcc 7a00 	vstr	s15, [ip]
						memoryPointer++;
 800c0b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c0bc:	3001      	adds	r0, #1
 800c0be:	f141 0100 	adc.w	r1, r1, #0
 800c0c2:	e9c3 0100 	strd	r0, r1, [r3]
						if (memoryPointer >= LARGE_MEM_SIZE_IN_FLOAT)
 800c0c6:	2900      	cmp	r1, #0
 800c0c8:	bf08      	it	eq
 800c0ca:	f5b0 0f00 	cmpeq.w	r0, #8388608	; 0x800000
 800c0ce:	d221      	bcs.n	800c114 <readWave+0x300>
					for (xchannels = 0; xchannels < header.channels; xchannels ++ ) {
 800c0d0:	3201      	adds	r2, #1
 800c0d2:	4b13      	ldr	r3, [pc, #76]	; (800c120 <readWave+0x30c>)
 800c0d4:	699b      	ldr	r3, [r3, #24]
 800c0d6:	429a      	cmp	r2, r3
 800c0d8:	d23a      	bcs.n	800c150 <readWave+0x33c>
						if (bytes_in_each_channel == 4) {
 800c0da:	2e04      	cmp	r6, #4
 800c0dc:	d0cd      	beq.n	800c07a <readWave+0x266>
						else if (bytes_in_each_channel == 2) {
 800c0de:	2e02      	cmp	r6, #2
 800c0e0:	d00a      	beq.n	800c0f8 <readWave+0x2e4>
						else if (bytes_in_each_channel == 1) {
 800c0e2:	2e01      	cmp	r6, #1
 800c0e4:	d1dd      	bne.n	800c0a2 <readWave+0x28e>
							data_in_channel_8 = (int8_t)data_buffer[0];
 800c0e6:	f999 3000 	ldrsb.w	r3, [r9]
 800c0ea:	ee07 3a90 	vmov	s15, r3
							float_data = ((float)data_in_channel_8) * inv_high_limit;
 800c0ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c0f2:	ee67 7a88 	vmul.f32	s15, s15, s16
 800c0f6:	e7d4      	b.n	800c0a2 <readWave+0x28e>
							data_in_channel_16 = (int16_t)(data_buffer[0] |
 800c0f8:	f899 3000 	ldrb.w	r3, [r9]
												(data_buffer[1] << 8));
 800c0fc:	f899 1001 	ldrb.w	r1, [r9, #1]
 800c100:	0209      	lsls	r1, r1, #8
							data_in_channel_16 = (int16_t)(data_buffer[0] |
 800c102:	b209      	sxth	r1, r1
 800c104:	430b      	orrs	r3, r1
 800c106:	ee07 3a90 	vmov	s15, r3
							float_data = ((float)data_in_channel_16) * inv_high_limit;
 800c10a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c10e:	ee67 7a88 	vmul.f32	s15, s15, s16
 800c112:	e7c6      	b.n	800c0a2 <readWave+0x28e>
 800c114:	46dd      	mov	sp, fp
 800c116:	e758      	b.n	800bfca <readWave+0x1b6>
 800c118:	200128d4 	.word	0x200128d4
 800c11c:	200128d0 	.word	0x200128d0
 800c120:	200128d8 	.word	0x200128d8
 800c124:	004d4350 	.word	0x004d4350
 800c128:	0800c774 	.word	0x0800c774
 800c12c:	0800c77c 	.word	0x0800c77c
 800c130:	00000000 	.word	0x00000000
 800c134:	00007fff 	.word	0x00007fff
 800c138:	007fffff 	.word	0x007fffff
 800c13c:	7fffffff 	.word	0x7fffffff
 800c140:	0000007f 	.word	0x0000007f
 800c144:	20000558 	.word	0x20000558
 800c148:	60000000 	.word	0x60000000
 800c14c:	00000000 	.word	0x00000000
			for (i =1; i <= num_samples; i++)
 800c150:	f10a 0a01 	add.w	sl, sl, #1
 800c154:	45a2      	cmp	sl, r4
 800c156:	f73f af5e 	bgt.w	800c016 <readWave+0x202>
				read = f_read(ptr, data_buffer, sizeof(data_buffer), (void *)&numBytesRead);
 800c15a:	f107 0314 	add.w	r3, r7, #20
 800c15e:	4642      	mov	r2, r8
 800c160:	4649      	mov	r1, r9
 800c162:	4628      	mov	r0, r5
 800c164:	f7fd ff7c 	bl	800a060 <f_read>
				if (numBytesRead > 0)
 800c168:	697b      	ldr	r3, [r7, #20]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d0f0      	beq.n	800c150 <readWave+0x33c>
					float float_data = 0.0f;
 800c16e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800c14c <readWave+0x338>
					for (xchannels = 0; xchannels < header.channels; xchannels ++ ) {
 800c172:	2200      	movs	r2, #0
 800c174:	e7ad      	b.n	800c0d2 <readWave+0x2be>
 800c176:	bf00      	nop

0800c178 <mpool_create>:

/**
 * create memory pool
 */
void mpool_create (char* memory, size_t size, _tMempool* pool)
{
 800c178:	b410      	push	{r4}
    pool->leaf->header_size = mpool_align(sizeof(mpool_node_t));
 800c17a:	6853      	ldr	r3, [r2, #4]
 800c17c:	2410      	movs	r4, #16
 800c17e:	635c      	str	r4, [r3, #52]	; 0x34
    
    pool->mpool = (char*)memory;
 800c180:	6090      	str	r0, [r2, #8]
    pool->usize  = 0;
 800c182:	2400      	movs	r4, #0
 800c184:	60d4      	str	r4, [r2, #12]
    pool->msize  = size;
 800c186:	6111      	str	r1, [r2, #16]
    
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize - pool->leaf->header_size, pool->leaf->header_size);
 800c188:	6853      	ldr	r3, [r2, #4]
 800c18a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c18c:	1ac9      	subs	r1, r1, r3
}

static inline mpool_node_t* create_node(char* block_location, mpool_node_t* next, mpool_node_t* prev, size_t size, size_t header_size)
{
    mpool_node_t* node = (mpool_node_t*)block_location;
    node->pool = block_location + header_size;
 800c18e:	4403      	add	r3, r0
 800c190:	6003      	str	r3, [r0, #0]
    node->next = next;
 800c192:	6044      	str	r4, [r0, #4]
    node->prev = prev;
 800c194:	6084      	str	r4, [r0, #8]
    node->size = size;
 800c196:	60c1      	str	r1, [r0, #12]
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize - pool->leaf->header_size, pool->leaf->header_size);
 800c198:	6150      	str	r0, [r2, #20]
}
 800c19a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c19e:	4770      	bx	lr

0800c1a0 <leaf_pool_init>:
{
 800c1a0:	b538      	push	{r3, r4, r5, lr}
 800c1a2:	4604      	mov	r4, r0
 800c1a4:	4608      	mov	r0, r1
 800c1a6:	4611      	mov	r1, r2
    mpool_create(memory, size, &leaf->_internal_mempool);
 800c1a8:	f104 051c 	add.w	r5, r4, #28
 800c1ac:	462a      	mov	r2, r5
 800c1ae:	f7ff ffe3 	bl	800c178 <mpool_create>
    leaf->mempool = &leaf->_internal_mempool;
 800c1b2:	61a5      	str	r5, [r4, #24]
}
 800c1b4:	bd38      	pop	{r3, r4, r5, pc}

0800c1b6 <LEAF_defaultErrorCallback>:

void LEAF_defaultErrorCallback(LEAF* const leaf, LEAFErrorType whichone)
{
    // Not sure what this should do if anything
    // Maybe fine as a placeholder
}
 800c1b6:	4770      	bx	lr

0800c1b8 <LEAF_init>:
{
 800c1b8:	b538      	push	{r3, r4, r5, lr}
 800c1ba:	ed2d 8b02 	vpush	{d8}
 800c1be:	4604      	mov	r4, r0
 800c1c0:	eeb0 8a40 	vmov.f32	s16, s0
 800c1c4:	460d      	mov	r5, r1
 800c1c6:	4611      	mov	r1, r2
    leaf->_internal_mempool.leaf = leaf;
 800c1c8:	6200      	str	r0, [r0, #32]
    leaf_pool_init(leaf, memory, memorysize);
 800c1ca:	461a      	mov	r2, r3
 800c1cc:	f7ff ffe8 	bl	800c1a0 <leaf_pool_init>
    leaf->sampleRate = sr;
 800c1d0:	ed84 8a00 	vstr	s16, [r4]
    leaf->blockSize = blocksize;
 800c1d4:	60a5      	str	r5, [r4, #8]
    leaf->invSampleRate = 1.0f/sr;
 800c1d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c1da:	eec7 7a08 	vdiv.f32	s15, s14, s16
 800c1de:	edc4 7a01 	vstr	s15, [r4, #4]
    leaf->twoPiTimesInvSampleRate = leaf->invSampleRate * TWO_PI;
 800c1e2:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800c214 <LEAF_init+0x5c>
 800c1e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c1ea:	edc4 7a03 	vstr	s15, [r4, #12]
    leaf->random = random;
 800c1ee:	9b06      	ldr	r3, [sp, #24]
 800c1f0:	6123      	str	r3, [r4, #16]
    leaf->clearOnAllocation = 0;
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	6163      	str	r3, [r4, #20]
    leaf->errorCallback = &LEAF_defaultErrorCallback;
 800c1f6:	4a08      	ldr	r2, [pc, #32]	; (800c218 <LEAF_init+0x60>)
 800c1f8:	63a2      	str	r2, [r4, #56]	; 0x38
    for (int i = 0; i < LEAFErrorNil; ++i)
 800c1fa:	e006      	b.n	800c20a <LEAF_init+0x52>
        leaf->errorState[i] = 0;
 800c1fc:	f103 020e 	add.w	r2, r3, #14
 800c200:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c204:	2100      	movs	r1, #0
 800c206:	6051      	str	r1, [r2, #4]
    for (int i = 0; i < LEAFErrorNil; ++i)
 800c208:	3301      	adds	r3, #1
 800c20a:	2b02      	cmp	r3, #2
 800c20c:	ddf6      	ble.n	800c1fc <LEAF_init+0x44>
}
 800c20e:	ecbd 8b02 	vpop	{d8}
 800c212:	bd38      	pop	{r3, r4, r5, pc}
 800c214:	40c90fdb 	.word	0x40c90fdb
 800c218:	0800c1b7 	.word	0x0800c1b7

0800c21c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack      /* set stack pointer */
 800c21c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800c254 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800c220:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800c222:	e003      	b.n	800c22c <LoopCopyDataInit>

0800c224 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800c224:	4b0c      	ldr	r3, [pc, #48]	; (800c258 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800c226:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800c228:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800c22a:	3104      	adds	r1, #4

0800c22c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800c22c:	480b      	ldr	r0, [pc, #44]	; (800c25c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800c22e:	4b0c      	ldr	r3, [pc, #48]	; (800c260 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800c230:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800c232:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800c234:	d3f6      	bcc.n	800c224 <CopyDataInit>
  ldr  r2, =_sbss
 800c236:	4a0b      	ldr	r2, [pc, #44]	; (800c264 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800c238:	e002      	b.n	800c240 <LoopFillZerobss>

0800c23a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800c23a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800c23c:	f842 3b04 	str.w	r3, [r2], #4

0800c240 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800c240:	4b09      	ldr	r3, [pc, #36]	; (800c268 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800c242:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800c244:	d3f9      	bcc.n	800c23a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800c246:	f7ff fc3f 	bl	800bac8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c24a:	f000 f811 	bl	800c270 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800c24e:	f7ff f943 	bl	800b4d8 <main>
  bx  lr    
 800c252:	4770      	bx	lr
   ldr   sp, =_estack      /* set stack pointer */
 800c254:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800c258:	0800c794 	.word	0x0800c794
  ldr  r0, =_sdata
 800c25c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800c260:	20000098 	.word	0x20000098
  ldr  r2, =_sbss
 800c264:	20000098 	.word	0x20000098
  ldr  r3, = _ebss
 800c268:	2001290c 	.word	0x2001290c

0800c26c <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800c26c:	e7fe      	b.n	800c26c <ADC3_IRQHandler>
	...

0800c270 <__libc_init_array>:
 800c270:	b570      	push	{r4, r5, r6, lr}
 800c272:	4e0d      	ldr	r6, [pc, #52]	; (800c2a8 <__libc_init_array+0x38>)
 800c274:	4c0d      	ldr	r4, [pc, #52]	; (800c2ac <__libc_init_array+0x3c>)
 800c276:	1ba4      	subs	r4, r4, r6
 800c278:	10a4      	asrs	r4, r4, #2
 800c27a:	2500      	movs	r5, #0
 800c27c:	42a5      	cmp	r5, r4
 800c27e:	d109      	bne.n	800c294 <__libc_init_array+0x24>
 800c280:	4e0b      	ldr	r6, [pc, #44]	; (800c2b0 <__libc_init_array+0x40>)
 800c282:	4c0c      	ldr	r4, [pc, #48]	; (800c2b4 <__libc_init_array+0x44>)
 800c284:	f000 f820 	bl	800c2c8 <_init>
 800c288:	1ba4      	subs	r4, r4, r6
 800c28a:	10a4      	asrs	r4, r4, #2
 800c28c:	2500      	movs	r5, #0
 800c28e:	42a5      	cmp	r5, r4
 800c290:	d105      	bne.n	800c29e <__libc_init_array+0x2e>
 800c292:	bd70      	pop	{r4, r5, r6, pc}
 800c294:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c298:	4798      	blx	r3
 800c29a:	3501      	adds	r5, #1
 800c29c:	e7ee      	b.n	800c27c <__libc_init_array+0xc>
 800c29e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c2a2:	4798      	blx	r3
 800c2a4:	3501      	adds	r5, #1
 800c2a6:	e7f2      	b.n	800c28e <__libc_init_array+0x1e>
 800c2a8:	0800c78c 	.word	0x0800c78c
 800c2ac:	0800c78c 	.word	0x0800c78c
 800c2b0:	0800c78c 	.word	0x0800c78c
 800c2b4:	0800c790 	.word	0x0800c790

0800c2b8 <memset>:
 800c2b8:	4402      	add	r2, r0
 800c2ba:	4603      	mov	r3, r0
 800c2bc:	4293      	cmp	r3, r2
 800c2be:	d100      	bne.n	800c2c2 <memset+0xa>
 800c2c0:	4770      	bx	lr
 800c2c2:	f803 1b01 	strb.w	r1, [r3], #1
 800c2c6:	e7f9      	b.n	800c2bc <memset+0x4>

0800c2c8 <_init>:
 800c2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2ca:	bf00      	nop
 800c2cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2ce:	bc08      	pop	{r3}
 800c2d0:	469e      	mov	lr, r3
 800c2d2:	4770      	bx	lr

0800c2d4 <_fini>:
 800c2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2d6:	bf00      	nop
 800c2d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2da:	bc08      	pop	{r3}
 800c2dc:	469e      	mov	lr, r3
 800c2de:	4770      	bx	lr
