$date
	Tue Dec  3 01:24:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module state_machine_mealy_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var parameter 2 % DETECT $end
$var parameter 2 & IDLE $end
$var parameter 2 ' ONE $end
$var parameter 2 ( SEQ $end
$var reg 2 ) next_state [1:0] $end
$var reg 1 ! out $end
$var reg 2 * state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b1 '
b0 &
b10 %
$end
#0
$dumpvars
b0 *
b0 )
1$
0#
0"
0!
$end
#5000
1"
#10000
0"
0$
#15000
1"
#20000
b1 )
0"
1#
#25000
b10 )
b1 *
1"
#30000
0"
#35000
1!
b1 )
b10 *
1"
#40000
b0 )
0"
0#
#45000
0!
b0 *
1"
#50000
b1 )
0"
1#
#55000
b10 )
b1 *
1"
#60000
0"
#65000
1!
b1 )
b10 *
1"
#70000
b0 )
0"
0#
#75000
0!
b0 *
1"
#80000
0"
#85000
1"
#90000
b1 )
0"
1#
#95000
b10 )
b1 *
1"
#100000
0"
#105000
1!
b1 )
b10 *
1"
#110000
b0 )
0"
0#
#115000
0!
b0 *
1"
#120000
0"
#125000
1"
#130000
0"
