// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module layer6 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        corr5_out_V_valid_V_dout,
        corr5_out_V_valid_V_empty_n,
        corr5_out_V_valid_V_read,
        corr5_out_V_data_V_dout,
        corr5_out_V_data_V_empty_n,
        corr5_out_V_data_V_read,
        corr5_out_V_keep_V_dout,
        corr5_out_V_keep_V_empty_n,
        corr5_out_V_keep_V_read,
        corr5_out_V_user_V_dout,
        corr5_out_V_user_V_empty_n,
        corr5_out_V_user_V_read,
        corr5_out_V_last_V_dout,
        corr5_out_V_last_V_empty_n,
        corr5_out_V_last_V_read,
        corr5_out_V_id_V_dout,
        corr5_out_V_id_V_empty_n,
        corr5_out_V_id_V_read,
        corr5_out_V_dest_V_dout,
        corr5_out_V_dest_V_empty_n,
        corr5_out_V_dest_V_read,
        corr6_out_V_valid_V_din,
        corr6_out_V_valid_V_full_n,
        corr6_out_V_valid_V_write,
        corr6_out_V_data_V_din,
        corr6_out_V_data_V_full_n,
        corr6_out_V_data_V_write,
        corr6_out_V_keep_V_din,
        corr6_out_V_keep_V_full_n,
        corr6_out_V_keep_V_write,
        corr6_out_V_user_V_din,
        corr6_out_V_user_V_full_n,
        corr6_out_V_user_V_write,
        corr6_out_V_last_V_din,
        corr6_out_V_last_V_full_n,
        corr6_out_V_last_V_write,
        corr6_out_V_id_V_din,
        corr6_out_V_id_V_full_n,
        corr6_out_V_id_V_write,
        corr6_out_V_dest_V_din,
        corr6_out_V_dest_V_full_n,
        corr6_out_V_dest_V_write
);

parameter    ap_ST_fsm_state1 = 56'd1;
parameter    ap_ST_fsm_state2 = 56'd2;
parameter    ap_ST_fsm_state3 = 56'd4;
parameter    ap_ST_fsm_state4 = 56'd8;
parameter    ap_ST_fsm_state5 = 56'd16;
parameter    ap_ST_fsm_state6 = 56'd32;
parameter    ap_ST_fsm_state7 = 56'd64;
parameter    ap_ST_fsm_state8 = 56'd128;
parameter    ap_ST_fsm_state9 = 56'd256;
parameter    ap_ST_fsm_state10 = 56'd512;
parameter    ap_ST_fsm_state11 = 56'd1024;
parameter    ap_ST_fsm_state12 = 56'd2048;
parameter    ap_ST_fsm_state13 = 56'd4096;
parameter    ap_ST_fsm_state14 = 56'd8192;
parameter    ap_ST_fsm_state15 = 56'd16384;
parameter    ap_ST_fsm_state16 = 56'd32768;
parameter    ap_ST_fsm_state17 = 56'd65536;
parameter    ap_ST_fsm_state18 = 56'd131072;
parameter    ap_ST_fsm_state19 = 56'd262144;
parameter    ap_ST_fsm_state20 = 56'd524288;
parameter    ap_ST_fsm_state21 = 56'd1048576;
parameter    ap_ST_fsm_state22 = 56'd2097152;
parameter    ap_ST_fsm_state23 = 56'd4194304;
parameter    ap_ST_fsm_state24 = 56'd8388608;
parameter    ap_ST_fsm_state25 = 56'd16777216;
parameter    ap_ST_fsm_state26 = 56'd33554432;
parameter    ap_ST_fsm_state27 = 56'd67108864;
parameter    ap_ST_fsm_state28 = 56'd134217728;
parameter    ap_ST_fsm_state29 = 56'd268435456;
parameter    ap_ST_fsm_state30 = 56'd536870912;
parameter    ap_ST_fsm_state31 = 56'd1073741824;
parameter    ap_ST_fsm_state32 = 56'd2147483648;
parameter    ap_ST_fsm_state33 = 56'd4294967296;
parameter    ap_ST_fsm_state34 = 56'd8589934592;
parameter    ap_ST_fsm_state35 = 56'd17179869184;
parameter    ap_ST_fsm_state36 = 56'd34359738368;
parameter    ap_ST_fsm_state37 = 56'd68719476736;
parameter    ap_ST_fsm_state38 = 56'd137438953472;
parameter    ap_ST_fsm_state39 = 56'd274877906944;
parameter    ap_ST_fsm_state40 = 56'd549755813888;
parameter    ap_ST_fsm_state41 = 56'd1099511627776;
parameter    ap_ST_fsm_state42 = 56'd2199023255552;
parameter    ap_ST_fsm_state43 = 56'd4398046511104;
parameter    ap_ST_fsm_state44 = 56'd8796093022208;
parameter    ap_ST_fsm_state45 = 56'd17592186044416;
parameter    ap_ST_fsm_state46 = 56'd35184372088832;
parameter    ap_ST_fsm_state47 = 56'd70368744177664;
parameter    ap_ST_fsm_state48 = 56'd140737488355328;
parameter    ap_ST_fsm_state49 = 56'd281474976710656;
parameter    ap_ST_fsm_state50 = 56'd562949953421312;
parameter    ap_ST_fsm_state51 = 56'd1125899906842624;
parameter    ap_ST_fsm_state52 = 56'd2251799813685248;
parameter    ap_ST_fsm_state53 = 56'd4503599627370496;
parameter    ap_ST_fsm_state54 = 56'd9007199254740992;
parameter    ap_ST_fsm_state55 = 56'd18014398509481984;
parameter    ap_ST_fsm_state56 = 56'd36028797018963968;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [0:0] corr5_out_V_valid_V_dout;
input   corr5_out_V_valid_V_empty_n;
output   corr5_out_V_valid_V_read;
input  [11:0] corr5_out_V_data_V_dout;
input   corr5_out_V_data_V_empty_n;
output   corr5_out_V_data_V_read;
input  [3:0] corr5_out_V_keep_V_dout;
input   corr5_out_V_keep_V_empty_n;
output   corr5_out_V_keep_V_read;
input  [0:0] corr5_out_V_user_V_dout;
input   corr5_out_V_user_V_empty_n;
output   corr5_out_V_user_V_read;
input  [0:0] corr5_out_V_last_V_dout;
input   corr5_out_V_last_V_empty_n;
output   corr5_out_V_last_V_read;
input  [0:0] corr5_out_V_id_V_dout;
input   corr5_out_V_id_V_empty_n;
output   corr5_out_V_id_V_read;
input  [0:0] corr5_out_V_dest_V_dout;
input   corr5_out_V_dest_V_empty_n;
output   corr5_out_V_dest_V_read;
output  [0:0] corr6_out_V_valid_V_din;
input   corr6_out_V_valid_V_full_n;
output   corr6_out_V_valid_V_write;
output  [11:0] corr6_out_V_data_V_din;
input   corr6_out_V_data_V_full_n;
output   corr6_out_V_data_V_write;
output  [3:0] corr6_out_V_keep_V_din;
input   corr6_out_V_keep_V_full_n;
output   corr6_out_V_keep_V_write;
output  [0:0] corr6_out_V_user_V_din;
input   corr6_out_V_user_V_full_n;
output   corr6_out_V_user_V_write;
output  [0:0] corr6_out_V_last_V_din;
input   corr6_out_V_last_V_full_n;
output   corr6_out_V_last_V_write;
output  [0:0] corr6_out_V_id_V_din;
input   corr6_out_V_id_V_full_n;
output   corr6_out_V_id_V_write;
output  [0:0] corr6_out_V_dest_V_din;
input   corr6_out_V_dest_V_full_n;
output   corr6_out_V_dest_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg corr5_out_V_valid_V_read;
reg corr5_out_V_data_V_read;
reg corr5_out_V_keep_V_read;
reg corr5_out_V_user_V_read;
reg corr5_out_V_last_V_read;
reg corr5_out_V_id_V_read;
reg corr5_out_V_dest_V_read;
reg corr6_out_V_valid_V_write;
reg corr6_out_V_data_V_write;
reg corr6_out_V_keep_V_write;
reg corr6_out_V_user_V_write;
reg corr6_out_V_last_V_write;
reg corr6_out_V_id_V_write;
reg corr6_out_V_dest_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [55:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [3:0] biases_layer6_V_address0;
reg    biases_layer6_V_ce0;
wire   [2:0] biases_layer6_V_q0;
wire   [10:0] weights_layer6_V_address0;
reg    weights_layer6_V_ce0;
wire   [4:0] weights_layer6_V_q0;
reg    corr5_out_V_valid_V_blk_n;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln844_fu_2934_p2;
wire    ap_CS_fsm_state33;
wire   [0:0] icmp_ln863_fu_3068_p2;
reg    corr5_out_V_data_V_blk_n;
reg    corr5_out_V_keep_V_blk_n;
reg    corr5_out_V_user_V_blk_n;
reg    corr5_out_V_last_V_blk_n;
reg    corr5_out_V_id_V_blk_n;
reg    corr5_out_V_dest_V_blk_n;
reg    corr6_out_V_valid_V_blk_n;
wire    ap_CS_fsm_state56;
reg    corr6_out_V_data_V_blk_n;
reg    corr6_out_V_keep_V_blk_n;
reg    corr6_out_V_user_V_blk_n;
reg    corr6_out_V_last_V_blk_n;
reg    corr6_out_V_id_V_blk_n;
reg    corr6_out_V_dest_V_blk_n;
wire   [0:0] icmp_ln807_fu_2346_p2;
wire    ap_CS_fsm_state2;
wire   [6:0] row_idx_fu_2352_p2;
reg   [6:0] row_idx_reg_3801;
wire   [6:0] add_ln819_fu_2364_p2;
wire    ap_CS_fsm_state3;
wire   [6:0] add_ln819_1_fu_2381_p2;
wire    ap_CS_fsm_state5;
wire   [6:0] add_ln819_2_fu_2398_p2;
wire    ap_CS_fsm_state7;
wire   [6:0] add_ln819_3_fu_2415_p2;
wire    ap_CS_fsm_state9;
wire   [6:0] add_ln819_4_fu_2432_p2;
wire    ap_CS_fsm_state11;
wire   [6:0] add_ln819_5_fu_2449_p2;
wire    ap_CS_fsm_state13;
wire   [6:0] add_ln819_6_fu_2466_p2;
wire    ap_CS_fsm_state15;
wire   [6:0] add_ln819_7_fu_2483_p2;
wire    ap_CS_fsm_state17;
wire   [6:0] add_ln819_8_fu_2500_p2;
wire    ap_CS_fsm_state19;
wire   [6:0] add_ln819_9_fu_2517_p2;
wire    ap_CS_fsm_state21;
wire   [6:0] add_ln819_10_fu_2534_p2;
wire    ap_CS_fsm_state23;
wire   [6:0] add_ln819_11_fu_2551_p2;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln828_fu_2562_p2;
reg   [0:0] icmp_ln828_reg_3902;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln841_fu_2568_p2;
reg   [0:0] icmp_ln841_reg_3906;
wire   [0:0] icmp_ln860_fu_2574_p2;
reg   [0:0] icmp_ln860_reg_3910;
wire   [0:0] and_ln879_fu_2586_p2;
reg   [0:0] and_ln879_reg_3914;
wire  signed [12:0] sext_ln321_fu_2622_p1;
reg  signed [12:0] sext_ln321_reg_3918;
wire   [0:0] or_ln860_fu_2626_p2;
reg   [0:0] or_ln860_reg_3924;
wire   [3:0] current_input_channe_4_fu_2638_p2;
reg   [3:0] current_input_channe_4_reg_3931;
wire    ap_CS_fsm_state27;
wire   [7:0] zext_ln830_fu_2644_p1;
reg   [7:0] zext_ln830_reg_3936;
wire   [0:0] icmp_ln825_fu_2632_p2;
wire   [0:0] grp_fu_2268_p2;
reg   [0:0] icmp_ln896_reg_3942;
wire   [1:0] filter_line_fu_2654_p2;
reg   [1:0] filter_line_reg_3949;
wire    ap_CS_fsm_state28;
wire   [12:0] add_ln321_29_fu_2723_p2;
reg   [12:0] add_ln321_29_reg_3954;
wire   [0:0] icmp_ln830_fu_2648_p2;
wire   [12:0] add_ln321_31_fu_2792_p2;
reg   [12:0] add_ln321_31_reg_3959;
wire   [12:0] add_ln321_33_fu_2819_p2;
reg   [12:0] add_ln321_33_reg_3964;
reg   [11:0] img_channel_valid_V_25_reg_3969;
reg   [11:0] img_channel_valid_V_26_reg_3974;
reg   [11:0] img_channel_valid_V_27_reg_3979;
reg   [11:0] img_channel_valid_V_28_reg_3984;
reg   [11:0] img_channel_data_V_a_18_reg_3989;
reg   [11:0] img_channel_data_V_a_19_reg_3994;
reg   [11:0] img_channel_data_V_a_20_reg_3999;
reg   [11:0] img_channel_data_V_a_21_reg_4004;
reg   [11:0] img_channel_keep_V_a_19_reg_4009;
reg   [11:0] img_channel_keep_V_a_20_reg_4014;
reg   [11:0] img_channel_keep_V_a_21_reg_4019;
reg   [11:0] img_channel_keep_V_a_22_reg_4024;
reg   [11:0] img_channel_user_V_a_17_reg_4029;
reg   [11:0] img_channel_user_V_a_18_reg_4034;
reg   [11:0] img_channel_user_V_a_19_reg_4039;
reg   [11:0] img_channel_user_V_a_20_reg_4044;
reg   [11:0] img_channel_last_V_a_19_reg_4049;
reg   [11:0] img_channel_last_V_a_20_reg_4054;
reg   [11:0] img_channel_last_V_a_21_reg_4059;
reg   [11:0] img_channel_last_V_a_22_reg_4064;
reg   [11:0] img_channel_id_V_add_19_reg_4069;
reg   [11:0] img_channel_id_V_add_20_reg_4074;
reg   [11:0] img_channel_id_V_add_21_reg_4079;
reg   [11:0] img_channel_id_V_add_22_reg_4084;
reg   [11:0] img_channel_dest_V_a_19_reg_4089;
reg   [11:0] img_channel_dest_V_a_20_reg_4094;
reg   [11:0] img_channel_dest_V_a_21_reg_4099;
reg   [11:0] img_channel_dest_V_a_22_reg_4104;
wire   [6:0] index_input_element_fu_2893_p2;
reg   [6:0] index_input_element_reg_4112;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln832_fu_2887_p2;
wire   [12:0] add_ln321_37_fu_2919_p2;
reg   [12:0] add_ln321_37_reg_4122;
wire   [6:0] index_input_element_8_fu_2960_p2;
wire    io_acc_block_signal_op454;
reg    ap_block_state31;
wire   [11:0] add_ln321_41_fu_3000_p2;
reg   [11:0] add_ln321_41_reg_4165;
wire    ap_CS_fsm_state32;
reg   [11:0] img_channel_valid_V_32_reg_4170;
reg   [11:0] img_channel_valid_V_33_reg_4175;
reg   [11:0] img_channel_valid_V_34_reg_4180;
reg   [11:0] img_channel_valid_V_35_reg_4185;
reg   [11:0] img_channel_data_V_a_23_reg_4190;
reg   [11:0] img_channel_data_V_a_24_reg_4195;
reg   [11:0] img_channel_data_V_a_25_reg_4200;
reg   [11:0] img_channel_data_V_a_26_reg_4205;
reg   [11:0] img_channel_keep_V_a_24_reg_4210;
reg   [11:0] img_channel_keep_V_a_25_reg_4215;
reg   [11:0] img_channel_keep_V_a_26_reg_4220;
reg   [11:0] img_channel_keep_V_a_27_reg_4225;
reg   [11:0] img_channel_user_V_a_22_reg_4230;
reg   [11:0] img_channel_user_V_a_23_reg_4235;
reg   [11:0] img_channel_user_V_a_24_reg_4240;
reg   [11:0] img_channel_user_V_a_25_reg_4245;
reg   [11:0] img_channel_last_V_a_24_reg_4250;
reg   [11:0] img_channel_last_V_a_25_reg_4255;
reg   [11:0] img_channel_last_V_a_26_reg_4260;
reg   [11:0] img_channel_last_V_a_27_reg_4265;
reg   [11:0] img_channel_id_V_add_24_reg_4270;
reg   [11:0] img_channel_id_V_add_25_reg_4275;
reg   [11:0] img_channel_id_V_add_26_reg_4280;
reg   [11:0] img_channel_id_V_add_27_reg_4285;
reg   [11:0] img_channel_dest_V_a_24_reg_4290;
reg   [11:0] img_channel_dest_V_a_25_reg_4295;
reg   [11:0] img_channel_dest_V_a_26_reg_4300;
reg   [11:0] img_channel_dest_V_a_27_reg_4305;
wire   [6:0] index_input_element_11_fu_3094_p2;
wire    io_acc_block_signal_op572;
reg    ap_block_state33;
wire   [10:0] add_ln321_46_fu_3128_p2;
reg   [10:0] add_ln321_46_reg_4318;
wire    ap_CS_fsm_state34;
wire   [12:0] add_ln321_48_fu_3151_p2;
reg   [12:0] add_ln321_48_reg_4323;
wire   [6:0] index_input_element_13_fu_3163_p2;
reg   [6:0] index_input_element_13_reg_4331;
wire    ap_CS_fsm_state35;
wire   [0:0] icmp_ln881_fu_3157_p2;
wire   [12:0] add_ln321_50_fu_3193_p2;
reg   [12:0] add_ln321_50_reg_4341;
wire   [10:0] add_ln321_52_fu_3232_p2;
reg   [10:0] add_ln321_52_reg_4376;
wire   [11:0] add_ln321_53_fu_3238_p2;
reg   [11:0] add_ln321_53_reg_4381;
wire   [6:0] index_input_element_14_fu_3260_p2;
reg   [6:0] index_input_element_14_reg_4389;
wire    ap_CS_fsm_state37;
wire   [0:0] icmp_ln889_fu_3254_p2;
wire   [11:0] add_ln321_55_fu_3290_p2;
reg   [11:0] add_ln321_55_reg_4399;
wire   [3:0] current_filter_fu_3311_p2;
reg   [3:0] current_filter_reg_4437;
wire    ap_CS_fsm_state39;
wire   [63:0] zext_ln904_fu_3317_p1;
reg   [63:0] zext_ln904_reg_4442;
wire   [0:0] icmp_ln898_fu_3305_p2;
wire   [11:0] zext_ln900_fu_3321_p1;
reg   [11:0] zext_ln900_reg_4447;
wire   [3:0] current_input_channe_5_fu_3331_p2;
reg   [3:0] current_input_channe_5_reg_4455;
wire    ap_CS_fsm_state40;
wire   [7:0] zext_ln203_fu_3337_p1;
reg   [7:0] zext_ln203_reg_4460;
wire   [0:0] icmp_ln900_fu_3325_p2;
wire   [7:0] add_ln203_15_fu_3353_p2;
reg   [7:0] add_ln203_15_reg_4465;
wire   [3:0] subfilter_element_fu_3365_p2;
reg   [3:0] subfilter_element_reg_4478;
wire    ap_CS_fsm_state41;
wire   [11:0] add_ln203_17_fu_3406_p2;
reg   [11:0] add_ln203_17_reg_4483;
wire   [0:0] icmp_ln902_fu_3359_p2;
wire    ap_CS_fsm_state42;
wire   [1:0] input_line_fu_3431_p2;
reg   [1:0] input_line_reg_4496;
wire    ap_CS_fsm_state44;
wire   [12:0] add_ln203_19_fu_3504_p2;
reg   [12:0] add_ln203_19_reg_4501;
wire   [0:0] icmp_ln906_fu_3425_p2;
wire   [8:0] add_ln203_20_fu_3522_p2;
reg   [8:0] add_ln203_20_reg_4506;
wire   [6:0] index_input_element_10_fu_3534_p2;
reg   [6:0] index_input_element_10_reg_4514;
wire    ap_CS_fsm_state45;
wire   [0:0] icmp_ln908_fu_3528_p2;
wire   [8:0] add_ln203_22_fu_3558_p2;
reg   [8:0] add_ln203_22_reg_4524;
wire   [6:0] index_input_element_12_fu_3573_p2;
reg   [6:0] index_input_element_12_reg_4532;
wire    ap_CS_fsm_state48;
reg   [5:0] out_layer_0_data_V_9_reg_4537;
wire   [0:0] icmp_ln914_fu_3567_p2;
reg   [5:0] out_layer_1_data_V_9_reg_4542;
reg   [5:0] out_layer_2_data_V_5_reg_4547;
reg   [5:0] out_layer_3_data_V_5_reg_4552;
reg   [5:0] out_layer_4_data_V_5_reg_4557;
reg   [5:0] out_layer_5_data_V_5_reg_4562;
reg   [5:0] out_layer_6_data_V_1_reg_4567;
reg   [5:0] out_layer_7_data_V_1_reg_4572;
reg   [5:0] out_layer_8_data_V_1_reg_4577;
reg   [5:0] out_layer_9_data_V_1_reg_4582;
reg   [5:0] out_layer_10_data_V_2_reg_4587;
reg   [5:0] out_layer_11_data_V_2_reg_4592;
wire   [11:0] add_ln703_fu_3596_p2;
reg   [11:0] add_ln703_reg_4602;
wire    ap_CS_fsm_state49;
wire  signed [11:0] sext_ln1265_fu_3602_p1;
reg  signed [11:0] sext_ln1265_reg_4618;
wire    ap_CS_fsm_state51;
wire  signed [10:0] sext_ln703_fu_3606_p1;
reg  signed [10:0] sext_ln703_reg_4623;
wire   [6:0] index_input_element_9_fu_3616_p2;
reg   [6:0] index_input_element_9_reg_4631;
wire    ap_CS_fsm_state52;
wire   [63:0] zext_ln921_fu_3622_p1;
reg   [63:0] zext_ln921_reg_4637;
wire   [0:0] icmp_ln919_fu_3610_p2;
reg   [5:0] out_layer_0_data_V_11_reg_4653;
reg   [5:0] out_layer_1_data_V_11_reg_4658;
reg   [5:0] out_layer_2_data_V_7_reg_4663;
reg   [5:0] out_layer_3_data_V_7_reg_4668;
reg   [5:0] out_layer_4_data_V_7_reg_4673;
reg   [5:0] out_layer_5_data_V_7_reg_4678;
reg   [5:0] out_layer_6_data_V_3_reg_4683;
reg   [5:0] out_layer_7_data_V_3_reg_4688;
reg   [5:0] out_layer_8_data_V_3_reg_4693;
reg   [5:0] out_layer_9_data_V_3_reg_4698;
reg   [5:0] out_layer_10_data_V_4_reg_4703;
reg   [5:0] out_layer_11_data_V_4_reg_4708;
wire   [10:0] add_ln203_fu_3647_p2;
reg   [10:0] add_ln203_reg_4713;
wire    ap_CS_fsm_state53;
wire   [0:0] icmp_ln1494_fu_3652_p2;
reg   [0:0] icmp_ln1494_reg_4718;
wire   [11:0] select_ln7_fu_3666_p3;
reg   [11:0] select_ln7_reg_4723;
reg   [11:0] tmp_data_V_reg_4729;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
reg   [3:0] subfilter_layer_V_address0;
reg    subfilter_layer_V_ce0;
reg    subfilter_layer_V_we0;
wire   [11:0] subfilter_layer_V_d0;
wire   [11:0] subfilter_layer_V_q0;
reg   [5:0] correlate_img_address0;
reg    correlate_img_ce0;
reg    correlate_img_we0;
wire   [11:0] correlate_img_q0;
reg   [11:0] img_channel_valid_V_address0;
reg    img_channel_valid_V_ce0;
reg    img_channel_valid_V_we0;
reg   [0:0] img_channel_valid_V_d0;
wire   [0:0] img_channel_valid_V_q0;
reg   [11:0] img_channel_valid_V_address1;
reg    img_channel_valid_V_ce1;
reg    img_channel_valid_V_we1;
reg   [0:0] img_channel_valid_V_d1;
wire   [0:0] img_channel_valid_V_q1;
reg   [11:0] img_channel_data_V_address0;
reg    img_channel_data_V_ce0;
reg    img_channel_data_V_we0;
reg   [11:0] img_channel_data_V_d0;
wire   [11:0] img_channel_data_V_q0;
reg   [11:0] img_channel_data_V_address1;
reg    img_channel_data_V_ce1;
reg    img_channel_data_V_we1;
reg   [11:0] img_channel_data_V_d1;
wire   [11:0] img_channel_data_V_q1;
reg   [11:0] img_channel_keep_V_address0;
reg    img_channel_keep_V_ce0;
reg    img_channel_keep_V_we0;
reg   [3:0] img_channel_keep_V_d0;
wire   [3:0] img_channel_keep_V_q0;
reg   [11:0] img_channel_keep_V_address1;
reg    img_channel_keep_V_ce1;
reg    img_channel_keep_V_we1;
reg   [3:0] img_channel_keep_V_d1;
wire   [3:0] img_channel_keep_V_q1;
reg   [11:0] img_channel_user_V_address0;
reg    img_channel_user_V_ce0;
reg    img_channel_user_V_we0;
reg   [0:0] img_channel_user_V_d0;
wire   [0:0] img_channel_user_V_q0;
reg   [11:0] img_channel_user_V_address1;
reg    img_channel_user_V_ce1;
reg    img_channel_user_V_we1;
reg   [0:0] img_channel_user_V_d1;
wire   [0:0] img_channel_user_V_q1;
reg   [11:0] img_channel_last_V_address0;
reg    img_channel_last_V_ce0;
reg    img_channel_last_V_we0;
reg   [0:0] img_channel_last_V_d0;
wire   [0:0] img_channel_last_V_q0;
reg   [11:0] img_channel_last_V_address1;
reg    img_channel_last_V_ce1;
reg    img_channel_last_V_we1;
reg   [0:0] img_channel_last_V_d1;
wire   [0:0] img_channel_last_V_q1;
reg   [11:0] img_channel_id_V_address0;
reg    img_channel_id_V_ce0;
reg    img_channel_id_V_we0;
reg   [0:0] img_channel_id_V_d0;
wire   [0:0] img_channel_id_V_q0;
reg   [11:0] img_channel_id_V_address1;
reg    img_channel_id_V_ce1;
reg    img_channel_id_V_we1;
reg   [0:0] img_channel_id_V_d1;
wire   [0:0] img_channel_id_V_q1;
reg   [11:0] img_channel_dest_V_address0;
reg    img_channel_dest_V_ce0;
reg    img_channel_dest_V_we0;
reg   [0:0] img_channel_dest_V_d0;
wire   [0:0] img_channel_dest_V_q0;
reg   [11:0] img_channel_dest_V_address1;
reg    img_channel_dest_V_ce1;
reg    img_channel_dest_V_we1;
reg   [0:0] img_channel_dest_V_d1;
wire   [0:0] img_channel_dest_V_q1;
reg   [12:0] channel_from_prev_ou_address0;
reg    channel_from_prev_ou_ce0;
reg    channel_from_prev_ou_we0;
wire   [11:0] channel_from_prev_ou_q0;
wire   [5:0] out_layer_0_valid_V_address0;
reg    out_layer_0_valid_V_ce0;
wire   [0:0] out_layer_0_valid_V_q0;
wire   [5:0] out_layer_1_valid_V_address0;
reg    out_layer_1_valid_V_ce0;
wire   [0:0] out_layer_1_valid_V_q0;
wire   [5:0] out_layer_2_valid_V_address0;
reg    out_layer_2_valid_V_ce0;
wire   [0:0] out_layer_2_valid_V_q0;
wire   [5:0] out_layer_3_valid_V_address0;
reg    out_layer_3_valid_V_ce0;
wire   [0:0] out_layer_3_valid_V_q0;
wire   [5:0] out_layer_4_valid_V_address0;
reg    out_layer_4_valid_V_ce0;
wire   [0:0] out_layer_4_valid_V_q0;
wire   [5:0] out_layer_5_valid_V_address0;
reg    out_layer_5_valid_V_ce0;
wire   [0:0] out_layer_5_valid_V_q0;
wire   [5:0] out_layer_6_valid_V_address0;
reg    out_layer_6_valid_V_ce0;
wire   [0:0] out_layer_6_valid_V_q0;
wire   [5:0] out_layer_7_valid_V_address0;
reg    out_layer_7_valid_V_ce0;
wire   [0:0] out_layer_7_valid_V_q0;
wire   [5:0] out_layer_8_valid_V_address0;
reg    out_layer_8_valid_V_ce0;
wire   [0:0] out_layer_8_valid_V_q0;
wire   [5:0] out_layer_9_valid_V_address0;
reg    out_layer_9_valid_V_ce0;
wire   [0:0] out_layer_9_valid_V_q0;
wire   [5:0] out_layer_10_valid_s_address0;
reg    out_layer_10_valid_s_ce0;
wire   [0:0] out_layer_10_valid_s_q0;
wire   [5:0] out_layer_11_valid_s_address0;
reg    out_layer_11_valid_s_ce0;
wire   [0:0] out_layer_11_valid_s_q0;
reg   [5:0] out_layer_0_data_V_address0;
reg    out_layer_0_data_V_ce0;
reg    out_layer_0_data_V_we0;
reg   [11:0] out_layer_0_data_V_d0;
wire   [11:0] out_layer_0_data_V_q0;
reg   [5:0] out_layer_1_data_V_address0;
reg    out_layer_1_data_V_ce0;
reg    out_layer_1_data_V_we0;
reg   [11:0] out_layer_1_data_V_d0;
wire   [11:0] out_layer_1_data_V_q0;
reg   [5:0] out_layer_2_data_V_address0;
reg    out_layer_2_data_V_ce0;
reg    out_layer_2_data_V_we0;
reg   [11:0] out_layer_2_data_V_d0;
wire   [11:0] out_layer_2_data_V_q0;
reg   [5:0] out_layer_3_data_V_address0;
reg    out_layer_3_data_V_ce0;
reg    out_layer_3_data_V_we0;
reg   [11:0] out_layer_3_data_V_d0;
wire   [11:0] out_layer_3_data_V_q0;
reg   [5:0] out_layer_4_data_V_address0;
reg    out_layer_4_data_V_ce0;
reg    out_layer_4_data_V_we0;
reg   [11:0] out_layer_4_data_V_d0;
wire   [11:0] out_layer_4_data_V_q0;
reg   [5:0] out_layer_5_data_V_address0;
reg    out_layer_5_data_V_ce0;
reg    out_layer_5_data_V_we0;
reg   [11:0] out_layer_5_data_V_d0;
wire   [11:0] out_layer_5_data_V_q0;
reg   [5:0] out_layer_6_data_V_address0;
reg    out_layer_6_data_V_ce0;
reg    out_layer_6_data_V_we0;
reg   [11:0] out_layer_6_data_V_d0;
wire   [11:0] out_layer_6_data_V_q0;
reg   [5:0] out_layer_7_data_V_address0;
reg    out_layer_7_data_V_ce0;
reg    out_layer_7_data_V_we0;
reg   [11:0] out_layer_7_data_V_d0;
wire   [11:0] out_layer_7_data_V_q0;
reg   [5:0] out_layer_8_data_V_address0;
reg    out_layer_8_data_V_ce0;
reg    out_layer_8_data_V_we0;
reg   [11:0] out_layer_8_data_V_d0;
wire   [11:0] out_layer_8_data_V_q0;
reg   [5:0] out_layer_9_data_V_address0;
reg    out_layer_9_data_V_ce0;
reg    out_layer_9_data_V_we0;
reg   [11:0] out_layer_9_data_V_d0;
wire   [11:0] out_layer_9_data_V_q0;
reg   [5:0] out_layer_10_data_V_address0;
reg    out_layer_10_data_V_ce0;
reg    out_layer_10_data_V_we0;
reg   [11:0] out_layer_10_data_V_d0;
wire   [11:0] out_layer_10_data_V_q0;
reg   [5:0] out_layer_11_data_V_address0;
reg    out_layer_11_data_V_ce0;
reg    out_layer_11_data_V_we0;
reg   [11:0] out_layer_11_data_V_d0;
wire   [11:0] out_layer_11_data_V_q0;
wire    grp_CORRELATE_1_fu_2251_ap_start;
wire    grp_CORRELATE_1_fu_2251_ap_done;
wire    grp_CORRELATE_1_fu_2251_ap_idle;
wire    grp_CORRELATE_1_fu_2251_ap_ready;
wire   [12:0] grp_CORRELATE_1_fu_2251_prev_output_channel_V_address0;
wire    grp_CORRELATE_1_fu_2251_prev_output_channel_V_ce0;
wire   [3:0] grp_CORRELATE_1_fu_2251_filter_V_address0;
wire    grp_CORRELATE_1_fu_2251_filter_V_ce0;
wire   [5:0] grp_CORRELATE_1_fu_2251_correlate_img_V_address0;
wire    grp_CORRELATE_1_fu_2251_correlate_img_V_ce0;
wire    grp_CORRELATE_1_fu_2251_correlate_img_V_we0;
wire   [11:0] grp_CORRELATE_1_fu_2251_correlate_img_V_d0;
reg   [6:0] row_idx_0_reg_1950;
reg    ap_block_state1;
reg   [6:0] j_0_0_reg_1962;
wire   [0:0] icmp_ln819_fu_2358_p2;
reg   [6:0] j_0_1_reg_1973;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln819_1_fu_2375_p2;
reg   [6:0] j_0_2_reg_1984;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln819_2_fu_2392_p2;
reg   [6:0] j_0_3_reg_1995;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln819_3_fu_2409_p2;
reg   [6:0] j_0_4_reg_2006;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln819_4_fu_2426_p2;
reg   [6:0] j_0_5_reg_2017;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln819_5_fu_2443_p2;
reg   [6:0] j_0_6_reg_2028;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln819_6_fu_2460_p2;
reg   [6:0] j_0_7_reg_2039;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln819_7_fu_2477_p2;
reg   [6:0] j_0_8_reg_2050;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln819_8_fu_2494_p2;
reg   [6:0] j_0_9_reg_2061;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln819_9_fu_2511_p2;
reg   [6:0] j_0_10_reg_2072;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln819_10_fu_2528_p2;
reg   [6:0] j_0_11_reg_2083;
wire    ap_CS_fsm_state24;
wire   [0:0] icmp_ln819_11_fu_2545_p2;
reg   [3:0] current_input_channe_reg_2094;
reg   [1:0] filter_line_0_reg_2106;
reg   [6:0] index_input_element_s_reg_2117;
wire    ap_CS_fsm_state30;
reg   [6:0] index_input_element1_reg_2128;
reg   [6:0] index_input_element2_reg_2139;
reg   [6:0] index_input_element2_4_reg_2150;
wire    ap_CS_fsm_state36;
reg   [6:0] index_input_element2_5_reg_2161;
wire    ap_CS_fsm_state38;
reg   [3:0] current_filter_0_reg_2172;
reg   [3:0] current_input_channe_7_reg_2184;
reg   [3:0] subfilter_element_0_reg_2195;
wire    ap_CS_fsm_state43;
reg   [1:0] input_line_0_reg_2207;
reg   [6:0] index_input_element2_6_reg_2218;
wire    ap_CS_fsm_state46;
reg   [6:0] index_input_element2_7_reg_2229;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state50;
reg   [6:0] index_input_element2_8_reg_2240;
wire    io_acc_block_signal_op1057;
reg    grp_CORRELATE_1_fu_2251_ap_start_reg;
wire   [63:0] zext_ln821_fu_2370_p1;
wire   [63:0] zext_ln821_1_fu_2387_p1;
wire   [63:0] zext_ln821_2_fu_2404_p1;
wire   [63:0] zext_ln821_3_fu_2421_p1;
wire   [63:0] zext_ln821_4_fu_2438_p1;
wire   [63:0] zext_ln821_5_fu_2455_p1;
wire   [63:0] zext_ln821_6_fu_2472_p1;
wire   [63:0] zext_ln821_7_fu_2489_p1;
wire   [63:0] zext_ln821_8_fu_2506_p1;
wire   [63:0] zext_ln821_9_fu_2523_p1;
wire   [63:0] zext_ln821_10_fu_2540_p1;
wire   [63:0] zext_ln821_11_fu_2557_p1;
wire   [63:0] zext_ln321_52_fu_2842_p1;
wire   [63:0] zext_ln321_51_fu_2825_p1;
wire   [63:0] zext_ln321_53_fu_2859_p1;
wire   [63:0] zext_ln321_54_fu_2876_p1;
wire   [63:0] zext_ln321_56_fu_2908_p1;
wire   [63:0] zext_ln321_57_fu_2924_p1;
wire   [63:0] zext_ln321_59_fu_2949_p1;
wire   [63:0] zext_ln321_66_fu_3023_p1;
wire   [63:0] zext_ln321_65_fu_3006_p1;
wire   [63:0] zext_ln321_67_fu_3040_p1;
wire   [63:0] zext_ln321_68_fu_3057_p1;
wire   [63:0] zext_ln321_70_fu_3083_p1;
wire   [63:0] zext_ln321_76_fu_3182_p1;
wire   [63:0] zext_ln321_77_fu_3244_p1;
wire   [63:0] zext_ln321_83_fu_3279_p1;
wire   [63:0] zext_ln321_84_fu_3295_p1;
wire   [63:0] zext_ln203_31_fu_3411_p1;
wire   [63:0] zext_ln904_1_fu_3415_p1;
wire   [63:0] zext_ln203_38_fu_3553_p1;
wire   [63:0] zext_ln203_39_fu_3563_p1;
wire   [63:0] zext_ln916_fu_3579_p1;
wire   [63:0] zext_ln321_61_fu_3757_p1;
wire   [0:0] tmp_valid_V_4_fu_3766_p14;
wire   [5:0] grp_fu_2258_p4;
wire   [0:0] icmp_ln879_fu_2580_p2;
wire   [10:0] tmp_44_fu_2592_p3;
wire   [8:0] tmp_45_fu_2604_p3;
wire   [11:0] zext_ln321_fu_2600_p1;
wire   [11:0] zext_ln321_45_fu_2612_p1;
wire   [11:0] sub_ln321_fu_2616_p2;
wire   [5:0] tmp_46_fu_2660_p3;
wire   [3:0] tmp_47_fu_2672_p3;
wire   [6:0] zext_ln321_46_fu_2668_p1;
wire   [6:0] zext_ln321_47_fu_2680_p1;
wire   [6:0] sub_ln321_3_fu_2684_p2;
wire  signed [7:0] sext_ln321_6_fu_2690_p1;
wire   [7:0] add_ln321_fu_2694_p2;
wire   [6:0] trunc_ln321_fu_2699_p1;
wire   [8:0] tmp_37_fu_2711_p3;
wire  signed [12:0] sext_ln321_7_fu_2719_p1;
wire   [12:0] p_shl_cast_fu_2703_p3;
wire   [5:0] tmp_48_fu_2729_p3;
wire   [3:0] tmp_49_fu_2741_p3;
wire   [6:0] zext_ln321_48_fu_2737_p1;
wire   [6:0] zext_ln321_49_fu_2749_p1;
wire   [6:0] sub_ln321_4_fu_2753_p2;
wire  signed [7:0] sext_ln321_8_fu_2759_p1;
wire   [7:0] add_ln321_30_fu_2763_p2;
wire   [6:0] trunc_ln321_4_fu_2768_p1;
wire   [8:0] tmp_38_fu_2780_p3;
wire  signed [12:0] sext_ln321_9_fu_2788_p1;
wire   [12:0] p_shl11_cast_fu_2772_p3;
wire   [12:0] zext_ln321_50_fu_2798_p1;
wire   [12:0] add_ln321_32_fu_2802_p2;
wire   [12:0] shl_ln321_fu_2807_p2;
wire   [12:0] shl_ln321_1_fu_2813_p2;
wire   [12:0] or_ln321_fu_2836_p2;
wire   [12:0] add_ln321_34_fu_2853_p2;
wire   [12:0] add_ln321_35_fu_2870_p2;
wire   [12:0] zext_ln321_55_fu_2899_p1;
wire   [12:0] add_ln321_36_fu_2903_p2;
wire   [12:0] zext_ln321_58_fu_2940_p1;
wire   [12:0] add_ln321_38_fu_2944_p2;
wire   [9:0] tmp_54_fu_2966_p3;
wire   [4:0] tmp_55_fu_2978_p3;
wire   [10:0] zext_ln321_63_fu_2986_p1;
wire   [10:0] zext_ln321_62_fu_2974_p1;
wire   [10:0] add_ln321_40_fu_2990_p2;
wire   [11:0] zext_ln321_64_fu_2996_p1;
wire   [11:0] add_ln321_42_fu_3017_p2;
wire   [11:0] add_ln321_43_fu_3034_p2;
wire   [11:0] add_ln321_44_fu_3051_p2;
wire   [11:0] zext_ln321_69_fu_3074_p1;
wire   [11:0] add_ln321_45_fu_3078_p2;
wire   [9:0] tmp_56_fu_3104_p3;
wire   [4:0] tmp_57_fu_3116_p3;
wire   [10:0] zext_ln321_72_fu_3112_p1;
wire   [10:0] zext_ln321_73_fu_3124_p1;
wire   [12:0] zext_ln321_71_fu_3100_p1;
wire   [12:0] add_ln321_47_fu_3134_p2;
wire   [12:0] shl_ln321_2_fu_3139_p2;
wire   [12:0] shl_ln321_3_fu_3145_p2;
wire   [10:0] zext_ln321_75_fu_3173_p1;
wire   [10:0] add_ln321_49_fu_3177_p2;
wire   [12:0] zext_ln321_74_fu_3169_p1;
wire   [9:0] tmp_58_fu_3198_p3;
wire   [4:0] tmp_59_fu_3210_p3;
wire   [10:0] zext_ln321_79_fu_3218_p1;
wire   [10:0] zext_ln321_78_fu_3206_p1;
wire   [10:0] add_ln321_51_fu_3222_p2;
wire   [11:0] zext_ln321_80_fu_3228_p1;
wire   [10:0] zext_ln321_82_fu_3270_p1;
wire   [10:0] add_ln321_54_fu_3274_p2;
wire   [11:0] zext_ln321_81_fu_3266_p1;
wire   [6:0] tmp_50_fu_3341_p3;
wire   [7:0] zext_ln203_28_fu_3349_p1;
wire   [7:0] zext_ln203_29_fu_3371_p1;
wire   [7:0] add_ln203_16_fu_3375_p2;
wire   [9:0] tmp_40_fu_3388_p3;
wire   [11:0] p_shl15_cast_fu_3380_p3;
wire   [11:0] zext_ln203_30_fu_3396_p1;
wire   [11:0] sub_ln203_fu_3400_p2;
wire   [5:0] tmp_51_fu_3437_p3;
wire   [3:0] tmp_52_fu_3449_p3;
wire   [6:0] zext_ln203_32_fu_3445_p1;
wire   [6:0] zext_ln203_34_fu_3461_p1;
wire   [6:0] sub_ln203_2_fu_3465_p2;
wire  signed [7:0] sext_ln203_4_fu_3471_p1;
wire   [7:0] add_ln203_18_fu_3475_p2;
wire   [6:0] trunc_ln203_fu_3480_p1;
wire   [8:0] tmp_41_fu_3492_p3;
wire  signed [12:0] sext_ln203_5_fu_3500_p1;
wire   [12:0] p_shl17_cast_fu_3484_p3;
wire   [7:0] tmp_53_fu_3510_p3;
wire   [8:0] zext_ln203_33_fu_3457_p1;
wire   [8:0] zext_ln203_35_fu_3518_p1;
wire   [12:0] zext_ln203_37_fu_3544_p1;
wire   [12:0] add_ln203_21_fu_3548_p2;
wire   [8:0] zext_ln203_36_fu_3540_p1;
wire   [11:0] grp_fu_2316_p14;
wire  signed [2:0] sext_ln1265_fu_3602_p0;
wire  signed [2:0] sext_ln703_fu_3606_p0;
wire   [10:0] trunc_ln703_fu_3638_p1;
wire   [11:0] aux_sum_V_fu_3642_p2;
wire   [0:0] tmp_39_fu_3658_p3;
wire   [13:0] shl_ln1118_1_fu_3681_p3;
wire   [15:0] shl_ln_fu_3674_p3;
wire  signed [15:0] sext_ln1118_fu_3688_p1;
wire   [10:0] select_ln14_fu_3698_p3;
wire   [14:0] lhs_V_fu_3704_p3;
wire   [15:0] r_V_fu_3692_p2;
wire   [15:0] zext_ln728_fu_3712_p1;
wire   [15:0] ret_V_fu_3716_p2;
wire   [8:0] zext_ln321_60_fu_3744_p1;
wire   [8:0] add_ln321_39_fu_3747_p2;
wire  signed [9:0] sext_ln321_10_fu_3753_p1;
reg   [55:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 56'd1;
#0 grp_CORRELATE_1_fu_2251_ap_start_reg = 1'b0;
end

layer6_biases_laybjl #(
    .DataWidth( 3 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
biases_layer6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biases_layer6_V_address0),
    .ce0(biases_layer6_V_ce0),
    .q0(biases_layer6_V_q0)
);

layer6_weights_labkl #(
    .DataWidth( 5 ),
    .AddressRange( 1296 ),
    .AddressWidth( 11 ))
weights_layer6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_layer6_V_address0),
    .ce0(weights_layer6_V_ce0),
    .q0(weights_layer6_V_q0)
);

layer3_subfilter_Ffa #(
    .DataWidth( 12 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
subfilter_layer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(subfilter_layer_V_address0),
    .ce0(subfilter_layer_V_ce0),
    .we0(subfilter_layer_V_we0),
    .d0(subfilter_layer_V_d0),
    .q0(subfilter_layer_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
correlate_img_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(correlate_img_address0),
    .ce0(correlate_img_ce0),
    .we0(correlate_img_we0),
    .d0(grp_CORRELATE_1_fu_2251_correlate_img_V_d0),
    .q0(correlate_img_q0)
);

layer3_img_channeHfu #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_valid_V_address0),
    .ce0(img_channel_valid_V_ce0),
    .we0(img_channel_valid_V_we0),
    .d0(img_channel_valid_V_d0),
    .q0(img_channel_valid_V_q0),
    .address1(img_channel_valid_V_address1),
    .ce1(img_channel_valid_V_ce1),
    .we1(img_channel_valid_V_we1),
    .d1(img_channel_valid_V_d1),
    .q1(img_channel_valid_V_q1)
);

layer3_img_channeIfE #(
    .DataWidth( 12 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_data_V_address0),
    .ce0(img_channel_data_V_ce0),
    .we0(img_channel_data_V_we0),
    .d0(img_channel_data_V_d0),
    .q0(img_channel_data_V_q0),
    .address1(img_channel_data_V_address1),
    .ce1(img_channel_data_V_ce1),
    .we1(img_channel_data_V_we1),
    .d1(img_channel_data_V_d1),
    .q1(img_channel_data_V_q1)
);

layer3_img_channeJfO #(
    .DataWidth( 4 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_keep_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_keep_V_address0),
    .ce0(img_channel_keep_V_ce0),
    .we0(img_channel_keep_V_we0),
    .d0(img_channel_keep_V_d0),
    .q0(img_channel_keep_V_q0),
    .address1(img_channel_keep_V_address1),
    .ce1(img_channel_keep_V_ce1),
    .we1(img_channel_keep_V_we1),
    .d1(img_channel_keep_V_d1),
    .q1(img_channel_keep_V_q1)
);

layer3_img_channeHfu #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_user_V_address0),
    .ce0(img_channel_user_V_ce0),
    .we0(img_channel_user_V_we0),
    .d0(img_channel_user_V_d0),
    .q0(img_channel_user_V_q0),
    .address1(img_channel_user_V_address1),
    .ce1(img_channel_user_V_ce1),
    .we1(img_channel_user_V_we1),
    .d1(img_channel_user_V_d1),
    .q1(img_channel_user_V_q1)
);

layer3_img_channeHfu #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_last_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_last_V_address0),
    .ce0(img_channel_last_V_ce0),
    .we0(img_channel_last_V_we0),
    .d0(img_channel_last_V_d0),
    .q0(img_channel_last_V_q0),
    .address1(img_channel_last_V_address1),
    .ce1(img_channel_last_V_ce1),
    .we1(img_channel_last_V_we1),
    .d1(img_channel_last_V_d1),
    .q1(img_channel_last_V_q1)
);

layer3_img_channeHfu #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_id_V_address0),
    .ce0(img_channel_id_V_ce0),
    .we0(img_channel_id_V_we0),
    .d0(img_channel_id_V_d0),
    .q0(img_channel_id_V_q0),
    .address1(img_channel_id_V_address1),
    .ce1(img_channel_id_V_ce1),
    .we1(img_channel_id_V_we1),
    .d1(img_channel_id_V_d1),
    .q1(img_channel_id_V_q1)
);

layer3_img_channeHfu #(
    .DataWidth( 1 ),
    .AddressRange( 2376 ),
    .AddressWidth( 12 ))
img_channel_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_dest_V_address0),
    .ce0(img_channel_dest_V_ce0),
    .we0(img_channel_dest_V_we0),
    .d0(img_channel_dest_V_d0),
    .q0(img_channel_dest_V_q0),
    .address1(img_channel_dest_V_address1),
    .ce1(img_channel_dest_V_ce1),
    .we1(img_channel_dest_V_we1),
    .d1(img_channel_dest_V_d1),
    .q1(img_channel_dest_V_q1)
);

layer2_channel_fryd2 #(
    .DataWidth( 12 ),
    .AddressRange( 5508 ),
    .AddressWidth( 13 ))
channel_from_prev_ou_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(channel_from_prev_ou_address0),
    .ce0(channel_from_prev_ou_ce0),
    .we0(channel_from_prev_ou_we0),
    .d0(img_channel_data_V_q0),
    .q0(channel_from_prev_ou_q0)
);

layer6_out_layer_bvn #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_0_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_0_valid_V_address0),
    .ce0(out_layer_0_valid_V_ce0),
    .q0(out_layer_0_valid_V_q0)
);

layer6_out_layer_bvn #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_1_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_1_valid_V_address0),
    .ce0(out_layer_1_valid_V_ce0),
    .q0(out_layer_1_valid_V_q0)
);

layer6_out_layer_bvn #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_2_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_2_valid_V_address0),
    .ce0(out_layer_2_valid_V_ce0),
    .q0(out_layer_2_valid_V_q0)
);

layer6_out_layer_bvn #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_3_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_3_valid_V_address0),
    .ce0(out_layer_3_valid_V_ce0),
    .q0(out_layer_3_valid_V_q0)
);

layer6_out_layer_bvn #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_4_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_4_valid_V_address0),
    .ce0(out_layer_4_valid_V_ce0),
    .q0(out_layer_4_valid_V_q0)
);

layer6_out_layer_bvn #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_5_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_5_valid_V_address0),
    .ce0(out_layer_5_valid_V_ce0),
    .q0(out_layer_5_valid_V_q0)
);

layer6_out_layer_bvn #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_6_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_6_valid_V_address0),
    .ce0(out_layer_6_valid_V_ce0),
    .q0(out_layer_6_valid_V_q0)
);

layer6_out_layer_bvn #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_7_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_7_valid_V_address0),
    .ce0(out_layer_7_valid_V_ce0),
    .q0(out_layer_7_valid_V_q0)
);

layer6_out_layer_bvn #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_8_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_8_valid_V_address0),
    .ce0(out_layer_8_valid_V_ce0),
    .q0(out_layer_8_valid_V_q0)
);

layer6_out_layer_bvn #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_9_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_9_valid_V_address0),
    .ce0(out_layer_9_valid_V_ce0),
    .q0(out_layer_9_valid_V_q0)
);

layer6_out_layer_bvn #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_10_valid_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_10_valid_s_address0),
    .ce0(out_layer_10_valid_s_ce0),
    .q0(out_layer_10_valid_s_q0)
);

layer6_out_layer_bvn #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_11_valid_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_11_valid_s_address0),
    .ce0(out_layer_11_valid_s_ce0),
    .q0(out_layer_11_valid_s_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_0_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_0_data_V_address0),
    .ce0(out_layer_0_data_V_ce0),
    .we0(out_layer_0_data_V_we0),
    .d0(out_layer_0_data_V_d0),
    .q0(out_layer_0_data_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_1_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_1_data_V_address0),
    .ce0(out_layer_1_data_V_ce0),
    .we0(out_layer_1_data_V_we0),
    .d0(out_layer_1_data_V_d0),
    .q0(out_layer_1_data_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_2_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_2_data_V_address0),
    .ce0(out_layer_2_data_V_ce0),
    .we0(out_layer_2_data_V_we0),
    .d0(out_layer_2_data_V_d0),
    .q0(out_layer_2_data_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_3_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_3_data_V_address0),
    .ce0(out_layer_3_data_V_ce0),
    .we0(out_layer_3_data_V_we0),
    .d0(out_layer_3_data_V_d0),
    .q0(out_layer_3_data_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_4_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_4_data_V_address0),
    .ce0(out_layer_4_data_V_ce0),
    .we0(out_layer_4_data_V_we0),
    .d0(out_layer_4_data_V_d0),
    .q0(out_layer_4_data_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_5_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_5_data_V_address0),
    .ce0(out_layer_5_data_V_ce0),
    .we0(out_layer_5_data_V_we0),
    .d0(out_layer_5_data_V_d0),
    .q0(out_layer_5_data_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_6_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_6_data_V_address0),
    .ce0(out_layer_6_data_V_ce0),
    .we0(out_layer_6_data_V_we0),
    .d0(out_layer_6_data_V_d0),
    .q0(out_layer_6_data_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_7_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_7_data_V_address0),
    .ce0(out_layer_7_data_V_ce0),
    .we0(out_layer_7_data_V_we0),
    .d0(out_layer_7_data_V_d0),
    .q0(out_layer_7_data_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_8_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_8_data_V_address0),
    .ce0(out_layer_8_data_V_ce0),
    .we0(out_layer_8_data_V_we0),
    .d0(out_layer_8_data_V_d0),
    .q0(out_layer_8_data_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_9_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_9_data_V_address0),
    .ce0(out_layer_9_data_V_ce0),
    .we0(out_layer_9_data_V_we0),
    .d0(out_layer_9_data_V_d0),
    .q0(out_layer_9_data_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_10_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_10_data_V_address0),
    .ce0(out_layer_10_data_V_ce0),
    .we0(out_layer_10_data_V_we0),
    .d0(out_layer_10_data_V_d0),
    .q0(out_layer_10_data_V_q0)
);

layer1_correlate_fYi #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_layer_11_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_11_data_V_address0),
    .ce0(out_layer_11_data_V_ce0),
    .we0(out_layer_11_data_V_we0),
    .d0(out_layer_11_data_V_d0),
    .q0(out_layer_11_data_V_q0)
);

CORRELATE_1 grp_CORRELATE_1_fu_2251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CORRELATE_1_fu_2251_ap_start),
    .ap_done(grp_CORRELATE_1_fu_2251_ap_done),
    .ap_idle(grp_CORRELATE_1_fu_2251_ap_idle),
    .ap_ready(grp_CORRELATE_1_fu_2251_ap_ready),
    .prev_output_channel_V_address0(grp_CORRELATE_1_fu_2251_prev_output_channel_V_address0),
    .prev_output_channel_V_ce0(grp_CORRELATE_1_fu_2251_prev_output_channel_V_ce0),
    .prev_output_channel_V_q0(channel_from_prev_ou_q0),
    .filter_V_address0(grp_CORRELATE_1_fu_2251_filter_V_address0),
    .filter_V_ce0(grp_CORRELATE_1_fu_2251_filter_V_ce0),
    .filter_V_q0(subfilter_layer_V_q0),
    .correlate_img_V_address0(grp_CORRELATE_1_fu_2251_correlate_img_V_address0),
    .correlate_img_V_ce0(grp_CORRELATE_1_fu_2251_correlate_img_V_ce0),
    .correlate_img_V_we0(grp_CORRELATE_1_fu_2251_correlate_img_V_we0),
    .correlate_img_V_d0(grp_CORRELATE_1_fu_2251_correlate_img_V_d0)
);

FSRCNN_mux_124_12bTr #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 12 ),
    .din4_WIDTH( 12 ),
    .din5_WIDTH( 12 ),
    .din6_WIDTH( 12 ),
    .din7_WIDTH( 12 ),
    .din8_WIDTH( 12 ),
    .din9_WIDTH( 12 ),
    .din10_WIDTH( 12 ),
    .din11_WIDTH( 12 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
FSRCNN_mux_124_12bTr_U113(
    .din0(out_layer_0_data_V_q0),
    .din1(out_layer_1_data_V_q0),
    .din2(out_layer_2_data_V_q0),
    .din3(out_layer_3_data_V_q0),
    .din4(out_layer_4_data_V_q0),
    .din5(out_layer_5_data_V_q0),
    .din6(out_layer_6_data_V_q0),
    .din7(out_layer_7_data_V_q0),
    .din8(out_layer_8_data_V_q0),
    .din9(out_layer_9_data_V_q0),
    .din10(out_layer_10_data_V_q0),
    .din11(out_layer_11_data_V_q0),
    .din12(current_filter_0_reg_2172),
    .dout(grp_fu_2316_p14)
);

FSRCNN_mux_124_1_bUr #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
FSRCNN_mux_124_1_bUr_U114(
    .din0(out_layer_0_valid_V_q0),
    .din1(out_layer_1_valid_V_q0),
    .din2(out_layer_2_valid_V_q0),
    .din3(out_layer_3_valid_V_q0),
    .din4(out_layer_4_valid_V_q0),
    .din5(out_layer_5_valid_V_q0),
    .din6(out_layer_6_valid_V_q0),
    .din7(out_layer_7_valid_V_q0),
    .din8(out_layer_8_valid_V_q0),
    .din9(out_layer_9_valid_V_q0),
    .din10(out_layer_10_valid_s_q0),
    .din11(out_layer_11_valid_s_q0),
    .din12(current_filter_0_reg_2172),
    .dout(tmp_valid_V_4_fu_3766_p14)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln807_fu_2346_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CORRELATE_1_fu_2251_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln906_fu_3425_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
            grp_CORRELATE_1_fu_2251_ap_start_reg <= 1'b1;
        end else if ((grp_CORRELATE_1_fu_2251_ap_ready == 1'b1)) begin
            grp_CORRELATE_1_fu_2251_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln825_fu_2632_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27) & (grp_fu_2268_p2 == 1'd0))) begin
        current_filter_0_reg_2172 <= 4'd0;
    end else if (((icmp_ln919_fu_3610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        current_filter_0_reg_2172 <= current_filter_reg_4437;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln914_fu_3567_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        current_input_channe_7_reg_2184 <= current_input_channe_5_reg_4455;
    end else if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln898_fu_3305_p2 == 1'd0) & (icmp_ln896_reg_3942 == 1'd0))) begin
        current_input_channe_7_reg_2184 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        current_input_channe_reg_2094 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) & ((icmp_ln889_fu_3254_p2 == 1'd1) | (icmp_ln860_reg_3910 == 1'd0)))) begin
        current_input_channe_reg_2094 <= current_input_channe_4_reg_3931;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln832_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        filter_line_0_reg_2106 <= filter_line_reg_3949;
    end else if (((icmp_ln828_reg_3902 == 1'd1) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln825_fu_2632_p2 == 1'd0))) begin
        filter_line_0_reg_2106 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln841_reg_3906 == 1'd1) & (icmp_ln828_reg_3902 == 1'd0)) | ((icmp_ln830_fu_2648_p2 == 1'd1) & (icmp_ln841_reg_3906 == 1'd1))))) begin
        index_input_element1_reg_2128 <= 7'd1;
    end else if ((~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        index_input_element1_reg_2128 <= index_input_element_8_fu_2960_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln879_reg_3914) & (1'b1 == ap_CS_fsm_state34))) begin
        index_input_element2_4_reg_2150 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        index_input_element2_4_reg_2150 <= index_input_element_13_reg_4331;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (((icmp_ln860_reg_3910 == 1'd1) & (1'd0 == and_ln879_reg_3914)) | ((icmp_ln881_fu_3157_p2 == 1'd1) & (icmp_ln860_reg_3910 == 1'd1))))) begin
        index_input_element2_5_reg_2161 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        index_input_element2_5_reg_2161 <= index_input_element_14_reg_4389;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln906_fu_3425_p2 == 1'd0))) begin
        index_input_element2_6_reg_2218 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        index_input_element2_6_reg_2218 <= index_input_element_10_reg_4514;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        index_input_element2_7_reg_2229 <= index_input_element_12_reg_4532;
    end else if (((1'b1 == ap_CS_fsm_state47) & (grp_CORRELATE_1_fu_2251_ap_done == 1'b1))) begin
        index_input_element2_7_reg_2229 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        index_input_element2_8_reg_2240 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op1057 == 1'b1))) begin
        index_input_element2_8_reg_2240 <= index_input_element_9_reg_4631;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) & (or_ln860_reg_3924 == 1'd0))) begin
        index_input_element2_reg_2139 <= 7'd1;
    end else if ((~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        index_input_element2_reg_2139 <= index_input_element_11_fu_3094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln828_reg_3902 == 1'd1) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln830_fu_2648_p2 == 1'd0))) begin
        index_input_element_s_reg_2117 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        index_input_element_s_reg_2117 <= index_input_element_reg_4112;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln902_fu_3359_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_line_0_reg_2207 <= 2'd0;
    end else if (((icmp_ln908_fu_3528_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        input_line_0_reg_2207 <= input_line_reg_4496;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln819_fu_2358_p2 == 1'd0))) begin
        j_0_0_reg_1962 <= add_ln819_fu_2364_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln807_fu_2346_p2 == 1'd0))) begin
        j_0_0_reg_1962 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln819_10_fu_2528_p2 == 1'd0))) begin
        j_0_10_reg_2072 <= add_ln819_10_fu_2534_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        j_0_10_reg_2072 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln819_11_fu_2545_p2 == 1'd0))) begin
        j_0_11_reg_2083 <= add_ln819_11_fu_2551_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        j_0_11_reg_2083 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln819_1_fu_2375_p2 == 1'd0))) begin
        j_0_1_reg_1973 <= add_ln819_1_fu_2381_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        j_0_1_reg_1973 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln819_2_fu_2392_p2 == 1'd0))) begin
        j_0_2_reg_1984 <= add_ln819_2_fu_2398_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        j_0_2_reg_1984 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln819_3_fu_2409_p2 == 1'd0))) begin
        j_0_3_reg_1995 <= add_ln819_3_fu_2415_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        j_0_3_reg_1995 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln819_4_fu_2426_p2 == 1'd0))) begin
        j_0_4_reg_2006 <= add_ln819_4_fu_2432_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        j_0_4_reg_2006 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln819_5_fu_2443_p2 == 1'd0))) begin
        j_0_5_reg_2017 <= add_ln819_5_fu_2449_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        j_0_5_reg_2017 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln819_6_fu_2460_p2 == 1'd0))) begin
        j_0_6_reg_2028 <= add_ln819_6_fu_2466_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        j_0_6_reg_2028 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln819_7_fu_2477_p2 == 1'd0))) begin
        j_0_7_reg_2039 <= add_ln819_7_fu_2483_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        j_0_7_reg_2039 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln819_8_fu_2494_p2 == 1'd0))) begin
        j_0_8_reg_2050 <= add_ln819_8_fu_2500_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        j_0_8_reg_2050 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln819_9_fu_2511_p2 == 1'd0))) begin
        j_0_9_reg_2061 <= add_ln819_9_fu_2517_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        j_0_9_reg_2061 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_idx_0_reg_1950 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln898_fu_3305_p2 == 1'd1) | (icmp_ln896_reg_3942 == 1'd1)))) begin
        row_idx_0_reg_1950 <= row_idx_reg_3801;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln900_fu_3325_p2 == 1'd0))) begin
        subfilter_element_0_reg_2195 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        subfilter_element_0_reg_2195 <= subfilter_element_reg_4478;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln900_fu_3325_p2 == 1'd0))) begin
        add_ln203_15_reg_4465 <= add_ln203_15_fu_3353_p2;
        zext_ln203_reg_4460[3 : 0] <= zext_ln203_fu_3337_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (icmp_ln902_fu_3359_p2 == 1'd0))) begin
        add_ln203_17_reg_4483 <= add_ln203_17_fu_3406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln906_fu_3425_p2 == 1'd0))) begin
        add_ln203_19_reg_4501[12 : 1] <= add_ln203_19_fu_3504_p2[12 : 1];
        add_ln203_20_reg_4506[8 : 2] <= add_ln203_20_fu_3522_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (icmp_ln908_fu_3528_p2 == 1'd0))) begin
        add_ln203_22_reg_4524 <= add_ln203_22_fu_3558_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        add_ln203_reg_4713 <= add_ln203_fu_3647_p2;
        icmp_ln1494_reg_4718 <= icmp_ln1494_fu_3652_p2;
        select_ln7_reg_4723 <= select_ln7_fu_3666_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln828_reg_3902 == 1'd1) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln830_fu_2648_p2 == 1'd0))) begin
        add_ln321_29_reg_3954[12 : 1] <= add_ln321_29_fu_2723_p2[12 : 1];
        add_ln321_31_reg_3959[12 : 1] <= add_ln321_31_fu_2792_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln841_reg_3906 == 1'd1) & (icmp_ln828_reg_3902 == 1'd0)) | ((icmp_ln830_fu_2648_p2 == 1'd1) & (icmp_ln841_reg_3906 == 1'd1))))) begin
        add_ln321_33_reg_3964[12 : 1] <= add_ln321_33_fu_2819_p2[12 : 1];
        img_channel_data_V_a_18_reg_3989[11 : 1] <= zext_ln321_52_fu_2842_p1[11 : 1];
        img_channel_data_V_a_19_reg_3994[11 : 1] <= zext_ln321_51_fu_2825_p1[11 : 1];
        img_channel_data_V_a_20_reg_3999[11 : 1] <= zext_ln321_53_fu_2859_p1[11 : 1];
        img_channel_data_V_a_21_reg_4004[11 : 1] <= zext_ln321_54_fu_2876_p1[11 : 1];
        img_channel_dest_V_a_19_reg_4089[11 : 1] <= zext_ln321_52_fu_2842_p1[11 : 1];
        img_channel_dest_V_a_20_reg_4094[11 : 1] <= zext_ln321_51_fu_2825_p1[11 : 1];
        img_channel_dest_V_a_21_reg_4099[11 : 1] <= zext_ln321_53_fu_2859_p1[11 : 1];
        img_channel_dest_V_a_22_reg_4104[11 : 1] <= zext_ln321_54_fu_2876_p1[11 : 1];
        img_channel_id_V_add_19_reg_4069[11 : 1] <= zext_ln321_52_fu_2842_p1[11 : 1];
        img_channel_id_V_add_20_reg_4074[11 : 1] <= zext_ln321_51_fu_2825_p1[11 : 1];
        img_channel_id_V_add_21_reg_4079[11 : 1] <= zext_ln321_53_fu_2859_p1[11 : 1];
        img_channel_id_V_add_22_reg_4084[11 : 1] <= zext_ln321_54_fu_2876_p1[11 : 1];
        img_channel_keep_V_a_19_reg_4009[11 : 1] <= zext_ln321_52_fu_2842_p1[11 : 1];
        img_channel_keep_V_a_20_reg_4014[11 : 1] <= zext_ln321_51_fu_2825_p1[11 : 1];
        img_channel_keep_V_a_21_reg_4019[11 : 1] <= zext_ln321_53_fu_2859_p1[11 : 1];
        img_channel_keep_V_a_22_reg_4024[11 : 1] <= zext_ln321_54_fu_2876_p1[11 : 1];
        img_channel_last_V_a_19_reg_4049[11 : 1] <= zext_ln321_52_fu_2842_p1[11 : 1];
        img_channel_last_V_a_20_reg_4054[11 : 1] <= zext_ln321_51_fu_2825_p1[11 : 1];
        img_channel_last_V_a_21_reg_4059[11 : 1] <= zext_ln321_53_fu_2859_p1[11 : 1];
        img_channel_last_V_a_22_reg_4064[11 : 1] <= zext_ln321_54_fu_2876_p1[11 : 1];
        img_channel_user_V_a_17_reg_4029[11 : 1] <= zext_ln321_52_fu_2842_p1[11 : 1];
        img_channel_user_V_a_18_reg_4034[11 : 1] <= zext_ln321_51_fu_2825_p1[11 : 1];
        img_channel_user_V_a_19_reg_4039[11 : 1] <= zext_ln321_53_fu_2859_p1[11 : 1];
        img_channel_user_V_a_20_reg_4044[11 : 1] <= zext_ln321_54_fu_2876_p1[11 : 1];
        img_channel_valid_V_25_reg_3969[11 : 1] <= zext_ln321_52_fu_2842_p1[11 : 1];
        img_channel_valid_V_26_reg_3974[11 : 1] <= zext_ln321_51_fu_2825_p1[11 : 1];
        img_channel_valid_V_27_reg_3979[11 : 1] <= zext_ln321_53_fu_2859_p1[11 : 1];
        img_channel_valid_V_28_reg_3984[11 : 1] <= zext_ln321_54_fu_2876_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln832_fu_2887_p2 == 1'd0))) begin
        add_ln321_37_reg_4122 <= add_ln321_37_fu_2919_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) & (or_ln860_reg_3924 == 1'd0))) begin
        add_ln321_41_reg_4165[11 : 1] <= add_ln321_41_fu_3000_p2[11 : 1];
        img_channel_data_V_a_23_reg_4190[11 : 1] <= zext_ln321_66_fu_3023_p1[11 : 1];
        img_channel_data_V_a_24_reg_4195[11 : 1] <= zext_ln321_65_fu_3006_p1[11 : 1];
        img_channel_data_V_a_25_reg_4200[11 : 1] <= zext_ln321_67_fu_3040_p1[11 : 1];
        img_channel_data_V_a_26_reg_4205[11 : 1] <= zext_ln321_68_fu_3057_p1[11 : 1];
        img_channel_dest_V_a_24_reg_4290[11 : 1] <= zext_ln321_66_fu_3023_p1[11 : 1];
        img_channel_dest_V_a_25_reg_4295[11 : 1] <= zext_ln321_65_fu_3006_p1[11 : 1];
        img_channel_dest_V_a_26_reg_4300[11 : 1] <= zext_ln321_67_fu_3040_p1[11 : 1];
        img_channel_dest_V_a_27_reg_4305[11 : 1] <= zext_ln321_68_fu_3057_p1[11 : 1];
        img_channel_id_V_add_24_reg_4270[11 : 1] <= zext_ln321_66_fu_3023_p1[11 : 1];
        img_channel_id_V_add_25_reg_4275[11 : 1] <= zext_ln321_65_fu_3006_p1[11 : 1];
        img_channel_id_V_add_26_reg_4280[11 : 1] <= zext_ln321_67_fu_3040_p1[11 : 1];
        img_channel_id_V_add_27_reg_4285[11 : 1] <= zext_ln321_68_fu_3057_p1[11 : 1];
        img_channel_keep_V_a_24_reg_4210[11 : 1] <= zext_ln321_66_fu_3023_p1[11 : 1];
        img_channel_keep_V_a_25_reg_4215[11 : 1] <= zext_ln321_65_fu_3006_p1[11 : 1];
        img_channel_keep_V_a_26_reg_4220[11 : 1] <= zext_ln321_67_fu_3040_p1[11 : 1];
        img_channel_keep_V_a_27_reg_4225[11 : 1] <= zext_ln321_68_fu_3057_p1[11 : 1];
        img_channel_last_V_a_24_reg_4250[11 : 1] <= zext_ln321_66_fu_3023_p1[11 : 1];
        img_channel_last_V_a_25_reg_4255[11 : 1] <= zext_ln321_65_fu_3006_p1[11 : 1];
        img_channel_last_V_a_26_reg_4260[11 : 1] <= zext_ln321_67_fu_3040_p1[11 : 1];
        img_channel_last_V_a_27_reg_4265[11 : 1] <= zext_ln321_68_fu_3057_p1[11 : 1];
        img_channel_user_V_a_22_reg_4230[11 : 1] <= zext_ln321_66_fu_3023_p1[11 : 1];
        img_channel_user_V_a_23_reg_4235[11 : 1] <= zext_ln321_65_fu_3006_p1[11 : 1];
        img_channel_user_V_a_24_reg_4240[11 : 1] <= zext_ln321_67_fu_3040_p1[11 : 1];
        img_channel_user_V_a_25_reg_4245[11 : 1] <= zext_ln321_68_fu_3057_p1[11 : 1];
        img_channel_valid_V_32_reg_4170[11 : 1] <= zext_ln321_66_fu_3023_p1[11 : 1];
        img_channel_valid_V_33_reg_4175[11 : 1] <= zext_ln321_65_fu_3006_p1[11 : 1];
        img_channel_valid_V_34_reg_4180[11 : 1] <= zext_ln321_67_fu_3040_p1[11 : 1];
        img_channel_valid_V_35_reg_4185[11 : 1] <= zext_ln321_68_fu_3057_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln879_reg_3914) & (1'b1 == ap_CS_fsm_state34))) begin
        add_ln321_46_reg_4318[10 : 1] <= add_ln321_46_fu_3128_p2[10 : 1];
        add_ln321_48_reg_4323[12 : 1] <= add_ln321_48_fu_3151_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln879_reg_3914) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln881_fu_3157_p2 == 1'd0))) begin
        add_ln321_50_reg_4341 <= add_ln321_50_fu_3193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (((icmp_ln860_reg_3910 == 1'd1) & (1'd0 == and_ln879_reg_3914)) | ((icmp_ln881_fu_3157_p2 == 1'd1) & (icmp_ln860_reg_3910 == 1'd1))))) begin
        add_ln321_52_reg_4376[10 : 1] <= add_ln321_52_fu_3232_p2[10 : 1];
        add_ln321_53_reg_4381[11 : 1] <= add_ln321_53_fu_3238_p2[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln860_reg_3910 == 1'd1) & (1'b1 == ap_CS_fsm_state37) & (icmp_ln889_fu_3254_p2 == 1'd0))) begin
        add_ln321_55_reg_4399 <= add_ln321_55_fu_3290_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        add_ln703_reg_4602 <= add_ln703_fu_3596_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        and_ln879_reg_3914 <= and_ln879_fu_2586_p2;
        icmp_ln828_reg_3902 <= icmp_ln828_fu_2562_p2;
        icmp_ln841_reg_3906 <= icmp_ln841_fu_2568_p2;
        icmp_ln860_reg_3910 <= icmp_ln860_fu_2574_p2;
        or_ln860_reg_3924 <= or_ln860_fu_2626_p2;
        sext_ln321_reg_3918[12 : 2] <= sext_ln321_fu_2622_p1[12 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln896_reg_3942 == 1'd0))) begin
        current_filter_reg_4437 <= current_filter_fu_3311_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        current_input_channe_4_reg_3931 <= current_input_channe_4_fu_2638_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        current_input_channe_5_reg_4455 <= current_input_channe_5_fu_3331_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln828_reg_3902 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        filter_line_reg_3949 <= filter_line_fu_2654_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln825_fu_2632_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        icmp_ln896_reg_3942 <= grp_fu_2268_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        index_input_element_10_reg_4514 <= index_input_element_10_fu_3534_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        index_input_element_12_reg_4532 <= index_input_element_12_fu_3573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln879_reg_3914) & (1'b1 == ap_CS_fsm_state35))) begin
        index_input_element_13_reg_4331 <= index_input_element_13_fu_3163_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln860_reg_3910 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        index_input_element_14_reg_4389 <= index_input_element_14_fu_3260_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        index_input_element_9_reg_4631 <= index_input_element_9_fu_3616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        index_input_element_reg_4112 <= index_input_element_fu_2893_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        input_line_reg_4496 <= input_line_fu_3431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (icmp_ln919_fu_3610_p2 == 1'd0))) begin
        out_layer_0_data_V_11_reg_4653 <= zext_ln921_fu_3622_p1;
        out_layer_10_data_V_4_reg_4703 <= zext_ln921_fu_3622_p1;
        out_layer_11_data_V_4_reg_4708 <= zext_ln921_fu_3622_p1;
        out_layer_1_data_V_11_reg_4658 <= zext_ln921_fu_3622_p1;
        out_layer_2_data_V_7_reg_4663 <= zext_ln921_fu_3622_p1;
        out_layer_3_data_V_7_reg_4668 <= zext_ln921_fu_3622_p1;
        out_layer_4_data_V_7_reg_4673 <= zext_ln921_fu_3622_p1;
        out_layer_5_data_V_7_reg_4678 <= zext_ln921_fu_3622_p1;
        out_layer_6_data_V_3_reg_4683 <= zext_ln921_fu_3622_p1;
        out_layer_7_data_V_3_reg_4688 <= zext_ln921_fu_3622_p1;
        out_layer_8_data_V_3_reg_4693 <= zext_ln921_fu_3622_p1;
        out_layer_9_data_V_3_reg_4698 <= zext_ln921_fu_3622_p1;
        zext_ln921_reg_4637[6 : 0] <= zext_ln921_fu_3622_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (icmp_ln914_fu_3567_p2 == 1'd0))) begin
        out_layer_0_data_V_9_reg_4537 <= zext_ln916_fu_3579_p1;
        out_layer_10_data_V_2_reg_4587 <= zext_ln916_fu_3579_p1;
        out_layer_11_data_V_2_reg_4592 <= zext_ln916_fu_3579_p1;
        out_layer_1_data_V_9_reg_4542 <= zext_ln916_fu_3579_p1;
        out_layer_2_data_V_5_reg_4547 <= zext_ln916_fu_3579_p1;
        out_layer_3_data_V_5_reg_4552 <= zext_ln916_fu_3579_p1;
        out_layer_4_data_V_5_reg_4557 <= zext_ln916_fu_3579_p1;
        out_layer_5_data_V_5_reg_4562 <= zext_ln916_fu_3579_p1;
        out_layer_6_data_V_1_reg_4567 <= zext_ln916_fu_3579_p1;
        out_layer_7_data_V_1_reg_4572 <= zext_ln916_fu_3579_p1;
        out_layer_8_data_V_1_reg_4577 <= zext_ln916_fu_3579_p1;
        out_layer_9_data_V_1_reg_4582 <= zext_ln916_fu_3579_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_idx_reg_3801 <= row_idx_fu_2352_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        sext_ln1265_reg_4618 <= sext_ln1265_fu_3602_p1;
        sext_ln703_reg_4623 <= sext_ln703_fu_3606_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        subfilter_element_reg_4478 <= subfilter_element_fu_3365_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        tmp_data_V_reg_4729 <= {{ret_V_fu_3716_p2[15:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln828_reg_3902 == 1'd1) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln825_fu_2632_p2 == 1'd0))) begin
        zext_ln830_reg_3936[3 : 0] <= zext_ln830_fu_2644_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (icmp_ln898_fu_3305_p2 == 1'd0) & (icmp_ln896_reg_3942 == 1'd0))) begin
        zext_ln900_reg_4447[3 : 0] <= zext_ln900_fu_3321_p1[3 : 0];
        zext_ln904_reg_4442[3 : 0] <= zext_ln904_fu_3317_p1[3 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln807_fu_2346_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        biases_layer6_V_ce0 = 1'b1;
    end else begin
        biases_layer6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        channel_from_prev_ou_address0 = zext_ln203_39_fu_3563_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        channel_from_prev_ou_address0 = grp_CORRELATE_1_fu_2251_prev_output_channel_V_address0;
    end else begin
        channel_from_prev_ou_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        channel_from_prev_ou_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        channel_from_prev_ou_ce0 = grp_CORRELATE_1_fu_2251_prev_output_channel_V_ce0;
    end else begin
        channel_from_prev_ou_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        channel_from_prev_ou_we0 = 1'b1;
    end else begin
        channel_from_prev_ou_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_data_V_blk_n = corr5_out_V_data_V_empty_n;
    end else begin
        corr5_out_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_data_V_read = 1'b1;
    end else begin
        corr5_out_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_dest_V_blk_n = corr5_out_V_dest_V_empty_n;
    end else begin
        corr5_out_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_dest_V_read = 1'b1;
    end else begin
        corr5_out_V_dest_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_id_V_blk_n = corr5_out_V_id_V_empty_n;
    end else begin
        corr5_out_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_id_V_read = 1'b1;
    end else begin
        corr5_out_V_id_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_keep_V_blk_n = corr5_out_V_keep_V_empty_n;
    end else begin
        corr5_out_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_keep_V_read = 1'b1;
    end else begin
        corr5_out_V_keep_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_last_V_blk_n = corr5_out_V_last_V_empty_n;
    end else begin
        corr5_out_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_last_V_read = 1'b1;
    end else begin
        corr5_out_V_last_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_user_V_blk_n = corr5_out_V_user_V_empty_n;
    end else begin
        corr5_out_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_user_V_read = 1'b1;
    end else begin
        corr5_out_V_user_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_valid_V_blk_n = corr5_out_V_valid_V_empty_n;
    end else begin
        corr5_out_V_valid_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        corr5_out_V_valid_V_read = 1'b1;
    end else begin
        corr5_out_V_valid_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_data_V_blk_n = corr6_out_V_data_V_full_n;
    end else begin
        corr6_out_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op1057 == 1'b1))) begin
        corr6_out_V_data_V_write = 1'b1;
    end else begin
        corr6_out_V_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_dest_V_blk_n = corr6_out_V_dest_V_full_n;
    end else begin
        corr6_out_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op1057 == 1'b1))) begin
        corr6_out_V_dest_V_write = 1'b1;
    end else begin
        corr6_out_V_dest_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_id_V_blk_n = corr6_out_V_id_V_full_n;
    end else begin
        corr6_out_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op1057 == 1'b1))) begin
        corr6_out_V_id_V_write = 1'b1;
    end else begin
        corr6_out_V_id_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_keep_V_blk_n = corr6_out_V_keep_V_full_n;
    end else begin
        corr6_out_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op1057 == 1'b1))) begin
        corr6_out_V_keep_V_write = 1'b1;
    end else begin
        corr6_out_V_keep_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_last_V_blk_n = corr6_out_V_last_V_full_n;
    end else begin
        corr6_out_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op1057 == 1'b1))) begin
        corr6_out_V_last_V_write = 1'b1;
    end else begin
        corr6_out_V_last_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_user_V_blk_n = corr6_out_V_user_V_full_n;
    end else begin
        corr6_out_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op1057 == 1'b1))) begin
        corr6_out_V_user_V_write = 1'b1;
    end else begin
        corr6_out_V_user_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        corr6_out_V_valid_V_blk_n = corr6_out_V_valid_V_full_n;
    end else begin
        corr6_out_V_valid_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op1057 == 1'b1))) begin
        corr6_out_V_valid_V_write = 1'b1;
    end else begin
        corr6_out_V_valid_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        correlate_img_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        correlate_img_address0 = grp_CORRELATE_1_fu_2251_correlate_img_V_address0;
    end else begin
        correlate_img_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        correlate_img_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        correlate_img_ce0 = grp_CORRELATE_1_fu_2251_correlate_img_V_ce0;
    end else begin
        correlate_img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        correlate_img_we0 = grp_CORRELATE_1_fu_2251_correlate_img_V_we0;
    end else begin
        correlate_img_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        img_channel_data_V_address0 = zext_ln203_38_fu_3553_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_data_V_address0 = zext_ln321_83_fu_3279_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_26_reg_4205;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_25_reg_4200;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_21_reg_4004;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1))) begin
        img_channel_data_V_address0 = img_channel_data_V_a_18_reg_3989;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_data_V_address0 = zext_ln321_59_fu_2949_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_data_V_address0 = zext_ln321_57_fu_2924_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_data_V_address0 = zext_ln321_56_fu_2908_p1;
    end else begin
        img_channel_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_data_V_address1 = zext_ln321_84_fu_3295_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_data_V_address1 = zext_ln321_77_fu_3244_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_data_V_address1 = zext_ln321_76_fu_3182_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_24_reg_4195;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1))) begin
        img_channel_data_V_address1 = img_channel_data_V_a_23_reg_4190;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_data_V_address1 = zext_ln321_70_fu_3083_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_19_reg_3994;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_20_reg_3999;
    end else begin
        img_channel_data_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_data_V_ce0 = 1'b1;
    end else begin
        img_channel_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_data_V_ce1 = 1'b1;
    end else begin
        img_channel_data_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_data_V_d0 = img_channel_data_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_data_V_d0 = corr5_out_V_data_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_data_V_d0 = img_channel_data_V_q0;
    end else begin
        img_channel_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_data_V_d1 = img_channel_data_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_data_V_d1 = corr5_out_V_data_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_data_V_d1 = img_channel_data_V_q0;
    end else begin
        img_channel_data_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_data_V_we0 = 1'b1;
    end else begin
        img_channel_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)))) begin
        img_channel_data_V_we1 = 1'b1;
    end else begin
        img_channel_data_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        img_channel_dest_V_address0 = zext_ln321_61_fu_3757_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_dest_V_address0 = zext_ln321_83_fu_3279_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_27_reg_4305;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_26_reg_4300;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_22_reg_4104;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1))) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_19_reg_4089;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_dest_V_address0 = zext_ln321_59_fu_2949_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_dest_V_address0 = zext_ln321_57_fu_2924_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_dest_V_address0 = zext_ln321_56_fu_2908_p1;
    end else begin
        img_channel_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_dest_V_address1 = zext_ln321_84_fu_3295_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_dest_V_address1 = zext_ln321_77_fu_3244_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_dest_V_address1 = zext_ln321_76_fu_3182_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_25_reg_4295;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1))) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_24_reg_4290;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_dest_V_address1 = zext_ln321_70_fu_3083_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_20_reg_4094;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_21_reg_4099;
    end else begin
        img_channel_dest_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_dest_V_ce0 = 1'b1;
    end else begin
        img_channel_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_dest_V_ce1 = 1'b1;
    end else begin
        img_channel_dest_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_dest_V_d0 = img_channel_dest_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_dest_V_d0 = corr5_out_V_dest_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_dest_V_d0 = img_channel_dest_V_q0;
    end else begin
        img_channel_dest_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_dest_V_d1 = img_channel_dest_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_dest_V_d1 = corr5_out_V_dest_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_dest_V_d1 = img_channel_dest_V_q0;
    end else begin
        img_channel_dest_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_dest_V_we0 = 1'b1;
    end else begin
        img_channel_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)))) begin
        img_channel_dest_V_we1 = 1'b1;
    end else begin
        img_channel_dest_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        img_channel_id_V_address0 = zext_ln321_61_fu_3757_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_id_V_address0 = zext_ln321_83_fu_3279_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_27_reg_4285;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_26_reg_4280;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_22_reg_4084;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1))) begin
        img_channel_id_V_address0 = img_channel_id_V_add_19_reg_4069;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_id_V_address0 = zext_ln321_59_fu_2949_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_id_V_address0 = zext_ln321_57_fu_2924_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_id_V_address0 = zext_ln321_56_fu_2908_p1;
    end else begin
        img_channel_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_id_V_address1 = zext_ln321_84_fu_3295_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_id_V_address1 = zext_ln321_77_fu_3244_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_id_V_address1 = zext_ln321_76_fu_3182_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_25_reg_4275;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1))) begin
        img_channel_id_V_address1 = img_channel_id_V_add_24_reg_4270;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_id_V_address1 = zext_ln321_70_fu_3083_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_20_reg_4074;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_21_reg_4079;
    end else begin
        img_channel_id_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_id_V_ce0 = 1'b1;
    end else begin
        img_channel_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_id_V_ce1 = 1'b1;
    end else begin
        img_channel_id_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_id_V_d0 = img_channel_id_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_id_V_d0 = corr5_out_V_id_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_id_V_d0 = img_channel_id_V_q0;
    end else begin
        img_channel_id_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_id_V_d1 = img_channel_id_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_id_V_d1 = corr5_out_V_id_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_id_V_d1 = img_channel_id_V_q0;
    end else begin
        img_channel_id_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_id_V_we0 = 1'b1;
    end else begin
        img_channel_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)))) begin
        img_channel_id_V_we1 = 1'b1;
    end else begin
        img_channel_id_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        img_channel_keep_V_address0 = zext_ln321_61_fu_3757_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_keep_V_address0 = zext_ln321_83_fu_3279_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_27_reg_4225;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_26_reg_4220;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_22_reg_4024;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1))) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_19_reg_4009;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_keep_V_address0 = zext_ln321_59_fu_2949_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_keep_V_address0 = zext_ln321_57_fu_2924_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_keep_V_address0 = zext_ln321_56_fu_2908_p1;
    end else begin
        img_channel_keep_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_keep_V_address1 = zext_ln321_84_fu_3295_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_keep_V_address1 = zext_ln321_77_fu_3244_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_keep_V_address1 = zext_ln321_76_fu_3182_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_25_reg_4215;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1))) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_24_reg_4210;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_keep_V_address1 = zext_ln321_70_fu_3083_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_20_reg_4014;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_21_reg_4019;
    end else begin
        img_channel_keep_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_keep_V_ce0 = 1'b1;
    end else begin
        img_channel_keep_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_keep_V_ce1 = 1'b1;
    end else begin
        img_channel_keep_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_keep_V_d0 = img_channel_keep_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_keep_V_d0 = corr5_out_V_keep_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_keep_V_d0 = img_channel_keep_V_q0;
    end else begin
        img_channel_keep_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_keep_V_d1 = img_channel_keep_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_keep_V_d1 = corr5_out_V_keep_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_keep_V_d1 = img_channel_keep_V_q0;
    end else begin
        img_channel_keep_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_keep_V_we0 = 1'b1;
    end else begin
        img_channel_keep_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)))) begin
        img_channel_keep_V_we1 = 1'b1;
    end else begin
        img_channel_keep_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        img_channel_last_V_address0 = zext_ln321_61_fu_3757_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_last_V_address0 = zext_ln321_83_fu_3279_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_27_reg_4265;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_26_reg_4260;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_22_reg_4064;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1))) begin
        img_channel_last_V_address0 = img_channel_last_V_a_19_reg_4049;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_last_V_address0 = zext_ln321_59_fu_2949_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_last_V_address0 = zext_ln321_57_fu_2924_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_last_V_address0 = zext_ln321_56_fu_2908_p1;
    end else begin
        img_channel_last_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_last_V_address1 = zext_ln321_84_fu_3295_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_last_V_address1 = zext_ln321_77_fu_3244_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_last_V_address1 = zext_ln321_76_fu_3182_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_25_reg_4255;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1))) begin
        img_channel_last_V_address1 = img_channel_last_V_a_24_reg_4250;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_last_V_address1 = zext_ln321_70_fu_3083_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_20_reg_4054;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_21_reg_4059;
    end else begin
        img_channel_last_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_last_V_ce0 = 1'b1;
    end else begin
        img_channel_last_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_last_V_ce1 = 1'b1;
    end else begin
        img_channel_last_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_last_V_d0 = img_channel_last_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_last_V_d0 = corr5_out_V_last_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_last_V_d0 = img_channel_last_V_q0;
    end else begin
        img_channel_last_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_last_V_d1 = img_channel_last_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_last_V_d1 = corr5_out_V_last_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_last_V_d1 = img_channel_last_V_q0;
    end else begin
        img_channel_last_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_last_V_we0 = 1'b1;
    end else begin
        img_channel_last_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)))) begin
        img_channel_last_V_we1 = 1'b1;
    end else begin
        img_channel_last_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        img_channel_user_V_address0 = zext_ln321_61_fu_3757_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_user_V_address0 = zext_ln321_83_fu_3279_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_25_reg_4245;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_24_reg_4240;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_20_reg_4044;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1))) begin
        img_channel_user_V_address0 = img_channel_user_V_a_17_reg_4029;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_user_V_address0 = zext_ln321_59_fu_2949_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_user_V_address0 = zext_ln321_57_fu_2924_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_user_V_address0 = zext_ln321_56_fu_2908_p1;
    end else begin
        img_channel_user_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_user_V_address1 = zext_ln321_84_fu_3295_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_user_V_address1 = zext_ln321_77_fu_3244_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_user_V_address1 = zext_ln321_76_fu_3182_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_23_reg_4235;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1))) begin
        img_channel_user_V_address1 = img_channel_user_V_a_22_reg_4230;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_user_V_address1 = zext_ln321_70_fu_3083_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_18_reg_4034;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_19_reg_4039;
    end else begin
        img_channel_user_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_user_V_ce0 = 1'b1;
    end else begin
        img_channel_user_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_user_V_ce1 = 1'b1;
    end else begin
        img_channel_user_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_user_V_d0 = img_channel_user_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_user_V_d0 = corr5_out_V_user_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_user_V_d0 = img_channel_user_V_q0;
    end else begin
        img_channel_user_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_user_V_d1 = img_channel_user_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_user_V_d1 = corr5_out_V_user_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_user_V_d1 = img_channel_user_V_q0;
    end else begin
        img_channel_user_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_user_V_we0 = 1'b1;
    end else begin
        img_channel_user_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)))) begin
        img_channel_user_V_we1 = 1'b1;
    end else begin
        img_channel_user_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        img_channel_valid_V_address0 = zext_ln321_83_fu_3279_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_35_reg_4185;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_34_reg_4180;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_28_reg_3984;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1))) begin
        img_channel_valid_V_address0 = img_channel_valid_V_25_reg_3969;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_valid_V_address0 = zext_ln321_59_fu_2949_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_channel_valid_V_address0 = zext_ln321_57_fu_2924_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_channel_valid_V_address0 = zext_ln321_56_fu_2908_p1;
    end else begin
        img_channel_valid_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        img_channel_valid_V_address1 = zext_ln321_84_fu_3295_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_valid_V_address1 = zext_ln321_77_fu_3244_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_channel_valid_V_address1 = zext_ln321_76_fu_3182_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_33_reg_4175;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1))) begin
        img_channel_valid_V_address1 = img_channel_valid_V_32_reg_4170;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_valid_V_address1 = zext_ln321_70_fu_3083_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_26_reg_3974;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_27_reg_3979;
    end else begin
        img_channel_valid_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_valid_V_ce0 = 1'b1;
    end else begin
        img_channel_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31)))) begin
        img_channel_valid_V_ce1 = 1'b1;
    end else begin
        img_channel_valid_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_channel_valid_V_d0 = img_channel_valid_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
        img_channel_valid_V_d0 = corr5_out_V_valid_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        img_channel_valid_V_d0 = img_channel_valid_V_q0;
    end else begin
        img_channel_valid_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state36))) begin
        img_channel_valid_V_d1 = img_channel_valid_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
        img_channel_valid_V_d1 = corr5_out_V_valid_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state38))) begin
        img_channel_valid_V_d1 = img_channel_valid_V_q0;
    end else begin
        img_channel_valid_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0)))) begin
        img_channel_valid_V_we0 = 1'b1;
    end else begin
        img_channel_valid_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | ((1'b1 == ap_CS_fsm_state34) & (or_ln860_reg_3924 == 1'd0)) | ((icmp_ln841_reg_3906 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | (~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0)))) begin
        img_channel_valid_V_we1 = 1'b1;
    end else begin
        img_channel_valid_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln807_fu_2346_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_0_data_V_address0 = out_layer_0_data_V_11_reg_4653;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_0_data_V_address0 = zext_ln921_fu_3622_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_0_data_V_address0 = out_layer_0_data_V_9_reg_4537;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_0_data_V_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_layer_0_data_V_address0 = zext_ln821_fu_2370_p1;
    end else begin
        out_layer_0_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_0_data_V_ce0 = 1'b1;
    end else begin
        out_layer_0_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_0_data_V_d0 = {{ret_V_fu_3716_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_0_data_V_d0 = add_ln703_reg_4602;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_layer_0_data_V_d0 = 12'd0;
    end else begin
        out_layer_0_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_2172 == 4'd0)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln819_fu_2358_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_2172 == 4'd0)))) begin
        out_layer_0_data_V_we0 = 1'b1;
    end else begin
        out_layer_0_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_layer_0_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_0_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_10_data_V_address0 = out_layer_10_data_V_4_reg_4703;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_10_data_V_address0 = zext_ln921_fu_3622_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_10_data_V_address0 = out_layer_10_data_V_2_reg_4587;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_10_data_V_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out_layer_10_data_V_address0 = zext_ln821_10_fu_2540_p1;
    end else begin
        out_layer_10_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_10_data_V_ce0 = 1'b1;
    end else begin
        out_layer_10_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_10_data_V_d0 = {{ret_V_fu_3716_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_10_data_V_d0 = add_ln703_reg_4602;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out_layer_10_data_V_d0 = 12'd0;
    end else begin
        out_layer_10_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_2172 == 4'd10)) | ((1'b1 == ap_CS_fsm_state23) & (icmp_ln819_10_fu_2528_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_2172 == 4'd10)))) begin
        out_layer_10_data_V_we0 = 1'b1;
    end else begin
        out_layer_10_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_layer_10_valid_s_ce0 = 1'b1;
    end else begin
        out_layer_10_valid_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_11_data_V_address0 = out_layer_11_data_V_4_reg_4708;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_11_data_V_address0 = zext_ln921_fu_3622_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_11_data_V_address0 = out_layer_11_data_V_2_reg_4592;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_11_data_V_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out_layer_11_data_V_address0 = zext_ln821_11_fu_2557_p1;
    end else begin
        out_layer_11_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_11_data_V_ce0 = 1'b1;
    end else begin
        out_layer_11_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_11_data_V_d0 = {{ret_V_fu_3716_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_11_data_V_d0 = add_ln703_reg_4602;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out_layer_11_data_V_d0 = 12'd0;
    end else begin
        out_layer_11_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & ((current_filter_0_reg_2172 == 4'd11) | ((current_filter_0_reg_2172 == 4'd12) | ((current_filter_0_reg_2172 == 4'd13) | ((current_filter_0_reg_2172 == 4'd14) | (current_filter_0_reg_2172 == 4'd15)))))) | ((1'b1 == ap_CS_fsm_state25) & (icmp_ln819_11_fu_2545_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & ((current_filter_0_reg_2172 == 4'd11) | ((current_filter_0_reg_2172 == 4'd12) | ((current_filter_0_reg_2172 == 4'd13) | ((current_filter_0_reg_2172 == 4'd14) | (current_filter_0_reg_2172 == 4'd15)))))))) begin
        out_layer_11_data_V_we0 = 1'b1;
    end else begin
        out_layer_11_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_layer_11_valid_s_ce0 = 1'b1;
    end else begin
        out_layer_11_valid_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_1_data_V_address0 = out_layer_1_data_V_11_reg_4658;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_1_data_V_address0 = zext_ln921_fu_3622_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_1_data_V_address0 = out_layer_1_data_V_9_reg_4542;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_1_data_V_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_layer_1_data_V_address0 = zext_ln821_1_fu_2387_p1;
    end else begin
        out_layer_1_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_1_data_V_ce0 = 1'b1;
    end else begin
        out_layer_1_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_1_data_V_d0 = {{ret_V_fu_3716_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_1_data_V_d0 = add_ln703_reg_4602;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_layer_1_data_V_d0 = 12'd0;
    end else begin
        out_layer_1_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_2172 == 4'd1)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln819_1_fu_2375_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_2172 == 4'd1)))) begin
        out_layer_1_data_V_we0 = 1'b1;
    end else begin
        out_layer_1_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_layer_1_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_1_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_2_data_V_address0 = out_layer_2_data_V_7_reg_4663;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_2_data_V_address0 = zext_ln921_fu_3622_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_2_data_V_address0 = out_layer_2_data_V_5_reg_4547;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_2_data_V_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_layer_2_data_V_address0 = zext_ln821_2_fu_2404_p1;
    end else begin
        out_layer_2_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_2_data_V_ce0 = 1'b1;
    end else begin
        out_layer_2_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_2_data_V_d0 = {{ret_V_fu_3716_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_2_data_V_d0 = add_ln703_reg_4602;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_layer_2_data_V_d0 = 12'd0;
    end else begin
        out_layer_2_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_2172 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln819_2_fu_2392_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_2172 == 4'd2)))) begin
        out_layer_2_data_V_we0 = 1'b1;
    end else begin
        out_layer_2_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_layer_2_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_2_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_3_data_V_address0 = out_layer_3_data_V_7_reg_4668;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_3_data_V_address0 = zext_ln921_fu_3622_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_3_data_V_address0 = out_layer_3_data_V_5_reg_4552;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_3_data_V_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_layer_3_data_V_address0 = zext_ln821_3_fu_2421_p1;
    end else begin
        out_layer_3_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_3_data_V_ce0 = 1'b1;
    end else begin
        out_layer_3_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_3_data_V_d0 = {{ret_V_fu_3716_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_3_data_V_d0 = add_ln703_reg_4602;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_layer_3_data_V_d0 = 12'd0;
    end else begin
        out_layer_3_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_2172 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln819_3_fu_2409_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_2172 == 4'd3)))) begin
        out_layer_3_data_V_we0 = 1'b1;
    end else begin
        out_layer_3_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_layer_3_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_3_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_4_data_V_address0 = out_layer_4_data_V_7_reg_4673;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_4_data_V_address0 = zext_ln921_fu_3622_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_4_data_V_address0 = out_layer_4_data_V_5_reg_4557;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_4_data_V_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_layer_4_data_V_address0 = zext_ln821_4_fu_2438_p1;
    end else begin
        out_layer_4_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_4_data_V_ce0 = 1'b1;
    end else begin
        out_layer_4_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_4_data_V_d0 = {{ret_V_fu_3716_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_4_data_V_d0 = add_ln703_reg_4602;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_layer_4_data_V_d0 = 12'd0;
    end else begin
        out_layer_4_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_2172 == 4'd4)) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln819_4_fu_2426_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_2172 == 4'd4)))) begin
        out_layer_4_data_V_we0 = 1'b1;
    end else begin
        out_layer_4_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_layer_4_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_4_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_5_data_V_address0 = out_layer_5_data_V_7_reg_4678;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_5_data_V_address0 = zext_ln921_fu_3622_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_5_data_V_address0 = out_layer_5_data_V_5_reg_4562;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_5_data_V_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_layer_5_data_V_address0 = zext_ln821_5_fu_2455_p1;
    end else begin
        out_layer_5_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_5_data_V_ce0 = 1'b1;
    end else begin
        out_layer_5_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_5_data_V_d0 = {{ret_V_fu_3716_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_5_data_V_d0 = add_ln703_reg_4602;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_layer_5_data_V_d0 = 12'd0;
    end else begin
        out_layer_5_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_2172 == 4'd5)) | ((1'b1 == ap_CS_fsm_state13) & (icmp_ln819_5_fu_2443_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_2172 == 4'd5)))) begin
        out_layer_5_data_V_we0 = 1'b1;
    end else begin
        out_layer_5_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_layer_5_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_5_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_6_data_V_address0 = out_layer_6_data_V_3_reg_4683;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_6_data_V_address0 = zext_ln921_fu_3622_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_6_data_V_address0 = out_layer_6_data_V_1_reg_4567;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_6_data_V_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_layer_6_data_V_address0 = zext_ln821_6_fu_2472_p1;
    end else begin
        out_layer_6_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_6_data_V_ce0 = 1'b1;
    end else begin
        out_layer_6_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_6_data_V_d0 = {{ret_V_fu_3716_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_6_data_V_d0 = add_ln703_reg_4602;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_layer_6_data_V_d0 = 12'd0;
    end else begin
        out_layer_6_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_2172 == 4'd6)) | ((1'b1 == ap_CS_fsm_state15) & (icmp_ln819_6_fu_2460_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_2172 == 4'd6)))) begin
        out_layer_6_data_V_we0 = 1'b1;
    end else begin
        out_layer_6_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_layer_6_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_6_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_7_data_V_address0 = out_layer_7_data_V_3_reg_4688;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_7_data_V_address0 = zext_ln921_fu_3622_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_7_data_V_address0 = out_layer_7_data_V_1_reg_4572;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_7_data_V_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        out_layer_7_data_V_address0 = zext_ln821_7_fu_2489_p1;
    end else begin
        out_layer_7_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_7_data_V_ce0 = 1'b1;
    end else begin
        out_layer_7_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_7_data_V_d0 = {{ret_V_fu_3716_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_7_data_V_d0 = add_ln703_reg_4602;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        out_layer_7_data_V_d0 = 12'd0;
    end else begin
        out_layer_7_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_2172 == 4'd7)) | ((1'b1 == ap_CS_fsm_state17) & (icmp_ln819_7_fu_2477_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_2172 == 4'd7)))) begin
        out_layer_7_data_V_we0 = 1'b1;
    end else begin
        out_layer_7_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_layer_7_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_7_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_8_data_V_address0 = out_layer_8_data_V_3_reg_4693;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_8_data_V_address0 = zext_ln921_fu_3622_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_8_data_V_address0 = out_layer_8_data_V_1_reg_4577;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_8_data_V_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_layer_8_data_V_address0 = zext_ln821_8_fu_2506_p1;
    end else begin
        out_layer_8_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_8_data_V_ce0 = 1'b1;
    end else begin
        out_layer_8_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_8_data_V_d0 = {{ret_V_fu_3716_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_8_data_V_d0 = add_ln703_reg_4602;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_layer_8_data_V_d0 = 12'd0;
    end else begin
        out_layer_8_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_2172 == 4'd8)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln819_8_fu_2494_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_2172 == 4'd8)))) begin
        out_layer_8_data_V_we0 = 1'b1;
    end else begin
        out_layer_8_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_layer_8_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_8_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_9_data_V_address0 = out_layer_9_data_V_3_reg_4698;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_9_data_V_address0 = zext_ln921_fu_3622_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_9_data_V_address0 = out_layer_9_data_V_1_reg_4582;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_9_data_V_address0 = zext_ln916_fu_3579_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_layer_9_data_V_address0 = zext_ln821_9_fu_2523_p1;
    end else begin
        out_layer_9_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state50))) begin
        out_layer_9_data_V_ce0 = 1'b1;
    end else begin
        out_layer_9_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        out_layer_9_data_V_d0 = {{ret_V_fu_3716_p2[15:4]}};
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_9_data_V_d0 = add_ln703_reg_4602;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_layer_9_data_V_d0 = 12'd0;
    end else begin
        out_layer_9_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (current_filter_0_reg_2172 == 4'd9)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln819_9_fu_2511_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & (current_filter_0_reg_2172 == 4'd9)))) begin
        out_layer_9_data_V_we0 = 1'b1;
    end else begin
        out_layer_9_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_layer_9_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_9_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        subfilter_layer_V_address0 = zext_ln904_1_fu_3415_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        subfilter_layer_V_address0 = grp_CORRELATE_1_fu_2251_filter_V_address0;
    end else begin
        subfilter_layer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        subfilter_layer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        subfilter_layer_V_ce0 = grp_CORRELATE_1_fu_2251_filter_V_ce0;
    end else begin
        subfilter_layer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        subfilter_layer_V_we0 = 1'b1;
    end else begin
        subfilter_layer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        weights_layer6_V_ce0 = 1'b1;
    end else begin
        weights_layer6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln807_fu_2346_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln819_fu_2358_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln819_1_fu_2375_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln819_2_fu_2392_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln819_3_fu_2409_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln819_4_fu_2426_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln819_5_fu_2443_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln819_6_fu_2460_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln819_7_fu_2477_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln819_8_fu_2494_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln819_9_fu_2511_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln819_10_fu_2528_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln819_11_fu_2545_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln825_fu_2632_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln841_reg_3906 == 1'd1) & (icmp_ln828_reg_3902 == 1'd0)) | ((icmp_ln830_fu_2648_p2 == 1'd1) & (icmp_ln841_reg_3906 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln841_reg_3906 == 1'd0) & (icmp_ln828_reg_3902 == 1'd0)) | ((icmp_ln830_fu_2648_p2 == 1'd1) & (icmp_ln841_reg_3906 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln832_fu_2887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state31 : begin
            if ((~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if ((~((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln844_fu_2934_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (or_ln860_reg_3924 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state33 : begin
            if ((~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if ((~((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln863_fu_3068_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_CS_fsm_state35) & ((icmp_ln881_fu_3157_p2 == 1'd1) | (1'd0 == and_ln879_reg_3914)))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & ((icmp_ln889_fu_3254_p2 == 1'd1) | (icmp_ln860_reg_3910 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln898_fu_3305_p2 == 1'd1) | (icmp_ln896_reg_3942 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln900_fu_3325_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((icmp_ln902_fu_3359_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln906_fu_3425_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((icmp_ln908_fu_3528_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (grp_CORRELATE_1_fu_2251_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((icmp_ln914_fu_3567_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((icmp_ln919_fu_3610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == ap_CS_fsm_state56) & (io_acc_block_signal_op1057 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln203_15_fu_3353_p2 = (zext_ln203_fu_3337_p1 + zext_ln203_28_fu_3349_p1);

assign add_ln203_16_fu_3375_p2 = (zext_ln203_29_fu_3371_p1 + add_ln203_15_reg_4465);

assign add_ln203_17_fu_3406_p2 = (zext_ln900_reg_4447 + sub_ln203_fu_3400_p2);

assign add_ln203_18_fu_3475_p2 = ($signed(sext_ln203_4_fu_3471_p1) + $signed(zext_ln203_reg_4460));

assign add_ln203_19_fu_3504_p2 = ($signed(sext_ln203_5_fu_3500_p1) + $signed(p_shl17_cast_fu_3484_p3));

assign add_ln203_20_fu_3522_p2 = (zext_ln203_33_fu_3457_p1 + zext_ln203_35_fu_3518_p1);

assign add_ln203_21_fu_3548_p2 = (add_ln203_19_reg_4501 + zext_ln203_37_fu_3544_p1);

assign add_ln203_22_fu_3558_p2 = (add_ln203_20_reg_4506 + zext_ln203_36_fu_3540_p1);

assign add_ln203_fu_3647_p2 = ($signed(trunc_ln703_fu_3638_p1) + $signed(sext_ln703_reg_4623));

assign add_ln321_29_fu_2723_p2 = ($signed(sext_ln321_7_fu_2719_p1) + $signed(p_shl_cast_fu_2703_p3));

assign add_ln321_30_fu_2763_p2 = ($signed(sext_ln321_8_fu_2759_p1) + $signed(zext_ln830_reg_3936));

assign add_ln321_31_fu_2792_p2 = ($signed(sext_ln321_9_fu_2788_p1) + $signed(p_shl11_cast_fu_2772_p3));

assign add_ln321_32_fu_2802_p2 = ($signed(zext_ln321_50_fu_2798_p1) + $signed(sext_ln321_reg_3918));

assign add_ln321_33_fu_2819_p2 = (shl_ln321_fu_2807_p2 + shl_ln321_1_fu_2813_p2);

assign add_ln321_34_fu_2853_p2 = (13'd64 + add_ln321_33_fu_2819_p2);

assign add_ln321_35_fu_2870_p2 = (13'd65 + add_ln321_33_fu_2819_p2);

assign add_ln321_36_fu_2903_p2 = (add_ln321_31_reg_3959 + zext_ln321_55_fu_2899_p1);

assign add_ln321_37_fu_2919_p2 = (add_ln321_29_reg_3954 + zext_ln321_55_fu_2899_p1);

assign add_ln321_38_fu_2944_p2 = (add_ln321_33_reg_3964 + zext_ln321_58_fu_2940_p1);

assign add_ln321_39_fu_3747_p2 = ($signed(zext_ln321_60_fu_3744_p1) + $signed(9'd280));

assign add_ln321_40_fu_2990_p2 = (zext_ln321_63_fu_2986_p1 + zext_ln321_62_fu_2974_p1);

assign add_ln321_41_fu_3000_p2 = (zext_ln321_64_fu_2996_p1 + 12'd1584);

assign add_ln321_42_fu_3017_p2 = (zext_ln321_64_fu_2996_p1 + 12'd1585);

assign add_ln321_43_fu_3034_p2 = (zext_ln321_64_fu_2996_p1 + 12'd1648);

assign add_ln321_44_fu_3051_p2 = (zext_ln321_64_fu_2996_p1 + 12'd1649);

assign add_ln321_45_fu_3078_p2 = (add_ln321_41_reg_4165 + zext_ln321_69_fu_3074_p1);

assign add_ln321_46_fu_3128_p2 = (zext_ln321_72_fu_3112_p1 + zext_ln321_73_fu_3124_p1);

assign add_ln321_47_fu_3134_p2 = ($signed(zext_ln321_71_fu_3100_p1) + $signed(sext_ln321_reg_3918));

assign add_ln321_48_fu_3151_p2 = (shl_ln321_2_fu_3139_p2 + shl_ln321_3_fu_3145_p2);

assign add_ln321_49_fu_3177_p2 = (add_ln321_46_reg_4318 + zext_ln321_75_fu_3173_p1);

assign add_ln321_50_fu_3193_p2 = (add_ln321_48_reg_4323 + zext_ln321_74_fu_3169_p1);

assign add_ln321_51_fu_3222_p2 = (zext_ln321_79_fu_3218_p1 + zext_ln321_78_fu_3206_p1);

assign add_ln321_52_fu_3232_p2 = (add_ln321_51_fu_3222_p2 + 11'd792);

assign add_ln321_53_fu_3238_p2 = (zext_ln321_80_fu_3228_p1 + 12'd1584);

assign add_ln321_54_fu_3274_p2 = (add_ln321_52_reg_4376 + zext_ln321_82_fu_3270_p1);

assign add_ln321_55_fu_3290_p2 = (add_ln321_53_reg_4381 + zext_ln321_81_fu_3266_p1);

assign add_ln321_fu_2694_p2 = ($signed(sext_ln321_6_fu_2690_p1) + $signed(zext_ln830_reg_3936));

assign add_ln703_fu_3596_p2 = (correlate_img_q0 + grp_fu_2316_p14);

assign add_ln819_10_fu_2534_p2 = (j_0_10_reg_2072 + 7'd1);

assign add_ln819_11_fu_2551_p2 = (j_0_11_reg_2083 + 7'd1);

assign add_ln819_1_fu_2381_p2 = (j_0_1_reg_1973 + 7'd1);

assign add_ln819_2_fu_2398_p2 = (j_0_2_reg_1984 + 7'd1);

assign add_ln819_3_fu_2415_p2 = (j_0_3_reg_1995 + 7'd1);

assign add_ln819_4_fu_2432_p2 = (j_0_4_reg_2006 + 7'd1);

assign add_ln819_5_fu_2449_p2 = (j_0_5_reg_2017 + 7'd1);

assign add_ln819_6_fu_2466_p2 = (j_0_6_reg_2028 + 7'd1);

assign add_ln819_7_fu_2483_p2 = (j_0_7_reg_2039 + 7'd1);

assign add_ln819_8_fu_2500_p2 = (j_0_8_reg_2050 + 7'd1);

assign add_ln819_9_fu_2517_p2 = (j_0_9_reg_2061 + 7'd1);

assign add_ln819_fu_2364_p2 = (j_0_0_reg_1962 + 7'd1);

assign and_ln879_fu_2586_p2 = (icmp_ln879_fu_2580_p2 & grp_fu_2268_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state31 = ((io_acc_block_signal_op454 == 1'b0) & (icmp_ln844_fu_2934_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state33 = ((io_acc_block_signal_op572 == 1'b0) & (icmp_ln863_fu_3068_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign aux_sum_V_fu_3642_p2 = ($signed(grp_fu_2316_p14) + $signed(sext_ln1265_reg_4618));

assign biases_layer6_V_address0 = zext_ln904_reg_4442;

assign corr6_out_V_data_V_din = tmp_data_V_reg_4729;

assign corr6_out_V_dest_V_din = img_channel_dest_V_q0;

assign corr6_out_V_id_V_din = img_channel_id_V_q0;

assign corr6_out_V_keep_V_din = img_channel_keep_V_q0;

assign corr6_out_V_last_V_din = img_channel_last_V_q0;

assign corr6_out_V_user_V_din = img_channel_user_V_q0;

assign corr6_out_V_valid_V_din = tmp_valid_V_4_fu_3766_p14;

assign current_filter_fu_3311_p2 = (current_filter_0_reg_2172 + 4'd1);

assign current_input_channe_4_fu_2638_p2 = (current_input_channe_reg_2094 + 4'd1);

assign current_input_channe_5_fu_3331_p2 = (current_input_channe_7_reg_2184 + 4'd1);

assign filter_line_fu_2654_p2 = (filter_line_0_reg_2106 + 2'd1);

assign grp_CORRELATE_1_fu_2251_ap_start = grp_CORRELATE_1_fu_2251_ap_start_reg;

assign grp_fu_2258_p4 = {{row_idx_0_reg_1950[6:1]}};

assign grp_fu_2268_p2 = ((grp_fu_2258_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_3652_p2 = (($signed(aux_sum_V_fu_3642_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln807_fu_2346_p2 = ((row_idx_0_reg_1950 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln819_10_fu_2528_p2 = ((j_0_10_reg_2072 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln819_11_fu_2545_p2 = ((j_0_11_reg_2083 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln819_1_fu_2375_p2 = ((j_0_1_reg_1973 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln819_2_fu_2392_p2 = ((j_0_2_reg_1984 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln819_3_fu_2409_p2 = ((j_0_3_reg_1995 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln819_4_fu_2426_p2 = ((j_0_4_reg_2006 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln819_5_fu_2443_p2 = ((j_0_5_reg_2017 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln819_6_fu_2460_p2 = ((j_0_6_reg_2028 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln819_7_fu_2477_p2 = ((j_0_7_reg_2039 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln819_8_fu_2494_p2 = ((j_0_8_reg_2050 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln819_9_fu_2511_p2 = ((j_0_9_reg_2061 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln819_fu_2358_p2 = ((j_0_0_reg_1962 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln825_fu_2632_p2 = ((current_input_channe_reg_2094 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln828_fu_2562_p2 = ((row_idx_0_reg_1950 > 7'd2) ? 1'b1 : 1'b0);

assign icmp_ln830_fu_2648_p2 = ((filter_line_0_reg_2106 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln832_fu_2887_p2 = ((index_input_element_s_reg_2117 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln841_fu_2568_p2 = ((row_idx_0_reg_1950 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln844_fu_2934_p2 = ((index_input_element1_reg_2128 == 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln860_fu_2574_p2 = ((row_idx_0_reg_1950 > 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln863_fu_3068_p2 = ((index_input_element2_reg_2139 == 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2580_p2 = ((row_idx_0_reg_1950 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln881_fu_3157_p2 = ((index_input_element2_4_reg_2150 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln889_fu_3254_p2 = ((index_input_element2_5_reg_2161 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln898_fu_3305_p2 = ((current_filter_0_reg_2172 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln900_fu_3325_p2 = ((current_input_channe_7_reg_2184 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln902_fu_3359_p2 = ((subfilter_element_0_reg_2195 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln906_fu_3425_p2 = ((input_line_0_reg_2207 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln908_fu_3528_p2 = ((index_input_element2_6_reg_2218 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln914_fu_3567_p2 = ((index_input_element2_7_reg_2229 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln919_fu_3610_p2 = ((index_input_element2_8_reg_2240 == 7'd64) ? 1'b1 : 1'b0);

assign index_input_element_10_fu_3534_p2 = (index_input_element2_6_reg_2218 + 7'd1);

assign index_input_element_11_fu_3094_p2 = (index_input_element2_reg_2139 + 7'd1);

assign index_input_element_12_fu_3573_p2 = (index_input_element2_7_reg_2229 + 7'd1);

assign index_input_element_13_fu_3163_p2 = (index_input_element2_4_reg_2150 + 7'd1);

assign index_input_element_14_fu_3260_p2 = (index_input_element2_5_reg_2161 + 7'd1);

assign index_input_element_8_fu_2960_p2 = (index_input_element1_reg_2128 + 7'd1);

assign index_input_element_9_fu_3616_p2 = (index_input_element2_8_reg_2240 + 7'd1);

assign index_input_element_fu_2893_p2 = (index_input_element_s_reg_2117 + 7'd1);

assign input_line_fu_3431_p2 = (input_line_0_reg_2207 + 2'd1);

assign io_acc_block_signal_op1057 = (corr6_out_V_valid_V_full_n & corr6_out_V_user_V_full_n & corr6_out_V_last_V_full_n & corr6_out_V_keep_V_full_n & corr6_out_V_id_V_full_n & corr6_out_V_dest_V_full_n & corr6_out_V_data_V_full_n);

assign io_acc_block_signal_op454 = (corr5_out_V_valid_V_empty_n & corr5_out_V_user_V_empty_n & corr5_out_V_last_V_empty_n & corr5_out_V_keep_V_empty_n & corr5_out_V_id_V_empty_n & corr5_out_V_dest_V_empty_n & corr5_out_V_data_V_empty_n);

assign io_acc_block_signal_op572 = (corr5_out_V_valid_V_empty_n & corr5_out_V_user_V_empty_n & corr5_out_V_last_V_empty_n & corr5_out_V_keep_V_empty_n & corr5_out_V_id_V_empty_n & corr5_out_V_dest_V_empty_n & corr5_out_V_data_V_empty_n);

assign lhs_V_fu_3704_p3 = {{select_ln14_fu_3698_p3}, {4'd0}};

assign or_ln321_fu_2836_p2 = (13'd1 | add_ln321_33_fu_2819_p2);

assign or_ln860_fu_2626_p2 = (icmp_ln860_fu_2574_p2 | grp_fu_2268_p2);

assign out_layer_0_valid_V_address0 = zext_ln921_reg_4637;

assign out_layer_10_valid_s_address0 = zext_ln921_reg_4637;

assign out_layer_11_valid_s_address0 = zext_ln921_reg_4637;

assign out_layer_1_valid_V_address0 = zext_ln921_reg_4637;

assign out_layer_2_valid_V_address0 = zext_ln921_reg_4637;

assign out_layer_3_valid_V_address0 = zext_ln921_reg_4637;

assign out_layer_4_valid_V_address0 = zext_ln921_reg_4637;

assign out_layer_5_valid_V_address0 = zext_ln921_reg_4637;

assign out_layer_6_valid_V_address0 = zext_ln921_reg_4637;

assign out_layer_7_valid_V_address0 = zext_ln921_reg_4637;

assign out_layer_8_valid_V_address0 = zext_ln921_reg_4637;

assign out_layer_9_valid_V_address0 = zext_ln921_reg_4637;

assign p_shl11_cast_fu_2772_p3 = {{trunc_ln321_4_fu_2768_p1}, {6'd0}};

assign p_shl15_cast_fu_3380_p3 = {{add_ln203_16_fu_3375_p2}, {4'd0}};

assign p_shl17_cast_fu_3484_p3 = {{trunc_ln203_fu_3480_p1}, {6'd0}};

assign p_shl_cast_fu_2703_p3 = {{trunc_ln321_fu_2699_p1}, {6'd0}};

assign r_V_fu_3692_p2 = ($signed(shl_ln_fu_3674_p3) - $signed(sext_ln1118_fu_3688_p1));

assign ret_V_fu_3716_p2 = (r_V_fu_3692_p2 + zext_ln728_fu_3712_p1);

assign row_idx_fu_2352_p2 = (row_idx_0_reg_1950 + 7'd1);

assign select_ln14_fu_3698_p3 = ((icmp_ln1494_reg_4718[0:0] === 1'b1) ? add_ln203_reg_4713 : 11'd0);

assign select_ln7_fu_3666_p3 = ((tmp_39_fu_3658_p3[0:0] === 1'b1) ? aux_sum_V_fu_3642_p2 : 12'd0);

assign sext_ln1118_fu_3688_p1 = $signed(shl_ln1118_1_fu_3681_p3);

assign sext_ln1265_fu_3602_p0 = biases_layer6_V_q0;

assign sext_ln1265_fu_3602_p1 = sext_ln1265_fu_3602_p0;

assign sext_ln203_4_fu_3471_p1 = $signed(sub_ln203_2_fu_3465_p2);

assign sext_ln203_5_fu_3500_p1 = $signed(tmp_41_fu_3492_p3);

assign sext_ln321_10_fu_3753_p1 = $signed(add_ln321_39_fu_3747_p2);

assign sext_ln321_6_fu_2690_p1 = $signed(sub_ln321_3_fu_2684_p2);

assign sext_ln321_7_fu_2719_p1 = $signed(tmp_37_fu_2711_p3);

assign sext_ln321_8_fu_2759_p1 = $signed(sub_ln321_4_fu_2753_p2);

assign sext_ln321_9_fu_2788_p1 = $signed(tmp_38_fu_2780_p3);

assign sext_ln321_fu_2622_p1 = $signed(sub_ln321_fu_2616_p2);

assign sext_ln703_fu_3606_p0 = biases_layer6_V_q0;

assign sext_ln703_fu_3606_p1 = sext_ln703_fu_3606_p0;

assign shl_ln1118_1_fu_3681_p3 = {{select_ln7_reg_4723}, {2'd0}};

assign shl_ln321_1_fu_2813_p2 = add_ln321_32_fu_2802_p2 << 13'd1;

assign shl_ln321_2_fu_3139_p2 = add_ln321_47_fu_3134_p2 << 13'd6;

assign shl_ln321_3_fu_3145_p2 = add_ln321_47_fu_3134_p2 << 13'd1;

assign shl_ln321_fu_2807_p2 = add_ln321_32_fu_2802_p2 << 13'd6;

assign shl_ln_fu_3674_p3 = {{select_ln7_reg_4723}, {4'd0}};

assign start_out = real_start;

assign sub_ln203_2_fu_3465_p2 = (zext_ln203_32_fu_3445_p1 - zext_ln203_34_fu_3461_p1);

assign sub_ln203_fu_3400_p2 = (p_shl15_cast_fu_3380_p3 - zext_ln203_30_fu_3396_p1);

assign sub_ln321_3_fu_2684_p2 = (zext_ln321_46_fu_2668_p1 - zext_ln321_47_fu_2680_p1);

assign sub_ln321_4_fu_2753_p2 = (zext_ln321_48_fu_2737_p1 - zext_ln321_49_fu_2749_p1);

assign sub_ln321_fu_2616_p2 = (zext_ln321_fu_2600_p1 - zext_ln321_45_fu_2612_p1);

assign subfilter_element_fu_3365_p2 = (subfilter_element_0_reg_2195 + 4'd1);

assign subfilter_layer_V_d0 = $signed(weights_layer6_V_q0);

assign tmp_37_fu_2711_p3 = {{add_ln321_fu_2694_p2}, {1'd0}};

assign tmp_38_fu_2780_p3 = {{add_ln321_30_fu_2763_p2}, {1'd0}};

assign tmp_39_fu_3658_p3 = aux_sum_V_fu_3642_p2[32'd11];

assign tmp_40_fu_3388_p3 = {{add_ln203_16_fu_3375_p2}, {2'd0}};

assign tmp_41_fu_3492_p3 = {{add_ln203_18_fu_3475_p2}, {1'd0}};

assign tmp_44_fu_2592_p3 = {{row_idx_0_reg_1950}, {4'd0}};

assign tmp_45_fu_2604_p3 = {{row_idx_0_reg_1950}, {2'd0}};

assign tmp_46_fu_2660_p3 = {{filter_line_0_reg_2106}, {4'd0}};

assign tmp_47_fu_2672_p3 = {{filter_line_0_reg_2106}, {2'd0}};

assign tmp_48_fu_2729_p3 = {{filter_line_fu_2654_p2}, {4'd0}};

assign tmp_49_fu_2741_p3 = {{filter_line_fu_2654_p2}, {2'd0}};

assign tmp_50_fu_3341_p3 = {{current_input_channe_7_reg_2184}, {3'd0}};

assign tmp_51_fu_3437_p3 = {{input_line_0_reg_2207}, {4'd0}};

assign tmp_52_fu_3449_p3 = {{input_line_0_reg_2207}, {2'd0}};

assign tmp_53_fu_3510_p3 = {{input_line_0_reg_2207}, {6'd0}};

assign tmp_54_fu_2966_p3 = {{current_input_channe_reg_2094}, {6'd0}};

assign tmp_55_fu_2978_p3 = {{current_input_channe_reg_2094}, {1'd0}};

assign tmp_56_fu_3104_p3 = {{current_input_channe_reg_2094}, {6'd0}};

assign tmp_57_fu_3116_p3 = {{current_input_channe_reg_2094}, {1'd0}};

assign tmp_58_fu_3198_p3 = {{current_input_channe_reg_2094}, {6'd0}};

assign tmp_59_fu_3210_p3 = {{current_input_channe_reg_2094}, {1'd0}};

assign trunc_ln203_fu_3480_p1 = add_ln203_18_fu_3475_p2[6:0];

assign trunc_ln321_4_fu_2768_p1 = add_ln321_30_fu_2763_p2[6:0];

assign trunc_ln321_fu_2699_p1 = add_ln321_fu_2694_p2[6:0];

assign trunc_ln703_fu_3638_p1 = grp_fu_2316_p14[10:0];

assign weights_layer6_V_address0 = zext_ln203_31_fu_3411_p1;

assign zext_ln203_28_fu_3349_p1 = tmp_50_fu_3341_p3;

assign zext_ln203_29_fu_3371_p1 = subfilter_element_0_reg_2195;

assign zext_ln203_30_fu_3396_p1 = tmp_40_fu_3388_p3;

assign zext_ln203_31_fu_3411_p1 = add_ln203_17_reg_4483;

assign zext_ln203_32_fu_3445_p1 = tmp_51_fu_3437_p3;

assign zext_ln203_33_fu_3457_p1 = tmp_52_fu_3449_p3;

assign zext_ln203_34_fu_3461_p1 = tmp_52_fu_3449_p3;

assign zext_ln203_35_fu_3518_p1 = tmp_53_fu_3510_p3;

assign zext_ln203_36_fu_3540_p1 = index_input_element2_6_reg_2218;

assign zext_ln203_37_fu_3544_p1 = index_input_element2_6_reg_2218;

assign zext_ln203_38_fu_3553_p1 = add_ln203_21_fu_3548_p2;

assign zext_ln203_39_fu_3563_p1 = add_ln203_22_reg_4524;

assign zext_ln203_fu_3337_p1 = current_input_channe_7_reg_2184;

assign zext_ln321_45_fu_2612_p1 = tmp_45_fu_2604_p3;

assign zext_ln321_46_fu_2668_p1 = tmp_46_fu_2660_p3;

assign zext_ln321_47_fu_2680_p1 = tmp_47_fu_2672_p3;

assign zext_ln321_48_fu_2737_p1 = tmp_48_fu_2729_p3;

assign zext_ln321_49_fu_2749_p1 = tmp_49_fu_2741_p3;

assign zext_ln321_50_fu_2798_p1 = current_input_channe_reg_2094;

assign zext_ln321_51_fu_2825_p1 = add_ln321_33_fu_2819_p2;

assign zext_ln321_52_fu_2842_p1 = or_ln321_fu_2836_p2;

assign zext_ln321_53_fu_2859_p1 = add_ln321_34_fu_2853_p2;

assign zext_ln321_54_fu_2876_p1 = add_ln321_35_fu_2870_p2;

assign zext_ln321_55_fu_2899_p1 = index_input_element_s_reg_2117;

assign zext_ln321_56_fu_2908_p1 = add_ln321_36_fu_2903_p2;

assign zext_ln321_57_fu_2924_p1 = add_ln321_37_reg_4122;

assign zext_ln321_58_fu_2940_p1 = index_input_element1_reg_2128;

assign zext_ln321_59_fu_2949_p1 = add_ln321_38_fu_2944_p2;

assign zext_ln321_60_fu_3744_p1 = index_input_element_9_reg_4631;

assign zext_ln321_61_fu_3757_p1 = $unsigned(sext_ln321_10_fu_3753_p1);

assign zext_ln321_62_fu_2974_p1 = tmp_54_fu_2966_p3;

assign zext_ln321_63_fu_2986_p1 = tmp_55_fu_2978_p3;

assign zext_ln321_64_fu_2996_p1 = add_ln321_40_fu_2990_p2;

assign zext_ln321_65_fu_3006_p1 = add_ln321_41_fu_3000_p2;

assign zext_ln321_66_fu_3023_p1 = add_ln321_42_fu_3017_p2;

assign zext_ln321_67_fu_3040_p1 = add_ln321_43_fu_3034_p2;

assign zext_ln321_68_fu_3057_p1 = add_ln321_44_fu_3051_p2;

assign zext_ln321_69_fu_3074_p1 = index_input_element2_reg_2139;

assign zext_ln321_70_fu_3083_p1 = add_ln321_45_fu_3078_p2;

assign zext_ln321_71_fu_3100_p1 = current_input_channe_reg_2094;

assign zext_ln321_72_fu_3112_p1 = tmp_56_fu_3104_p3;

assign zext_ln321_73_fu_3124_p1 = tmp_57_fu_3116_p3;

assign zext_ln321_74_fu_3169_p1 = index_input_element2_4_reg_2150;

assign zext_ln321_75_fu_3173_p1 = index_input_element2_4_reg_2150;

assign zext_ln321_76_fu_3182_p1 = add_ln321_49_fu_3177_p2;

assign zext_ln321_77_fu_3244_p1 = add_ln321_50_reg_4341;

assign zext_ln321_78_fu_3206_p1 = tmp_58_fu_3198_p3;

assign zext_ln321_79_fu_3218_p1 = tmp_59_fu_3210_p3;

assign zext_ln321_80_fu_3228_p1 = add_ln321_51_fu_3222_p2;

assign zext_ln321_81_fu_3266_p1 = index_input_element2_5_reg_2161;

assign zext_ln321_82_fu_3270_p1 = index_input_element2_5_reg_2161;

assign zext_ln321_83_fu_3279_p1 = add_ln321_54_fu_3274_p2;

assign zext_ln321_84_fu_3295_p1 = add_ln321_55_reg_4399;

assign zext_ln321_fu_2600_p1 = tmp_44_fu_2592_p3;

assign zext_ln728_fu_3712_p1 = lhs_V_fu_3704_p3;

assign zext_ln821_10_fu_2540_p1 = j_0_10_reg_2072;

assign zext_ln821_11_fu_2557_p1 = j_0_11_reg_2083;

assign zext_ln821_1_fu_2387_p1 = j_0_1_reg_1973;

assign zext_ln821_2_fu_2404_p1 = j_0_2_reg_1984;

assign zext_ln821_3_fu_2421_p1 = j_0_3_reg_1995;

assign zext_ln821_4_fu_2438_p1 = j_0_4_reg_2006;

assign zext_ln821_5_fu_2455_p1 = j_0_5_reg_2017;

assign zext_ln821_6_fu_2472_p1 = j_0_6_reg_2028;

assign zext_ln821_7_fu_2489_p1 = j_0_7_reg_2039;

assign zext_ln821_8_fu_2506_p1 = j_0_8_reg_2050;

assign zext_ln821_9_fu_2523_p1 = j_0_9_reg_2061;

assign zext_ln821_fu_2370_p1 = j_0_0_reg_1962;

assign zext_ln830_fu_2644_p1 = current_input_channe_reg_2094;

assign zext_ln900_fu_3321_p1 = current_filter_0_reg_2172;

assign zext_ln904_1_fu_3415_p1 = subfilter_element_0_reg_2195;

assign zext_ln904_fu_3317_p1 = current_filter_0_reg_2172;

assign zext_ln916_fu_3579_p1 = index_input_element2_7_reg_2229;

assign zext_ln921_fu_3622_p1 = index_input_element2_8_reg_2240;

always @ (posedge ap_clk) begin
    sext_ln321_reg_3918[1:0] <= 2'b00;
    zext_ln830_reg_3936[7:4] <= 4'b0000;
    add_ln321_29_reg_3954[0] <= 1'b0;
    add_ln321_31_reg_3959[0] <= 1'b0;
    add_ln321_33_reg_3964[0] <= 1'b0;
    img_channel_valid_V_25_reg_3969[0] <= 1'b1;
    img_channel_valid_V_26_reg_3974[0] <= 1'b0;
    img_channel_valid_V_27_reg_3979[0] <= 1'b0;
    img_channel_valid_V_28_reg_3984[0] <= 1'b1;
    img_channel_data_V_a_18_reg_3989[0] <= 1'b1;
    img_channel_data_V_a_19_reg_3994[0] <= 1'b0;
    img_channel_data_V_a_20_reg_3999[0] <= 1'b0;
    img_channel_data_V_a_21_reg_4004[0] <= 1'b1;
    img_channel_keep_V_a_19_reg_4009[0] <= 1'b1;
    img_channel_keep_V_a_20_reg_4014[0] <= 1'b0;
    img_channel_keep_V_a_21_reg_4019[0] <= 1'b0;
    img_channel_keep_V_a_22_reg_4024[0] <= 1'b1;
    img_channel_user_V_a_17_reg_4029[0] <= 1'b1;
    img_channel_user_V_a_18_reg_4034[0] <= 1'b0;
    img_channel_user_V_a_19_reg_4039[0] <= 1'b0;
    img_channel_user_V_a_20_reg_4044[0] <= 1'b1;
    img_channel_last_V_a_19_reg_4049[0] <= 1'b1;
    img_channel_last_V_a_20_reg_4054[0] <= 1'b0;
    img_channel_last_V_a_21_reg_4059[0] <= 1'b0;
    img_channel_last_V_a_22_reg_4064[0] <= 1'b1;
    img_channel_id_V_add_19_reg_4069[0] <= 1'b1;
    img_channel_id_V_add_20_reg_4074[0] <= 1'b0;
    img_channel_id_V_add_21_reg_4079[0] <= 1'b0;
    img_channel_id_V_add_22_reg_4084[0] <= 1'b1;
    img_channel_dest_V_a_19_reg_4089[0] <= 1'b1;
    img_channel_dest_V_a_20_reg_4094[0] <= 1'b0;
    img_channel_dest_V_a_21_reg_4099[0] <= 1'b0;
    img_channel_dest_V_a_22_reg_4104[0] <= 1'b1;
    add_ln321_41_reg_4165[0] <= 1'b0;
    img_channel_valid_V_32_reg_4170[0] <= 1'b1;
    img_channel_valid_V_33_reg_4175[0] <= 1'b0;
    img_channel_valid_V_34_reg_4180[0] <= 1'b0;
    img_channel_valid_V_35_reg_4185[0] <= 1'b1;
    img_channel_data_V_a_23_reg_4190[0] <= 1'b1;
    img_channel_data_V_a_24_reg_4195[0] <= 1'b0;
    img_channel_data_V_a_25_reg_4200[0] <= 1'b0;
    img_channel_data_V_a_26_reg_4205[0] <= 1'b1;
    img_channel_keep_V_a_24_reg_4210[0] <= 1'b1;
    img_channel_keep_V_a_25_reg_4215[0] <= 1'b0;
    img_channel_keep_V_a_26_reg_4220[0] <= 1'b0;
    img_channel_keep_V_a_27_reg_4225[0] <= 1'b1;
    img_channel_user_V_a_22_reg_4230[0] <= 1'b1;
    img_channel_user_V_a_23_reg_4235[0] <= 1'b0;
    img_channel_user_V_a_24_reg_4240[0] <= 1'b0;
    img_channel_user_V_a_25_reg_4245[0] <= 1'b1;
    img_channel_last_V_a_24_reg_4250[0] <= 1'b1;
    img_channel_last_V_a_25_reg_4255[0] <= 1'b0;
    img_channel_last_V_a_26_reg_4260[0] <= 1'b0;
    img_channel_last_V_a_27_reg_4265[0] <= 1'b1;
    img_channel_id_V_add_24_reg_4270[0] <= 1'b1;
    img_channel_id_V_add_25_reg_4275[0] <= 1'b0;
    img_channel_id_V_add_26_reg_4280[0] <= 1'b0;
    img_channel_id_V_add_27_reg_4285[0] <= 1'b1;
    img_channel_dest_V_a_24_reg_4290[0] <= 1'b1;
    img_channel_dest_V_a_25_reg_4295[0] <= 1'b0;
    img_channel_dest_V_a_26_reg_4300[0] <= 1'b0;
    img_channel_dest_V_a_27_reg_4305[0] <= 1'b1;
    add_ln321_46_reg_4318[0] <= 1'b0;
    add_ln321_48_reg_4323[0] <= 1'b0;
    add_ln321_52_reg_4376[0] <= 1'b0;
    add_ln321_53_reg_4381[0] <= 1'b0;
    zext_ln904_reg_4442[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln900_reg_4447[11:4] <= 8'b00000000;
    zext_ln203_reg_4460[7:4] <= 4'b0000;
    add_ln203_19_reg_4501[0] <= 1'b0;
    add_ln203_20_reg_4506[1:0] <= 2'b00;
    zext_ln921_reg_4637[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //layer6
