Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 21 18:49:05 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Testing_IP_control_sets_placed.rpt
| Design       : Testing_IP
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      5 |            2 |
|     11 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              85 |           18 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |              11 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | INST_CNT/ce                    | INST_CNT/cnt_internal_value[2]_i_3_n_0 |                1 |              3 |
|  clk_IBUF_BUFG |                                |                                        |                3 |              5 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/lfsr_ce    | Simon_DUT/INST_LFSR/lfsr_rst           |                2 |              5 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/KEY_REG_CE | Simon_DUT/INST_LFSR/Q_reg[15]          |                6 |             11 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/E[0]       |                                        |                9 |             32 |
|  clk_IBUF_BUFG | Simon_DUT/INST_LFSR/KEY_REG_CE |                                        |                9 |             53 |
+----------------+--------------------------------+----------------------------------------+------------------+----------------+


