<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/broadcom/tg3/tg3-3.102/tg3.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_2eb02fd92a965ecd821875a0a052753b.html">broadcom</a>      </li>
      <li class="navelem"><a class="el" href="dir_199cef644a6ef55e069a984946d37cd6.html">tg3</a>      </li>
      <li class="navelem"><a class="el" href="dir_1a11bd845599883ef6f8a9938972609e.html">tg3-3.102</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">tg3.c</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * tg3.c: Broadcom Tigon3 ethernet driver.</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Copyright (C) 2001, 2002, 2003, 2004 David S. Miller (davem@redhat.com)</span>
<a name="l00005"></a>00005 <span class="comment"> * Copyright (C) 2001, 2002, 2003 Jeff Garzik (jgarzik@pobox.com)</span>
<a name="l00006"></a>00006 <span class="comment"> * Copyright (C) 2004 Sun Microsystems Inc.</span>
<a name="l00007"></a>00007 <span class="comment"> * Copyright (C) 2005-2009 Broadcom Corporation.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> * Firmware is:</span>
<a name="l00010"></a>00010 <span class="comment"> *  Derived from proprietary unpublished source code,</span>
<a name="l00011"></a>00011 <span class="comment"> *  Copyright (C) 2000-2003 Broadcom Corporation.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *  Permission is hereby granted for the distribution of this firmware</span>
<a name="l00014"></a>00014 <span class="comment"> *  data in hexadecimal or equivalent format, provided this copyright</span>
<a name="l00015"></a>00015 <span class="comment"> *  notice is accompanying it.</span>
<a name="l00016"></a>00016 <span class="comment"> */</span>
<a name="l00017"></a>00017 
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 <span class="preprocessor">#include &lt;linux/module.h&gt;</span>
<a name="l00020"></a>00020 <span class="preprocessor">#include &lt;linux/moduleparam.h&gt;</span>
<a name="l00021"></a>00021 <span class="preprocessor">#include &lt;linux/kernel.h&gt;</span>
<a name="l00022"></a>00022 <span class="preprocessor">#include &lt;linux/types.h&gt;</span>
<a name="l00023"></a>00023 <span class="preprocessor">#include &lt;linux/compiler.h&gt;</span>
<a name="l00024"></a>00024 <span class="preprocessor">#include &lt;linux/slab.h&gt;</span>
<a name="l00025"></a>00025 <span class="preprocessor">#include &lt;linux/delay.h&gt;</span>
<a name="l00026"></a>00026 <span class="preprocessor">#include &lt;linux/in.h&gt;</span>
<a name="l00027"></a>00027 <span class="preprocessor">#include &lt;linux/init.h&gt;</span>
<a name="l00028"></a>00028 <span class="preprocessor">#include &lt;linux/ioport.h&gt;</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &lt;linux/pci.h&gt;</span>
<a name="l00030"></a>00030 <span class="preprocessor">#include &lt;linux/netdevice.h&gt;</span>
<a name="l00031"></a>00031 <span class="preprocessor">#include &lt;linux/etherdevice.h&gt;</span>
<a name="l00032"></a>00032 <span class="preprocessor">#include &lt;linux/skbuff.h&gt;</span>
<a name="l00033"></a>00033 <span class="preprocessor">#include &lt;linux/ethtool.h&gt;</span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &lt;linux/mii.h&gt;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &lt;linux/phy.h&gt;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &lt;linux/brcmphy.h&gt;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &lt;linux/if_vlan.h&gt;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &lt;linux/ip.h&gt;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &lt;linux/tcp.h&gt;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;linux/workqueue.h&gt;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;linux/prefetch.h&gt;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;linux/dma-mapping.h&gt;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;linux/firmware.h&gt;</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#include &lt;net/checksum.h&gt;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &lt;net/ip.h&gt;</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#include &lt;asm/system.h&gt;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &lt;asm/io.h&gt;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &lt;asm/byteorder.h&gt;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &lt;asm/uaccess.h&gt;</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#ifdef CONFIG_SPARC</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#include &lt;asm/idprom.h&gt;</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include &lt;asm/prom.h&gt;</span>
<a name="l00056"></a>00056 <span class="preprocessor">#endif</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a>00058 <span class="preprocessor">#define BAR_0   0</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define BAR_2   2</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 <span class="preprocessor">#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define TG3_VLAN_TAG_USED 1</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="preprocessor">#define TG3_VLAN_TAG_USED 0</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span>
<a name="l00067"></a>00067 <span class="preprocessor">#include &quot;tg3.h&quot;</span>
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="comment">// AD PFRING</span>
<a name="l00070"></a>00070 <span class="preprocessor">#define HAVE_PF_RING</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span>
<a name="l00072"></a>00072 <span class="preprocessor">#ifdef HAVE_PF_RING</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#include &quot;../../../../kernel/linux/pf_ring.h&quot;</span>
<a name="l00074"></a>00074 <span class="preprocessor">#endif</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a>00076 
<a name="l00077"></a>00077 
<a name="l00078"></a>00078 <span class="preprocessor">#define DRV_MODULE_NAME     &quot;tg3&quot;</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define PFX DRV_MODULE_NAME &quot;: &quot;</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define DRV_MODULE_VERSION  &quot;3.102&quot;</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define DRV_MODULE_RELDATE  &quot;September 1, 2009&quot;</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00083"></a>00083 <span class="preprocessor">#define TG3_DEF_MAC_MODE    0</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define TG3_DEF_RX_MODE     0</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define TG3_DEF_TX_MODE     0</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define TG3_DEF_MSG_ENABLE    \</span>
<a name="l00087"></a>00087 <span class="preprocessor">    (NETIF_MSG_DRV      | \</span>
<a name="l00088"></a>00088 <span class="preprocessor">     NETIF_MSG_PROBE    | \</span>
<a name="l00089"></a>00089 <span class="preprocessor">     NETIF_MSG_LINK     | \</span>
<a name="l00090"></a>00090 <span class="preprocessor">     NETIF_MSG_TIMER    | \</span>
<a name="l00091"></a>00091 <span class="preprocessor">     NETIF_MSG_IFDOWN   | \</span>
<a name="l00092"></a>00092 <span class="preprocessor">     NETIF_MSG_IFUP     | \</span>
<a name="l00093"></a>00093 <span class="preprocessor">     NETIF_MSG_RX_ERR   | \</span>
<a name="l00094"></a>00094 <span class="preprocessor">     NETIF_MSG_TX_ERR)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 <span class="comment">/* length of time before we decide the hardware is borked,</span>
<a name="l00097"></a>00097 <span class="comment"> * and dev-&gt;tx_timeout() should be called to fix the problem</span>
<a name="l00098"></a>00098 <span class="comment"> */</span>
<a name="l00099"></a>00099 <span class="preprocessor">#define TG3_TX_TIMEOUT          (5 * HZ)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span>
<a name="l00101"></a>00101 <span class="comment">/* hardware minimum and maximum for a single frame&#39;s data payload */</span>
<a name="l00102"></a>00102 <span class="preprocessor">#define TG3_MIN_MTU         60</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define TG3_MAX_MTU(tp) \</span>
<a name="l00104"></a>00104 <span class="preprocessor">    ((tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_CAPABLE) ? 9000 : 1500)</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span>
<a name="l00106"></a>00106 <span class="comment">/* These numbers seem to be hard coded in the NIC firmware somehow.</span>
<a name="l00107"></a>00107 <span class="comment"> * You can&#39;t change the ring sizes, but you can change where you place</span>
<a name="l00108"></a>00108 <span class="comment"> * them in the NIC onboard memory.</span>
<a name="l00109"></a>00109 <span class="comment"> */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#define TG3_RX_RING_SIZE        512</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define TG3_DEF_RX_RING_PENDING     200</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define TG3_RX_JUMBO_RING_SIZE      256</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define TG3_DEF_RX_JUMBO_RING_PENDING   100</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define TG3_RSS_INDIR_TBL_SIZE 128</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>
<a name="l00116"></a>00116 <span class="comment">/* Do not place this n-ring entries value into the tp struct itself,</span>
<a name="l00117"></a>00117 <span class="comment"> * we really want to expose these constants to GCC so that modulo et</span>
<a name="l00118"></a>00118 <span class="comment"> * al.  operations are done with shifts and masks instead of with</span>
<a name="l00119"></a>00119 <span class="comment"> * hw multiply/modulo instructions.  Another solution would be to</span>
<a name="l00120"></a>00120 <span class="comment"> * replace things like &#39;% foo&#39; with &#39;&amp; (foo - 1)&#39;.</span>
<a name="l00121"></a>00121 <span class="comment"> */</span>
<a name="l00122"></a>00122 <span class="preprocessor">#define TG3_RX_RCB_RING_SIZE(tp)    \</span>
<a name="l00123"></a>00123 <span class="preprocessor">    (((tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_CAPABLE) &amp;&amp; \</span>
<a name="l00124"></a>00124 <span class="preprocessor">      !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS)) ? 1024 : 512)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126 <span class="preprocessor">#define TG3_TX_RING_SIZE        512</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define TG3_DEF_TX_RING_PENDING     (TG3_TX_RING_SIZE - 1)</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span>
<a name="l00129"></a>00129 <span class="preprocessor">#define TG3_RX_RING_BYTES   (sizeof(struct tg3_rx_buffer_desc) * \</span>
<a name="l00130"></a>00130 <span class="preprocessor">                 TG3_RX_RING_SIZE)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define TG3_RX_JUMBO_RING_BYTES (sizeof(struct tg3_ext_rx_buffer_desc) * \</span>
<a name="l00132"></a>00132 <span class="preprocessor">                 TG3_RX_JUMBO_RING_SIZE)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define TG3_RX_RCB_RING_BYTES(tp) (sizeof(struct tg3_rx_buffer_desc) * \</span>
<a name="l00134"></a>00134 <span class="preprocessor">                 TG3_RX_RCB_RING_SIZE(tp))</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define TG3_TX_RING_BYTES   (sizeof(struct tg3_tx_buffer_desc) * \</span>
<a name="l00136"></a>00136 <span class="preprocessor">                 TG3_TX_RING_SIZE)</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define NEXT_TX(N)      (((N) + 1) &amp; (TG3_TX_RING_SIZE - 1))</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>
<a name="l00139"></a>00139 <span class="preprocessor">#define TG3_DMA_BYTE_ENAB       64</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a>00141 <span class="preprocessor">#define TG3_RX_STD_DMA_SZ       1536</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define TG3_RX_JMB_DMA_SZ       9046</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a>00144 <span class="preprocessor">#define TG3_RX_DMA_TO_MAP_SZ(x)     ((x) + TG3_DMA_BYTE_ENAB)</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>
<a name="l00146"></a>00146 <span class="preprocessor">#define TG3_RX_STD_MAP_SZ       TG3_RX_DMA_TO_MAP_SZ(TG3_RX_STD_DMA_SZ)</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define TG3_RX_JMB_MAP_SZ       TG3_RX_DMA_TO_MAP_SZ(TG3_RX_JMB_DMA_SZ)</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span>
<a name="l00149"></a>00149 <span class="comment">/* minimum number of free TX descriptors required to wake up TX process */</span>
<a name="l00150"></a>00150 <span class="preprocessor">#define TG3_TX_WAKEUP_THRESH(tnapi)     ((tnapi)-&gt;tx_pending / 4)</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span>
<a name="l00152"></a>00152 <span class="preprocessor">#define TG3_RAW_IP_ALIGN 2</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a>00154 <span class="comment">/* number of ETHTOOL_GSTATS u64&#39;s */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#define TG3_NUM_STATS       (sizeof(struct tg3_ethtool_stats)/sizeof(u64))</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span>
<a name="l00157"></a>00157 <span class="preprocessor">#define TG3_NUM_TEST        6</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="preprocessor">#define FIRMWARE_TG3        &quot;tigon/tg3.bin&quot;</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define FIRMWARE_TG3TSO     &quot;tigon/tg3_tso.bin&quot;</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define FIRMWARE_TG3TSO5    &quot;tigon/tg3_tso5.bin&quot;</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 <span class="keyword">static</span> <span class="keywordtype">char</span> version[] __devinitdata =
<a name="l00164"></a>00164     DRV_MODULE_NAME <span class="stringliteral">&quot;.c:v&quot;</span> DRV_MODULE_VERSION <span class="stringliteral">&quot; (&quot;</span> DRV_MODULE_RELDATE <span class="stringliteral">&quot;)\n&quot;</span>;
<a name="l00165"></a>00165 
<a name="l00166"></a>00166 MODULE_AUTHOR(<span class="stringliteral">&quot;David S. Miller (davem@redhat.com) and Jeff Garzik (jgarzik@pobox.com)&quot;</span>);
<a name="l00167"></a>00167 MODULE_DESCRIPTION(<span class="stringliteral">&quot;Broadcom Tigon3 ethernet driver&quot;</span>);
<a name="l00168"></a>00168 MODULE_LICENSE(<span class="stringliteral">&quot;GPL&quot;</span>);
<a name="l00169"></a>00169 MODULE_VERSION(DRV_MODULE_VERSION);
<a name="l00170"></a>00170 MODULE_FIRMWARE(FIRMWARE_TG3);
<a name="l00171"></a>00171 MODULE_FIRMWARE(FIRMWARE_TG3TSO);
<a name="l00172"></a>00172 MODULE_FIRMWARE(FIRMWARE_TG3TSO5);
<a name="l00173"></a>00173 
<a name="l00174"></a>00174 <span class="preprocessor">#define TG3_RSS_MIN_NUM_MSIX_VECS   2</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>
<a name="l00176"></a>00176 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_debug = -1;  <span class="comment">/* -1 == use TG3_DEF_MSG_ENABLE as value */</span>
<a name="l00177"></a>00177 module_param(tg3_debug, <span class="keywordtype">int</span>, 0);
<a name="l00178"></a>00178 MODULE_PARM_DESC(tg3_debug, <span class="stringliteral">&quot;Tigon3 bitmapped debugging message enable value&quot;</span>);
<a name="l00179"></a>00179 
<a name="l00180"></a>00180 <span class="keyword">static</span> <span class="keyword">struct </span>pci_device_id tg3_pci_tbl[] = {
<a name="l00181"></a>00181     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5700)},
<a name="l00182"></a>00182     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5701)},
<a name="l00183"></a>00183     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702)},
<a name="l00184"></a>00184     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703)},
<a name="l00185"></a>00185     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704)},
<a name="l00186"></a>00186     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702FE)},
<a name="l00187"></a>00187     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705)},
<a name="l00188"></a>00188     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705_2)},
<a name="l00189"></a>00189     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705M)},
<a name="l00190"></a>00190     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705M_2)},
<a name="l00191"></a>00191     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702X)},
<a name="l00192"></a>00192     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703X)},
<a name="l00193"></a>00193     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704S)},
<a name="l00194"></a>00194     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702A3)},
<a name="l00195"></a>00195     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703A3)},
<a name="l00196"></a>00196     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5782)},
<a name="l00197"></a>00197     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5788)},
<a name="l00198"></a>00198     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5789)},
<a name="l00199"></a>00199     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5901)},
<a name="l00200"></a>00200     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5901_2)},
<a name="l00201"></a>00201     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704S_2)},
<a name="l00202"></a>00202     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705F)},
<a name="l00203"></a>00203     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5720)},
<a name="l00204"></a>00204     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5721)},
<a name="l00205"></a>00205     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5722)},
<a name="l00206"></a>00206     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5750)},
<a name="l00207"></a>00207     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751)},
<a name="l00208"></a>00208     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5750M)},
<a name="l00209"></a>00209     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751M)},
<a name="l00210"></a>00210     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751F)},
<a name="l00211"></a>00211     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752)},
<a name="l00212"></a>00212     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752M)},
<a name="l00213"></a>00213     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753)},
<a name="l00214"></a>00214     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753M)},
<a name="l00215"></a>00215     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753F)},
<a name="l00216"></a>00216     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5754)},
<a name="l00217"></a>00217     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5754M)},
<a name="l00218"></a>00218     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5755)},
<a name="l00219"></a>00219     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5755M)},
<a name="l00220"></a>00220     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5756)},
<a name="l00221"></a>00221     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5786)},
<a name="l00222"></a>00222     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787)},
<a name="l00223"></a>00223     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787M)},
<a name="l00224"></a>00224     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787F)},
<a name="l00225"></a>00225     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5714)},
<a name="l00226"></a>00226     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5714S)},
<a name="l00227"></a>00227     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5715)},
<a name="l00228"></a>00228     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5715S)},
<a name="l00229"></a>00229     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5780)},
<a name="l00230"></a>00230     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5780S)},
<a name="l00231"></a>00231     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5781)},
<a name="l00232"></a>00232     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5906)},
<a name="l00233"></a>00233     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5906M)},
<a name="l00234"></a>00234     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5784)},
<a name="l00235"></a>00235     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5764)},
<a name="l00236"></a>00236     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5723)},
<a name="l00237"></a>00237     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5761)},
<a name="l00238"></a>00238     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5761E)},
<a name="l00239"></a>00239     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5761S)},
<a name="l00240"></a>00240     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5761SE)},
<a name="l00241"></a>00241     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5785_G)},
<a name="l00242"></a>00242     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5785_F)},
<a name="l00243"></a>00243     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57780)},
<a name="l00244"></a>00244     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57760)},
<a name="l00245"></a>00245     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57790)},
<a name="l00246"></a>00246     {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57788)},
<a name="l00247"></a>00247     {PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_9DXX)},
<a name="l00248"></a>00248     {PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_9MXX)},
<a name="l00249"></a>00249     {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1000)},
<a name="l00250"></a>00250     {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1001)},
<a name="l00251"></a>00251     {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1003)},
<a name="l00252"></a>00252     {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC9100)},
<a name="l00253"></a>00253     {PCI_DEVICE(PCI_VENDOR_ID_APPLE, PCI_DEVICE_ID_APPLE_TIGON3)},
<a name="l00254"></a>00254     {}
<a name="l00255"></a>00255 };
<a name="l00256"></a>00256 
<a name="l00257"></a>00257 MODULE_DEVICE_TABLE(pci, tg3_pci_tbl);
<a name="l00258"></a>00258 
<a name="l00259"></a>00259 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>{
<a name="l00260"></a>00260     <span class="keyword">const</span> <span class="keywordtype">char</span> <span class="keywordtype">string</span>[ETH_GSTRING_LEN];
<a name="l00261"></a>00261 } ethtool_stats_keys[TG3_NUM_STATS] = {
<a name="l00262"></a>00262     { <span class="stringliteral">&quot;rx_octets&quot;</span> },
<a name="l00263"></a>00263     { <span class="stringliteral">&quot;rx_fragments&quot;</span> },
<a name="l00264"></a>00264     { <span class="stringliteral">&quot;rx_ucast_packets&quot;</span> },
<a name="l00265"></a>00265     { <span class="stringliteral">&quot;rx_mcast_packets&quot;</span> },
<a name="l00266"></a>00266     { <span class="stringliteral">&quot;rx_bcast_packets&quot;</span> },
<a name="l00267"></a>00267     { <span class="stringliteral">&quot;rx_fcs_errors&quot;</span> },
<a name="l00268"></a>00268     { <span class="stringliteral">&quot;rx_align_errors&quot;</span> },
<a name="l00269"></a>00269     { <span class="stringliteral">&quot;rx_xon_pause_rcvd&quot;</span> },
<a name="l00270"></a>00270     { <span class="stringliteral">&quot;rx_xoff_pause_rcvd&quot;</span> },
<a name="l00271"></a>00271     { <span class="stringliteral">&quot;rx_mac_ctrl_rcvd&quot;</span> },
<a name="l00272"></a>00272     { <span class="stringliteral">&quot;rx_xoff_entered&quot;</span> },
<a name="l00273"></a>00273     { <span class="stringliteral">&quot;rx_frame_too_long_errors&quot;</span> },
<a name="l00274"></a>00274     { <span class="stringliteral">&quot;rx_jabbers&quot;</span> },
<a name="l00275"></a>00275     { <span class="stringliteral">&quot;rx_undersize_packets&quot;</span> },
<a name="l00276"></a>00276     { <span class="stringliteral">&quot;rx_in_length_errors&quot;</span> },
<a name="l00277"></a>00277     { <span class="stringliteral">&quot;rx_out_length_errors&quot;</span> },
<a name="l00278"></a>00278     { <span class="stringliteral">&quot;rx_64_or_less_octet_packets&quot;</span> },
<a name="l00279"></a>00279     { <span class="stringliteral">&quot;rx_65_to_127_octet_packets&quot;</span> },
<a name="l00280"></a>00280     { <span class="stringliteral">&quot;rx_128_to_255_octet_packets&quot;</span> },
<a name="l00281"></a>00281     { <span class="stringliteral">&quot;rx_256_to_511_octet_packets&quot;</span> },
<a name="l00282"></a>00282     { <span class="stringliteral">&quot;rx_512_to_1023_octet_packets&quot;</span> },
<a name="l00283"></a>00283     { <span class="stringliteral">&quot;rx_1024_to_1522_octet_packets&quot;</span> },
<a name="l00284"></a>00284     { <span class="stringliteral">&quot;rx_1523_to_2047_octet_packets&quot;</span> },
<a name="l00285"></a>00285     { <span class="stringliteral">&quot;rx_2048_to_4095_octet_packets&quot;</span> },
<a name="l00286"></a>00286     { <span class="stringliteral">&quot;rx_4096_to_8191_octet_packets&quot;</span> },
<a name="l00287"></a>00287     { <span class="stringliteral">&quot;rx_8192_to_9022_octet_packets&quot;</span> },
<a name="l00288"></a>00288 
<a name="l00289"></a>00289     { <span class="stringliteral">&quot;tx_octets&quot;</span> },
<a name="l00290"></a>00290     { <span class="stringliteral">&quot;tx_collisions&quot;</span> },
<a name="l00291"></a>00291 
<a name="l00292"></a>00292     { <span class="stringliteral">&quot;tx_xon_sent&quot;</span> },
<a name="l00293"></a>00293     { <span class="stringliteral">&quot;tx_xoff_sent&quot;</span> },
<a name="l00294"></a>00294     { <span class="stringliteral">&quot;tx_flow_control&quot;</span> },
<a name="l00295"></a>00295     { <span class="stringliteral">&quot;tx_mac_errors&quot;</span> },
<a name="l00296"></a>00296     { <span class="stringliteral">&quot;tx_single_collisions&quot;</span> },
<a name="l00297"></a>00297     { <span class="stringliteral">&quot;tx_mult_collisions&quot;</span> },
<a name="l00298"></a>00298     { <span class="stringliteral">&quot;tx_deferred&quot;</span> },
<a name="l00299"></a>00299     { <span class="stringliteral">&quot;tx_excessive_collisions&quot;</span> },
<a name="l00300"></a>00300     { <span class="stringliteral">&quot;tx_late_collisions&quot;</span> },
<a name="l00301"></a>00301     { <span class="stringliteral">&quot;tx_collide_2times&quot;</span> },
<a name="l00302"></a>00302     { <span class="stringliteral">&quot;tx_collide_3times&quot;</span> },
<a name="l00303"></a>00303     { <span class="stringliteral">&quot;tx_collide_4times&quot;</span> },
<a name="l00304"></a>00304     { <span class="stringliteral">&quot;tx_collide_5times&quot;</span> },
<a name="l00305"></a>00305     { <span class="stringliteral">&quot;tx_collide_6times&quot;</span> },
<a name="l00306"></a>00306     { <span class="stringliteral">&quot;tx_collide_7times&quot;</span> },
<a name="l00307"></a>00307     { <span class="stringliteral">&quot;tx_collide_8times&quot;</span> },
<a name="l00308"></a>00308     { <span class="stringliteral">&quot;tx_collide_9times&quot;</span> },
<a name="l00309"></a>00309     { <span class="stringliteral">&quot;tx_collide_10times&quot;</span> },
<a name="l00310"></a>00310     { <span class="stringliteral">&quot;tx_collide_11times&quot;</span> },
<a name="l00311"></a>00311     { <span class="stringliteral">&quot;tx_collide_12times&quot;</span> },
<a name="l00312"></a>00312     { <span class="stringliteral">&quot;tx_collide_13times&quot;</span> },
<a name="l00313"></a>00313     { <span class="stringliteral">&quot;tx_collide_14times&quot;</span> },
<a name="l00314"></a>00314     { <span class="stringliteral">&quot;tx_collide_15times&quot;</span> },
<a name="l00315"></a>00315     { <span class="stringliteral">&quot;tx_ucast_packets&quot;</span> },
<a name="l00316"></a>00316     { <span class="stringliteral">&quot;tx_mcast_packets&quot;</span> },
<a name="l00317"></a>00317     { <span class="stringliteral">&quot;tx_bcast_packets&quot;</span> },
<a name="l00318"></a>00318     { <span class="stringliteral">&quot;tx_carrier_sense_errors&quot;</span> },
<a name="l00319"></a>00319     { <span class="stringliteral">&quot;tx_discards&quot;</span> },
<a name="l00320"></a>00320     { <span class="stringliteral">&quot;tx_errors&quot;</span> },
<a name="l00321"></a>00321 
<a name="l00322"></a>00322     { <span class="stringliteral">&quot;dma_writeq_full&quot;</span> },
<a name="l00323"></a>00323     { <span class="stringliteral">&quot;dma_write_prioq_full&quot;</span> },
<a name="l00324"></a>00324     { <span class="stringliteral">&quot;rxbds_empty&quot;</span> },
<a name="l00325"></a>00325     { <span class="stringliteral">&quot;rx_discards&quot;</span> },
<a name="l00326"></a>00326     { <span class="stringliteral">&quot;rx_errors&quot;</span> },
<a name="l00327"></a>00327     { <span class="stringliteral">&quot;rx_threshold_hit&quot;</span> },
<a name="l00328"></a>00328 
<a name="l00329"></a>00329     { <span class="stringliteral">&quot;dma_readq_full&quot;</span> },
<a name="l00330"></a>00330     { <span class="stringliteral">&quot;dma_read_prioq_full&quot;</span> },
<a name="l00331"></a>00331     { <span class="stringliteral">&quot;tx_comp_queue_full&quot;</span> },
<a name="l00332"></a>00332 
<a name="l00333"></a>00333     { <span class="stringliteral">&quot;ring_set_send_prod_index&quot;</span> },
<a name="l00334"></a>00334     { <span class="stringliteral">&quot;ring_status_update&quot;</span> },
<a name="l00335"></a>00335     { <span class="stringliteral">&quot;nic_irqs&quot;</span> },
<a name="l00336"></a>00336     { <span class="stringliteral">&quot;nic_avoided_irqs&quot;</span> },
<a name="l00337"></a>00337     { <span class="stringliteral">&quot;nic_tx_threshold_hit&quot;</span> }
<a name="l00338"></a>00338 };
<a name="l00339"></a>00339 
<a name="l00340"></a>00340 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>{
<a name="l00341"></a>00341     <span class="keyword">const</span> <span class="keywordtype">char</span> <span class="keywordtype">string</span>[ETH_GSTRING_LEN];
<a name="l00342"></a>00342 } ethtool_test_keys[TG3_NUM_TEST] = {
<a name="l00343"></a>00343     { <span class="stringliteral">&quot;nvram test     (online) &quot;</span> },
<a name="l00344"></a>00344     { <span class="stringliteral">&quot;link test      (online) &quot;</span> },
<a name="l00345"></a>00345     { <span class="stringliteral">&quot;register test  (offline)&quot;</span> },
<a name="l00346"></a>00346     { <span class="stringliteral">&quot;memory test    (offline)&quot;</span> },
<a name="l00347"></a>00347     { <span class="stringliteral">&quot;loopback test  (offline)&quot;</span> },
<a name="l00348"></a>00348     { <span class="stringliteral">&quot;interrupt test (offline)&quot;</span> },
<a name="l00349"></a>00349 };
<a name="l00350"></a>00350 
<a name="l00351"></a>00351 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_write32(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off, u32 val)
<a name="l00352"></a>00352 {
<a name="l00353"></a>00353     writel(val, tp-&gt;regs + off);
<a name="l00354"></a>00354 }
<a name="l00355"></a>00355 
<a name="l00356"></a>00356 <span class="keyword">static</span> u32 tg3_read32(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off)
<a name="l00357"></a>00357 {
<a name="l00358"></a>00358     <span class="keywordflow">return</span> (readl(tp-&gt;regs + off));
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 
<a name="l00361"></a>00361 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_ape_write32(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off, u32 val)
<a name="l00362"></a>00362 {
<a name="l00363"></a>00363     writel(val, tp-&gt;aperegs + off);
<a name="l00364"></a>00364 }
<a name="l00365"></a>00365 
<a name="l00366"></a>00366 <span class="keyword">static</span> u32 tg3_ape_read32(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off)
<a name="l00367"></a>00367 {
<a name="l00368"></a>00368     <span class="keywordflow">return</span> (readl(tp-&gt;aperegs + off));
<a name="l00369"></a>00369 }
<a name="l00370"></a>00370 
<a name="l00371"></a>00371 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_write_indirect_reg32(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off, u32 val)
<a name="l00372"></a>00372 {
<a name="l00373"></a>00373     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> flags;
<a name="l00374"></a>00374 
<a name="l00375"></a>00375     spin_lock_irqsave(&amp;tp-&gt;indirect_lock, flags);
<a name="l00376"></a>00376     pci_write_config_dword(tp-&gt;pdev, TG3PCI_REG_BASE_ADDR, off);
<a name="l00377"></a>00377     pci_write_config_dword(tp-&gt;pdev, TG3PCI_REG_DATA, val);
<a name="l00378"></a>00378     spin_unlock_irqrestore(&amp;tp-&gt;indirect_lock, flags);
<a name="l00379"></a>00379 }
<a name="l00380"></a>00380 
<a name="l00381"></a>00381 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_write_flush_reg32(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off, u32 val)
<a name="l00382"></a>00382 {
<a name="l00383"></a>00383     writel(val, tp-&gt;regs + off);
<a name="l00384"></a>00384     readl(tp-&gt;regs + off);
<a name="l00385"></a>00385 }
<a name="l00386"></a>00386 
<a name="l00387"></a>00387 <span class="keyword">static</span> u32 tg3_read_indirect_reg32(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off)
<a name="l00388"></a>00388 {
<a name="l00389"></a>00389     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> flags;
<a name="l00390"></a>00390     u32 val;
<a name="l00391"></a>00391 
<a name="l00392"></a>00392     spin_lock_irqsave(&amp;tp-&gt;indirect_lock, flags);
<a name="l00393"></a>00393     pci_write_config_dword(tp-&gt;pdev, TG3PCI_REG_BASE_ADDR, off);
<a name="l00394"></a>00394     pci_read_config_dword(tp-&gt;pdev, TG3PCI_REG_DATA, &amp;val);
<a name="l00395"></a>00395     spin_unlock_irqrestore(&amp;tp-&gt;indirect_lock, flags);
<a name="l00396"></a>00396     <span class="keywordflow">return</span> val;
<a name="l00397"></a>00397 }
<a name="l00398"></a>00398 
<a name="l00399"></a>00399 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_write_indirect_mbox(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off, u32 val)
<a name="l00400"></a>00400 {
<a name="l00401"></a>00401     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> flags;
<a name="l00402"></a>00402 
<a name="l00403"></a>00403     <span class="keywordflow">if</span> (off == (MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW)) {
<a name="l00404"></a>00404         pci_write_config_dword(tp-&gt;pdev, TG3PCI_RCV_RET_RING_CON_IDX +
<a name="l00405"></a>00405                        TG3_64BIT_REG_LOW, val);
<a name="l00406"></a>00406         <span class="keywordflow">return</span>;
<a name="l00407"></a>00407     }
<a name="l00408"></a>00408     <span class="keywordflow">if</span> (off == (MAILBOX_RCV_STD_PROD_IDX + TG3_64BIT_REG_LOW)) {
<a name="l00409"></a>00409         pci_write_config_dword(tp-&gt;pdev, TG3PCI_STD_RING_PROD_IDX +
<a name="l00410"></a>00410                        TG3_64BIT_REG_LOW, val);
<a name="l00411"></a>00411         <span class="keywordflow">return</span>;
<a name="l00412"></a>00412     }
<a name="l00413"></a>00413 
<a name="l00414"></a>00414     spin_lock_irqsave(&amp;tp-&gt;indirect_lock, flags);
<a name="l00415"></a>00415     pci_write_config_dword(tp-&gt;pdev, TG3PCI_REG_BASE_ADDR, off + 0x5600);
<a name="l00416"></a>00416     pci_write_config_dword(tp-&gt;pdev, TG3PCI_REG_DATA, val);
<a name="l00417"></a>00417     spin_unlock_irqrestore(&amp;tp-&gt;indirect_lock, flags);
<a name="l00418"></a>00418 
<a name="l00419"></a>00419     <span class="comment">/* In indirect mode when disabling interrupts, we also need</span>
<a name="l00420"></a>00420 <span class="comment">     * to clear the interrupt bit in the GRC local ctrl register.</span>
<a name="l00421"></a>00421 <span class="comment">     */</span>
<a name="l00422"></a>00422     <span class="keywordflow">if</span> ((off == (MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW)) &amp;&amp;
<a name="l00423"></a>00423         (val == 0x1)) {
<a name="l00424"></a>00424         pci_write_config_dword(tp-&gt;pdev, TG3PCI_MISC_LOCAL_CTRL,
<a name="l00425"></a>00425                        tp-&gt;grc_local_ctrl|GRC_LCLCTRL_CLEARINT);
<a name="l00426"></a>00426     }
<a name="l00427"></a>00427 }
<a name="l00428"></a>00428 
<a name="l00429"></a>00429 <span class="keyword">static</span> u32 tg3_read_indirect_mbox(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off)
<a name="l00430"></a>00430 {
<a name="l00431"></a>00431     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> flags;
<a name="l00432"></a>00432     u32 val;
<a name="l00433"></a>00433 
<a name="l00434"></a>00434     spin_lock_irqsave(&amp;tp-&gt;indirect_lock, flags);
<a name="l00435"></a>00435     pci_write_config_dword(tp-&gt;pdev, TG3PCI_REG_BASE_ADDR, off + 0x5600);
<a name="l00436"></a>00436     pci_read_config_dword(tp-&gt;pdev, TG3PCI_REG_DATA, &amp;val);
<a name="l00437"></a>00437     spin_unlock_irqrestore(&amp;tp-&gt;indirect_lock, flags);
<a name="l00438"></a>00438     <span class="keywordflow">return</span> val;
<a name="l00439"></a>00439 }
<a name="l00440"></a>00440 
<a name="l00441"></a>00441 <span class="comment">/* usec_wait specifies the wait time in usec when writing to certain registers</span>
<a name="l00442"></a>00442 <span class="comment"> * where it is unsafe to read back the register without some delay.</span>
<a name="l00443"></a>00443 <span class="comment"> * GRC_LOCAL_CTRL is one example if the GPIOs are toggled to switch power.</span>
<a name="l00444"></a>00444 <span class="comment"> * TG3PCI_CLOCK_CTRL is another example if the clock frequencies are changed.</span>
<a name="l00445"></a>00445 <span class="comment"> */</span>
<a name="l00446"></a>00446 <span class="keyword">static</span> <span class="keywordtype">void</span> _tw32_flush(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off, u32 val, u32 usec_wait)
<a name="l00447"></a>00447 {
<a name="l00448"></a>00448     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_TARGET_HWBUG) ||
<a name="l00449"></a>00449         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_ICH_WORKAROUND))
<a name="l00450"></a>00450         <span class="comment">/* Non-posted methods */</span>
<a name="l00451"></a>00451         tp-&gt;write32(tp, off, val);
<a name="l00452"></a>00452     <span class="keywordflow">else</span> {
<a name="l00453"></a>00453         <span class="comment">/* Posted method */</span>
<a name="l00454"></a>00454         tg3_write32(tp, off, val);
<a name="l00455"></a>00455         <span class="keywordflow">if</span> (usec_wait)
<a name="l00456"></a>00456             udelay(usec_wait);
<a name="l00457"></a>00457         tp-&gt;read32(tp, off);
<a name="l00458"></a>00458     }
<a name="l00459"></a>00459     <span class="comment">/* Wait again after the read for the posted method to guarantee that</span>
<a name="l00460"></a>00460 <span class="comment">     * the wait time is met.</span>
<a name="l00461"></a>00461 <span class="comment">     */</span>
<a name="l00462"></a>00462     <span class="keywordflow">if</span> (usec_wait)
<a name="l00463"></a>00463         udelay(usec_wait);
<a name="l00464"></a>00464 }
<a name="l00465"></a>00465 
<a name="l00466"></a>00466 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> tw32_mailbox_flush(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off, u32 val)
<a name="l00467"></a>00467 {
<a name="l00468"></a>00468     tp-&gt;write32_mbox(tp, off, val);
<a name="l00469"></a>00469     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_MBOX_WRITE_REORDER) &amp;&amp;
<a name="l00470"></a>00470         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_ICH_WORKAROUND))
<a name="l00471"></a>00471         tp-&gt;read32_mbox(tp, off);
<a name="l00472"></a>00472 }
<a name="l00473"></a>00473 
<a name="l00474"></a>00474 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_write32_tx_mbox(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off, u32 val)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <span class="keywordtype">void</span> __iomem *mbox = tp-&gt;regs + off;
<a name="l00477"></a>00477     writel(val, mbox);
<a name="l00478"></a>00478     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_TXD_MBOX_HWBUG)
<a name="l00479"></a>00479         writel(val, mbox);
<a name="l00480"></a>00480     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_MBOX_WRITE_REORDER)
<a name="l00481"></a>00481         readl(mbox);
<a name="l00482"></a>00482 }
<a name="l00483"></a>00483 
<a name="l00484"></a>00484 <span class="keyword">static</span> u32 tg3_read32_mbox_5906(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off)
<a name="l00485"></a>00485 {
<a name="l00486"></a>00486     <span class="keywordflow">return</span> (readl(tp-&gt;regs + off + GRCMBOX_BASE));
<a name="l00487"></a>00487 }
<a name="l00488"></a>00488 
<a name="l00489"></a>00489 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_write32_mbox_5906(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off, u32 val)
<a name="l00490"></a>00490 {
<a name="l00491"></a>00491     writel(val, tp-&gt;regs + off + GRCMBOX_BASE);
<a name="l00492"></a>00492 }
<a name="l00493"></a>00493 
<a name="l00494"></a>00494 <span class="preprocessor">#define tw32_mailbox(reg, val)  tp-&gt;write32_mbox(tp, reg, val)</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#define tw32_mailbox_f(reg, val)    tw32_mailbox_flush(tp, (reg), (val))</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#define tw32_rx_mbox(reg, val)  tp-&gt;write32_rx_mbox(tp, reg, val)</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#define tw32_tx_mbox(reg, val)  tp-&gt;write32_tx_mbox(tp, reg, val)</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#define tr32_mailbox(reg)   tp-&gt;read32_mbox(tp, reg)</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span>
<a name="l00500"></a>00500 <span class="preprocessor">#define tw32(reg,val)       tp-&gt;write32(tp, reg, val)</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#define tw32_f(reg,val)     _tw32_flush(tp,(reg),(val), 0)</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">#define tw32_wait_f(reg,val,us) _tw32_flush(tp,(reg),(val), (us))</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="preprocessor">#define tr32(reg)       tp-&gt;read32(tp, reg)</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span>
<a name="l00505"></a>00505 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_write_mem(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off, u32 val)
<a name="l00506"></a>00506 {
<a name="l00507"></a>00507     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> flags;
<a name="l00508"></a>00508 
<a name="l00509"></a>00509     <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) &amp;&amp;
<a name="l00510"></a>00510         (off &gt;= NIC_SRAM_STATS_BLK) &amp;&amp; (off &lt; NIC_SRAM_TX_BUFFER_DESC))
<a name="l00511"></a>00511         <span class="keywordflow">return</span>;
<a name="l00512"></a>00512 
<a name="l00513"></a>00513     spin_lock_irqsave(&amp;tp-&gt;indirect_lock, flags);
<a name="l00514"></a>00514     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_SRAM_USE_CONFIG) {
<a name="l00515"></a>00515         pci_write_config_dword(tp-&gt;pdev, TG3PCI_MEM_WIN_BASE_ADDR, off);
<a name="l00516"></a>00516         pci_write_config_dword(tp-&gt;pdev, TG3PCI_MEM_WIN_DATA, val);
<a name="l00517"></a>00517 
<a name="l00518"></a>00518         <span class="comment">/* Always leave this as zero. */</span>
<a name="l00519"></a>00519         pci_write_config_dword(tp-&gt;pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
<a name="l00520"></a>00520     } <span class="keywordflow">else</span> {
<a name="l00521"></a>00521         tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, off);
<a name="l00522"></a>00522         tw32_f(TG3PCI_MEM_WIN_DATA, val);
<a name="l00523"></a>00523 
<a name="l00524"></a>00524         <span class="comment">/* Always leave this as zero. */</span>
<a name="l00525"></a>00525         tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, 0);
<a name="l00526"></a>00526     }
<a name="l00527"></a>00527     spin_unlock_irqrestore(&amp;tp-&gt;indirect_lock, flags);
<a name="l00528"></a>00528 }
<a name="l00529"></a>00529 
<a name="l00530"></a>00530 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_read_mem(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 off, u32 *val)
<a name="l00531"></a>00531 {
<a name="l00532"></a>00532     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> flags;
<a name="l00533"></a>00533 
<a name="l00534"></a>00534     <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) &amp;&amp;
<a name="l00535"></a>00535         (off &gt;= NIC_SRAM_STATS_BLK) &amp;&amp; (off &lt; NIC_SRAM_TX_BUFFER_DESC)) {
<a name="l00536"></a>00536         *val = 0;
<a name="l00537"></a>00537         <span class="keywordflow">return</span>;
<a name="l00538"></a>00538     }
<a name="l00539"></a>00539 
<a name="l00540"></a>00540     spin_lock_irqsave(&amp;tp-&gt;indirect_lock, flags);
<a name="l00541"></a>00541     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_SRAM_USE_CONFIG) {
<a name="l00542"></a>00542         pci_write_config_dword(tp-&gt;pdev, TG3PCI_MEM_WIN_BASE_ADDR, off);
<a name="l00543"></a>00543         pci_read_config_dword(tp-&gt;pdev, TG3PCI_MEM_WIN_DATA, val);
<a name="l00544"></a>00544 
<a name="l00545"></a>00545         <span class="comment">/* Always leave this as zero. */</span>
<a name="l00546"></a>00546         pci_write_config_dword(tp-&gt;pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
<a name="l00547"></a>00547     } <span class="keywordflow">else</span> {
<a name="l00548"></a>00548         tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, off);
<a name="l00549"></a>00549         *val = tr32(TG3PCI_MEM_WIN_DATA);
<a name="l00550"></a>00550 
<a name="l00551"></a>00551         <span class="comment">/* Always leave this as zero. */</span>
<a name="l00552"></a>00552         tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, 0);
<a name="l00553"></a>00553     }
<a name="l00554"></a>00554     spin_unlock_irqrestore(&amp;tp-&gt;indirect_lock, flags);
<a name="l00555"></a>00555 }
<a name="l00556"></a>00556 
<a name="l00557"></a>00557 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_ape_lock_init(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l00558"></a>00558 {
<a name="l00559"></a>00559     <span class="keywordtype">int</span> i;
<a name="l00560"></a>00560 
<a name="l00561"></a>00561     <span class="comment">/* Make sure the driver hasn&#39;t any stale locks. */</span>
<a name="l00562"></a>00562     <span class="keywordflow">for</span> (i = 0; i &lt; 8; i++)
<a name="l00563"></a>00563         tg3_ape_write32(tp, TG3_APE_LOCK_GRANT + 4 * i,
<a name="l00564"></a>00564                 APE_LOCK_GRANT_DRIVER);
<a name="l00565"></a>00565 }
<a name="l00566"></a>00566 
<a name="l00567"></a>00567 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_ape_lock(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> locknum)
<a name="l00568"></a>00568 {
<a name="l00569"></a>00569     <span class="keywordtype">int</span> i, off;
<a name="l00570"></a>00570     <span class="keywordtype">int</span> ret = 0;
<a name="l00571"></a>00571     u32 status;
<a name="l00572"></a>00572 
<a name="l00573"></a>00573     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE))
<a name="l00574"></a>00574         <span class="keywordflow">return</span> 0;
<a name="l00575"></a>00575 
<a name="l00576"></a>00576     <span class="keywordflow">switch</span> (locknum) {
<a name="l00577"></a>00577         <span class="keywordflow">case</span> TG3_APE_LOCK_GRC:
<a name="l00578"></a>00578         <span class="keywordflow">case</span> TG3_APE_LOCK_MEM:
<a name="l00579"></a>00579             <span class="keywordflow">break</span>;
<a name="l00580"></a>00580         <span class="keywordflow">default</span>:
<a name="l00581"></a>00581             <span class="keywordflow">return</span> -EINVAL;
<a name="l00582"></a>00582     }
<a name="l00583"></a>00583 
<a name="l00584"></a>00584     off = 4 * locknum;
<a name="l00585"></a>00585 
<a name="l00586"></a>00586     tg3_ape_write32(tp, TG3_APE_LOCK_REQ + off, APE_LOCK_REQ_DRIVER);
<a name="l00587"></a>00587 
<a name="l00588"></a>00588     <span class="comment">/* Wait for up to 1 millisecond to acquire lock. */</span>
<a name="l00589"></a>00589     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l00590"></a>00590         status = tg3_ape_read32(tp, TG3_APE_LOCK_GRANT + off);
<a name="l00591"></a>00591         <span class="keywordflow">if</span> (status == APE_LOCK_GRANT_DRIVER)
<a name="l00592"></a>00592             <span class="keywordflow">break</span>;
<a name="l00593"></a>00593         udelay(10);
<a name="l00594"></a>00594     }
<a name="l00595"></a>00595 
<a name="l00596"></a>00596     <span class="keywordflow">if</span> (status != APE_LOCK_GRANT_DRIVER) {
<a name="l00597"></a>00597         <span class="comment">/* Revoke the lock request. */</span>
<a name="l00598"></a>00598         tg3_ape_write32(tp, TG3_APE_LOCK_GRANT + off,
<a name="l00599"></a>00599                 APE_LOCK_GRANT_DRIVER);
<a name="l00600"></a>00600 
<a name="l00601"></a>00601         ret = -EBUSY;
<a name="l00602"></a>00602     }
<a name="l00603"></a>00603 
<a name="l00604"></a>00604     <span class="keywordflow">return</span> ret;
<a name="l00605"></a>00605 }
<a name="l00606"></a>00606 
<a name="l00607"></a>00607 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_ape_unlock(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> locknum)
<a name="l00608"></a>00608 {
<a name="l00609"></a>00609     <span class="keywordtype">int</span> off;
<a name="l00610"></a>00610 
<a name="l00611"></a>00611     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE))
<a name="l00612"></a>00612         <span class="keywordflow">return</span>;
<a name="l00613"></a>00613 
<a name="l00614"></a>00614     <span class="keywordflow">switch</span> (locknum) {
<a name="l00615"></a>00615         <span class="keywordflow">case</span> TG3_APE_LOCK_GRC:
<a name="l00616"></a>00616         <span class="keywordflow">case</span> TG3_APE_LOCK_MEM:
<a name="l00617"></a>00617             <span class="keywordflow">break</span>;
<a name="l00618"></a>00618         <span class="keywordflow">default</span>:
<a name="l00619"></a>00619             <span class="keywordflow">return</span>;
<a name="l00620"></a>00620     }
<a name="l00621"></a>00621 
<a name="l00622"></a>00622     off = 4 * locknum;
<a name="l00623"></a>00623     tg3_ape_write32(tp, TG3_APE_LOCK_GRANT + off, APE_LOCK_GRANT_DRIVER);
<a name="l00624"></a>00624 }
<a name="l00625"></a>00625 
<a name="l00626"></a>00626 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_disable_ints(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l00627"></a>00627 {
<a name="l00628"></a>00628     <span class="keywordtype">int</span> i;
<a name="l00629"></a>00629 
<a name="l00630"></a>00630     tw32(TG3PCI_MISC_HOST_CTRL,
<a name="l00631"></a>00631          (tp-&gt;misc_host_ctrl | MISC_HOST_CTRL_MASK_PCI_INT));
<a name="l00632"></a>00632     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_max; i++)
<a name="l00633"></a>00633         tw32_mailbox_f(tp-&gt;napi[i].int_mbox, 0x00000001);
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 
<a name="l00636"></a>00636 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_enable_ints(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l00637"></a>00637 {
<a name="l00638"></a>00638     <span class="keywordtype">int</span> i;
<a name="l00639"></a>00639     u32 coal_now = 0;
<a name="l00640"></a>00640 
<a name="l00641"></a>00641     tp-&gt;irq_sync = 0;
<a name="l00642"></a>00642     wmb();
<a name="l00643"></a>00643 
<a name="l00644"></a>00644     tw32(TG3PCI_MISC_HOST_CTRL,
<a name="l00645"></a>00645          (tp-&gt;misc_host_ctrl &amp; ~MISC_HOST_CTRL_MASK_PCI_INT));
<a name="l00646"></a>00646 
<a name="l00647"></a>00647     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_cnt; i++) {
<a name="l00648"></a>00648         <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[i];
<a name="l00649"></a>00649         tw32_mailbox_f(tnapi-&gt;int_mbox, tnapi-&gt;last_tag &lt;&lt; 24);
<a name="l00650"></a>00650         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_1SHOT_MSI)
<a name="l00651"></a>00651             tw32_mailbox_f(tnapi-&gt;int_mbox, tnapi-&gt;last_tag &lt;&lt; 24);
<a name="l00652"></a>00652 
<a name="l00653"></a>00653         coal_now |= tnapi-&gt;coal_now;
<a name="l00654"></a>00654     }
<a name="l00655"></a>00655 
<a name="l00656"></a>00656     <span class="comment">/* Force an initial interrupt */</span>
<a name="l00657"></a>00657     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_TAGGED_STATUS) &amp;&amp;
<a name="l00658"></a>00658         (tp-&gt;napi[0].hw_status-&gt;status &amp; SD_STATUS_UPDATED))
<a name="l00659"></a>00659         tw32(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl | GRC_LCLCTRL_SETINT);
<a name="l00660"></a>00660     <span class="keywordflow">else</span>
<a name="l00661"></a>00661         tw32(HOSTCC_MODE, tp-&gt;coalesce_mode |
<a name="l00662"></a>00662              HOSTCC_MODE_ENABLE | coal_now);
<a name="l00663"></a>00663 }
<a name="l00664"></a>00664 
<a name="l00665"></a>00665 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> tg3_has_work(<span class="keyword">struct</span> <a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi)
<a name="l00666"></a>00666 {
<a name="l00667"></a>00667     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l00668"></a>00668     <span class="keyword">struct </span><a class="code" href="structtg3__hw__status.html">tg3_hw_status</a> *sblk = tnapi-&gt;hw_status;
<a name="l00669"></a>00669     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> work_exists = 0;
<a name="l00670"></a>00670 
<a name="l00671"></a>00671     <span class="comment">/* check for phy events */</span>
<a name="l00672"></a>00672     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp;
<a name="l00673"></a>00673           (TG3_FLAG_USE_LINKCHG_REG |
<a name="l00674"></a>00674            TG3_FLAG_POLL_SERDES))) {
<a name="l00675"></a>00675         <span class="keywordflow">if</span> (sblk-&gt;status &amp; SD_STATUS_LINK_CHG)
<a name="l00676"></a>00676             work_exists = 1;
<a name="l00677"></a>00677     }
<a name="l00678"></a>00678     <span class="comment">/* check for RX/TX work to do */</span>
<a name="l00679"></a>00679     <span class="keywordflow">if</span> (sblk-&gt;idx[0].tx_consumer != tnapi-&gt;tx_cons ||
<a name="l00680"></a>00680         *(tnapi-&gt;rx_rcb_prod_idx) != tnapi-&gt;rx_rcb_ptr)
<a name="l00681"></a>00681         work_exists = 1;
<a name="l00682"></a>00682 
<a name="l00683"></a>00683     <span class="keywordflow">return</span> work_exists;
<a name="l00684"></a>00684 }
<a name="l00685"></a>00685 
<a name="l00686"></a>00686 <span class="comment">/* tg3_int_reenable</span>
<a name="l00687"></a>00687 <span class="comment"> *  similar to tg3_enable_ints, but it accurately determines whether there</span>
<a name="l00688"></a>00688 <span class="comment"> *  is new work pending and can return without flushing the PIO write</span>
<a name="l00689"></a>00689 <span class="comment"> *  which reenables interrupts</span>
<a name="l00690"></a>00690 <span class="comment"> */</span>
<a name="l00691"></a>00691 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_int_reenable(<span class="keyword">struct</span> <a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi)
<a name="l00692"></a>00692 {
<a name="l00693"></a>00693     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l00694"></a>00694 
<a name="l00695"></a>00695     tw32_mailbox(tnapi-&gt;int_mbox, tnapi-&gt;last_tag &lt;&lt; 24);
<a name="l00696"></a>00696     mmiowb();
<a name="l00697"></a>00697 
<a name="l00698"></a>00698     <span class="comment">/* When doing tagged status, this work check is unnecessary.</span>
<a name="l00699"></a>00699 <span class="comment">     * The last_tag we write above tells the chip which piece of</span>
<a name="l00700"></a>00700 <span class="comment">     * work we&#39;ve completed.</span>
<a name="l00701"></a>00701 <span class="comment">     */</span>
<a name="l00702"></a>00702     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_TAGGED_STATUS) &amp;&amp;
<a name="l00703"></a>00703         tg3_has_work(tnapi))
<a name="l00704"></a>00704         tw32(HOSTCC_MODE, tp-&gt;coalesce_mode |
<a name="l00705"></a>00705              HOSTCC_MODE_ENABLE | tnapi-&gt;coal_now);
<a name="l00706"></a>00706 }
<a name="l00707"></a>00707 
<a name="l00708"></a>00708 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_napi_disable(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l00709"></a>00709 {
<a name="l00710"></a>00710     <span class="keywordtype">int</span> i;
<a name="l00711"></a>00711 
<a name="l00712"></a>00712     <span class="keywordflow">for</span> (i = tp-&gt;irq_cnt - 1; i &gt;= 0; i--)
<a name="l00713"></a>00713         napi_disable(&amp;tp-&gt;napi[i].napi);
<a name="l00714"></a>00714 }
<a name="l00715"></a>00715 
<a name="l00716"></a>00716 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_napi_enable(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l00717"></a>00717 {
<a name="l00718"></a>00718     <span class="keywordtype">int</span> i;
<a name="l00719"></a>00719 
<a name="l00720"></a>00720     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_cnt; i++)
<a name="l00721"></a>00721         napi_enable(&amp;tp-&gt;napi[i].napi);
<a name="l00722"></a>00722 }
<a name="l00723"></a>00723 
<a name="l00724"></a>00724 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> tg3_netif_stop(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l00725"></a>00725 {
<a name="l00726"></a>00726     tp-&gt;dev-&gt;trans_start = jiffies; <span class="comment">/* prevent tx timeout */</span>
<a name="l00727"></a>00727     tg3_napi_disable(tp);
<a name="l00728"></a>00728     netif_tx_disable(tp-&gt;dev);
<a name="l00729"></a>00729 }
<a name="l00730"></a>00730 
<a name="l00731"></a>00731 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> tg3_netif_start(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l00732"></a>00732 {
<a name="l00733"></a>00733     <span class="comment">/* NOTE: unconditional netif_tx_wake_all_queues is only</span>
<a name="l00734"></a>00734 <span class="comment">     * appropriate so long as all callers are assured to</span>
<a name="l00735"></a>00735 <span class="comment">     * have free tx slots (such as after tg3_init_hw)</span>
<a name="l00736"></a>00736 <span class="comment">     */</span>
<a name="l00737"></a>00737     netif_tx_wake_all_queues(tp-&gt;dev);
<a name="l00738"></a>00738 
<a name="l00739"></a>00739     tg3_napi_enable(tp);
<a name="l00740"></a>00740     tp-&gt;napi[0].hw_status-&gt;status |= SD_STATUS_UPDATED;
<a name="l00741"></a>00741     tg3_enable_ints(tp);
<a name="l00742"></a>00742 }
<a name="l00743"></a>00743 
<a name="l00744"></a>00744 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_switch_clocks(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l00745"></a>00745 {
<a name="l00746"></a>00746     u32 clock_ctrl;
<a name="l00747"></a>00747     u32 orig_clock_ctrl;
<a name="l00748"></a>00748 
<a name="l00749"></a>00749     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_CPMU_PRESENT) ||
<a name="l00750"></a>00750         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS))
<a name="l00751"></a>00751         <span class="keywordflow">return</span>;
<a name="l00752"></a>00752 
<a name="l00753"></a>00753     clock_ctrl = tr32(TG3PCI_CLOCK_CTRL);
<a name="l00754"></a>00754 
<a name="l00755"></a>00755     orig_clock_ctrl = clock_ctrl;
<a name="l00756"></a>00756     clock_ctrl &amp;= (CLOCK_CTRL_FORCE_CLKRUN |
<a name="l00757"></a>00757                CLOCK_CTRL_CLKRUN_OENABLE |
<a name="l00758"></a>00758                0x1f);
<a name="l00759"></a>00759     tp-&gt;pci_clock_ctrl = clock_ctrl;
<a name="l00760"></a>00760 
<a name="l00761"></a>00761     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS) {
<a name="l00762"></a>00762         <span class="keywordflow">if</span> (orig_clock_ctrl &amp; CLOCK_CTRL_625_CORE) {
<a name="l00763"></a>00763             tw32_wait_f(TG3PCI_CLOCK_CTRL,
<a name="l00764"></a>00764                     clock_ctrl | CLOCK_CTRL_625_CORE, 40);
<a name="l00765"></a>00765         }
<a name="l00766"></a>00766     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((orig_clock_ctrl &amp; CLOCK_CTRL_44MHZ_CORE) != 0) {
<a name="l00767"></a>00767         tw32_wait_f(TG3PCI_CLOCK_CTRL,
<a name="l00768"></a>00768                 clock_ctrl |
<a name="l00769"></a>00769                 (CLOCK_CTRL_44MHZ_CORE | CLOCK_CTRL_ALTCLK),
<a name="l00770"></a>00770                 40);
<a name="l00771"></a>00771         tw32_wait_f(TG3PCI_CLOCK_CTRL,
<a name="l00772"></a>00772                 clock_ctrl | (CLOCK_CTRL_ALTCLK),
<a name="l00773"></a>00773                 40);
<a name="l00774"></a>00774     }
<a name="l00775"></a>00775     tw32_wait_f(TG3PCI_CLOCK_CTRL, clock_ctrl, 40);
<a name="l00776"></a>00776 }
<a name="l00777"></a>00777 
<a name="l00778"></a>00778 <span class="preprocessor">#define PHY_BUSY_LOOPS  5000</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span>
<a name="l00780"></a>00780 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_readphy(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> reg, u32 *val)
<a name="l00781"></a>00781 {
<a name="l00782"></a>00782     u32 frame_val;
<a name="l00783"></a>00783     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> loops;
<a name="l00784"></a>00784     <span class="keywordtype">int</span> ret;
<a name="l00785"></a>00785 
<a name="l00786"></a>00786     <span class="keywordflow">if</span> ((tp-&gt;mi_mode &amp; MAC_MI_MODE_AUTO_POLL) != 0) {
<a name="l00787"></a>00787         tw32_f(MAC_MI_MODE,
<a name="l00788"></a>00788              (tp-&gt;mi_mode &amp; ~MAC_MI_MODE_AUTO_POLL));
<a name="l00789"></a>00789         udelay(80);
<a name="l00790"></a>00790     }
<a name="l00791"></a>00791 
<a name="l00792"></a>00792     *val = 0x0;
<a name="l00793"></a>00793 
<a name="l00794"></a>00794     frame_val  = ((tp-&gt;phy_addr &lt;&lt; MI_COM_PHY_ADDR_SHIFT) &amp;
<a name="l00795"></a>00795               MI_COM_PHY_ADDR_MASK);
<a name="l00796"></a>00796     frame_val |= ((reg &lt;&lt; MI_COM_REG_ADDR_SHIFT) &amp;
<a name="l00797"></a>00797               MI_COM_REG_ADDR_MASK);
<a name="l00798"></a>00798     frame_val |= (MI_COM_CMD_READ | MI_COM_START);
<a name="l00799"></a>00799 
<a name="l00800"></a>00800     tw32_f(MAC_MI_COM, frame_val);
<a name="l00801"></a>00801 
<a name="l00802"></a>00802     loops = PHY_BUSY_LOOPS;
<a name="l00803"></a>00803     <span class="keywordflow">while</span> (loops != 0) {
<a name="l00804"></a>00804         udelay(10);
<a name="l00805"></a>00805         frame_val = tr32(MAC_MI_COM);
<a name="l00806"></a>00806 
<a name="l00807"></a>00807         <span class="keywordflow">if</span> ((frame_val &amp; MI_COM_BUSY) == 0) {
<a name="l00808"></a>00808             udelay(5);
<a name="l00809"></a>00809             frame_val = tr32(MAC_MI_COM);
<a name="l00810"></a>00810             <span class="keywordflow">break</span>;
<a name="l00811"></a>00811         }
<a name="l00812"></a>00812         loops -= 1;
<a name="l00813"></a>00813     }
<a name="l00814"></a>00814 
<a name="l00815"></a>00815     ret = -EBUSY;
<a name="l00816"></a>00816     <span class="keywordflow">if</span> (loops != 0) {
<a name="l00817"></a>00817         *val = frame_val &amp; MI_COM_DATA_MASK;
<a name="l00818"></a>00818         ret = 0;
<a name="l00819"></a>00819     }
<a name="l00820"></a>00820 
<a name="l00821"></a>00821     <span class="keywordflow">if</span> ((tp-&gt;mi_mode &amp; MAC_MI_MODE_AUTO_POLL) != 0) {
<a name="l00822"></a>00822         tw32_f(MAC_MI_MODE, tp-&gt;mi_mode);
<a name="l00823"></a>00823         udelay(80);
<a name="l00824"></a>00824     }
<a name="l00825"></a>00825 
<a name="l00826"></a>00826     <span class="keywordflow">return</span> ret;
<a name="l00827"></a>00827 }
<a name="l00828"></a>00828 
<a name="l00829"></a>00829 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_writephy(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> reg, u32 val)
<a name="l00830"></a>00830 {
<a name="l00831"></a>00831     u32 frame_val;
<a name="l00832"></a>00832     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> loops;
<a name="l00833"></a>00833     <span class="keywordtype">int</span> ret;
<a name="l00834"></a>00834 
<a name="l00835"></a>00835     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_IS_FET) &amp;&amp;
<a name="l00836"></a>00836         (reg == MII_TG3_CTRL || reg == MII_TG3_AUX_CTRL))
<a name="l00837"></a>00837         <span class="keywordflow">return</span> 0;
<a name="l00838"></a>00838 
<a name="l00839"></a>00839     <span class="keywordflow">if</span> ((tp-&gt;mi_mode &amp; MAC_MI_MODE_AUTO_POLL) != 0) {
<a name="l00840"></a>00840         tw32_f(MAC_MI_MODE,
<a name="l00841"></a>00841              (tp-&gt;mi_mode &amp; ~MAC_MI_MODE_AUTO_POLL));
<a name="l00842"></a>00842         udelay(80);
<a name="l00843"></a>00843     }
<a name="l00844"></a>00844 
<a name="l00845"></a>00845     frame_val  = ((tp-&gt;phy_addr &lt;&lt; MI_COM_PHY_ADDR_SHIFT) &amp;
<a name="l00846"></a>00846               MI_COM_PHY_ADDR_MASK);
<a name="l00847"></a>00847     frame_val |= ((reg &lt;&lt; MI_COM_REG_ADDR_SHIFT) &amp;
<a name="l00848"></a>00848               MI_COM_REG_ADDR_MASK);
<a name="l00849"></a>00849     frame_val |= (val &amp; MI_COM_DATA_MASK);
<a name="l00850"></a>00850     frame_val |= (MI_COM_CMD_WRITE | MI_COM_START);
<a name="l00851"></a>00851 
<a name="l00852"></a>00852     tw32_f(MAC_MI_COM, frame_val);
<a name="l00853"></a>00853 
<a name="l00854"></a>00854     loops = PHY_BUSY_LOOPS;
<a name="l00855"></a>00855     <span class="keywordflow">while</span> (loops != 0) {
<a name="l00856"></a>00856         udelay(10);
<a name="l00857"></a>00857         frame_val = tr32(MAC_MI_COM);
<a name="l00858"></a>00858         <span class="keywordflow">if</span> ((frame_val &amp; MI_COM_BUSY) == 0) {
<a name="l00859"></a>00859             udelay(5);
<a name="l00860"></a>00860             frame_val = tr32(MAC_MI_COM);
<a name="l00861"></a>00861             <span class="keywordflow">break</span>;
<a name="l00862"></a>00862         }
<a name="l00863"></a>00863         loops -= 1;
<a name="l00864"></a>00864     }
<a name="l00865"></a>00865 
<a name="l00866"></a>00866     ret = -EBUSY;
<a name="l00867"></a>00867     <span class="keywordflow">if</span> (loops != 0)
<a name="l00868"></a>00868         ret = 0;
<a name="l00869"></a>00869 
<a name="l00870"></a>00870     <span class="keywordflow">if</span> ((tp-&gt;mi_mode &amp; MAC_MI_MODE_AUTO_POLL) != 0) {
<a name="l00871"></a>00871         tw32_f(MAC_MI_MODE, tp-&gt;mi_mode);
<a name="l00872"></a>00872         udelay(80);
<a name="l00873"></a>00873     }
<a name="l00874"></a>00874 
<a name="l00875"></a>00875     <span class="keywordflow">return</span> ret;
<a name="l00876"></a>00876 }
<a name="l00877"></a>00877 
<a name="l00878"></a>00878 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_bmcr_reset(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l00879"></a>00879 {
<a name="l00880"></a>00880     u32 phy_control;
<a name="l00881"></a>00881     <span class="keywordtype">int</span> limit, err;
<a name="l00882"></a>00882 
<a name="l00883"></a>00883     <span class="comment">/* OK, reset it, and poll the BMCR_RESET bit until it</span>
<a name="l00884"></a>00884 <span class="comment">     * clears or we time out.</span>
<a name="l00885"></a>00885 <span class="comment">     */</span>
<a name="l00886"></a>00886     phy_control = BMCR_RESET;
<a name="l00887"></a>00887     err = tg3_writephy(tp, MII_BMCR, phy_control);
<a name="l00888"></a>00888     <span class="keywordflow">if</span> (err != 0)
<a name="l00889"></a>00889         <span class="keywordflow">return</span> -EBUSY;
<a name="l00890"></a>00890 
<a name="l00891"></a>00891     limit = 5000;
<a name="l00892"></a>00892     <span class="keywordflow">while</span> (limit--) {
<a name="l00893"></a>00893         err = tg3_readphy(tp, MII_BMCR, &amp;phy_control);
<a name="l00894"></a>00894         <span class="keywordflow">if</span> (err != 0)
<a name="l00895"></a>00895             <span class="keywordflow">return</span> -EBUSY;
<a name="l00896"></a>00896 
<a name="l00897"></a>00897         <span class="keywordflow">if</span> ((phy_control &amp; BMCR_RESET) == 0) {
<a name="l00898"></a>00898             udelay(40);
<a name="l00899"></a>00899             <span class="keywordflow">break</span>;
<a name="l00900"></a>00900         }
<a name="l00901"></a>00901         udelay(10);
<a name="l00902"></a>00902     }
<a name="l00903"></a>00903     <span class="keywordflow">if</span> (limit &lt; 0)
<a name="l00904"></a>00904         <span class="keywordflow">return</span> -EBUSY;
<a name="l00905"></a>00905 
<a name="l00906"></a>00906     <span class="keywordflow">return</span> 0;
<a name="l00907"></a>00907 }
<a name="l00908"></a>00908 
<a name="l00909"></a>00909 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_mdio_read(<span class="keyword">struct</span> mii_bus *bp, <span class="keywordtype">int</span> mii_id, <span class="keywordtype">int</span> reg)
<a name="l00910"></a>00910 {
<a name="l00911"></a>00911     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = bp-&gt;priv;
<a name="l00912"></a>00912     u32 val;
<a name="l00913"></a>00913 
<a name="l00914"></a>00914     spin_lock_bh(&amp;tp-&gt;lock);
<a name="l00915"></a>00915 
<a name="l00916"></a>00916     <span class="keywordflow">if</span> (tg3_readphy(tp, reg, &amp;val))
<a name="l00917"></a>00917         val = -EIO;
<a name="l00918"></a>00918 
<a name="l00919"></a>00919     spin_unlock_bh(&amp;tp-&gt;lock);
<a name="l00920"></a>00920 
<a name="l00921"></a>00921     <span class="keywordflow">return</span> val;
<a name="l00922"></a>00922 }
<a name="l00923"></a>00923 
<a name="l00924"></a>00924 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_mdio_write(<span class="keyword">struct</span> mii_bus *bp, <span class="keywordtype">int</span> mii_id, <span class="keywordtype">int</span> reg, u16 val)
<a name="l00925"></a>00925 {
<a name="l00926"></a>00926     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = bp-&gt;priv;
<a name="l00927"></a>00927     u32 ret = 0;
<a name="l00928"></a>00928 
<a name="l00929"></a>00929     spin_lock_bh(&amp;tp-&gt;lock);
<a name="l00930"></a>00930 
<a name="l00931"></a>00931     <span class="keywordflow">if</span> (tg3_writephy(tp, reg, val))
<a name="l00932"></a>00932         ret = -EIO;
<a name="l00933"></a>00933 
<a name="l00934"></a>00934     spin_unlock_bh(&amp;tp-&gt;lock);
<a name="l00935"></a>00935 
<a name="l00936"></a>00936     <span class="keywordflow">return</span> ret;
<a name="l00937"></a>00937 }
<a name="l00938"></a>00938 
<a name="l00939"></a>00939 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_mdio_reset(<span class="keyword">struct</span> mii_bus *bp)
<a name="l00940"></a>00940 {
<a name="l00941"></a>00941     <span class="keywordflow">return</span> 0;
<a name="l00942"></a>00942 }
<a name="l00943"></a>00943 
<a name="l00944"></a>00944 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_mdio_config_5785(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l00945"></a>00945 {
<a name="l00946"></a>00946     u32 val;
<a name="l00947"></a>00947     <span class="keyword">struct </span>phy_device *phydev;
<a name="l00948"></a>00948 
<a name="l00949"></a>00949     phydev = tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR];
<a name="l00950"></a>00950     <span class="keywordflow">switch</span> (phydev-&gt;drv-&gt;phy_id &amp; phydev-&gt;drv-&gt;phy_id_mask) {
<a name="l00951"></a>00951     <span class="keywordflow">case</span> TG3_PHY_ID_BCM50610:
<a name="l00952"></a>00952         val = MAC_PHYCFG2_50610_LED_MODES;
<a name="l00953"></a>00953         <span class="keywordflow">break</span>;
<a name="l00954"></a>00954     <span class="keywordflow">case</span> TG3_PHY_ID_BCMAC131:
<a name="l00955"></a>00955         val = MAC_PHYCFG2_AC131_LED_MODES;
<a name="l00956"></a>00956         <span class="keywordflow">break</span>;
<a name="l00957"></a>00957     <span class="keywordflow">case</span> TG3_PHY_ID_RTL8211C:
<a name="l00958"></a>00958         val = MAC_PHYCFG2_RTL8211C_LED_MODES;
<a name="l00959"></a>00959         <span class="keywordflow">break</span>;
<a name="l00960"></a>00960     <span class="keywordflow">case</span> TG3_PHY_ID_RTL8201E:
<a name="l00961"></a>00961         val = MAC_PHYCFG2_RTL8201E_LED_MODES;
<a name="l00962"></a>00962         <span class="keywordflow">break</span>;
<a name="l00963"></a>00963     <span class="keywordflow">default</span>:
<a name="l00964"></a>00964         <span class="keywordflow">return</span>;
<a name="l00965"></a>00965     }
<a name="l00966"></a>00966 
<a name="l00967"></a>00967     <span class="keywordflow">if</span> (phydev-&gt;interface != PHY_INTERFACE_MODE_RGMII) {
<a name="l00968"></a>00968         tw32(MAC_PHYCFG2, val);
<a name="l00969"></a>00969 
<a name="l00970"></a>00970         val = tr32(MAC_PHYCFG1);
<a name="l00971"></a>00971         val &amp;= ~(MAC_PHYCFG1_RGMII_INT |
<a name="l00972"></a>00972              MAC_PHYCFG1_RXCLK_TO_MASK | MAC_PHYCFG1_TXCLK_TO_MASK);
<a name="l00973"></a>00973         val |= MAC_PHYCFG1_RXCLK_TIMEOUT | MAC_PHYCFG1_TXCLK_TIMEOUT;
<a name="l00974"></a>00974         tw32(MAC_PHYCFG1, val);
<a name="l00975"></a>00975 
<a name="l00976"></a>00976         <span class="keywordflow">return</span>;
<a name="l00977"></a>00977     }
<a name="l00978"></a>00978 
<a name="l00979"></a>00979     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_RGMII_STD_IBND_DISABLE))
<a name="l00980"></a>00980         val |= MAC_PHYCFG2_EMODE_MASK_MASK |
<a name="l00981"></a>00981                MAC_PHYCFG2_FMODE_MASK_MASK |
<a name="l00982"></a>00982                MAC_PHYCFG2_GMODE_MASK_MASK |
<a name="l00983"></a>00983                MAC_PHYCFG2_ACT_MASK_MASK   |
<a name="l00984"></a>00984                MAC_PHYCFG2_QUAL_MASK_MASK |
<a name="l00985"></a>00985                MAC_PHYCFG2_INBAND_ENABLE;
<a name="l00986"></a>00986 
<a name="l00987"></a>00987     tw32(MAC_PHYCFG2, val);
<a name="l00988"></a>00988 
<a name="l00989"></a>00989     val = tr32(MAC_PHYCFG1);
<a name="l00990"></a>00990     val &amp;= ~(MAC_PHYCFG1_RXCLK_TO_MASK | MAC_PHYCFG1_TXCLK_TO_MASK |
<a name="l00991"></a>00991          MAC_PHYCFG1_RGMII_EXT_RX_DEC | MAC_PHYCFG1_RGMII_SND_STAT_EN);
<a name="l00992"></a>00992     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_RGMII_STD_IBND_DISABLE)) {
<a name="l00993"></a>00993         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_RGMII_EXT_IBND_RX_EN)
<a name="l00994"></a>00994             val |= MAC_PHYCFG1_RGMII_EXT_RX_DEC;
<a name="l00995"></a>00995         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_RGMII_EXT_IBND_TX_EN)
<a name="l00996"></a>00996             val |= MAC_PHYCFG1_RGMII_SND_STAT_EN;
<a name="l00997"></a>00997     }
<a name="l00998"></a>00998     val |= MAC_PHYCFG1_RXCLK_TIMEOUT | MAC_PHYCFG1_TXCLK_TIMEOUT |
<a name="l00999"></a>00999            MAC_PHYCFG1_RGMII_INT | MAC_PHYCFG1_TXC_DRV;
<a name="l01000"></a>01000     tw32(MAC_PHYCFG1, val);
<a name="l01001"></a>01001 
<a name="l01002"></a>01002     val = tr32(MAC_EXT_RGMII_MODE);
<a name="l01003"></a>01003     val &amp;= ~(MAC_RGMII_MODE_RX_INT_B |
<a name="l01004"></a>01004          MAC_RGMII_MODE_RX_QUALITY |
<a name="l01005"></a>01005          MAC_RGMII_MODE_RX_ACTIVITY |
<a name="l01006"></a>01006          MAC_RGMII_MODE_RX_ENG_DET |
<a name="l01007"></a>01007          MAC_RGMII_MODE_TX_ENABLE |
<a name="l01008"></a>01008          MAC_RGMII_MODE_TX_LOWPWR |
<a name="l01009"></a>01009          MAC_RGMII_MODE_TX_RESET);
<a name="l01010"></a>01010     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_RGMII_STD_IBND_DISABLE)) {
<a name="l01011"></a>01011         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_RGMII_EXT_IBND_RX_EN)
<a name="l01012"></a>01012             val |= MAC_RGMII_MODE_RX_INT_B |
<a name="l01013"></a>01013                    MAC_RGMII_MODE_RX_QUALITY |
<a name="l01014"></a>01014                    MAC_RGMII_MODE_RX_ACTIVITY |
<a name="l01015"></a>01015                    MAC_RGMII_MODE_RX_ENG_DET;
<a name="l01016"></a>01016         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_RGMII_EXT_IBND_TX_EN)
<a name="l01017"></a>01017             val |= MAC_RGMII_MODE_TX_ENABLE |
<a name="l01018"></a>01018                    MAC_RGMII_MODE_TX_LOWPWR |
<a name="l01019"></a>01019                    MAC_RGMII_MODE_TX_RESET;
<a name="l01020"></a>01020     }
<a name="l01021"></a>01021     tw32(MAC_EXT_RGMII_MODE, val);
<a name="l01022"></a>01022 }
<a name="l01023"></a>01023 
<a name="l01024"></a>01024 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_mdio_start(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01025"></a>01025 {
<a name="l01026"></a>01026     tp-&gt;mi_mode &amp;= ~MAC_MI_MODE_AUTO_POLL;
<a name="l01027"></a>01027     tw32_f(MAC_MI_MODE, tp-&gt;mi_mode);
<a name="l01028"></a>01028     udelay(80);
<a name="l01029"></a>01029 
<a name="l01030"></a>01030     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717) {
<a name="l01031"></a>01031         u32 funcnum, is_serdes;
<a name="l01032"></a>01032 
<a name="l01033"></a>01033         funcnum = tr32(TG3_CPMU_STATUS) &amp; TG3_CPMU_STATUS_PCIE_FUNC;
<a name="l01034"></a>01034         <span class="keywordflow">if</span> (funcnum)
<a name="l01035"></a>01035             tp-&gt;phy_addr = 2;
<a name="l01036"></a>01036         <span class="keywordflow">else</span>
<a name="l01037"></a>01037             tp-&gt;phy_addr = 1;
<a name="l01038"></a>01038 
<a name="l01039"></a>01039         is_serdes = tr32(SG_DIG_STATUS) &amp; SG_DIG_IS_SERDES;
<a name="l01040"></a>01040         <span class="keywordflow">if</span> (is_serdes)
<a name="l01041"></a>01041             tp-&gt;phy_addr += 7;
<a name="l01042"></a>01042     } <span class="keywordflow">else</span>
<a name="l01043"></a>01043         tp-&gt;phy_addr = PHY_ADDR;
<a name="l01044"></a>01044 
<a name="l01045"></a>01045     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags3 &amp; TG3_FLG3_MDIOBUS_INITED) &amp;&amp;
<a name="l01046"></a>01046         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785)
<a name="l01047"></a>01047         tg3_mdio_config_5785(tp);
<a name="l01048"></a>01048 }
<a name="l01049"></a>01049 
<a name="l01050"></a>01050 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_mdio_init(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01051"></a>01051 {
<a name="l01052"></a>01052     <span class="keywordtype">int</span> i;
<a name="l01053"></a>01053     u32 reg;
<a name="l01054"></a>01054     <span class="keyword">struct </span>phy_device *phydev;
<a name="l01055"></a>01055 
<a name="l01056"></a>01056     tg3_mdio_start(tp);
<a name="l01057"></a>01057 
<a name="l01058"></a>01058     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB) ||
<a name="l01059"></a>01059         (tp-&gt;tg3_flags3 &amp; TG3_FLG3_MDIOBUS_INITED))
<a name="l01060"></a>01060         <span class="keywordflow">return</span> 0;
<a name="l01061"></a>01061 
<a name="l01062"></a>01062     tp-&gt;mdio_bus = mdiobus_alloc();
<a name="l01063"></a>01063     <span class="keywordflow">if</span> (tp-&gt;mdio_bus == NULL)
<a name="l01064"></a>01064         <span class="keywordflow">return</span> -ENOMEM;
<a name="l01065"></a>01065 
<a name="l01066"></a>01066     tp-&gt;mdio_bus-&gt;name     = <span class="stringliteral">&quot;tg3 mdio bus&quot;</span>;
<a name="l01067"></a>01067     snprintf(tp-&gt;mdio_bus-&gt;id, MII_BUS_ID_SIZE, <span class="stringliteral">&quot;%x&quot;</span>,
<a name="l01068"></a>01068          (tp-&gt;pdev-&gt;bus-&gt;number &lt;&lt; 8) | tp-&gt;pdev-&gt;devfn);
<a name="l01069"></a>01069     tp-&gt;mdio_bus-&gt;priv     = tp;
<a name="l01070"></a>01070     tp-&gt;mdio_bus-&gt;parent   = &amp;tp-&gt;pdev-&gt;dev;
<a name="l01071"></a>01071     tp-&gt;mdio_bus-&gt;read     = &amp;tg3_mdio_read;
<a name="l01072"></a>01072     tp-&gt;mdio_bus-&gt;write    = &amp;tg3_mdio_write;
<a name="l01073"></a>01073     tp-&gt;mdio_bus-&gt;reset    = &amp;tg3_mdio_reset;
<a name="l01074"></a>01074     tp-&gt;mdio_bus-&gt;phy_mask = ~(1 &lt;&lt; PHY_ADDR);
<a name="l01075"></a>01075     tp-&gt;mdio_bus-&gt;irq      = &amp;tp-&gt;mdio_irq[0];
<a name="l01076"></a>01076 
<a name="l01077"></a>01077     <span class="keywordflow">for</span> (i = 0; i &lt; PHY_MAX_ADDR; i++)
<a name="l01078"></a>01078         tp-&gt;mdio_bus-&gt;irq[i] = PHY_POLL;
<a name="l01079"></a>01079 
<a name="l01080"></a>01080     <span class="comment">/* The bus registration will look for all the PHYs on the mdio bus.</span>
<a name="l01081"></a>01081 <span class="comment">     * Unfortunately, it does not ensure the PHY is powered up before</span>
<a name="l01082"></a>01082 <span class="comment">     * accessing the PHY ID registers.  A chip reset is the</span>
<a name="l01083"></a>01083 <span class="comment">     * quickest way to bring the device back to an operational state..</span>
<a name="l01084"></a>01084 <span class="comment">     */</span>
<a name="l01085"></a>01085     if (tg3_readphy(tp, MII_BMCR, &amp;reg) || (reg &amp; BMCR_PDOWN))
<a name="l01086"></a>01086         tg3_bmcr_reset(tp);
<a name="l01087"></a>01087 
<a name="l01088"></a>01088     i = mdiobus_register(tp-&gt;mdio_bus);
<a name="l01089"></a>01089     <span class="keywordflow">if</span> (i) {
<a name="l01090"></a>01090         printk(KERN_WARNING <span class="stringliteral">&quot;%s: mdiobus_reg failed (0x%x)\n&quot;</span>,
<a name="l01091"></a>01091             tp-&gt;dev-&gt;name, i);
<a name="l01092"></a>01092         mdiobus_free(tp-&gt;mdio_bus);
<a name="l01093"></a>01093         <span class="keywordflow">return</span> i;
<a name="l01094"></a>01094     }
<a name="l01095"></a>01095 
<a name="l01096"></a>01096     phydev = tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR];
<a name="l01097"></a>01097 
<a name="l01098"></a>01098     <span class="keywordflow">if</span> (!phydev || !phydev-&gt;drv) {
<a name="l01099"></a>01099         printk(KERN_WARNING <span class="stringliteral">&quot;%s: No PHY devices\n&quot;</span>, tp-&gt;dev-&gt;name);
<a name="l01100"></a>01100         mdiobus_unregister(tp-&gt;mdio_bus);
<a name="l01101"></a>01101         mdiobus_free(tp-&gt;mdio_bus);
<a name="l01102"></a>01102         <span class="keywordflow">return</span> -ENODEV;
<a name="l01103"></a>01103     }
<a name="l01104"></a>01104 
<a name="l01105"></a>01105     <span class="keywordflow">switch</span> (phydev-&gt;drv-&gt;phy_id &amp; phydev-&gt;drv-&gt;phy_id_mask) {
<a name="l01106"></a>01106     <span class="keywordflow">case</span> TG3_PHY_ID_BCM57780:
<a name="l01107"></a>01107         phydev-&gt;interface = PHY_INTERFACE_MODE_GMII;
<a name="l01108"></a>01108         <span class="keywordflow">break</span>;
<a name="l01109"></a>01109     <span class="keywordflow">case</span> TG3_PHY_ID_BCM50610:
<a name="l01110"></a>01110         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_RGMII_STD_IBND_DISABLE)
<a name="l01111"></a>01111             phydev-&gt;dev_flags |= PHY_BRCM_STD_IBND_DISABLE;
<a name="l01112"></a>01112         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_RGMII_EXT_IBND_RX_EN)
<a name="l01113"></a>01113             phydev-&gt;dev_flags |= PHY_BRCM_EXT_IBND_RX_ENABLE;
<a name="l01114"></a>01114         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_RGMII_EXT_IBND_TX_EN)
<a name="l01115"></a>01115             phydev-&gt;dev_flags |= PHY_BRCM_EXT_IBND_TX_ENABLE;
<a name="l01116"></a>01116         <span class="comment">/* fallthru */</span>
<a name="l01117"></a>01117     <span class="keywordflow">case</span> TG3_PHY_ID_RTL8211C:
<a name="l01118"></a>01118         phydev-&gt;interface = PHY_INTERFACE_MODE_RGMII;
<a name="l01119"></a>01119         <span class="keywordflow">break</span>;
<a name="l01120"></a>01120     <span class="keywordflow">case</span> TG3_PHY_ID_RTL8201E:
<a name="l01121"></a>01121     <span class="keywordflow">case</span> TG3_PHY_ID_BCMAC131:
<a name="l01122"></a>01122         phydev-&gt;interface = PHY_INTERFACE_MODE_MII;
<a name="l01123"></a>01123         tp-&gt;tg3_flags3 |= TG3_FLG3_PHY_IS_FET;
<a name="l01124"></a>01124         <span class="keywordflow">break</span>;
<a name="l01125"></a>01125     }
<a name="l01126"></a>01126 
<a name="l01127"></a>01127     tp-&gt;tg3_flags3 |= TG3_FLG3_MDIOBUS_INITED;
<a name="l01128"></a>01128 
<a name="l01129"></a>01129     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785)
<a name="l01130"></a>01130         tg3_mdio_config_5785(tp);
<a name="l01131"></a>01131 
<a name="l01132"></a>01132     <span class="keywordflow">return</span> 0;
<a name="l01133"></a>01133 }
<a name="l01134"></a>01134 
<a name="l01135"></a>01135 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_mdio_fini(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01136"></a>01136 {
<a name="l01137"></a>01137     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_MDIOBUS_INITED) {
<a name="l01138"></a>01138         tp-&gt;tg3_flags3 &amp;= ~TG3_FLG3_MDIOBUS_INITED;
<a name="l01139"></a>01139         mdiobus_unregister(tp-&gt;mdio_bus);
<a name="l01140"></a>01140         mdiobus_free(tp-&gt;mdio_bus);
<a name="l01141"></a>01141     }
<a name="l01142"></a>01142 }
<a name="l01143"></a>01143 
<a name="l01144"></a>01144 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l01145"></a>01145 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> tg3_generate_fw_event(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01146"></a>01146 {
<a name="l01147"></a>01147     u32 val;
<a name="l01148"></a>01148 
<a name="l01149"></a>01149     val = tr32(GRC_RX_CPU_EVENT);
<a name="l01150"></a>01150     val |= GRC_RX_CPU_DRIVER_EVENT;
<a name="l01151"></a>01151     tw32_f(GRC_RX_CPU_EVENT, val);
<a name="l01152"></a>01152 
<a name="l01153"></a>01153     tp-&gt;last_event_jiffies = jiffies;
<a name="l01154"></a>01154 }
<a name="l01155"></a>01155 
<a name="l01156"></a>01156 <span class="preprocessor">#define TG3_FW_EVENT_TIMEOUT_USEC 2500</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span>
<a name="l01158"></a>01158 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l01159"></a>01159 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_wait_for_event_ack(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01160"></a>01160 {
<a name="l01161"></a>01161     <span class="keywordtype">int</span> i;
<a name="l01162"></a>01162     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> delay_cnt;
<a name="l01163"></a>01163     <span class="keywordtype">long</span> time_remain;
<a name="l01164"></a>01164 
<a name="l01165"></a>01165     <span class="comment">/* If enough time has passed, no wait is necessary. */</span>
<a name="l01166"></a>01166     time_remain = (long)(tp-&gt;last_event_jiffies + 1 +
<a name="l01167"></a>01167               usecs_to_jiffies(TG3_FW_EVENT_TIMEOUT_USEC)) -
<a name="l01168"></a>01168               (<span class="keywordtype">long</span>)jiffies;
<a name="l01169"></a>01169     <span class="keywordflow">if</span> (time_remain &lt; 0)
<a name="l01170"></a>01170         <span class="keywordflow">return</span>;
<a name="l01171"></a>01171 
<a name="l01172"></a>01172     <span class="comment">/* Check if we can shorten the wait time. */</span>
<a name="l01173"></a>01173     delay_cnt = jiffies_to_usecs(time_remain);
<a name="l01174"></a>01174     <span class="keywordflow">if</span> (delay_cnt &gt; TG3_FW_EVENT_TIMEOUT_USEC)
<a name="l01175"></a>01175         delay_cnt = TG3_FW_EVENT_TIMEOUT_USEC;
<a name="l01176"></a>01176     delay_cnt = (delay_cnt &gt;&gt; 3) + 1;
<a name="l01177"></a>01177 
<a name="l01178"></a>01178     <span class="keywordflow">for</span> (i = 0; i &lt; delay_cnt; i++) {
<a name="l01179"></a>01179         <span class="keywordflow">if</span> (!(tr32(GRC_RX_CPU_EVENT) &amp; GRC_RX_CPU_DRIVER_EVENT))
<a name="l01180"></a>01180             <span class="keywordflow">break</span>;
<a name="l01181"></a>01181         udelay(8);
<a name="l01182"></a>01182     }
<a name="l01183"></a>01183 }
<a name="l01184"></a>01184 
<a name="l01185"></a>01185 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l01186"></a>01186 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_ump_link_report(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01187"></a>01187 {
<a name="l01188"></a>01188     u32 reg;
<a name="l01189"></a>01189     u32 val;
<a name="l01190"></a>01190 
<a name="l01191"></a>01191     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS) ||
<a name="l01192"></a>01192         !(tp-&gt;tg3_flags  &amp; TG3_FLAG_ENABLE_ASF))
<a name="l01193"></a>01193         <span class="keywordflow">return</span>;
<a name="l01194"></a>01194 
<a name="l01195"></a>01195     tg3_wait_for_event_ack(tp);
<a name="l01196"></a>01196 
<a name="l01197"></a>01197     tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX, FWCMD_NICDRV_LINK_UPDATE);
<a name="l01198"></a>01198 
<a name="l01199"></a>01199     tg3_write_mem(tp, NIC_SRAM_FW_CMD_LEN_MBOX, 14);
<a name="l01200"></a>01200 
<a name="l01201"></a>01201     val = 0;
<a name="l01202"></a>01202     <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_BMCR, &amp;reg))
<a name="l01203"></a>01203         val = reg &lt;&lt; 16;
<a name="l01204"></a>01204     <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_BMSR, &amp;reg))
<a name="l01205"></a>01205         val |= (reg &amp; 0xffff);
<a name="l01206"></a>01206     tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX, val);
<a name="l01207"></a>01207 
<a name="l01208"></a>01208     val = 0;
<a name="l01209"></a>01209     <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_ADVERTISE, &amp;reg))
<a name="l01210"></a>01210         val = reg &lt;&lt; 16;
<a name="l01211"></a>01211     <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_LPA, &amp;reg))
<a name="l01212"></a>01212         val |= (reg &amp; 0xffff);
<a name="l01213"></a>01213     tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 4, val);
<a name="l01214"></a>01214 
<a name="l01215"></a>01215     val = 0;
<a name="l01216"></a>01216     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_MII_SERDES)) {
<a name="l01217"></a>01217         <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_CTRL1000, &amp;reg))
<a name="l01218"></a>01218             val = reg &lt;&lt; 16;
<a name="l01219"></a>01219         <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_STAT1000, &amp;reg))
<a name="l01220"></a>01220             val |= (reg &amp; 0xffff);
<a name="l01221"></a>01221     }
<a name="l01222"></a>01222     tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 8, val);
<a name="l01223"></a>01223 
<a name="l01224"></a>01224     <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_PHYADDR, &amp;reg))
<a name="l01225"></a>01225         val = reg &lt;&lt; 16;
<a name="l01226"></a>01226     <span class="keywordflow">else</span>
<a name="l01227"></a>01227         val = 0;
<a name="l01228"></a>01228     tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 12, val);
<a name="l01229"></a>01229 
<a name="l01230"></a>01230     tg3_generate_fw_event(tp);
<a name="l01231"></a>01231 }
<a name="l01232"></a>01232 
<a name="l01233"></a>01233 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_link_report(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01234"></a>01234 {
<a name="l01235"></a>01235     <span class="keywordflow">if</span> (!netif_carrier_ok(tp-&gt;dev)) {
<a name="l01236"></a>01236         <span class="keywordflow">if</span> (netif_msg_link(tp))
<a name="l01237"></a>01237             printk(KERN_INFO PFX <span class="stringliteral">&quot;%s: Link is down.\n&quot;</span>,
<a name="l01238"></a>01238                    tp-&gt;dev-&gt;name);
<a name="l01239"></a>01239         tg3_ump_link_report(tp);
<a name="l01240"></a>01240     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (netif_msg_link(tp)) {
<a name="l01241"></a>01241         printk(KERN_INFO PFX <span class="stringliteral">&quot;%s: Link is up at %d Mbps, %s duplex.\n&quot;</span>,
<a name="l01242"></a>01242                tp-&gt;dev-&gt;name,
<a name="l01243"></a>01243                (tp-&gt;link_config.active_speed == SPEED_1000 ?
<a name="l01244"></a>01244             1000 :
<a name="l01245"></a>01245             (tp-&gt;link_config.active_speed == SPEED_100 ?
<a name="l01246"></a>01246              100 : 10)),
<a name="l01247"></a>01247                (tp-&gt;link_config.active_duplex == DUPLEX_FULL ?
<a name="l01248"></a>01248             <span class="stringliteral">&quot;full&quot;</span> : <span class="stringliteral">&quot;half&quot;</span>));
<a name="l01249"></a>01249 
<a name="l01250"></a>01250         printk(KERN_INFO PFX
<a name="l01251"></a>01251                <span class="stringliteral">&quot;%s: Flow control is %s for TX and %s for RX.\n&quot;</span>,
<a name="l01252"></a>01252                tp-&gt;dev-&gt;name,
<a name="l01253"></a>01253                (tp-&gt;link_config.active_flowctrl &amp; FLOW_CTRL_TX) ?
<a name="l01254"></a>01254                <span class="stringliteral">&quot;on&quot;</span> : <span class="stringliteral">&quot;off&quot;</span>,
<a name="l01255"></a>01255                (tp-&gt;link_config.active_flowctrl &amp; FLOW_CTRL_RX) ?
<a name="l01256"></a>01256                <span class="stringliteral">&quot;on&quot;</span> : <span class="stringliteral">&quot;off&quot;</span>);
<a name="l01257"></a>01257         tg3_ump_link_report(tp);
<a name="l01258"></a>01258     }
<a name="l01259"></a>01259 }
<a name="l01260"></a>01260 
<a name="l01261"></a>01261 <span class="keyword">static</span> u16 tg3_advert_flowctrl_1000T(u8 flow_ctrl)
<a name="l01262"></a>01262 {
<a name="l01263"></a>01263     u16 miireg;
<a name="l01264"></a>01264 
<a name="l01265"></a>01265     <span class="keywordflow">if</span> ((flow_ctrl &amp; FLOW_CTRL_TX) &amp;&amp; (flow_ctrl &amp; FLOW_CTRL_RX))
<a name="l01266"></a>01266         miireg = ADVERTISE_PAUSE_CAP;
<a name="l01267"></a>01267     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (flow_ctrl &amp; FLOW_CTRL_TX)
<a name="l01268"></a>01268         miireg = ADVERTISE_PAUSE_ASYM;
<a name="l01269"></a>01269     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (flow_ctrl &amp; FLOW_CTRL_RX)
<a name="l01270"></a>01270         miireg = ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
<a name="l01271"></a>01271     <span class="keywordflow">else</span>
<a name="l01272"></a>01272         miireg = 0;
<a name="l01273"></a>01273 
<a name="l01274"></a>01274     <span class="keywordflow">return</span> miireg;
<a name="l01275"></a>01275 }
<a name="l01276"></a>01276 
<a name="l01277"></a>01277 <span class="keyword">static</span> u16 tg3_advert_flowctrl_1000X(u8 flow_ctrl)
<a name="l01278"></a>01278 {
<a name="l01279"></a>01279     u16 miireg;
<a name="l01280"></a>01280 
<a name="l01281"></a>01281     <span class="keywordflow">if</span> ((flow_ctrl &amp; FLOW_CTRL_TX) &amp;&amp; (flow_ctrl &amp; FLOW_CTRL_RX))
<a name="l01282"></a>01282         miireg = ADVERTISE_1000XPAUSE;
<a name="l01283"></a>01283     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (flow_ctrl &amp; FLOW_CTRL_TX)
<a name="l01284"></a>01284         miireg = ADVERTISE_1000XPSE_ASYM;
<a name="l01285"></a>01285     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (flow_ctrl &amp; FLOW_CTRL_RX)
<a name="l01286"></a>01286         miireg = ADVERTISE_1000XPAUSE | ADVERTISE_1000XPSE_ASYM;
<a name="l01287"></a>01287     <span class="keywordflow">else</span>
<a name="l01288"></a>01288         miireg = 0;
<a name="l01289"></a>01289 
<a name="l01290"></a>01290     <span class="keywordflow">return</span> miireg;
<a name="l01291"></a>01291 }
<a name="l01292"></a>01292 
<a name="l01293"></a>01293 <span class="keyword">static</span> u8 tg3_resolve_flowctrl_1000X(u16 lcladv, u16 rmtadv)
<a name="l01294"></a>01294 {
<a name="l01295"></a>01295     u8 cap = 0;
<a name="l01296"></a>01296 
<a name="l01297"></a>01297     <span class="keywordflow">if</span> (lcladv &amp; ADVERTISE_1000XPAUSE) {
<a name="l01298"></a>01298         <span class="keywordflow">if</span> (lcladv &amp; ADVERTISE_1000XPSE_ASYM) {
<a name="l01299"></a>01299             <span class="keywordflow">if</span> (rmtadv &amp; LPA_1000XPAUSE)
<a name="l01300"></a>01300                 cap = FLOW_CTRL_TX | FLOW_CTRL_RX;
<a name="l01301"></a>01301             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (rmtadv &amp; LPA_1000XPAUSE_ASYM)
<a name="l01302"></a>01302                 cap = FLOW_CTRL_RX;
<a name="l01303"></a>01303         } <span class="keywordflow">else</span> {
<a name="l01304"></a>01304             <span class="keywordflow">if</span> (rmtadv &amp; LPA_1000XPAUSE)
<a name="l01305"></a>01305                 cap = FLOW_CTRL_TX | FLOW_CTRL_RX;
<a name="l01306"></a>01306         }
<a name="l01307"></a>01307     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (lcladv &amp; ADVERTISE_1000XPSE_ASYM) {
<a name="l01308"></a>01308         <span class="keywordflow">if</span> ((rmtadv &amp; LPA_1000XPAUSE) &amp;&amp; (rmtadv &amp; LPA_1000XPAUSE_ASYM))
<a name="l01309"></a>01309             cap = FLOW_CTRL_TX;
<a name="l01310"></a>01310     }
<a name="l01311"></a>01311 
<a name="l01312"></a>01312     <span class="keywordflow">return</span> cap;
<a name="l01313"></a>01313 }
<a name="l01314"></a>01314 
<a name="l01315"></a>01315 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_setup_flow_control(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 lcladv, u32 rmtadv)
<a name="l01316"></a>01316 {
<a name="l01317"></a>01317     u8 autoneg;
<a name="l01318"></a>01318     u8 flowctrl = 0;
<a name="l01319"></a>01319     u32 old_rx_mode = tp-&gt;rx_mode;
<a name="l01320"></a>01320     u32 old_tx_mode = tp-&gt;tx_mode;
<a name="l01321"></a>01321 
<a name="l01322"></a>01322     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB)
<a name="l01323"></a>01323         autoneg = tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR]-&gt;autoneg;
<a name="l01324"></a>01324     <span class="keywordflow">else</span>
<a name="l01325"></a>01325         autoneg = tp-&gt;link_config.autoneg;
<a name="l01326"></a>01326 
<a name="l01327"></a>01327     <span class="keywordflow">if</span> (autoneg == AUTONEG_ENABLE &amp;&amp;
<a name="l01328"></a>01328         (tp-&gt;tg3_flags &amp; TG3_FLAG_PAUSE_AUTONEG)) {
<a name="l01329"></a>01329         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_ANY_SERDES)
<a name="l01330"></a>01330             flowctrl = tg3_resolve_flowctrl_1000X(lcladv, rmtadv);
<a name="l01331"></a>01331         <span class="keywordflow">else</span>
<a name="l01332"></a>01332             flowctrl = mii_resolve_flowctrl_fdx(lcladv, rmtadv);
<a name="l01333"></a>01333     } <span class="keywordflow">else</span>
<a name="l01334"></a>01334         flowctrl = tp-&gt;link_config.flowctrl;
<a name="l01335"></a>01335 
<a name="l01336"></a>01336     tp-&gt;link_config.active_flowctrl = flowctrl;
<a name="l01337"></a>01337 
<a name="l01338"></a>01338     <span class="keywordflow">if</span> (flowctrl &amp; FLOW_CTRL_RX)
<a name="l01339"></a>01339         tp-&gt;rx_mode |= RX_MODE_FLOW_CTRL_ENABLE;
<a name="l01340"></a>01340     <span class="keywordflow">else</span>
<a name="l01341"></a>01341         tp-&gt;rx_mode &amp;= ~RX_MODE_FLOW_CTRL_ENABLE;
<a name="l01342"></a>01342 
<a name="l01343"></a>01343     <span class="keywordflow">if</span> (old_rx_mode != tp-&gt;rx_mode)
<a name="l01344"></a>01344         tw32_f(MAC_RX_MODE, tp-&gt;rx_mode);
<a name="l01345"></a>01345 
<a name="l01346"></a>01346     <span class="keywordflow">if</span> (flowctrl &amp; FLOW_CTRL_TX)
<a name="l01347"></a>01347         tp-&gt;tx_mode |= TX_MODE_FLOW_CTRL_ENABLE;
<a name="l01348"></a>01348     <span class="keywordflow">else</span>
<a name="l01349"></a>01349         tp-&gt;tx_mode &amp;= ~TX_MODE_FLOW_CTRL_ENABLE;
<a name="l01350"></a>01350 
<a name="l01351"></a>01351     <span class="keywordflow">if</span> (old_tx_mode != tp-&gt;tx_mode)
<a name="l01352"></a>01352         tw32_f(MAC_TX_MODE, tp-&gt;tx_mode);
<a name="l01353"></a>01353 }
<a name="l01354"></a>01354 
<a name="l01355"></a>01355 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_adjust_link(<span class="keyword">struct</span> net_device *dev)
<a name="l01356"></a>01356 {
<a name="l01357"></a>01357     u8 oldflowctrl, linkmesg = 0;
<a name="l01358"></a>01358     u32 mac_mode, lcl_adv, rmt_adv;
<a name="l01359"></a>01359     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l01360"></a>01360     <span class="keyword">struct </span>phy_device *phydev = tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR];
<a name="l01361"></a>01361 
<a name="l01362"></a>01362     spin_lock_bh(&amp;tp-&gt;lock);
<a name="l01363"></a>01363 
<a name="l01364"></a>01364     mac_mode = tp-&gt;mac_mode &amp; ~(MAC_MODE_PORT_MODE_MASK |
<a name="l01365"></a>01365                     MAC_MODE_HALF_DUPLEX);
<a name="l01366"></a>01366 
<a name="l01367"></a>01367     oldflowctrl = tp-&gt;link_config.active_flowctrl;
<a name="l01368"></a>01368 
<a name="l01369"></a>01369     <span class="keywordflow">if</span> (phydev-&gt;link) {
<a name="l01370"></a>01370         lcl_adv = 0;
<a name="l01371"></a>01371         rmt_adv = 0;
<a name="l01372"></a>01372 
<a name="l01373"></a>01373         <span class="keywordflow">if</span> (phydev-&gt;speed == SPEED_100 || phydev-&gt;speed == SPEED_10)
<a name="l01374"></a>01374             mac_mode |= MAC_MODE_PORT_MODE_MII;
<a name="l01375"></a>01375         <span class="keywordflow">else</span>
<a name="l01376"></a>01376             mac_mode |= MAC_MODE_PORT_MODE_GMII;
<a name="l01377"></a>01377 
<a name="l01378"></a>01378         <span class="keywordflow">if</span> (phydev-&gt;duplex == DUPLEX_HALF)
<a name="l01379"></a>01379             mac_mode |= MAC_MODE_HALF_DUPLEX;
<a name="l01380"></a>01380         <span class="keywordflow">else</span> {
<a name="l01381"></a>01381             lcl_adv = tg3_advert_flowctrl_1000T(
<a name="l01382"></a>01382                   tp-&gt;link_config.flowctrl);
<a name="l01383"></a>01383 
<a name="l01384"></a>01384             <span class="keywordflow">if</span> (phydev-&gt;pause)
<a name="l01385"></a>01385                 rmt_adv = LPA_PAUSE_CAP;
<a name="l01386"></a>01386             <span class="keywordflow">if</span> (phydev-&gt;asym_pause)
<a name="l01387"></a>01387                 rmt_adv |= LPA_PAUSE_ASYM;
<a name="l01388"></a>01388         }
<a name="l01389"></a>01389 
<a name="l01390"></a>01390         tg3_setup_flow_control(tp, lcl_adv, rmt_adv);
<a name="l01391"></a>01391     } <span class="keywordflow">else</span>
<a name="l01392"></a>01392         mac_mode |= MAC_MODE_PORT_MODE_GMII;
<a name="l01393"></a>01393 
<a name="l01394"></a>01394     <span class="keywordflow">if</span> (mac_mode != tp-&gt;mac_mode) {
<a name="l01395"></a>01395         tp-&gt;mac_mode = mac_mode;
<a name="l01396"></a>01396         tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l01397"></a>01397         udelay(40);
<a name="l01398"></a>01398     }
<a name="l01399"></a>01399 
<a name="l01400"></a>01400     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785) {
<a name="l01401"></a>01401         <span class="keywordflow">if</span> (phydev-&gt;speed == SPEED_10)
<a name="l01402"></a>01402             tw32(MAC_MI_STAT,
<a name="l01403"></a>01403                  MAC_MI_STAT_10MBPS_MODE |
<a name="l01404"></a>01404                  MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
<a name="l01405"></a>01405         <span class="keywordflow">else</span>
<a name="l01406"></a>01406             tw32(MAC_MI_STAT, MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
<a name="l01407"></a>01407     }
<a name="l01408"></a>01408 
<a name="l01409"></a>01409     <span class="keywordflow">if</span> (phydev-&gt;speed == SPEED_1000 &amp;&amp; phydev-&gt;duplex == DUPLEX_HALF)
<a name="l01410"></a>01410         tw32(MAC_TX_LENGTHS,
<a name="l01411"></a>01411              ((2 &lt;&lt; TX_LENGTHS_IPG_CRS_SHIFT) |
<a name="l01412"></a>01412               (6 &lt;&lt; TX_LENGTHS_IPG_SHIFT) |
<a name="l01413"></a>01413               (0xff &lt;&lt; TX_LENGTHS_SLOT_TIME_SHIFT)));
<a name="l01414"></a>01414     <span class="keywordflow">else</span>
<a name="l01415"></a>01415         tw32(MAC_TX_LENGTHS,
<a name="l01416"></a>01416              ((2 &lt;&lt; TX_LENGTHS_IPG_CRS_SHIFT) |
<a name="l01417"></a>01417               (6 &lt;&lt; TX_LENGTHS_IPG_SHIFT) |
<a name="l01418"></a>01418               (32 &lt;&lt; TX_LENGTHS_SLOT_TIME_SHIFT)));
<a name="l01419"></a>01419 
<a name="l01420"></a>01420     <span class="keywordflow">if</span> ((phydev-&gt;link &amp;&amp; tp-&gt;link_config.active_speed == SPEED_INVALID) ||
<a name="l01421"></a>01421         (!phydev-&gt;link &amp;&amp; tp-&gt;link_config.active_speed != SPEED_INVALID) ||
<a name="l01422"></a>01422         phydev-&gt;speed != tp-&gt;link_config.active_speed ||
<a name="l01423"></a>01423         phydev-&gt;duplex != tp-&gt;link_config.active_duplex ||
<a name="l01424"></a>01424         oldflowctrl != tp-&gt;link_config.active_flowctrl)
<a name="l01425"></a>01425         linkmesg = 1;
<a name="l01426"></a>01426 
<a name="l01427"></a>01427     tp-&gt;link_config.active_speed = phydev-&gt;speed;
<a name="l01428"></a>01428     tp-&gt;link_config.active_duplex = phydev-&gt;duplex;
<a name="l01429"></a>01429 
<a name="l01430"></a>01430     spin_unlock_bh(&amp;tp-&gt;lock);
<a name="l01431"></a>01431 
<a name="l01432"></a>01432     <span class="keywordflow">if</span> (linkmesg)
<a name="l01433"></a>01433         tg3_link_report(tp);
<a name="l01434"></a>01434 }
<a name="l01435"></a>01435 
<a name="l01436"></a>01436 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_phy_init(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01437"></a>01437 {
<a name="l01438"></a>01438     <span class="keyword">struct </span>phy_device *phydev;
<a name="l01439"></a>01439 
<a name="l01440"></a>01440     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_CONNECTED)
<a name="l01441"></a>01441         <span class="keywordflow">return</span> 0;
<a name="l01442"></a>01442 
<a name="l01443"></a>01443     <span class="comment">/* Bring the PHY back to a known state. */</span>
<a name="l01444"></a>01444     tg3_bmcr_reset(tp);
<a name="l01445"></a>01445 
<a name="l01446"></a>01446     phydev = tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR];
<a name="l01447"></a>01447 
<a name="l01448"></a>01448     <span class="comment">/* Attach the MAC to the PHY. */</span>
<a name="l01449"></a>01449     phydev = phy_connect(tp-&gt;dev, dev_name(&amp;phydev-&gt;dev), tg3_adjust_link,
<a name="l01450"></a>01450                  phydev-&gt;dev_flags, phydev-&gt;interface);
<a name="l01451"></a>01451     <span class="keywordflow">if</span> (IS_ERR(phydev)) {
<a name="l01452"></a>01452         printk(KERN_ERR <span class="stringliteral">&quot;%s: Could not attach to PHY\n&quot;</span>, tp-&gt;dev-&gt;name);
<a name="l01453"></a>01453         <span class="keywordflow">return</span> PTR_ERR(phydev);
<a name="l01454"></a>01454     }
<a name="l01455"></a>01455 
<a name="l01456"></a>01456     <span class="comment">/* Mask with MAC supported features. */</span>
<a name="l01457"></a>01457     <span class="keywordflow">switch</span> (phydev-&gt;interface) {
<a name="l01458"></a>01458     <span class="keywordflow">case</span> PHY_INTERFACE_MODE_GMII:
<a name="l01459"></a>01459     <span class="keywordflow">case</span> PHY_INTERFACE_MODE_RGMII:
<a name="l01460"></a>01460         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_10_100_ONLY)) {
<a name="l01461"></a>01461             phydev-&gt;supported &amp;= (PHY_GBIT_FEATURES |
<a name="l01462"></a>01462                           SUPPORTED_Pause |
<a name="l01463"></a>01463                           SUPPORTED_Asym_Pause);
<a name="l01464"></a>01464             <span class="keywordflow">break</span>;
<a name="l01465"></a>01465         }
<a name="l01466"></a>01466         <span class="comment">/* fallthru */</span>
<a name="l01467"></a>01467     <span class="keywordflow">case</span> PHY_INTERFACE_MODE_MII:
<a name="l01468"></a>01468         phydev-&gt;supported &amp;= (PHY_BASIC_FEATURES |
<a name="l01469"></a>01469                       SUPPORTED_Pause |
<a name="l01470"></a>01470                       SUPPORTED_Asym_Pause);
<a name="l01471"></a>01471         <span class="keywordflow">break</span>;
<a name="l01472"></a>01472     <span class="keywordflow">default</span>:
<a name="l01473"></a>01473         phy_disconnect(tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR]);
<a name="l01474"></a>01474         <span class="keywordflow">return</span> -EINVAL;
<a name="l01475"></a>01475     }
<a name="l01476"></a>01476 
<a name="l01477"></a>01477     tp-&gt;tg3_flags3 |= TG3_FLG3_PHY_CONNECTED;
<a name="l01478"></a>01478 
<a name="l01479"></a>01479     phydev-&gt;advertising = phydev-&gt;supported;
<a name="l01480"></a>01480 
<a name="l01481"></a>01481     <span class="keywordflow">return</span> 0;
<a name="l01482"></a>01482 }
<a name="l01483"></a>01483 
<a name="l01484"></a>01484 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_phy_start(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01485"></a>01485 {
<a name="l01486"></a>01486     <span class="keyword">struct </span>phy_device *phydev;
<a name="l01487"></a>01487 
<a name="l01488"></a>01488     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_CONNECTED))
<a name="l01489"></a>01489         <span class="keywordflow">return</span>;
<a name="l01490"></a>01490 
<a name="l01491"></a>01491     phydev = tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR];
<a name="l01492"></a>01492 
<a name="l01493"></a>01493     <span class="keywordflow">if</span> (tp-&gt;link_config.phy_is_low_power) {
<a name="l01494"></a>01494         tp-&gt;link_config.phy_is_low_power = 0;
<a name="l01495"></a>01495         phydev-&gt;speed = tp-&gt;link_config.orig_speed;
<a name="l01496"></a>01496         phydev-&gt;duplex = tp-&gt;link_config.orig_duplex;
<a name="l01497"></a>01497         phydev-&gt;autoneg = tp-&gt;link_config.orig_autoneg;
<a name="l01498"></a>01498         phydev-&gt;advertising = tp-&gt;link_config.orig_advertising;
<a name="l01499"></a>01499     }
<a name="l01500"></a>01500 
<a name="l01501"></a>01501     phy_start(phydev);
<a name="l01502"></a>01502 
<a name="l01503"></a>01503     phy_start_aneg(phydev);
<a name="l01504"></a>01504 }
<a name="l01505"></a>01505 
<a name="l01506"></a>01506 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_phy_stop(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01507"></a>01507 {
<a name="l01508"></a>01508     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_CONNECTED))
<a name="l01509"></a>01509         <span class="keywordflow">return</span>;
<a name="l01510"></a>01510 
<a name="l01511"></a>01511     phy_stop(tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR]);
<a name="l01512"></a>01512 }
<a name="l01513"></a>01513 
<a name="l01514"></a>01514 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_phy_fini(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01515"></a>01515 {
<a name="l01516"></a>01516     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_CONNECTED) {
<a name="l01517"></a>01517         phy_disconnect(tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR]);
<a name="l01518"></a>01518         tp-&gt;tg3_flags3 &amp;= ~TG3_FLG3_PHY_CONNECTED;
<a name="l01519"></a>01519     }
<a name="l01520"></a>01520 }
<a name="l01521"></a>01521 
<a name="l01522"></a>01522 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_phydsp_write(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 reg, u32 val)
<a name="l01523"></a>01523 {
<a name="l01524"></a>01524     tg3_writephy(tp, MII_TG3_DSP_ADDRESS, reg);
<a name="l01525"></a>01525     tg3_writephy(tp, MII_TG3_DSP_RW_PORT, val);
<a name="l01526"></a>01526 }
<a name="l01527"></a>01527 
<a name="l01528"></a>01528 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_phy_fet_toggle_apd(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">bool</span> enable)
<a name="l01529"></a>01529 {
<a name="l01530"></a>01530     u32 phytest;
<a name="l01531"></a>01531 
<a name="l01532"></a>01532     <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_TG3_FET_TEST, &amp;phytest)) {
<a name="l01533"></a>01533         u32 phy;
<a name="l01534"></a>01534 
<a name="l01535"></a>01535         tg3_writephy(tp, MII_TG3_FET_TEST,
<a name="l01536"></a>01536                  phytest | MII_TG3_FET_SHADOW_EN);
<a name="l01537"></a>01537         <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_TG3_FET_SHDW_AUXSTAT2, &amp;phy)) {
<a name="l01538"></a>01538             <span class="keywordflow">if</span> (enable)
<a name="l01539"></a>01539                 phy |= MII_TG3_FET_SHDW_AUXSTAT2_APD;
<a name="l01540"></a>01540             <span class="keywordflow">else</span>
<a name="l01541"></a>01541                 phy &amp;= ~MII_TG3_FET_SHDW_AUXSTAT2_APD;
<a name="l01542"></a>01542             tg3_writephy(tp, MII_TG3_FET_SHDW_AUXSTAT2, phy);
<a name="l01543"></a>01543         }
<a name="l01544"></a>01544         tg3_writephy(tp, MII_TG3_FET_TEST, phytest);
<a name="l01545"></a>01545     }
<a name="l01546"></a>01546 }
<a name="l01547"></a>01547 
<a name="l01548"></a>01548 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_phy_toggle_apd(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">bool</span> enable)
<a name="l01549"></a>01549 {
<a name="l01550"></a>01550     u32 reg;
<a name="l01551"></a>01551 
<a name="l01552"></a>01552     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS))
<a name="l01553"></a>01553         <span class="keywordflow">return</span>;
<a name="l01554"></a>01554 
<a name="l01555"></a>01555     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_IS_FET) {
<a name="l01556"></a>01556         tg3_phy_fet_toggle_apd(tp, enable);
<a name="l01557"></a>01557         <span class="keywordflow">return</span>;
<a name="l01558"></a>01558     }
<a name="l01559"></a>01559 
<a name="l01560"></a>01560     reg = MII_TG3_MISC_SHDW_WREN |
<a name="l01561"></a>01561           MII_TG3_MISC_SHDW_SCR5_SEL |
<a name="l01562"></a>01562           MII_TG3_MISC_SHDW_SCR5_LPED |
<a name="l01563"></a>01563           MII_TG3_MISC_SHDW_SCR5_DLPTLM |
<a name="l01564"></a>01564           MII_TG3_MISC_SHDW_SCR5_SDTL |
<a name="l01565"></a>01565           MII_TG3_MISC_SHDW_SCR5_C125OE;
<a name="l01566"></a>01566     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5784 || !enable)
<a name="l01567"></a>01567         reg |= MII_TG3_MISC_SHDW_SCR5_DLLAPD;
<a name="l01568"></a>01568 
<a name="l01569"></a>01569     tg3_writephy(tp, MII_TG3_MISC_SHDW, reg);
<a name="l01570"></a>01570 
<a name="l01571"></a>01571 
<a name="l01572"></a>01572     reg = MII_TG3_MISC_SHDW_WREN |
<a name="l01573"></a>01573           MII_TG3_MISC_SHDW_APD_SEL |
<a name="l01574"></a>01574           MII_TG3_MISC_SHDW_APD_WKTM_84MS;
<a name="l01575"></a>01575     <span class="keywordflow">if</span> (enable)
<a name="l01576"></a>01576         reg |= MII_TG3_MISC_SHDW_APD_ENABLE;
<a name="l01577"></a>01577 
<a name="l01578"></a>01578     tg3_writephy(tp, MII_TG3_MISC_SHDW, reg);
<a name="l01579"></a>01579 }
<a name="l01580"></a>01580 
<a name="l01581"></a>01581 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_phy_toggle_automdix(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> enable)
<a name="l01582"></a>01582 {
<a name="l01583"></a>01583     u32 phy;
<a name="l01584"></a>01584 
<a name="l01585"></a>01585     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS) ||
<a name="l01586"></a>01586         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_ANY_SERDES))
<a name="l01587"></a>01587         <span class="keywordflow">return</span>;
<a name="l01588"></a>01588 
<a name="l01589"></a>01589     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_IS_FET) {
<a name="l01590"></a>01590         u32 ephy;
<a name="l01591"></a>01591 
<a name="l01592"></a>01592         <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_TG3_FET_TEST, &amp;ephy)) {
<a name="l01593"></a>01593             u32 reg = MII_TG3_FET_SHDW_MISCCTRL;
<a name="l01594"></a>01594 
<a name="l01595"></a>01595             tg3_writephy(tp, MII_TG3_FET_TEST,
<a name="l01596"></a>01596                      ephy | MII_TG3_FET_SHADOW_EN);
<a name="l01597"></a>01597             <span class="keywordflow">if</span> (!tg3_readphy(tp, reg, &amp;phy)) {
<a name="l01598"></a>01598                 <span class="keywordflow">if</span> (enable)
<a name="l01599"></a>01599                     phy |= MII_TG3_FET_SHDW_MISCCTRL_MDIX;
<a name="l01600"></a>01600                 <span class="keywordflow">else</span>
<a name="l01601"></a>01601                     phy &amp;= ~MII_TG3_FET_SHDW_MISCCTRL_MDIX;
<a name="l01602"></a>01602                 tg3_writephy(tp, reg, phy);
<a name="l01603"></a>01603             }
<a name="l01604"></a>01604             tg3_writephy(tp, MII_TG3_FET_TEST, ephy);
<a name="l01605"></a>01605         }
<a name="l01606"></a>01606     } <span class="keywordflow">else</span> {
<a name="l01607"></a>01607         phy = MII_TG3_AUXCTL_MISC_RDSEL_MISC |
<a name="l01608"></a>01608               MII_TG3_AUXCTL_SHDWSEL_MISC;
<a name="l01609"></a>01609         <span class="keywordflow">if</span> (!tg3_writephy(tp, MII_TG3_AUX_CTRL, phy) &amp;&amp;
<a name="l01610"></a>01610             !tg3_readphy(tp, MII_TG3_AUX_CTRL, &amp;phy)) {
<a name="l01611"></a>01611             <span class="keywordflow">if</span> (enable)
<a name="l01612"></a>01612                 phy |= MII_TG3_AUXCTL_MISC_FORCE_AMDIX;
<a name="l01613"></a>01613             <span class="keywordflow">else</span>
<a name="l01614"></a>01614                 phy &amp;= ~MII_TG3_AUXCTL_MISC_FORCE_AMDIX;
<a name="l01615"></a>01615             phy |= MII_TG3_AUXCTL_MISC_WREN;
<a name="l01616"></a>01616             tg3_writephy(tp, MII_TG3_AUX_CTRL, phy);
<a name="l01617"></a>01617         }
<a name="l01618"></a>01618     }
<a name="l01619"></a>01619 }
<a name="l01620"></a>01620 
<a name="l01621"></a>01621 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_phy_set_wirespeed(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01622"></a>01622 {
<a name="l01623"></a>01623     u32 val;
<a name="l01624"></a>01624 
<a name="l01625"></a>01625     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_NO_ETH_WIRE_SPEED)
<a name="l01626"></a>01626         <span class="keywordflow">return</span>;
<a name="l01627"></a>01627 
<a name="l01628"></a>01628     <span class="keywordflow">if</span> (!tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x7007) &amp;&amp;
<a name="l01629"></a>01629         !tg3_readphy(tp, MII_TG3_AUX_CTRL, &amp;val))
<a name="l01630"></a>01630         tg3_writephy(tp, MII_TG3_AUX_CTRL,
<a name="l01631"></a>01631                  (val | (1 &lt;&lt; 15) | (1 &lt;&lt; 4)));
<a name="l01632"></a>01632 }
<a name="l01633"></a>01633 
<a name="l01634"></a>01634 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_phy_apply_otp(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01635"></a>01635 {
<a name="l01636"></a>01636     u32 otp, phy;
<a name="l01637"></a>01637 
<a name="l01638"></a>01638     <span class="keywordflow">if</span> (!tp-&gt;phy_otp)
<a name="l01639"></a>01639         <span class="keywordflow">return</span>;
<a name="l01640"></a>01640 
<a name="l01641"></a>01641     otp = tp-&gt;phy_otp;
<a name="l01642"></a>01642 
<a name="l01643"></a>01643     <span class="comment">/* Enable SM_DSP clock and tx 6dB coding. */</span>
<a name="l01644"></a>01644     phy = MII_TG3_AUXCTL_SHDWSEL_AUXCTL |
<a name="l01645"></a>01645           MII_TG3_AUXCTL_ACTL_SMDSP_ENA |
<a name="l01646"></a>01646           MII_TG3_AUXCTL_ACTL_TX_6DB;
<a name="l01647"></a>01647     tg3_writephy(tp, MII_TG3_AUX_CTRL, phy);
<a name="l01648"></a>01648 
<a name="l01649"></a>01649     phy = ((otp &amp; TG3_OTP_AGCTGT_MASK) &gt;&gt; TG3_OTP_AGCTGT_SHIFT);
<a name="l01650"></a>01650     phy |= MII_TG3_DSP_TAP1_AGCTGT_DFLT;
<a name="l01651"></a>01651     tg3_phydsp_write(tp, MII_TG3_DSP_TAP1, phy);
<a name="l01652"></a>01652 
<a name="l01653"></a>01653     phy = ((otp &amp; TG3_OTP_HPFFLTR_MASK) &gt;&gt; TG3_OTP_HPFFLTR_SHIFT) |
<a name="l01654"></a>01654           ((otp &amp; TG3_OTP_HPFOVER_MASK) &gt;&gt; TG3_OTP_HPFOVER_SHIFT);
<a name="l01655"></a>01655     tg3_phydsp_write(tp, MII_TG3_DSP_AADJ1CH0, phy);
<a name="l01656"></a>01656 
<a name="l01657"></a>01657     phy = ((otp &amp; TG3_OTP_LPFDIS_MASK) &gt;&gt; TG3_OTP_LPFDIS_SHIFT);
<a name="l01658"></a>01658     phy |= MII_TG3_DSP_AADJ1CH3_ADCCKADJ;
<a name="l01659"></a>01659     tg3_phydsp_write(tp, MII_TG3_DSP_AADJ1CH3, phy);
<a name="l01660"></a>01660 
<a name="l01661"></a>01661     phy = ((otp &amp; TG3_OTP_VDAC_MASK) &gt;&gt; TG3_OTP_VDAC_SHIFT);
<a name="l01662"></a>01662     tg3_phydsp_write(tp, MII_TG3_DSP_EXP75, phy);
<a name="l01663"></a>01663 
<a name="l01664"></a>01664     phy = ((otp &amp; TG3_OTP_10BTAMP_MASK) &gt;&gt; TG3_OTP_10BTAMP_SHIFT);
<a name="l01665"></a>01665     tg3_phydsp_write(tp, MII_TG3_DSP_EXP96, phy);
<a name="l01666"></a>01666 
<a name="l01667"></a>01667     phy = ((otp &amp; TG3_OTP_ROFF_MASK) &gt;&gt; TG3_OTP_ROFF_SHIFT) |
<a name="l01668"></a>01668           ((otp &amp; TG3_OTP_RCOFF_MASK) &gt;&gt; TG3_OTP_RCOFF_SHIFT);
<a name="l01669"></a>01669     tg3_phydsp_write(tp, MII_TG3_DSP_EXP97, phy);
<a name="l01670"></a>01670 
<a name="l01671"></a>01671     <span class="comment">/* Turn off SM_DSP clock. */</span>
<a name="l01672"></a>01672     phy = MII_TG3_AUXCTL_SHDWSEL_AUXCTL |
<a name="l01673"></a>01673           MII_TG3_AUXCTL_ACTL_TX_6DB;
<a name="l01674"></a>01674     tg3_writephy(tp, MII_TG3_AUX_CTRL, phy);
<a name="l01675"></a>01675 }
<a name="l01676"></a>01676 
<a name="l01677"></a>01677 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_wait_macro_done(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01678"></a>01678 {
<a name="l01679"></a>01679     <span class="keywordtype">int</span> limit = 100;
<a name="l01680"></a>01680 
<a name="l01681"></a>01681     <span class="keywordflow">while</span> (limit--) {
<a name="l01682"></a>01682         u32 tmp32;
<a name="l01683"></a>01683 
<a name="l01684"></a>01684         <span class="keywordflow">if</span> (!tg3_readphy(tp, 0x16, &amp;tmp32)) {
<a name="l01685"></a>01685             <span class="keywordflow">if</span> ((tmp32 &amp; 0x1000) == 0)
<a name="l01686"></a>01686                 <span class="keywordflow">break</span>;
<a name="l01687"></a>01687         }
<a name="l01688"></a>01688     }
<a name="l01689"></a>01689     <span class="keywordflow">if</span> (limit &lt; 0)
<a name="l01690"></a>01690         <span class="keywordflow">return</span> -EBUSY;
<a name="l01691"></a>01691 
<a name="l01692"></a>01692     <span class="keywordflow">return</span> 0;
<a name="l01693"></a>01693 }
<a name="l01694"></a>01694 
<a name="l01695"></a>01695 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_phy_write_and_check_testpat(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> *resetp)
<a name="l01696"></a>01696 {
<a name="l01697"></a>01697     <span class="keyword">static</span> <span class="keyword">const</span> u32 test_pat[4][6] = {
<a name="l01698"></a>01698     { 0x00005555, 0x00000005, 0x00002aaa, 0x0000000a, 0x00003456, 0x00000003 },
<a name="l01699"></a>01699     { 0x00002aaa, 0x0000000a, 0x00003333, 0x00000003, 0x0000789a, 0x00000005 },
<a name="l01700"></a>01700     { 0x00005a5a, 0x00000005, 0x00002a6a, 0x0000000a, 0x00001bcd, 0x00000003 },
<a name="l01701"></a>01701     { 0x00002a5a, 0x0000000a, 0x000033c3, 0x00000003, 0x00002ef1, 0x00000005 }
<a name="l01702"></a>01702     };
<a name="l01703"></a>01703     <span class="keywordtype">int</span> chan;
<a name="l01704"></a>01704 
<a name="l01705"></a>01705     <span class="keywordflow">for</span> (chan = 0; chan &lt; 4; chan++) {
<a name="l01706"></a>01706         <span class="keywordtype">int</span> i;
<a name="l01707"></a>01707 
<a name="l01708"></a>01708         tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
<a name="l01709"></a>01709                  (chan * 0x2000) | 0x0200);
<a name="l01710"></a>01710         tg3_writephy(tp, 0x16, 0x0002);
<a name="l01711"></a>01711 
<a name="l01712"></a>01712         <span class="keywordflow">for</span> (i = 0; i &lt; 6; i++)
<a name="l01713"></a>01713             tg3_writephy(tp, MII_TG3_DSP_RW_PORT,
<a name="l01714"></a>01714                      test_pat[chan][i]);
<a name="l01715"></a>01715 
<a name="l01716"></a>01716         tg3_writephy(tp, 0x16, 0x0202);
<a name="l01717"></a>01717         <span class="keywordflow">if</span> (tg3_wait_macro_done(tp)) {
<a name="l01718"></a>01718             *resetp = 1;
<a name="l01719"></a>01719             <span class="keywordflow">return</span> -EBUSY;
<a name="l01720"></a>01720         }
<a name="l01721"></a>01721 
<a name="l01722"></a>01722         tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
<a name="l01723"></a>01723                  (chan * 0x2000) | 0x0200);
<a name="l01724"></a>01724         tg3_writephy(tp, 0x16, 0x0082);
<a name="l01725"></a>01725         <span class="keywordflow">if</span> (tg3_wait_macro_done(tp)) {
<a name="l01726"></a>01726             *resetp = 1;
<a name="l01727"></a>01727             <span class="keywordflow">return</span> -EBUSY;
<a name="l01728"></a>01728         }
<a name="l01729"></a>01729 
<a name="l01730"></a>01730         tg3_writephy(tp, 0x16, 0x0802);
<a name="l01731"></a>01731         <span class="keywordflow">if</span> (tg3_wait_macro_done(tp)) {
<a name="l01732"></a>01732             *resetp = 1;
<a name="l01733"></a>01733             <span class="keywordflow">return</span> -EBUSY;
<a name="l01734"></a>01734         }
<a name="l01735"></a>01735 
<a name="l01736"></a>01736         <span class="keywordflow">for</span> (i = 0; i &lt; 6; i += 2) {
<a name="l01737"></a>01737             u32 low, high;
<a name="l01738"></a>01738 
<a name="l01739"></a>01739             <span class="keywordflow">if</span> (tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &amp;low) ||
<a name="l01740"></a>01740                 tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &amp;high) ||
<a name="l01741"></a>01741                 tg3_wait_macro_done(tp)) {
<a name="l01742"></a>01742                 *resetp = 1;
<a name="l01743"></a>01743                 <span class="keywordflow">return</span> -EBUSY;
<a name="l01744"></a>01744             }
<a name="l01745"></a>01745             low &amp;= 0x7fff;
<a name="l01746"></a>01746             high &amp;= 0x000f;
<a name="l01747"></a>01747             <span class="keywordflow">if</span> (low != test_pat[chan][i] ||
<a name="l01748"></a>01748                 high != test_pat[chan][i+1]) {
<a name="l01749"></a>01749                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000b);
<a name="l01750"></a>01750                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x4001);
<a name="l01751"></a>01751                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x4005);
<a name="l01752"></a>01752 
<a name="l01753"></a>01753                 <span class="keywordflow">return</span> -EBUSY;
<a name="l01754"></a>01754             }
<a name="l01755"></a>01755         }
<a name="l01756"></a>01756     }
<a name="l01757"></a>01757 
<a name="l01758"></a>01758     <span class="keywordflow">return</span> 0;
<a name="l01759"></a>01759 }
<a name="l01760"></a>01760 
<a name="l01761"></a>01761 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_phy_reset_chanpat(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01762"></a>01762 {
<a name="l01763"></a>01763     <span class="keywordtype">int</span> chan;
<a name="l01764"></a>01764 
<a name="l01765"></a>01765     <span class="keywordflow">for</span> (chan = 0; chan &lt; 4; chan++) {
<a name="l01766"></a>01766         <span class="keywordtype">int</span> i;
<a name="l01767"></a>01767 
<a name="l01768"></a>01768         tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
<a name="l01769"></a>01769                  (chan * 0x2000) | 0x0200);
<a name="l01770"></a>01770         tg3_writephy(tp, 0x16, 0x0002);
<a name="l01771"></a>01771         <span class="keywordflow">for</span> (i = 0; i &lt; 6; i++)
<a name="l01772"></a>01772             tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x000);
<a name="l01773"></a>01773         tg3_writephy(tp, 0x16, 0x0202);
<a name="l01774"></a>01774         <span class="keywordflow">if</span> (tg3_wait_macro_done(tp))
<a name="l01775"></a>01775             <span class="keywordflow">return</span> -EBUSY;
<a name="l01776"></a>01776     }
<a name="l01777"></a>01777 
<a name="l01778"></a>01778     <span class="keywordflow">return</span> 0;
<a name="l01779"></a>01779 }
<a name="l01780"></a>01780 
<a name="l01781"></a>01781 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_phy_reset_5703_4_5(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01782"></a>01782 {
<a name="l01783"></a>01783     u32 reg32, phy9_orig;
<a name="l01784"></a>01784     <span class="keywordtype">int</span> retries, do_phy_reset, err;
<a name="l01785"></a>01785 
<a name="l01786"></a>01786     retries = 10;
<a name="l01787"></a>01787     do_phy_reset = 1;
<a name="l01788"></a>01788     <span class="keywordflow">do</span> {
<a name="l01789"></a>01789         <span class="keywordflow">if</span> (do_phy_reset) {
<a name="l01790"></a>01790             err = tg3_bmcr_reset(tp);
<a name="l01791"></a>01791             <span class="keywordflow">if</span> (err)
<a name="l01792"></a>01792                 <span class="keywordflow">return</span> err;
<a name="l01793"></a>01793             do_phy_reset = 0;
<a name="l01794"></a>01794         }
<a name="l01795"></a>01795 
<a name="l01796"></a>01796         <span class="comment">/* Disable transmitter and interrupt.  */</span>
<a name="l01797"></a>01797         <span class="keywordflow">if</span> (tg3_readphy(tp, MII_TG3_EXT_CTRL, &amp;reg32))
<a name="l01798"></a>01798             <span class="keywordflow">continue</span>;
<a name="l01799"></a>01799 
<a name="l01800"></a>01800         reg32 |= 0x3000;
<a name="l01801"></a>01801         tg3_writephy(tp, MII_TG3_EXT_CTRL, reg32);
<a name="l01802"></a>01802 
<a name="l01803"></a>01803         <span class="comment">/* Set full-duplex, 1000 mbps.  */</span>
<a name="l01804"></a>01804         tg3_writephy(tp, MII_BMCR,
<a name="l01805"></a>01805                  BMCR_FULLDPLX | TG3_BMCR_SPEED1000);
<a name="l01806"></a>01806 
<a name="l01807"></a>01807         <span class="comment">/* Set to master mode.  */</span>
<a name="l01808"></a>01808         <span class="keywordflow">if</span> (tg3_readphy(tp, MII_TG3_CTRL, &amp;phy9_orig))
<a name="l01809"></a>01809             <span class="keywordflow">continue</span>;
<a name="l01810"></a>01810 
<a name="l01811"></a>01811         tg3_writephy(tp, MII_TG3_CTRL,
<a name="l01812"></a>01812                  (MII_TG3_CTRL_AS_MASTER |
<a name="l01813"></a>01813                   MII_TG3_CTRL_ENABLE_AS_MASTER));
<a name="l01814"></a>01814 
<a name="l01815"></a>01815         <span class="comment">/* Enable SM_DSP_CLOCK and 6dB.  */</span>
<a name="l01816"></a>01816         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
<a name="l01817"></a>01817 
<a name="l01818"></a>01818         <span class="comment">/* Block the PHY control access.  */</span>
<a name="l01819"></a>01819         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8005);
<a name="l01820"></a>01820         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0800);
<a name="l01821"></a>01821 
<a name="l01822"></a>01822         err = tg3_phy_write_and_check_testpat(tp, &amp;do_phy_reset);
<a name="l01823"></a>01823         <span class="keywordflow">if</span> (!err)
<a name="l01824"></a>01824             <span class="keywordflow">break</span>;
<a name="l01825"></a>01825     } <span class="keywordflow">while</span> (--retries);
<a name="l01826"></a>01826 
<a name="l01827"></a>01827     err = tg3_phy_reset_chanpat(tp);
<a name="l01828"></a>01828     <span class="keywordflow">if</span> (err)
<a name="l01829"></a>01829         <span class="keywordflow">return</span> err;
<a name="l01830"></a>01830 
<a name="l01831"></a>01831     tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8005);
<a name="l01832"></a>01832     tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0000);
<a name="l01833"></a>01833 
<a name="l01834"></a>01834     tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8200);
<a name="l01835"></a>01835     tg3_writephy(tp, 0x16, 0x0000);
<a name="l01836"></a>01836 
<a name="l01837"></a>01837     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5703 ||
<a name="l01838"></a>01838         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704) {
<a name="l01839"></a>01839         <span class="comment">/* Set Extended packet length bit for jumbo frames */</span>
<a name="l01840"></a>01840         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4400);
<a name="l01841"></a>01841     }
<a name="l01842"></a>01842     <span class="keywordflow">else</span> {
<a name="l01843"></a>01843         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
<a name="l01844"></a>01844     }
<a name="l01845"></a>01845 
<a name="l01846"></a>01846     tg3_writephy(tp, MII_TG3_CTRL, phy9_orig);
<a name="l01847"></a>01847 
<a name="l01848"></a>01848     <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_TG3_EXT_CTRL, &amp;reg32)) {
<a name="l01849"></a>01849         reg32 &amp;= ~0x3000;
<a name="l01850"></a>01850         tg3_writephy(tp, MII_TG3_EXT_CTRL, reg32);
<a name="l01851"></a>01851     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!err)
<a name="l01852"></a>01852         err = -EBUSY;
<a name="l01853"></a>01853 
<a name="l01854"></a>01854     <span class="keywordflow">return</span> err;
<a name="l01855"></a>01855 }
<a name="l01856"></a>01856 
<a name="l01857"></a>01857 <span class="comment">/* This will reset the tigon3 PHY if there is no valid</span>
<a name="l01858"></a>01858 <span class="comment"> * link unless the FORCE argument is non-zero.</span>
<a name="l01859"></a>01859 <span class="comment"> */</span>
<a name="l01860"></a>01860 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_phy_reset(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l01861"></a>01861 {
<a name="l01862"></a>01862     u32 cpmuctrl;
<a name="l01863"></a>01863     u32 phy_status;
<a name="l01864"></a>01864     <span class="keywordtype">int</span> err;
<a name="l01865"></a>01865 
<a name="l01866"></a>01866     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) {
<a name="l01867"></a>01867         u32 val;
<a name="l01868"></a>01868 
<a name="l01869"></a>01869         val = tr32(GRC_MISC_CFG);
<a name="l01870"></a>01870         tw32_f(GRC_MISC_CFG, val &amp; ~GRC_MISC_CFG_EPHY_IDDQ);
<a name="l01871"></a>01871         udelay(40);
<a name="l01872"></a>01872     }
<a name="l01873"></a>01873     err  = tg3_readphy(tp, MII_BMSR, &amp;phy_status);
<a name="l01874"></a>01874     err |= tg3_readphy(tp, MII_BMSR, &amp;phy_status);
<a name="l01875"></a>01875     <span class="keywordflow">if</span> (err != 0)
<a name="l01876"></a>01876         <span class="keywordflow">return</span> -EBUSY;
<a name="l01877"></a>01877 
<a name="l01878"></a>01878     <span class="keywordflow">if</span> (netif_running(tp-&gt;dev) &amp;&amp; netif_carrier_ok(tp-&gt;dev)) {
<a name="l01879"></a>01879         netif_carrier_off(tp-&gt;dev);
<a name="l01880"></a>01880         tg3_link_report(tp);
<a name="l01881"></a>01881     }
<a name="l01882"></a>01882 
<a name="l01883"></a>01883     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5703 ||
<a name="l01884"></a>01884         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704 ||
<a name="l01885"></a>01885         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705) {
<a name="l01886"></a>01886         err = tg3_phy_reset_5703_4_5(tp);
<a name="l01887"></a>01887         <span class="keywordflow">if</span> (err)
<a name="l01888"></a>01888             <span class="keywordflow">return</span> err;
<a name="l01889"></a>01889         <span class="keywordflow">goto</span> out;
<a name="l01890"></a>01890     }
<a name="l01891"></a>01891 
<a name="l01892"></a>01892     cpmuctrl = 0;
<a name="l01893"></a>01893     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5784 &amp;&amp;
<a name="l01894"></a>01894         GET_CHIP_REV(tp-&gt;pci_chip_rev_id) != CHIPREV_5784_AX) {
<a name="l01895"></a>01895         cpmuctrl = tr32(TG3_CPMU_CTRL);
<a name="l01896"></a>01896         <span class="keywordflow">if</span> (cpmuctrl &amp; CPMU_CTRL_GPHY_10MB_RXONLY)
<a name="l01897"></a>01897             tw32(TG3_CPMU_CTRL,
<a name="l01898"></a>01898                  cpmuctrl &amp; ~CPMU_CTRL_GPHY_10MB_RXONLY);
<a name="l01899"></a>01899     }
<a name="l01900"></a>01900 
<a name="l01901"></a>01901     err = tg3_bmcr_reset(tp);
<a name="l01902"></a>01902     <span class="keywordflow">if</span> (err)
<a name="l01903"></a>01903         <span class="keywordflow">return</span> err;
<a name="l01904"></a>01904 
<a name="l01905"></a>01905     <span class="keywordflow">if</span> (cpmuctrl &amp; CPMU_CTRL_GPHY_10MB_RXONLY) {
<a name="l01906"></a>01906         u32 phy;
<a name="l01907"></a>01907 
<a name="l01908"></a>01908         phy = MII_TG3_DSP_EXP8_AEDW | MII_TG3_DSP_EXP8_REJ2MHz;
<a name="l01909"></a>01909         tg3_phydsp_write(tp, MII_TG3_DSP_EXP8, phy);
<a name="l01910"></a>01910 
<a name="l01911"></a>01911         tw32(TG3_CPMU_CTRL, cpmuctrl);
<a name="l01912"></a>01912     }
<a name="l01913"></a>01913 
<a name="l01914"></a>01914     <span class="keywordflow">if</span> (GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5784_AX ||
<a name="l01915"></a>01915         GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5761_AX) {
<a name="l01916"></a>01916         u32 val;
<a name="l01917"></a>01917 
<a name="l01918"></a>01918         val = tr32(TG3_CPMU_LSPD_1000MB_CLK);
<a name="l01919"></a>01919         <span class="keywordflow">if</span> ((val &amp; CPMU_LSPD_1000MB_MACCLK_MASK) ==
<a name="l01920"></a>01920             CPMU_LSPD_1000MB_MACCLK_12_5) {
<a name="l01921"></a>01921             val &amp;= ~CPMU_LSPD_1000MB_MACCLK_MASK;
<a name="l01922"></a>01922             udelay(40);
<a name="l01923"></a>01923             tw32_f(TG3_CPMU_LSPD_1000MB_CLK, val);
<a name="l01924"></a>01924         }
<a name="l01925"></a>01925     }
<a name="l01926"></a>01926 
<a name="l01927"></a>01927     tg3_phy_apply_otp(tp);
<a name="l01928"></a>01928 
<a name="l01929"></a>01929     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_ENABLE_APD)
<a name="l01930"></a>01930         tg3_phy_toggle_apd(tp, <span class="keyword">true</span>);
<a name="l01931"></a>01931     <span class="keywordflow">else</span>
<a name="l01932"></a>01932         tg3_phy_toggle_apd(tp, <span class="keyword">false</span>);
<a name="l01933"></a>01933 
<a name="l01934"></a>01934 out:
<a name="l01935"></a>01935     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_ADC_BUG) {
<a name="l01936"></a>01936         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
<a name="l01937"></a>01937         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x201f);
<a name="l01938"></a>01938         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x2aaa);
<a name="l01939"></a>01939         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
<a name="l01940"></a>01940         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0323);
<a name="l01941"></a>01941         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
<a name="l01942"></a>01942     }
<a name="l01943"></a>01943     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_5704_A0_BUG) {
<a name="l01944"></a>01944         tg3_writephy(tp, 0x1c, 0x8d68);
<a name="l01945"></a>01945         tg3_writephy(tp, 0x1c, 0x8d68);
<a name="l01946"></a>01946     }
<a name="l01947"></a>01947     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_BER_BUG) {
<a name="l01948"></a>01948         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
<a name="l01949"></a>01949         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
<a name="l01950"></a>01950         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x310b);
<a name="l01951"></a>01951         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x201f);
<a name="l01952"></a>01952         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x9506);
<a name="l01953"></a>01953         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x401f);
<a name="l01954"></a>01954         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x14e2);
<a name="l01955"></a>01955         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
<a name="l01956"></a>01956     }
<a name="l01957"></a>01957     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_JITTER_BUG) {
<a name="l01958"></a>01958         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
<a name="l01959"></a>01959         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
<a name="l01960"></a>01960         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_ADJUST_TRIM) {
<a name="l01961"></a>01961             tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x110b);
<a name="l01962"></a>01962             tg3_writephy(tp, MII_TG3_TEST1,
<a name="l01963"></a>01963                      MII_TG3_TEST1_TRIM_EN | 0x4);
<a name="l01964"></a>01964         } <span class="keywordflow">else</span>
<a name="l01965"></a>01965             tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x010b);
<a name="l01966"></a>01966         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
<a name="l01967"></a>01967     }
<a name="l01968"></a>01968     <span class="comment">/* Set Extended packet length bit (bit 14) on all chips that */</span>
<a name="l01969"></a>01969     <span class="comment">/* support jumbo frames */</span>
<a name="l01970"></a>01970     <span class="keywordflow">if</span> ((tp-&gt;phy_id &amp; PHY_ID_MASK) == PHY_ID_BCM5401) {
<a name="l01971"></a>01971         <span class="comment">/* Cannot do read-modify-write on 5401 */</span>
<a name="l01972"></a>01972         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4c20);
<a name="l01973"></a>01973     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_CAPABLE) {
<a name="l01974"></a>01974         u32 phy_reg;
<a name="l01975"></a>01975 
<a name="l01976"></a>01976         <span class="comment">/* Set bit 14 with read-modify-write to preserve other bits */</span>
<a name="l01977"></a>01977         <span class="keywordflow">if</span> (!tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0007) &amp;&amp;
<a name="l01978"></a>01978             !tg3_readphy(tp, MII_TG3_AUX_CTRL, &amp;phy_reg))
<a name="l01979"></a>01979             tg3_writephy(tp, MII_TG3_AUX_CTRL, phy_reg | 0x4000);
<a name="l01980"></a>01980     }
<a name="l01981"></a>01981 
<a name="l01982"></a>01982     <span class="comment">/* Set phy register 0x10 bit 0 to high fifo elasticity to support</span>
<a name="l01983"></a>01983 <span class="comment">     * jumbo frames transmission.</span>
<a name="l01984"></a>01984 <span class="comment">     */</span>
<a name="l01985"></a>01985     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_CAPABLE) {
<a name="l01986"></a>01986         u32 phy_reg;
<a name="l01987"></a>01987 
<a name="l01988"></a>01988         <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_TG3_EXT_CTRL, &amp;phy_reg))
<a name="l01989"></a>01989             tg3_writephy(tp, MII_TG3_EXT_CTRL,
<a name="l01990"></a>01990                  phy_reg | MII_TG3_EXT_CTRL_FIFO_ELASTIC);
<a name="l01991"></a>01991     }
<a name="l01992"></a>01992 
<a name="l01993"></a>01993     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) {
<a name="l01994"></a>01994         <span class="comment">/* adjust output voltage */</span>
<a name="l01995"></a>01995         tg3_writephy(tp, MII_TG3_FET_PTEST, 0x12);
<a name="l01996"></a>01996     }
<a name="l01997"></a>01997 
<a name="l01998"></a>01998     tg3_phy_toggle_automdix(tp, 1);
<a name="l01999"></a>01999     tg3_phy_set_wirespeed(tp);
<a name="l02000"></a>02000     <span class="keywordflow">return</span> 0;
<a name="l02001"></a>02001 }
<a name="l02002"></a>02002 
<a name="l02003"></a>02003 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_frob_aux_power(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l02004"></a>02004 {
<a name="l02005"></a>02005     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp_peer = tp;
<a name="l02006"></a>02006 
<a name="l02007"></a>02007     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_IS_NIC) == 0)
<a name="l02008"></a>02008         <span class="keywordflow">return</span>;
<a name="l02009"></a>02009 
<a name="l02010"></a>02010     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704 ||
<a name="l02011"></a>02011         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5714 ||
<a name="l02012"></a>02012         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717) {
<a name="l02013"></a>02013         <span class="keyword">struct </span>net_device *dev_peer;
<a name="l02014"></a>02014 
<a name="l02015"></a>02015         dev_peer = pci_get_drvdata(tp-&gt;pdev_peer);
<a name="l02016"></a>02016         <span class="comment">/* remove_one() may have been run on the peer. */</span>
<a name="l02017"></a>02017         <span class="keywordflow">if</span> (!dev_peer)
<a name="l02018"></a>02018             tp_peer = tp;
<a name="l02019"></a>02019         <span class="keywordflow">else</span>
<a name="l02020"></a>02020             tp_peer = netdev_priv(dev_peer);
<a name="l02021"></a>02021     }
<a name="l02022"></a>02022 
<a name="l02023"></a>02023     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_WOL_ENABLE) != 0 ||
<a name="l02024"></a>02024         (tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF) != 0 ||
<a name="l02025"></a>02025         (tp_peer-&gt;tg3_flags &amp; TG3_FLAG_WOL_ENABLE) != 0 ||
<a name="l02026"></a>02026         (tp_peer-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF) != 0) {
<a name="l02027"></a>02027         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 ||
<a name="l02028"></a>02028             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701) {
<a name="l02029"></a>02029             tw32_wait_f(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl |
<a name="l02030"></a>02030                     (GRC_LCLCTRL_GPIO_OE0 |
<a name="l02031"></a>02031                      GRC_LCLCTRL_GPIO_OE1 |
<a name="l02032"></a>02032                      GRC_LCLCTRL_GPIO_OE2 |
<a name="l02033"></a>02033                      GRC_LCLCTRL_GPIO_OUTPUT0 |
<a name="l02034"></a>02034                      GRC_LCLCTRL_GPIO_OUTPUT1),
<a name="l02035"></a>02035                     100);
<a name="l02036"></a>02036         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;pdev-&gt;device == PCI_DEVICE_ID_TIGON3_5761 ||
<a name="l02037"></a>02037                tp-&gt;pdev-&gt;device == TG3PCI_DEVICE_TIGON3_5761S) {
<a name="l02038"></a>02038             <span class="comment">/* The 5761 non-e device swaps GPIO 0 and GPIO 2. */</span>
<a name="l02039"></a>02039             u32 grc_local_ctrl = GRC_LCLCTRL_GPIO_OE0 |
<a name="l02040"></a>02040                          GRC_LCLCTRL_GPIO_OE1 |
<a name="l02041"></a>02041                          GRC_LCLCTRL_GPIO_OE2 |
<a name="l02042"></a>02042                          GRC_LCLCTRL_GPIO_OUTPUT0 |
<a name="l02043"></a>02043                          GRC_LCLCTRL_GPIO_OUTPUT1 |
<a name="l02044"></a>02044                          tp-&gt;grc_local_ctrl;
<a name="l02045"></a>02045             tw32_wait_f(GRC_LOCAL_CTRL, grc_local_ctrl, 100);
<a name="l02046"></a>02046 
<a name="l02047"></a>02047             grc_local_ctrl |= GRC_LCLCTRL_GPIO_OUTPUT2;
<a name="l02048"></a>02048             tw32_wait_f(GRC_LOCAL_CTRL, grc_local_ctrl, 100);
<a name="l02049"></a>02049 
<a name="l02050"></a>02050             grc_local_ctrl &amp;= ~GRC_LCLCTRL_GPIO_OUTPUT0;
<a name="l02051"></a>02051             tw32_wait_f(GRC_LOCAL_CTRL, grc_local_ctrl, 100);
<a name="l02052"></a>02052         } <span class="keywordflow">else</span> {
<a name="l02053"></a>02053             u32 no_gpio2;
<a name="l02054"></a>02054             u32 grc_local_ctrl = 0;
<a name="l02055"></a>02055 
<a name="l02056"></a>02056             <span class="keywordflow">if</span> (tp_peer != tp &amp;&amp;
<a name="l02057"></a>02057                 (tp_peer-&gt;tg3_flags &amp; TG3_FLAG_INIT_COMPLETE) != 0)
<a name="l02058"></a>02058                 <span class="keywordflow">return</span>;
<a name="l02059"></a>02059 
<a name="l02060"></a>02060             <span class="comment">/* Workaround to prevent overdrawing Amps. */</span>
<a name="l02061"></a>02061             <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) ==
<a name="l02062"></a>02062                 ASIC_REV_5714) {
<a name="l02063"></a>02063                 grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE3;
<a name="l02064"></a>02064                 tw32_wait_f(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl |
<a name="l02065"></a>02065                         grc_local_ctrl, 100);
<a name="l02066"></a>02066             }
<a name="l02067"></a>02067 
<a name="l02068"></a>02068             <span class="comment">/* On 5753 and variants, GPIO2 cannot be used. */</span>
<a name="l02069"></a>02069             no_gpio2 = tp-&gt;nic_sram_data_cfg &amp;
<a name="l02070"></a>02070                     NIC_SRAM_DATA_CFG_NO_GPIO2;
<a name="l02071"></a>02071 
<a name="l02072"></a>02072             grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE0 |
<a name="l02073"></a>02073                      GRC_LCLCTRL_GPIO_OE1 |
<a name="l02074"></a>02074                      GRC_LCLCTRL_GPIO_OE2 |
<a name="l02075"></a>02075                      GRC_LCLCTRL_GPIO_OUTPUT1 |
<a name="l02076"></a>02076                      GRC_LCLCTRL_GPIO_OUTPUT2;
<a name="l02077"></a>02077             <span class="keywordflow">if</span> (no_gpio2) {
<a name="l02078"></a>02078                 grc_local_ctrl &amp;= ~(GRC_LCLCTRL_GPIO_OE2 |
<a name="l02079"></a>02079                             GRC_LCLCTRL_GPIO_OUTPUT2);
<a name="l02080"></a>02080             }
<a name="l02081"></a>02081             tw32_wait_f(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl |
<a name="l02082"></a>02082                             grc_local_ctrl, 100);
<a name="l02083"></a>02083 
<a name="l02084"></a>02084             grc_local_ctrl |= GRC_LCLCTRL_GPIO_OUTPUT0;
<a name="l02085"></a>02085 
<a name="l02086"></a>02086             tw32_wait_f(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl |
<a name="l02087"></a>02087                             grc_local_ctrl, 100);
<a name="l02088"></a>02088 
<a name="l02089"></a>02089             <span class="keywordflow">if</span> (!no_gpio2) {
<a name="l02090"></a>02090                 grc_local_ctrl &amp;= ~GRC_LCLCTRL_GPIO_OUTPUT2;
<a name="l02091"></a>02091                 tw32_wait_f(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl |
<a name="l02092"></a>02092                         grc_local_ctrl, 100);
<a name="l02093"></a>02093             }
<a name="l02094"></a>02094         }
<a name="l02095"></a>02095     } <span class="keywordflow">else</span> {
<a name="l02096"></a>02096         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5700 &amp;&amp;
<a name="l02097"></a>02097             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5701) {
<a name="l02098"></a>02098             <span class="keywordflow">if</span> (tp_peer != tp &amp;&amp;
<a name="l02099"></a>02099                 (tp_peer-&gt;tg3_flags &amp; TG3_FLAG_INIT_COMPLETE) != 0)
<a name="l02100"></a>02100                 <span class="keywordflow">return</span>;
<a name="l02101"></a>02101 
<a name="l02102"></a>02102             tw32_wait_f(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl |
<a name="l02103"></a>02103                     (GRC_LCLCTRL_GPIO_OE1 |
<a name="l02104"></a>02104                      GRC_LCLCTRL_GPIO_OUTPUT1), 100);
<a name="l02105"></a>02105 
<a name="l02106"></a>02106             tw32_wait_f(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl |
<a name="l02107"></a>02107                     GRC_LCLCTRL_GPIO_OE1, 100);
<a name="l02108"></a>02108 
<a name="l02109"></a>02109             tw32_wait_f(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl |
<a name="l02110"></a>02110                     (GRC_LCLCTRL_GPIO_OE1 |
<a name="l02111"></a>02111                      GRC_LCLCTRL_GPIO_OUTPUT1), 100);
<a name="l02112"></a>02112         }
<a name="l02113"></a>02113     }
<a name="l02114"></a>02114 }
<a name="l02115"></a>02115 
<a name="l02116"></a>02116 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_5700_link_polarity(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 speed)
<a name="l02117"></a>02117 {
<a name="l02118"></a>02118     <span class="keywordflow">if</span> (tp-&gt;led_ctrl == LED_CTRL_MODE_PHY_2)
<a name="l02119"></a>02119         <span class="keywordflow">return</span> 1;
<a name="l02120"></a>02120     <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((tp-&gt;phy_id &amp; PHY_ID_MASK) == PHY_ID_BCM5411) {
<a name="l02121"></a>02121         <span class="keywordflow">if</span> (speed != SPEED_10)
<a name="l02122"></a>02122             <span class="keywordflow">return</span> 1;
<a name="l02123"></a>02123     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (speed == SPEED_10)
<a name="l02124"></a>02124         <span class="keywordflow">return</span> 1;
<a name="l02125"></a>02125 
<a name="l02126"></a>02126     <span class="keywordflow">return</span> 0;
<a name="l02127"></a>02127 }
<a name="l02128"></a>02128 
<a name="l02129"></a>02129 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_setup_phy(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *, <span class="keywordtype">int</span>);
<a name="l02130"></a>02130 
<a name="l02131"></a>02131 <span class="preprocessor">#define RESET_KIND_SHUTDOWN 0</span>
<a name="l02132"></a>02132 <span class="preprocessor"></span><span class="preprocessor">#define RESET_KIND_INIT     1</span>
<a name="l02133"></a>02133 <span class="preprocessor"></span><span class="preprocessor">#define RESET_KIND_SUSPEND  2</span>
<a name="l02134"></a>02134 <span class="preprocessor"></span>
<a name="l02135"></a>02135 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_write_sig_post_reset(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *, <span class="keywordtype">int</span>);
<a name="l02136"></a>02136 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_halt_cpu(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *, u32);
<a name="l02137"></a>02137 
<a name="l02138"></a>02138 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_power_down_phy(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">bool</span> do_low_power)
<a name="l02139"></a>02139 {
<a name="l02140"></a>02140     u32 val;
<a name="l02141"></a>02141 
<a name="l02142"></a>02142     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES) {
<a name="l02143"></a>02143         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704) {
<a name="l02144"></a>02144             u32 sg_dig_ctrl = tr32(SG_DIG_CTRL);
<a name="l02145"></a>02145             u32 serdes_cfg = tr32(MAC_SERDES_CFG);
<a name="l02146"></a>02146 
<a name="l02147"></a>02147             sg_dig_ctrl |=
<a name="l02148"></a>02148                 SG_DIG_USING_HW_AUTONEG | SG_DIG_SOFT_RESET;
<a name="l02149"></a>02149             tw32(SG_DIG_CTRL, sg_dig_ctrl);
<a name="l02150"></a>02150             tw32(MAC_SERDES_CFG, serdes_cfg | (1 &lt;&lt; 15));
<a name="l02151"></a>02151         }
<a name="l02152"></a>02152         <span class="keywordflow">return</span>;
<a name="l02153"></a>02153     }
<a name="l02154"></a>02154 
<a name="l02155"></a>02155     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) {
<a name="l02156"></a>02156         tg3_bmcr_reset(tp);
<a name="l02157"></a>02157         val = tr32(GRC_MISC_CFG);
<a name="l02158"></a>02158         tw32_f(GRC_MISC_CFG, val | GRC_MISC_CFG_EPHY_IDDQ);
<a name="l02159"></a>02159         udelay(40);
<a name="l02160"></a>02160         <span class="keywordflow">return</span>;
<a name="l02161"></a>02161     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (do_low_power) {
<a name="l02162"></a>02162         tg3_writephy(tp, MII_TG3_EXT_CTRL,
<a name="l02163"></a>02163                  MII_TG3_EXT_CTRL_FORCE_LED_OFF);
<a name="l02164"></a>02164 
<a name="l02165"></a>02165         tg3_writephy(tp, MII_TG3_AUX_CTRL,
<a name="l02166"></a>02166                  MII_TG3_AUXCTL_SHDWSEL_PWRCTL |
<a name="l02167"></a>02167                  MII_TG3_AUXCTL_PCTL_100TX_LPWR |
<a name="l02168"></a>02168                  MII_TG3_AUXCTL_PCTL_SPR_ISOLATE |
<a name="l02169"></a>02169                  MII_TG3_AUXCTL_PCTL_VREG_11V);
<a name="l02170"></a>02170     }
<a name="l02171"></a>02171 
<a name="l02172"></a>02172     <span class="comment">/* The PHY should not be powered down on some chips because</span>
<a name="l02173"></a>02173 <span class="comment">     * of bugs.</span>
<a name="l02174"></a>02174 <span class="comment">     */</span>
<a name="l02175"></a>02175     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 ||
<a name="l02176"></a>02176         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704 ||
<a name="l02177"></a>02177         (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5780 &amp;&amp;
<a name="l02178"></a>02178          (tp-&gt;tg3_flags2 &amp; TG3_FLG2_MII_SERDES)))
<a name="l02179"></a>02179         <span class="keywordflow">return</span>;
<a name="l02180"></a>02180 
<a name="l02181"></a>02181     <span class="keywordflow">if</span> (GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5784_AX ||
<a name="l02182"></a>02182         GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5761_AX) {
<a name="l02183"></a>02183         val = tr32(TG3_CPMU_LSPD_1000MB_CLK);
<a name="l02184"></a>02184         val &amp;= ~CPMU_LSPD_1000MB_MACCLK_MASK;
<a name="l02185"></a>02185         val |= CPMU_LSPD_1000MB_MACCLK_12_5;
<a name="l02186"></a>02186         tw32_f(TG3_CPMU_LSPD_1000MB_CLK, val);
<a name="l02187"></a>02187     }
<a name="l02188"></a>02188 
<a name="l02189"></a>02189     tg3_writephy(tp, MII_BMCR, BMCR_PDOWN);
<a name="l02190"></a>02190 }
<a name="l02191"></a>02191 
<a name="l02192"></a>02192 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l02193"></a>02193 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_nvram_lock(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l02194"></a>02194 {
<a name="l02195"></a>02195     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_NVRAM) {
<a name="l02196"></a>02196         <span class="keywordtype">int</span> i;
<a name="l02197"></a>02197 
<a name="l02198"></a>02198         <span class="keywordflow">if</span> (tp-&gt;nvram_lock_cnt == 0) {
<a name="l02199"></a>02199             tw32(NVRAM_SWARB, SWARB_REQ_SET1);
<a name="l02200"></a>02200             <span class="keywordflow">for</span> (i = 0; i &lt; 8000; i++) {
<a name="l02201"></a>02201                 <span class="keywordflow">if</span> (tr32(NVRAM_SWARB) &amp; SWARB_GNT1)
<a name="l02202"></a>02202                     <span class="keywordflow">break</span>;
<a name="l02203"></a>02203                 udelay(20);
<a name="l02204"></a>02204             }
<a name="l02205"></a>02205             <span class="keywordflow">if</span> (i == 8000) {
<a name="l02206"></a>02206                 tw32(NVRAM_SWARB, SWARB_REQ_CLR1);
<a name="l02207"></a>02207                 <span class="keywordflow">return</span> -ENODEV;
<a name="l02208"></a>02208             }
<a name="l02209"></a>02209         }
<a name="l02210"></a>02210         tp-&gt;nvram_lock_cnt++;
<a name="l02211"></a>02211     }
<a name="l02212"></a>02212     <span class="keywordflow">return</span> 0;
<a name="l02213"></a>02213 }
<a name="l02214"></a>02214 
<a name="l02215"></a>02215 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l02216"></a>02216 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_nvram_unlock(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l02217"></a>02217 {
<a name="l02218"></a>02218     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_NVRAM) {
<a name="l02219"></a>02219         <span class="keywordflow">if</span> (tp-&gt;nvram_lock_cnt &gt; 0)
<a name="l02220"></a>02220             tp-&gt;nvram_lock_cnt--;
<a name="l02221"></a>02221         <span class="keywordflow">if</span> (tp-&gt;nvram_lock_cnt == 0)
<a name="l02222"></a>02222             tw32_f(NVRAM_SWARB, SWARB_REQ_CLR1);
<a name="l02223"></a>02223     }
<a name="l02224"></a>02224 }
<a name="l02225"></a>02225 
<a name="l02226"></a>02226 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l02227"></a>02227 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_enable_nvram_access(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l02228"></a>02228 {
<a name="l02229"></a>02229     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS) &amp;&amp;
<a name="l02230"></a>02230         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PROTECTED_NVRAM)) {
<a name="l02231"></a>02231         u32 nvaccess = tr32(NVRAM_ACCESS);
<a name="l02232"></a>02232 
<a name="l02233"></a>02233         tw32(NVRAM_ACCESS, nvaccess | ACCESS_ENABLE);
<a name="l02234"></a>02234     }
<a name="l02235"></a>02235 }
<a name="l02236"></a>02236 
<a name="l02237"></a>02237 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l02238"></a>02238 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_disable_nvram_access(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l02239"></a>02239 {
<a name="l02240"></a>02240     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS) &amp;&amp;
<a name="l02241"></a>02241         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PROTECTED_NVRAM)) {
<a name="l02242"></a>02242         u32 nvaccess = tr32(NVRAM_ACCESS);
<a name="l02243"></a>02243 
<a name="l02244"></a>02244         tw32(NVRAM_ACCESS, nvaccess &amp; ~ACCESS_ENABLE);
<a name="l02245"></a>02245     }
<a name="l02246"></a>02246 }
<a name="l02247"></a>02247 
<a name="l02248"></a>02248 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_nvram_read_using_eeprom(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp,
<a name="l02249"></a>02249                     u32 offset, u32 *val)
<a name="l02250"></a>02250 {
<a name="l02251"></a>02251     u32 tmp;
<a name="l02252"></a>02252     <span class="keywordtype">int</span> i;
<a name="l02253"></a>02253 
<a name="l02254"></a>02254     <span class="keywordflow">if</span> (offset &gt; EEPROM_ADDR_ADDR_MASK || (offset % 4) != 0)
<a name="l02255"></a>02255         <span class="keywordflow">return</span> -EINVAL;
<a name="l02256"></a>02256 
<a name="l02257"></a>02257     tmp = tr32(GRC_EEPROM_ADDR) &amp; ~(EEPROM_ADDR_ADDR_MASK |
<a name="l02258"></a>02258                     EEPROM_ADDR_DEVID_MASK |
<a name="l02259"></a>02259                     EEPROM_ADDR_READ);
<a name="l02260"></a>02260     tw32(GRC_EEPROM_ADDR,
<a name="l02261"></a>02261          tmp |
<a name="l02262"></a>02262          (0 &lt;&lt; EEPROM_ADDR_DEVID_SHIFT) |
<a name="l02263"></a>02263          ((offset &lt;&lt; EEPROM_ADDR_ADDR_SHIFT) &amp;
<a name="l02264"></a>02264           EEPROM_ADDR_ADDR_MASK) |
<a name="l02265"></a>02265          EEPROM_ADDR_READ | EEPROM_ADDR_START);
<a name="l02266"></a>02266 
<a name="l02267"></a>02267     <span class="keywordflow">for</span> (i = 0; i &lt; 1000; i++) {
<a name="l02268"></a>02268         tmp = tr32(GRC_EEPROM_ADDR);
<a name="l02269"></a>02269 
<a name="l02270"></a>02270         <span class="keywordflow">if</span> (tmp &amp; EEPROM_ADDR_COMPLETE)
<a name="l02271"></a>02271             <span class="keywordflow">break</span>;
<a name="l02272"></a>02272         msleep(1);
<a name="l02273"></a>02273     }
<a name="l02274"></a>02274     <span class="keywordflow">if</span> (!(tmp &amp; EEPROM_ADDR_COMPLETE))
<a name="l02275"></a>02275         <span class="keywordflow">return</span> -EBUSY;
<a name="l02276"></a>02276 
<a name="l02277"></a>02277     tmp = tr32(GRC_EEPROM_DATA);
<a name="l02278"></a>02278 
<a name="l02279"></a>02279     <span class="comment">/*</span>
<a name="l02280"></a>02280 <span class="comment">     * The data will always be opposite the native endian</span>
<a name="l02281"></a>02281 <span class="comment">     * format.  Perform a blind byteswap to compensate.</span>
<a name="l02282"></a>02282 <span class="comment">     */</span>
<a name="l02283"></a>02283     *val = swab32(tmp);
<a name="l02284"></a>02284 
<a name="l02285"></a>02285     <span class="keywordflow">return</span> 0;
<a name="l02286"></a>02286 }
<a name="l02287"></a>02287 
<a name="l02288"></a>02288 <span class="preprocessor">#define NVRAM_CMD_TIMEOUT 10000</span>
<a name="l02289"></a>02289 <span class="preprocessor"></span>
<a name="l02290"></a>02290 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_nvram_exec_cmd(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 nvram_cmd)
<a name="l02291"></a>02291 {
<a name="l02292"></a>02292     <span class="keywordtype">int</span> i;
<a name="l02293"></a>02293 
<a name="l02294"></a>02294     tw32(NVRAM_CMD, nvram_cmd);
<a name="l02295"></a>02295     <span class="keywordflow">for</span> (i = 0; i &lt; NVRAM_CMD_TIMEOUT; i++) {
<a name="l02296"></a>02296         udelay(10);
<a name="l02297"></a>02297         <span class="keywordflow">if</span> (tr32(NVRAM_CMD) &amp; NVRAM_CMD_DONE) {
<a name="l02298"></a>02298             udelay(10);
<a name="l02299"></a>02299             <span class="keywordflow">break</span>;
<a name="l02300"></a>02300         }
<a name="l02301"></a>02301     }
<a name="l02302"></a>02302 
<a name="l02303"></a>02303     <span class="keywordflow">if</span> (i == NVRAM_CMD_TIMEOUT)
<a name="l02304"></a>02304         <span class="keywordflow">return</span> -EBUSY;
<a name="l02305"></a>02305 
<a name="l02306"></a>02306     <span class="keywordflow">return</span> 0;
<a name="l02307"></a>02307 }
<a name="l02308"></a>02308 
<a name="l02309"></a>02309 <span class="keyword">static</span> u32 tg3_nvram_phys_addr(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 addr)
<a name="l02310"></a>02310 {
<a name="l02311"></a>02311     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_NVRAM) &amp;&amp;
<a name="l02312"></a>02312         (tp-&gt;tg3_flags &amp; TG3_FLAG_NVRAM_BUFFERED) &amp;&amp;
<a name="l02313"></a>02313         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_FLASH) &amp;&amp;
<a name="l02314"></a>02314        !(tp-&gt;tg3_flags3 &amp; TG3_FLG3_NO_NVRAM_ADDR_TRANS) &amp;&amp;
<a name="l02315"></a>02315         (tp-&gt;nvram_jedecnum == JEDEC_ATMEL))
<a name="l02316"></a>02316 
<a name="l02317"></a>02317         addr = ((addr / tp-&gt;nvram_pagesize) &lt;&lt;
<a name="l02318"></a>02318             ATMEL_AT45DB0X1B_PAGE_POS) +
<a name="l02319"></a>02319                (addr % tp-&gt;nvram_pagesize);
<a name="l02320"></a>02320 
<a name="l02321"></a>02321     <span class="keywordflow">return</span> addr;
<a name="l02322"></a>02322 }
<a name="l02323"></a>02323 
<a name="l02324"></a>02324 <span class="keyword">static</span> u32 tg3_nvram_logical_addr(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 addr)
<a name="l02325"></a>02325 {
<a name="l02326"></a>02326     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_NVRAM) &amp;&amp;
<a name="l02327"></a>02327         (tp-&gt;tg3_flags &amp; TG3_FLAG_NVRAM_BUFFERED) &amp;&amp;
<a name="l02328"></a>02328         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_FLASH) &amp;&amp;
<a name="l02329"></a>02329        !(tp-&gt;tg3_flags3 &amp; TG3_FLG3_NO_NVRAM_ADDR_TRANS) &amp;&amp;
<a name="l02330"></a>02330         (tp-&gt;nvram_jedecnum == JEDEC_ATMEL))
<a name="l02331"></a>02331 
<a name="l02332"></a>02332         addr = ((addr &gt;&gt; ATMEL_AT45DB0X1B_PAGE_POS) *
<a name="l02333"></a>02333             tp-&gt;nvram_pagesize) +
<a name="l02334"></a>02334                (addr &amp; ((1 &lt;&lt; ATMEL_AT45DB0X1B_PAGE_POS) - 1));
<a name="l02335"></a>02335 
<a name="l02336"></a>02336     <span class="keywordflow">return</span> addr;
<a name="l02337"></a>02337 }
<a name="l02338"></a>02338 
<a name="l02339"></a>02339 <span class="comment">/* NOTE: Data read in from NVRAM is byteswapped according to</span>
<a name="l02340"></a>02340 <span class="comment"> * the byteswapping settings for all other register accesses.</span>
<a name="l02341"></a>02341 <span class="comment"> * tg3 devices are BE devices, so on a BE machine, the data</span>
<a name="l02342"></a>02342 <span class="comment"> * returned will be exactly as it is seen in NVRAM.  On a LE</span>
<a name="l02343"></a>02343 <span class="comment"> * machine, the 32-bit value will be byteswapped.</span>
<a name="l02344"></a>02344 <span class="comment"> */</span>
<a name="l02345"></a>02345 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_nvram_read(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 offset, u32 *val)
<a name="l02346"></a>02346 {
<a name="l02347"></a>02347     <span class="keywordtype">int</span> ret;
<a name="l02348"></a>02348 
<a name="l02349"></a>02349     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_NVRAM))
<a name="l02350"></a>02350         <span class="keywordflow">return</span> tg3_nvram_read_using_eeprom(tp, offset, val);
<a name="l02351"></a>02351 
<a name="l02352"></a>02352     offset = tg3_nvram_phys_addr(tp, offset);
<a name="l02353"></a>02353 
<a name="l02354"></a>02354     <span class="keywordflow">if</span> (offset &gt; NVRAM_ADDR_MSK)
<a name="l02355"></a>02355         <span class="keywordflow">return</span> -EINVAL;
<a name="l02356"></a>02356 
<a name="l02357"></a>02357     ret = tg3_nvram_lock(tp);
<a name="l02358"></a>02358     <span class="keywordflow">if</span> (ret)
<a name="l02359"></a>02359         <span class="keywordflow">return</span> ret;
<a name="l02360"></a>02360 
<a name="l02361"></a>02361     tg3_enable_nvram_access(tp);
<a name="l02362"></a>02362 
<a name="l02363"></a>02363     tw32(NVRAM_ADDR, offset);
<a name="l02364"></a>02364     ret = tg3_nvram_exec_cmd(tp, NVRAM_CMD_RD | NVRAM_CMD_GO |
<a name="l02365"></a>02365         NVRAM_CMD_FIRST | NVRAM_CMD_LAST | NVRAM_CMD_DONE);
<a name="l02366"></a>02366 
<a name="l02367"></a>02367     <span class="keywordflow">if</span> (ret == 0)
<a name="l02368"></a>02368         *val = tr32(NVRAM_RDDATA);
<a name="l02369"></a>02369 
<a name="l02370"></a>02370     tg3_disable_nvram_access(tp);
<a name="l02371"></a>02371 
<a name="l02372"></a>02372     tg3_nvram_unlock(tp);
<a name="l02373"></a>02373 
<a name="l02374"></a>02374     <span class="keywordflow">return</span> ret;
<a name="l02375"></a>02375 }
<a name="l02376"></a>02376 
<a name="l02377"></a>02377 <span class="comment">/* Ensures NVRAM data is in bytestream format. */</span>
<a name="l02378"></a>02378 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_nvram_read_be32(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 offset, __be32 *val)
<a name="l02379"></a>02379 {
<a name="l02380"></a>02380     u32 v;
<a name="l02381"></a>02381     <span class="keywordtype">int</span> res = tg3_nvram_read(tp, offset, &amp;v);
<a name="l02382"></a>02382     <span class="keywordflow">if</span> (!res)
<a name="l02383"></a>02383         *val = cpu_to_be32(v);
<a name="l02384"></a>02384     <span class="keywordflow">return</span> res;
<a name="l02385"></a>02385 }
<a name="l02386"></a>02386 
<a name="l02387"></a>02387 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l02388"></a>02388 <span class="keyword">static</span> <span class="keywordtype">void</span> __tg3_set_mac_addr(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> skip_mac_1)
<a name="l02389"></a>02389 {
<a name="l02390"></a>02390     u32 addr_high, addr_low;
<a name="l02391"></a>02391     <span class="keywordtype">int</span> i;
<a name="l02392"></a>02392 
<a name="l02393"></a>02393     addr_high = ((tp-&gt;dev-&gt;dev_addr[0] &lt;&lt; 8) |
<a name="l02394"></a>02394              tp-&gt;dev-&gt;dev_addr[1]);
<a name="l02395"></a>02395     addr_low = ((tp-&gt;dev-&gt;dev_addr[2] &lt;&lt; 24) |
<a name="l02396"></a>02396             (tp-&gt;dev-&gt;dev_addr[3] &lt;&lt; 16) |
<a name="l02397"></a>02397             (tp-&gt;dev-&gt;dev_addr[4] &lt;&lt;  8) |
<a name="l02398"></a>02398             (tp-&gt;dev-&gt;dev_addr[5] &lt;&lt;  0));
<a name="l02399"></a>02399     <span class="keywordflow">for</span> (i = 0; i &lt; 4; i++) {
<a name="l02400"></a>02400         <span class="keywordflow">if</span> (i == 1 &amp;&amp; skip_mac_1)
<a name="l02401"></a>02401             <span class="keywordflow">continue</span>;
<a name="l02402"></a>02402         tw32(MAC_ADDR_0_HIGH + (i * 8), addr_high);
<a name="l02403"></a>02403         tw32(MAC_ADDR_0_LOW + (i * 8), addr_low);
<a name="l02404"></a>02404     }
<a name="l02405"></a>02405 
<a name="l02406"></a>02406     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5703 ||
<a name="l02407"></a>02407         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704) {
<a name="l02408"></a>02408         <span class="keywordflow">for</span> (i = 0; i &lt; 12; i++) {
<a name="l02409"></a>02409             tw32(MAC_EXTADDR_0_HIGH + (i * 8), addr_high);
<a name="l02410"></a>02410             tw32(MAC_EXTADDR_0_LOW + (i * 8), addr_low);
<a name="l02411"></a>02411         }
<a name="l02412"></a>02412     }
<a name="l02413"></a>02413 
<a name="l02414"></a>02414     addr_high = (tp-&gt;dev-&gt;dev_addr[0] +
<a name="l02415"></a>02415              tp-&gt;dev-&gt;dev_addr[1] +
<a name="l02416"></a>02416              tp-&gt;dev-&gt;dev_addr[2] +
<a name="l02417"></a>02417              tp-&gt;dev-&gt;dev_addr[3] +
<a name="l02418"></a>02418              tp-&gt;dev-&gt;dev_addr[4] +
<a name="l02419"></a>02419              tp-&gt;dev-&gt;dev_addr[5]) &amp;
<a name="l02420"></a>02420         TX_BACKOFF_SEED_MASK;
<a name="l02421"></a>02421     tw32(MAC_TX_BACKOFF_SEED, addr_high);
<a name="l02422"></a>02422 }
<a name="l02423"></a>02423 
<a name="l02424"></a>02424 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_set_power_state(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, pci_power_t <a class="code" href="structstate.html">state</a>)
<a name="l02425"></a>02425 {
<a name="l02426"></a>02426     u32 misc_host_ctrl;
<a name="l02427"></a>02427     <span class="keywordtype">bool</span> device_should_wake, do_low_power;
<a name="l02428"></a>02428 
<a name="l02429"></a>02429     <span class="comment">/* Make sure register accesses (indirect or otherwise)</span>
<a name="l02430"></a>02430 <span class="comment">     * will function correctly.</span>
<a name="l02431"></a>02431 <span class="comment">     */</span>
<a name="l02432"></a>02432     pci_write_config_dword(tp-&gt;pdev,
<a name="l02433"></a>02433                    TG3PCI_MISC_HOST_CTRL,
<a name="l02434"></a>02434                    tp-&gt;misc_host_ctrl);
<a name="l02435"></a>02435 
<a name="l02436"></a>02436     <span class="keywordflow">switch</span> (state) {
<a name="l02437"></a>02437     <span class="keywordflow">case</span> PCI_D0:
<a name="l02438"></a>02438         pci_enable_wake(tp-&gt;pdev, state, <span class="keyword">false</span>);
<a name="l02439"></a>02439         pci_set_power_state(tp-&gt;pdev, PCI_D0);
<a name="l02440"></a>02440 
<a name="l02441"></a>02441         <span class="comment">/* Switch out of Vaux if it is a NIC */</span>
<a name="l02442"></a>02442         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_IS_NIC)
<a name="l02443"></a>02443             tw32_wait_f(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl, 100);
<a name="l02444"></a>02444 
<a name="l02445"></a>02445         <span class="keywordflow">return</span> 0;
<a name="l02446"></a>02446 
<a name="l02447"></a>02447     <span class="keywordflow">case</span> PCI_D1:
<a name="l02448"></a>02448     <span class="keywordflow">case</span> PCI_D2:
<a name="l02449"></a>02449     <span class="keywordflow">case</span> PCI_D3hot:
<a name="l02450"></a>02450         <span class="keywordflow">break</span>;
<a name="l02451"></a>02451 
<a name="l02452"></a>02452     <span class="keywordflow">default</span>:
<a name="l02453"></a>02453         printk(KERN_ERR PFX <span class="stringliteral">&quot;%s: Invalid power state (D%d) requested\n&quot;</span>,
<a name="l02454"></a>02454             tp-&gt;dev-&gt;name, state);
<a name="l02455"></a>02455         <span class="keywordflow">return</span> -EINVAL;
<a name="l02456"></a>02456     }
<a name="l02457"></a>02457 
<a name="l02458"></a>02458     <span class="comment">/* Restore the CLKREQ setting. */</span>
<a name="l02459"></a>02459     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_CLKREQ_BUG) {
<a name="l02460"></a>02460         u16 lnkctl;
<a name="l02461"></a>02461 
<a name="l02462"></a>02462         pci_read_config_word(tp-&gt;pdev,
<a name="l02463"></a>02463                      tp-&gt;pcie_cap + PCI_EXP_LNKCTL,
<a name="l02464"></a>02464                      &amp;lnkctl);
<a name="l02465"></a>02465         lnkctl |= PCI_EXP_LNKCTL_CLKREQ_EN;
<a name="l02466"></a>02466         pci_write_config_word(tp-&gt;pdev,
<a name="l02467"></a>02467                       tp-&gt;pcie_cap + PCI_EXP_LNKCTL,
<a name="l02468"></a>02468                       lnkctl);
<a name="l02469"></a>02469     }
<a name="l02470"></a>02470 
<a name="l02471"></a>02471     misc_host_ctrl = tr32(TG3PCI_MISC_HOST_CTRL);
<a name="l02472"></a>02472     tw32(TG3PCI_MISC_HOST_CTRL,
<a name="l02473"></a>02473          misc_host_ctrl | MISC_HOST_CTRL_MASK_PCI_INT);
<a name="l02474"></a>02474 
<a name="l02475"></a>02475     device_should_wake = pci_pme_capable(tp-&gt;pdev, state) &amp;&amp;
<a name="l02476"></a>02476                  device_may_wakeup(&amp;tp-&gt;pdev-&gt;dev) &amp;&amp;
<a name="l02477"></a>02477                  (tp-&gt;tg3_flags &amp; TG3_FLAG_WOL_ENABLE);
<a name="l02478"></a>02478 
<a name="l02479"></a>02479     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB) {
<a name="l02480"></a>02480         do_low_power = <span class="keyword">false</span>;
<a name="l02481"></a>02481         <span class="keywordflow">if</span> ((tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_CONNECTED) &amp;&amp;
<a name="l02482"></a>02482             !tp-&gt;link_config.phy_is_low_power) {
<a name="l02483"></a>02483             <span class="keyword">struct </span>phy_device *phydev;
<a name="l02484"></a>02484             u32 phyid, advertising;
<a name="l02485"></a>02485 
<a name="l02486"></a>02486             phydev = tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR];
<a name="l02487"></a>02487 
<a name="l02488"></a>02488             tp-&gt;link_config.phy_is_low_power = 1;
<a name="l02489"></a>02489 
<a name="l02490"></a>02490             tp-&gt;link_config.orig_speed = phydev-&gt;speed;
<a name="l02491"></a>02491             tp-&gt;link_config.orig_duplex = phydev-&gt;duplex;
<a name="l02492"></a>02492             tp-&gt;link_config.orig_autoneg = phydev-&gt;autoneg;
<a name="l02493"></a>02493             tp-&gt;link_config.orig_advertising = phydev-&gt;advertising;
<a name="l02494"></a>02494 
<a name="l02495"></a>02495             advertising = ADVERTISED_TP |
<a name="l02496"></a>02496                       ADVERTISED_Pause |
<a name="l02497"></a>02497                       ADVERTISED_Autoneg |
<a name="l02498"></a>02498                       ADVERTISED_10baseT_Half;
<a name="l02499"></a>02499 
<a name="l02500"></a>02500             <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF) ||
<a name="l02501"></a>02501                 device_should_wake) {
<a name="l02502"></a>02502                 <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_WOL_SPEED_100MB)
<a name="l02503"></a>02503                     advertising |=
<a name="l02504"></a>02504                         ADVERTISED_100baseT_Half |
<a name="l02505"></a>02505                         ADVERTISED_100baseT_Full |
<a name="l02506"></a>02506                         ADVERTISED_10baseT_Full;
<a name="l02507"></a>02507                 <span class="keywordflow">else</span>
<a name="l02508"></a>02508                     advertising |= ADVERTISED_10baseT_Full;
<a name="l02509"></a>02509             }
<a name="l02510"></a>02510 
<a name="l02511"></a>02511             phydev-&gt;advertising = advertising;
<a name="l02512"></a>02512 
<a name="l02513"></a>02513             phy_start_aneg(phydev);
<a name="l02514"></a>02514 
<a name="l02515"></a>02515             phyid = phydev-&gt;drv-&gt;phy_id &amp; phydev-&gt;drv-&gt;phy_id_mask;
<a name="l02516"></a>02516             <span class="keywordflow">if</span> (phyid != TG3_PHY_ID_BCMAC131) {
<a name="l02517"></a>02517                 phyid &amp;= TG3_PHY_OUI_MASK;
<a name="l02518"></a>02518                 <span class="keywordflow">if</span> (phyid == TG3_PHY_OUI_1 ||
<a name="l02519"></a>02519                     phyid == TG3_PHY_OUI_2 ||
<a name="l02520"></a>02520                     phyid == TG3_PHY_OUI_3)
<a name="l02521"></a>02521                     do_low_power = <span class="keyword">true</span>;
<a name="l02522"></a>02522             }
<a name="l02523"></a>02523         }
<a name="l02524"></a>02524     } <span class="keywordflow">else</span> {
<a name="l02525"></a>02525         do_low_power = <span class="keyword">true</span>;
<a name="l02526"></a>02526 
<a name="l02527"></a>02527         <span class="keywordflow">if</span> (tp-&gt;link_config.phy_is_low_power == 0) {
<a name="l02528"></a>02528             tp-&gt;link_config.phy_is_low_power = 1;
<a name="l02529"></a>02529             tp-&gt;link_config.orig_speed = tp-&gt;link_config.speed;
<a name="l02530"></a>02530             tp-&gt;link_config.orig_duplex = tp-&gt;link_config.duplex;
<a name="l02531"></a>02531             tp-&gt;link_config.orig_autoneg = tp-&gt;link_config.autoneg;
<a name="l02532"></a>02532         }
<a name="l02533"></a>02533 
<a name="l02534"></a>02534         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_ANY_SERDES)) {
<a name="l02535"></a>02535             tp-&gt;link_config.speed = SPEED_10;
<a name="l02536"></a>02536             tp-&gt;link_config.duplex = DUPLEX_HALF;
<a name="l02537"></a>02537             tp-&gt;link_config.autoneg = AUTONEG_ENABLE;
<a name="l02538"></a>02538             tg3_setup_phy(tp, 0);
<a name="l02539"></a>02539         }
<a name="l02540"></a>02540     }
<a name="l02541"></a>02541 
<a name="l02542"></a>02542     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) {
<a name="l02543"></a>02543         u32 val;
<a name="l02544"></a>02544 
<a name="l02545"></a>02545         val = tr32(GRC_VCPU_EXT_CTRL);
<a name="l02546"></a>02546         tw32(GRC_VCPU_EXT_CTRL, val | GRC_VCPU_EXT_CTRL_DISABLE_WOL);
<a name="l02547"></a>02547     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF)) {
<a name="l02548"></a>02548         <span class="keywordtype">int</span> i;
<a name="l02549"></a>02549         u32 val;
<a name="l02550"></a>02550 
<a name="l02551"></a>02551         <span class="keywordflow">for</span> (i = 0; i &lt; 200; i++) {
<a name="l02552"></a>02552             tg3_read_mem(tp, NIC_SRAM_FW_ASF_STATUS_MBOX, &amp;val);
<a name="l02553"></a>02553             <span class="keywordflow">if</span> (val == ~NIC_SRAM_FIRMWARE_MBOX_MAGIC1)
<a name="l02554"></a>02554                 <span class="keywordflow">break</span>;
<a name="l02555"></a>02555             msleep(1);
<a name="l02556"></a>02556         }
<a name="l02557"></a>02557     }
<a name="l02558"></a>02558     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_WOL_CAP)
<a name="l02559"></a>02559         tg3_write_mem(tp, NIC_SRAM_WOL_MBOX, WOL_SIGNATURE |
<a name="l02560"></a>02560                              WOL_DRV_STATE_SHUTDOWN |
<a name="l02561"></a>02561                              WOL_DRV_WOL |
<a name="l02562"></a>02562                              WOL_SET_MAGIC_PKT);
<a name="l02563"></a>02563 
<a name="l02564"></a>02564     <span class="keywordflow">if</span> (device_should_wake) {
<a name="l02565"></a>02565         u32 mac_mode;
<a name="l02566"></a>02566 
<a name="l02567"></a>02567         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES)) {
<a name="l02568"></a>02568             <span class="keywordflow">if</span> (do_low_power) {
<a name="l02569"></a>02569                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x5a);
<a name="l02570"></a>02570                 udelay(40);
<a name="l02571"></a>02571             }
<a name="l02572"></a>02572 
<a name="l02573"></a>02573             <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_MII_SERDES)
<a name="l02574"></a>02574                 mac_mode = MAC_MODE_PORT_MODE_GMII;
<a name="l02575"></a>02575             <span class="keywordflow">else</span>
<a name="l02576"></a>02576                 mac_mode = MAC_MODE_PORT_MODE_MII;
<a name="l02577"></a>02577 
<a name="l02578"></a>02578             mac_mode |= tp-&gt;mac_mode &amp; MAC_MODE_LINK_POLARITY;
<a name="l02579"></a>02579             <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) ==
<a name="l02580"></a>02580                 ASIC_REV_5700) {
<a name="l02581"></a>02581                 u32 speed = (tp-&gt;tg3_flags &amp;
<a name="l02582"></a>02582                          TG3_FLAG_WOL_SPEED_100MB) ?
<a name="l02583"></a>02583                          SPEED_100 : SPEED_10;
<a name="l02584"></a>02584                 <span class="keywordflow">if</span> (tg3_5700_link_polarity(tp, speed))
<a name="l02585"></a>02585                     mac_mode |= MAC_MODE_LINK_POLARITY;
<a name="l02586"></a>02586                 <span class="keywordflow">else</span>
<a name="l02587"></a>02587                     mac_mode &amp;= ~MAC_MODE_LINK_POLARITY;
<a name="l02588"></a>02588             }
<a name="l02589"></a>02589         } <span class="keywordflow">else</span> {
<a name="l02590"></a>02590             mac_mode = MAC_MODE_PORT_MODE_TBI;
<a name="l02591"></a>02591         }
<a name="l02592"></a>02592 
<a name="l02593"></a>02593         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS))
<a name="l02594"></a>02594             tw32(MAC_LED_CTRL, tp-&gt;led_ctrl);
<a name="l02595"></a>02595 
<a name="l02596"></a>02596         mac_mode |= MAC_MODE_MAGIC_PKT_ENABLE;
<a name="l02597"></a>02597         <span class="keywordflow">if</span> (((tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS) &amp;&amp;
<a name="l02598"></a>02598             !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS)) &amp;&amp;
<a name="l02599"></a>02599             ((tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF) ||
<a name="l02600"></a>02600              (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE)))
<a name="l02601"></a>02601             mac_mode |= MAC_MODE_KEEP_FRAME_IN_WOL;
<a name="l02602"></a>02602 
<a name="l02603"></a>02603         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE) {
<a name="l02604"></a>02604             mac_mode |= tp-&gt;mac_mode &amp;
<a name="l02605"></a>02605                     (MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN);
<a name="l02606"></a>02606             <span class="keywordflow">if</span> (mac_mode &amp; MAC_MODE_APE_TX_EN)
<a name="l02607"></a>02607                 mac_mode |= MAC_MODE_TDE_ENABLE;
<a name="l02608"></a>02608         }
<a name="l02609"></a>02609 
<a name="l02610"></a>02610         tw32_f(MAC_MODE, mac_mode);
<a name="l02611"></a>02611         udelay(100);
<a name="l02612"></a>02612 
<a name="l02613"></a>02613         tw32_f(MAC_RX_MODE, RX_MODE_ENABLE);
<a name="l02614"></a>02614         udelay(10);
<a name="l02615"></a>02615     }
<a name="l02616"></a>02616 
<a name="l02617"></a>02617     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_WOL_SPEED_100MB) &amp;&amp;
<a name="l02618"></a>02618         (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 ||
<a name="l02619"></a>02619          GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701)) {
<a name="l02620"></a>02620         u32 base_val;
<a name="l02621"></a>02621 
<a name="l02622"></a>02622         base_val = tp-&gt;pci_clock_ctrl;
<a name="l02623"></a>02623         base_val |= (CLOCK_CTRL_RXCLK_DISABLE |
<a name="l02624"></a>02624                  CLOCK_CTRL_TXCLK_DISABLE);
<a name="l02625"></a>02625 
<a name="l02626"></a>02626         tw32_wait_f(TG3PCI_CLOCK_CTRL, base_val | CLOCK_CTRL_ALTCLK |
<a name="l02627"></a>02627                 CLOCK_CTRL_PWRDOWN_PLL133, 40);
<a name="l02628"></a>02628     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS) ||
<a name="l02629"></a>02629            (tp-&gt;tg3_flags &amp; TG3_FLAG_CPMU_PRESENT) ||
<a name="l02630"></a>02630            (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906)) {
<a name="l02631"></a>02631         <span class="comment">/* do nothing */</span>
<a name="l02632"></a>02632     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!((tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS) &amp;&amp;
<a name="l02633"></a>02633              (tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF))) {
<a name="l02634"></a>02634         u32 newbits1, newbits2;
<a name="l02635"></a>02635 
<a name="l02636"></a>02636         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 ||
<a name="l02637"></a>02637             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701) {
<a name="l02638"></a>02638             newbits1 = (CLOCK_CTRL_RXCLK_DISABLE |
<a name="l02639"></a>02639                     CLOCK_CTRL_TXCLK_DISABLE |
<a name="l02640"></a>02640                     CLOCK_CTRL_ALTCLK);
<a name="l02641"></a>02641             newbits2 = newbits1 | CLOCK_CTRL_44MHZ_CORE;
<a name="l02642"></a>02642         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS) {
<a name="l02643"></a>02643             newbits1 = CLOCK_CTRL_625_CORE;
<a name="l02644"></a>02644             newbits2 = newbits1 | CLOCK_CTRL_ALTCLK;
<a name="l02645"></a>02645         } <span class="keywordflow">else</span> {
<a name="l02646"></a>02646             newbits1 = CLOCK_CTRL_ALTCLK;
<a name="l02647"></a>02647             newbits2 = newbits1 | CLOCK_CTRL_44MHZ_CORE;
<a name="l02648"></a>02648         }
<a name="l02649"></a>02649 
<a name="l02650"></a>02650         tw32_wait_f(TG3PCI_CLOCK_CTRL, tp-&gt;pci_clock_ctrl | newbits1,
<a name="l02651"></a>02651                 40);
<a name="l02652"></a>02652 
<a name="l02653"></a>02653         tw32_wait_f(TG3PCI_CLOCK_CTRL, tp-&gt;pci_clock_ctrl | newbits2,
<a name="l02654"></a>02654                 40);
<a name="l02655"></a>02655 
<a name="l02656"></a>02656         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS)) {
<a name="l02657"></a>02657             u32 newbits3;
<a name="l02658"></a>02658 
<a name="l02659"></a>02659             <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 ||
<a name="l02660"></a>02660                 GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701) {
<a name="l02661"></a>02661                 newbits3 = (CLOCK_CTRL_RXCLK_DISABLE |
<a name="l02662"></a>02662                         CLOCK_CTRL_TXCLK_DISABLE |
<a name="l02663"></a>02663                         CLOCK_CTRL_44MHZ_CORE);
<a name="l02664"></a>02664             } <span class="keywordflow">else</span> {
<a name="l02665"></a>02665                 newbits3 = CLOCK_CTRL_44MHZ_CORE;
<a name="l02666"></a>02666             }
<a name="l02667"></a>02667 
<a name="l02668"></a>02668             tw32_wait_f(TG3PCI_CLOCK_CTRL,
<a name="l02669"></a>02669                     tp-&gt;pci_clock_ctrl | newbits3, 40);
<a name="l02670"></a>02670         }
<a name="l02671"></a>02671     }
<a name="l02672"></a>02672 
<a name="l02673"></a>02673     <span class="keywordflow">if</span> (!(device_should_wake) &amp;&amp;
<a name="l02674"></a>02674         !(tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF))
<a name="l02675"></a>02675         tg3_power_down_phy(tp, do_low_power);
<a name="l02676"></a>02676 
<a name="l02677"></a>02677     tg3_frob_aux_power(tp);
<a name="l02678"></a>02678 
<a name="l02679"></a>02679     <span class="comment">/* Workaround for unstable PLL clock */</span>
<a name="l02680"></a>02680     <span class="keywordflow">if</span> ((GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5750_AX) ||
<a name="l02681"></a>02681         (GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5750_BX)) {
<a name="l02682"></a>02682         u32 val = tr32(0x7d00);
<a name="l02683"></a>02683 
<a name="l02684"></a>02684         val &amp;= ~((1 &lt;&lt; 16) | (1 &lt;&lt; 4) | (1 &lt;&lt; 2) | (1 &lt;&lt; 1) | 1);
<a name="l02685"></a>02685         tw32(0x7d00, val);
<a name="l02686"></a>02686         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF)) {
<a name="l02687"></a>02687             <span class="keywordtype">int</span> err;
<a name="l02688"></a>02688 
<a name="l02689"></a>02689             err = tg3_nvram_lock(tp);
<a name="l02690"></a>02690             tg3_halt_cpu(tp, RX_CPU_BASE);
<a name="l02691"></a>02691             <span class="keywordflow">if</span> (!err)
<a name="l02692"></a>02692                 tg3_nvram_unlock(tp);
<a name="l02693"></a>02693         }
<a name="l02694"></a>02694     }
<a name="l02695"></a>02695 
<a name="l02696"></a>02696     tg3_write_sig_post_reset(tp, RESET_KIND_SHUTDOWN);
<a name="l02697"></a>02697 
<a name="l02698"></a>02698     <span class="keywordflow">if</span> (device_should_wake)
<a name="l02699"></a>02699         pci_enable_wake(tp-&gt;pdev, state, <span class="keyword">true</span>);
<a name="l02700"></a>02700 
<a name="l02701"></a>02701     <span class="comment">/* Finally, set the new power state. */</span>
<a name="l02702"></a>02702     pci_set_power_state(tp-&gt;pdev, state);
<a name="l02703"></a>02703 
<a name="l02704"></a>02704     <span class="keywordflow">return</span> 0;
<a name="l02705"></a>02705 }
<a name="l02706"></a>02706 
<a name="l02707"></a>02707 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_aux_stat_to_speed_duplex(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 val, u16 *speed, u8 *duplex)
<a name="l02708"></a>02708 {
<a name="l02709"></a>02709     <span class="keywordflow">switch</span> (val &amp; MII_TG3_AUX_STAT_SPDMASK) {
<a name="l02710"></a>02710     <span class="keywordflow">case</span> MII_TG3_AUX_STAT_10HALF:
<a name="l02711"></a>02711         *speed = SPEED_10;
<a name="l02712"></a>02712         *duplex = DUPLEX_HALF;
<a name="l02713"></a>02713         <span class="keywordflow">break</span>;
<a name="l02714"></a>02714 
<a name="l02715"></a>02715     <span class="keywordflow">case</span> MII_TG3_AUX_STAT_10FULL:
<a name="l02716"></a>02716         *speed = SPEED_10;
<a name="l02717"></a>02717         *duplex = DUPLEX_FULL;
<a name="l02718"></a>02718         <span class="keywordflow">break</span>;
<a name="l02719"></a>02719 
<a name="l02720"></a>02720     <span class="keywordflow">case</span> MII_TG3_AUX_STAT_100HALF:
<a name="l02721"></a>02721         *speed = SPEED_100;
<a name="l02722"></a>02722         *duplex = DUPLEX_HALF;
<a name="l02723"></a>02723         <span class="keywordflow">break</span>;
<a name="l02724"></a>02724 
<a name="l02725"></a>02725     <span class="keywordflow">case</span> MII_TG3_AUX_STAT_100FULL:
<a name="l02726"></a>02726         *speed = SPEED_100;
<a name="l02727"></a>02727         *duplex = DUPLEX_FULL;
<a name="l02728"></a>02728         <span class="keywordflow">break</span>;
<a name="l02729"></a>02729 
<a name="l02730"></a>02730     <span class="keywordflow">case</span> MII_TG3_AUX_STAT_1000HALF:
<a name="l02731"></a>02731         *speed = SPEED_1000;
<a name="l02732"></a>02732         *duplex = DUPLEX_HALF;
<a name="l02733"></a>02733         <span class="keywordflow">break</span>;
<a name="l02734"></a>02734 
<a name="l02735"></a>02735     <span class="keywordflow">case</span> MII_TG3_AUX_STAT_1000FULL:
<a name="l02736"></a>02736         *speed = SPEED_1000;
<a name="l02737"></a>02737         *duplex = DUPLEX_FULL;
<a name="l02738"></a>02738         <span class="keywordflow">break</span>;
<a name="l02739"></a>02739 
<a name="l02740"></a>02740     <span class="keywordflow">default</span>:
<a name="l02741"></a>02741         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_IS_FET) {
<a name="l02742"></a>02742             *speed = (val &amp; MII_TG3_AUX_STAT_100) ? SPEED_100 :
<a name="l02743"></a>02743                  SPEED_10;
<a name="l02744"></a>02744             *duplex = (val &amp; MII_TG3_AUX_STAT_FULL) ? DUPLEX_FULL :
<a name="l02745"></a>02745                   DUPLEX_HALF;
<a name="l02746"></a>02746             <span class="keywordflow">break</span>;
<a name="l02747"></a>02747         }
<a name="l02748"></a>02748         *speed = SPEED_INVALID;
<a name="l02749"></a>02749         *duplex = DUPLEX_INVALID;
<a name="l02750"></a>02750         <span class="keywordflow">break</span>;
<a name="l02751"></a>02751     }
<a name="l02752"></a>02752 }
<a name="l02753"></a>02753 
<a name="l02754"></a>02754 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_phy_copper_begin(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l02755"></a>02755 {
<a name="l02756"></a>02756     u32 new_adv;
<a name="l02757"></a>02757     <span class="keywordtype">int</span> i;
<a name="l02758"></a>02758 
<a name="l02759"></a>02759     <span class="keywordflow">if</span> (tp-&gt;link_config.phy_is_low_power) {
<a name="l02760"></a>02760         <span class="comment">/* Entering low power mode.  Disable gigabit and</span>
<a name="l02761"></a>02761 <span class="comment">         * 100baseT advertisements.</span>
<a name="l02762"></a>02762 <span class="comment">         */</span>
<a name="l02763"></a>02763         tg3_writephy(tp, MII_TG3_CTRL, 0);
<a name="l02764"></a>02764 
<a name="l02765"></a>02765         new_adv = (ADVERTISE_10HALF | ADVERTISE_10FULL |
<a name="l02766"></a>02766                ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP);
<a name="l02767"></a>02767         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_WOL_SPEED_100MB)
<a name="l02768"></a>02768             new_adv |= (ADVERTISE_100HALF | ADVERTISE_100FULL);
<a name="l02769"></a>02769 
<a name="l02770"></a>02770         tg3_writephy(tp, MII_ADVERTISE, new_adv);
<a name="l02771"></a>02771     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;link_config.speed == SPEED_INVALID) {
<a name="l02772"></a>02772         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_10_100_ONLY)
<a name="l02773"></a>02773             tp-&gt;link_config.advertising &amp;=
<a name="l02774"></a>02774                 ~(ADVERTISED_1000baseT_Half |
<a name="l02775"></a>02775                   ADVERTISED_1000baseT_Full);
<a name="l02776"></a>02776 
<a name="l02777"></a>02777         new_adv = ADVERTISE_CSMA;
<a name="l02778"></a>02778         <span class="keywordflow">if</span> (tp-&gt;link_config.advertising &amp; ADVERTISED_10baseT_Half)
<a name="l02779"></a>02779             new_adv |= ADVERTISE_10HALF;
<a name="l02780"></a>02780         <span class="keywordflow">if</span> (tp-&gt;link_config.advertising &amp; ADVERTISED_10baseT_Full)
<a name="l02781"></a>02781             new_adv |= ADVERTISE_10FULL;
<a name="l02782"></a>02782         <span class="keywordflow">if</span> (tp-&gt;link_config.advertising &amp; ADVERTISED_100baseT_Half)
<a name="l02783"></a>02783             new_adv |= ADVERTISE_100HALF;
<a name="l02784"></a>02784         <span class="keywordflow">if</span> (tp-&gt;link_config.advertising &amp; ADVERTISED_100baseT_Full)
<a name="l02785"></a>02785             new_adv |= ADVERTISE_100FULL;
<a name="l02786"></a>02786 
<a name="l02787"></a>02787         new_adv |= tg3_advert_flowctrl_1000T(tp-&gt;link_config.flowctrl);
<a name="l02788"></a>02788 
<a name="l02789"></a>02789         tg3_writephy(tp, MII_ADVERTISE, new_adv);
<a name="l02790"></a>02790 
<a name="l02791"></a>02791         <span class="keywordflow">if</span> (tp-&gt;link_config.advertising &amp;
<a name="l02792"></a>02792             (ADVERTISED_1000baseT_Half | ADVERTISED_1000baseT_Full)) {
<a name="l02793"></a>02793             new_adv = 0;
<a name="l02794"></a>02794             <span class="keywordflow">if</span> (tp-&gt;link_config.advertising &amp; ADVERTISED_1000baseT_Half)
<a name="l02795"></a>02795                 new_adv |= MII_TG3_CTRL_ADV_1000_HALF;
<a name="l02796"></a>02796             <span class="keywordflow">if</span> (tp-&gt;link_config.advertising &amp; ADVERTISED_1000baseT_Full)
<a name="l02797"></a>02797                 new_adv |= MII_TG3_CTRL_ADV_1000_FULL;
<a name="l02798"></a>02798             <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_10_100_ONLY) &amp;&amp;
<a name="l02799"></a>02799                 (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
<a name="l02800"></a>02800                  tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_B0))
<a name="l02801"></a>02801                 new_adv |= (MII_TG3_CTRL_AS_MASTER |
<a name="l02802"></a>02802                         MII_TG3_CTRL_ENABLE_AS_MASTER);
<a name="l02803"></a>02803             tg3_writephy(tp, MII_TG3_CTRL, new_adv);
<a name="l02804"></a>02804         } <span class="keywordflow">else</span> {
<a name="l02805"></a>02805             tg3_writephy(tp, MII_TG3_CTRL, 0);
<a name="l02806"></a>02806         }
<a name="l02807"></a>02807     } <span class="keywordflow">else</span> {
<a name="l02808"></a>02808         new_adv = tg3_advert_flowctrl_1000T(tp-&gt;link_config.flowctrl);
<a name="l02809"></a>02809         new_adv |= ADVERTISE_CSMA;
<a name="l02810"></a>02810 
<a name="l02811"></a>02811         <span class="comment">/* Asking for a specific link mode. */</span>
<a name="l02812"></a>02812         <span class="keywordflow">if</span> (tp-&gt;link_config.speed == SPEED_1000) {
<a name="l02813"></a>02813             tg3_writephy(tp, MII_ADVERTISE, new_adv);
<a name="l02814"></a>02814 
<a name="l02815"></a>02815             <span class="keywordflow">if</span> (tp-&gt;link_config.duplex == DUPLEX_FULL)
<a name="l02816"></a>02816                 new_adv = MII_TG3_CTRL_ADV_1000_FULL;
<a name="l02817"></a>02817             <span class="keywordflow">else</span>
<a name="l02818"></a>02818                 new_adv = MII_TG3_CTRL_ADV_1000_HALF;
<a name="l02819"></a>02819             <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
<a name="l02820"></a>02820                 tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_B0)
<a name="l02821"></a>02821                 new_adv |= (MII_TG3_CTRL_AS_MASTER |
<a name="l02822"></a>02822                         MII_TG3_CTRL_ENABLE_AS_MASTER);
<a name="l02823"></a>02823         } <span class="keywordflow">else</span> {
<a name="l02824"></a>02824             <span class="keywordflow">if</span> (tp-&gt;link_config.speed == SPEED_100) {
<a name="l02825"></a>02825                 <span class="keywordflow">if</span> (tp-&gt;link_config.duplex == DUPLEX_FULL)
<a name="l02826"></a>02826                     new_adv |= ADVERTISE_100FULL;
<a name="l02827"></a>02827                 <span class="keywordflow">else</span>
<a name="l02828"></a>02828                     new_adv |= ADVERTISE_100HALF;
<a name="l02829"></a>02829             } <span class="keywordflow">else</span> {
<a name="l02830"></a>02830                 <span class="keywordflow">if</span> (tp-&gt;link_config.duplex == DUPLEX_FULL)
<a name="l02831"></a>02831                     new_adv |= ADVERTISE_10FULL;
<a name="l02832"></a>02832                 <span class="keywordflow">else</span>
<a name="l02833"></a>02833                     new_adv |= ADVERTISE_10HALF;
<a name="l02834"></a>02834             }
<a name="l02835"></a>02835             tg3_writephy(tp, MII_ADVERTISE, new_adv);
<a name="l02836"></a>02836 
<a name="l02837"></a>02837             new_adv = 0;
<a name="l02838"></a>02838         }
<a name="l02839"></a>02839 
<a name="l02840"></a>02840         tg3_writephy(tp, MII_TG3_CTRL, new_adv);
<a name="l02841"></a>02841     }
<a name="l02842"></a>02842 
<a name="l02843"></a>02843     <span class="keywordflow">if</span> (tp-&gt;link_config.autoneg == AUTONEG_DISABLE &amp;&amp;
<a name="l02844"></a>02844         tp-&gt;link_config.speed != SPEED_INVALID) {
<a name="l02845"></a>02845         u32 bmcr, orig_bmcr;
<a name="l02846"></a>02846 
<a name="l02847"></a>02847         tp-&gt;link_config.active_speed = tp-&gt;link_config.speed;
<a name="l02848"></a>02848         tp-&gt;link_config.active_duplex = tp-&gt;link_config.duplex;
<a name="l02849"></a>02849 
<a name="l02850"></a>02850         bmcr = 0;
<a name="l02851"></a>02851         <span class="keywordflow">switch</span> (tp-&gt;link_config.speed) {
<a name="l02852"></a>02852         <span class="keywordflow">default</span>:
<a name="l02853"></a>02853         <span class="keywordflow">case</span> SPEED_10:
<a name="l02854"></a>02854             <span class="keywordflow">break</span>;
<a name="l02855"></a>02855 
<a name="l02856"></a>02856         <span class="keywordflow">case</span> SPEED_100:
<a name="l02857"></a>02857             bmcr |= BMCR_SPEED100;
<a name="l02858"></a>02858             <span class="keywordflow">break</span>;
<a name="l02859"></a>02859 
<a name="l02860"></a>02860         <span class="keywordflow">case</span> SPEED_1000:
<a name="l02861"></a>02861             bmcr |= TG3_BMCR_SPEED1000;
<a name="l02862"></a>02862             <span class="keywordflow">break</span>;
<a name="l02863"></a>02863         }
<a name="l02864"></a>02864 
<a name="l02865"></a>02865         <span class="keywordflow">if</span> (tp-&gt;link_config.duplex == DUPLEX_FULL)
<a name="l02866"></a>02866             bmcr |= BMCR_FULLDPLX;
<a name="l02867"></a>02867 
<a name="l02868"></a>02868         <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_BMCR, &amp;orig_bmcr) &amp;&amp;
<a name="l02869"></a>02869             (bmcr != orig_bmcr)) {
<a name="l02870"></a>02870             tg3_writephy(tp, MII_BMCR, BMCR_LOOPBACK);
<a name="l02871"></a>02871             <span class="keywordflow">for</span> (i = 0; i &lt; 1500; i++) {
<a name="l02872"></a>02872                 u32 tmp;
<a name="l02873"></a>02873 
<a name="l02874"></a>02874                 udelay(10);
<a name="l02875"></a>02875                 <span class="keywordflow">if</span> (tg3_readphy(tp, MII_BMSR, &amp;tmp) ||
<a name="l02876"></a>02876                     tg3_readphy(tp, MII_BMSR, &amp;tmp))
<a name="l02877"></a>02877                     <span class="keywordflow">continue</span>;
<a name="l02878"></a>02878                 <span class="keywordflow">if</span> (!(tmp &amp; BMSR_LSTATUS)) {
<a name="l02879"></a>02879                     udelay(40);
<a name="l02880"></a>02880                     <span class="keywordflow">break</span>;
<a name="l02881"></a>02881                 }
<a name="l02882"></a>02882             }
<a name="l02883"></a>02883             tg3_writephy(tp, MII_BMCR, bmcr);
<a name="l02884"></a>02884             udelay(40);
<a name="l02885"></a>02885         }
<a name="l02886"></a>02886     } <span class="keywordflow">else</span> {
<a name="l02887"></a>02887         tg3_writephy(tp, MII_BMCR,
<a name="l02888"></a>02888                  BMCR_ANENABLE | BMCR_ANRESTART);
<a name="l02889"></a>02889     }
<a name="l02890"></a>02890 }
<a name="l02891"></a>02891 
<a name="l02892"></a>02892 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_init_5401phy_dsp(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l02893"></a>02893 {
<a name="l02894"></a>02894     <span class="keywordtype">int</span> err;
<a name="l02895"></a>02895 
<a name="l02896"></a>02896     <span class="comment">/* Turn off tap power management. */</span>
<a name="l02897"></a>02897     <span class="comment">/* Set Extended packet length bit */</span>
<a name="l02898"></a>02898     err  = tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4c20);
<a name="l02899"></a>02899 
<a name="l02900"></a>02900     err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x0012);
<a name="l02901"></a>02901     err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x1804);
<a name="l02902"></a>02902 
<a name="l02903"></a>02903     err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x0013);
<a name="l02904"></a>02904     err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x1204);
<a name="l02905"></a>02905 
<a name="l02906"></a>02906     err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8006);
<a name="l02907"></a>02907     err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0132);
<a name="l02908"></a>02908 
<a name="l02909"></a>02909     err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8006);
<a name="l02910"></a>02910     err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0232);
<a name="l02911"></a>02911 
<a name="l02912"></a>02912     err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x201f);
<a name="l02913"></a>02913     err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0a20);
<a name="l02914"></a>02914 
<a name="l02915"></a>02915     udelay(40);
<a name="l02916"></a>02916 
<a name="l02917"></a>02917     <span class="keywordflow">return</span> err;
<a name="l02918"></a>02918 }
<a name="l02919"></a>02919 
<a name="l02920"></a>02920 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_copper_is_advertising_all(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 mask)
<a name="l02921"></a>02921 {
<a name="l02922"></a>02922     u32 adv_reg, all_mask = 0;
<a name="l02923"></a>02923 
<a name="l02924"></a>02924     <span class="keywordflow">if</span> (mask &amp; ADVERTISED_10baseT_Half)
<a name="l02925"></a>02925         all_mask |= ADVERTISE_10HALF;
<a name="l02926"></a>02926     <span class="keywordflow">if</span> (mask &amp; ADVERTISED_10baseT_Full)
<a name="l02927"></a>02927         all_mask |= ADVERTISE_10FULL;
<a name="l02928"></a>02928     <span class="keywordflow">if</span> (mask &amp; ADVERTISED_100baseT_Half)
<a name="l02929"></a>02929         all_mask |= ADVERTISE_100HALF;
<a name="l02930"></a>02930     <span class="keywordflow">if</span> (mask &amp; ADVERTISED_100baseT_Full)
<a name="l02931"></a>02931         all_mask |= ADVERTISE_100FULL;
<a name="l02932"></a>02932 
<a name="l02933"></a>02933     <span class="keywordflow">if</span> (tg3_readphy(tp, MII_ADVERTISE, &amp;adv_reg))
<a name="l02934"></a>02934         <span class="keywordflow">return</span> 0;
<a name="l02935"></a>02935 
<a name="l02936"></a>02936     <span class="keywordflow">if</span> ((adv_reg &amp; all_mask) != all_mask)
<a name="l02937"></a>02937         <span class="keywordflow">return</span> 0;
<a name="l02938"></a>02938     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_10_100_ONLY)) {
<a name="l02939"></a>02939         u32 tg3_ctrl;
<a name="l02940"></a>02940 
<a name="l02941"></a>02941         all_mask = 0;
<a name="l02942"></a>02942         <span class="keywordflow">if</span> (mask &amp; ADVERTISED_1000baseT_Half)
<a name="l02943"></a>02943             all_mask |= ADVERTISE_1000HALF;
<a name="l02944"></a>02944         <span class="keywordflow">if</span> (mask &amp; ADVERTISED_1000baseT_Full)
<a name="l02945"></a>02945             all_mask |= ADVERTISE_1000FULL;
<a name="l02946"></a>02946 
<a name="l02947"></a>02947         <span class="keywordflow">if</span> (tg3_readphy(tp, MII_TG3_CTRL, &amp;tg3_ctrl))
<a name="l02948"></a>02948             <span class="keywordflow">return</span> 0;
<a name="l02949"></a>02949 
<a name="l02950"></a>02950         <span class="keywordflow">if</span> ((tg3_ctrl &amp; all_mask) != all_mask)
<a name="l02951"></a>02951             <span class="keywordflow">return</span> 0;
<a name="l02952"></a>02952     }
<a name="l02953"></a>02953     <span class="keywordflow">return</span> 1;
<a name="l02954"></a>02954 }
<a name="l02955"></a>02955 
<a name="l02956"></a>02956 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_adv_1000T_flowctrl_ok(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 *lcladv, u32 *rmtadv)
<a name="l02957"></a>02957 {
<a name="l02958"></a>02958     u32 curadv, reqadv;
<a name="l02959"></a>02959 
<a name="l02960"></a>02960     <span class="keywordflow">if</span> (tg3_readphy(tp, MII_ADVERTISE, lcladv))
<a name="l02961"></a>02961         <span class="keywordflow">return</span> 1;
<a name="l02962"></a>02962 
<a name="l02963"></a>02963     curadv = *lcladv &amp; (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
<a name="l02964"></a>02964     reqadv = tg3_advert_flowctrl_1000T(tp-&gt;link_config.flowctrl);
<a name="l02965"></a>02965 
<a name="l02966"></a>02966     <span class="keywordflow">if</span> (tp-&gt;link_config.active_duplex == DUPLEX_FULL) {
<a name="l02967"></a>02967         <span class="keywordflow">if</span> (curadv != reqadv)
<a name="l02968"></a>02968             <span class="keywordflow">return</span> 0;
<a name="l02969"></a>02969 
<a name="l02970"></a>02970         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_PAUSE_AUTONEG)
<a name="l02971"></a>02971             tg3_readphy(tp, MII_LPA, rmtadv);
<a name="l02972"></a>02972     } <span class="keywordflow">else</span> {
<a name="l02973"></a>02973         <span class="comment">/* Reprogram the advertisement register, even if it</span>
<a name="l02974"></a>02974 <span class="comment">         * does not affect the current link.  If the link</span>
<a name="l02975"></a>02975 <span class="comment">         * gets renegotiated in the future, we can save an</span>
<a name="l02976"></a>02976 <span class="comment">         * additional renegotiation cycle by advertising</span>
<a name="l02977"></a>02977 <span class="comment">         * it correctly in the first place.</span>
<a name="l02978"></a>02978 <span class="comment">         */</span>
<a name="l02979"></a>02979         <span class="keywordflow">if</span> (curadv != reqadv) {
<a name="l02980"></a>02980             *lcladv &amp;= ~(ADVERTISE_PAUSE_CAP |
<a name="l02981"></a>02981                      ADVERTISE_PAUSE_ASYM);
<a name="l02982"></a>02982             tg3_writephy(tp, MII_ADVERTISE, *lcladv | reqadv);
<a name="l02983"></a>02983         }
<a name="l02984"></a>02984     }
<a name="l02985"></a>02985 
<a name="l02986"></a>02986     <span class="keywordflow">return</span> 1;
<a name="l02987"></a>02987 }
<a name="l02988"></a>02988 
<a name="l02989"></a>02989 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_setup_copper_phy(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> force_reset)
<a name="l02990"></a>02990 {
<a name="l02991"></a>02991     <span class="keywordtype">int</span> current_link_up;
<a name="l02992"></a>02992     u32 bmsr, dummy;
<a name="l02993"></a>02993     u32 lcl_adv, rmt_adv;
<a name="l02994"></a>02994     u16 current_speed;
<a name="l02995"></a>02995     u8 current_duplex;
<a name="l02996"></a>02996     <span class="keywordtype">int</span> i, err;
<a name="l02997"></a>02997 
<a name="l02998"></a>02998     tw32(MAC_EVENT, 0);
<a name="l02999"></a>02999 
<a name="l03000"></a>03000     tw32_f(MAC_STATUS,
<a name="l03001"></a>03001          (MAC_STATUS_SYNC_CHANGED |
<a name="l03002"></a>03002           MAC_STATUS_CFG_CHANGED |
<a name="l03003"></a>03003           MAC_STATUS_MI_COMPLETION |
<a name="l03004"></a>03004           MAC_STATUS_LNKSTATE_CHANGED));
<a name="l03005"></a>03005     udelay(40);
<a name="l03006"></a>03006 
<a name="l03007"></a>03007     <span class="keywordflow">if</span> ((tp-&gt;mi_mode &amp; MAC_MI_MODE_AUTO_POLL) != 0) {
<a name="l03008"></a>03008         tw32_f(MAC_MI_MODE,
<a name="l03009"></a>03009              (tp-&gt;mi_mode &amp; ~MAC_MI_MODE_AUTO_POLL));
<a name="l03010"></a>03010         udelay(80);
<a name="l03011"></a>03011     }
<a name="l03012"></a>03012 
<a name="l03013"></a>03013     tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x02);
<a name="l03014"></a>03014 
<a name="l03015"></a>03015     <span class="comment">/* Some third-party PHYs need to be reset on link going</span>
<a name="l03016"></a>03016 <span class="comment">     * down.</span>
<a name="l03017"></a>03017 <span class="comment">     */</span>
<a name="l03018"></a>03018     <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5703 ||
<a name="l03019"></a>03019          GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704 ||
<a name="l03020"></a>03020          GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705) &amp;&amp;
<a name="l03021"></a>03021         netif_carrier_ok(tp-&gt;dev)) {
<a name="l03022"></a>03022         tg3_readphy(tp, MII_BMSR, &amp;bmsr);
<a name="l03023"></a>03023         <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_BMSR, &amp;bmsr) &amp;&amp;
<a name="l03024"></a>03024             !(bmsr &amp; BMSR_LSTATUS))
<a name="l03025"></a>03025             force_reset = 1;
<a name="l03026"></a>03026     }
<a name="l03027"></a>03027     <span class="keywordflow">if</span> (force_reset)
<a name="l03028"></a>03028         tg3_phy_reset(tp);
<a name="l03029"></a>03029 
<a name="l03030"></a>03030     <span class="keywordflow">if</span> ((tp-&gt;phy_id &amp; PHY_ID_MASK) == PHY_ID_BCM5401) {
<a name="l03031"></a>03031         tg3_readphy(tp, MII_BMSR, &amp;bmsr);
<a name="l03032"></a>03032         <span class="keywordflow">if</span> (tg3_readphy(tp, MII_BMSR, &amp;bmsr) ||
<a name="l03033"></a>03033             !(tp-&gt;tg3_flags &amp; TG3_FLAG_INIT_COMPLETE))
<a name="l03034"></a>03034             bmsr = 0;
<a name="l03035"></a>03035 
<a name="l03036"></a>03036         <span class="keywordflow">if</span> (!(bmsr &amp; BMSR_LSTATUS)) {
<a name="l03037"></a>03037             err = tg3_init_5401phy_dsp(tp);
<a name="l03038"></a>03038             <span class="keywordflow">if</span> (err)
<a name="l03039"></a>03039                 <span class="keywordflow">return</span> err;
<a name="l03040"></a>03040 
<a name="l03041"></a>03041             tg3_readphy(tp, MII_BMSR, &amp;bmsr);
<a name="l03042"></a>03042             <span class="keywordflow">for</span> (i = 0; i &lt; 1000; i++) {
<a name="l03043"></a>03043                 udelay(10);
<a name="l03044"></a>03044                 <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_BMSR, &amp;bmsr) &amp;&amp;
<a name="l03045"></a>03045                     (bmsr &amp; BMSR_LSTATUS)) {
<a name="l03046"></a>03046                     udelay(40);
<a name="l03047"></a>03047                     <span class="keywordflow">break</span>;
<a name="l03048"></a>03048                 }
<a name="l03049"></a>03049             }
<a name="l03050"></a>03050 
<a name="l03051"></a>03051             <span class="keywordflow">if</span> ((tp-&gt;phy_id &amp; PHY_ID_REV_MASK) == PHY_REV_BCM5401_B0 &amp;&amp;
<a name="l03052"></a>03052                 !(bmsr &amp; BMSR_LSTATUS) &amp;&amp;
<a name="l03053"></a>03053                 tp-&gt;link_config.active_speed == SPEED_1000) {
<a name="l03054"></a>03054                 err = tg3_phy_reset(tp);
<a name="l03055"></a>03055                 <span class="keywordflow">if</span> (!err)
<a name="l03056"></a>03056                     err = tg3_init_5401phy_dsp(tp);
<a name="l03057"></a>03057                 <span class="keywordflow">if</span> (err)
<a name="l03058"></a>03058                     <span class="keywordflow">return</span> err;
<a name="l03059"></a>03059             }
<a name="l03060"></a>03060         }
<a name="l03061"></a>03061     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
<a name="l03062"></a>03062            tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_B0) {
<a name="l03063"></a>03063         <span class="comment">/* 5701 {A0,B0} CRC bug workaround */</span>
<a name="l03064"></a>03064         tg3_writephy(tp, 0x15, 0x0a75);
<a name="l03065"></a>03065         tg3_writephy(tp, 0x1c, 0x8c68);
<a name="l03066"></a>03066         tg3_writephy(tp, 0x1c, 0x8d68);
<a name="l03067"></a>03067         tg3_writephy(tp, 0x1c, 0x8c68);
<a name="l03068"></a>03068     }
<a name="l03069"></a>03069 
<a name="l03070"></a>03070     <span class="comment">/* Clear pending interrupts... */</span>
<a name="l03071"></a>03071     tg3_readphy(tp, MII_TG3_ISTAT, &amp;dummy);
<a name="l03072"></a>03072     tg3_readphy(tp, MII_TG3_ISTAT, &amp;dummy);
<a name="l03073"></a>03073 
<a name="l03074"></a>03074     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_USE_MI_INTERRUPT)
<a name="l03075"></a>03075         tg3_writephy(tp, MII_TG3_IMASK, ~MII_TG3_INT_LINKCHG);
<a name="l03076"></a>03076     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_IS_FET))
<a name="l03077"></a>03077         tg3_writephy(tp, MII_TG3_IMASK, ~0);
<a name="l03078"></a>03078 
<a name="l03079"></a>03079     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 ||
<a name="l03080"></a>03080         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701) {
<a name="l03081"></a>03081         <span class="keywordflow">if</span> (tp-&gt;led_ctrl == LED_CTRL_MODE_PHY_1)
<a name="l03082"></a>03082             tg3_writephy(tp, MII_TG3_EXT_CTRL,
<a name="l03083"></a>03083                      MII_TG3_EXT_CTRL_LNK3_LED_MODE);
<a name="l03084"></a>03084         <span class="keywordflow">else</span>
<a name="l03085"></a>03085             tg3_writephy(tp, MII_TG3_EXT_CTRL, 0);
<a name="l03086"></a>03086     }
<a name="l03087"></a>03087 
<a name="l03088"></a>03088     current_link_up = 0;
<a name="l03089"></a>03089     current_speed = SPEED_INVALID;
<a name="l03090"></a>03090     current_duplex = DUPLEX_INVALID;
<a name="l03091"></a>03091 
<a name="l03092"></a>03092     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_CAPACITIVE_COUPLING) {
<a name="l03093"></a>03093         u32 val;
<a name="l03094"></a>03094 
<a name="l03095"></a>03095         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4007);
<a name="l03096"></a>03096         tg3_readphy(tp, MII_TG3_AUX_CTRL, &amp;val);
<a name="l03097"></a>03097         <span class="keywordflow">if</span> (!(val &amp; (1 &lt;&lt; 10))) {
<a name="l03098"></a>03098             val |= (1 &lt;&lt; 10);
<a name="l03099"></a>03099             tg3_writephy(tp, MII_TG3_AUX_CTRL, val);
<a name="l03100"></a>03100             <span class="keywordflow">goto</span> relink;
<a name="l03101"></a>03101         }
<a name="l03102"></a>03102     }
<a name="l03103"></a>03103 
<a name="l03104"></a>03104     bmsr = 0;
<a name="l03105"></a>03105     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l03106"></a>03106         tg3_readphy(tp, MII_BMSR, &amp;bmsr);
<a name="l03107"></a>03107         <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_BMSR, &amp;bmsr) &amp;&amp;
<a name="l03108"></a>03108             (bmsr &amp; BMSR_LSTATUS))
<a name="l03109"></a>03109             <span class="keywordflow">break</span>;
<a name="l03110"></a>03110         udelay(40);
<a name="l03111"></a>03111     }
<a name="l03112"></a>03112 
<a name="l03113"></a>03113     <span class="keywordflow">if</span> (bmsr &amp; BMSR_LSTATUS) {
<a name="l03114"></a>03114         u32 aux_stat, bmcr;
<a name="l03115"></a>03115 
<a name="l03116"></a>03116         tg3_readphy(tp, MII_TG3_AUX_STAT, &amp;aux_stat);
<a name="l03117"></a>03117         <span class="keywordflow">for</span> (i = 0; i &lt; 2000; i++) {
<a name="l03118"></a>03118             udelay(10);
<a name="l03119"></a>03119             <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_TG3_AUX_STAT, &amp;aux_stat) &amp;&amp;
<a name="l03120"></a>03120                 aux_stat)
<a name="l03121"></a>03121                 <span class="keywordflow">break</span>;
<a name="l03122"></a>03122         }
<a name="l03123"></a>03123 
<a name="l03124"></a>03124         tg3_aux_stat_to_speed_duplex(tp, aux_stat,
<a name="l03125"></a>03125                          &amp;current_speed,
<a name="l03126"></a>03126                          &amp;current_duplex);
<a name="l03127"></a>03127 
<a name="l03128"></a>03128         bmcr = 0;
<a name="l03129"></a>03129         <span class="keywordflow">for</span> (i = 0; i &lt; 200; i++) {
<a name="l03130"></a>03130             tg3_readphy(tp, MII_BMCR, &amp;bmcr);
<a name="l03131"></a>03131             <span class="keywordflow">if</span> (tg3_readphy(tp, MII_BMCR, &amp;bmcr))
<a name="l03132"></a>03132                 <span class="keywordflow">continue</span>;
<a name="l03133"></a>03133             <span class="keywordflow">if</span> (bmcr &amp;&amp; bmcr != 0x7fff)
<a name="l03134"></a>03134                 <span class="keywordflow">break</span>;
<a name="l03135"></a>03135             udelay(10);
<a name="l03136"></a>03136         }
<a name="l03137"></a>03137 
<a name="l03138"></a>03138         lcl_adv = 0;
<a name="l03139"></a>03139         rmt_adv = 0;
<a name="l03140"></a>03140 
<a name="l03141"></a>03141         tp-&gt;link_config.active_speed = current_speed;
<a name="l03142"></a>03142         tp-&gt;link_config.active_duplex = current_duplex;
<a name="l03143"></a>03143 
<a name="l03144"></a>03144         <span class="keywordflow">if</span> (tp-&gt;link_config.autoneg == AUTONEG_ENABLE) {
<a name="l03145"></a>03145             <span class="keywordflow">if</span> ((bmcr &amp; BMCR_ANENABLE) &amp;&amp;
<a name="l03146"></a>03146                 tg3_copper_is_advertising_all(tp,
<a name="l03147"></a>03147                         tp-&gt;link_config.advertising)) {
<a name="l03148"></a>03148                 <span class="keywordflow">if</span> (tg3_adv_1000T_flowctrl_ok(tp, &amp;lcl_adv,
<a name="l03149"></a>03149                                   &amp;rmt_adv))
<a name="l03150"></a>03150                     current_link_up = 1;
<a name="l03151"></a>03151             }
<a name="l03152"></a>03152         } <span class="keywordflow">else</span> {
<a name="l03153"></a>03153             <span class="keywordflow">if</span> (!(bmcr &amp; BMCR_ANENABLE) &amp;&amp;
<a name="l03154"></a>03154                 tp-&gt;link_config.speed == current_speed &amp;&amp;
<a name="l03155"></a>03155                 tp-&gt;link_config.duplex == current_duplex &amp;&amp;
<a name="l03156"></a>03156                 tp-&gt;link_config.flowctrl ==
<a name="l03157"></a>03157                 tp-&gt;link_config.active_flowctrl) {
<a name="l03158"></a>03158                 current_link_up = 1;
<a name="l03159"></a>03159             }
<a name="l03160"></a>03160         }
<a name="l03161"></a>03161 
<a name="l03162"></a>03162         <span class="keywordflow">if</span> (current_link_up == 1 &amp;&amp;
<a name="l03163"></a>03163             tp-&gt;link_config.active_duplex == DUPLEX_FULL)
<a name="l03164"></a>03164             tg3_setup_flow_control(tp, lcl_adv, rmt_adv);
<a name="l03165"></a>03165     }
<a name="l03166"></a>03166 
<a name="l03167"></a>03167 relink:
<a name="l03168"></a>03168     <span class="keywordflow">if</span> (current_link_up == 0 || tp-&gt;link_config.phy_is_low_power) {
<a name="l03169"></a>03169         u32 tmp;
<a name="l03170"></a>03170 
<a name="l03171"></a>03171         tg3_phy_copper_begin(tp);
<a name="l03172"></a>03172 
<a name="l03173"></a>03173         tg3_readphy(tp, MII_BMSR, &amp;tmp);
<a name="l03174"></a>03174         <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_BMSR, &amp;tmp) &amp;&amp;
<a name="l03175"></a>03175             (tmp &amp; BMSR_LSTATUS))
<a name="l03176"></a>03176             current_link_up = 1;
<a name="l03177"></a>03177     }
<a name="l03178"></a>03178 
<a name="l03179"></a>03179     tp-&gt;mac_mode &amp;= ~MAC_MODE_PORT_MODE_MASK;
<a name="l03180"></a>03180     <span class="keywordflow">if</span> (current_link_up == 1) {
<a name="l03181"></a>03181         <span class="keywordflow">if</span> (tp-&gt;link_config.active_speed == SPEED_100 ||
<a name="l03182"></a>03182             tp-&gt;link_config.active_speed == SPEED_10)
<a name="l03183"></a>03183             tp-&gt;mac_mode |= MAC_MODE_PORT_MODE_MII;
<a name="l03184"></a>03184         <span class="keywordflow">else</span>
<a name="l03185"></a>03185             tp-&gt;mac_mode |= MAC_MODE_PORT_MODE_GMII;
<a name="l03186"></a>03186     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_IS_FET)
<a name="l03187"></a>03187         tp-&gt;mac_mode |= MAC_MODE_PORT_MODE_MII;
<a name="l03188"></a>03188     <span class="keywordflow">else</span>
<a name="l03189"></a>03189         tp-&gt;mac_mode |= MAC_MODE_PORT_MODE_GMII;
<a name="l03190"></a>03190 
<a name="l03191"></a>03191     tp-&gt;mac_mode &amp;= ~MAC_MODE_HALF_DUPLEX;
<a name="l03192"></a>03192     <span class="keywordflow">if</span> (tp-&gt;link_config.active_duplex == DUPLEX_HALF)
<a name="l03193"></a>03193         tp-&gt;mac_mode |= MAC_MODE_HALF_DUPLEX;
<a name="l03194"></a>03194 
<a name="l03195"></a>03195     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700) {
<a name="l03196"></a>03196         <span class="keywordflow">if</span> (current_link_up == 1 &amp;&amp;
<a name="l03197"></a>03197             tg3_5700_link_polarity(tp, tp-&gt;link_config.active_speed))
<a name="l03198"></a>03198             tp-&gt;mac_mode |= MAC_MODE_LINK_POLARITY;
<a name="l03199"></a>03199         <span class="keywordflow">else</span>
<a name="l03200"></a>03200             tp-&gt;mac_mode &amp;= ~MAC_MODE_LINK_POLARITY;
<a name="l03201"></a>03201     }
<a name="l03202"></a>03202 
<a name="l03203"></a>03203     <span class="comment">/* ??? Without this setting Netgear GA302T PHY does not</span>
<a name="l03204"></a>03204 <span class="comment">     * ??? send/receive packets...</span>
<a name="l03205"></a>03205 <span class="comment">     */</span>
<a name="l03206"></a>03206     <span class="keywordflow">if</span> ((tp-&gt;phy_id &amp; PHY_ID_MASK) == PHY_ID_BCM5411 &amp;&amp;
<a name="l03207"></a>03207         tp-&gt;pci_chip_rev_id == CHIPREV_ID_5700_ALTIMA) {
<a name="l03208"></a>03208         tp-&gt;mi_mode |= MAC_MI_MODE_AUTO_POLL;
<a name="l03209"></a>03209         tw32_f(MAC_MI_MODE, tp-&gt;mi_mode);
<a name="l03210"></a>03210         udelay(80);
<a name="l03211"></a>03211     }
<a name="l03212"></a>03212 
<a name="l03213"></a>03213     tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l03214"></a>03214     udelay(40);
<a name="l03215"></a>03215 
<a name="l03216"></a>03216     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_USE_LINKCHG_REG) {
<a name="l03217"></a>03217         <span class="comment">/* Polled via timer. */</span>
<a name="l03218"></a>03218         tw32_f(MAC_EVENT, 0);
<a name="l03219"></a>03219     } <span class="keywordflow">else</span> {
<a name="l03220"></a>03220         tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
<a name="l03221"></a>03221     }
<a name="l03222"></a>03222     udelay(40);
<a name="l03223"></a>03223 
<a name="l03224"></a>03224     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 &amp;&amp;
<a name="l03225"></a>03225         current_link_up == 1 &amp;&amp;
<a name="l03226"></a>03226         tp-&gt;link_config.active_speed == SPEED_1000 &amp;&amp;
<a name="l03227"></a>03227         ((tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_MODE) ||
<a name="l03228"></a>03228          (tp-&gt;tg3_flags &amp; TG3_FLAG_PCI_HIGH_SPEED))) {
<a name="l03229"></a>03229         udelay(120);
<a name="l03230"></a>03230         tw32_f(MAC_STATUS,
<a name="l03231"></a>03231              (MAC_STATUS_SYNC_CHANGED |
<a name="l03232"></a>03232               MAC_STATUS_CFG_CHANGED));
<a name="l03233"></a>03233         udelay(40);
<a name="l03234"></a>03234         tg3_write_mem(tp,
<a name="l03235"></a>03235                   NIC_SRAM_FIRMWARE_MBOX,
<a name="l03236"></a>03236                   NIC_SRAM_FIRMWARE_MBOX_MAGIC2);
<a name="l03237"></a>03237     }
<a name="l03238"></a>03238 
<a name="l03239"></a>03239     <span class="comment">/* Prevent send BD corruption. */</span>
<a name="l03240"></a>03240     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_CLKREQ_BUG) {
<a name="l03241"></a>03241         u16 oldlnkctl, newlnkctl;
<a name="l03242"></a>03242 
<a name="l03243"></a>03243         pci_read_config_word(tp-&gt;pdev,
<a name="l03244"></a>03244                      tp-&gt;pcie_cap + PCI_EXP_LNKCTL,
<a name="l03245"></a>03245                      &amp;oldlnkctl);
<a name="l03246"></a>03246         <span class="keywordflow">if</span> (tp-&gt;link_config.active_speed == SPEED_100 ||
<a name="l03247"></a>03247             tp-&gt;link_config.active_speed == SPEED_10)
<a name="l03248"></a>03248             newlnkctl = oldlnkctl &amp; ~PCI_EXP_LNKCTL_CLKREQ_EN;
<a name="l03249"></a>03249         <span class="keywordflow">else</span>
<a name="l03250"></a>03250             newlnkctl = oldlnkctl | PCI_EXP_LNKCTL_CLKREQ_EN;
<a name="l03251"></a>03251         <span class="keywordflow">if</span> (newlnkctl != oldlnkctl)
<a name="l03252"></a>03252             pci_write_config_word(tp-&gt;pdev,
<a name="l03253"></a>03253                           tp-&gt;pcie_cap + PCI_EXP_LNKCTL,
<a name="l03254"></a>03254                           newlnkctl);
<a name="l03255"></a>03255     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_TOGGLE_10_100_L1PLLPD) {
<a name="l03256"></a>03256         u32 newreg, oldreg = tr32(TG3_PCIE_LNKCTL);
<a name="l03257"></a>03257         <span class="keywordflow">if</span> (tp-&gt;link_config.active_speed == SPEED_100 ||
<a name="l03258"></a>03258             tp-&gt;link_config.active_speed == SPEED_10)
<a name="l03259"></a>03259             newreg = oldreg &amp; ~TG3_PCIE_LNKCTL_L1_PLL_PD_EN;
<a name="l03260"></a>03260         <span class="keywordflow">else</span>
<a name="l03261"></a>03261             newreg = oldreg | TG3_PCIE_LNKCTL_L1_PLL_PD_EN;
<a name="l03262"></a>03262         <span class="keywordflow">if</span> (newreg != oldreg)
<a name="l03263"></a>03263             tw32(TG3_PCIE_LNKCTL, newreg);
<a name="l03264"></a>03264     }
<a name="l03265"></a>03265 
<a name="l03266"></a>03266     <span class="keywordflow">if</span> (current_link_up != netif_carrier_ok(tp-&gt;dev)) {
<a name="l03267"></a>03267         <span class="keywordflow">if</span> (current_link_up)
<a name="l03268"></a>03268             netif_carrier_on(tp-&gt;dev);
<a name="l03269"></a>03269         <span class="keywordflow">else</span>
<a name="l03270"></a>03270             netif_carrier_off(tp-&gt;dev);
<a name="l03271"></a>03271         tg3_link_report(tp);
<a name="l03272"></a>03272     }
<a name="l03273"></a>03273 
<a name="l03274"></a>03274     <span class="keywordflow">return</span> 0;
<a name="l03275"></a>03275 }
<a name="l03276"></a>03276 
<a name="l03277"></a><a class="code" href="structtg3__fiber__aneginfo.html">03277</a> <span class="keyword">struct </span><a class="code" href="structtg3__fiber__aneginfo.html">tg3_fiber_aneginfo</a> {
<a name="l03278"></a>03278     <span class="keywordtype">int</span> state;
<a name="l03279"></a>03279 <span class="preprocessor">#define ANEG_STATE_UNKNOWN      0</span>
<a name="l03280"></a>03280 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_AN_ENABLE        1</span>
<a name="l03281"></a>03281 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_RESTART_INIT     2</span>
<a name="l03282"></a>03282 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_RESTART      3</span>
<a name="l03283"></a>03283 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_DISABLE_LINK_OK  4</span>
<a name="l03284"></a>03284 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_ABILITY_DETECT_INIT  5</span>
<a name="l03285"></a>03285 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_ABILITY_DETECT   6</span>
<a name="l03286"></a>03286 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_ACK_DETECT_INIT  7</span>
<a name="l03287"></a>03287 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_ACK_DETECT       8</span>
<a name="l03288"></a>03288 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_COMPLETE_ACK_INIT    9</span>
<a name="l03289"></a>03289 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_COMPLETE_ACK     10</span>
<a name="l03290"></a>03290 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_IDLE_DETECT_INIT 11</span>
<a name="l03291"></a>03291 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_IDLE_DETECT      12</span>
<a name="l03292"></a>03292 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_LINK_OK      13</span>
<a name="l03293"></a>03293 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_NEXT_PAGE_WAIT_INIT  14</span>
<a name="l03294"></a>03294 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_STATE_NEXT_PAGE_WAIT   15</span>
<a name="l03295"></a>03295 <span class="preprocessor"></span>
<a name="l03296"></a>03296     u32 flags;
<a name="l03297"></a>03297 <span class="preprocessor">#define MR_AN_ENABLE        0x00000001</span>
<a name="l03298"></a>03298 <span class="preprocessor"></span><span class="preprocessor">#define MR_RESTART_AN       0x00000002</span>
<a name="l03299"></a>03299 <span class="preprocessor"></span><span class="preprocessor">#define MR_AN_COMPLETE      0x00000004</span>
<a name="l03300"></a>03300 <span class="preprocessor"></span><span class="preprocessor">#define MR_PAGE_RX      0x00000008</span>
<a name="l03301"></a>03301 <span class="preprocessor"></span><span class="preprocessor">#define MR_NP_LOADED        0x00000010</span>
<a name="l03302"></a>03302 <span class="preprocessor"></span><span class="preprocessor">#define MR_TOGGLE_TX        0x00000020</span>
<a name="l03303"></a>03303 <span class="preprocessor"></span><span class="preprocessor">#define MR_LP_ADV_FULL_DUPLEX   0x00000040</span>
<a name="l03304"></a>03304 <span class="preprocessor"></span><span class="preprocessor">#define MR_LP_ADV_HALF_DUPLEX   0x00000080</span>
<a name="l03305"></a>03305 <span class="preprocessor"></span><span class="preprocessor">#define MR_LP_ADV_SYM_PAUSE 0x00000100</span>
<a name="l03306"></a>03306 <span class="preprocessor"></span><span class="preprocessor">#define MR_LP_ADV_ASYM_PAUSE    0x00000200</span>
<a name="l03307"></a>03307 <span class="preprocessor"></span><span class="preprocessor">#define MR_LP_ADV_REMOTE_FAULT1 0x00000400</span>
<a name="l03308"></a>03308 <span class="preprocessor"></span><span class="preprocessor">#define MR_LP_ADV_REMOTE_FAULT2 0x00000800</span>
<a name="l03309"></a>03309 <span class="preprocessor"></span><span class="preprocessor">#define MR_LP_ADV_NEXT_PAGE 0x00001000</span>
<a name="l03310"></a>03310 <span class="preprocessor"></span><span class="preprocessor">#define MR_TOGGLE_RX        0x00002000</span>
<a name="l03311"></a>03311 <span class="preprocessor"></span><span class="preprocessor">#define MR_NP_RX        0x00004000</span>
<a name="l03312"></a>03312 <span class="preprocessor"></span>
<a name="l03313"></a>03313 <span class="preprocessor">#define MR_LINK_OK      0x80000000</span>
<a name="l03314"></a>03314 <span class="preprocessor"></span>
<a name="l03315"></a>03315     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> link_time, cur_time;
<a name="l03316"></a>03316 
<a name="l03317"></a>03317     u32 ability_match_cfg;
<a name="l03318"></a>03318     <span class="keywordtype">int</span> ability_match_count;
<a name="l03319"></a>03319 
<a name="l03320"></a>03320     <span class="keywordtype">char</span> ability_match, idle_match, ack_match;
<a name="l03321"></a>03321 
<a name="l03322"></a>03322     u32 txconfig, rxconfig;
<a name="l03323"></a>03323 <span class="preprocessor">#define ANEG_CFG_NP     0x00000080</span>
<a name="l03324"></a>03324 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_CFG_ACK        0x00000040</span>
<a name="l03325"></a>03325 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_CFG_RF2        0x00000020</span>
<a name="l03326"></a>03326 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_CFG_RF1        0x00000010</span>
<a name="l03327"></a>03327 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_CFG_PS2        0x00000001</span>
<a name="l03328"></a>03328 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_CFG_PS1        0x00008000</span>
<a name="l03329"></a>03329 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_CFG_HD     0x00004000</span>
<a name="l03330"></a>03330 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_CFG_FD     0x00002000</span>
<a name="l03331"></a>03331 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_CFG_INVAL      0x00001f06</span>
<a name="l03332"></a>03332 <span class="preprocessor"></span>
<a name="l03333"></a>03333 };
<a name="l03334"></a>03334 <span class="preprocessor">#define ANEG_OK     0</span>
<a name="l03335"></a>03335 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_DONE   1</span>
<a name="l03336"></a>03336 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_TIMER_ENAB 2</span>
<a name="l03337"></a>03337 <span class="preprocessor"></span><span class="preprocessor">#define ANEG_FAILED -1</span>
<a name="l03338"></a>03338 <span class="preprocessor"></span>
<a name="l03339"></a>03339 <span class="preprocessor">#define ANEG_STATE_SETTLE_TIME  10000</span>
<a name="l03340"></a>03340 <span class="preprocessor"></span>
<a name="l03341"></a>03341 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_fiber_aneg_smachine(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp,
<a name="l03342"></a>03342                    <span class="keyword">struct</span> <a class="code" href="structtg3__fiber__aneginfo.html">tg3_fiber_aneginfo</a> *ap)
<a name="l03343"></a>03343 {
<a name="l03344"></a>03344     u16 flowctrl;
<a name="l03345"></a>03345     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> delta;
<a name="l03346"></a>03346     u32 rx_cfg_reg;
<a name="l03347"></a>03347     <span class="keywordtype">int</span> ret;
<a name="l03348"></a>03348 
<a name="l03349"></a>03349     <span class="keywordflow">if</span> (ap-&gt;state == ANEG_STATE_UNKNOWN) {
<a name="l03350"></a>03350         ap-&gt;rxconfig = 0;
<a name="l03351"></a>03351         ap-&gt;link_time = 0;
<a name="l03352"></a>03352         ap-&gt;cur_time = 0;
<a name="l03353"></a>03353         ap-&gt;ability_match_cfg = 0;
<a name="l03354"></a>03354         ap-&gt;ability_match_count = 0;
<a name="l03355"></a>03355         ap-&gt;ability_match = 0;
<a name="l03356"></a>03356         ap-&gt;idle_match = 0;
<a name="l03357"></a>03357         ap-&gt;ack_match = 0;
<a name="l03358"></a>03358     }
<a name="l03359"></a>03359     ap-&gt;cur_time++;
<a name="l03360"></a>03360 
<a name="l03361"></a>03361     <span class="keywordflow">if</span> (tr32(MAC_STATUS) &amp; MAC_STATUS_RCVD_CFG) {
<a name="l03362"></a>03362         rx_cfg_reg = tr32(MAC_RX_AUTO_NEG);
<a name="l03363"></a>03363 
<a name="l03364"></a>03364         <span class="keywordflow">if</span> (rx_cfg_reg != ap-&gt;ability_match_cfg) {
<a name="l03365"></a>03365             ap-&gt;ability_match_cfg = rx_cfg_reg;
<a name="l03366"></a>03366             ap-&gt;ability_match = 0;
<a name="l03367"></a>03367             ap-&gt;ability_match_count = 0;
<a name="l03368"></a>03368         } <span class="keywordflow">else</span> {
<a name="l03369"></a>03369             <span class="keywordflow">if</span> (++ap-&gt;ability_match_count &gt; 1) {
<a name="l03370"></a>03370                 ap-&gt;ability_match = 1;
<a name="l03371"></a>03371                 ap-&gt;ability_match_cfg = rx_cfg_reg;
<a name="l03372"></a>03372             }
<a name="l03373"></a>03373         }
<a name="l03374"></a>03374         <span class="keywordflow">if</span> (rx_cfg_reg &amp; ANEG_CFG_ACK)
<a name="l03375"></a>03375             ap-&gt;ack_match = 1;
<a name="l03376"></a>03376         <span class="keywordflow">else</span>
<a name="l03377"></a>03377             ap-&gt;ack_match = 0;
<a name="l03378"></a>03378 
<a name="l03379"></a>03379         ap-&gt;idle_match = 0;
<a name="l03380"></a>03380     } <span class="keywordflow">else</span> {
<a name="l03381"></a>03381         ap-&gt;idle_match = 1;
<a name="l03382"></a>03382         ap-&gt;ability_match_cfg = 0;
<a name="l03383"></a>03383         ap-&gt;ability_match_count = 0;
<a name="l03384"></a>03384         ap-&gt;ability_match = 0;
<a name="l03385"></a>03385         ap-&gt;ack_match = 0;
<a name="l03386"></a>03386 
<a name="l03387"></a>03387         rx_cfg_reg = 0;
<a name="l03388"></a>03388     }
<a name="l03389"></a>03389 
<a name="l03390"></a>03390     ap-&gt;rxconfig = rx_cfg_reg;
<a name="l03391"></a>03391     ret = ANEG_OK;
<a name="l03392"></a>03392 
<a name="l03393"></a>03393     <span class="keywordflow">switch</span>(ap-&gt;state) {
<a name="l03394"></a>03394     <span class="keywordflow">case</span> ANEG_STATE_UNKNOWN:
<a name="l03395"></a>03395         <span class="keywordflow">if</span> (ap-&gt;flags &amp; (MR_AN_ENABLE | MR_RESTART_AN))
<a name="l03396"></a>03396             ap-&gt;state = ANEG_STATE_AN_ENABLE;
<a name="l03397"></a>03397 
<a name="l03398"></a>03398         <span class="comment">/* fallthru */</span>
<a name="l03399"></a>03399     <span class="keywordflow">case</span> ANEG_STATE_AN_ENABLE:
<a name="l03400"></a>03400         ap-&gt;flags &amp;= ~(MR_AN_COMPLETE | MR_PAGE_RX);
<a name="l03401"></a>03401         <span class="keywordflow">if</span> (ap-&gt;flags &amp; MR_AN_ENABLE) {
<a name="l03402"></a>03402             ap-&gt;link_time = 0;
<a name="l03403"></a>03403             ap-&gt;cur_time = 0;
<a name="l03404"></a>03404             ap-&gt;ability_match_cfg = 0;
<a name="l03405"></a>03405             ap-&gt;ability_match_count = 0;
<a name="l03406"></a>03406             ap-&gt;ability_match = 0;
<a name="l03407"></a>03407             ap-&gt;idle_match = 0;
<a name="l03408"></a>03408             ap-&gt;ack_match = 0;
<a name="l03409"></a>03409 
<a name="l03410"></a>03410             ap-&gt;state = ANEG_STATE_RESTART_INIT;
<a name="l03411"></a>03411         } <span class="keywordflow">else</span> {
<a name="l03412"></a>03412             ap-&gt;state = ANEG_STATE_DISABLE_LINK_OK;
<a name="l03413"></a>03413         }
<a name="l03414"></a>03414         <span class="keywordflow">break</span>;
<a name="l03415"></a>03415 
<a name="l03416"></a>03416     <span class="keywordflow">case</span> ANEG_STATE_RESTART_INIT:
<a name="l03417"></a>03417         ap-&gt;link_time = ap-&gt;cur_time;
<a name="l03418"></a>03418         ap-&gt;flags &amp;= ~(MR_NP_LOADED);
<a name="l03419"></a>03419         ap-&gt;txconfig = 0;
<a name="l03420"></a>03420         tw32(MAC_TX_AUTO_NEG, 0);
<a name="l03421"></a>03421         tp-&gt;mac_mode |= MAC_MODE_SEND_CONFIGS;
<a name="l03422"></a>03422         tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l03423"></a>03423         udelay(40);
<a name="l03424"></a>03424 
<a name="l03425"></a>03425         ret = ANEG_TIMER_ENAB;
<a name="l03426"></a>03426         ap-&gt;state = ANEG_STATE_RESTART;
<a name="l03427"></a>03427 
<a name="l03428"></a>03428         <span class="comment">/* fallthru */</span>
<a name="l03429"></a>03429     <span class="keywordflow">case</span> ANEG_STATE_RESTART:
<a name="l03430"></a>03430         delta = ap-&gt;cur_time - ap-&gt;link_time;
<a name="l03431"></a>03431         <span class="keywordflow">if</span> (delta &gt; ANEG_STATE_SETTLE_TIME) {
<a name="l03432"></a>03432             ap-&gt;state = ANEG_STATE_ABILITY_DETECT_INIT;
<a name="l03433"></a>03433         } <span class="keywordflow">else</span> {
<a name="l03434"></a>03434             ret = ANEG_TIMER_ENAB;
<a name="l03435"></a>03435         }
<a name="l03436"></a>03436         <span class="keywordflow">break</span>;
<a name="l03437"></a>03437 
<a name="l03438"></a>03438     <span class="keywordflow">case</span> ANEG_STATE_DISABLE_LINK_OK:
<a name="l03439"></a>03439         ret = ANEG_DONE;
<a name="l03440"></a>03440         <span class="keywordflow">break</span>;
<a name="l03441"></a>03441 
<a name="l03442"></a>03442     <span class="keywordflow">case</span> ANEG_STATE_ABILITY_DETECT_INIT:
<a name="l03443"></a>03443         ap-&gt;flags &amp;= ~(MR_TOGGLE_TX);
<a name="l03444"></a>03444         ap-&gt;txconfig = ANEG_CFG_FD;
<a name="l03445"></a>03445         flowctrl = tg3_advert_flowctrl_1000X(tp-&gt;link_config.flowctrl);
<a name="l03446"></a>03446         <span class="keywordflow">if</span> (flowctrl &amp; ADVERTISE_1000XPAUSE)
<a name="l03447"></a>03447             ap-&gt;txconfig |= ANEG_CFG_PS1;
<a name="l03448"></a>03448         <span class="keywordflow">if</span> (flowctrl &amp; ADVERTISE_1000XPSE_ASYM)
<a name="l03449"></a>03449             ap-&gt;txconfig |= ANEG_CFG_PS2;
<a name="l03450"></a>03450         tw32(MAC_TX_AUTO_NEG, ap-&gt;txconfig);
<a name="l03451"></a>03451         tp-&gt;mac_mode |= MAC_MODE_SEND_CONFIGS;
<a name="l03452"></a>03452         tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l03453"></a>03453         udelay(40);
<a name="l03454"></a>03454 
<a name="l03455"></a>03455         ap-&gt;state = ANEG_STATE_ABILITY_DETECT;
<a name="l03456"></a>03456         <span class="keywordflow">break</span>;
<a name="l03457"></a>03457 
<a name="l03458"></a>03458     <span class="keywordflow">case</span> ANEG_STATE_ABILITY_DETECT:
<a name="l03459"></a>03459         <span class="keywordflow">if</span> (ap-&gt;ability_match != 0 &amp;&amp; ap-&gt;rxconfig != 0) {
<a name="l03460"></a>03460             ap-&gt;state = ANEG_STATE_ACK_DETECT_INIT;
<a name="l03461"></a>03461         }
<a name="l03462"></a>03462         <span class="keywordflow">break</span>;
<a name="l03463"></a>03463 
<a name="l03464"></a>03464     <span class="keywordflow">case</span> ANEG_STATE_ACK_DETECT_INIT:
<a name="l03465"></a>03465         ap-&gt;txconfig |= ANEG_CFG_ACK;
<a name="l03466"></a>03466         tw32(MAC_TX_AUTO_NEG, ap-&gt;txconfig);
<a name="l03467"></a>03467         tp-&gt;mac_mode |= MAC_MODE_SEND_CONFIGS;
<a name="l03468"></a>03468         tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l03469"></a>03469         udelay(40);
<a name="l03470"></a>03470 
<a name="l03471"></a>03471         ap-&gt;state = ANEG_STATE_ACK_DETECT;
<a name="l03472"></a>03472 
<a name="l03473"></a>03473         <span class="comment">/* fallthru */</span>
<a name="l03474"></a>03474     <span class="keywordflow">case</span> ANEG_STATE_ACK_DETECT:
<a name="l03475"></a>03475         <span class="keywordflow">if</span> (ap-&gt;ack_match != 0) {
<a name="l03476"></a>03476             <span class="keywordflow">if</span> ((ap-&gt;rxconfig &amp; ~ANEG_CFG_ACK) ==
<a name="l03477"></a>03477                 (ap-&gt;ability_match_cfg &amp; ~ANEG_CFG_ACK)) {
<a name="l03478"></a>03478                 ap-&gt;state = ANEG_STATE_COMPLETE_ACK_INIT;
<a name="l03479"></a>03479             } <span class="keywordflow">else</span> {
<a name="l03480"></a>03480                 ap-&gt;state = ANEG_STATE_AN_ENABLE;
<a name="l03481"></a>03481             }
<a name="l03482"></a>03482         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ap-&gt;ability_match != 0 &amp;&amp;
<a name="l03483"></a>03483                ap-&gt;rxconfig == 0) {
<a name="l03484"></a>03484             ap-&gt;state = ANEG_STATE_AN_ENABLE;
<a name="l03485"></a>03485         }
<a name="l03486"></a>03486         <span class="keywordflow">break</span>;
<a name="l03487"></a>03487 
<a name="l03488"></a>03488     <span class="keywordflow">case</span> ANEG_STATE_COMPLETE_ACK_INIT:
<a name="l03489"></a>03489         <span class="keywordflow">if</span> (ap-&gt;rxconfig &amp; ANEG_CFG_INVAL) {
<a name="l03490"></a>03490             ret = ANEG_FAILED;
<a name="l03491"></a>03491             <span class="keywordflow">break</span>;
<a name="l03492"></a>03492         }
<a name="l03493"></a>03493         ap-&gt;flags &amp;= ~(MR_LP_ADV_FULL_DUPLEX |
<a name="l03494"></a>03494                    MR_LP_ADV_HALF_DUPLEX |
<a name="l03495"></a>03495                    MR_LP_ADV_SYM_PAUSE |
<a name="l03496"></a>03496                    MR_LP_ADV_ASYM_PAUSE |
<a name="l03497"></a>03497                    MR_LP_ADV_REMOTE_FAULT1 |
<a name="l03498"></a>03498                    MR_LP_ADV_REMOTE_FAULT2 |
<a name="l03499"></a>03499                    MR_LP_ADV_NEXT_PAGE |
<a name="l03500"></a>03500                    MR_TOGGLE_RX |
<a name="l03501"></a>03501                    MR_NP_RX);
<a name="l03502"></a>03502         <span class="keywordflow">if</span> (ap-&gt;rxconfig &amp; ANEG_CFG_FD)
<a name="l03503"></a>03503             ap-&gt;flags |= MR_LP_ADV_FULL_DUPLEX;
<a name="l03504"></a>03504         <span class="keywordflow">if</span> (ap-&gt;rxconfig &amp; ANEG_CFG_HD)
<a name="l03505"></a>03505             ap-&gt;flags |= MR_LP_ADV_HALF_DUPLEX;
<a name="l03506"></a>03506         <span class="keywordflow">if</span> (ap-&gt;rxconfig &amp; ANEG_CFG_PS1)
<a name="l03507"></a>03507             ap-&gt;flags |= MR_LP_ADV_SYM_PAUSE;
<a name="l03508"></a>03508         <span class="keywordflow">if</span> (ap-&gt;rxconfig &amp; ANEG_CFG_PS2)
<a name="l03509"></a>03509             ap-&gt;flags |= MR_LP_ADV_ASYM_PAUSE;
<a name="l03510"></a>03510         <span class="keywordflow">if</span> (ap-&gt;rxconfig &amp; ANEG_CFG_RF1)
<a name="l03511"></a>03511             ap-&gt;flags |= MR_LP_ADV_REMOTE_FAULT1;
<a name="l03512"></a>03512         <span class="keywordflow">if</span> (ap-&gt;rxconfig &amp; ANEG_CFG_RF2)
<a name="l03513"></a>03513             ap-&gt;flags |= MR_LP_ADV_REMOTE_FAULT2;
<a name="l03514"></a>03514         <span class="keywordflow">if</span> (ap-&gt;rxconfig &amp; ANEG_CFG_NP)
<a name="l03515"></a>03515             ap-&gt;flags |= MR_LP_ADV_NEXT_PAGE;
<a name="l03516"></a>03516 
<a name="l03517"></a>03517         ap-&gt;link_time = ap-&gt;cur_time;
<a name="l03518"></a>03518 
<a name="l03519"></a>03519         ap-&gt;flags ^= (MR_TOGGLE_TX);
<a name="l03520"></a>03520         <span class="keywordflow">if</span> (ap-&gt;rxconfig &amp; 0x0008)
<a name="l03521"></a>03521             ap-&gt;flags |= MR_TOGGLE_RX;
<a name="l03522"></a>03522         <span class="keywordflow">if</span> (ap-&gt;rxconfig &amp; ANEG_CFG_NP)
<a name="l03523"></a>03523             ap-&gt;flags |= MR_NP_RX;
<a name="l03524"></a>03524         ap-&gt;flags |= MR_PAGE_RX;
<a name="l03525"></a>03525 
<a name="l03526"></a>03526         ap-&gt;state = ANEG_STATE_COMPLETE_ACK;
<a name="l03527"></a>03527         ret = ANEG_TIMER_ENAB;
<a name="l03528"></a>03528         <span class="keywordflow">break</span>;
<a name="l03529"></a>03529 
<a name="l03530"></a>03530     <span class="keywordflow">case</span> ANEG_STATE_COMPLETE_ACK:
<a name="l03531"></a>03531         <span class="keywordflow">if</span> (ap-&gt;ability_match != 0 &amp;&amp;
<a name="l03532"></a>03532             ap-&gt;rxconfig == 0) {
<a name="l03533"></a>03533             ap-&gt;state = ANEG_STATE_AN_ENABLE;
<a name="l03534"></a>03534             <span class="keywordflow">break</span>;
<a name="l03535"></a>03535         }
<a name="l03536"></a>03536         delta = ap-&gt;cur_time - ap-&gt;link_time;
<a name="l03537"></a>03537         <span class="keywordflow">if</span> (delta &gt; ANEG_STATE_SETTLE_TIME) {
<a name="l03538"></a>03538             <span class="keywordflow">if</span> (!(ap-&gt;flags &amp; (MR_LP_ADV_NEXT_PAGE))) {
<a name="l03539"></a>03539                 ap-&gt;state = ANEG_STATE_IDLE_DETECT_INIT;
<a name="l03540"></a>03540             } <span class="keywordflow">else</span> {
<a name="l03541"></a>03541                 <span class="keywordflow">if</span> ((ap-&gt;txconfig &amp; ANEG_CFG_NP) == 0 &amp;&amp;
<a name="l03542"></a>03542                     !(ap-&gt;flags &amp; MR_NP_RX)) {
<a name="l03543"></a>03543                     ap-&gt;state = ANEG_STATE_IDLE_DETECT_INIT;
<a name="l03544"></a>03544                 } <span class="keywordflow">else</span> {
<a name="l03545"></a>03545                     ret = ANEG_FAILED;
<a name="l03546"></a>03546                 }
<a name="l03547"></a>03547             }
<a name="l03548"></a>03548         }
<a name="l03549"></a>03549         <span class="keywordflow">break</span>;
<a name="l03550"></a>03550 
<a name="l03551"></a>03551     <span class="keywordflow">case</span> ANEG_STATE_IDLE_DETECT_INIT:
<a name="l03552"></a>03552         ap-&gt;link_time = ap-&gt;cur_time;
<a name="l03553"></a>03553         tp-&gt;mac_mode &amp;= ~MAC_MODE_SEND_CONFIGS;
<a name="l03554"></a>03554         tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l03555"></a>03555         udelay(40);
<a name="l03556"></a>03556 
<a name="l03557"></a>03557         ap-&gt;state = ANEG_STATE_IDLE_DETECT;
<a name="l03558"></a>03558         ret = ANEG_TIMER_ENAB;
<a name="l03559"></a>03559         <span class="keywordflow">break</span>;
<a name="l03560"></a>03560 
<a name="l03561"></a>03561     <span class="keywordflow">case</span> ANEG_STATE_IDLE_DETECT:
<a name="l03562"></a>03562         <span class="keywordflow">if</span> (ap-&gt;ability_match != 0 &amp;&amp;
<a name="l03563"></a>03563             ap-&gt;rxconfig == 0) {
<a name="l03564"></a>03564             ap-&gt;state = ANEG_STATE_AN_ENABLE;
<a name="l03565"></a>03565             <span class="keywordflow">break</span>;
<a name="l03566"></a>03566         }
<a name="l03567"></a>03567         delta = ap-&gt;cur_time - ap-&gt;link_time;
<a name="l03568"></a>03568         <span class="keywordflow">if</span> (delta &gt; ANEG_STATE_SETTLE_TIME) {
<a name="l03569"></a>03569             <span class="comment">/* XXX another gem from the Broadcom driver :( */</span>
<a name="l03570"></a>03570             ap-&gt;state = ANEG_STATE_LINK_OK;
<a name="l03571"></a>03571         }
<a name="l03572"></a>03572         <span class="keywordflow">break</span>;
<a name="l03573"></a>03573 
<a name="l03574"></a>03574     <span class="keywordflow">case</span> ANEG_STATE_LINK_OK:
<a name="l03575"></a>03575         ap-&gt;flags |= (MR_AN_COMPLETE | MR_LINK_OK);
<a name="l03576"></a>03576         ret = ANEG_DONE;
<a name="l03577"></a>03577         <span class="keywordflow">break</span>;
<a name="l03578"></a>03578 
<a name="l03579"></a>03579     <span class="keywordflow">case</span> ANEG_STATE_NEXT_PAGE_WAIT_INIT:
<a name="l03580"></a>03580         <span class="comment">/* ??? unimplemented */</span>
<a name="l03581"></a>03581         <span class="keywordflow">break</span>;
<a name="l03582"></a>03582 
<a name="l03583"></a>03583     <span class="keywordflow">case</span> ANEG_STATE_NEXT_PAGE_WAIT:
<a name="l03584"></a>03584         <span class="comment">/* ??? unimplemented */</span>
<a name="l03585"></a>03585         <span class="keywordflow">break</span>;
<a name="l03586"></a>03586 
<a name="l03587"></a>03587     <span class="keywordflow">default</span>:
<a name="l03588"></a>03588         ret = ANEG_FAILED;
<a name="l03589"></a>03589         <span class="keywordflow">break</span>;
<a name="l03590"></a>03590     }
<a name="l03591"></a>03591 
<a name="l03592"></a>03592     <span class="keywordflow">return</span> ret;
<a name="l03593"></a>03593 }
<a name="l03594"></a>03594 
<a name="l03595"></a>03595 <span class="keyword">static</span> <span class="keywordtype">int</span> fiber_autoneg(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 *txflags, u32 *rxflags)
<a name="l03596"></a>03596 {
<a name="l03597"></a>03597     <span class="keywordtype">int</span> res = 0;
<a name="l03598"></a>03598     <span class="keyword">struct </span><a class="code" href="structtg3__fiber__aneginfo.html">tg3_fiber_aneginfo</a> aninfo;
<a name="l03599"></a>03599     <span class="keywordtype">int</span> status = ANEG_FAILED;
<a name="l03600"></a>03600     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> tick;
<a name="l03601"></a>03601     u32 tmp;
<a name="l03602"></a>03602 
<a name="l03603"></a>03603     tw32_f(MAC_TX_AUTO_NEG, 0);
<a name="l03604"></a>03604 
<a name="l03605"></a>03605     tmp = tp-&gt;mac_mode &amp; ~MAC_MODE_PORT_MODE_MASK;
<a name="l03606"></a>03606     tw32_f(MAC_MODE, tmp | MAC_MODE_PORT_MODE_GMII);
<a name="l03607"></a>03607     udelay(40);
<a name="l03608"></a>03608 
<a name="l03609"></a>03609     tw32_f(MAC_MODE, tp-&gt;mac_mode | MAC_MODE_SEND_CONFIGS);
<a name="l03610"></a>03610     udelay(40);
<a name="l03611"></a>03611 
<a name="l03612"></a>03612     memset(&amp;aninfo, 0, <span class="keyword">sizeof</span>(aninfo));
<a name="l03613"></a>03613     aninfo.flags |= MR_AN_ENABLE;
<a name="l03614"></a>03614     aninfo.state = ANEG_STATE_UNKNOWN;
<a name="l03615"></a>03615     aninfo.cur_time = 0;
<a name="l03616"></a>03616     tick = 0;
<a name="l03617"></a>03617     <span class="keywordflow">while</span> (++tick &lt; 195000) {
<a name="l03618"></a>03618         status = tg3_fiber_aneg_smachine(tp, &amp;aninfo);
<a name="l03619"></a>03619         <span class="keywordflow">if</span> (status == ANEG_DONE || status == ANEG_FAILED)
<a name="l03620"></a>03620             <span class="keywordflow">break</span>;
<a name="l03621"></a>03621 
<a name="l03622"></a>03622         udelay(1);
<a name="l03623"></a>03623     }
<a name="l03624"></a>03624 
<a name="l03625"></a>03625     tp-&gt;mac_mode &amp;= ~MAC_MODE_SEND_CONFIGS;
<a name="l03626"></a>03626     tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l03627"></a>03627     udelay(40);
<a name="l03628"></a>03628 
<a name="l03629"></a>03629     *txflags = aninfo.txconfig;
<a name="l03630"></a>03630     *rxflags = aninfo.flags;
<a name="l03631"></a>03631 
<a name="l03632"></a>03632     <span class="keywordflow">if</span> (status == ANEG_DONE &amp;&amp;
<a name="l03633"></a>03633         (aninfo.flags &amp; (MR_AN_COMPLETE | MR_LINK_OK |
<a name="l03634"></a>03634                  MR_LP_ADV_FULL_DUPLEX)))
<a name="l03635"></a>03635         res = 1;
<a name="l03636"></a>03636 
<a name="l03637"></a>03637     <span class="keywordflow">return</span> res;
<a name="l03638"></a>03638 }
<a name="l03639"></a>03639 
<a name="l03640"></a>03640 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_init_bcm8002(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l03641"></a>03641 {
<a name="l03642"></a>03642     u32 mac_status = tr32(MAC_STATUS);
<a name="l03643"></a>03643     <span class="keywordtype">int</span> i;
<a name="l03644"></a>03644 
<a name="l03645"></a>03645     <span class="comment">/* Reset when initting first time or we have a link. */</span>
<a name="l03646"></a>03646     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_INIT_COMPLETE) &amp;&amp;
<a name="l03647"></a>03647         !(mac_status &amp; MAC_STATUS_PCS_SYNCED))
<a name="l03648"></a>03648         <span class="keywordflow">return</span>;
<a name="l03649"></a>03649 
<a name="l03650"></a>03650     <span class="comment">/* Set PLL lock range. */</span>
<a name="l03651"></a>03651     tg3_writephy(tp, 0x16, 0x8007);
<a name="l03652"></a>03652 
<a name="l03653"></a>03653     <span class="comment">/* SW reset */</span>
<a name="l03654"></a>03654     tg3_writephy(tp, MII_BMCR, BMCR_RESET);
<a name="l03655"></a>03655 
<a name="l03656"></a>03656     <span class="comment">/* Wait for reset to complete. */</span>
<a name="l03657"></a>03657     <span class="comment">/* XXX schedule_timeout() ... */</span>
<a name="l03658"></a>03658     <span class="keywordflow">for</span> (i = 0; i &lt; 500; i++)
<a name="l03659"></a>03659         udelay(10);
<a name="l03660"></a>03660 
<a name="l03661"></a>03661     <span class="comment">/* Config mode; select PMA/Ch 1 regs. */</span>
<a name="l03662"></a>03662     tg3_writephy(tp, 0x10, 0x8411);
<a name="l03663"></a>03663 
<a name="l03664"></a>03664     <span class="comment">/* Enable auto-lock and comdet, select txclk for tx. */</span>
<a name="l03665"></a>03665     tg3_writephy(tp, 0x11, 0x0a10);
<a name="l03666"></a>03666 
<a name="l03667"></a>03667     tg3_writephy(tp, 0x18, 0x00a0);
<a name="l03668"></a>03668     tg3_writephy(tp, 0x16, 0x41ff);
<a name="l03669"></a>03669 
<a name="l03670"></a>03670     <span class="comment">/* Assert and deassert POR. */</span>
<a name="l03671"></a>03671     tg3_writephy(tp, 0x13, 0x0400);
<a name="l03672"></a>03672     udelay(40);
<a name="l03673"></a>03673     tg3_writephy(tp, 0x13, 0x0000);
<a name="l03674"></a>03674 
<a name="l03675"></a>03675     tg3_writephy(tp, 0x11, 0x0a50);
<a name="l03676"></a>03676     udelay(40);
<a name="l03677"></a>03677     tg3_writephy(tp, 0x11, 0x0a10);
<a name="l03678"></a>03678 
<a name="l03679"></a>03679     <span class="comment">/* Wait for signal to stabilize */</span>
<a name="l03680"></a>03680     <span class="comment">/* XXX schedule_timeout() ... */</span>
<a name="l03681"></a>03681     <span class="keywordflow">for</span> (i = 0; i &lt; 15000; i++)
<a name="l03682"></a>03682         udelay(10);
<a name="l03683"></a>03683 
<a name="l03684"></a>03684     <span class="comment">/* Deselect the channel register so we can read the PHYID</span>
<a name="l03685"></a>03685 <span class="comment">     * later.</span>
<a name="l03686"></a>03686 <span class="comment">     */</span>
<a name="l03687"></a>03687     tg3_writephy(tp, 0x10, 0x8011);
<a name="l03688"></a>03688 }
<a name="l03689"></a>03689 
<a name="l03690"></a>03690 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_setup_fiber_hw_autoneg(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 mac_status)
<a name="l03691"></a>03691 {
<a name="l03692"></a>03692     u16 flowctrl;
<a name="l03693"></a>03693     u32 sg_dig_ctrl, sg_dig_status;
<a name="l03694"></a>03694     u32 serdes_cfg, expected_sg_dig_ctrl;
<a name="l03695"></a>03695     <span class="keywordtype">int</span> workaround, port_a;
<a name="l03696"></a>03696     <span class="keywordtype">int</span> current_link_up;
<a name="l03697"></a>03697 
<a name="l03698"></a>03698     serdes_cfg = 0;
<a name="l03699"></a>03699     expected_sg_dig_ctrl = 0;
<a name="l03700"></a>03700     workaround = 0;
<a name="l03701"></a>03701     port_a = 1;
<a name="l03702"></a>03702     current_link_up = 0;
<a name="l03703"></a>03703 
<a name="l03704"></a>03704     <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id != CHIPREV_ID_5704_A0 &amp;&amp;
<a name="l03705"></a>03705         tp-&gt;pci_chip_rev_id != CHIPREV_ID_5704_A1) {
<a name="l03706"></a>03706         workaround = 1;
<a name="l03707"></a>03707         <span class="keywordflow">if</span> (tr32(TG3PCI_DUAL_MAC_CTRL) &amp; DUAL_MAC_CTRL_ID)
<a name="l03708"></a>03708             port_a = 0;
<a name="l03709"></a>03709 
<a name="l03710"></a>03710         <span class="comment">/* preserve bits 0-11,13,14 for signal pre-emphasis */</span>
<a name="l03711"></a>03711         <span class="comment">/* preserve bits 20-23 for voltage regulator */</span>
<a name="l03712"></a>03712         serdes_cfg = tr32(MAC_SERDES_CFG) &amp; 0x00f06fff;
<a name="l03713"></a>03713     }
<a name="l03714"></a>03714 
<a name="l03715"></a>03715     sg_dig_ctrl = tr32(SG_DIG_CTRL);
<a name="l03716"></a>03716 
<a name="l03717"></a>03717     <span class="keywordflow">if</span> (tp-&gt;link_config.autoneg != AUTONEG_ENABLE) {
<a name="l03718"></a>03718         <span class="keywordflow">if</span> (sg_dig_ctrl &amp; SG_DIG_USING_HW_AUTONEG) {
<a name="l03719"></a>03719             <span class="keywordflow">if</span> (workaround) {
<a name="l03720"></a>03720                 u32 val = serdes_cfg;
<a name="l03721"></a>03721 
<a name="l03722"></a>03722                 <span class="keywordflow">if</span> (port_a)
<a name="l03723"></a>03723                     val |= 0xc010000;
<a name="l03724"></a>03724                 <span class="keywordflow">else</span>
<a name="l03725"></a>03725                     val |= 0x4010000;
<a name="l03726"></a>03726                 tw32_f(MAC_SERDES_CFG, val);
<a name="l03727"></a>03727             }
<a name="l03728"></a>03728 
<a name="l03729"></a>03729             tw32_f(SG_DIG_CTRL, SG_DIG_COMMON_SETUP);
<a name="l03730"></a>03730         }
<a name="l03731"></a>03731         <span class="keywordflow">if</span> (mac_status &amp; MAC_STATUS_PCS_SYNCED) {
<a name="l03732"></a>03732             tg3_setup_flow_control(tp, 0, 0);
<a name="l03733"></a>03733             current_link_up = 1;
<a name="l03734"></a>03734         }
<a name="l03735"></a>03735         <span class="keywordflow">goto</span> out;
<a name="l03736"></a>03736     }
<a name="l03737"></a>03737 
<a name="l03738"></a>03738     <span class="comment">/* Want auto-negotiation.  */</span>
<a name="l03739"></a>03739     expected_sg_dig_ctrl = SG_DIG_USING_HW_AUTONEG | SG_DIG_COMMON_SETUP;
<a name="l03740"></a>03740 
<a name="l03741"></a>03741     flowctrl = tg3_advert_flowctrl_1000X(tp-&gt;link_config.flowctrl);
<a name="l03742"></a>03742     <span class="keywordflow">if</span> (flowctrl &amp; ADVERTISE_1000XPAUSE)
<a name="l03743"></a>03743         expected_sg_dig_ctrl |= SG_DIG_PAUSE_CAP;
<a name="l03744"></a>03744     <span class="keywordflow">if</span> (flowctrl &amp; ADVERTISE_1000XPSE_ASYM)
<a name="l03745"></a>03745         expected_sg_dig_ctrl |= SG_DIG_ASYM_PAUSE;
<a name="l03746"></a>03746 
<a name="l03747"></a>03747     <span class="keywordflow">if</span> (sg_dig_ctrl != expected_sg_dig_ctrl) {
<a name="l03748"></a>03748         <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_PARALLEL_DETECT) &amp;&amp;
<a name="l03749"></a>03749             tp-&gt;serdes_counter &amp;&amp;
<a name="l03750"></a>03750             ((mac_status &amp; (MAC_STATUS_PCS_SYNCED |
<a name="l03751"></a>03751                     MAC_STATUS_RCVD_CFG)) ==
<a name="l03752"></a>03752              MAC_STATUS_PCS_SYNCED)) {
<a name="l03753"></a>03753             tp-&gt;serdes_counter--;
<a name="l03754"></a>03754             current_link_up = 1;
<a name="l03755"></a>03755             <span class="keywordflow">goto</span> out;
<a name="l03756"></a>03756         }
<a name="l03757"></a>03757 restart_autoneg:
<a name="l03758"></a>03758         <span class="keywordflow">if</span> (workaround)
<a name="l03759"></a>03759             tw32_f(MAC_SERDES_CFG, serdes_cfg | 0xc011000);
<a name="l03760"></a>03760         tw32_f(SG_DIG_CTRL, expected_sg_dig_ctrl | SG_DIG_SOFT_RESET);
<a name="l03761"></a>03761         udelay(5);
<a name="l03762"></a>03762         tw32_f(SG_DIG_CTRL, expected_sg_dig_ctrl);
<a name="l03763"></a>03763 
<a name="l03764"></a>03764         tp-&gt;serdes_counter = SERDES_AN_TIMEOUT_5704S;
<a name="l03765"></a>03765         tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_PARALLEL_DETECT;
<a name="l03766"></a>03766     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (mac_status &amp; (MAC_STATUS_PCS_SYNCED |
<a name="l03767"></a>03767                  MAC_STATUS_SIGNAL_DET)) {
<a name="l03768"></a>03768         sg_dig_status = tr32(SG_DIG_STATUS);
<a name="l03769"></a>03769         mac_status = tr32(MAC_STATUS);
<a name="l03770"></a>03770 
<a name="l03771"></a>03771         <span class="keywordflow">if</span> ((sg_dig_status &amp; SG_DIG_AUTONEG_COMPLETE) &amp;&amp;
<a name="l03772"></a>03772             (mac_status &amp; MAC_STATUS_PCS_SYNCED)) {
<a name="l03773"></a>03773             u32 local_adv = 0, remote_adv = 0;
<a name="l03774"></a>03774 
<a name="l03775"></a>03775             <span class="keywordflow">if</span> (sg_dig_ctrl &amp; SG_DIG_PAUSE_CAP)
<a name="l03776"></a>03776                 local_adv |= ADVERTISE_1000XPAUSE;
<a name="l03777"></a>03777             <span class="keywordflow">if</span> (sg_dig_ctrl &amp; SG_DIG_ASYM_PAUSE)
<a name="l03778"></a>03778                 local_adv |= ADVERTISE_1000XPSE_ASYM;
<a name="l03779"></a>03779 
<a name="l03780"></a>03780             <span class="keywordflow">if</span> (sg_dig_status &amp; SG_DIG_PARTNER_PAUSE_CAPABLE)
<a name="l03781"></a>03781                 remote_adv |= LPA_1000XPAUSE;
<a name="l03782"></a>03782             <span class="keywordflow">if</span> (sg_dig_status &amp; SG_DIG_PARTNER_ASYM_PAUSE)
<a name="l03783"></a>03783                 remote_adv |= LPA_1000XPAUSE_ASYM;
<a name="l03784"></a>03784 
<a name="l03785"></a>03785             tg3_setup_flow_control(tp, local_adv, remote_adv);
<a name="l03786"></a>03786             current_link_up = 1;
<a name="l03787"></a>03787             tp-&gt;serdes_counter = 0;
<a name="l03788"></a>03788             tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_PARALLEL_DETECT;
<a name="l03789"></a>03789         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(sg_dig_status &amp; SG_DIG_AUTONEG_COMPLETE)) {
<a name="l03790"></a>03790             <span class="keywordflow">if</span> (tp-&gt;serdes_counter)
<a name="l03791"></a>03791                 tp-&gt;serdes_counter--;
<a name="l03792"></a>03792             <span class="keywordflow">else</span> {
<a name="l03793"></a>03793                 <span class="keywordflow">if</span> (workaround) {
<a name="l03794"></a>03794                     u32 val = serdes_cfg;
<a name="l03795"></a>03795 
<a name="l03796"></a>03796                     <span class="keywordflow">if</span> (port_a)
<a name="l03797"></a>03797                         val |= 0xc010000;
<a name="l03798"></a>03798                     <span class="keywordflow">else</span>
<a name="l03799"></a>03799                         val |= 0x4010000;
<a name="l03800"></a>03800 
<a name="l03801"></a>03801                     tw32_f(MAC_SERDES_CFG, val);
<a name="l03802"></a>03802                 }
<a name="l03803"></a>03803 
<a name="l03804"></a>03804                 tw32_f(SG_DIG_CTRL, SG_DIG_COMMON_SETUP);
<a name="l03805"></a>03805                 udelay(40);
<a name="l03806"></a>03806 
<a name="l03807"></a>03807                 <span class="comment">/* Link parallel detection - link is up */</span>
<a name="l03808"></a>03808                 <span class="comment">/* only if we have PCS_SYNC and not */</span>
<a name="l03809"></a>03809                 <span class="comment">/* receiving config code words */</span>
<a name="l03810"></a>03810                 mac_status = tr32(MAC_STATUS);
<a name="l03811"></a>03811                 <span class="keywordflow">if</span> ((mac_status &amp; MAC_STATUS_PCS_SYNCED) &amp;&amp;
<a name="l03812"></a>03812                     !(mac_status &amp; MAC_STATUS_RCVD_CFG)) {
<a name="l03813"></a>03813                     tg3_setup_flow_control(tp, 0, 0);
<a name="l03814"></a>03814                     current_link_up = 1;
<a name="l03815"></a>03815                     tp-&gt;tg3_flags2 |=
<a name="l03816"></a>03816                         TG3_FLG2_PARALLEL_DETECT;
<a name="l03817"></a>03817                     tp-&gt;serdes_counter =
<a name="l03818"></a>03818                         SERDES_PARALLEL_DET_TIMEOUT;
<a name="l03819"></a>03819                 } <span class="keywordflow">else</span>
<a name="l03820"></a>03820                     <span class="keywordflow">goto</span> restart_autoneg;
<a name="l03821"></a>03821             }
<a name="l03822"></a>03822         }
<a name="l03823"></a>03823     } <span class="keywordflow">else</span> {
<a name="l03824"></a>03824         tp-&gt;serdes_counter = SERDES_AN_TIMEOUT_5704S;
<a name="l03825"></a>03825         tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_PARALLEL_DETECT;
<a name="l03826"></a>03826     }
<a name="l03827"></a>03827 
<a name="l03828"></a>03828 out:
<a name="l03829"></a>03829     <span class="keywordflow">return</span> current_link_up;
<a name="l03830"></a>03830 }
<a name="l03831"></a>03831 
<a name="l03832"></a>03832 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_setup_fiber_by_hand(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 mac_status)
<a name="l03833"></a>03833 {
<a name="l03834"></a>03834     <span class="keywordtype">int</span> current_link_up = 0;
<a name="l03835"></a>03835 
<a name="l03836"></a>03836     <span class="keywordflow">if</span> (!(mac_status &amp; MAC_STATUS_PCS_SYNCED))
<a name="l03837"></a>03837         <span class="keywordflow">goto</span> out;
<a name="l03838"></a>03838 
<a name="l03839"></a>03839     <span class="keywordflow">if</span> (tp-&gt;link_config.autoneg == AUTONEG_ENABLE) {
<a name="l03840"></a>03840         u32 txflags, rxflags;
<a name="l03841"></a>03841         <span class="keywordtype">int</span> i;
<a name="l03842"></a>03842 
<a name="l03843"></a>03843         <span class="keywordflow">if</span> (fiber_autoneg(tp, &amp;txflags, &amp;rxflags)) {
<a name="l03844"></a>03844             u32 local_adv = 0, remote_adv = 0;
<a name="l03845"></a>03845 
<a name="l03846"></a>03846             <span class="keywordflow">if</span> (txflags &amp; ANEG_CFG_PS1)
<a name="l03847"></a>03847                 local_adv |= ADVERTISE_1000XPAUSE;
<a name="l03848"></a>03848             <span class="keywordflow">if</span> (txflags &amp; ANEG_CFG_PS2)
<a name="l03849"></a>03849                 local_adv |= ADVERTISE_1000XPSE_ASYM;
<a name="l03850"></a>03850 
<a name="l03851"></a>03851             <span class="keywordflow">if</span> (rxflags &amp; MR_LP_ADV_SYM_PAUSE)
<a name="l03852"></a>03852                 remote_adv |= LPA_1000XPAUSE;
<a name="l03853"></a>03853             <span class="keywordflow">if</span> (rxflags &amp; MR_LP_ADV_ASYM_PAUSE)
<a name="l03854"></a>03854                 remote_adv |= LPA_1000XPAUSE_ASYM;
<a name="l03855"></a>03855 
<a name="l03856"></a>03856             tg3_setup_flow_control(tp, local_adv, remote_adv);
<a name="l03857"></a>03857 
<a name="l03858"></a>03858             current_link_up = 1;
<a name="l03859"></a>03859         }
<a name="l03860"></a>03860         <span class="keywordflow">for</span> (i = 0; i &lt; 30; i++) {
<a name="l03861"></a>03861             udelay(20);
<a name="l03862"></a>03862             tw32_f(MAC_STATUS,
<a name="l03863"></a>03863                    (MAC_STATUS_SYNC_CHANGED |
<a name="l03864"></a>03864                 MAC_STATUS_CFG_CHANGED));
<a name="l03865"></a>03865             udelay(40);
<a name="l03866"></a>03866             <span class="keywordflow">if</span> ((tr32(MAC_STATUS) &amp;
<a name="l03867"></a>03867                  (MAC_STATUS_SYNC_CHANGED |
<a name="l03868"></a>03868                   MAC_STATUS_CFG_CHANGED)) == 0)
<a name="l03869"></a>03869                 <span class="keywordflow">break</span>;
<a name="l03870"></a>03870         }
<a name="l03871"></a>03871 
<a name="l03872"></a>03872         mac_status = tr32(MAC_STATUS);
<a name="l03873"></a>03873         <span class="keywordflow">if</span> (current_link_up == 0 &amp;&amp;
<a name="l03874"></a>03874             (mac_status &amp; MAC_STATUS_PCS_SYNCED) &amp;&amp;
<a name="l03875"></a>03875             !(mac_status &amp; MAC_STATUS_RCVD_CFG))
<a name="l03876"></a>03876             current_link_up = 1;
<a name="l03877"></a>03877     } <span class="keywordflow">else</span> {
<a name="l03878"></a>03878         tg3_setup_flow_control(tp, 0, 0);
<a name="l03879"></a>03879 
<a name="l03880"></a>03880         <span class="comment">/* Forcing 1000FD link up. */</span>
<a name="l03881"></a>03881         current_link_up = 1;
<a name="l03882"></a>03882 
<a name="l03883"></a>03883         tw32_f(MAC_MODE, (tp-&gt;mac_mode | MAC_MODE_SEND_CONFIGS));
<a name="l03884"></a>03884         udelay(40);
<a name="l03885"></a>03885 
<a name="l03886"></a>03886         tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l03887"></a>03887         udelay(40);
<a name="l03888"></a>03888     }
<a name="l03889"></a>03889 
<a name="l03890"></a>03890 out:
<a name="l03891"></a>03891     <span class="keywordflow">return</span> current_link_up;
<a name="l03892"></a>03892 }
<a name="l03893"></a>03893 
<a name="l03894"></a>03894 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_setup_fiber_phy(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> force_reset)
<a name="l03895"></a>03895 {
<a name="l03896"></a>03896     u32 orig_pause_cfg;
<a name="l03897"></a>03897     u16 orig_active_speed;
<a name="l03898"></a>03898     u8 orig_active_duplex;
<a name="l03899"></a>03899     u32 mac_status;
<a name="l03900"></a>03900     <span class="keywordtype">int</span> current_link_up;
<a name="l03901"></a>03901     <span class="keywordtype">int</span> i;
<a name="l03902"></a>03902 
<a name="l03903"></a>03903     orig_pause_cfg = tp-&gt;link_config.active_flowctrl;
<a name="l03904"></a>03904     orig_active_speed = tp-&gt;link_config.active_speed;
<a name="l03905"></a>03905     orig_active_duplex = tp-&gt;link_config.active_duplex;
<a name="l03906"></a>03906 
<a name="l03907"></a>03907     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_HW_AUTONEG) &amp;&amp;
<a name="l03908"></a>03908         netif_carrier_ok(tp-&gt;dev) &amp;&amp;
<a name="l03909"></a>03909         (tp-&gt;tg3_flags &amp; TG3_FLAG_INIT_COMPLETE)) {
<a name="l03910"></a>03910         mac_status = tr32(MAC_STATUS);
<a name="l03911"></a>03911         mac_status &amp;= (MAC_STATUS_PCS_SYNCED |
<a name="l03912"></a>03912                    MAC_STATUS_SIGNAL_DET |
<a name="l03913"></a>03913                    MAC_STATUS_CFG_CHANGED |
<a name="l03914"></a>03914                    MAC_STATUS_RCVD_CFG);
<a name="l03915"></a>03915         <span class="keywordflow">if</span> (mac_status == (MAC_STATUS_PCS_SYNCED |
<a name="l03916"></a>03916                    MAC_STATUS_SIGNAL_DET)) {
<a name="l03917"></a>03917             tw32_f(MAC_STATUS, (MAC_STATUS_SYNC_CHANGED |
<a name="l03918"></a>03918                         MAC_STATUS_CFG_CHANGED));
<a name="l03919"></a>03919             <span class="keywordflow">return</span> 0;
<a name="l03920"></a>03920         }
<a name="l03921"></a>03921     }
<a name="l03922"></a>03922 
<a name="l03923"></a>03923     tw32_f(MAC_TX_AUTO_NEG, 0);
<a name="l03924"></a>03924 
<a name="l03925"></a>03925     tp-&gt;mac_mode &amp;= ~(MAC_MODE_PORT_MODE_MASK | MAC_MODE_HALF_DUPLEX);
<a name="l03926"></a>03926     tp-&gt;mac_mode |= MAC_MODE_PORT_MODE_TBI;
<a name="l03927"></a>03927     tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l03928"></a>03928     udelay(40);
<a name="l03929"></a>03929 
<a name="l03930"></a>03930     <span class="keywordflow">if</span> (tp-&gt;phy_id == PHY_ID_BCM8002)
<a name="l03931"></a>03931         tg3_init_bcm8002(tp);
<a name="l03932"></a>03932 
<a name="l03933"></a>03933     <span class="comment">/* Enable link change event even when serdes polling.  */</span>
<a name="l03934"></a>03934     tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
<a name="l03935"></a>03935     udelay(40);
<a name="l03936"></a>03936 
<a name="l03937"></a>03937     current_link_up = 0;
<a name="l03938"></a>03938     mac_status = tr32(MAC_STATUS);
<a name="l03939"></a>03939 
<a name="l03940"></a>03940     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_HW_AUTONEG)
<a name="l03941"></a>03941         current_link_up = tg3_setup_fiber_hw_autoneg(tp, mac_status);
<a name="l03942"></a>03942     <span class="keywordflow">else</span>
<a name="l03943"></a>03943         current_link_up = tg3_setup_fiber_by_hand(tp, mac_status);
<a name="l03944"></a>03944 
<a name="l03945"></a>03945     tp-&gt;napi[0].hw_status-&gt;status =
<a name="l03946"></a>03946         (SD_STATUS_UPDATED |
<a name="l03947"></a>03947          (tp-&gt;napi[0].hw_status-&gt;status &amp; ~SD_STATUS_LINK_CHG));
<a name="l03948"></a>03948 
<a name="l03949"></a>03949     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l03950"></a>03950         tw32_f(MAC_STATUS, (MAC_STATUS_SYNC_CHANGED |
<a name="l03951"></a>03951                     MAC_STATUS_CFG_CHANGED));
<a name="l03952"></a>03952         udelay(5);
<a name="l03953"></a>03953         <span class="keywordflow">if</span> ((tr32(MAC_STATUS) &amp; (MAC_STATUS_SYNC_CHANGED |
<a name="l03954"></a>03954                      MAC_STATUS_CFG_CHANGED |
<a name="l03955"></a>03955                      MAC_STATUS_LNKSTATE_CHANGED)) == 0)
<a name="l03956"></a>03956             <span class="keywordflow">break</span>;
<a name="l03957"></a>03957     }
<a name="l03958"></a>03958 
<a name="l03959"></a>03959     mac_status = tr32(MAC_STATUS);
<a name="l03960"></a>03960     <span class="keywordflow">if</span> ((mac_status &amp; MAC_STATUS_PCS_SYNCED) == 0) {
<a name="l03961"></a>03961         current_link_up = 0;
<a name="l03962"></a>03962         <span class="keywordflow">if</span> (tp-&gt;link_config.autoneg == AUTONEG_ENABLE &amp;&amp;
<a name="l03963"></a>03963             tp-&gt;serdes_counter == 0) {
<a name="l03964"></a>03964             tw32_f(MAC_MODE, (tp-&gt;mac_mode |
<a name="l03965"></a>03965                       MAC_MODE_SEND_CONFIGS));
<a name="l03966"></a>03966             udelay(1);
<a name="l03967"></a>03967             tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l03968"></a>03968         }
<a name="l03969"></a>03969     }
<a name="l03970"></a>03970 
<a name="l03971"></a>03971     <span class="keywordflow">if</span> (current_link_up == 1) {
<a name="l03972"></a>03972         tp-&gt;link_config.active_speed = SPEED_1000;
<a name="l03973"></a>03973         tp-&gt;link_config.active_duplex = DUPLEX_FULL;
<a name="l03974"></a>03974         tw32(MAC_LED_CTRL, (tp-&gt;led_ctrl |
<a name="l03975"></a>03975                     LED_CTRL_LNKLED_OVERRIDE |
<a name="l03976"></a>03976                     LED_CTRL_1000MBPS_ON));
<a name="l03977"></a>03977     } <span class="keywordflow">else</span> {
<a name="l03978"></a>03978         tp-&gt;link_config.active_speed = SPEED_INVALID;
<a name="l03979"></a>03979         tp-&gt;link_config.active_duplex = DUPLEX_INVALID;
<a name="l03980"></a>03980         tw32(MAC_LED_CTRL, (tp-&gt;led_ctrl |
<a name="l03981"></a>03981                     LED_CTRL_LNKLED_OVERRIDE |
<a name="l03982"></a>03982                     LED_CTRL_TRAFFIC_OVERRIDE));
<a name="l03983"></a>03983     }
<a name="l03984"></a>03984 
<a name="l03985"></a>03985     <span class="keywordflow">if</span> (current_link_up != netif_carrier_ok(tp-&gt;dev)) {
<a name="l03986"></a>03986         <span class="keywordflow">if</span> (current_link_up)
<a name="l03987"></a>03987             netif_carrier_on(tp-&gt;dev);
<a name="l03988"></a>03988         <span class="keywordflow">else</span>
<a name="l03989"></a>03989             netif_carrier_off(tp-&gt;dev);
<a name="l03990"></a>03990         tg3_link_report(tp);
<a name="l03991"></a>03991     } <span class="keywordflow">else</span> {
<a name="l03992"></a>03992         u32 now_pause_cfg = tp-&gt;link_config.active_flowctrl;
<a name="l03993"></a>03993         <span class="keywordflow">if</span> (orig_pause_cfg != now_pause_cfg ||
<a name="l03994"></a>03994             orig_active_speed != tp-&gt;link_config.active_speed ||
<a name="l03995"></a>03995             orig_active_duplex != tp-&gt;link_config.active_duplex)
<a name="l03996"></a>03996             tg3_link_report(tp);
<a name="l03997"></a>03997     }
<a name="l03998"></a>03998 
<a name="l03999"></a>03999     <span class="keywordflow">return</span> 0;
<a name="l04000"></a>04000 }
<a name="l04001"></a>04001 
<a name="l04002"></a>04002 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_setup_fiber_mii_phy(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> force_reset)
<a name="l04003"></a>04003 {
<a name="l04004"></a>04004     <span class="keywordtype">int</span> current_link_up, err = 0;
<a name="l04005"></a>04005     u32 bmsr, bmcr;
<a name="l04006"></a>04006     u16 current_speed;
<a name="l04007"></a>04007     u8 current_duplex;
<a name="l04008"></a>04008     u32 local_adv, remote_adv;
<a name="l04009"></a>04009 
<a name="l04010"></a>04010     tp-&gt;mac_mode |= MAC_MODE_PORT_MODE_GMII;
<a name="l04011"></a>04011     tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l04012"></a>04012     udelay(40);
<a name="l04013"></a>04013 
<a name="l04014"></a>04014     tw32(MAC_EVENT, 0);
<a name="l04015"></a>04015 
<a name="l04016"></a>04016     tw32_f(MAC_STATUS,
<a name="l04017"></a>04017          (MAC_STATUS_SYNC_CHANGED |
<a name="l04018"></a>04018           MAC_STATUS_CFG_CHANGED |
<a name="l04019"></a>04019           MAC_STATUS_MI_COMPLETION |
<a name="l04020"></a>04020           MAC_STATUS_LNKSTATE_CHANGED));
<a name="l04021"></a>04021     udelay(40);
<a name="l04022"></a>04022 
<a name="l04023"></a>04023     <span class="keywordflow">if</span> (force_reset)
<a name="l04024"></a>04024         tg3_phy_reset(tp);
<a name="l04025"></a>04025 
<a name="l04026"></a>04026     current_link_up = 0;
<a name="l04027"></a>04027     current_speed = SPEED_INVALID;
<a name="l04028"></a>04028     current_duplex = DUPLEX_INVALID;
<a name="l04029"></a>04029 
<a name="l04030"></a>04030     err |= tg3_readphy(tp, MII_BMSR, &amp;bmsr);
<a name="l04031"></a>04031     err |= tg3_readphy(tp, MII_BMSR, &amp;bmsr);
<a name="l04032"></a>04032     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5714) {
<a name="l04033"></a>04033         <span class="keywordflow">if</span> (tr32(MAC_TX_STATUS) &amp; TX_STATUS_LINK_UP)
<a name="l04034"></a>04034             bmsr |= BMSR_LSTATUS;
<a name="l04035"></a>04035         <span class="keywordflow">else</span>
<a name="l04036"></a>04036             bmsr &amp;= ~BMSR_LSTATUS;
<a name="l04037"></a>04037     }
<a name="l04038"></a>04038 
<a name="l04039"></a>04039     err |= tg3_readphy(tp, MII_BMCR, &amp;bmcr);
<a name="l04040"></a>04040 
<a name="l04041"></a>04041     <span class="keywordflow">if</span> ((tp-&gt;link_config.autoneg == AUTONEG_ENABLE) &amp;&amp; !force_reset &amp;&amp;
<a name="l04042"></a>04042         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PARALLEL_DETECT)) {
<a name="l04043"></a>04043         <span class="comment">/* do nothing, just check for link up at the end */</span>
<a name="l04044"></a>04044     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;link_config.autoneg == AUTONEG_ENABLE) {
<a name="l04045"></a>04045         u32 adv, new_adv;
<a name="l04046"></a>04046 
<a name="l04047"></a>04047         err |= tg3_readphy(tp, MII_ADVERTISE, &amp;adv);
<a name="l04048"></a>04048         new_adv = adv &amp; ~(ADVERTISE_1000XFULL | ADVERTISE_1000XHALF |
<a name="l04049"></a>04049                   ADVERTISE_1000XPAUSE |
<a name="l04050"></a>04050                   ADVERTISE_1000XPSE_ASYM |
<a name="l04051"></a>04051                   ADVERTISE_SLCT);
<a name="l04052"></a>04052 
<a name="l04053"></a>04053         new_adv |= tg3_advert_flowctrl_1000X(tp-&gt;link_config.flowctrl);
<a name="l04054"></a>04054 
<a name="l04055"></a>04055         <span class="keywordflow">if</span> (tp-&gt;link_config.advertising &amp; ADVERTISED_1000baseT_Half)
<a name="l04056"></a>04056             new_adv |= ADVERTISE_1000XHALF;
<a name="l04057"></a>04057         <span class="keywordflow">if</span> (tp-&gt;link_config.advertising &amp; ADVERTISED_1000baseT_Full)
<a name="l04058"></a>04058             new_adv |= ADVERTISE_1000XFULL;
<a name="l04059"></a>04059 
<a name="l04060"></a>04060         <span class="keywordflow">if</span> ((new_adv != adv) || !(bmcr &amp; BMCR_ANENABLE)) {
<a name="l04061"></a>04061             tg3_writephy(tp, MII_ADVERTISE, new_adv);
<a name="l04062"></a>04062             bmcr |= BMCR_ANENABLE | BMCR_ANRESTART;
<a name="l04063"></a>04063             tg3_writephy(tp, MII_BMCR, bmcr);
<a name="l04064"></a>04064 
<a name="l04065"></a>04065             tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
<a name="l04066"></a>04066             tp-&gt;serdes_counter = SERDES_AN_TIMEOUT_5714S;
<a name="l04067"></a>04067             tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_PARALLEL_DETECT;
<a name="l04068"></a>04068 
<a name="l04069"></a>04069             <span class="keywordflow">return</span> err;
<a name="l04070"></a>04070         }
<a name="l04071"></a>04071     } <span class="keywordflow">else</span> {
<a name="l04072"></a>04072         u32 new_bmcr;
<a name="l04073"></a>04073 
<a name="l04074"></a>04074         bmcr &amp;= ~BMCR_SPEED1000;
<a name="l04075"></a>04075         new_bmcr = bmcr &amp; ~(BMCR_ANENABLE | BMCR_FULLDPLX);
<a name="l04076"></a>04076 
<a name="l04077"></a>04077         <span class="keywordflow">if</span> (tp-&gt;link_config.duplex == DUPLEX_FULL)
<a name="l04078"></a>04078             new_bmcr |= BMCR_FULLDPLX;
<a name="l04079"></a>04079 
<a name="l04080"></a>04080         <span class="keywordflow">if</span> (new_bmcr != bmcr) {
<a name="l04081"></a>04081             <span class="comment">/* BMCR_SPEED1000 is a reserved bit that needs</span>
<a name="l04082"></a>04082 <span class="comment">             * to be set on write.</span>
<a name="l04083"></a>04083 <span class="comment">             */</span>
<a name="l04084"></a>04084             new_bmcr |= BMCR_SPEED1000;
<a name="l04085"></a>04085 
<a name="l04086"></a>04086             <span class="comment">/* Force a linkdown */</span>
<a name="l04087"></a>04087             <span class="keywordflow">if</span> (netif_carrier_ok(tp-&gt;dev)) {
<a name="l04088"></a>04088                 u32 adv;
<a name="l04089"></a>04089 
<a name="l04090"></a>04090                 err |= tg3_readphy(tp, MII_ADVERTISE, &amp;adv);
<a name="l04091"></a>04091                 adv &amp;= ~(ADVERTISE_1000XFULL |
<a name="l04092"></a>04092                      ADVERTISE_1000XHALF |
<a name="l04093"></a>04093                      ADVERTISE_SLCT);
<a name="l04094"></a>04094                 tg3_writephy(tp, MII_ADVERTISE, adv);
<a name="l04095"></a>04095                 tg3_writephy(tp, MII_BMCR, bmcr |
<a name="l04096"></a>04096                                BMCR_ANRESTART |
<a name="l04097"></a>04097                                BMCR_ANENABLE);
<a name="l04098"></a>04098                 udelay(10);
<a name="l04099"></a>04099                 netif_carrier_off(tp-&gt;dev);
<a name="l04100"></a>04100             }
<a name="l04101"></a>04101             tg3_writephy(tp, MII_BMCR, new_bmcr);
<a name="l04102"></a>04102             bmcr = new_bmcr;
<a name="l04103"></a>04103             err |= tg3_readphy(tp, MII_BMSR, &amp;bmsr);
<a name="l04104"></a>04104             err |= tg3_readphy(tp, MII_BMSR, &amp;bmsr);
<a name="l04105"></a>04105             <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) ==
<a name="l04106"></a>04106                 ASIC_REV_5714) {
<a name="l04107"></a>04107                 <span class="keywordflow">if</span> (tr32(MAC_TX_STATUS) &amp; TX_STATUS_LINK_UP)
<a name="l04108"></a>04108                     bmsr |= BMSR_LSTATUS;
<a name="l04109"></a>04109                 <span class="keywordflow">else</span>
<a name="l04110"></a>04110                     bmsr &amp;= ~BMSR_LSTATUS;
<a name="l04111"></a>04111             }
<a name="l04112"></a>04112             tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_PARALLEL_DETECT;
<a name="l04113"></a>04113         }
<a name="l04114"></a>04114     }
<a name="l04115"></a>04115 
<a name="l04116"></a>04116     <span class="keywordflow">if</span> (bmsr &amp; BMSR_LSTATUS) {
<a name="l04117"></a>04117         current_speed = SPEED_1000;
<a name="l04118"></a>04118         current_link_up = 1;
<a name="l04119"></a>04119         <span class="keywordflow">if</span> (bmcr &amp; BMCR_FULLDPLX)
<a name="l04120"></a>04120             current_duplex = DUPLEX_FULL;
<a name="l04121"></a>04121         <span class="keywordflow">else</span>
<a name="l04122"></a>04122             current_duplex = DUPLEX_HALF;
<a name="l04123"></a>04123 
<a name="l04124"></a>04124         local_adv = 0;
<a name="l04125"></a>04125         remote_adv = 0;
<a name="l04126"></a>04126 
<a name="l04127"></a>04127         <span class="keywordflow">if</span> (bmcr &amp; BMCR_ANENABLE) {
<a name="l04128"></a>04128             u32 common;
<a name="l04129"></a>04129 
<a name="l04130"></a>04130             err |= tg3_readphy(tp, MII_ADVERTISE, &amp;local_adv);
<a name="l04131"></a>04131             err |= tg3_readphy(tp, MII_LPA, &amp;remote_adv);
<a name="l04132"></a>04132             common = local_adv &amp; remote_adv;
<a name="l04133"></a>04133             <span class="keywordflow">if</span> (common &amp; (ADVERTISE_1000XHALF |
<a name="l04134"></a>04134                       ADVERTISE_1000XFULL)) {
<a name="l04135"></a>04135                 <span class="keywordflow">if</span> (common &amp; ADVERTISE_1000XFULL)
<a name="l04136"></a>04136                     current_duplex = DUPLEX_FULL;
<a name="l04137"></a>04137                 <span class="keywordflow">else</span>
<a name="l04138"></a>04138                     current_duplex = DUPLEX_HALF;
<a name="l04139"></a>04139             }
<a name="l04140"></a>04140             <span class="keywordflow">else</span>
<a name="l04141"></a>04141                 current_link_up = 0;
<a name="l04142"></a>04142         }
<a name="l04143"></a>04143     }
<a name="l04144"></a>04144 
<a name="l04145"></a>04145     <span class="keywordflow">if</span> (current_link_up == 1 &amp;&amp; current_duplex == DUPLEX_FULL)
<a name="l04146"></a>04146         tg3_setup_flow_control(tp, local_adv, remote_adv);
<a name="l04147"></a>04147 
<a name="l04148"></a>04148     tp-&gt;mac_mode &amp;= ~MAC_MODE_HALF_DUPLEX;
<a name="l04149"></a>04149     <span class="keywordflow">if</span> (tp-&gt;link_config.active_duplex == DUPLEX_HALF)
<a name="l04150"></a>04150         tp-&gt;mac_mode |= MAC_MODE_HALF_DUPLEX;
<a name="l04151"></a>04151 
<a name="l04152"></a>04152     tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l04153"></a>04153     udelay(40);
<a name="l04154"></a>04154 
<a name="l04155"></a>04155     tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
<a name="l04156"></a>04156 
<a name="l04157"></a>04157     tp-&gt;link_config.active_speed = current_speed;
<a name="l04158"></a>04158     tp-&gt;link_config.active_duplex = current_duplex;
<a name="l04159"></a>04159 
<a name="l04160"></a>04160     <span class="keywordflow">if</span> (current_link_up != netif_carrier_ok(tp-&gt;dev)) {
<a name="l04161"></a>04161         <span class="keywordflow">if</span> (current_link_up)
<a name="l04162"></a>04162             netif_carrier_on(tp-&gt;dev);
<a name="l04163"></a>04163         <span class="keywordflow">else</span> {
<a name="l04164"></a>04164             netif_carrier_off(tp-&gt;dev);
<a name="l04165"></a>04165             tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_PARALLEL_DETECT;
<a name="l04166"></a>04166         }
<a name="l04167"></a>04167         tg3_link_report(tp);
<a name="l04168"></a>04168     }
<a name="l04169"></a>04169     <span class="keywordflow">return</span> err;
<a name="l04170"></a>04170 }
<a name="l04171"></a>04171 
<a name="l04172"></a>04172 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_serdes_parallel_detect(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l04173"></a>04173 {
<a name="l04174"></a>04174     <span class="keywordflow">if</span> (tp-&gt;serdes_counter) {
<a name="l04175"></a>04175         <span class="comment">/* Give autoneg time to complete. */</span>
<a name="l04176"></a>04176         tp-&gt;serdes_counter--;
<a name="l04177"></a>04177         <span class="keywordflow">return</span>;
<a name="l04178"></a>04178     }
<a name="l04179"></a>04179     <span class="keywordflow">if</span> (!netif_carrier_ok(tp-&gt;dev) &amp;&amp;
<a name="l04180"></a>04180         (tp-&gt;link_config.autoneg == AUTONEG_ENABLE)) {
<a name="l04181"></a>04181         u32 bmcr;
<a name="l04182"></a>04182 
<a name="l04183"></a>04183         tg3_readphy(tp, MII_BMCR, &amp;bmcr);
<a name="l04184"></a>04184         <span class="keywordflow">if</span> (bmcr &amp; BMCR_ANENABLE) {
<a name="l04185"></a>04185             u32 phy1, phy2;
<a name="l04186"></a>04186 
<a name="l04187"></a>04187             <span class="comment">/* Select shadow register 0x1f */</span>
<a name="l04188"></a>04188             tg3_writephy(tp, 0x1c, 0x7c00);
<a name="l04189"></a>04189             tg3_readphy(tp, 0x1c, &amp;phy1);
<a name="l04190"></a>04190 
<a name="l04191"></a>04191             <span class="comment">/* Select expansion interrupt status register */</span>
<a name="l04192"></a>04192             tg3_writephy(tp, 0x17, 0x0f01);
<a name="l04193"></a>04193             tg3_readphy(tp, 0x15, &amp;phy2);
<a name="l04194"></a>04194             tg3_readphy(tp, 0x15, &amp;phy2);
<a name="l04195"></a>04195 
<a name="l04196"></a>04196             <span class="keywordflow">if</span> ((phy1 &amp; 0x10) &amp;&amp; !(phy2 &amp; 0x20)) {
<a name="l04197"></a>04197                 <span class="comment">/* We have signal detect and not receiving</span>
<a name="l04198"></a>04198 <span class="comment">                 * config code words, link is up by parallel</span>
<a name="l04199"></a>04199 <span class="comment">                 * detection.</span>
<a name="l04200"></a>04200 <span class="comment">                 */</span>
<a name="l04201"></a>04201 
<a name="l04202"></a>04202                 bmcr &amp;= ~BMCR_ANENABLE;
<a name="l04203"></a>04203                 bmcr |= BMCR_SPEED1000 | BMCR_FULLDPLX;
<a name="l04204"></a>04204                 tg3_writephy(tp, MII_BMCR, bmcr);
<a name="l04205"></a>04205                 tp-&gt;tg3_flags2 |= TG3_FLG2_PARALLEL_DETECT;
<a name="l04206"></a>04206             }
<a name="l04207"></a>04207         }
<a name="l04208"></a>04208     }
<a name="l04209"></a>04209     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (netif_carrier_ok(tp-&gt;dev) &amp;&amp;
<a name="l04210"></a>04210          (tp-&gt;link_config.autoneg == AUTONEG_ENABLE) &amp;&amp;
<a name="l04211"></a>04211          (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PARALLEL_DETECT)) {
<a name="l04212"></a>04212         u32 phy2;
<a name="l04213"></a>04213 
<a name="l04214"></a>04214         <span class="comment">/* Select expansion interrupt status register */</span>
<a name="l04215"></a>04215         tg3_writephy(tp, 0x17, 0x0f01);
<a name="l04216"></a>04216         tg3_readphy(tp, 0x15, &amp;phy2);
<a name="l04217"></a>04217         <span class="keywordflow">if</span> (phy2 &amp; 0x20) {
<a name="l04218"></a>04218             u32 bmcr;
<a name="l04219"></a>04219 
<a name="l04220"></a>04220             <span class="comment">/* Config code words received, turn on autoneg. */</span>
<a name="l04221"></a>04221             tg3_readphy(tp, MII_BMCR, &amp;bmcr);
<a name="l04222"></a>04222             tg3_writephy(tp, MII_BMCR, bmcr | BMCR_ANENABLE);
<a name="l04223"></a>04223 
<a name="l04224"></a>04224             tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_PARALLEL_DETECT;
<a name="l04225"></a>04225 
<a name="l04226"></a>04226         }
<a name="l04227"></a>04227     }
<a name="l04228"></a>04228 }
<a name="l04229"></a>04229 
<a name="l04230"></a>04230 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_setup_phy(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> force_reset)
<a name="l04231"></a>04231 {
<a name="l04232"></a>04232     <span class="keywordtype">int</span> err;
<a name="l04233"></a>04233 
<a name="l04234"></a>04234     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES) {
<a name="l04235"></a>04235         err = tg3_setup_fiber_phy(tp, force_reset);
<a name="l04236"></a>04236     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_MII_SERDES) {
<a name="l04237"></a>04237         err = tg3_setup_fiber_mii_phy(tp, force_reset);
<a name="l04238"></a>04238     } <span class="keywordflow">else</span> {
<a name="l04239"></a>04239         err = tg3_setup_copper_phy(tp, force_reset);
<a name="l04240"></a>04240     }
<a name="l04241"></a>04241 
<a name="l04242"></a>04242     <span class="keywordflow">if</span> (GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5784_AX) {
<a name="l04243"></a>04243         u32 val, scale;
<a name="l04244"></a>04244 
<a name="l04245"></a>04245         val = tr32(TG3_CPMU_CLCK_STAT) &amp; CPMU_CLCK_STAT_MAC_CLCK_MASK;
<a name="l04246"></a>04246         <span class="keywordflow">if</span> (val == CPMU_CLCK_STAT_MAC_CLCK_62_5)
<a name="l04247"></a>04247             scale = 65;
<a name="l04248"></a>04248         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (val == CPMU_CLCK_STAT_MAC_CLCK_6_25)
<a name="l04249"></a>04249             scale = 6;
<a name="l04250"></a>04250         <span class="keywordflow">else</span>
<a name="l04251"></a>04251             scale = 12;
<a name="l04252"></a>04252 
<a name="l04253"></a>04253         val = tr32(GRC_MISC_CFG) &amp; ~GRC_MISC_CFG_PRESCALAR_MASK;
<a name="l04254"></a>04254         val |= (scale &lt;&lt; GRC_MISC_CFG_PRESCALAR_SHIFT);
<a name="l04255"></a>04255         tw32(GRC_MISC_CFG, val);
<a name="l04256"></a>04256     }
<a name="l04257"></a>04257 
<a name="l04258"></a>04258     <span class="keywordflow">if</span> (tp-&gt;link_config.active_speed == SPEED_1000 &amp;&amp;
<a name="l04259"></a>04259         tp-&gt;link_config.active_duplex == DUPLEX_HALF)
<a name="l04260"></a>04260         tw32(MAC_TX_LENGTHS,
<a name="l04261"></a>04261              ((2 &lt;&lt; TX_LENGTHS_IPG_CRS_SHIFT) |
<a name="l04262"></a>04262               (6 &lt;&lt; TX_LENGTHS_IPG_SHIFT) |
<a name="l04263"></a>04263               (0xff &lt;&lt; TX_LENGTHS_SLOT_TIME_SHIFT)));
<a name="l04264"></a>04264     <span class="keywordflow">else</span>
<a name="l04265"></a>04265         tw32(MAC_TX_LENGTHS,
<a name="l04266"></a>04266              ((2 &lt;&lt; TX_LENGTHS_IPG_CRS_SHIFT) |
<a name="l04267"></a>04267               (6 &lt;&lt; TX_LENGTHS_IPG_SHIFT) |
<a name="l04268"></a>04268               (32 &lt;&lt; TX_LENGTHS_SLOT_TIME_SHIFT)));
<a name="l04269"></a>04269 
<a name="l04270"></a>04270     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS)) {
<a name="l04271"></a>04271         <span class="keywordflow">if</span> (netif_carrier_ok(tp-&gt;dev)) {
<a name="l04272"></a>04272             tw32(HOSTCC_STAT_COAL_TICKS,
<a name="l04273"></a>04273                  tp-&gt;coal.stats_block_coalesce_usecs);
<a name="l04274"></a>04274         } <span class="keywordflow">else</span> {
<a name="l04275"></a>04275             tw32(HOSTCC_STAT_COAL_TICKS, 0);
<a name="l04276"></a>04276         }
<a name="l04277"></a>04277     }
<a name="l04278"></a>04278 
<a name="l04279"></a>04279     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_ASPM_WORKAROUND) {
<a name="l04280"></a>04280         u32 val = tr32(PCIE_PWR_MGMT_THRESH);
<a name="l04281"></a>04281         <span class="keywordflow">if</span> (!netif_carrier_ok(tp-&gt;dev))
<a name="l04282"></a>04282             val = (val &amp; ~PCIE_PWR_MGMT_L1_THRESH_MSK) |
<a name="l04283"></a>04283                   tp-&gt;pwrmgmt_thresh;
<a name="l04284"></a>04284         <span class="keywordflow">else</span>
<a name="l04285"></a>04285             val |= PCIE_PWR_MGMT_L1_THRESH_MSK;
<a name="l04286"></a>04286         tw32(PCIE_PWR_MGMT_THRESH, val);
<a name="l04287"></a>04287     }
<a name="l04288"></a>04288 
<a name="l04289"></a>04289     <span class="keywordflow">return</span> err;
<a name="l04290"></a>04290 }
<a name="l04291"></a>04291 
<a name="l04292"></a>04292 <span class="comment">/* This is called whenever we suspect that the system chipset is re-</span>
<a name="l04293"></a>04293 <span class="comment"> * ordering the sequence of MMIO to the tx send mailbox. The symptom</span>
<a name="l04294"></a>04294 <span class="comment"> * is bogus tx completions. We try to recover by setting the</span>
<a name="l04295"></a>04295 <span class="comment"> * TG3_FLAG_MBOX_WRITE_REORDER flag and resetting the chip later</span>
<a name="l04296"></a>04296 <span class="comment"> * in the workqueue.</span>
<a name="l04297"></a>04297 <span class="comment"> */</span>
<a name="l04298"></a>04298 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_tx_recover(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l04299"></a>04299 {
<a name="l04300"></a>04300     BUG_ON((tp-&gt;tg3_flags &amp; TG3_FLAG_MBOX_WRITE_REORDER) ||
<a name="l04301"></a>04301            tp-&gt;write32_tx_mbox == tg3_write_indirect_mbox);
<a name="l04302"></a>04302 
<a name="l04303"></a>04303     printk(KERN_WARNING PFX <span class="stringliteral">&quot;%s: The system may be re-ordering memory-&quot;</span>
<a name="l04304"></a>04304            <span class="stringliteral">&quot;mapped I/O cycles to the network device, attempting to &quot;</span>
<a name="l04305"></a>04305            <span class="stringliteral">&quot;recover. Please report the problem to the driver maintainer &quot;</span>
<a name="l04306"></a>04306            <span class="stringliteral">&quot;and include system chipset information.\n&quot;</span>, tp-&gt;dev-&gt;name);
<a name="l04307"></a>04307 
<a name="l04308"></a>04308     spin_lock(&amp;tp-&gt;lock);
<a name="l04309"></a>04309     tp-&gt;tg3_flags |= TG3_FLAG_TX_RECOVERY_PENDING;
<a name="l04310"></a>04310     spin_unlock(&amp;tp-&gt;lock);
<a name="l04311"></a>04311 }
<a name="l04312"></a>04312 
<a name="l04313"></a>04313 <span class="keyword">static</span> <span class="keyword">inline</span> u32 tg3_tx_avail(<span class="keyword">struct</span> <a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi)
<a name="l04314"></a>04314 {
<a name="l04315"></a>04315     smp_mb();
<a name="l04316"></a>04316     <span class="keywordflow">return</span> tnapi-&gt;tx_pending -
<a name="l04317"></a>04317            ((tnapi-&gt;tx_prod - tnapi-&gt;tx_cons) &amp; (TG3_TX_RING_SIZE - 1));
<a name="l04318"></a>04318 }
<a name="l04319"></a>04319 
<a name="l04320"></a>04320 <span class="comment">/* Tigon3 never reports partial packet sends.  So we do not</span>
<a name="l04321"></a>04321 <span class="comment"> * need special logic to handle SKBs that have not had all</span>
<a name="l04322"></a>04322 <span class="comment"> * of their frags sent yet, like SunGEM does.</span>
<a name="l04323"></a>04323 <span class="comment"> */</span>
<a name="l04324"></a>04324 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_tx(<span class="keyword">struct</span> <a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi)
<a name="l04325"></a>04325 {
<a name="l04326"></a>04326     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l04327"></a>04327     u32 hw_idx = tnapi-&gt;hw_status-&gt;idx[0].tx_consumer;
<a name="l04328"></a>04328     u32 sw_idx = tnapi-&gt;tx_cons;
<a name="l04329"></a>04329     <span class="keyword">struct </span>netdev_queue *txq;
<a name="l04330"></a>04330     <span class="keywordtype">int</span> index = tnapi - tp-&gt;napi;
<a name="l04331"></a>04331 
<a name="l04332"></a>04332     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSIX)
<a name="l04333"></a>04333         index--;
<a name="l04334"></a>04334 
<a name="l04335"></a>04335     txq = netdev_get_tx_queue(tp-&gt;dev, index);
<a name="l04336"></a>04336 
<a name="l04337"></a>04337     <span class="keywordflow">while</span> (sw_idx != hw_idx) {
<a name="l04338"></a>04338         <span class="keyword">struct </span><a class="code" href="structtx__ring__info.html">tx_ring_info</a> *ri = &amp;tnapi-&gt;tx_buffers[sw_idx];
<a name="l04339"></a>04339         <span class="keyword">struct </span>sk_buff *skb = ri-&gt;skb;
<a name="l04340"></a>04340         <span class="keywordtype">int</span> i, tx_bug = 0;
<a name="l04341"></a>04341 
<a name="l04342"></a>04342         <span class="keywordflow">if</span> (unlikely(skb == NULL)) {
<a name="l04343"></a>04343             tg3_tx_recover(tp);
<a name="l04344"></a>04344             <span class="keywordflow">return</span>;
<a name="l04345"></a>04345         }
<a name="l04346"></a>04346 
<a name="l04347"></a>04347         skb_dma_unmap(&amp;tp-&gt;pdev-&gt;dev, skb, DMA_TO_DEVICE);
<a name="l04348"></a>04348 
<a name="l04349"></a>04349         ri-&gt;skb = NULL;
<a name="l04350"></a>04350 
<a name="l04351"></a>04351         sw_idx = NEXT_TX(sw_idx);
<a name="l04352"></a>04352 
<a name="l04353"></a>04353         <span class="keywordflow">for</span> (i = 0; i &lt; skb_shinfo(skb)-&gt;nr_frags; i++) {
<a name="l04354"></a>04354             ri = &amp;tnapi-&gt;tx_buffers[sw_idx];
<a name="l04355"></a>04355             <span class="keywordflow">if</span> (unlikely(ri-&gt;skb != NULL || sw_idx == hw_idx))
<a name="l04356"></a>04356                 tx_bug = 1;
<a name="l04357"></a>04357             sw_idx = NEXT_TX(sw_idx);
<a name="l04358"></a>04358         }
<a name="l04359"></a>04359 
<a name="l04360"></a>04360         dev_kfree_skb(skb);
<a name="l04361"></a>04361 
<a name="l04362"></a>04362         <span class="keywordflow">if</span> (unlikely(tx_bug)) {
<a name="l04363"></a>04363             tg3_tx_recover(tp);
<a name="l04364"></a>04364             <span class="keywordflow">return</span>;
<a name="l04365"></a>04365         }
<a name="l04366"></a>04366     }
<a name="l04367"></a>04367 
<a name="l04368"></a>04368     tnapi-&gt;tx_cons = sw_idx;
<a name="l04369"></a>04369 
<a name="l04370"></a>04370     <span class="comment">/* Need to make the tx_cons update visible to tg3_start_xmit()</span>
<a name="l04371"></a>04371 <span class="comment">     * before checking for netif_queue_stopped().  Without the</span>
<a name="l04372"></a>04372 <span class="comment">     * memory barrier, there is a small possibility that tg3_start_xmit()</span>
<a name="l04373"></a>04373 <span class="comment">     * will miss it and cause the queue to be stopped forever.</span>
<a name="l04374"></a>04374 <span class="comment">     */</span>
<a name="l04375"></a>04375     smp_mb();
<a name="l04376"></a>04376 
<a name="l04377"></a>04377     <span class="keywordflow">if</span> (unlikely(netif_tx_queue_stopped(txq) &amp;&amp;
<a name="l04378"></a>04378              (tg3_tx_avail(tnapi) &gt; TG3_TX_WAKEUP_THRESH(tnapi)))) {
<a name="l04379"></a>04379         __netif_tx_lock(txq, smp_processor_id());
<a name="l04380"></a>04380         <span class="keywordflow">if</span> (netif_tx_queue_stopped(txq) &amp;&amp;
<a name="l04381"></a>04381             (tg3_tx_avail(tnapi) &gt; TG3_TX_WAKEUP_THRESH(tnapi)))
<a name="l04382"></a>04382             netif_tx_wake_queue(txq);
<a name="l04383"></a>04383         __netif_tx_unlock(txq);
<a name="l04384"></a>04384     }
<a name="l04385"></a>04385 }
<a name="l04386"></a>04386 
<a name="l04387"></a>04387 <span class="comment">/* Returns size of skb allocated or &lt; 0 on error.</span>
<a name="l04388"></a>04388 <span class="comment"> *</span>
<a name="l04389"></a>04389 <span class="comment"> * We only need to fill in the address because the other members</span>
<a name="l04390"></a>04390 <span class="comment"> * of the RX descriptor are invariant, see tg3_init_rings.</span>
<a name="l04391"></a>04391 <span class="comment"> *</span>
<a name="l04392"></a>04392 <span class="comment"> * Note the purposeful assymetry of cpu vs. chip accesses.  For</span>
<a name="l04393"></a>04393 <span class="comment"> * posting buffers we only dirty the first cache line of the RX</span>
<a name="l04394"></a>04394 <span class="comment"> * descriptor (containing the address).  Whereas for the RX status</span>
<a name="l04395"></a>04395 <span class="comment"> * buffers the cpu only reads the last cacheline of the RX descriptor</span>
<a name="l04396"></a>04396 <span class="comment"> * (to fetch the error flags, vlan tag, checksum, and opaque cookie).</span>
<a name="l04397"></a>04397 <span class="comment"> */</span>
<a name="l04398"></a>04398 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_alloc_rx_skb(<span class="keyword">struct</span> <a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi, u32 opaque_key,
<a name="l04399"></a>04399                 <span class="keywordtype">int</span> src_idx, u32 dest_idx_unmasked)
<a name="l04400"></a>04400 {
<a name="l04401"></a>04401     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l04402"></a>04402     <span class="keyword">struct </span><a class="code" href="structtg3__rx__buffer__desc.html">tg3_rx_buffer_desc</a> *desc;
<a name="l04403"></a>04403     <span class="keyword">struct </span><a class="code" href="structring__info.html">ring_info</a> *map, *src_map;
<a name="l04404"></a>04404     <span class="keyword">struct </span>sk_buff *skb;
<a name="l04405"></a>04405     dma_addr_t mapping;
<a name="l04406"></a>04406     <span class="keywordtype">int</span> skb_size, dest_idx;
<a name="l04407"></a>04407     <span class="keyword">struct </span><a class="code" href="structtg3__rx__prodring__set.html">tg3_rx_prodring_set</a> *tpr = &amp;tp-&gt;prodring[0];
<a name="l04408"></a>04408 
<a name="l04409"></a>04409     src_map = NULL;
<a name="l04410"></a>04410     <span class="keywordflow">switch</span> (opaque_key) {
<a name="l04411"></a>04411     <span class="keywordflow">case</span> RXD_OPAQUE_RING_STD:
<a name="l04412"></a>04412         dest_idx = dest_idx_unmasked % TG3_RX_RING_SIZE;
<a name="l04413"></a>04413         desc = &amp;tpr-&gt;rx_std[dest_idx];
<a name="l04414"></a>04414         map = &amp;tpr-&gt;rx_std_buffers[dest_idx];
<a name="l04415"></a>04415         <span class="keywordflow">if</span> (src_idx &gt;= 0)
<a name="l04416"></a>04416             src_map = &amp;tpr-&gt;rx_std_buffers[src_idx];
<a name="l04417"></a>04417         skb_size = tp-&gt;rx_pkt_map_sz;
<a name="l04418"></a>04418         <span class="keywordflow">break</span>;
<a name="l04419"></a>04419 
<a name="l04420"></a>04420     <span class="keywordflow">case</span> RXD_OPAQUE_RING_JUMBO:
<a name="l04421"></a>04421         dest_idx = dest_idx_unmasked % TG3_RX_JUMBO_RING_SIZE;
<a name="l04422"></a>04422         desc = &amp;tpr-&gt;rx_jmb[dest_idx].std;
<a name="l04423"></a>04423         map = &amp;tpr-&gt;rx_jmb_buffers[dest_idx];
<a name="l04424"></a>04424         <span class="keywordflow">if</span> (src_idx &gt;= 0)
<a name="l04425"></a>04425             src_map = &amp;tpr-&gt;rx_jmb_buffers[src_idx];
<a name="l04426"></a>04426         skb_size = TG3_RX_JMB_MAP_SZ;
<a name="l04427"></a>04427         <span class="keywordflow">break</span>;
<a name="l04428"></a>04428 
<a name="l04429"></a>04429     <span class="keywordflow">default</span>:
<a name="l04430"></a>04430         <span class="keywordflow">return</span> -EINVAL;
<a name="l04431"></a>04431     }
<a name="l04432"></a>04432 
<a name="l04433"></a>04433     <span class="comment">/* Do not overwrite any of the map or rp information</span>
<a name="l04434"></a>04434 <span class="comment">     * until we are sure we can commit to a new buffer.</span>
<a name="l04435"></a>04435 <span class="comment">     *</span>
<a name="l04436"></a>04436 <span class="comment">     * Callers depend upon this behavior and assume that</span>
<a name="l04437"></a>04437 <span class="comment">     * we leave everything unchanged if we fail.</span>
<a name="l04438"></a>04438 <span class="comment">     */</span>
<a name="l04439"></a>04439     skb = netdev_alloc_skb(tp-&gt;dev, skb_size + tp-&gt;rx_offset);
<a name="l04440"></a>04440     <span class="keywordflow">if</span> (skb == NULL)
<a name="l04441"></a>04441         <span class="keywordflow">return</span> -ENOMEM;
<a name="l04442"></a>04442 
<a name="l04443"></a>04443     skb_reserve(skb, tp-&gt;rx_offset);
<a name="l04444"></a>04444 
<a name="l04445"></a>04445     mapping = pci_map_single(tp-&gt;pdev, skb-&gt;data, skb_size,
<a name="l04446"></a>04446                  PCI_DMA_FROMDEVICE);
<a name="l04447"></a>04447 
<a name="l04448"></a>04448     map-&gt;skb = skb;
<a name="l04449"></a>04449     pci_unmap_addr_set(map, mapping, mapping);
<a name="l04450"></a>04450 
<a name="l04451"></a>04451     <span class="keywordflow">if</span> (src_map != NULL)
<a name="l04452"></a>04452         src_map-&gt;skb = NULL;
<a name="l04453"></a>04453 
<a name="l04454"></a>04454     desc-&gt;addr_hi = ((u64)mapping &gt;&gt; 32);
<a name="l04455"></a>04455     desc-&gt;addr_lo = ((u64)mapping &amp; 0xffffffff);
<a name="l04456"></a>04456 
<a name="l04457"></a>04457     <span class="keywordflow">return</span> skb_size;
<a name="l04458"></a>04458 }
<a name="l04459"></a>04459 
<a name="l04460"></a>04460 <span class="comment">/* We only need to move over in the address because the other</span>
<a name="l04461"></a>04461 <span class="comment"> * members of the RX descriptor are invariant.  See notes above</span>
<a name="l04462"></a>04462 <span class="comment"> * tg3_alloc_rx_skb for full details.</span>
<a name="l04463"></a>04463 <span class="comment"> */</span>
<a name="l04464"></a>04464 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_recycle_rx(<span class="keyword">struct</span> <a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi, u32 opaque_key,
<a name="l04465"></a>04465                <span class="keywordtype">int</span> src_idx, u32 dest_idx_unmasked)
<a name="l04466"></a>04466 {
<a name="l04467"></a>04467     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l04468"></a>04468     <span class="keyword">struct </span><a class="code" href="structtg3__rx__buffer__desc.html">tg3_rx_buffer_desc</a> *src_desc, *dest_desc;
<a name="l04469"></a>04469     <span class="keyword">struct </span><a class="code" href="structring__info.html">ring_info</a> *src_map, *dest_map;
<a name="l04470"></a>04470     <span class="keywordtype">int</span> dest_idx;
<a name="l04471"></a>04471     <span class="keyword">struct </span><a class="code" href="structtg3__rx__prodring__set.html">tg3_rx_prodring_set</a> *tpr = &amp;tp-&gt;prodring[0];
<a name="l04472"></a>04472 
<a name="l04473"></a>04473     <span class="keywordflow">switch</span> (opaque_key) {
<a name="l04474"></a>04474     <span class="keywordflow">case</span> RXD_OPAQUE_RING_STD:
<a name="l04475"></a>04475         dest_idx = dest_idx_unmasked % TG3_RX_RING_SIZE;
<a name="l04476"></a>04476         dest_desc = &amp;tpr-&gt;rx_std[dest_idx];
<a name="l04477"></a>04477         dest_map = &amp;tpr-&gt;rx_std_buffers[dest_idx];
<a name="l04478"></a>04478         src_desc = &amp;tpr-&gt;rx_std[src_idx];
<a name="l04479"></a>04479         src_map = &amp;tpr-&gt;rx_std_buffers[src_idx];
<a name="l04480"></a>04480         <span class="keywordflow">break</span>;
<a name="l04481"></a>04481 
<a name="l04482"></a>04482     <span class="keywordflow">case</span> RXD_OPAQUE_RING_JUMBO:
<a name="l04483"></a>04483         dest_idx = dest_idx_unmasked % TG3_RX_JUMBO_RING_SIZE;
<a name="l04484"></a>04484         dest_desc = &amp;tpr-&gt;rx_jmb[dest_idx].std;
<a name="l04485"></a>04485         dest_map = &amp;tpr-&gt;rx_jmb_buffers[dest_idx];
<a name="l04486"></a>04486         src_desc = &amp;tpr-&gt;rx_jmb[src_idx].std;
<a name="l04487"></a>04487         src_map = &amp;tpr-&gt;rx_jmb_buffers[src_idx];
<a name="l04488"></a>04488         <span class="keywordflow">break</span>;
<a name="l04489"></a>04489 
<a name="l04490"></a>04490     <span class="keywordflow">default</span>:
<a name="l04491"></a>04491         <span class="keywordflow">return</span>;
<a name="l04492"></a>04492     }
<a name="l04493"></a>04493 
<a name="l04494"></a>04494     dest_map-&gt;skb = src_map-&gt;skb;
<a name="l04495"></a>04495     pci_unmap_addr_set(dest_map, mapping,
<a name="l04496"></a>04496                pci_unmap_addr(src_map, mapping));
<a name="l04497"></a>04497     dest_desc-&gt;addr_hi = src_desc-&gt;addr_hi;
<a name="l04498"></a>04498     dest_desc-&gt;addr_lo = src_desc-&gt;addr_lo;
<a name="l04499"></a>04499 
<a name="l04500"></a>04500     src_map-&gt;skb = NULL;
<a name="l04501"></a>04501 }
<a name="l04502"></a>04502 
<a name="l04503"></a>04503 <span class="comment">/* The RX ring scheme is composed of multiple rings which post fresh</span>
<a name="l04504"></a>04504 <span class="comment"> * buffers to the chip, and one special ring the chip uses to report</span>
<a name="l04505"></a>04505 <span class="comment"> * status back to the host.</span>
<a name="l04506"></a>04506 <span class="comment"> *</span>
<a name="l04507"></a>04507 <span class="comment"> * The special ring reports the status of received packets to the</span>
<a name="l04508"></a>04508 <span class="comment"> * host.  The chip does not write into the original descriptor the</span>
<a name="l04509"></a>04509 <span class="comment"> * RX buffer was obtained from.  The chip simply takes the original</span>
<a name="l04510"></a>04510 <span class="comment"> * descriptor as provided by the host, updates the status and length</span>
<a name="l04511"></a>04511 <span class="comment"> * field, then writes this into the next status ring entry.</span>
<a name="l04512"></a>04512 <span class="comment"> *</span>
<a name="l04513"></a>04513 <span class="comment"> * Each ring the host uses to post buffers to the chip is described</span>
<a name="l04514"></a>04514 <span class="comment"> * by a TG3_BDINFO entry in the chips SRAM area.  When a packet arrives,</span>
<a name="l04515"></a>04515 <span class="comment"> * it is first placed into the on-chip ram.  When the packet&#39;s length</span>
<a name="l04516"></a>04516 <span class="comment"> * is known, it walks down the TG3_BDINFO entries to select the ring.</span>
<a name="l04517"></a>04517 <span class="comment"> * Each TG3_BDINFO specifies a MAXLEN field and the first TG3_BDINFO</span>
<a name="l04518"></a>04518 <span class="comment"> * which is within the range of the new packet&#39;s length is chosen.</span>
<a name="l04519"></a>04519 <span class="comment"> *</span>
<a name="l04520"></a>04520 <span class="comment"> * The &quot;separate ring for rx status&quot; scheme may sound queer, but it makes</span>
<a name="l04521"></a>04521 <span class="comment"> * sense from a cache coherency perspective.  If only the host writes</span>
<a name="l04522"></a>04522 <span class="comment"> * to the buffer post rings, and only the chip writes to the rx status</span>
<a name="l04523"></a>04523 <span class="comment"> * rings, then cache lines never move beyond shared-modified state.</span>
<a name="l04524"></a>04524 <span class="comment"> * If both the host and chip were to write into the same ring, cache line</span>
<a name="l04525"></a>04525 <span class="comment"> * eviction could occur since both entities want it in an exclusive state.</span>
<a name="l04526"></a>04526 <span class="comment"> */</span>
<a name="l04527"></a>04527 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_rx(<span class="keyword">struct</span> <a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi, <span class="keywordtype">int</span> budget)
<a name="l04528"></a>04528 {
<a name="l04529"></a>04529     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l04530"></a>04530     u32 work_mask, rx_std_posted = 0;
<a name="l04531"></a>04531     u32 sw_idx = tnapi-&gt;rx_rcb_ptr;
<a name="l04532"></a>04532     u16 hw_idx;
<a name="l04533"></a>04533     <span class="keywordtype">int</span> received;
<a name="l04534"></a>04534     <span class="keyword">struct </span><a class="code" href="structtg3__rx__prodring__set.html">tg3_rx_prodring_set</a> *tpr = &amp;tp-&gt;prodring[0];
<a name="l04535"></a>04535 
<a name="l04536"></a>04536     hw_idx = *(tnapi-&gt;rx_rcb_prod_idx);
<a name="l04537"></a>04537     <span class="comment">/*</span>
<a name="l04538"></a>04538 <span class="comment">     * We need to order the read of hw_idx and the read of</span>
<a name="l04539"></a>04539 <span class="comment">     * the opaque cookie.</span>
<a name="l04540"></a>04540 <span class="comment">     */</span>
<a name="l04541"></a>04541     rmb();
<a name="l04542"></a>04542     work_mask = 0;
<a name="l04543"></a>04543     received = 0;
<a name="l04544"></a>04544     <span class="keywordflow">while</span> (sw_idx != hw_idx &amp;&amp; budget &gt; 0) {
<a name="l04545"></a>04545         <span class="keyword">struct </span><a class="code" href="structtg3__rx__buffer__desc.html">tg3_rx_buffer_desc</a> *desc = &amp;tnapi-&gt;rx_rcb[sw_idx];
<a name="l04546"></a>04546         <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> len;
<a name="l04547"></a>04547         <span class="keyword">struct </span>sk_buff *skb;
<a name="l04548"></a>04548         dma_addr_t dma_addr;
<a name="l04549"></a>04549         u32 opaque_key, desc_idx, *post_ptr;
<a name="l04550"></a>04550 
<a name="l04551"></a>04551         desc_idx = desc-&gt;opaque &amp; RXD_OPAQUE_INDEX_MASK;
<a name="l04552"></a>04552         opaque_key = desc-&gt;opaque &amp; RXD_OPAQUE_RING_MASK;
<a name="l04553"></a>04553         <span class="keywordflow">if</span> (opaque_key == RXD_OPAQUE_RING_STD) {
<a name="l04554"></a>04554             <span class="keyword">struct </span><a class="code" href="structring__info.html">ring_info</a> *ri = &amp;tpr-&gt;rx_std_buffers[desc_idx];
<a name="l04555"></a>04555             dma_addr = pci_unmap_addr(ri, mapping);
<a name="l04556"></a>04556             skb = ri-&gt;skb;
<a name="l04557"></a>04557             post_ptr = &amp;tpr-&gt;rx_std_ptr;
<a name="l04558"></a>04558             rx_std_posted++;
<a name="l04559"></a>04559         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (opaque_key == RXD_OPAQUE_RING_JUMBO) {
<a name="l04560"></a>04560             <span class="keyword">struct </span><a class="code" href="structring__info.html">ring_info</a> *ri = &amp;tpr-&gt;rx_jmb_buffers[desc_idx];
<a name="l04561"></a>04561             dma_addr = pci_unmap_addr(ri, mapping);
<a name="l04562"></a>04562             skb = ri-&gt;skb;
<a name="l04563"></a>04563             post_ptr = &amp;tpr-&gt;rx_jmb_ptr;
<a name="l04564"></a>04564         } <span class="keywordflow">else</span>
<a name="l04565"></a>04565             <span class="keywordflow">goto</span> next_pkt_nopost;
<a name="l04566"></a>04566 
<a name="l04567"></a>04567         work_mask |= opaque_key;
<a name="l04568"></a>04568 
<a name="l04569"></a>04569         <span class="keywordflow">if</span> ((desc-&gt;err_vlan &amp; RXD_ERR_MASK) != 0 &amp;&amp;
<a name="l04570"></a>04570             (desc-&gt;err_vlan != RXD_ERR_ODD_NIBBLE_RCVD_MII)) {
<a name="l04571"></a>04571         drop_it:
<a name="l04572"></a>04572             tg3_recycle_rx(tnapi, opaque_key,
<a name="l04573"></a>04573                        desc_idx, *post_ptr);
<a name="l04574"></a>04574         drop_it_no_recycle:
<a name="l04575"></a>04575             <span class="comment">/* Other statistics kept track of by card. */</span>
<a name="l04576"></a>04576             tp-&gt;net_stats.rx_dropped++;
<a name="l04577"></a>04577             <span class="keywordflow">goto</span> next_pkt;
<a name="l04578"></a>04578         }
<a name="l04579"></a>04579 
<a name="l04580"></a>04580         len = ((desc-&gt;idx_len &amp; RXD_LEN_MASK) &gt;&gt; RXD_LEN_SHIFT) -
<a name="l04581"></a>04581               ETH_FCS_LEN;
<a name="l04582"></a>04582 
<a name="l04583"></a>04583         <span class="keywordflow">if</span> (len &gt; RX_COPY_THRESHOLD
<a name="l04584"></a>04584             &amp;&amp; tp-&gt;rx_offset == NET_IP_ALIGN
<a name="l04585"></a>04585             <span class="comment">/* rx_offset will likely not equal NET_IP_ALIGN</span>
<a name="l04586"></a>04586 <span class="comment">             * if this is a 5701 card running in PCI-X mode</span>
<a name="l04587"></a>04587 <span class="comment">             * [see tg3_get_invariants()]</span>
<a name="l04588"></a>04588 <span class="comment">             */</span>
<a name="l04589"></a>04589         ) {
<a name="l04590"></a>04590             <span class="keywordtype">int</span> skb_size;
<a name="l04591"></a>04591 
<a name="l04592"></a>04592             skb_size = tg3_alloc_rx_skb(tnapi, opaque_key,
<a name="l04593"></a>04593                             desc_idx, *post_ptr);
<a name="l04594"></a>04594             <span class="keywordflow">if</span> (skb_size &lt; 0)
<a name="l04595"></a>04595                 <span class="keywordflow">goto</span> drop_it;
<a name="l04596"></a>04596 
<a name="l04597"></a>04597             pci_unmap_single(tp-&gt;pdev, dma_addr, skb_size,
<a name="l04598"></a>04598                      PCI_DMA_FROMDEVICE);
<a name="l04599"></a>04599 
<a name="l04600"></a>04600             skb_put(skb, len);
<a name="l04601"></a>04601         } <span class="keywordflow">else</span> {
<a name="l04602"></a>04602             <span class="keyword">struct </span>sk_buff *copy_skb;
<a name="l04603"></a>04603 
<a name="l04604"></a>04604             tg3_recycle_rx(tnapi, opaque_key,
<a name="l04605"></a>04605                        desc_idx, *post_ptr);
<a name="l04606"></a>04606 
<a name="l04607"></a>04607             copy_skb = netdev_alloc_skb(tp-&gt;dev,
<a name="l04608"></a>04608                             len + TG3_RAW_IP_ALIGN);
<a name="l04609"></a>04609             <span class="keywordflow">if</span> (copy_skb == NULL)
<a name="l04610"></a>04610                 <span class="keywordflow">goto</span> drop_it_no_recycle;
<a name="l04611"></a>04611 
<a name="l04612"></a>04612             skb_reserve(copy_skb, TG3_RAW_IP_ALIGN);
<a name="l04613"></a>04613             skb_put(copy_skb, len);
<a name="l04614"></a>04614             pci_dma_sync_single_for_cpu(tp-&gt;pdev, dma_addr, len, PCI_DMA_FROMDEVICE);
<a name="l04615"></a>04615             skb_copy_from_linear_data(skb, copy_skb-&gt;data, len);
<a name="l04616"></a>04616             pci_dma_sync_single_for_device(tp-&gt;pdev, dma_addr, len, PCI_DMA_FROMDEVICE);
<a name="l04617"></a>04617 
<a name="l04618"></a>04618             <span class="comment">/* We&#39;ll reuse the original ring buffer. */</span>
<a name="l04619"></a>04619             skb = copy_skb;
<a name="l04620"></a>04620         }
<a name="l04621"></a>04621 
<a name="l04622"></a>04622         <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_RX_CHECKSUMS) &amp;&amp;
<a name="l04623"></a>04623             (desc-&gt;type_flags &amp; RXD_FLAG_TCPUDP_CSUM) &amp;&amp;
<a name="l04624"></a>04624             (((desc-&gt;ip_tcp_csum &amp; RXD_TCPCSUM_MASK)
<a name="l04625"></a>04625               &gt;&gt; RXD_TCPCSUM_SHIFT) == 0xffff))
<a name="l04626"></a>04626             skb-&gt;ip_summed = CHECKSUM_UNNECESSARY;
<a name="l04627"></a>04627         <span class="keywordflow">else</span>
<a name="l04628"></a>04628             skb-&gt;ip_summed = CHECKSUM_NONE;
<a name="l04629"></a>04629 
<a name="l04630"></a>04630         skb-&gt;protocol = eth_type_trans(skb, tp-&gt;dev);
<a name="l04631"></a>04631 
<a name="l04632"></a>04632 
<a name="l04633"></a>04633 <span class="preprocessor">        #ifdef HAVE_PF_RING</span>
<a name="l04634"></a>04634 <span class="preprocessor"></span>            {
<a name="l04635"></a>04635               <span class="keywordtype">int</span> debug = 0;
<a name="l04636"></a>04636               <span class="keyword">struct </span>pfring_hooks *hook = (<span class="keyword">struct </span>pfring_hooks*)tp-&gt;dev-&gt;pfring_ptr;
<a name="l04637"></a>04637               
<a name="l04638"></a>04638               <span class="keywordflow">if</span>(hook &amp;&amp; (hook-&gt;magic == PF_RING)) {
<a name="l04639"></a>04639                 <span class="comment">/* Wow: PF_RING is alive &amp; kickin&#39; ! */</span>
<a name="l04640"></a>04640                 <span class="keywordtype">int</span> rc;
<a name="l04641"></a>04641         
<a name="l04642"></a>04642                 <span class="keywordflow">if</span>(debug) 
<a name="l04643"></a>04643                   printk(KERN_INFO <span class="stringliteral">&quot;[PF_RING] alive [%s][len=%d]\n&quot;</span>, tp-&gt;dev-&gt;name, skb-&gt;len);
<a name="l04644"></a>04644         
<a name="l04645"></a>04645                 <span class="keywordflow">if</span>(*hook-&gt;transparent_mode != standard_linux_path) {
<a name="l04646"></a>04646                   rc = hook-&gt;ring_handler(skb, 1, 1, -1, 1);
<a name="l04647"></a>04647                   
<a name="l04648"></a>04648                   <span class="keywordflow">if</span>(rc &gt;= 1 <span class="comment">/* Packet handled by PF_RING */</span>) {
<a name="l04649"></a>04649                 <span class="keywordflow">if</span>(*hook-&gt;transparent_mode == driver2pf_ring_non_transparent) {
<a name="l04650"></a>04650                   <span class="comment">/* PF_RING has already freed the memory */</span>
<a name="l04651"></a>04651                   <span class="keywordflow">goto</span> next_pkt;
<a name="l04652"></a>04652                 }
<a name="l04653"></a>04653                   }
<a name="l04654"></a>04654                 } <span class="keywordflow">else</span> {
<a name="l04655"></a>04655                   <span class="keywordflow">if</span>(debug) printk(KERN_INFO <span class="stringliteral">&quot;[PF_RING] not present on %s\n&quot;</span>, 
<a name="l04656"></a>04656                                                                  tp-&gt;dev-&gt;name);
<a name="l04657"></a>04657                 }
<a name="l04658"></a>04658               }
<a name="l04659"></a>04659             }
<a name="l04660"></a>04660 <span class="preprocessor">        #endif</span>
<a name="l04661"></a>04661 <span class="preprocessor"></span>        
<a name="l04662"></a>04662 
<a name="l04663"></a>04663 
<a name="l04664"></a>04664 
<a name="l04665"></a>04665         <span class="keywordflow">if</span> (len &gt; (tp-&gt;dev-&gt;mtu + ETH_HLEN) &amp;&amp;
<a name="l04666"></a>04666             skb-&gt;protocol != htons(ETH_P_8021Q)) {
<a name="l04667"></a>04667             dev_kfree_skb(skb);
<a name="l04668"></a>04668             <span class="keywordflow">goto</span> next_pkt;
<a name="l04669"></a>04669         }
<a name="l04670"></a>04670 
<a name="l04671"></a>04671 <span class="preprocessor">#if TG3_VLAN_TAG_USED</span>
<a name="l04672"></a>04672 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (tp-&gt;vlgrp != NULL &amp;&amp;
<a name="l04673"></a>04673             desc-&gt;type_flags &amp; RXD_FLAG_VLAN) {
<a name="l04674"></a>04674             vlan_gro_receive(&amp;tnapi-&gt;napi, tp-&gt;vlgrp,
<a name="l04675"></a>04675                      desc-&gt;err_vlan &amp; RXD_VLAN_MASK, skb);
<a name="l04676"></a>04676         } <span class="keywordflow">else</span>
<a name="l04677"></a>04677 <span class="preprocessor">#endif</span>
<a name="l04678"></a>04678 <span class="preprocessor"></span>            napi_gro_receive(&amp;tnapi-&gt;napi, skb);
<a name="l04679"></a>04679 
<a name="l04680"></a>04680         received++;
<a name="l04681"></a>04681         budget--;
<a name="l04682"></a>04682 
<a name="l04683"></a>04683 next_pkt:
<a name="l04684"></a>04684         (*post_ptr)++;
<a name="l04685"></a>04685 
<a name="l04686"></a>04686         <span class="keywordflow">if</span> (unlikely(rx_std_posted &gt;= tp-&gt;rx_std_max_post)) {
<a name="l04687"></a>04687             u32 idx = *post_ptr % TG3_RX_RING_SIZE;
<a name="l04688"></a>04688 
<a name="l04689"></a>04689             tw32_rx_mbox(MAILBOX_RCV_STD_PROD_IDX +
<a name="l04690"></a>04690                      TG3_64BIT_REG_LOW, idx);
<a name="l04691"></a>04691             work_mask &amp;= ~RXD_OPAQUE_RING_STD;
<a name="l04692"></a>04692             rx_std_posted = 0;
<a name="l04693"></a>04693         }
<a name="l04694"></a>04694 next_pkt_nopost:
<a name="l04695"></a>04695         sw_idx++;
<a name="l04696"></a>04696         sw_idx &amp;= (TG3_RX_RCB_RING_SIZE(tp) - 1);
<a name="l04697"></a>04697 
<a name="l04698"></a>04698         <span class="comment">/* Refresh hw_idx to see if there is new work */</span>
<a name="l04699"></a>04699         <span class="keywordflow">if</span> (sw_idx == hw_idx) {
<a name="l04700"></a>04700             hw_idx = *(tnapi-&gt;rx_rcb_prod_idx);
<a name="l04701"></a>04701             rmb();
<a name="l04702"></a>04702         }
<a name="l04703"></a>04703     }
<a name="l04704"></a>04704 
<a name="l04705"></a>04705     <span class="comment">/* ACK the status ring. */</span>
<a name="l04706"></a>04706     tnapi-&gt;rx_rcb_ptr = sw_idx;
<a name="l04707"></a>04707     tw32_rx_mbox(tnapi-&gt;consmbox, sw_idx);
<a name="l04708"></a>04708 
<a name="l04709"></a>04709     <span class="comment">/* Refill RX ring(s). */</span>
<a name="l04710"></a>04710     <span class="keywordflow">if</span> (work_mask &amp; RXD_OPAQUE_RING_STD) {
<a name="l04711"></a>04711         sw_idx = tpr-&gt;rx_std_ptr % TG3_RX_RING_SIZE;
<a name="l04712"></a>04712         tw32_rx_mbox(MAILBOX_RCV_STD_PROD_IDX + TG3_64BIT_REG_LOW,
<a name="l04713"></a>04713                  sw_idx);
<a name="l04714"></a>04714     }
<a name="l04715"></a>04715     <span class="keywordflow">if</span> (work_mask &amp; RXD_OPAQUE_RING_JUMBO) {
<a name="l04716"></a>04716         sw_idx = tpr-&gt;rx_jmb_ptr % TG3_RX_JUMBO_RING_SIZE;
<a name="l04717"></a>04717         tw32_rx_mbox(MAILBOX_RCV_JUMBO_PROD_IDX + TG3_64BIT_REG_LOW,
<a name="l04718"></a>04718                  sw_idx);
<a name="l04719"></a>04719     }
<a name="l04720"></a>04720     mmiowb();
<a name="l04721"></a>04721 
<a name="l04722"></a>04722     <span class="keywordflow">return</span> received;
<a name="l04723"></a>04723 }
<a name="l04724"></a>04724 
<a name="l04725"></a>04725 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_poll_work(<span class="keyword">struct</span> <a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi, <span class="keywordtype">int</span> work_done, <span class="keywordtype">int</span> budget)
<a name="l04726"></a>04726 {
<a name="l04727"></a>04727     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l04728"></a>04728     <span class="keyword">struct </span><a class="code" href="structtg3__hw__status.html">tg3_hw_status</a> *sblk = tnapi-&gt;hw_status;
<a name="l04729"></a>04729 
<a name="l04730"></a>04730     <span class="comment">/* handle link change and other phy events */</span>
<a name="l04731"></a>04731     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp;
<a name="l04732"></a>04732           (TG3_FLAG_USE_LINKCHG_REG |
<a name="l04733"></a>04733            TG3_FLAG_POLL_SERDES))) {
<a name="l04734"></a>04734         <span class="keywordflow">if</span> (sblk-&gt;status &amp; SD_STATUS_LINK_CHG) {
<a name="l04735"></a>04735             sblk-&gt;status = SD_STATUS_UPDATED |
<a name="l04736"></a>04736                 (sblk-&gt;status &amp; ~SD_STATUS_LINK_CHG);
<a name="l04737"></a>04737             spin_lock(&amp;tp-&gt;lock);
<a name="l04738"></a>04738             <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB) {
<a name="l04739"></a>04739                 tw32_f(MAC_STATUS,
<a name="l04740"></a>04740                      (MAC_STATUS_SYNC_CHANGED |
<a name="l04741"></a>04741                       MAC_STATUS_CFG_CHANGED |
<a name="l04742"></a>04742                       MAC_STATUS_MI_COMPLETION |
<a name="l04743"></a>04743                       MAC_STATUS_LNKSTATE_CHANGED));
<a name="l04744"></a>04744                 udelay(40);
<a name="l04745"></a>04745             } <span class="keywordflow">else</span>
<a name="l04746"></a>04746                 tg3_setup_phy(tp, 0);
<a name="l04747"></a>04747             spin_unlock(&amp;tp-&gt;lock);
<a name="l04748"></a>04748         }
<a name="l04749"></a>04749     }
<a name="l04750"></a>04750 
<a name="l04751"></a>04751     <span class="comment">/* run TX completion thread */</span>
<a name="l04752"></a>04752     <span class="keywordflow">if</span> (tnapi-&gt;hw_status-&gt;idx[0].tx_consumer != tnapi-&gt;tx_cons) {
<a name="l04753"></a>04753         tg3_tx(tnapi);
<a name="l04754"></a>04754         <span class="keywordflow">if</span> (unlikely(tp-&gt;tg3_flags &amp; TG3_FLAG_TX_RECOVERY_PENDING))
<a name="l04755"></a>04755             <span class="keywordflow">return</span> work_done;
<a name="l04756"></a>04756     }
<a name="l04757"></a>04757 
<a name="l04758"></a>04758     <span class="comment">/* run RX thread, within the bounds set by NAPI.</span>
<a name="l04759"></a>04759 <span class="comment">     * All RX &quot;locking&quot; is done by ensuring outside</span>
<a name="l04760"></a>04760 <span class="comment">     * code synchronizes with tg3-&gt;napi.poll()</span>
<a name="l04761"></a>04761 <span class="comment">     */</span>
<a name="l04762"></a>04762     <span class="keywordflow">if</span> (*(tnapi-&gt;rx_rcb_prod_idx) != tnapi-&gt;rx_rcb_ptr)
<a name="l04763"></a>04763         work_done += tg3_rx(tnapi, budget - work_done);
<a name="l04764"></a>04764 
<a name="l04765"></a>04765     <span class="keywordflow">return</span> work_done;
<a name="l04766"></a>04766 }
<a name="l04767"></a>04767 
<a name="l04768"></a>04768 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_poll(<span class="keyword">struct</span> napi_struct *napi, <span class="keywordtype">int</span> budget)
<a name="l04769"></a>04769 {
<a name="l04770"></a>04770     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = container_of(napi, <span class="keyword">struct</span> <a class="code" href="structtg3__napi.html">tg3_napi</a>, napi);
<a name="l04771"></a>04771     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l04772"></a>04772     <span class="keywordtype">int</span> work_done = 0;
<a name="l04773"></a>04773     <span class="keyword">struct </span><a class="code" href="structtg3__hw__status.html">tg3_hw_status</a> *sblk = tnapi-&gt;hw_status;
<a name="l04774"></a>04774 
<a name="l04775"></a>04775     <span class="keywordflow">while</span> (1) {
<a name="l04776"></a>04776         work_done = tg3_poll_work(tnapi, work_done, budget);
<a name="l04777"></a>04777 
<a name="l04778"></a>04778         <span class="keywordflow">if</span> (unlikely(tp-&gt;tg3_flags &amp; TG3_FLAG_TX_RECOVERY_PENDING))
<a name="l04779"></a>04779             <span class="keywordflow">goto</span> tx_recovery;
<a name="l04780"></a>04780 
<a name="l04781"></a>04781         <span class="keywordflow">if</span> (unlikely(work_done &gt;= budget))
<a name="l04782"></a>04782             <span class="keywordflow">break</span>;
<a name="l04783"></a>04783 
<a name="l04784"></a>04784         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_TAGGED_STATUS) {
<a name="l04785"></a>04785             <span class="comment">/* tp-&gt;last_tag is used in tg3_int_reenable() below</span>
<a name="l04786"></a>04786 <span class="comment">             * to tell the hw how much work has been processed,</span>
<a name="l04787"></a>04787 <span class="comment">             * so we must read it before checking for more work.</span>
<a name="l04788"></a>04788 <span class="comment">             */</span>
<a name="l04789"></a>04789             tnapi-&gt;last_tag = sblk-&gt;status_tag;
<a name="l04790"></a>04790             tnapi-&gt;last_irq_tag = tnapi-&gt;last_tag;
<a name="l04791"></a>04791             rmb();
<a name="l04792"></a>04792         } <span class="keywordflow">else</span>
<a name="l04793"></a>04793             sblk-&gt;status &amp;= ~SD_STATUS_UPDATED;
<a name="l04794"></a>04794 
<a name="l04795"></a>04795         <span class="keywordflow">if</span> (likely(!tg3_has_work(tnapi))) {
<a name="l04796"></a>04796             napi_complete(napi);
<a name="l04797"></a>04797             tg3_int_reenable(tnapi);
<a name="l04798"></a>04798             <span class="keywordflow">break</span>;
<a name="l04799"></a>04799         }
<a name="l04800"></a>04800     }
<a name="l04801"></a>04801 
<a name="l04802"></a>04802     <span class="keywordflow">return</span> work_done;
<a name="l04803"></a>04803 
<a name="l04804"></a>04804 tx_recovery:
<a name="l04805"></a>04805     <span class="comment">/* work_done is guaranteed to be less than budget. */</span>
<a name="l04806"></a>04806     napi_complete(napi);
<a name="l04807"></a>04807     schedule_work(&amp;tp-&gt;reset_task);
<a name="l04808"></a>04808     <span class="keywordflow">return</span> work_done;
<a name="l04809"></a>04809 }
<a name="l04810"></a>04810 
<a name="l04811"></a>04811 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_irq_quiesce(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l04812"></a>04812 {
<a name="l04813"></a>04813     <span class="keywordtype">int</span> i;
<a name="l04814"></a>04814 
<a name="l04815"></a>04815     BUG_ON(tp-&gt;irq_sync);
<a name="l04816"></a>04816 
<a name="l04817"></a>04817     tp-&gt;irq_sync = 1;
<a name="l04818"></a>04818     smp_mb();
<a name="l04819"></a>04819 
<a name="l04820"></a>04820     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_cnt; i++)
<a name="l04821"></a>04821         synchronize_irq(tp-&gt;napi[i].irq_vec);
<a name="l04822"></a>04822 }
<a name="l04823"></a>04823 
<a name="l04824"></a>04824 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> tg3_irq_sync(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l04825"></a>04825 {
<a name="l04826"></a>04826     <span class="keywordflow">return</span> tp-&gt;irq_sync;
<a name="l04827"></a>04827 }
<a name="l04828"></a>04828 
<a name="l04829"></a>04829 <span class="comment">/* Fully shutdown all tg3 driver activity elsewhere in the system.</span>
<a name="l04830"></a>04830 <span class="comment"> * If irq_sync is non-zero, then the IRQ handler must be synchronized</span>
<a name="l04831"></a>04831 <span class="comment"> * with as well.  Most of the time, this is not necessary except when</span>
<a name="l04832"></a>04832 <span class="comment"> * shutting down the device.</span>
<a name="l04833"></a>04833 <span class="comment"> */</span>
<a name="l04834"></a>04834 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> tg3_full_lock(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> irq_sync)
<a name="l04835"></a>04835 {
<a name="l04836"></a>04836     spin_lock_bh(&amp;tp-&gt;lock);
<a name="l04837"></a>04837     <span class="keywordflow">if</span> (irq_sync)
<a name="l04838"></a>04838         tg3_irq_quiesce(tp);
<a name="l04839"></a>04839 }
<a name="l04840"></a>04840 
<a name="l04841"></a>04841 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> tg3_full_unlock(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l04842"></a>04842 {
<a name="l04843"></a>04843     spin_unlock_bh(&amp;tp-&gt;lock);
<a name="l04844"></a>04844 }
<a name="l04845"></a>04845 
<a name="l04846"></a>04846 <span class="comment">/* One-shot MSI handler - Chip automatically disables interrupt</span>
<a name="l04847"></a>04847 <span class="comment"> * after sending MSI so driver doesn&#39;t have to do it.</span>
<a name="l04848"></a>04848 <span class="comment"> */</span>
<a name="l04849"></a>04849 <span class="keyword">static</span> irqreturn_t tg3_msi_1shot(<span class="keywordtype">int</span> irq, <span class="keywordtype">void</span> *dev_id)
<a name="l04850"></a>04850 {
<a name="l04851"></a>04851     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = dev_id;
<a name="l04852"></a>04852     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l04853"></a>04853 
<a name="l04854"></a>04854     prefetch(tnapi-&gt;hw_status);
<a name="l04855"></a>04855     <span class="keywordflow">if</span> (tnapi-&gt;rx_rcb)
<a name="l04856"></a>04856         prefetch(&amp;tnapi-&gt;rx_rcb[tnapi-&gt;rx_rcb_ptr]);
<a name="l04857"></a>04857 
<a name="l04858"></a>04858     <span class="keywordflow">if</span> (likely(!tg3_irq_sync(tp)))
<a name="l04859"></a>04859         napi_schedule(&amp;tnapi-&gt;napi);
<a name="l04860"></a>04860 
<a name="l04861"></a>04861     <span class="keywordflow">return</span> IRQ_HANDLED;
<a name="l04862"></a>04862 }
<a name="l04863"></a>04863 
<a name="l04864"></a>04864 <span class="comment">/* MSI ISR - No need to check for interrupt sharing and no need to</span>
<a name="l04865"></a>04865 <span class="comment"> * flush status block and interrupt mailbox. PCI ordering rules</span>
<a name="l04866"></a>04866 <span class="comment"> * guarantee that MSI will arrive after the status block.</span>
<a name="l04867"></a>04867 <span class="comment"> */</span>
<a name="l04868"></a>04868 <span class="keyword">static</span> irqreturn_t tg3_msi(<span class="keywordtype">int</span> irq, <span class="keywordtype">void</span> *dev_id)
<a name="l04869"></a>04869 {
<a name="l04870"></a>04870     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = dev_id;
<a name="l04871"></a>04871     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l04872"></a>04872 
<a name="l04873"></a>04873     prefetch(tnapi-&gt;hw_status);
<a name="l04874"></a>04874     <span class="keywordflow">if</span> (tnapi-&gt;rx_rcb)
<a name="l04875"></a>04875         prefetch(&amp;tnapi-&gt;rx_rcb[tnapi-&gt;rx_rcb_ptr]);
<a name="l04876"></a>04876     <span class="comment">/*</span>
<a name="l04877"></a>04877 <span class="comment">     * Writing any value to intr-mbox-0 clears PCI INTA# and</span>
<a name="l04878"></a>04878 <span class="comment">     * chip-internal interrupt pending events.</span>
<a name="l04879"></a>04879 <span class="comment">     * Writing non-zero to intr-mbox-0 additional tells the</span>
<a name="l04880"></a>04880 <span class="comment">     * NIC to stop sending us irqs, engaging &quot;in-intr-handler&quot;</span>
<a name="l04881"></a>04881 <span class="comment">     * event coalescing.</span>
<a name="l04882"></a>04882 <span class="comment">     */</span>
<a name="l04883"></a>04883     tw32_mailbox(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
<a name="l04884"></a>04884     <span class="keywordflow">if</span> (likely(!tg3_irq_sync(tp)))
<a name="l04885"></a>04885         napi_schedule(&amp;tnapi-&gt;napi);
<a name="l04886"></a>04886 
<a name="l04887"></a>04887     <span class="keywordflow">return</span> IRQ_RETVAL(1);
<a name="l04888"></a>04888 }
<a name="l04889"></a>04889 
<a name="l04890"></a>04890 <span class="keyword">static</span> irqreturn_t tg3_interrupt(<span class="keywordtype">int</span> irq, <span class="keywordtype">void</span> *dev_id)
<a name="l04891"></a>04891 {
<a name="l04892"></a>04892     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = dev_id;
<a name="l04893"></a>04893     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l04894"></a>04894     <span class="keyword">struct </span><a class="code" href="structtg3__hw__status.html">tg3_hw_status</a> *sblk = tnapi-&gt;hw_status;
<a name="l04895"></a>04895     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> handled = 1;
<a name="l04896"></a>04896 
<a name="l04897"></a>04897     <span class="comment">/* In INTx mode, it is possible for the interrupt to arrive at</span>
<a name="l04898"></a>04898 <span class="comment">     * the CPU before the status block posted prior to the interrupt.</span>
<a name="l04899"></a>04899 <span class="comment">     * Reading the PCI State register will confirm whether the</span>
<a name="l04900"></a>04900 <span class="comment">     * interrupt is ours and will flush the status block.</span>
<a name="l04901"></a>04901 <span class="comment">     */</span>
<a name="l04902"></a>04902     <span class="keywordflow">if</span> (unlikely(!(sblk-&gt;status &amp; SD_STATUS_UPDATED))) {
<a name="l04903"></a>04903         <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_CHIP_RESETTING) ||
<a name="l04904"></a>04904             (tr32(TG3PCI_PCISTATE) &amp; PCISTATE_INT_NOT_ACTIVE)) {
<a name="l04905"></a>04905             handled = 0;
<a name="l04906"></a>04906             <span class="keywordflow">goto</span> out;
<a name="l04907"></a>04907         }
<a name="l04908"></a>04908     }
<a name="l04909"></a>04909 
<a name="l04910"></a>04910     <span class="comment">/*</span>
<a name="l04911"></a>04911 <span class="comment">     * Writing any value to intr-mbox-0 clears PCI INTA# and</span>
<a name="l04912"></a>04912 <span class="comment">     * chip-internal interrupt pending events.</span>
<a name="l04913"></a>04913 <span class="comment">     * Writing non-zero to intr-mbox-0 additional tells the</span>
<a name="l04914"></a>04914 <span class="comment">     * NIC to stop sending us irqs, engaging &quot;in-intr-handler&quot;</span>
<a name="l04915"></a>04915 <span class="comment">     * event coalescing.</span>
<a name="l04916"></a>04916 <span class="comment">     *</span>
<a name="l04917"></a>04917 <span class="comment">     * Flush the mailbox to de-assert the IRQ immediately to prevent</span>
<a name="l04918"></a>04918 <span class="comment">     * spurious interrupts.  The flush impacts performance but</span>
<a name="l04919"></a>04919 <span class="comment">     * excessive spurious interrupts can be worse in some cases.</span>
<a name="l04920"></a>04920 <span class="comment">     */</span>
<a name="l04921"></a>04921     tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
<a name="l04922"></a>04922     <span class="keywordflow">if</span> (tg3_irq_sync(tp))
<a name="l04923"></a>04923         <span class="keywordflow">goto</span> out;
<a name="l04924"></a>04924     sblk-&gt;status &amp;= ~SD_STATUS_UPDATED;
<a name="l04925"></a>04925     <span class="keywordflow">if</span> (likely(tg3_has_work(tnapi))) {
<a name="l04926"></a>04926         prefetch(&amp;tnapi-&gt;rx_rcb[tnapi-&gt;rx_rcb_ptr]);
<a name="l04927"></a>04927         napi_schedule(&amp;tnapi-&gt;napi);
<a name="l04928"></a>04928     } <span class="keywordflow">else</span> {
<a name="l04929"></a>04929         <span class="comment">/* No work, shared interrupt perhaps?  re-enable</span>
<a name="l04930"></a>04930 <span class="comment">         * interrupts, and flush that PCI write</span>
<a name="l04931"></a>04931 <span class="comment">         */</span>
<a name="l04932"></a>04932         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
<a name="l04933"></a>04933                    0x00000000);
<a name="l04934"></a>04934     }
<a name="l04935"></a>04935 out:
<a name="l04936"></a>04936     <span class="keywordflow">return</span> IRQ_RETVAL(handled);
<a name="l04937"></a>04937 }
<a name="l04938"></a>04938 
<a name="l04939"></a>04939 <span class="keyword">static</span> irqreturn_t tg3_interrupt_tagged(<span class="keywordtype">int</span> irq, <span class="keywordtype">void</span> *dev_id)
<a name="l04940"></a>04940 {
<a name="l04941"></a>04941     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = dev_id;
<a name="l04942"></a>04942     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l04943"></a>04943     <span class="keyword">struct </span><a class="code" href="structtg3__hw__status.html">tg3_hw_status</a> *sblk = tnapi-&gt;hw_status;
<a name="l04944"></a>04944     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> handled = 1;
<a name="l04945"></a>04945 
<a name="l04946"></a>04946     <span class="comment">/* In INTx mode, it is possible for the interrupt to arrive at</span>
<a name="l04947"></a>04947 <span class="comment">     * the CPU before the status block posted prior to the interrupt.</span>
<a name="l04948"></a>04948 <span class="comment">     * Reading the PCI State register will confirm whether the</span>
<a name="l04949"></a>04949 <span class="comment">     * interrupt is ours and will flush the status block.</span>
<a name="l04950"></a>04950 <span class="comment">     */</span>
<a name="l04951"></a>04951     <span class="keywordflow">if</span> (unlikely(sblk-&gt;status_tag == tnapi-&gt;last_irq_tag)) {
<a name="l04952"></a>04952         <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_CHIP_RESETTING) ||
<a name="l04953"></a>04953             (tr32(TG3PCI_PCISTATE) &amp; PCISTATE_INT_NOT_ACTIVE)) {
<a name="l04954"></a>04954             handled = 0;
<a name="l04955"></a>04955             <span class="keywordflow">goto</span> out;
<a name="l04956"></a>04956         }
<a name="l04957"></a>04957     }
<a name="l04958"></a>04958 
<a name="l04959"></a>04959     <span class="comment">/*</span>
<a name="l04960"></a>04960 <span class="comment">     * writing any value to intr-mbox-0 clears PCI INTA# and</span>
<a name="l04961"></a>04961 <span class="comment">     * chip-internal interrupt pending events.</span>
<a name="l04962"></a>04962 <span class="comment">     * writing non-zero to intr-mbox-0 additional tells the</span>
<a name="l04963"></a>04963 <span class="comment">     * NIC to stop sending us irqs, engaging &quot;in-intr-handler&quot;</span>
<a name="l04964"></a>04964 <span class="comment">     * event coalescing.</span>
<a name="l04965"></a>04965 <span class="comment">     *</span>
<a name="l04966"></a>04966 <span class="comment">     * Flush the mailbox to de-assert the IRQ immediately to prevent</span>
<a name="l04967"></a>04967 <span class="comment">     * spurious interrupts.  The flush impacts performance but</span>
<a name="l04968"></a>04968 <span class="comment">     * excessive spurious interrupts can be worse in some cases.</span>
<a name="l04969"></a>04969 <span class="comment">     */</span>
<a name="l04970"></a>04970     tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
<a name="l04971"></a>04971 
<a name="l04972"></a>04972     <span class="comment">/*</span>
<a name="l04973"></a>04973 <span class="comment">     * In a shared interrupt configuration, sometimes other devices&#39;</span>
<a name="l04974"></a>04974 <span class="comment">     * interrupts will scream.  We record the current status tag here</span>
<a name="l04975"></a>04975 <span class="comment">     * so that the above check can report that the screaming interrupts</span>
<a name="l04976"></a>04976 <span class="comment">     * are unhandled.  Eventually they will be silenced.</span>
<a name="l04977"></a>04977 <span class="comment">     */</span>
<a name="l04978"></a>04978     tnapi-&gt;last_irq_tag = sblk-&gt;status_tag;
<a name="l04979"></a>04979 
<a name="l04980"></a>04980     <span class="keywordflow">if</span> (tg3_irq_sync(tp))
<a name="l04981"></a>04981         <span class="keywordflow">goto</span> out;
<a name="l04982"></a>04982 
<a name="l04983"></a>04983     prefetch(&amp;tnapi-&gt;rx_rcb[tnapi-&gt;rx_rcb_ptr]);
<a name="l04984"></a>04984 
<a name="l04985"></a>04985     napi_schedule(&amp;tnapi-&gt;napi);
<a name="l04986"></a>04986 
<a name="l04987"></a>04987 out:
<a name="l04988"></a>04988     <span class="keywordflow">return</span> IRQ_RETVAL(handled);
<a name="l04989"></a>04989 }
<a name="l04990"></a>04990 
<a name="l04991"></a>04991 <span class="comment">/* ISR for interrupt test */</span>
<a name="l04992"></a>04992 <span class="keyword">static</span> irqreturn_t tg3_test_isr(<span class="keywordtype">int</span> irq, <span class="keywordtype">void</span> *dev_id)
<a name="l04993"></a>04993 {
<a name="l04994"></a>04994     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = dev_id;
<a name="l04995"></a>04995     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = tnapi-&gt;tp;
<a name="l04996"></a>04996     <span class="keyword">struct </span><a class="code" href="structtg3__hw__status.html">tg3_hw_status</a> *sblk = tnapi-&gt;hw_status;
<a name="l04997"></a>04997 
<a name="l04998"></a>04998     <span class="keywordflow">if</span> ((sblk-&gt;status &amp; SD_STATUS_UPDATED) ||
<a name="l04999"></a>04999         !(tr32(TG3PCI_PCISTATE) &amp; PCISTATE_INT_NOT_ACTIVE)) {
<a name="l05000"></a>05000         tg3_disable_ints(tp);
<a name="l05001"></a>05001         <span class="keywordflow">return</span> IRQ_RETVAL(1);
<a name="l05002"></a>05002     }
<a name="l05003"></a>05003     <span class="keywordflow">return</span> IRQ_RETVAL(0);
<a name="l05004"></a>05004 }
<a name="l05005"></a>05005 
<a name="l05006"></a>05006 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_init_hw(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *, <span class="keywordtype">int</span>);
<a name="l05007"></a>05007 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_halt(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *, <span class="keywordtype">int</span>, <span class="keywordtype">int</span>);
<a name="l05008"></a>05008 
<a name="l05009"></a>05009 <span class="comment">/* Restart hardware after configuration changes, self-test, etc.</span>
<a name="l05010"></a>05010 <span class="comment"> * Invoked with tp-&gt;lock held.</span>
<a name="l05011"></a>05011 <span class="comment"> */</span>
<a name="l05012"></a>05012 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_restart_hw(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> reset_phy)
<a name="l05013"></a>05013     __releases(tp-&gt;lock)
<a name="l05014"></a>05014     __acquires(tp-&gt;lock)
<a name="l05015"></a>05015 {
<a name="l05016"></a>05016     <span class="keywordtype">int</span> err;
<a name="l05017"></a>05017 
<a name="l05018"></a>05018     err = tg3_init_hw(tp, reset_phy);
<a name="l05019"></a>05019     <span class="keywordflow">if</span> (err) {
<a name="l05020"></a>05020         printk(KERN_ERR PFX <span class="stringliteral">&quot;%s: Failed to re-initialize device, &quot;</span>
<a name="l05021"></a>05021                <span class="stringliteral">&quot;aborting.\n&quot;</span>, tp-&gt;dev-&gt;name);
<a name="l05022"></a>05022         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
<a name="l05023"></a>05023         tg3_full_unlock(tp);
<a name="l05024"></a>05024         del_timer_sync(&amp;tp-&gt;timer);
<a name="l05025"></a>05025         tp-&gt;irq_sync = 0;
<a name="l05026"></a>05026         tg3_napi_enable(tp);
<a name="l05027"></a>05027         dev_close(tp-&gt;dev);
<a name="l05028"></a>05028         tg3_full_lock(tp, 0);
<a name="l05029"></a>05029     }
<a name="l05030"></a>05030     <span class="keywordflow">return</span> err;
<a name="l05031"></a>05031 }
<a name="l05032"></a>05032 
<a name="l05033"></a>05033 <span class="preprocessor">#ifdef CONFIG_NET_POLL_CONTROLLER</span>
<a name="l05034"></a>05034 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span> tg3_poll_controller(<span class="keyword">struct</span> net_device *dev)
<a name="l05035"></a>05035 {
<a name="l05036"></a>05036     <span class="keywordtype">int</span> i;
<a name="l05037"></a>05037     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l05038"></a>05038 
<a name="l05039"></a>05039     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_cnt; i++)
<a name="l05040"></a>05040         tg3_interrupt(tp-&gt;napi[i].irq_vec, dev);
<a name="l05041"></a>05041 }
<a name="l05042"></a>05042 <span class="preprocessor">#endif</span>
<a name="l05043"></a>05043 <span class="preprocessor"></span>
<a name="l05044"></a>05044 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_reset_task(<span class="keyword">struct</span> work_struct *work)
<a name="l05045"></a>05045 {
<a name="l05046"></a>05046     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = container_of(work, <span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a>, reset_task);
<a name="l05047"></a>05047     <span class="keywordtype">int</span> err;
<a name="l05048"></a>05048     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> restart_timer;
<a name="l05049"></a>05049 
<a name="l05050"></a>05050     tg3_full_lock(tp, 0);
<a name="l05051"></a>05051 
<a name="l05052"></a>05052     <span class="keywordflow">if</span> (!netif_running(tp-&gt;dev)) {
<a name="l05053"></a>05053         tg3_full_unlock(tp);
<a name="l05054"></a>05054         <span class="keywordflow">return</span>;
<a name="l05055"></a>05055     }
<a name="l05056"></a>05056 
<a name="l05057"></a>05057     tg3_full_unlock(tp);
<a name="l05058"></a>05058 
<a name="l05059"></a>05059     tg3_phy_stop(tp);
<a name="l05060"></a>05060 
<a name="l05061"></a>05061     tg3_netif_stop(tp);
<a name="l05062"></a>05062 
<a name="l05063"></a>05063     tg3_full_lock(tp, 1);
<a name="l05064"></a>05064 
<a name="l05065"></a>05065     restart_timer = tp-&gt;tg3_flags2 &amp; TG3_FLG2_RESTART_TIMER;
<a name="l05066"></a>05066     tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_RESTART_TIMER;
<a name="l05067"></a>05067 
<a name="l05068"></a>05068     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_TX_RECOVERY_PENDING) {
<a name="l05069"></a>05069         tp-&gt;write32_tx_mbox = tg3_write32_tx_mbox;
<a name="l05070"></a>05070         tp-&gt;write32_rx_mbox = tg3_write_flush_reg32;
<a name="l05071"></a>05071         tp-&gt;tg3_flags |= TG3_FLAG_MBOX_WRITE_REORDER;
<a name="l05072"></a>05072         tp-&gt;tg3_flags &amp;= ~TG3_FLAG_TX_RECOVERY_PENDING;
<a name="l05073"></a>05073     }
<a name="l05074"></a>05074 
<a name="l05075"></a>05075     tg3_halt(tp, RESET_KIND_SHUTDOWN, 0);
<a name="l05076"></a>05076     err = tg3_init_hw(tp, 1);
<a name="l05077"></a>05077     <span class="keywordflow">if</span> (err)
<a name="l05078"></a>05078         <span class="keywordflow">goto</span> out;
<a name="l05079"></a>05079 
<a name="l05080"></a>05080     tg3_netif_start(tp);
<a name="l05081"></a>05081 
<a name="l05082"></a>05082     <span class="keywordflow">if</span> (restart_timer)
<a name="l05083"></a>05083         mod_timer(&amp;tp-&gt;timer, jiffies + 1);
<a name="l05084"></a>05084 
<a name="l05085"></a>05085 out:
<a name="l05086"></a>05086     tg3_full_unlock(tp);
<a name="l05087"></a>05087 
<a name="l05088"></a>05088     <span class="keywordflow">if</span> (!err)
<a name="l05089"></a>05089         tg3_phy_start(tp);
<a name="l05090"></a>05090 }
<a name="l05091"></a>05091 
<a name="l05092"></a>05092 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_dump_short_state(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l05093"></a>05093 {
<a name="l05094"></a>05094     printk(KERN_ERR PFX <span class="stringliteral">&quot;DEBUG: MAC_TX_STATUS[%08x] MAC_RX_STATUS[%08x]\n&quot;</span>,
<a name="l05095"></a>05095            tr32(MAC_TX_STATUS), tr32(MAC_RX_STATUS));
<a name="l05096"></a>05096     printk(KERN_ERR PFX <span class="stringliteral">&quot;DEBUG: RDMAC_STATUS[%08x] WDMAC_STATUS[%08x]\n&quot;</span>,
<a name="l05097"></a>05097            tr32(RDMAC_STATUS), tr32(WDMAC_STATUS));
<a name="l05098"></a>05098 }
<a name="l05099"></a>05099 
<a name="l05100"></a>05100 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_tx_timeout(<span class="keyword">struct</span> net_device *dev)
<a name="l05101"></a>05101 {
<a name="l05102"></a>05102     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l05103"></a>05103 
<a name="l05104"></a>05104     <span class="keywordflow">if</span> (netif_msg_tx_err(tp)) {
<a name="l05105"></a>05105         printk(KERN_ERR PFX <span class="stringliteral">&quot;%s: transmit timed out, resetting\n&quot;</span>,
<a name="l05106"></a>05106                dev-&gt;name);
<a name="l05107"></a>05107         tg3_dump_short_state(tp);
<a name="l05108"></a>05108     }
<a name="l05109"></a>05109 
<a name="l05110"></a>05110     schedule_work(&amp;tp-&gt;reset_task);
<a name="l05111"></a>05111 }
<a name="l05112"></a>05112 
<a name="l05113"></a>05113 <span class="comment">/* Test for DMA buffers crossing any 4GB boundaries: 4G, 8G, etc */</span>
<a name="l05114"></a>05114 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> tg3_4g_overflow_test(dma_addr_t mapping, <span class="keywordtype">int</span> len)
<a name="l05115"></a>05115 {
<a name="l05116"></a>05116     u32 base = (u32) mapping &amp; 0xffffffff;
<a name="l05117"></a>05117 
<a name="l05118"></a>05118     <span class="keywordflow">return</span> ((base &gt; 0xffffdcc0) &amp;&amp;
<a name="l05119"></a>05119         (base + len + 8 &lt; base));
<a name="l05120"></a>05120 }
<a name="l05121"></a>05121 
<a name="l05122"></a>05122 <span class="comment">/* Test for DMA addresses &gt; 40-bit */</span>
<a name="l05123"></a>05123 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> tg3_40bit_overflow_test(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, dma_addr_t mapping,
<a name="l05124"></a>05124                       <span class="keywordtype">int</span> len)
<a name="l05125"></a>05125 {
<a name="l05126"></a>05126 <span class="preprocessor">#if defined(CONFIG_HIGHMEM) &amp;&amp; (BITS_PER_LONG == 64)</span>
<a name="l05127"></a>05127 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_40BIT_DMA_BUG)
<a name="l05128"></a>05128         <span class="keywordflow">return</span> (((u64) mapping + len) &gt; DMA_BIT_MASK(40));
<a name="l05129"></a>05129     <span class="keywordflow">return</span> 0;
<a name="l05130"></a>05130 <span class="preprocessor">#else</span>
<a name="l05131"></a>05131 <span class="preprocessor"></span>    <span class="keywordflow">return</span> 0;
<a name="l05132"></a>05132 <span class="preprocessor">#endif</span>
<a name="l05133"></a>05133 <span class="preprocessor"></span>}
<a name="l05134"></a>05134 
<a name="l05135"></a>05135 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_set_txd(<span class="keyword">struct</span> <a class="code" href="structtg3__napi.html">tg3_napi</a> *, <span class="keywordtype">int</span>, dma_addr_t, <span class="keywordtype">int</span>, u32, u32);
<a name="l05136"></a>05136 
<a name="l05137"></a>05137 <span class="comment">/* Workaround 4GB and 40-bit hardware DMA bugs. */</span>
<a name="l05138"></a>05138 <span class="keyword">static</span> <span class="keywordtype">int</span> tigon3_dma_hwbug_workaround(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keyword">struct</span> sk_buff *skb,
<a name="l05139"></a>05139                        u32 last_plus_one, u32 *start,
<a name="l05140"></a>05140                        u32 base_flags, u32 mss)
<a name="l05141"></a>05141 {
<a name="l05142"></a>05142     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[0];
<a name="l05143"></a>05143     <span class="keyword">struct </span>sk_buff *new_skb;
<a name="l05144"></a>05144     dma_addr_t new_addr = 0;
<a name="l05145"></a>05145     u32 <a class="code" href="structentry.html">entry</a> = *start;
<a name="l05146"></a>05146     <span class="keywordtype">int</span> i, ret = 0;
<a name="l05147"></a>05147 
<a name="l05148"></a>05148     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5701)
<a name="l05149"></a>05149         new_skb = skb_copy(skb, GFP_ATOMIC);
<a name="l05150"></a>05150     <span class="keywordflow">else</span> {
<a name="l05151"></a>05151         <span class="keywordtype">int</span> more_headroom = 4 - ((<span class="keywordtype">unsigned</span> long)skb-&gt;data &amp; 3);
<a name="l05152"></a>05152 
<a name="l05153"></a>05153         new_skb = skb_copy_expand(skb,
<a name="l05154"></a>05154                       skb_headroom(skb) + more_headroom,
<a name="l05155"></a>05155                       skb_tailroom(skb), GFP_ATOMIC);
<a name="l05156"></a>05156     }
<a name="l05157"></a>05157 
<a name="l05158"></a>05158     <span class="keywordflow">if</span> (!new_skb) {
<a name="l05159"></a>05159         ret = -1;
<a name="l05160"></a>05160     } <span class="keywordflow">else</span> {
<a name="l05161"></a>05161         <span class="comment">/* New SKB is guaranteed to be linear. */</span>
<a name="l05162"></a>05162         entry = *start;
<a name="l05163"></a>05163         ret = skb_dma_map(&amp;tp-&gt;pdev-&gt;dev, new_skb, DMA_TO_DEVICE);
<a name="l05164"></a>05164         new_addr = skb_shinfo(new_skb)-&gt;dma_head;
<a name="l05165"></a>05165 
<a name="l05166"></a>05166         <span class="comment">/* Make sure new skb does not cross any 4G boundaries.</span>
<a name="l05167"></a>05167 <span class="comment">         * Drop the packet if it does.</span>
<a name="l05168"></a>05168 <span class="comment">         */</span>
<a name="l05169"></a>05169         <span class="keywordflow">if</span> (ret || tg3_4g_overflow_test(new_addr, new_skb-&gt;len)) {
<a name="l05170"></a>05170             <span class="keywordflow">if</span> (!ret)
<a name="l05171"></a>05171                 skb_dma_unmap(&amp;tp-&gt;pdev-&gt;dev, new_skb,
<a name="l05172"></a>05172                           DMA_TO_DEVICE);
<a name="l05173"></a>05173             ret = -1;
<a name="l05174"></a>05174             dev_kfree_skb(new_skb);
<a name="l05175"></a>05175             new_skb = NULL;
<a name="l05176"></a>05176         } <span class="keywordflow">else</span> {
<a name="l05177"></a>05177             tg3_set_txd(tnapi, entry, new_addr, new_skb-&gt;len,
<a name="l05178"></a>05178                     base_flags, 1 | (mss &lt;&lt; 1));
<a name="l05179"></a>05179             *start = NEXT_TX(entry);
<a name="l05180"></a>05180         }
<a name="l05181"></a>05181     }
<a name="l05182"></a>05182 
<a name="l05183"></a>05183     <span class="comment">/* Now clean up the sw ring entries. */</span>
<a name="l05184"></a>05184     i = 0;
<a name="l05185"></a>05185     <span class="keywordflow">while</span> (entry != last_plus_one) {
<a name="l05186"></a>05186         <span class="keywordflow">if</span> (i == 0)
<a name="l05187"></a>05187             tnapi-&gt;tx_buffers[entry].skb = new_skb;
<a name="l05188"></a>05188         <span class="keywordflow">else</span>
<a name="l05189"></a>05189             tnapi-&gt;tx_buffers[entry].skb = NULL;
<a name="l05190"></a>05190         entry = NEXT_TX(entry);
<a name="l05191"></a>05191         i++;
<a name="l05192"></a>05192     }
<a name="l05193"></a>05193 
<a name="l05194"></a>05194     skb_dma_unmap(&amp;tp-&gt;pdev-&gt;dev, skb, DMA_TO_DEVICE);
<a name="l05195"></a>05195     dev_kfree_skb(skb);
<a name="l05196"></a>05196 
<a name="l05197"></a>05197     <span class="keywordflow">return</span> ret;
<a name="l05198"></a>05198 }
<a name="l05199"></a>05199 
<a name="l05200"></a>05200 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_set_txd(<span class="keyword">struct</span> <a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi, <span class="keywordtype">int</span> entry,
<a name="l05201"></a>05201             dma_addr_t mapping, <span class="keywordtype">int</span> len, u32 flags,
<a name="l05202"></a>05202             u32 mss_and_is_end)
<a name="l05203"></a>05203 {
<a name="l05204"></a>05204     <span class="keyword">struct </span><a class="code" href="structtg3__tx__buffer__desc.html">tg3_tx_buffer_desc</a> *txd = &amp;tnapi-&gt;tx_ring[entry];
<a name="l05205"></a>05205     <span class="keywordtype">int</span> is_end = (mss_and_is_end &amp; 0x1);
<a name="l05206"></a>05206     u32 mss = (mss_and_is_end &gt;&gt; 1);
<a name="l05207"></a>05207     u32 <a class="code" href="structvlan__tag.html">vlan_tag</a> = 0;
<a name="l05208"></a>05208 
<a name="l05209"></a>05209     <span class="keywordflow">if</span> (is_end)
<a name="l05210"></a>05210         flags |= TXD_FLAG_END;
<a name="l05211"></a>05211     <span class="keywordflow">if</span> (flags &amp; TXD_FLAG_VLAN) {
<a name="l05212"></a>05212         vlan_tag = flags &gt;&gt; 16;
<a name="l05213"></a>05213         flags &amp;= 0xffff;
<a name="l05214"></a>05214     }
<a name="l05215"></a>05215     vlan_tag |= (mss &lt;&lt; TXD_MSS_SHIFT);
<a name="l05216"></a>05216 
<a name="l05217"></a>05217     txd-&gt;addr_hi = ((u64) mapping &gt;&gt; 32);
<a name="l05218"></a>05218     txd-&gt;addr_lo = ((u64) mapping &amp; 0xffffffff);
<a name="l05219"></a>05219     txd-&gt;len_flags = (len &lt;&lt; TXD_LEN_SHIFT) | flags;
<a name="l05220"></a>05220     txd-&gt;vlan_tag = vlan_tag &lt;&lt; TXD_VLAN_TAG_SHIFT;
<a name="l05221"></a>05221 }
<a name="l05222"></a>05222 
<a name="l05223"></a>05223 <span class="comment">/* hard_start_xmit for devices that don&#39;t have any bugs and</span>
<a name="l05224"></a>05224 <span class="comment"> * support TG3_FLG2_HW_TSO_2 only.</span>
<a name="l05225"></a>05225 <span class="comment"> */</span>
<a name="l05226"></a>05226 <span class="keyword">static</span> netdev_tx_t tg3_start_xmit(<span class="keyword">struct</span> sk_buff *skb,
<a name="l05227"></a>05227                   <span class="keyword">struct</span> net_device *dev)
<a name="l05228"></a>05228 {
<a name="l05229"></a>05229     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l05230"></a>05230     u32 len, entry, base_flags, mss;
<a name="l05231"></a>05231     <span class="keyword">struct </span>skb_shared_info *sp;
<a name="l05232"></a>05232     dma_addr_t mapping;
<a name="l05233"></a>05233     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi;
<a name="l05234"></a>05234     <span class="keyword">struct </span>netdev_queue *txq;
<a name="l05235"></a>05235 
<a name="l05236"></a>05236     txq = netdev_get_tx_queue(dev, skb_get_queue_mapping(skb));
<a name="l05237"></a>05237     tnapi = &amp;tp-&gt;napi[skb_get_queue_mapping(skb)];
<a name="l05238"></a>05238     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSIX)
<a name="l05239"></a>05239         tnapi++;
<a name="l05240"></a>05240 
<a name="l05241"></a>05241     <span class="comment">/* We are running in BH disabled context with netif_tx_lock</span>
<a name="l05242"></a>05242 <span class="comment">     * and TX reclaim runs via tp-&gt;napi.poll inside of a software</span>
<a name="l05243"></a>05243 <span class="comment">     * interrupt.  Furthermore, IRQ processing runs lockless so we have</span>
<a name="l05244"></a>05244 <span class="comment">     * no IRQ context deadlocks to worry about either.  Rejoice!</span>
<a name="l05245"></a>05245 <span class="comment">     */</span>
<a name="l05246"></a>05246     <span class="keywordflow">if</span> (unlikely(tg3_tx_avail(tnapi) &lt;= (skb_shinfo(skb)-&gt;nr_frags + 1))) {
<a name="l05247"></a>05247         <span class="keywordflow">if</span> (!netif_tx_queue_stopped(txq)) {
<a name="l05248"></a>05248             netif_tx_stop_queue(txq);
<a name="l05249"></a>05249 
<a name="l05250"></a>05250             <span class="comment">/* This is a hard error, log it. */</span>
<a name="l05251"></a>05251             printk(KERN_ERR PFX <span class="stringliteral">&quot;%s: BUG! Tx Ring full when &quot;</span>
<a name="l05252"></a>05252                    <span class="stringliteral">&quot;queue awake!\n&quot;</span>, dev-&gt;name);
<a name="l05253"></a>05253         }
<a name="l05254"></a>05254         <span class="keywordflow">return</span> NETDEV_TX_BUSY;
<a name="l05255"></a>05255     }
<a name="l05256"></a>05256 
<a name="l05257"></a>05257     entry = tnapi-&gt;tx_prod;
<a name="l05258"></a>05258     base_flags = 0;
<a name="l05259"></a>05259     mss = 0;
<a name="l05260"></a>05260     <span class="keywordflow">if</span> ((mss = skb_shinfo(skb)-&gt;gso_size) != 0) {
<a name="l05261"></a>05261         <span class="keywordtype">int</span> tcp_opt_len, ip_tcp_len;
<a name="l05262"></a>05262         u32 hdrlen;
<a name="l05263"></a>05263 
<a name="l05264"></a>05264         <span class="keywordflow">if</span> (skb_header_cloned(skb) &amp;&amp;
<a name="l05265"></a>05265             pskb_expand_head(skb, 0, 0, GFP_ATOMIC)) {
<a name="l05266"></a>05266             dev_kfree_skb(skb);
<a name="l05267"></a>05267             <span class="keywordflow">goto</span> out_unlock;
<a name="l05268"></a>05268         }
<a name="l05269"></a>05269 
<a name="l05270"></a>05270         <span class="keywordflow">if</span> (skb_shinfo(skb)-&gt;gso_type &amp; SKB_GSO_TCPV6)
<a name="l05271"></a>05271             hdrlen = skb_headlen(skb) - ETH_HLEN;
<a name="l05272"></a>05272         <span class="keywordflow">else</span> {
<a name="l05273"></a>05273             <span class="keyword">struct </span><a class="code" href="structiphdr.html">iphdr</a> *iph = ip_hdr(skb);
<a name="l05274"></a>05274 
<a name="l05275"></a>05275             tcp_opt_len = tcp_optlen(skb);
<a name="l05276"></a>05276             ip_tcp_len = ip_hdrlen(skb) + <span class="keyword">sizeof</span>(<span class="keyword">struct </span><a class="code" href="structtcphdr.html">tcphdr</a>);
<a name="l05277"></a>05277 
<a name="l05278"></a>05278             iph-&gt;check = 0;
<a name="l05279"></a>05279             iph-&gt;tot_len = htons(mss + ip_tcp_len + tcp_opt_len);
<a name="l05280"></a>05280             hdrlen = ip_tcp_len + tcp_opt_len;
<a name="l05281"></a>05281         }
<a name="l05282"></a>05282 
<a name="l05283"></a>05283         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717) {
<a name="l05284"></a>05284             mss |= (hdrlen &amp; 0xc) &lt;&lt; 12;
<a name="l05285"></a>05285             <span class="keywordflow">if</span> (hdrlen &amp; 0x10)
<a name="l05286"></a>05286                 base_flags |= 0x00000010;
<a name="l05287"></a>05287             base_flags |= (hdrlen &amp; 0x3e0) &lt;&lt; 5;
<a name="l05288"></a>05288         } <span class="keywordflow">else</span>
<a name="l05289"></a>05289             mss |= hdrlen &lt;&lt; 9;
<a name="l05290"></a>05290 
<a name="l05291"></a>05291         base_flags |= (TXD_FLAG_CPU_PRE_DMA |
<a name="l05292"></a>05292                    TXD_FLAG_CPU_POST_DMA);
<a name="l05293"></a>05293 
<a name="l05294"></a>05294         tcp_hdr(skb)-&gt;check = 0;
<a name="l05295"></a>05295 
<a name="l05296"></a>05296     }
<a name="l05297"></a>05297     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (skb-&gt;ip_summed == CHECKSUM_PARTIAL)
<a name="l05298"></a>05298         base_flags |= TXD_FLAG_TCPUDP_CSUM;
<a name="l05299"></a>05299 <span class="preprocessor">#if TG3_VLAN_TAG_USED</span>
<a name="l05300"></a>05300 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (tp-&gt;vlgrp != NULL &amp;&amp; vlan_tx_tag_present(skb))
<a name="l05301"></a>05301         base_flags |= (TXD_FLAG_VLAN |
<a name="l05302"></a>05302                    (vlan_tx_tag_get(skb) &lt;&lt; 16));
<a name="l05303"></a>05303 <span class="preprocessor">#endif</span>
<a name="l05304"></a>05304 <span class="preprocessor"></span>
<a name="l05305"></a>05305     <span class="keywordflow">if</span> (skb_dma_map(&amp;tp-&gt;pdev-&gt;dev, skb, DMA_TO_DEVICE)) {
<a name="l05306"></a>05306         dev_kfree_skb(skb);
<a name="l05307"></a>05307         <span class="keywordflow">goto</span> out_unlock;
<a name="l05308"></a>05308     }
<a name="l05309"></a>05309 
<a name="l05310"></a>05310     sp = skb_shinfo(skb);
<a name="l05311"></a>05311 
<a name="l05312"></a>05312     mapping = sp-&gt;dma_head;
<a name="l05313"></a>05313 
<a name="l05314"></a>05314     tnapi-&gt;tx_buffers[entry].skb = skb;
<a name="l05315"></a>05315 
<a name="l05316"></a>05316     len = skb_headlen(skb);
<a name="l05317"></a>05317 
<a name="l05318"></a>05318     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717 &amp;&amp;
<a name="l05319"></a>05319         !mss &amp;&amp; skb-&gt;len &gt; ETH_DATA_LEN)
<a name="l05320"></a>05320         base_flags |= TXD_FLAG_JMB_PKT;
<a name="l05321"></a>05321 
<a name="l05322"></a>05322     tg3_set_txd(tnapi, entry, mapping, len, base_flags,
<a name="l05323"></a>05323             (skb_shinfo(skb)-&gt;nr_frags == 0) | (mss &lt;&lt; 1));
<a name="l05324"></a>05324 
<a name="l05325"></a>05325     entry = NEXT_TX(entry);
<a name="l05326"></a>05326 
<a name="l05327"></a>05327     <span class="comment">/* Now loop through additional data fragments, and queue them. */</span>
<a name="l05328"></a>05328     <span class="keywordflow">if</span> (skb_shinfo(skb)-&gt;nr_frags &gt; 0) {
<a name="l05329"></a>05329         <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i, last;
<a name="l05330"></a>05330 
<a name="l05331"></a>05331         last = skb_shinfo(skb)-&gt;nr_frags - 1;
<a name="l05332"></a>05332         <span class="keywordflow">for</span> (i = 0; i &lt;= last; i++) {
<a name="l05333"></a>05333             skb_frag_t *frag = &amp;skb_shinfo(skb)-&gt;frags[i];
<a name="l05334"></a>05334 
<a name="l05335"></a>05335             len = frag-&gt;size;
<a name="l05336"></a>05336             mapping = sp-&gt;dma_maps[i];
<a name="l05337"></a>05337             tnapi-&gt;tx_buffers[entry].skb = NULL;
<a name="l05338"></a>05338 
<a name="l05339"></a>05339             tg3_set_txd(tnapi, entry, mapping, len,
<a name="l05340"></a>05340                     base_flags, (i == last) | (mss &lt;&lt; 1));
<a name="l05341"></a>05341 
<a name="l05342"></a>05342             entry = NEXT_TX(entry);
<a name="l05343"></a>05343         }
<a name="l05344"></a>05344     }
<a name="l05345"></a>05345 
<a name="l05346"></a>05346     <span class="comment">/* Packets are ready, update Tx producer idx local and on card. */</span>
<a name="l05347"></a>05347     tw32_tx_mbox(tnapi-&gt;prodmbox, entry);
<a name="l05348"></a>05348 
<a name="l05349"></a>05349     tnapi-&gt;tx_prod = entry;
<a name="l05350"></a>05350     <span class="keywordflow">if</span> (unlikely(tg3_tx_avail(tnapi) &lt;= (MAX_SKB_FRAGS + 1))) {
<a name="l05351"></a>05351         netif_tx_stop_queue(txq);
<a name="l05352"></a>05352         <span class="keywordflow">if</span> (tg3_tx_avail(tnapi) &gt; TG3_TX_WAKEUP_THRESH(tnapi))
<a name="l05353"></a>05353             netif_tx_wake_queue(txq);
<a name="l05354"></a>05354     }
<a name="l05355"></a>05355 
<a name="l05356"></a>05356 out_unlock:
<a name="l05357"></a>05357     mmiowb();
<a name="l05358"></a>05358 
<a name="l05359"></a>05359     <span class="keywordflow">return</span> NETDEV_TX_OK;
<a name="l05360"></a>05360 }
<a name="l05361"></a>05361 
<a name="l05362"></a>05362 <span class="keyword">static</span> netdev_tx_t tg3_start_xmit_dma_bug(<span class="keyword">struct</span> sk_buff *,
<a name="l05363"></a>05363                       <span class="keyword">struct</span> net_device *);
<a name="l05364"></a>05364 
<a name="l05365"></a>05365 <span class="comment">/* Use GSO to workaround a rare TSO bug that may be triggered when the</span>
<a name="l05366"></a>05366 <span class="comment"> * TSO header is greater than 80 bytes.</span>
<a name="l05367"></a>05367 <span class="comment"> */</span>
<a name="l05368"></a>05368 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_tso_bug(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keyword">struct</span> sk_buff *skb)
<a name="l05369"></a>05369 {
<a name="l05370"></a>05370     <span class="keyword">struct </span>sk_buff *segs, *nskb;
<a name="l05371"></a>05371     u32 frag_cnt_est = skb_shinfo(skb)-&gt;gso_segs * 3;
<a name="l05372"></a>05372 
<a name="l05373"></a>05373     <span class="comment">/* Estimate the number of fragments in the worst case */</span>
<a name="l05374"></a>05374     <span class="keywordflow">if</span> (unlikely(tg3_tx_avail(&amp;tp-&gt;napi[0]) &lt;= frag_cnt_est)) {
<a name="l05375"></a>05375         netif_stop_queue(tp-&gt;dev);
<a name="l05376"></a>05376         <span class="keywordflow">if</span> (tg3_tx_avail(&amp;tp-&gt;napi[0]) &lt;= frag_cnt_est)
<a name="l05377"></a>05377             <span class="keywordflow">return</span> NETDEV_TX_BUSY;
<a name="l05378"></a>05378 
<a name="l05379"></a>05379         netif_wake_queue(tp-&gt;dev);
<a name="l05380"></a>05380     }
<a name="l05381"></a>05381 
<a name="l05382"></a>05382     segs = skb_gso_segment(skb, tp-&gt;dev-&gt;features &amp; ~NETIF_F_TSO);
<a name="l05383"></a>05383     <span class="keywordflow">if</span> (IS_ERR(segs))
<a name="l05384"></a>05384         <span class="keywordflow">goto</span> tg3_tso_bug_end;
<a name="l05385"></a>05385 
<a name="l05386"></a>05386     <span class="keywordflow">do</span> {
<a name="l05387"></a>05387         nskb = segs;
<a name="l05388"></a>05388         segs = segs-&gt;next;
<a name="l05389"></a>05389         nskb-&gt;next = NULL;
<a name="l05390"></a>05390         tg3_start_xmit_dma_bug(nskb, tp-&gt;dev);
<a name="l05391"></a>05391     } <span class="keywordflow">while</span> (segs);
<a name="l05392"></a>05392 
<a name="l05393"></a>05393 tg3_tso_bug_end:
<a name="l05394"></a>05394     dev_kfree_skb(skb);
<a name="l05395"></a>05395 
<a name="l05396"></a>05396     <span class="keywordflow">return</span> NETDEV_TX_OK;
<a name="l05397"></a>05397 }
<a name="l05398"></a>05398 
<a name="l05399"></a>05399 <span class="comment">/* hard_start_xmit for devices that have the 4G bug and/or 40-bit bug and</span>
<a name="l05400"></a>05400 <span class="comment"> * support TG3_FLG2_HW_TSO_1 or firmware TSO only.</span>
<a name="l05401"></a>05401 <span class="comment"> */</span>
<a name="l05402"></a>05402 <span class="keyword">static</span> netdev_tx_t tg3_start_xmit_dma_bug(<span class="keyword">struct</span> sk_buff *skb,
<a name="l05403"></a>05403                       <span class="keyword">struct</span> net_device *dev)
<a name="l05404"></a>05404 {
<a name="l05405"></a>05405     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l05406"></a>05406     u32 len, entry, base_flags, mss;
<a name="l05407"></a>05407     <span class="keyword">struct </span>skb_shared_info *sp;
<a name="l05408"></a>05408     <span class="keywordtype">int</span> would_hit_hwbug;
<a name="l05409"></a>05409     dma_addr_t mapping;
<a name="l05410"></a>05410     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[0];
<a name="l05411"></a>05411 
<a name="l05412"></a>05412     len = skb_headlen(skb);
<a name="l05413"></a>05413 
<a name="l05414"></a>05414     <span class="comment">/* We are running in BH disabled context with netif_tx_lock</span>
<a name="l05415"></a>05415 <span class="comment">     * and TX reclaim runs via tp-&gt;napi.poll inside of a software</span>
<a name="l05416"></a>05416 <span class="comment">     * interrupt.  Furthermore, IRQ processing runs lockless so we have</span>
<a name="l05417"></a>05417 <span class="comment">     * no IRQ context deadlocks to worry about either.  Rejoice!</span>
<a name="l05418"></a>05418 <span class="comment">     */</span>
<a name="l05419"></a>05419     <span class="keywordflow">if</span> (unlikely(tg3_tx_avail(tnapi) &lt;= (skb_shinfo(skb)-&gt;nr_frags + 1))) {
<a name="l05420"></a>05420         <span class="keywordflow">if</span> (!netif_queue_stopped(dev)) {
<a name="l05421"></a>05421             netif_stop_queue(dev);
<a name="l05422"></a>05422 
<a name="l05423"></a>05423             <span class="comment">/* This is a hard error, log it. */</span>
<a name="l05424"></a>05424             printk(KERN_ERR PFX <span class="stringliteral">&quot;%s: BUG! Tx Ring full when &quot;</span>
<a name="l05425"></a>05425                    <span class="stringliteral">&quot;queue awake!\n&quot;</span>, dev-&gt;name);
<a name="l05426"></a>05426         }
<a name="l05427"></a>05427         <span class="keywordflow">return</span> NETDEV_TX_BUSY;
<a name="l05428"></a>05428     }
<a name="l05429"></a>05429 
<a name="l05430"></a>05430     entry = tnapi-&gt;tx_prod;
<a name="l05431"></a>05431     base_flags = 0;
<a name="l05432"></a>05432     <span class="keywordflow">if</span> (skb-&gt;ip_summed == CHECKSUM_PARTIAL)
<a name="l05433"></a>05433         base_flags |= TXD_FLAG_TCPUDP_CSUM;
<a name="l05434"></a>05434     mss = 0;
<a name="l05435"></a>05435     <span class="keywordflow">if</span> ((mss = skb_shinfo(skb)-&gt;gso_size) != 0) {
<a name="l05436"></a>05436         <span class="keyword">struct </span><a class="code" href="structiphdr.html">iphdr</a> *iph;
<a name="l05437"></a>05437         <span class="keywordtype">int</span> tcp_opt_len, ip_tcp_len, hdr_len;
<a name="l05438"></a>05438 
<a name="l05439"></a>05439         <span class="keywordflow">if</span> (skb_header_cloned(skb) &amp;&amp;
<a name="l05440"></a>05440             pskb_expand_head(skb, 0, 0, GFP_ATOMIC)) {
<a name="l05441"></a>05441             dev_kfree_skb(skb);
<a name="l05442"></a>05442             <span class="keywordflow">goto</span> out_unlock;
<a name="l05443"></a>05443         }
<a name="l05444"></a>05444 
<a name="l05445"></a>05445         tcp_opt_len = tcp_optlen(skb);
<a name="l05446"></a>05446         ip_tcp_len = ip_hdrlen(skb) + <span class="keyword">sizeof</span>(<span class="keyword">struct </span><a class="code" href="structtcphdr.html">tcphdr</a>);
<a name="l05447"></a>05447 
<a name="l05448"></a>05448         hdr_len = ip_tcp_len + tcp_opt_len;
<a name="l05449"></a>05449         <span class="keywordflow">if</span> (unlikely((ETH_HLEN + hdr_len) &gt; 80) &amp;&amp;
<a name="l05450"></a>05450                  (tp-&gt;tg3_flags2 &amp; TG3_FLG2_TSO_BUG))
<a name="l05451"></a>05451             <span class="keywordflow">return</span> (tg3_tso_bug(tp, skb));
<a name="l05452"></a>05452 
<a name="l05453"></a>05453         base_flags |= (TXD_FLAG_CPU_PRE_DMA |
<a name="l05454"></a>05454                    TXD_FLAG_CPU_POST_DMA);
<a name="l05455"></a>05455 
<a name="l05456"></a>05456         iph = ip_hdr(skb);
<a name="l05457"></a>05457         iph-&gt;check = 0;
<a name="l05458"></a>05458         iph-&gt;tot_len = htons(mss + hdr_len);
<a name="l05459"></a>05459         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_HW_TSO) {
<a name="l05460"></a>05460             tcp_hdr(skb)-&gt;check = 0;
<a name="l05461"></a>05461             base_flags &amp;= ~TXD_FLAG_TCPUDP_CSUM;
<a name="l05462"></a>05462         } <span class="keywordflow">else</span>
<a name="l05463"></a>05463             tcp_hdr(skb)-&gt;check = ~csum_tcpudp_magic(iph-&gt;saddr,
<a name="l05464"></a>05464                                  iph-&gt;daddr, 0,
<a name="l05465"></a>05465                                  IPPROTO_TCP,
<a name="l05466"></a>05466                                  0);
<a name="l05467"></a>05467 
<a name="l05468"></a>05468         <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_HW_TSO) ||
<a name="l05469"></a>05469             (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705)) {
<a name="l05470"></a>05470             <span class="keywordflow">if</span> (tcp_opt_len || iph-&gt;ihl &gt; 5) {
<a name="l05471"></a>05471                 <span class="keywordtype">int</span> tsflags;
<a name="l05472"></a>05472 
<a name="l05473"></a>05473                 tsflags = (iph-&gt;ihl - 5) + (tcp_opt_len &gt;&gt; 2);
<a name="l05474"></a>05474                 mss |= (tsflags &lt;&lt; 11);
<a name="l05475"></a>05475             }
<a name="l05476"></a>05476         } <span class="keywordflow">else</span> {
<a name="l05477"></a>05477             <span class="keywordflow">if</span> (tcp_opt_len || iph-&gt;ihl &gt; 5) {
<a name="l05478"></a>05478                 <span class="keywordtype">int</span> tsflags;
<a name="l05479"></a>05479 
<a name="l05480"></a>05480                 tsflags = (iph-&gt;ihl - 5) + (tcp_opt_len &gt;&gt; 2);
<a name="l05481"></a>05481                 base_flags |= tsflags &lt;&lt; 12;
<a name="l05482"></a>05482             }
<a name="l05483"></a>05483         }
<a name="l05484"></a>05484     }
<a name="l05485"></a>05485 <span class="preprocessor">#if TG3_VLAN_TAG_USED</span>
<a name="l05486"></a>05486 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (tp-&gt;vlgrp != NULL &amp;&amp; vlan_tx_tag_present(skb))
<a name="l05487"></a>05487         base_flags |= (TXD_FLAG_VLAN |
<a name="l05488"></a>05488                    (vlan_tx_tag_get(skb) &lt;&lt; 16));
<a name="l05489"></a>05489 <span class="preprocessor">#endif</span>
<a name="l05490"></a>05490 <span class="preprocessor"></span>
<a name="l05491"></a>05491     <span class="keywordflow">if</span> (skb_dma_map(&amp;tp-&gt;pdev-&gt;dev, skb, DMA_TO_DEVICE)) {
<a name="l05492"></a>05492         dev_kfree_skb(skb);
<a name="l05493"></a>05493         <span class="keywordflow">goto</span> out_unlock;
<a name="l05494"></a>05494     }
<a name="l05495"></a>05495 
<a name="l05496"></a>05496     sp = skb_shinfo(skb);
<a name="l05497"></a>05497 
<a name="l05498"></a>05498     mapping = sp-&gt;dma_head;
<a name="l05499"></a>05499 
<a name="l05500"></a>05500     tnapi-&gt;tx_buffers[entry].skb = skb;
<a name="l05501"></a>05501 
<a name="l05502"></a>05502     would_hit_hwbug = 0;
<a name="l05503"></a>05503 
<a name="l05504"></a>05504     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_5701_DMA_BUG)
<a name="l05505"></a>05505         would_hit_hwbug = 1;
<a name="l05506"></a>05506     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tg3_4g_overflow_test(mapping, len))
<a name="l05507"></a>05507         would_hit_hwbug = 1;
<a name="l05508"></a>05508 
<a name="l05509"></a>05509     tg3_set_txd(tnapi, entry, mapping, len, base_flags,
<a name="l05510"></a>05510             (skb_shinfo(skb)-&gt;nr_frags == 0) | (mss &lt;&lt; 1));
<a name="l05511"></a>05511 
<a name="l05512"></a>05512     entry = NEXT_TX(entry);
<a name="l05513"></a>05513 
<a name="l05514"></a>05514     <span class="comment">/* Now loop through additional data fragments, and queue them. */</span>
<a name="l05515"></a>05515     <span class="keywordflow">if</span> (skb_shinfo(skb)-&gt;nr_frags &gt; 0) {
<a name="l05516"></a>05516         <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i, last;
<a name="l05517"></a>05517 
<a name="l05518"></a>05518         last = skb_shinfo(skb)-&gt;nr_frags - 1;
<a name="l05519"></a>05519         <span class="keywordflow">for</span> (i = 0; i &lt;= last; i++) {
<a name="l05520"></a>05520             skb_frag_t *frag = &amp;skb_shinfo(skb)-&gt;frags[i];
<a name="l05521"></a>05521 
<a name="l05522"></a>05522             len = frag-&gt;size;
<a name="l05523"></a>05523             mapping = sp-&gt;dma_maps[i];
<a name="l05524"></a>05524 
<a name="l05525"></a>05525             tnapi-&gt;tx_buffers[entry].skb = NULL;
<a name="l05526"></a>05526 
<a name="l05527"></a>05527             <span class="keywordflow">if</span> (tg3_4g_overflow_test(mapping, len))
<a name="l05528"></a>05528                 would_hit_hwbug = 1;
<a name="l05529"></a>05529 
<a name="l05530"></a>05530             <span class="keywordflow">if</span> (tg3_40bit_overflow_test(tp, mapping, len))
<a name="l05531"></a>05531                 would_hit_hwbug = 1;
<a name="l05532"></a>05532 
<a name="l05533"></a>05533             <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_HW_TSO)
<a name="l05534"></a>05534                 tg3_set_txd(tnapi, entry, mapping, len,
<a name="l05535"></a>05535                         base_flags, (i == last)|(mss &lt;&lt; 1));
<a name="l05536"></a>05536             <span class="keywordflow">else</span>
<a name="l05537"></a>05537                 tg3_set_txd(tnapi, entry, mapping, len,
<a name="l05538"></a>05538                         base_flags, (i == last));
<a name="l05539"></a>05539 
<a name="l05540"></a>05540             entry = NEXT_TX(entry);
<a name="l05541"></a>05541         }
<a name="l05542"></a>05542     }
<a name="l05543"></a>05543 
<a name="l05544"></a>05544     <span class="keywordflow">if</span> (would_hit_hwbug) {
<a name="l05545"></a>05545         u32 last_plus_one = entry;
<a name="l05546"></a>05546         u32 start;
<a name="l05547"></a>05547 
<a name="l05548"></a>05548         start = entry - 1 - skb_shinfo(skb)-&gt;nr_frags;
<a name="l05549"></a>05549         start &amp;= (TG3_TX_RING_SIZE - 1);
<a name="l05550"></a>05550 
<a name="l05551"></a>05551         <span class="comment">/* If the workaround fails due to memory/mapping</span>
<a name="l05552"></a>05552 <span class="comment">         * failure, silently drop this packet.</span>
<a name="l05553"></a>05553 <span class="comment">         */</span>
<a name="l05554"></a>05554         <span class="keywordflow">if</span> (tigon3_dma_hwbug_workaround(tp, skb, last_plus_one,
<a name="l05555"></a>05555                         &amp;start, base_flags, mss))
<a name="l05556"></a>05556             <span class="keywordflow">goto</span> out_unlock;
<a name="l05557"></a>05557 
<a name="l05558"></a>05558         entry = start;
<a name="l05559"></a>05559     }
<a name="l05560"></a>05560 
<a name="l05561"></a>05561     <span class="comment">/* Packets are ready, update Tx producer idx local and on card. */</span>
<a name="l05562"></a>05562     tw32_tx_mbox(MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW, entry);
<a name="l05563"></a>05563 
<a name="l05564"></a>05564     tnapi-&gt;tx_prod = entry;
<a name="l05565"></a>05565     <span class="keywordflow">if</span> (unlikely(tg3_tx_avail(tnapi) &lt;= (MAX_SKB_FRAGS + 1))) {
<a name="l05566"></a>05566         netif_stop_queue(dev);
<a name="l05567"></a>05567         <span class="keywordflow">if</span> (tg3_tx_avail(tnapi) &gt; TG3_TX_WAKEUP_THRESH(tnapi))
<a name="l05568"></a>05568             netif_wake_queue(tp-&gt;dev);
<a name="l05569"></a>05569     }
<a name="l05570"></a>05570 
<a name="l05571"></a>05571 out_unlock:
<a name="l05572"></a>05572     mmiowb();
<a name="l05573"></a>05573 
<a name="l05574"></a>05574     <span class="keywordflow">return</span> NETDEV_TX_OK;
<a name="l05575"></a>05575 }
<a name="l05576"></a>05576 
<a name="l05577"></a>05577 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> tg3_set_mtu(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp,
<a name="l05578"></a>05578                    <span class="keywordtype">int</span> new_mtu)
<a name="l05579"></a>05579 {
<a name="l05580"></a>05580     dev-&gt;mtu = new_mtu;
<a name="l05581"></a>05581 
<a name="l05582"></a>05582     <span class="keywordflow">if</span> (new_mtu &gt; ETH_DATA_LEN) {
<a name="l05583"></a>05583         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS) {
<a name="l05584"></a>05584             tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_TSO_CAPABLE;
<a name="l05585"></a>05585             ethtool_op_set_tso(dev, 0);
<a name="l05586"></a>05586         }
<a name="l05587"></a>05587         <span class="keywordflow">else</span>
<a name="l05588"></a>05588             tp-&gt;tg3_flags |= TG3_FLAG_JUMBO_RING_ENABLE;
<a name="l05589"></a>05589     } <span class="keywordflow">else</span> {
<a name="l05590"></a>05590         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS)
<a name="l05591"></a>05591             tp-&gt;tg3_flags2 |= TG3_FLG2_TSO_CAPABLE;
<a name="l05592"></a>05592         tp-&gt;tg3_flags &amp;= ~TG3_FLAG_JUMBO_RING_ENABLE;
<a name="l05593"></a>05593     }
<a name="l05594"></a>05594 }
<a name="l05595"></a>05595 
<a name="l05596"></a>05596 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_change_mtu(<span class="keyword">struct</span> net_device *dev, <span class="keywordtype">int</span> new_mtu)
<a name="l05597"></a>05597 {
<a name="l05598"></a>05598     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l05599"></a>05599     <span class="keywordtype">int</span> err;
<a name="l05600"></a>05600 
<a name="l05601"></a>05601     <span class="keywordflow">if</span> (new_mtu &lt; TG3_MIN_MTU || new_mtu &gt; TG3_MAX_MTU(tp))
<a name="l05602"></a>05602         <span class="keywordflow">return</span> -EINVAL;
<a name="l05603"></a>05603 
<a name="l05604"></a>05604     <span class="keywordflow">if</span> (!netif_running(dev)) {
<a name="l05605"></a>05605         <span class="comment">/* We&#39;ll just catch it later when the</span>
<a name="l05606"></a>05606 <span class="comment">         * device is up&#39;d.</span>
<a name="l05607"></a>05607 <span class="comment">         */</span>
<a name="l05608"></a>05608         tg3_set_mtu(dev, tp, new_mtu);
<a name="l05609"></a>05609         <span class="keywordflow">return</span> 0;
<a name="l05610"></a>05610     }
<a name="l05611"></a>05611 
<a name="l05612"></a>05612     tg3_phy_stop(tp);
<a name="l05613"></a>05613 
<a name="l05614"></a>05614     tg3_netif_stop(tp);
<a name="l05615"></a>05615 
<a name="l05616"></a>05616     tg3_full_lock(tp, 1);
<a name="l05617"></a>05617 
<a name="l05618"></a>05618     tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
<a name="l05619"></a>05619 
<a name="l05620"></a>05620     tg3_set_mtu(dev, tp, new_mtu);
<a name="l05621"></a>05621 
<a name="l05622"></a>05622     err = tg3_restart_hw(tp, 0);
<a name="l05623"></a>05623 
<a name="l05624"></a>05624     <span class="keywordflow">if</span> (!err)
<a name="l05625"></a>05625         tg3_netif_start(tp);
<a name="l05626"></a>05626 
<a name="l05627"></a>05627     tg3_full_unlock(tp);
<a name="l05628"></a>05628 
<a name="l05629"></a>05629     <span class="keywordflow">if</span> (!err)
<a name="l05630"></a>05630         tg3_phy_start(tp);
<a name="l05631"></a>05631 
<a name="l05632"></a>05632     <span class="keywordflow">return</span> err;
<a name="l05633"></a>05633 }
<a name="l05634"></a>05634 
<a name="l05635"></a>05635 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_rx_prodring_free(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp,
<a name="l05636"></a>05636                  <span class="keyword">struct</span> <a class="code" href="structtg3__rx__prodring__set.html">tg3_rx_prodring_set</a> *tpr)
<a name="l05637"></a>05637 {
<a name="l05638"></a>05638     <span class="keywordtype">int</span> i;
<a name="l05639"></a>05639     <span class="keyword">struct </span><a class="code" href="structring__info.html">ring_info</a> *rxp;
<a name="l05640"></a>05640 
<a name="l05641"></a>05641     <span class="keywordflow">for</span> (i = 0; i &lt; TG3_RX_RING_SIZE; i++) {
<a name="l05642"></a>05642         rxp = &amp;tpr-&gt;rx_std_buffers[i];
<a name="l05643"></a>05643 
<a name="l05644"></a>05644         <span class="keywordflow">if</span> (rxp-&gt;skb == NULL)
<a name="l05645"></a>05645             <span class="keywordflow">continue</span>;
<a name="l05646"></a>05646 
<a name="l05647"></a>05647         pci_unmap_single(tp-&gt;pdev,
<a name="l05648"></a>05648                  pci_unmap_addr(rxp, mapping),
<a name="l05649"></a>05649                  tp-&gt;rx_pkt_map_sz,
<a name="l05650"></a>05650                  PCI_DMA_FROMDEVICE);
<a name="l05651"></a>05651         dev_kfree_skb_any(rxp-&gt;skb);
<a name="l05652"></a>05652         rxp-&gt;skb = NULL;
<a name="l05653"></a>05653     }
<a name="l05654"></a>05654 
<a name="l05655"></a>05655     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_CAPABLE) {
<a name="l05656"></a>05656         <span class="keywordflow">for</span> (i = 0; i &lt; TG3_RX_JUMBO_RING_SIZE; i++) {
<a name="l05657"></a>05657             rxp = &amp;tpr-&gt;rx_jmb_buffers[i];
<a name="l05658"></a>05658 
<a name="l05659"></a>05659             <span class="keywordflow">if</span> (rxp-&gt;skb == NULL)
<a name="l05660"></a>05660                 <span class="keywordflow">continue</span>;
<a name="l05661"></a>05661 
<a name="l05662"></a>05662             pci_unmap_single(tp-&gt;pdev,
<a name="l05663"></a>05663                      pci_unmap_addr(rxp, mapping),
<a name="l05664"></a>05664                      TG3_RX_JMB_MAP_SZ,
<a name="l05665"></a>05665                      PCI_DMA_FROMDEVICE);
<a name="l05666"></a>05666             dev_kfree_skb_any(rxp-&gt;skb);
<a name="l05667"></a>05667             rxp-&gt;skb = NULL;
<a name="l05668"></a>05668         }
<a name="l05669"></a>05669     }
<a name="l05670"></a>05670 }
<a name="l05671"></a>05671 
<a name="l05672"></a>05672 <span class="comment">/* Initialize tx/rx rings for packet processing.</span>
<a name="l05673"></a>05673 <span class="comment"> *</span>
<a name="l05674"></a>05674 <span class="comment"> * The chip has been shut down and the driver detached from</span>
<a name="l05675"></a>05675 <span class="comment"> * the networking, so no interrupts or new tx packets will</span>
<a name="l05676"></a>05676 <span class="comment"> * end up in the driver.  tp-&gt;{tx,}lock are held and thus</span>
<a name="l05677"></a>05677 <span class="comment"> * we may not sleep.</span>
<a name="l05678"></a>05678 <span class="comment"> */</span>
<a name="l05679"></a>05679 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_rx_prodring_alloc(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp,
<a name="l05680"></a>05680                  <span class="keyword">struct</span> <a class="code" href="structtg3__rx__prodring__set.html">tg3_rx_prodring_set</a> *tpr)
<a name="l05681"></a>05681 {
<a name="l05682"></a>05682     u32 i, rx_pkt_dma_sz;
<a name="l05683"></a>05683     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[0];
<a name="l05684"></a>05684 
<a name="l05685"></a>05685     <span class="comment">/* Zero out all descriptors. */</span>
<a name="l05686"></a>05686     memset(tpr-&gt;rx_std, 0, TG3_RX_RING_BYTES);
<a name="l05687"></a>05687 
<a name="l05688"></a>05688     rx_pkt_dma_sz = TG3_RX_STD_DMA_SZ;
<a name="l05689"></a>05689     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS) &amp;&amp;
<a name="l05690"></a>05690         tp-&gt;dev-&gt;mtu &gt; ETH_DATA_LEN)
<a name="l05691"></a>05691         rx_pkt_dma_sz = TG3_RX_JMB_DMA_SZ;
<a name="l05692"></a>05692     tp-&gt;rx_pkt_map_sz = TG3_RX_DMA_TO_MAP_SZ(rx_pkt_dma_sz);
<a name="l05693"></a>05693 
<a name="l05694"></a>05694     <span class="comment">/* Initialize invariants of the rings, we only set this</span>
<a name="l05695"></a>05695 <span class="comment">     * stuff once.  This works because the card does not</span>
<a name="l05696"></a>05696 <span class="comment">     * write into the rx buffer posting rings.</span>
<a name="l05697"></a>05697 <span class="comment">     */</span>
<a name="l05698"></a>05698     <span class="keywordflow">for</span> (i = 0; i &lt; TG3_RX_RING_SIZE; i++) {
<a name="l05699"></a>05699         <span class="keyword">struct </span><a class="code" href="structtg3__rx__buffer__desc.html">tg3_rx_buffer_desc</a> *rxd;
<a name="l05700"></a>05700 
<a name="l05701"></a>05701         rxd = &amp;tpr-&gt;rx_std[i];
<a name="l05702"></a>05702         rxd-&gt;idx_len = rx_pkt_dma_sz &lt;&lt; RXD_LEN_SHIFT;
<a name="l05703"></a>05703         rxd-&gt;type_flags = (RXD_FLAG_END &lt;&lt; RXD_FLAGS_SHIFT);
<a name="l05704"></a>05704         rxd-&gt;opaque = (RXD_OPAQUE_RING_STD |
<a name="l05705"></a>05705                    (i &lt;&lt; RXD_OPAQUE_INDEX_SHIFT));
<a name="l05706"></a>05706     }
<a name="l05707"></a>05707 
<a name="l05708"></a>05708     <span class="comment">/* Now allocate fresh SKBs for each rx ring. */</span>
<a name="l05709"></a>05709     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;rx_pending; i++) {
<a name="l05710"></a>05710         <span class="keywordflow">if</span> (tg3_alloc_rx_skb(tnapi, RXD_OPAQUE_RING_STD, -1, i) &lt; 0) {
<a name="l05711"></a>05711             printk(KERN_WARNING PFX
<a name="l05712"></a>05712                    <span class="stringliteral">&quot;%s: Using a smaller RX standard ring, &quot;</span>
<a name="l05713"></a>05713                    <span class="stringliteral">&quot;only %d out of %d buffers were allocated &quot;</span>
<a name="l05714"></a>05714                    <span class="stringliteral">&quot;successfully.\n&quot;</span>,
<a name="l05715"></a>05715                    tp-&gt;dev-&gt;name, i, tp-&gt;rx_pending);
<a name="l05716"></a>05716             <span class="keywordflow">if</span> (i == 0)
<a name="l05717"></a>05717                 <span class="keywordflow">goto</span> initfail;
<a name="l05718"></a>05718             tp-&gt;rx_pending = i;
<a name="l05719"></a>05719             <span class="keywordflow">break</span>;
<a name="l05720"></a>05720         }
<a name="l05721"></a>05721     }
<a name="l05722"></a>05722 
<a name="l05723"></a>05723     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_CAPABLE))
<a name="l05724"></a>05724         <span class="keywordflow">goto</span> done;
<a name="l05725"></a>05725 
<a name="l05726"></a>05726     memset(tpr-&gt;rx_jmb, 0, TG3_RX_JUMBO_RING_BYTES);
<a name="l05727"></a>05727 
<a name="l05728"></a>05728     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_RING_ENABLE) {
<a name="l05729"></a>05729         <span class="keywordflow">for</span> (i = 0; i &lt; TG3_RX_JUMBO_RING_SIZE; i++) {
<a name="l05730"></a>05730             <span class="keyword">struct </span><a class="code" href="structtg3__rx__buffer__desc.html">tg3_rx_buffer_desc</a> *rxd;
<a name="l05731"></a>05731 
<a name="l05732"></a>05732             rxd = &amp;tpr-&gt;rx_jmb[i].std;
<a name="l05733"></a>05733             rxd-&gt;idx_len = TG3_RX_JMB_DMA_SZ &lt;&lt; RXD_LEN_SHIFT;
<a name="l05734"></a>05734             rxd-&gt;type_flags = (RXD_FLAG_END &lt;&lt; RXD_FLAGS_SHIFT) |
<a name="l05735"></a>05735                 RXD_FLAG_JUMBO;
<a name="l05736"></a>05736             rxd-&gt;opaque = (RXD_OPAQUE_RING_JUMBO |
<a name="l05737"></a>05737                    (i &lt;&lt; RXD_OPAQUE_INDEX_SHIFT));
<a name="l05738"></a>05738         }
<a name="l05739"></a>05739 
<a name="l05740"></a>05740         <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;rx_jumbo_pending; i++) {
<a name="l05741"></a>05741             <span class="keywordflow">if</span> (tg3_alloc_rx_skb(tnapi, RXD_OPAQUE_RING_JUMBO,
<a name="l05742"></a>05742                          -1, i) &lt; 0) {
<a name="l05743"></a>05743                 printk(KERN_WARNING PFX
<a name="l05744"></a>05744                        <span class="stringliteral">&quot;%s: Using a smaller RX jumbo ring, &quot;</span>
<a name="l05745"></a>05745                        <span class="stringliteral">&quot;only %d out of %d buffers were &quot;</span>
<a name="l05746"></a>05746                        <span class="stringliteral">&quot;allocated successfully.\n&quot;</span>,
<a name="l05747"></a>05747                        tp-&gt;dev-&gt;name, i, tp-&gt;rx_jumbo_pending);
<a name="l05748"></a>05748                 <span class="keywordflow">if</span> (i == 0)
<a name="l05749"></a>05749                     <span class="keywordflow">goto</span> initfail;
<a name="l05750"></a>05750                 tp-&gt;rx_jumbo_pending = i;
<a name="l05751"></a>05751                 <span class="keywordflow">break</span>;
<a name="l05752"></a>05752             }
<a name="l05753"></a>05753         }
<a name="l05754"></a>05754     }
<a name="l05755"></a>05755 
<a name="l05756"></a>05756 done:
<a name="l05757"></a>05757     <span class="keywordflow">return</span> 0;
<a name="l05758"></a>05758 
<a name="l05759"></a>05759 initfail:
<a name="l05760"></a>05760     tg3_rx_prodring_free(tp, tpr);
<a name="l05761"></a>05761     <span class="keywordflow">return</span> -ENOMEM;
<a name="l05762"></a>05762 }
<a name="l05763"></a>05763 
<a name="l05764"></a>05764 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_rx_prodring_fini(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp,
<a name="l05765"></a>05765                  <span class="keyword">struct</span> <a class="code" href="structtg3__rx__prodring__set.html">tg3_rx_prodring_set</a> *tpr)
<a name="l05766"></a>05766 {
<a name="l05767"></a>05767     kfree(tpr-&gt;rx_std_buffers);
<a name="l05768"></a>05768     tpr-&gt;rx_std_buffers = NULL;
<a name="l05769"></a>05769     kfree(tpr-&gt;rx_jmb_buffers);
<a name="l05770"></a>05770     tpr-&gt;rx_jmb_buffers = NULL;
<a name="l05771"></a>05771     <span class="keywordflow">if</span> (tpr-&gt;rx_std) {
<a name="l05772"></a>05772         pci_free_consistent(tp-&gt;pdev, TG3_RX_RING_BYTES,
<a name="l05773"></a>05773                     tpr-&gt;rx_std, tpr-&gt;rx_std_mapping);
<a name="l05774"></a>05774         tpr-&gt;rx_std = NULL;
<a name="l05775"></a>05775     }
<a name="l05776"></a>05776     <span class="keywordflow">if</span> (tpr-&gt;rx_jmb) {
<a name="l05777"></a>05777         pci_free_consistent(tp-&gt;pdev, TG3_RX_JUMBO_RING_BYTES,
<a name="l05778"></a>05778                     tpr-&gt;rx_jmb, tpr-&gt;rx_jmb_mapping);
<a name="l05779"></a>05779         tpr-&gt;rx_jmb = NULL;
<a name="l05780"></a>05780     }
<a name="l05781"></a>05781 }
<a name="l05782"></a>05782 
<a name="l05783"></a>05783 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_rx_prodring_init(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp,
<a name="l05784"></a>05784                 <span class="keyword">struct</span> <a class="code" href="structtg3__rx__prodring__set.html">tg3_rx_prodring_set</a> *tpr)
<a name="l05785"></a>05785 {
<a name="l05786"></a>05786     tpr-&gt;rx_std_buffers = kzalloc(<span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structring__info.html">ring_info</a>) *
<a name="l05787"></a>05787                       TG3_RX_RING_SIZE, GFP_KERNEL);
<a name="l05788"></a>05788     <span class="keywordflow">if</span> (!tpr-&gt;rx_std_buffers)
<a name="l05789"></a>05789         <span class="keywordflow">return</span> -ENOMEM;
<a name="l05790"></a>05790 
<a name="l05791"></a>05791     tpr-&gt;rx_std = pci_alloc_consistent(tp-&gt;pdev, TG3_RX_RING_BYTES,
<a name="l05792"></a>05792                        &amp;tpr-&gt;rx_std_mapping);
<a name="l05793"></a>05793     <span class="keywordflow">if</span> (!tpr-&gt;rx_std)
<a name="l05794"></a>05794         <span class="keywordflow">goto</span> err_out;
<a name="l05795"></a>05795 
<a name="l05796"></a>05796     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_CAPABLE) {
<a name="l05797"></a>05797         tpr-&gt;rx_jmb_buffers = kzalloc(<span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structring__info.html">ring_info</a>) *
<a name="l05798"></a>05798                           TG3_RX_JUMBO_RING_SIZE,
<a name="l05799"></a>05799                           GFP_KERNEL);
<a name="l05800"></a>05800         <span class="keywordflow">if</span> (!tpr-&gt;rx_jmb_buffers)
<a name="l05801"></a>05801             <span class="keywordflow">goto</span> err_out;
<a name="l05802"></a>05802 
<a name="l05803"></a>05803         tpr-&gt;rx_jmb = pci_alloc_consistent(tp-&gt;pdev,
<a name="l05804"></a>05804                            TG3_RX_JUMBO_RING_BYTES,
<a name="l05805"></a>05805                            &amp;tpr-&gt;rx_jmb_mapping);
<a name="l05806"></a>05806         <span class="keywordflow">if</span> (!tpr-&gt;rx_jmb)
<a name="l05807"></a>05807             <span class="keywordflow">goto</span> err_out;
<a name="l05808"></a>05808     }
<a name="l05809"></a>05809 
<a name="l05810"></a>05810     <span class="keywordflow">return</span> 0;
<a name="l05811"></a>05811 
<a name="l05812"></a>05812 err_out:
<a name="l05813"></a>05813     tg3_rx_prodring_fini(tp, tpr);
<a name="l05814"></a>05814     <span class="keywordflow">return</span> -ENOMEM;
<a name="l05815"></a>05815 }
<a name="l05816"></a>05816 
<a name="l05817"></a>05817 <span class="comment">/* Free up pending packets in all rx/tx rings.</span>
<a name="l05818"></a>05818 <span class="comment"> *</span>
<a name="l05819"></a>05819 <span class="comment"> * The chip has been shut down and the driver detached from</span>
<a name="l05820"></a>05820 <span class="comment"> * the networking, so no interrupts or new tx packets will</span>
<a name="l05821"></a>05821 <span class="comment"> * end up in the driver.  tp-&gt;{tx,}lock is not held and we are not</span>
<a name="l05822"></a>05822 <span class="comment"> * in an interrupt context and thus may sleep.</span>
<a name="l05823"></a>05823 <span class="comment"> */</span>
<a name="l05824"></a>05824 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_free_rings(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l05825"></a>05825 {
<a name="l05826"></a>05826     <span class="keywordtype">int</span> i, j;
<a name="l05827"></a>05827 
<a name="l05828"></a>05828     <span class="keywordflow">for</span> (j = 0; j &lt; tp-&gt;irq_cnt; j++) {
<a name="l05829"></a>05829         <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[j];
<a name="l05830"></a>05830 
<a name="l05831"></a>05831         <span class="keywordflow">if</span> (!tnapi-&gt;tx_buffers)
<a name="l05832"></a>05832             <span class="keywordflow">continue</span>;
<a name="l05833"></a>05833 
<a name="l05834"></a>05834         <span class="keywordflow">for</span> (i = 0; i &lt; TG3_TX_RING_SIZE; ) {
<a name="l05835"></a>05835             <span class="keyword">struct </span><a class="code" href="structtx__ring__info.html">tx_ring_info</a> *txp;
<a name="l05836"></a>05836             <span class="keyword">struct </span>sk_buff *skb;
<a name="l05837"></a>05837 
<a name="l05838"></a>05838             txp = &amp;tnapi-&gt;tx_buffers[i];
<a name="l05839"></a>05839             skb = txp-&gt;skb;
<a name="l05840"></a>05840 
<a name="l05841"></a>05841             <span class="keywordflow">if</span> (skb == NULL) {
<a name="l05842"></a>05842                 i++;
<a name="l05843"></a>05843                 <span class="keywordflow">continue</span>;
<a name="l05844"></a>05844             }
<a name="l05845"></a>05845 
<a name="l05846"></a>05846             skb_dma_unmap(&amp;tp-&gt;pdev-&gt;dev, skb, DMA_TO_DEVICE);
<a name="l05847"></a>05847 
<a name="l05848"></a>05848             txp-&gt;skb = NULL;
<a name="l05849"></a>05849 
<a name="l05850"></a>05850             i += skb_shinfo(skb)-&gt;nr_frags + 1;
<a name="l05851"></a>05851 
<a name="l05852"></a>05852             dev_kfree_skb_any(skb);
<a name="l05853"></a>05853         }
<a name="l05854"></a>05854     }
<a name="l05855"></a>05855 
<a name="l05856"></a>05856     tg3_rx_prodring_free(tp, &amp;tp-&gt;prodring[0]);
<a name="l05857"></a>05857 }
<a name="l05858"></a>05858 
<a name="l05859"></a>05859 <span class="comment">/* Initialize tx/rx rings for packet processing.</span>
<a name="l05860"></a>05860 <span class="comment"> *</span>
<a name="l05861"></a>05861 <span class="comment"> * The chip has been shut down and the driver detached from</span>
<a name="l05862"></a>05862 <span class="comment"> * the networking, so no interrupts or new tx packets will</span>
<a name="l05863"></a>05863 <span class="comment"> * end up in the driver.  tp-&gt;{tx,}lock are held and thus</span>
<a name="l05864"></a>05864 <span class="comment"> * we may not sleep.</span>
<a name="l05865"></a>05865 <span class="comment"> */</span>
<a name="l05866"></a>05866 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_init_rings(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l05867"></a>05867 {
<a name="l05868"></a>05868     <span class="keywordtype">int</span> i;
<a name="l05869"></a>05869 
<a name="l05870"></a>05870     <span class="comment">/* Free up all the SKBs. */</span>
<a name="l05871"></a>05871     tg3_free_rings(tp);
<a name="l05872"></a>05872 
<a name="l05873"></a>05873     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_cnt; i++) {
<a name="l05874"></a>05874         <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[i];
<a name="l05875"></a>05875 
<a name="l05876"></a>05876         tnapi-&gt;last_tag = 0;
<a name="l05877"></a>05877         tnapi-&gt;last_irq_tag = 0;
<a name="l05878"></a>05878         tnapi-&gt;hw_status-&gt;status = 0;
<a name="l05879"></a>05879         tnapi-&gt;hw_status-&gt;status_tag = 0;
<a name="l05880"></a>05880         memset(tnapi-&gt;hw_status, 0, TG3_HW_STATUS_SIZE);
<a name="l05881"></a>05881 
<a name="l05882"></a>05882         tnapi-&gt;tx_prod = 0;
<a name="l05883"></a>05883         tnapi-&gt;tx_cons = 0;
<a name="l05884"></a>05884         <span class="keywordflow">if</span> (tnapi-&gt;tx_ring)
<a name="l05885"></a>05885             memset(tnapi-&gt;tx_ring, 0, TG3_TX_RING_BYTES);
<a name="l05886"></a>05886 
<a name="l05887"></a>05887         tnapi-&gt;rx_rcb_ptr = 0;
<a name="l05888"></a>05888         <span class="keywordflow">if</span> (tnapi-&gt;rx_rcb)
<a name="l05889"></a>05889             memset(tnapi-&gt;rx_rcb, 0, TG3_RX_RCB_RING_BYTES(tp));
<a name="l05890"></a>05890     }
<a name="l05891"></a>05891 
<a name="l05892"></a>05892     <span class="keywordflow">return</span> tg3_rx_prodring_alloc(tp, &amp;tp-&gt;prodring[0]);
<a name="l05893"></a>05893 }
<a name="l05894"></a>05894 
<a name="l05895"></a>05895 <span class="comment">/*</span>
<a name="l05896"></a>05896 <span class="comment"> * Must not be invoked with interrupt sources disabled and</span>
<a name="l05897"></a>05897 <span class="comment"> * the hardware shutdown down.</span>
<a name="l05898"></a>05898 <span class="comment"> */</span>
<a name="l05899"></a>05899 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_free_consistent(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l05900"></a>05900 {
<a name="l05901"></a>05901     <span class="keywordtype">int</span> i;
<a name="l05902"></a>05902 
<a name="l05903"></a>05903     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_cnt; i++) {
<a name="l05904"></a>05904         <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[i];
<a name="l05905"></a>05905 
<a name="l05906"></a>05906         <span class="keywordflow">if</span> (tnapi-&gt;tx_ring) {
<a name="l05907"></a>05907             pci_free_consistent(tp-&gt;pdev, TG3_TX_RING_BYTES,
<a name="l05908"></a>05908                 tnapi-&gt;tx_ring, tnapi-&gt;tx_desc_mapping);
<a name="l05909"></a>05909             tnapi-&gt;tx_ring = NULL;
<a name="l05910"></a>05910         }
<a name="l05911"></a>05911 
<a name="l05912"></a>05912         kfree(tnapi-&gt;tx_buffers);
<a name="l05913"></a>05913         tnapi-&gt;tx_buffers = NULL;
<a name="l05914"></a>05914 
<a name="l05915"></a>05915         <span class="keywordflow">if</span> (tnapi-&gt;rx_rcb) {
<a name="l05916"></a>05916             pci_free_consistent(tp-&gt;pdev, TG3_RX_RCB_RING_BYTES(tp),
<a name="l05917"></a>05917                         tnapi-&gt;rx_rcb,
<a name="l05918"></a>05918                         tnapi-&gt;rx_rcb_mapping);
<a name="l05919"></a>05919             tnapi-&gt;rx_rcb = NULL;
<a name="l05920"></a>05920         }
<a name="l05921"></a>05921 
<a name="l05922"></a>05922         <span class="keywordflow">if</span> (tnapi-&gt;hw_status) {
<a name="l05923"></a>05923             pci_free_consistent(tp-&gt;pdev, TG3_HW_STATUS_SIZE,
<a name="l05924"></a>05924                         tnapi-&gt;hw_status,
<a name="l05925"></a>05925                         tnapi-&gt;status_mapping);
<a name="l05926"></a>05926             tnapi-&gt;hw_status = NULL;
<a name="l05927"></a>05927         }
<a name="l05928"></a>05928     }
<a name="l05929"></a>05929 
<a name="l05930"></a>05930     <span class="keywordflow">if</span> (tp-&gt;hw_stats) {
<a name="l05931"></a>05931         pci_free_consistent(tp-&gt;pdev, <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structtg3__hw__stats.html">tg3_hw_stats</a>),
<a name="l05932"></a>05932                     tp-&gt;hw_stats, tp-&gt;stats_mapping);
<a name="l05933"></a>05933         tp-&gt;hw_stats = NULL;
<a name="l05934"></a>05934     }
<a name="l05935"></a>05935 
<a name="l05936"></a>05936     tg3_rx_prodring_fini(tp, &amp;tp-&gt;prodring[0]);
<a name="l05937"></a>05937 }
<a name="l05938"></a>05938 
<a name="l05939"></a>05939 <span class="comment">/*</span>
<a name="l05940"></a>05940 <span class="comment"> * Must not be invoked with interrupt sources disabled and</span>
<a name="l05941"></a>05941 <span class="comment"> * the hardware shutdown down.  Can sleep.</span>
<a name="l05942"></a>05942 <span class="comment"> */</span>
<a name="l05943"></a>05943 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_alloc_consistent(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l05944"></a>05944 {
<a name="l05945"></a>05945     <span class="keywordtype">int</span> i;
<a name="l05946"></a>05946 
<a name="l05947"></a>05947     <span class="keywordflow">if</span> (tg3_rx_prodring_init(tp, &amp;tp-&gt;prodring[0]))
<a name="l05948"></a>05948         <span class="keywordflow">return</span> -ENOMEM;
<a name="l05949"></a>05949 
<a name="l05950"></a>05950     tp-&gt;hw_stats = pci_alloc_consistent(tp-&gt;pdev,
<a name="l05951"></a>05951                         <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structtg3__hw__stats.html">tg3_hw_stats</a>),
<a name="l05952"></a>05952                         &amp;tp-&gt;stats_mapping);
<a name="l05953"></a>05953     <span class="keywordflow">if</span> (!tp-&gt;hw_stats)
<a name="l05954"></a>05954         <span class="keywordflow">goto</span> err_out;
<a name="l05955"></a>05955 
<a name="l05956"></a>05956     memset(tp-&gt;hw_stats, 0, <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structtg3__hw__stats.html">tg3_hw_stats</a>));
<a name="l05957"></a>05957 
<a name="l05958"></a>05958     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_cnt; i++) {
<a name="l05959"></a>05959         <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[i];
<a name="l05960"></a>05960         <span class="keyword">struct </span><a class="code" href="structtg3__hw__status.html">tg3_hw_status</a> *sblk;
<a name="l05961"></a>05961 
<a name="l05962"></a>05962         tnapi-&gt;hw_status = pci_alloc_consistent(tp-&gt;pdev,
<a name="l05963"></a>05963                             TG3_HW_STATUS_SIZE,
<a name="l05964"></a>05964                             &amp;tnapi-&gt;status_mapping);
<a name="l05965"></a>05965         <span class="keywordflow">if</span> (!tnapi-&gt;hw_status)
<a name="l05966"></a>05966             <span class="keywordflow">goto</span> err_out;
<a name="l05967"></a>05967 
<a name="l05968"></a>05968         memset(tnapi-&gt;hw_status, 0, TG3_HW_STATUS_SIZE);
<a name="l05969"></a>05969         sblk = tnapi-&gt;hw_status;
<a name="l05970"></a>05970 
<a name="l05971"></a>05971         <span class="comment">/*</span>
<a name="l05972"></a>05972 <span class="comment">         * When RSS is enabled, the status block format changes</span>
<a name="l05973"></a>05973 <span class="comment">         * slightly.  The &quot;rx_jumbo_consumer&quot;, &quot;reserved&quot;,</span>
<a name="l05974"></a>05974 <span class="comment">         * and &quot;rx_mini_consumer&quot; members get mapped to the</span>
<a name="l05975"></a>05975 <span class="comment">         * other three rx return ring producer indexes.</span>
<a name="l05976"></a>05976 <span class="comment">         */</span>
<a name="l05977"></a>05977         <span class="keywordflow">switch</span> (i) {
<a name="l05978"></a>05978         <span class="keywordflow">default</span>:
<a name="l05979"></a>05979             tnapi-&gt;rx_rcb_prod_idx = &amp;sblk-&gt;idx[0].rx_producer;
<a name="l05980"></a>05980             <span class="keywordflow">break</span>;
<a name="l05981"></a>05981         <span class="keywordflow">case</span> 2:
<a name="l05982"></a>05982             tnapi-&gt;rx_rcb_prod_idx = &amp;sblk-&gt;rx_jumbo_consumer;
<a name="l05983"></a>05983             <span class="keywordflow">break</span>;
<a name="l05984"></a>05984         <span class="keywordflow">case</span> 3:
<a name="l05985"></a>05985             tnapi-&gt;rx_rcb_prod_idx = &amp;sblk-&gt;reserved;
<a name="l05986"></a>05986             <span class="keywordflow">break</span>;
<a name="l05987"></a>05987         <span class="keywordflow">case</span> 4:
<a name="l05988"></a>05988             tnapi-&gt;rx_rcb_prod_idx = &amp;sblk-&gt;rx_mini_consumer;
<a name="l05989"></a>05989             <span class="keywordflow">break</span>;
<a name="l05990"></a>05990         }
<a name="l05991"></a>05991 
<a name="l05992"></a>05992         <span class="comment">/*</span>
<a name="l05993"></a>05993 <span class="comment">         * If multivector RSS is enabled, vector 0 does not handle</span>
<a name="l05994"></a>05994 <span class="comment">         * rx or tx interrupts.  Don&#39;t allocate any resources for it.</span>
<a name="l05995"></a>05995 <span class="comment">         */</span>
<a name="l05996"></a>05996         <span class="keywordflow">if</span> (!i &amp;&amp; (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_RSS))
<a name="l05997"></a>05997             <span class="keywordflow">continue</span>;
<a name="l05998"></a>05998 
<a name="l05999"></a>05999         tnapi-&gt;rx_rcb = pci_alloc_consistent(tp-&gt;pdev,
<a name="l06000"></a>06000                              TG3_RX_RCB_RING_BYTES(tp),
<a name="l06001"></a>06001                              &amp;tnapi-&gt;rx_rcb_mapping);
<a name="l06002"></a>06002         <span class="keywordflow">if</span> (!tnapi-&gt;rx_rcb)
<a name="l06003"></a>06003             <span class="keywordflow">goto</span> err_out;
<a name="l06004"></a>06004 
<a name="l06005"></a>06005         memset(tnapi-&gt;rx_rcb, 0, TG3_RX_RCB_RING_BYTES(tp));
<a name="l06006"></a>06006 
<a name="l06007"></a>06007         tnapi-&gt;tx_buffers = kzalloc(<span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structtx__ring__info.html">tx_ring_info</a>) *
<a name="l06008"></a>06008                         TG3_TX_RING_SIZE, GFP_KERNEL);
<a name="l06009"></a>06009         <span class="keywordflow">if</span> (!tnapi-&gt;tx_buffers)
<a name="l06010"></a>06010             <span class="keywordflow">goto</span> err_out;
<a name="l06011"></a>06011 
<a name="l06012"></a>06012         tnapi-&gt;tx_ring = pci_alloc_consistent(tp-&gt;pdev,
<a name="l06013"></a>06013                               TG3_TX_RING_BYTES,
<a name="l06014"></a>06014                               &amp;tnapi-&gt;tx_desc_mapping);
<a name="l06015"></a>06015         <span class="keywordflow">if</span> (!tnapi-&gt;tx_ring)
<a name="l06016"></a>06016             <span class="keywordflow">goto</span> err_out;
<a name="l06017"></a>06017     }
<a name="l06018"></a>06018 
<a name="l06019"></a>06019     <span class="keywordflow">return</span> 0;
<a name="l06020"></a>06020 
<a name="l06021"></a>06021 err_out:
<a name="l06022"></a>06022     tg3_free_consistent(tp);
<a name="l06023"></a>06023     <span class="keywordflow">return</span> -ENOMEM;
<a name="l06024"></a>06024 }
<a name="l06025"></a>06025 
<a name="l06026"></a>06026 <span class="preprocessor">#define MAX_WAIT_CNT 1000</span>
<a name="l06027"></a>06027 <span class="preprocessor"></span>
<a name="l06028"></a>06028 <span class="comment">/* To stop a block, clear the enable bit and poll till it</span>
<a name="l06029"></a>06029 <span class="comment"> * clears.  tp-&gt;lock is held.</span>
<a name="l06030"></a>06030 <span class="comment"> */</span>
<a name="l06031"></a>06031 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_stop_block(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ofs, u32 enable_bit, <span class="keywordtype">int</span> silent)
<a name="l06032"></a>06032 {
<a name="l06033"></a>06033     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i;
<a name="l06034"></a>06034     u32 val;
<a name="l06035"></a>06035 
<a name="l06036"></a>06036     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS) {
<a name="l06037"></a>06037         <span class="keywordflow">switch</span> (ofs) {
<a name="l06038"></a>06038         <span class="keywordflow">case</span> RCVLSC_MODE:
<a name="l06039"></a>06039         <span class="keywordflow">case</span> DMAC_MODE:
<a name="l06040"></a>06040         <span class="keywordflow">case</span> MBFREE_MODE:
<a name="l06041"></a>06041         <span class="keywordflow">case</span> BUFMGR_MODE:
<a name="l06042"></a>06042         <span class="keywordflow">case</span> MEMARB_MODE:
<a name="l06043"></a>06043             <span class="comment">/* We can&#39;t enable/disable these bits of the</span>
<a name="l06044"></a>06044 <span class="comment">             * 5705/5750, just say success.</span>
<a name="l06045"></a>06045 <span class="comment">             */</span>
<a name="l06046"></a>06046             <span class="keywordflow">return</span> 0;
<a name="l06047"></a>06047 
<a name="l06048"></a>06048         <span class="keywordflow">default</span>:
<a name="l06049"></a>06049             <span class="keywordflow">break</span>;
<a name="l06050"></a>06050         }
<a name="l06051"></a>06051     }
<a name="l06052"></a>06052 
<a name="l06053"></a>06053     val = tr32(ofs);
<a name="l06054"></a>06054     val &amp;= ~enable_bit;
<a name="l06055"></a>06055     tw32_f(ofs, val);
<a name="l06056"></a>06056 
<a name="l06057"></a>06057     <span class="keywordflow">for</span> (i = 0; i &lt; MAX_WAIT_CNT; i++) {
<a name="l06058"></a>06058         udelay(100);
<a name="l06059"></a>06059         val = tr32(ofs);
<a name="l06060"></a>06060         <span class="keywordflow">if</span> ((val &amp; enable_bit) == 0)
<a name="l06061"></a>06061             <span class="keywordflow">break</span>;
<a name="l06062"></a>06062     }
<a name="l06063"></a>06063 
<a name="l06064"></a>06064     <span class="keywordflow">if</span> (i == MAX_WAIT_CNT &amp;&amp; !silent) {
<a name="l06065"></a>06065         printk(KERN_ERR PFX <span class="stringliteral">&quot;tg3_stop_block timed out, &quot;</span>
<a name="l06066"></a>06066                <span class="stringliteral">&quot;ofs=%lx enable_bit=%x\n&quot;</span>,
<a name="l06067"></a>06067                ofs, enable_bit);
<a name="l06068"></a>06068         <span class="keywordflow">return</span> -ENODEV;
<a name="l06069"></a>06069     }
<a name="l06070"></a>06070 
<a name="l06071"></a>06071     <span class="keywordflow">return</span> 0;
<a name="l06072"></a>06072 }
<a name="l06073"></a>06073 
<a name="l06074"></a>06074 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l06075"></a>06075 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_abort_hw(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> silent)
<a name="l06076"></a>06076 {
<a name="l06077"></a>06077     <span class="keywordtype">int</span> i, err;
<a name="l06078"></a>06078 
<a name="l06079"></a>06079     tg3_disable_ints(tp);
<a name="l06080"></a>06080 
<a name="l06081"></a>06081     tp-&gt;rx_mode &amp;= ~RX_MODE_ENABLE;
<a name="l06082"></a>06082     tw32_f(MAC_RX_MODE, tp-&gt;rx_mode);
<a name="l06083"></a>06083     udelay(10);
<a name="l06084"></a>06084 
<a name="l06085"></a>06085     err  = tg3_stop_block(tp, RCVBDI_MODE, RCVBDI_MODE_ENABLE, silent);
<a name="l06086"></a>06086     err |= tg3_stop_block(tp, RCVLPC_MODE, RCVLPC_MODE_ENABLE, silent);
<a name="l06087"></a>06087     err |= tg3_stop_block(tp, RCVLSC_MODE, RCVLSC_MODE_ENABLE, silent);
<a name="l06088"></a>06088     err |= tg3_stop_block(tp, RCVDBDI_MODE, RCVDBDI_MODE_ENABLE, silent);
<a name="l06089"></a>06089     err |= tg3_stop_block(tp, RCVDCC_MODE, RCVDCC_MODE_ENABLE, silent);
<a name="l06090"></a>06090     err |= tg3_stop_block(tp, RCVCC_MODE, RCVCC_MODE_ENABLE, silent);
<a name="l06091"></a>06091 
<a name="l06092"></a>06092     err |= tg3_stop_block(tp, SNDBDS_MODE, SNDBDS_MODE_ENABLE, silent);
<a name="l06093"></a>06093     err |= tg3_stop_block(tp, SNDBDI_MODE, SNDBDI_MODE_ENABLE, silent);
<a name="l06094"></a>06094     err |= tg3_stop_block(tp, SNDDATAI_MODE, SNDDATAI_MODE_ENABLE, silent);
<a name="l06095"></a>06095     err |= tg3_stop_block(tp, RDMAC_MODE, RDMAC_MODE_ENABLE, silent);
<a name="l06096"></a>06096     err |= tg3_stop_block(tp, SNDDATAC_MODE, SNDDATAC_MODE_ENABLE, silent);
<a name="l06097"></a>06097     err |= tg3_stop_block(tp, DMAC_MODE, DMAC_MODE_ENABLE, silent);
<a name="l06098"></a>06098     err |= tg3_stop_block(tp, SNDBDC_MODE, SNDBDC_MODE_ENABLE, silent);
<a name="l06099"></a>06099 
<a name="l06100"></a>06100     tp-&gt;mac_mode &amp;= ~MAC_MODE_TDE_ENABLE;
<a name="l06101"></a>06101     tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l06102"></a>06102     udelay(40);
<a name="l06103"></a>06103 
<a name="l06104"></a>06104     tp-&gt;tx_mode &amp;= ~TX_MODE_ENABLE;
<a name="l06105"></a>06105     tw32_f(MAC_TX_MODE, tp-&gt;tx_mode);
<a name="l06106"></a>06106 
<a name="l06107"></a>06107     <span class="keywordflow">for</span> (i = 0; i &lt; MAX_WAIT_CNT; i++) {
<a name="l06108"></a>06108         udelay(100);
<a name="l06109"></a>06109         <span class="keywordflow">if</span> (!(tr32(MAC_TX_MODE) &amp; TX_MODE_ENABLE))
<a name="l06110"></a>06110             <span class="keywordflow">break</span>;
<a name="l06111"></a>06111     }
<a name="l06112"></a>06112     <span class="keywordflow">if</span> (i &gt;= MAX_WAIT_CNT) {
<a name="l06113"></a>06113         printk(KERN_ERR PFX <span class="stringliteral">&quot;tg3_abort_hw timed out for %s, &quot;</span>
<a name="l06114"></a>06114                <span class="stringliteral">&quot;TX_MODE_ENABLE will not clear MAC_TX_MODE=%08x\n&quot;</span>,
<a name="l06115"></a>06115                tp-&gt;dev-&gt;name, tr32(MAC_TX_MODE));
<a name="l06116"></a>06116         err |= -ENODEV;
<a name="l06117"></a>06117     }
<a name="l06118"></a>06118 
<a name="l06119"></a>06119     err |= tg3_stop_block(tp, HOSTCC_MODE, HOSTCC_MODE_ENABLE, silent);
<a name="l06120"></a>06120     err |= tg3_stop_block(tp, WDMAC_MODE, WDMAC_MODE_ENABLE, silent);
<a name="l06121"></a>06121     err |= tg3_stop_block(tp, MBFREE_MODE, MBFREE_MODE_ENABLE, silent);
<a name="l06122"></a>06122 
<a name="l06123"></a>06123     tw32(FTQ_RESET, 0xffffffff);
<a name="l06124"></a>06124     tw32(FTQ_RESET, 0x00000000);
<a name="l06125"></a>06125 
<a name="l06126"></a>06126     err |= tg3_stop_block(tp, BUFMGR_MODE, BUFMGR_MODE_ENABLE, silent);
<a name="l06127"></a>06127     err |= tg3_stop_block(tp, MEMARB_MODE, MEMARB_MODE_ENABLE, silent);
<a name="l06128"></a>06128 
<a name="l06129"></a>06129     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_cnt; i++) {
<a name="l06130"></a>06130         <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[i];
<a name="l06131"></a>06131         <span class="keywordflow">if</span> (tnapi-&gt;hw_status)
<a name="l06132"></a>06132             memset(tnapi-&gt;hw_status, 0, TG3_HW_STATUS_SIZE);
<a name="l06133"></a>06133     }
<a name="l06134"></a>06134     <span class="keywordflow">if</span> (tp-&gt;hw_stats)
<a name="l06135"></a>06135         memset(tp-&gt;hw_stats, 0, <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structtg3__hw__stats.html">tg3_hw_stats</a>));
<a name="l06136"></a>06136 
<a name="l06137"></a>06137     <span class="keywordflow">return</span> err;
<a name="l06138"></a>06138 }
<a name="l06139"></a>06139 
<a name="l06140"></a>06140 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_ape_send_event(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 event)
<a name="l06141"></a>06141 {
<a name="l06142"></a>06142     <span class="keywordtype">int</span> i;
<a name="l06143"></a>06143     u32 apedata;
<a name="l06144"></a>06144 
<a name="l06145"></a>06145     apedata = tg3_ape_read32(tp, TG3_APE_SEG_SIG);
<a name="l06146"></a>06146     <span class="keywordflow">if</span> (apedata != APE_SEG_SIG_MAGIC)
<a name="l06147"></a>06147         <span class="keywordflow">return</span>;
<a name="l06148"></a>06148 
<a name="l06149"></a>06149     apedata = tg3_ape_read32(tp, TG3_APE_FW_STATUS);
<a name="l06150"></a>06150     <span class="keywordflow">if</span> (!(apedata &amp; APE_FW_STATUS_READY))
<a name="l06151"></a>06151         <span class="keywordflow">return</span>;
<a name="l06152"></a>06152 
<a name="l06153"></a>06153     <span class="comment">/* Wait for up to 1 millisecond for APE to service previous event. */</span>
<a name="l06154"></a>06154     <span class="keywordflow">for</span> (i = 0; i &lt; 10; i++) {
<a name="l06155"></a>06155         <span class="keywordflow">if</span> (tg3_ape_lock(tp, TG3_APE_LOCK_MEM))
<a name="l06156"></a>06156             <span class="keywordflow">return</span>;
<a name="l06157"></a>06157 
<a name="l06158"></a>06158         apedata = tg3_ape_read32(tp, TG3_APE_EVENT_STATUS);
<a name="l06159"></a>06159 
<a name="l06160"></a>06160         <span class="keywordflow">if</span> (!(apedata &amp; APE_EVENT_STATUS_EVENT_PENDING))
<a name="l06161"></a>06161             tg3_ape_write32(tp, TG3_APE_EVENT_STATUS,
<a name="l06162"></a>06162                     event | APE_EVENT_STATUS_EVENT_PENDING);
<a name="l06163"></a>06163 
<a name="l06164"></a>06164         tg3_ape_unlock(tp, TG3_APE_LOCK_MEM);
<a name="l06165"></a>06165 
<a name="l06166"></a>06166         <span class="keywordflow">if</span> (!(apedata &amp; APE_EVENT_STATUS_EVENT_PENDING))
<a name="l06167"></a>06167             <span class="keywordflow">break</span>;
<a name="l06168"></a>06168 
<a name="l06169"></a>06169         udelay(100);
<a name="l06170"></a>06170     }
<a name="l06171"></a>06171 
<a name="l06172"></a>06172     <span class="keywordflow">if</span> (!(apedata &amp; APE_EVENT_STATUS_EVENT_PENDING))
<a name="l06173"></a>06173         tg3_ape_write32(tp, TG3_APE_EVENT, APE_EVENT_1);
<a name="l06174"></a>06174 }
<a name="l06175"></a>06175 
<a name="l06176"></a>06176 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_ape_driver_state_change(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> kind)
<a name="l06177"></a>06177 {
<a name="l06178"></a>06178     u32 event;
<a name="l06179"></a>06179     u32 apedata;
<a name="l06180"></a>06180 
<a name="l06181"></a>06181     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE))
<a name="l06182"></a>06182         <span class="keywordflow">return</span>;
<a name="l06183"></a>06183 
<a name="l06184"></a>06184     <span class="keywordflow">switch</span> (kind) {
<a name="l06185"></a>06185         <span class="keywordflow">case</span> RESET_KIND_INIT:
<a name="l06186"></a>06186             tg3_ape_write32(tp, TG3_APE_HOST_SEG_SIG,
<a name="l06187"></a>06187                     APE_HOST_SEG_SIG_MAGIC);
<a name="l06188"></a>06188             tg3_ape_write32(tp, TG3_APE_HOST_SEG_LEN,
<a name="l06189"></a>06189                     APE_HOST_SEG_LEN_MAGIC);
<a name="l06190"></a>06190             apedata = tg3_ape_read32(tp, TG3_APE_HOST_INIT_COUNT);
<a name="l06191"></a>06191             tg3_ape_write32(tp, TG3_APE_HOST_INIT_COUNT, ++apedata);
<a name="l06192"></a>06192             tg3_ape_write32(tp, TG3_APE_HOST_DRIVER_ID,
<a name="l06193"></a>06193                     APE_HOST_DRIVER_ID_MAGIC);
<a name="l06194"></a>06194             tg3_ape_write32(tp, TG3_APE_HOST_BEHAVIOR,
<a name="l06195"></a>06195                     APE_HOST_BEHAV_NO_PHYLOCK);
<a name="l06196"></a>06196 
<a name="l06197"></a>06197             <span class="keyword">event</span> = APE_EVENT_STATUS_STATE_START;
<a name="l06198"></a>06198             <span class="keywordflow">break</span>;
<a name="l06199"></a>06199         <span class="keywordflow">case</span> RESET_KIND_SHUTDOWN:
<a name="l06200"></a>06200             <span class="comment">/* With the interface we are currently using,</span>
<a name="l06201"></a>06201 <span class="comment">             * APE does not track driver state.  Wiping</span>
<a name="l06202"></a>06202 <span class="comment">             * out the HOST SEGMENT SIGNATURE forces</span>
<a name="l06203"></a>06203 <span class="comment">             * the APE to assume OS absent status.</span>
<a name="l06204"></a>06204 <span class="comment">             */</span>
<a name="l06205"></a>06205             tg3_ape_write32(tp, TG3_APE_HOST_SEG_SIG, 0x0);
<a name="l06206"></a>06206 
<a name="l06207"></a>06207             <span class="keyword">event</span> = APE_EVENT_STATUS_STATE_UNLOAD;
<a name="l06208"></a>06208             <span class="keywordflow">break</span>;
<a name="l06209"></a>06209         <span class="keywordflow">case</span> RESET_KIND_SUSPEND:
<a name="l06210"></a>06210             <span class="keyword">event</span> = APE_EVENT_STATUS_STATE_SUSPEND;
<a name="l06211"></a>06211             <span class="keywordflow">break</span>;
<a name="l06212"></a>06212         <span class="keywordflow">default</span>:
<a name="l06213"></a>06213             <span class="keywordflow">return</span>;
<a name="l06214"></a>06214     }
<a name="l06215"></a>06215 
<a name="l06216"></a>06216     <span class="keyword">event</span> |= APE_EVENT_STATUS_DRIVER_EVNT | APE_EVENT_STATUS_STATE_CHNGE;
<a name="l06217"></a>06217 
<a name="l06218"></a>06218     tg3_ape_send_event(tp, event);
<a name="l06219"></a>06219 }
<a name="l06220"></a>06220 
<a name="l06221"></a>06221 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l06222"></a>06222 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_write_sig_pre_reset(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> kind)
<a name="l06223"></a>06223 {
<a name="l06224"></a>06224     tg3_write_mem(tp, NIC_SRAM_FIRMWARE_MBOX,
<a name="l06225"></a>06225               NIC_SRAM_FIRMWARE_MBOX_MAGIC1);
<a name="l06226"></a>06226 
<a name="l06227"></a>06227     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_ASF_NEW_HANDSHAKE) {
<a name="l06228"></a>06228         <span class="keywordflow">switch</span> (kind) {
<a name="l06229"></a>06229         <span class="keywordflow">case</span> RESET_KIND_INIT:
<a name="l06230"></a>06230             tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
<a name="l06231"></a>06231                       DRV_STATE_START);
<a name="l06232"></a>06232             <span class="keywordflow">break</span>;
<a name="l06233"></a>06233 
<a name="l06234"></a>06234         <span class="keywordflow">case</span> RESET_KIND_SHUTDOWN:
<a name="l06235"></a>06235             tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
<a name="l06236"></a>06236                       DRV_STATE_UNLOAD);
<a name="l06237"></a>06237             <span class="keywordflow">break</span>;
<a name="l06238"></a>06238 
<a name="l06239"></a>06239         <span class="keywordflow">case</span> RESET_KIND_SUSPEND:
<a name="l06240"></a>06240             tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
<a name="l06241"></a>06241                       DRV_STATE_SUSPEND);
<a name="l06242"></a>06242             <span class="keywordflow">break</span>;
<a name="l06243"></a>06243 
<a name="l06244"></a>06244         <span class="keywordflow">default</span>:
<a name="l06245"></a>06245             <span class="keywordflow">break</span>;
<a name="l06246"></a>06246         }
<a name="l06247"></a>06247     }
<a name="l06248"></a>06248 
<a name="l06249"></a>06249     <span class="keywordflow">if</span> (kind == RESET_KIND_INIT ||
<a name="l06250"></a>06250         kind == RESET_KIND_SUSPEND)
<a name="l06251"></a>06251         tg3_ape_driver_state_change(tp, kind);
<a name="l06252"></a>06252 }
<a name="l06253"></a>06253 
<a name="l06254"></a>06254 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l06255"></a>06255 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_write_sig_post_reset(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> kind)
<a name="l06256"></a>06256 {
<a name="l06257"></a>06257     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_ASF_NEW_HANDSHAKE) {
<a name="l06258"></a>06258         <span class="keywordflow">switch</span> (kind) {
<a name="l06259"></a>06259         <span class="keywordflow">case</span> RESET_KIND_INIT:
<a name="l06260"></a>06260             tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
<a name="l06261"></a>06261                       DRV_STATE_START_DONE);
<a name="l06262"></a>06262             <span class="keywordflow">break</span>;
<a name="l06263"></a>06263 
<a name="l06264"></a>06264         <span class="keywordflow">case</span> RESET_KIND_SHUTDOWN:
<a name="l06265"></a>06265             tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
<a name="l06266"></a>06266                       DRV_STATE_UNLOAD_DONE);
<a name="l06267"></a>06267             <span class="keywordflow">break</span>;
<a name="l06268"></a>06268 
<a name="l06269"></a>06269         <span class="keywordflow">default</span>:
<a name="l06270"></a>06270             <span class="keywordflow">break</span>;
<a name="l06271"></a>06271         }
<a name="l06272"></a>06272     }
<a name="l06273"></a>06273 
<a name="l06274"></a>06274     <span class="keywordflow">if</span> (kind == RESET_KIND_SHUTDOWN)
<a name="l06275"></a>06275         tg3_ape_driver_state_change(tp, kind);
<a name="l06276"></a>06276 }
<a name="l06277"></a>06277 
<a name="l06278"></a>06278 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l06279"></a>06279 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_write_sig_legacy(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> kind)
<a name="l06280"></a>06280 {
<a name="l06281"></a>06281     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF) {
<a name="l06282"></a>06282         <span class="keywordflow">switch</span> (kind) {
<a name="l06283"></a>06283         <span class="keywordflow">case</span> RESET_KIND_INIT:
<a name="l06284"></a>06284             tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
<a name="l06285"></a>06285                       DRV_STATE_START);
<a name="l06286"></a>06286             <span class="keywordflow">break</span>;
<a name="l06287"></a>06287 
<a name="l06288"></a>06288         <span class="keywordflow">case</span> RESET_KIND_SHUTDOWN:
<a name="l06289"></a>06289             tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
<a name="l06290"></a>06290                       DRV_STATE_UNLOAD);
<a name="l06291"></a>06291             <span class="keywordflow">break</span>;
<a name="l06292"></a>06292 
<a name="l06293"></a>06293         <span class="keywordflow">case</span> RESET_KIND_SUSPEND:
<a name="l06294"></a>06294             tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
<a name="l06295"></a>06295                       DRV_STATE_SUSPEND);
<a name="l06296"></a>06296             <span class="keywordflow">break</span>;
<a name="l06297"></a>06297 
<a name="l06298"></a>06298         <span class="keywordflow">default</span>:
<a name="l06299"></a>06299             <span class="keywordflow">break</span>;
<a name="l06300"></a>06300         }
<a name="l06301"></a>06301     }
<a name="l06302"></a>06302 }
<a name="l06303"></a>06303 
<a name="l06304"></a>06304 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_poll_fw(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l06305"></a>06305 {
<a name="l06306"></a>06306     <span class="keywordtype">int</span> i;
<a name="l06307"></a>06307     u32 val;
<a name="l06308"></a>06308 
<a name="l06309"></a>06309     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) {
<a name="l06310"></a>06310         <span class="comment">/* Wait up to 20ms for init done. */</span>
<a name="l06311"></a>06311         <span class="keywordflow">for</span> (i = 0; i &lt; 200; i++) {
<a name="l06312"></a>06312             <span class="keywordflow">if</span> (tr32(VCPU_STATUS) &amp; VCPU_STATUS_INIT_DONE)
<a name="l06313"></a>06313                 <span class="keywordflow">return</span> 0;
<a name="l06314"></a>06314             udelay(100);
<a name="l06315"></a>06315         }
<a name="l06316"></a>06316         <span class="keywordflow">return</span> -ENODEV;
<a name="l06317"></a>06317     }
<a name="l06318"></a>06318 
<a name="l06319"></a>06319     <span class="comment">/* Wait for firmware initialization to complete. */</span>
<a name="l06320"></a>06320     <span class="keywordflow">for</span> (i = 0; i &lt; 100000; i++) {
<a name="l06321"></a>06321         tg3_read_mem(tp, NIC_SRAM_FIRMWARE_MBOX, &amp;val);
<a name="l06322"></a>06322         <span class="keywordflow">if</span> (val == ~NIC_SRAM_FIRMWARE_MBOX_MAGIC1)
<a name="l06323"></a>06323             <span class="keywordflow">break</span>;
<a name="l06324"></a>06324         udelay(10);
<a name="l06325"></a>06325     }
<a name="l06326"></a>06326 
<a name="l06327"></a>06327     <span class="comment">/* Chip might not be fitted with firmware.  Some Sun onboard</span>
<a name="l06328"></a>06328 <span class="comment">     * parts are configured like that.  So don&#39;t signal the timeout</span>
<a name="l06329"></a>06329 <span class="comment">     * of the above loop as an error, but do report the lack of</span>
<a name="l06330"></a>06330 <span class="comment">     * running firmware once.</span>
<a name="l06331"></a>06331 <span class="comment">     */</span>
<a name="l06332"></a>06332     <span class="keywordflow">if</span> (i &gt;= 100000 &amp;&amp;
<a name="l06333"></a>06333         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_NO_FWARE_REPORTED)) {
<a name="l06334"></a>06334         tp-&gt;tg3_flags2 |= TG3_FLG2_NO_FWARE_REPORTED;
<a name="l06335"></a>06335 
<a name="l06336"></a>06336         printk(KERN_INFO PFX <span class="stringliteral">&quot;%s: No firmware running.\n&quot;</span>,
<a name="l06337"></a>06337                tp-&gt;dev-&gt;name);
<a name="l06338"></a>06338     }
<a name="l06339"></a>06339 
<a name="l06340"></a>06340     <span class="keywordflow">return</span> 0;
<a name="l06341"></a>06341 }
<a name="l06342"></a>06342 
<a name="l06343"></a>06343 <span class="comment">/* Save PCI command register before chip reset */</span>
<a name="l06344"></a>06344 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_save_pci_state(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l06345"></a>06345 {
<a name="l06346"></a>06346     pci_read_config_word(tp-&gt;pdev, PCI_COMMAND, &amp;tp-&gt;pci_cmd);
<a name="l06347"></a>06347 }
<a name="l06348"></a>06348 
<a name="l06349"></a>06349 <span class="comment">/* Restore PCI state after chip reset */</span>
<a name="l06350"></a>06350 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_restore_pci_state(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l06351"></a>06351 {
<a name="l06352"></a>06352     u32 val;
<a name="l06353"></a>06353 
<a name="l06354"></a>06354     <span class="comment">/* Re-enable indirect register accesses. */</span>
<a name="l06355"></a>06355     pci_write_config_dword(tp-&gt;pdev, TG3PCI_MISC_HOST_CTRL,
<a name="l06356"></a>06356                    tp-&gt;misc_host_ctrl);
<a name="l06357"></a>06357 
<a name="l06358"></a>06358     <span class="comment">/* Set MAX PCI retry to zero. */</span>
<a name="l06359"></a>06359     val = (PCISTATE_ROM_ENABLE | PCISTATE_ROM_RETRY_ENABLE);
<a name="l06360"></a>06360     <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5704_A0 &amp;&amp;
<a name="l06361"></a>06361         (tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_MODE))
<a name="l06362"></a>06362         val |= PCISTATE_RETRY_SAME_DMA;
<a name="l06363"></a>06363     <span class="comment">/* Allow reads and writes to the APE register and memory space. */</span>
<a name="l06364"></a>06364     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE)
<a name="l06365"></a>06365         val |= PCISTATE_ALLOW_APE_CTLSPC_WR |
<a name="l06366"></a>06366                PCISTATE_ALLOW_APE_SHMEM_WR;
<a name="l06367"></a>06367     pci_write_config_dword(tp-&gt;pdev, TG3PCI_PCISTATE, val);
<a name="l06368"></a>06368 
<a name="l06369"></a>06369     pci_write_config_word(tp-&gt;pdev, PCI_COMMAND, tp-&gt;pci_cmd);
<a name="l06370"></a>06370 
<a name="l06371"></a>06371     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5785) {
<a name="l06372"></a>06372         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS)
<a name="l06373"></a>06373             pcie_set_readrq(tp-&gt;pdev, 4096);
<a name="l06374"></a>06374         <span class="keywordflow">else</span> {
<a name="l06375"></a>06375             pci_write_config_byte(tp-&gt;pdev, PCI_CACHE_LINE_SIZE,
<a name="l06376"></a>06376                           tp-&gt;pci_cacheline_sz);
<a name="l06377"></a>06377             pci_write_config_byte(tp-&gt;pdev, PCI_LATENCY_TIMER,
<a name="l06378"></a>06378                           tp-&gt;pci_lat_timer);
<a name="l06379"></a>06379         }
<a name="l06380"></a>06380     }
<a name="l06381"></a>06381 
<a name="l06382"></a>06382     <span class="comment">/* Make sure PCI-X relaxed ordering bit is clear. */</span>
<a name="l06383"></a>06383     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_MODE) {
<a name="l06384"></a>06384         u16 pcix_cmd;
<a name="l06385"></a>06385 
<a name="l06386"></a>06386         pci_read_config_word(tp-&gt;pdev, tp-&gt;pcix_cap + PCI_X_CMD,
<a name="l06387"></a>06387                      &amp;pcix_cmd);
<a name="l06388"></a>06388         pcix_cmd &amp;= ~PCI_X_CMD_ERO;
<a name="l06389"></a>06389         pci_write_config_word(tp-&gt;pdev, tp-&gt;pcix_cap + PCI_X_CMD,
<a name="l06390"></a>06390                       pcix_cmd);
<a name="l06391"></a>06391     }
<a name="l06392"></a>06392 
<a name="l06393"></a>06393     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS) {
<a name="l06394"></a>06394 
<a name="l06395"></a>06395         <span class="comment">/* Chip reset on 5780 will reset MSI enable bit,</span>
<a name="l06396"></a>06396 <span class="comment">         * so need to restore it.</span>
<a name="l06397"></a>06397 <span class="comment">         */</span>
<a name="l06398"></a>06398         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSI) {
<a name="l06399"></a>06399             u16 ctrl;
<a name="l06400"></a>06400 
<a name="l06401"></a>06401             pci_read_config_word(tp-&gt;pdev,
<a name="l06402"></a>06402                          tp-&gt;msi_cap + PCI_MSI_FLAGS,
<a name="l06403"></a>06403                          &amp;ctrl);
<a name="l06404"></a>06404             pci_write_config_word(tp-&gt;pdev,
<a name="l06405"></a>06405                           tp-&gt;msi_cap + PCI_MSI_FLAGS,
<a name="l06406"></a>06406                           ctrl | PCI_MSI_FLAGS_ENABLE);
<a name="l06407"></a>06407             val = tr32(MSGINT_MODE);
<a name="l06408"></a>06408             tw32(MSGINT_MODE, val | MSGINT_MODE_ENABLE);
<a name="l06409"></a>06409         }
<a name="l06410"></a>06410     }
<a name="l06411"></a>06411 }
<a name="l06412"></a>06412 
<a name="l06413"></a>06413 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_stop_fw(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *);
<a name="l06414"></a>06414 
<a name="l06415"></a>06415 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l06416"></a>06416 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_chip_reset(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l06417"></a>06417 {
<a name="l06418"></a>06418     u32 val;
<a name="l06419"></a>06419     void (*write_op)(<span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *, u32, u32);
<a name="l06420"></a>06420     <span class="keywordtype">int</span> i, err;
<a name="l06421"></a>06421 
<a name="l06422"></a>06422     tg3_nvram_lock(tp);
<a name="l06423"></a>06423 
<a name="l06424"></a>06424     tg3_ape_lock(tp, TG3_APE_LOCK_GRC);
<a name="l06425"></a>06425 
<a name="l06426"></a>06426     <span class="comment">/* No matching tg3_nvram_unlock() after this because</span>
<a name="l06427"></a>06427 <span class="comment">     * chip reset below will undo the nvram lock.</span>
<a name="l06428"></a>06428 <span class="comment">     */</span>
<a name="l06429"></a>06429     tp-&gt;nvram_lock_cnt = 0;
<a name="l06430"></a>06430 
<a name="l06431"></a>06431     <span class="comment">/* GRC_MISC_CFG core clock reset will clear the memory</span>
<a name="l06432"></a>06432 <span class="comment">     * enable bit in PCI register 4 and the MSI enable bit</span>
<a name="l06433"></a>06433 <span class="comment">     * on some chips, so we save relevant registers here.</span>
<a name="l06434"></a>06434 <span class="comment">     */</span>
<a name="l06435"></a>06435     tg3_save_pci_state(tp);
<a name="l06436"></a>06436 
<a name="l06437"></a>06437     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5752 ||
<a name="l06438"></a>06438         (tp-&gt;tg3_flags3 &amp; TG3_FLG3_5755_PLUS))
<a name="l06439"></a>06439         tw32(GRC_FASTBOOT_PC, 0);
<a name="l06440"></a>06440 
<a name="l06441"></a>06441     <span class="comment">/*</span>
<a name="l06442"></a>06442 <span class="comment">     * We must avoid the readl() that normally takes place.</span>
<a name="l06443"></a>06443 <span class="comment">     * It locks machines, causes machine checks, and other</span>
<a name="l06444"></a>06444 <span class="comment">     * fun things.  So, temporarily disable the 5701</span>
<a name="l06445"></a>06445 <span class="comment">     * hardware workaround, while we do the reset.</span>
<a name="l06446"></a>06446 <span class="comment">     */</span>
<a name="l06447"></a>06447     write_op = tp-&gt;write32;
<a name="l06448"></a>06448     <span class="keywordflow">if</span> (write_op == tg3_write_flush_reg32)
<a name="l06449"></a>06449         tp-&gt;write32 = tg3_write32;
<a name="l06450"></a>06450 
<a name="l06451"></a>06451     <span class="comment">/* Prevent the irq handler from reading or writing PCI registers</span>
<a name="l06452"></a>06452 <span class="comment">     * during chip reset when the memory enable bit in the PCI command</span>
<a name="l06453"></a>06453 <span class="comment">     * register may be cleared.  The chip does not generate interrupt</span>
<a name="l06454"></a>06454 <span class="comment">     * at this time, but the irq handler may still be called due to irq</span>
<a name="l06455"></a>06455 <span class="comment">     * sharing or irqpoll.</span>
<a name="l06456"></a>06456 <span class="comment">     */</span>
<a name="l06457"></a>06457     tp-&gt;tg3_flags |= TG3_FLAG_CHIP_RESETTING;
<a name="l06458"></a>06458     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_cnt; i++) {
<a name="l06459"></a>06459         <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[i];
<a name="l06460"></a>06460         <span class="keywordflow">if</span> (tnapi-&gt;hw_status) {
<a name="l06461"></a>06461             tnapi-&gt;hw_status-&gt;status = 0;
<a name="l06462"></a>06462             tnapi-&gt;hw_status-&gt;status_tag = 0;
<a name="l06463"></a>06463         }
<a name="l06464"></a>06464         tnapi-&gt;last_tag = 0;
<a name="l06465"></a>06465         tnapi-&gt;last_irq_tag = 0;
<a name="l06466"></a>06466     }
<a name="l06467"></a>06467     smp_mb();
<a name="l06468"></a>06468 
<a name="l06469"></a>06469     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_cnt; i++)
<a name="l06470"></a>06470         synchronize_irq(tp-&gt;napi[i].irq_vec);
<a name="l06471"></a>06471 
<a name="l06472"></a>06472     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780) {
<a name="l06473"></a>06473         val = tr32(TG3_PCIE_LNKCTL) &amp; ~TG3_PCIE_LNKCTL_L1_PLL_PD_EN;
<a name="l06474"></a>06474         tw32(TG3_PCIE_LNKCTL, val | TG3_PCIE_LNKCTL_L1_PLL_PD_DIS);
<a name="l06475"></a>06475     }
<a name="l06476"></a>06476 
<a name="l06477"></a>06477     <span class="comment">/* do the reset */</span>
<a name="l06478"></a>06478     val = GRC_MISC_CFG_CORECLK_RESET;
<a name="l06479"></a>06479 
<a name="l06480"></a>06480     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS) {
<a name="l06481"></a>06481         <span class="keywordflow">if</span> (tr32(0x7e2c) == 0x60) {
<a name="l06482"></a>06482             tw32(0x7e2c, 0x20);
<a name="l06483"></a>06483         }
<a name="l06484"></a>06484         <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id != CHIPREV_ID_5750_A0) {
<a name="l06485"></a>06485             tw32(GRC_MISC_CFG, (1 &lt;&lt; 29));
<a name="l06486"></a>06486             val |= (1 &lt;&lt; 29);
<a name="l06487"></a>06487         }
<a name="l06488"></a>06488     }
<a name="l06489"></a>06489 
<a name="l06490"></a>06490     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) {
<a name="l06491"></a>06491         tw32(VCPU_STATUS, tr32(VCPU_STATUS) | VCPU_STATUS_DRV_RESET);
<a name="l06492"></a>06492         tw32(GRC_VCPU_EXT_CTRL,
<a name="l06493"></a>06493              tr32(GRC_VCPU_EXT_CTRL) &amp; ~GRC_VCPU_EXT_CTRL_HALT_CPU);
<a name="l06494"></a>06494     }
<a name="l06495"></a>06495 
<a name="l06496"></a>06496     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS)
<a name="l06497"></a>06497         val |= GRC_MISC_CFG_KEEP_GPHY_POWER;
<a name="l06498"></a>06498     tw32(GRC_MISC_CFG, val);
<a name="l06499"></a>06499 
<a name="l06500"></a>06500     <span class="comment">/* restore 5701 hardware bug workaround write method */</span>
<a name="l06501"></a>06501     tp-&gt;write32 = write_op;
<a name="l06502"></a>06502 
<a name="l06503"></a>06503     <span class="comment">/* Unfortunately, we have to delay before the PCI read back.</span>
<a name="l06504"></a>06504 <span class="comment">     * Some 575X chips even will not respond to a PCI cfg access</span>
<a name="l06505"></a>06505 <span class="comment">     * when the reset command is given to the chip.</span>
<a name="l06506"></a>06506 <span class="comment">     *</span>
<a name="l06507"></a>06507 <span class="comment">     * How do these hardware designers expect things to work</span>
<a name="l06508"></a>06508 <span class="comment">     * properly if the PCI write is posted for a long period</span>
<a name="l06509"></a>06509 <span class="comment">     * of time?  It is always necessary to have some method by</span>
<a name="l06510"></a>06510 <span class="comment">     * which a register read back can occur to push the write</span>
<a name="l06511"></a>06511 <span class="comment">     * out which does the reset.</span>
<a name="l06512"></a>06512 <span class="comment">     *</span>
<a name="l06513"></a>06513 <span class="comment">     * For most tg3 variants the trick below was working.</span>
<a name="l06514"></a>06514 <span class="comment">     * Ho hum...</span>
<a name="l06515"></a>06515 <span class="comment">     */</span>
<a name="l06516"></a>06516     udelay(120);
<a name="l06517"></a>06517 
<a name="l06518"></a>06518     <span class="comment">/* Flush PCI posted writes.  The normal MMIO registers</span>
<a name="l06519"></a>06519 <span class="comment">     * are inaccessible at this time so this is the only</span>
<a name="l06520"></a>06520 <span class="comment">     * way to make this reliably (actually, this is no longer</span>
<a name="l06521"></a>06521 <span class="comment">     * the case, see above).  I tried to use indirect</span>
<a name="l06522"></a>06522 <span class="comment">     * register read/write but this upset some 5701 variants.</span>
<a name="l06523"></a>06523 <span class="comment">     */</span>
<a name="l06524"></a>06524     pci_read_config_dword(tp-&gt;pdev, PCI_COMMAND, &amp;val);
<a name="l06525"></a>06525 
<a name="l06526"></a>06526     udelay(120);
<a name="l06527"></a>06527 
<a name="l06528"></a>06528     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS) &amp;&amp; tp-&gt;pcie_cap) {
<a name="l06529"></a>06529         u16 val16;
<a name="l06530"></a>06530 
<a name="l06531"></a>06531         <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5750_A0) {
<a name="l06532"></a>06532             <span class="keywordtype">int</span> i;
<a name="l06533"></a>06533             u32 cfg_val;
<a name="l06534"></a>06534 
<a name="l06535"></a>06535             <span class="comment">/* Wait for link training to complete.  */</span>
<a name="l06536"></a>06536             <span class="keywordflow">for</span> (i = 0; i &lt; 5000; i++)
<a name="l06537"></a>06537                 udelay(100);
<a name="l06538"></a>06538 
<a name="l06539"></a>06539             pci_read_config_dword(tp-&gt;pdev, 0xc4, &amp;cfg_val);
<a name="l06540"></a>06540             pci_write_config_dword(tp-&gt;pdev, 0xc4,
<a name="l06541"></a>06541                            cfg_val | (1 &lt;&lt; 15));
<a name="l06542"></a>06542         }
<a name="l06543"></a>06543 
<a name="l06544"></a>06544         <span class="comment">/* Clear the &quot;no snoop&quot; and &quot;relaxed ordering&quot; bits. */</span>
<a name="l06545"></a>06545         pci_read_config_word(tp-&gt;pdev,
<a name="l06546"></a>06546                      tp-&gt;pcie_cap + PCI_EXP_DEVCTL,
<a name="l06547"></a>06547                      &amp;val16);
<a name="l06548"></a>06548         val16 &amp;= ~(PCI_EXP_DEVCTL_RELAX_EN |
<a name="l06549"></a>06549                PCI_EXP_DEVCTL_NOSNOOP_EN);
<a name="l06550"></a>06550         <span class="comment">/*</span>
<a name="l06551"></a>06551 <span class="comment">         * Older PCIe devices only support the 128 byte</span>
<a name="l06552"></a>06552 <span class="comment">         * MPS setting.  Enforce the restriction.</span>
<a name="l06553"></a>06553 <span class="comment">         */</span>
<a name="l06554"></a>06554         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_CPMU_PRESENT) ||
<a name="l06555"></a>06555             (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5784))
<a name="l06556"></a>06556             val16 &amp;= ~PCI_EXP_DEVCTL_PAYLOAD;
<a name="l06557"></a>06557         pci_write_config_word(tp-&gt;pdev,
<a name="l06558"></a>06558                       tp-&gt;pcie_cap + PCI_EXP_DEVCTL,
<a name="l06559"></a>06559                       val16);
<a name="l06560"></a>06560 
<a name="l06561"></a>06561         pcie_set_readrq(tp-&gt;pdev, 4096);
<a name="l06562"></a>06562 
<a name="l06563"></a>06563         <span class="comment">/* Clear error status */</span>
<a name="l06564"></a>06564         pci_write_config_word(tp-&gt;pdev,
<a name="l06565"></a>06565                       tp-&gt;pcie_cap + PCI_EXP_DEVSTA,
<a name="l06566"></a>06566                       PCI_EXP_DEVSTA_CED |
<a name="l06567"></a>06567                       PCI_EXP_DEVSTA_NFED |
<a name="l06568"></a>06568                       PCI_EXP_DEVSTA_FED |
<a name="l06569"></a>06569                       PCI_EXP_DEVSTA_URD);
<a name="l06570"></a>06570     }
<a name="l06571"></a>06571 
<a name="l06572"></a>06572     tg3_restore_pci_state(tp);
<a name="l06573"></a>06573 
<a name="l06574"></a>06574     tp-&gt;tg3_flags &amp;= ~TG3_FLAG_CHIP_RESETTING;
<a name="l06575"></a>06575 
<a name="l06576"></a>06576     val = 0;
<a name="l06577"></a>06577     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS)
<a name="l06578"></a>06578         val = tr32(MEMARB_MODE);
<a name="l06579"></a>06579     tw32(MEMARB_MODE, val | MEMARB_MODE_ENABLE);
<a name="l06580"></a>06580 
<a name="l06581"></a>06581     <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5750_A3) {
<a name="l06582"></a>06582         tg3_stop_fw(tp);
<a name="l06583"></a>06583         tw32(0x5000, 0x400);
<a name="l06584"></a>06584     }
<a name="l06585"></a>06585 
<a name="l06586"></a>06586     tw32(GRC_MODE, tp-&gt;grc_mode);
<a name="l06587"></a>06587 
<a name="l06588"></a>06588     <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5705_A0) {
<a name="l06589"></a>06589         val = tr32(0xc4);
<a name="l06590"></a>06590 
<a name="l06591"></a>06591         tw32(0xc4, val | (1 &lt;&lt; 15));
<a name="l06592"></a>06592     }
<a name="l06593"></a>06593 
<a name="l06594"></a>06594     <span class="keywordflow">if</span> ((tp-&gt;nic_sram_data_cfg &amp; NIC_SRAM_DATA_CFG_MINI_PCI) != 0 &amp;&amp;
<a name="l06595"></a>06595         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705) {
<a name="l06596"></a>06596         tp-&gt;pci_clock_ctrl |= CLOCK_CTRL_CLKRUN_OENABLE;
<a name="l06597"></a>06597         <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5705_A0)
<a name="l06598"></a>06598             tp-&gt;pci_clock_ctrl |= CLOCK_CTRL_FORCE_CLKRUN;
<a name="l06599"></a>06599         tw32(TG3PCI_CLOCK_CTRL, tp-&gt;pci_clock_ctrl);
<a name="l06600"></a>06600     }
<a name="l06601"></a>06601 
<a name="l06602"></a>06602     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES) {
<a name="l06603"></a>06603         tp-&gt;mac_mode = MAC_MODE_PORT_MODE_TBI;
<a name="l06604"></a>06604         tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l06605"></a>06605     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_MII_SERDES) {
<a name="l06606"></a>06606         tp-&gt;mac_mode = MAC_MODE_PORT_MODE_GMII;
<a name="l06607"></a>06607         tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l06608"></a>06608     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE) {
<a name="l06609"></a>06609         tp-&gt;mac_mode &amp;= (MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN);
<a name="l06610"></a>06610         <span class="keywordflow">if</span> (tp-&gt;mac_mode &amp; MAC_MODE_APE_TX_EN)
<a name="l06611"></a>06611             tp-&gt;mac_mode |= MAC_MODE_TDE_ENABLE;
<a name="l06612"></a>06612         tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l06613"></a>06613     } <span class="keywordflow">else</span>
<a name="l06614"></a>06614         tw32_f(MAC_MODE, 0);
<a name="l06615"></a>06615     udelay(40);
<a name="l06616"></a>06616 
<a name="l06617"></a>06617     tg3_ape_unlock(tp, TG3_APE_LOCK_GRC);
<a name="l06618"></a>06618 
<a name="l06619"></a>06619     err = tg3_poll_fw(tp);
<a name="l06620"></a>06620     <span class="keywordflow">if</span> (err)
<a name="l06621"></a>06621         <span class="keywordflow">return</span> err;
<a name="l06622"></a>06622 
<a name="l06623"></a>06623     tg3_mdio_start(tp);
<a name="l06624"></a>06624 
<a name="l06625"></a>06625     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS) &amp;&amp;
<a name="l06626"></a>06626         tp-&gt;pci_chip_rev_id != CHIPREV_ID_5750_A0 &amp;&amp;
<a name="l06627"></a>06627         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5785 &amp;&amp;
<a name="l06628"></a>06628         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5717) {
<a name="l06629"></a>06629         val = tr32(0x7c00);
<a name="l06630"></a>06630 
<a name="l06631"></a>06631         tw32(0x7c00, val | (1 &lt;&lt; 25));
<a name="l06632"></a>06632     }
<a name="l06633"></a>06633 
<a name="l06634"></a>06634     <span class="comment">/* Reprobe ASF enable state.  */</span>
<a name="l06635"></a>06635     tp-&gt;tg3_flags &amp;= ~TG3_FLAG_ENABLE_ASF;
<a name="l06636"></a>06636     tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_ASF_NEW_HANDSHAKE;
<a name="l06637"></a>06637     tg3_read_mem(tp, NIC_SRAM_DATA_SIG, &amp;val);
<a name="l06638"></a>06638     <span class="keywordflow">if</span> (val == NIC_SRAM_DATA_SIG_MAGIC) {
<a name="l06639"></a>06639         u32 nic_cfg;
<a name="l06640"></a>06640 
<a name="l06641"></a>06641         tg3_read_mem(tp, NIC_SRAM_DATA_CFG, &amp;nic_cfg);
<a name="l06642"></a>06642         <span class="keywordflow">if</span> (nic_cfg &amp; NIC_SRAM_DATA_CFG_ASF_ENABLE) {
<a name="l06643"></a>06643             tp-&gt;tg3_flags |= TG3_FLAG_ENABLE_ASF;
<a name="l06644"></a>06644             tp-&gt;last_event_jiffies = jiffies;
<a name="l06645"></a>06645             <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS)
<a name="l06646"></a>06646                 tp-&gt;tg3_flags2 |= TG3_FLG2_ASF_NEW_HANDSHAKE;
<a name="l06647"></a>06647         }
<a name="l06648"></a>06648     }
<a name="l06649"></a>06649 
<a name="l06650"></a>06650     <span class="keywordflow">return</span> 0;
<a name="l06651"></a>06651 }
<a name="l06652"></a>06652 
<a name="l06653"></a>06653 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l06654"></a>06654 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_stop_fw(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l06655"></a>06655 {
<a name="l06656"></a>06656     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF) &amp;&amp;
<a name="l06657"></a>06657        !(tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE)) {
<a name="l06658"></a>06658         <span class="comment">/* Wait for RX cpu to ACK the previous event. */</span>
<a name="l06659"></a>06659         tg3_wait_for_event_ack(tp);
<a name="l06660"></a>06660 
<a name="l06661"></a>06661         tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX, FWCMD_NICDRV_PAUSE_FW);
<a name="l06662"></a>06662 
<a name="l06663"></a>06663         tg3_generate_fw_event(tp);
<a name="l06664"></a>06664 
<a name="l06665"></a>06665         <span class="comment">/* Wait for RX cpu to ACK this event. */</span>
<a name="l06666"></a>06666         tg3_wait_for_event_ack(tp);
<a name="l06667"></a>06667     }
<a name="l06668"></a>06668 }
<a name="l06669"></a>06669 
<a name="l06670"></a>06670 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l06671"></a>06671 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_halt(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> kind, <span class="keywordtype">int</span> silent)
<a name="l06672"></a>06672 {
<a name="l06673"></a>06673     <span class="keywordtype">int</span> err;
<a name="l06674"></a>06674 
<a name="l06675"></a>06675     tg3_stop_fw(tp);
<a name="l06676"></a>06676 
<a name="l06677"></a>06677     tg3_write_sig_pre_reset(tp, kind);
<a name="l06678"></a>06678 
<a name="l06679"></a>06679     tg3_abort_hw(tp, silent);
<a name="l06680"></a>06680     err = tg3_chip_reset(tp);
<a name="l06681"></a>06681 
<a name="l06682"></a>06682     __tg3_set_mac_addr(tp, 0);
<a name="l06683"></a>06683 
<a name="l06684"></a>06684     tg3_write_sig_legacy(tp, kind);
<a name="l06685"></a>06685     tg3_write_sig_post_reset(tp, kind);
<a name="l06686"></a>06686 
<a name="l06687"></a>06687     <span class="keywordflow">if</span> (err)
<a name="l06688"></a>06688         <span class="keywordflow">return</span> err;
<a name="l06689"></a>06689 
<a name="l06690"></a>06690     <span class="keywordflow">return</span> 0;
<a name="l06691"></a>06691 }
<a name="l06692"></a>06692 
<a name="l06693"></a>06693 <span class="preprocessor">#define RX_CPU_SCRATCH_BASE 0x30000</span>
<a name="l06694"></a>06694 <span class="preprocessor"></span><span class="preprocessor">#define RX_CPU_SCRATCH_SIZE 0x04000</span>
<a name="l06695"></a>06695 <span class="preprocessor"></span><span class="preprocessor">#define TX_CPU_SCRATCH_BASE 0x34000</span>
<a name="l06696"></a>06696 <span class="preprocessor"></span><span class="preprocessor">#define TX_CPU_SCRATCH_SIZE 0x04000</span>
<a name="l06697"></a>06697 <span class="preprocessor"></span>
<a name="l06698"></a>06698 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l06699"></a>06699 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_halt_cpu(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 offset)
<a name="l06700"></a>06700 {
<a name="l06701"></a>06701     <span class="keywordtype">int</span> i;
<a name="l06702"></a>06702 
<a name="l06703"></a>06703     BUG_ON(offset == TX_CPU_BASE &amp;&amp;
<a name="l06704"></a>06704         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS));
<a name="l06705"></a>06705 
<a name="l06706"></a>06706     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) {
<a name="l06707"></a>06707         u32 val = tr32(GRC_VCPU_EXT_CTRL);
<a name="l06708"></a>06708 
<a name="l06709"></a>06709         tw32(GRC_VCPU_EXT_CTRL, val | GRC_VCPU_EXT_CTRL_HALT_CPU);
<a name="l06710"></a>06710         <span class="keywordflow">return</span> 0;
<a name="l06711"></a>06711     }
<a name="l06712"></a>06712     <span class="keywordflow">if</span> (offset == RX_CPU_BASE) {
<a name="l06713"></a>06713         <span class="keywordflow">for</span> (i = 0; i &lt; 10000; i++) {
<a name="l06714"></a>06714             tw32(offset + CPU_STATE, 0xffffffff);
<a name="l06715"></a>06715             tw32(offset + CPU_MODE,  CPU_MODE_HALT);
<a name="l06716"></a>06716             <span class="keywordflow">if</span> (tr32(offset + CPU_MODE) &amp; CPU_MODE_HALT)
<a name="l06717"></a>06717                 <span class="keywordflow">break</span>;
<a name="l06718"></a>06718         }
<a name="l06719"></a>06719 
<a name="l06720"></a>06720         tw32(offset + CPU_STATE, 0xffffffff);
<a name="l06721"></a>06721         tw32_f(offset + CPU_MODE,  CPU_MODE_HALT);
<a name="l06722"></a>06722         udelay(10);
<a name="l06723"></a>06723     } <span class="keywordflow">else</span> {
<a name="l06724"></a>06724         <span class="keywordflow">for</span> (i = 0; i &lt; 10000; i++) {
<a name="l06725"></a>06725             tw32(offset + CPU_STATE, 0xffffffff);
<a name="l06726"></a>06726             tw32(offset + CPU_MODE,  CPU_MODE_HALT);
<a name="l06727"></a>06727             <span class="keywordflow">if</span> (tr32(offset + CPU_MODE) &amp; CPU_MODE_HALT)
<a name="l06728"></a>06728                 <span class="keywordflow">break</span>;
<a name="l06729"></a>06729         }
<a name="l06730"></a>06730     }
<a name="l06731"></a>06731 
<a name="l06732"></a>06732     <span class="keywordflow">if</span> (i &gt;= 10000) {
<a name="l06733"></a>06733         printk(KERN_ERR PFX <span class="stringliteral">&quot;tg3_reset_cpu timed out for %s, &quot;</span>
<a name="l06734"></a>06734                <span class="stringliteral">&quot;and %s CPU\n&quot;</span>,
<a name="l06735"></a>06735                tp-&gt;dev-&gt;name,
<a name="l06736"></a>06736                (offset == RX_CPU_BASE ? <span class="stringliteral">&quot;RX&quot;</span> : <span class="stringliteral">&quot;TX&quot;</span>));
<a name="l06737"></a>06737         <span class="keywordflow">return</span> -ENODEV;
<a name="l06738"></a>06738     }
<a name="l06739"></a>06739 
<a name="l06740"></a>06740     <span class="comment">/* Clear firmware&#39;s nvram arbitration. */</span>
<a name="l06741"></a>06741     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_NVRAM)
<a name="l06742"></a>06742         tw32(NVRAM_SWARB, SWARB_REQ_CLR0);
<a name="l06743"></a>06743     <span class="keywordflow">return</span> 0;
<a name="l06744"></a>06744 }
<a name="l06745"></a>06745 
<a name="l06746"></a>06746 <span class="keyword">struct </span><a class="code" href="structfw__info.html">fw_info</a> {
<a name="l06747"></a>06747     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> fw_base;
<a name="l06748"></a>06748     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> fw_len;
<a name="l06749"></a>06749     <span class="keyword">const</span> __be32 *fw_data;
<a name="l06750"></a>06750 };
<a name="l06751"></a>06751 
<a name="l06752"></a>06752 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l06753"></a>06753 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_load_firmware_cpu(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 cpu_base, u32 cpu_scratch_base,
<a name="l06754"></a>06754                  <span class="keywordtype">int</span> cpu_scratch_size, <span class="keyword">struct</span> <a class="code" href="structfw__info.html">fw_info</a> *info)
<a name="l06755"></a>06755 {
<a name="l06756"></a>06756     <span class="keywordtype">int</span> err, lock_err, i;
<a name="l06757"></a>06757     void (*write_op)(<span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *, u32, u32);
<a name="l06758"></a>06758 
<a name="l06759"></a>06759     <span class="keywordflow">if</span> (cpu_base == TX_CPU_BASE &amp;&amp;
<a name="l06760"></a>06760         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS)) {
<a name="l06761"></a>06761         printk(KERN_ERR PFX <span class="stringliteral">&quot;tg3_load_firmware_cpu: Trying to load &quot;</span>
<a name="l06762"></a>06762                <span class="stringliteral">&quot;TX cpu firmware on %s which is 5705.\n&quot;</span>,
<a name="l06763"></a>06763                tp-&gt;dev-&gt;name);
<a name="l06764"></a>06764         <span class="keywordflow">return</span> -EINVAL;
<a name="l06765"></a>06765     }
<a name="l06766"></a>06766 
<a name="l06767"></a>06767     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS)
<a name="l06768"></a>06768         write_op = tg3_write_mem;
<a name="l06769"></a>06769     <span class="keywordflow">else</span>
<a name="l06770"></a>06770         write_op = tg3_write_indirect_reg32;
<a name="l06771"></a>06771 
<a name="l06772"></a>06772     <span class="comment">/* It is possible that bootcode is still loading at this point.</span>
<a name="l06773"></a>06773 <span class="comment">     * Get the nvram lock first before halting the cpu.</span>
<a name="l06774"></a>06774 <span class="comment">     */</span>
<a name="l06775"></a>06775     lock_err = tg3_nvram_lock(tp);
<a name="l06776"></a>06776     err = tg3_halt_cpu(tp, cpu_base);
<a name="l06777"></a>06777     <span class="keywordflow">if</span> (!lock_err)
<a name="l06778"></a>06778         tg3_nvram_unlock(tp);
<a name="l06779"></a>06779     <span class="keywordflow">if</span> (err)
<a name="l06780"></a>06780         <span class="keywordflow">goto</span> out;
<a name="l06781"></a>06781 
<a name="l06782"></a>06782     <span class="keywordflow">for</span> (i = 0; i &lt; cpu_scratch_size; i += <span class="keyword">sizeof</span>(u32))
<a name="l06783"></a>06783         write_op(tp, cpu_scratch_base + i, 0);
<a name="l06784"></a>06784     tw32(cpu_base + CPU_STATE, 0xffffffff);
<a name="l06785"></a>06785     tw32(cpu_base + CPU_MODE, tr32(cpu_base+CPU_MODE)|CPU_MODE_HALT);
<a name="l06786"></a>06786     <span class="keywordflow">for</span> (i = 0; i &lt; (info-&gt;fw_len / <span class="keyword">sizeof</span>(u32)); i++)
<a name="l06787"></a>06787         write_op(tp, (cpu_scratch_base +
<a name="l06788"></a>06788                   (info-&gt;fw_base &amp; 0xffff) +
<a name="l06789"></a>06789                   (i * <span class="keyword">sizeof</span>(u32))),
<a name="l06790"></a>06790                   be32_to_cpu(info-&gt;fw_data[i]));
<a name="l06791"></a>06791 
<a name="l06792"></a>06792     err = 0;
<a name="l06793"></a>06793 
<a name="l06794"></a>06794 out:
<a name="l06795"></a>06795     <span class="keywordflow">return</span> err;
<a name="l06796"></a>06796 }
<a name="l06797"></a>06797 
<a name="l06798"></a>06798 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l06799"></a>06799 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_load_5701_a0_firmware_fix(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l06800"></a>06800 {
<a name="l06801"></a>06801     <span class="keyword">struct </span><a class="code" href="structfw__info.html">fw_info</a> info;
<a name="l06802"></a>06802     <span class="keyword">const</span> __be32 *fw_data;
<a name="l06803"></a>06803     <span class="keywordtype">int</span> err, i;
<a name="l06804"></a>06804 
<a name="l06805"></a>06805     fw_data = (<span class="keywordtype">void</span> *)tp-&gt;fw-&gt;data;
<a name="l06806"></a>06806 
<a name="l06807"></a>06807     <span class="comment">/* Firmware blob starts with version numbers, followed by</span>
<a name="l06808"></a>06808 <span class="comment">       start address and length. We are setting complete length.</span>
<a name="l06809"></a>06809 <span class="comment">       length = end_address_of_bss - start_address_of_text.</span>
<a name="l06810"></a>06810 <span class="comment">       Remainder is the blob to be loaded contiguously</span>
<a name="l06811"></a>06811 <span class="comment">       from start address. */</span>
<a name="l06812"></a>06812 
<a name="l06813"></a>06813     info.fw_base = be32_to_cpu(fw_data[1]);
<a name="l06814"></a>06814     info.fw_len = tp-&gt;fw-&gt;size - 12;
<a name="l06815"></a>06815     info.fw_data = &amp;fw_data[3];
<a name="l06816"></a>06816 
<a name="l06817"></a>06817     err = tg3_load_firmware_cpu(tp, RX_CPU_BASE,
<a name="l06818"></a>06818                     RX_CPU_SCRATCH_BASE, RX_CPU_SCRATCH_SIZE,
<a name="l06819"></a>06819                     &amp;info);
<a name="l06820"></a>06820     <span class="keywordflow">if</span> (err)
<a name="l06821"></a>06821         <span class="keywordflow">return</span> err;
<a name="l06822"></a>06822 
<a name="l06823"></a>06823     err = tg3_load_firmware_cpu(tp, TX_CPU_BASE,
<a name="l06824"></a>06824                     TX_CPU_SCRATCH_BASE, TX_CPU_SCRATCH_SIZE,
<a name="l06825"></a>06825                     &amp;info);
<a name="l06826"></a>06826     <span class="keywordflow">if</span> (err)
<a name="l06827"></a>06827         <span class="keywordflow">return</span> err;
<a name="l06828"></a>06828 
<a name="l06829"></a>06829     <span class="comment">/* Now startup only the RX cpu. */</span>
<a name="l06830"></a>06830     tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
<a name="l06831"></a>06831     tw32_f(RX_CPU_BASE + CPU_PC, info.fw_base);
<a name="l06832"></a>06832 
<a name="l06833"></a>06833     <span class="keywordflow">for</span> (i = 0; i &lt; 5; i++) {
<a name="l06834"></a>06834         <span class="keywordflow">if</span> (tr32(RX_CPU_BASE + CPU_PC) == info.fw_base)
<a name="l06835"></a>06835             <span class="keywordflow">break</span>;
<a name="l06836"></a>06836         tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
<a name="l06837"></a>06837         tw32(RX_CPU_BASE + CPU_MODE,  CPU_MODE_HALT);
<a name="l06838"></a>06838         tw32_f(RX_CPU_BASE + CPU_PC, info.fw_base);
<a name="l06839"></a>06839         udelay(1000);
<a name="l06840"></a>06840     }
<a name="l06841"></a>06841     <span class="keywordflow">if</span> (i &gt;= 5) {
<a name="l06842"></a>06842         printk(KERN_ERR PFX <span class="stringliteral">&quot;tg3_load_firmware fails for %s &quot;</span>
<a name="l06843"></a>06843                <span class="stringliteral">&quot;to set RX CPU PC, is %08x should be %08x\n&quot;</span>,
<a name="l06844"></a>06844                tp-&gt;dev-&gt;name, tr32(RX_CPU_BASE + CPU_PC),
<a name="l06845"></a>06845                info.fw_base);
<a name="l06846"></a>06846         <span class="keywordflow">return</span> -ENODEV;
<a name="l06847"></a>06847     }
<a name="l06848"></a>06848     tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
<a name="l06849"></a>06849     tw32_f(RX_CPU_BASE + CPU_MODE,  0x00000000);
<a name="l06850"></a>06850 
<a name="l06851"></a>06851     <span class="keywordflow">return</span> 0;
<a name="l06852"></a>06852 }
<a name="l06853"></a>06853 
<a name="l06854"></a>06854 <span class="comment">/* 5705 needs a special version of the TSO firmware.  */</span>
<a name="l06855"></a>06855 
<a name="l06856"></a>06856 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l06857"></a>06857 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_load_tso_firmware(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l06858"></a>06858 {
<a name="l06859"></a>06859     <span class="keyword">struct </span><a class="code" href="structfw__info.html">fw_info</a> info;
<a name="l06860"></a>06860     <span class="keyword">const</span> __be32 *fw_data;
<a name="l06861"></a>06861     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> cpu_base, cpu_scratch_base, cpu_scratch_size;
<a name="l06862"></a>06862     <span class="keywordtype">int</span> err, i;
<a name="l06863"></a>06863 
<a name="l06864"></a>06864     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_HW_TSO)
<a name="l06865"></a>06865         <span class="keywordflow">return</span> 0;
<a name="l06866"></a>06866 
<a name="l06867"></a>06867     fw_data = (<span class="keywordtype">void</span> *)tp-&gt;fw-&gt;data;
<a name="l06868"></a>06868 
<a name="l06869"></a>06869     <span class="comment">/* Firmware blob starts with version numbers, followed by</span>
<a name="l06870"></a>06870 <span class="comment">       start address and length. We are setting complete length.</span>
<a name="l06871"></a>06871 <span class="comment">       length = end_address_of_bss - start_address_of_text.</span>
<a name="l06872"></a>06872 <span class="comment">       Remainder is the blob to be loaded contiguously</span>
<a name="l06873"></a>06873 <span class="comment">       from start address. */</span>
<a name="l06874"></a>06874 
<a name="l06875"></a>06875     info.fw_base = be32_to_cpu(fw_data[1]);
<a name="l06876"></a>06876     cpu_scratch_size = tp-&gt;fw_len;
<a name="l06877"></a>06877     info.fw_len = tp-&gt;fw-&gt;size - 12;
<a name="l06878"></a>06878     info.fw_data = &amp;fw_data[3];
<a name="l06879"></a>06879 
<a name="l06880"></a>06880     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705) {
<a name="l06881"></a>06881         cpu_base = RX_CPU_BASE;
<a name="l06882"></a>06882         cpu_scratch_base = NIC_SRAM_MBUF_POOL_BASE5705;
<a name="l06883"></a>06883     } <span class="keywordflow">else</span> {
<a name="l06884"></a>06884         cpu_base = TX_CPU_BASE;
<a name="l06885"></a>06885         cpu_scratch_base = TX_CPU_SCRATCH_BASE;
<a name="l06886"></a>06886         cpu_scratch_size = TX_CPU_SCRATCH_SIZE;
<a name="l06887"></a>06887     }
<a name="l06888"></a>06888 
<a name="l06889"></a>06889     err = tg3_load_firmware_cpu(tp, cpu_base,
<a name="l06890"></a>06890                     cpu_scratch_base, cpu_scratch_size,
<a name="l06891"></a>06891                     &amp;info);
<a name="l06892"></a>06892     <span class="keywordflow">if</span> (err)
<a name="l06893"></a>06893         <span class="keywordflow">return</span> err;
<a name="l06894"></a>06894 
<a name="l06895"></a>06895     <span class="comment">/* Now startup the cpu. */</span>
<a name="l06896"></a>06896     tw32(cpu_base + CPU_STATE, 0xffffffff);
<a name="l06897"></a>06897     tw32_f(cpu_base + CPU_PC, info.fw_base);
<a name="l06898"></a>06898 
<a name="l06899"></a>06899     <span class="keywordflow">for</span> (i = 0; i &lt; 5; i++) {
<a name="l06900"></a>06900         <span class="keywordflow">if</span> (tr32(cpu_base + CPU_PC) == info.fw_base)
<a name="l06901"></a>06901             <span class="keywordflow">break</span>;
<a name="l06902"></a>06902         tw32(cpu_base + CPU_STATE, 0xffffffff);
<a name="l06903"></a>06903         tw32(cpu_base + CPU_MODE,  CPU_MODE_HALT);
<a name="l06904"></a>06904         tw32_f(cpu_base + CPU_PC, info.fw_base);
<a name="l06905"></a>06905         udelay(1000);
<a name="l06906"></a>06906     }
<a name="l06907"></a>06907     <span class="keywordflow">if</span> (i &gt;= 5) {
<a name="l06908"></a>06908         printk(KERN_ERR PFX <span class="stringliteral">&quot;tg3_load_tso_firmware fails for %s &quot;</span>
<a name="l06909"></a>06909                <span class="stringliteral">&quot;to set CPU PC, is %08x should be %08x\n&quot;</span>,
<a name="l06910"></a>06910                tp-&gt;dev-&gt;name, tr32(cpu_base + CPU_PC),
<a name="l06911"></a>06911                info.fw_base);
<a name="l06912"></a>06912         <span class="keywordflow">return</span> -ENODEV;
<a name="l06913"></a>06913     }
<a name="l06914"></a>06914     tw32(cpu_base + CPU_STATE, 0xffffffff);
<a name="l06915"></a>06915     tw32_f(cpu_base + CPU_MODE,  0x00000000);
<a name="l06916"></a>06916     <span class="keywordflow">return</span> 0;
<a name="l06917"></a>06917 }
<a name="l06918"></a>06918 
<a name="l06919"></a>06919 
<a name="l06920"></a>06920 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_set_mac_addr(<span class="keyword">struct</span> net_device *dev, <span class="keywordtype">void</span> *p)
<a name="l06921"></a>06921 {
<a name="l06922"></a>06922     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l06923"></a>06923     <span class="keyword">struct </span>sockaddr *addr = p;
<a name="l06924"></a>06924     <span class="keywordtype">int</span> err = 0, skip_mac_1 = 0;
<a name="l06925"></a>06925 
<a name="l06926"></a>06926     <span class="keywordflow">if</span> (!is_valid_ether_addr(addr-&gt;sa_data))
<a name="l06927"></a>06927         <span class="keywordflow">return</span> -EINVAL;
<a name="l06928"></a>06928 
<a name="l06929"></a>06929     memcpy(dev-&gt;dev_addr, addr-&gt;sa_data, dev-&gt;addr_len);
<a name="l06930"></a>06930 
<a name="l06931"></a>06931     <span class="keywordflow">if</span> (!netif_running(dev))
<a name="l06932"></a>06932         <span class="keywordflow">return</span> 0;
<a name="l06933"></a>06933 
<a name="l06934"></a>06934     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF) {
<a name="l06935"></a>06935         u32 addr0_high, addr0_low, addr1_high, addr1_low;
<a name="l06936"></a>06936 
<a name="l06937"></a>06937         addr0_high = tr32(MAC_ADDR_0_HIGH);
<a name="l06938"></a>06938         addr0_low = tr32(MAC_ADDR_0_LOW);
<a name="l06939"></a>06939         addr1_high = tr32(MAC_ADDR_1_HIGH);
<a name="l06940"></a>06940         addr1_low = tr32(MAC_ADDR_1_LOW);
<a name="l06941"></a>06941 
<a name="l06942"></a>06942         <span class="comment">/* Skip MAC addr 1 if ASF is using it. */</span>
<a name="l06943"></a>06943         <span class="keywordflow">if</span> ((addr0_high != addr1_high || addr0_low != addr1_low) &amp;&amp;
<a name="l06944"></a>06944             !(addr1_high == 0 &amp;&amp; addr1_low == 0))
<a name="l06945"></a>06945             skip_mac_1 = 1;
<a name="l06946"></a>06946     }
<a name="l06947"></a>06947     spin_lock_bh(&amp;tp-&gt;lock);
<a name="l06948"></a>06948     __tg3_set_mac_addr(tp, skip_mac_1);
<a name="l06949"></a>06949     spin_unlock_bh(&amp;tp-&gt;lock);
<a name="l06950"></a>06950 
<a name="l06951"></a>06951     <span class="keywordflow">return</span> err;
<a name="l06952"></a>06952 }
<a name="l06953"></a>06953 
<a name="l06954"></a>06954 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l06955"></a>06955 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_set_bdinfo(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 bdinfo_addr,
<a name="l06956"></a>06956                dma_addr_t mapping, u32 maxlen_flags,
<a name="l06957"></a>06957                u32 nic_addr)
<a name="l06958"></a>06958 {
<a name="l06959"></a>06959     tg3_write_mem(tp,
<a name="l06960"></a>06960               (bdinfo_addr + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH),
<a name="l06961"></a>06961               ((u64) mapping &gt;&gt; 32));
<a name="l06962"></a>06962     tg3_write_mem(tp,
<a name="l06963"></a>06963               (bdinfo_addr + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW),
<a name="l06964"></a>06964               ((u64) mapping &amp; 0xffffffff));
<a name="l06965"></a>06965     tg3_write_mem(tp,
<a name="l06966"></a>06966               (bdinfo_addr + TG3_BDINFO_MAXLEN_FLAGS),
<a name="l06967"></a>06967                maxlen_flags);
<a name="l06968"></a>06968 
<a name="l06969"></a>06969     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS))
<a name="l06970"></a>06970         tg3_write_mem(tp,
<a name="l06971"></a>06971                   (bdinfo_addr + TG3_BDINFO_NIC_ADDR),
<a name="l06972"></a>06972                   nic_addr);
<a name="l06973"></a>06973 }
<a name="l06974"></a>06974 
<a name="l06975"></a>06975 <span class="keyword">static</span> <span class="keywordtype">void</span> __tg3_set_rx_mode(<span class="keyword">struct</span> net_device *);
<a name="l06976"></a>06976 <span class="keyword">static</span> <span class="keywordtype">void</span> __tg3_set_coalesce(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keyword">struct</span> ethtool_coalesce *ec)
<a name="l06977"></a>06977 {
<a name="l06978"></a>06978     <span class="keywordtype">int</span> i;
<a name="l06979"></a>06979 
<a name="l06980"></a>06980     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSIX)) {
<a name="l06981"></a>06981         tw32(HOSTCC_TXCOL_TICKS, ec-&gt;tx_coalesce_usecs);
<a name="l06982"></a>06982         tw32(HOSTCC_TXMAX_FRAMES, ec-&gt;tx_max_coalesced_frames);
<a name="l06983"></a>06983         tw32(HOSTCC_TXCOAL_MAXF_INT, ec-&gt;tx_max_coalesced_frames_irq);
<a name="l06984"></a>06984 
<a name="l06985"></a>06985         tw32(HOSTCC_RXCOL_TICKS, ec-&gt;rx_coalesce_usecs);
<a name="l06986"></a>06986         tw32(HOSTCC_RXMAX_FRAMES, ec-&gt;rx_max_coalesced_frames);
<a name="l06987"></a>06987         tw32(HOSTCC_RXCOAL_MAXF_INT, ec-&gt;rx_max_coalesced_frames_irq);
<a name="l06988"></a>06988     } <span class="keywordflow">else</span> {
<a name="l06989"></a>06989         tw32(HOSTCC_TXCOL_TICKS, 0);
<a name="l06990"></a>06990         tw32(HOSTCC_TXMAX_FRAMES, 0);
<a name="l06991"></a>06991         tw32(HOSTCC_TXCOAL_MAXF_INT, 0);
<a name="l06992"></a>06992 
<a name="l06993"></a>06993         tw32(HOSTCC_RXCOL_TICKS, 0);
<a name="l06994"></a>06994         tw32(HOSTCC_RXMAX_FRAMES, 0);
<a name="l06995"></a>06995         tw32(HOSTCC_RXCOAL_MAXF_INT, 0);
<a name="l06996"></a>06996     }
<a name="l06997"></a>06997 
<a name="l06998"></a>06998     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS)) {
<a name="l06999"></a>06999         u32 val = ec-&gt;stats_block_coalesce_usecs;
<a name="l07000"></a>07000 
<a name="l07001"></a>07001         tw32(HOSTCC_RXCOAL_TICK_INT, ec-&gt;rx_coalesce_usecs_irq);
<a name="l07002"></a>07002         tw32(HOSTCC_TXCOAL_TICK_INT, ec-&gt;tx_coalesce_usecs_irq);
<a name="l07003"></a>07003 
<a name="l07004"></a>07004         <span class="keywordflow">if</span> (!netif_carrier_ok(tp-&gt;dev))
<a name="l07005"></a>07005             val = 0;
<a name="l07006"></a>07006 
<a name="l07007"></a>07007         tw32(HOSTCC_STAT_COAL_TICKS, val);
<a name="l07008"></a>07008     }
<a name="l07009"></a>07009 
<a name="l07010"></a>07010     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_cnt - 1; i++) {
<a name="l07011"></a>07011         u32 reg;
<a name="l07012"></a>07012 
<a name="l07013"></a>07013         reg = HOSTCC_RXCOL_TICKS_VEC1 + i * 0x18;
<a name="l07014"></a>07014         tw32(reg, ec-&gt;rx_coalesce_usecs);
<a name="l07015"></a>07015         reg = HOSTCC_TXCOL_TICKS_VEC1 + i * 0x18;
<a name="l07016"></a>07016         tw32(reg, ec-&gt;tx_coalesce_usecs);
<a name="l07017"></a>07017         reg = HOSTCC_RXMAX_FRAMES_VEC1 + i * 0x18;
<a name="l07018"></a>07018         tw32(reg, ec-&gt;rx_max_coalesced_frames);
<a name="l07019"></a>07019         reg = HOSTCC_TXMAX_FRAMES_VEC1 + i * 0x18;
<a name="l07020"></a>07020         tw32(reg, ec-&gt;tx_max_coalesced_frames);
<a name="l07021"></a>07021         reg = HOSTCC_RXCOAL_MAXF_INT_VEC1 + i * 0x18;
<a name="l07022"></a>07022         tw32(reg, ec-&gt;rx_max_coalesced_frames_irq);
<a name="l07023"></a>07023         reg = HOSTCC_TXCOAL_MAXF_INT_VEC1 + i * 0x18;
<a name="l07024"></a>07024         tw32(reg, ec-&gt;tx_max_coalesced_frames_irq);
<a name="l07025"></a>07025     }
<a name="l07026"></a>07026 
<a name="l07027"></a>07027     <span class="keywordflow">for</span> (; i &lt; tp-&gt;irq_max - 1; i++) {
<a name="l07028"></a>07028         tw32(HOSTCC_RXCOL_TICKS_VEC1 + i * 0x18, 0);
<a name="l07029"></a>07029         tw32(HOSTCC_TXCOL_TICKS_VEC1 + i * 0x18, 0);
<a name="l07030"></a>07030         tw32(HOSTCC_RXMAX_FRAMES_VEC1 + i * 0x18, 0);
<a name="l07031"></a>07031         tw32(HOSTCC_TXMAX_FRAMES_VEC1 + i * 0x18, 0);
<a name="l07032"></a>07032         tw32(HOSTCC_RXCOAL_MAXF_INT_VEC1 + i * 0x18, 0);
<a name="l07033"></a>07033         tw32(HOSTCC_TXCOAL_MAXF_INT_VEC1 + i * 0x18, 0);
<a name="l07034"></a>07034     }
<a name="l07035"></a>07035 }
<a name="l07036"></a>07036 
<a name="l07037"></a>07037 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l07038"></a>07038 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_rings_reset(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l07039"></a>07039 {
<a name="l07040"></a>07040     <span class="keywordtype">int</span> i;
<a name="l07041"></a>07041     u32 stblk, txrcb, rxrcb, limit;
<a name="l07042"></a>07042     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[0];
<a name="l07043"></a>07043 
<a name="l07044"></a>07044     <span class="comment">/* Disable all transmit rings but the first. */</span>
<a name="l07045"></a>07045     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS))
<a name="l07046"></a>07046         limit = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE * 16;
<a name="l07047"></a>07047     <span class="keywordflow">else</span>
<a name="l07048"></a>07048         limit = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE;
<a name="l07049"></a>07049 
<a name="l07050"></a>07050     <span class="keywordflow">for</span> (txrcb = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE;
<a name="l07051"></a>07051          txrcb &lt; limit; txrcb += TG3_BDINFO_SIZE)
<a name="l07052"></a>07052         tg3_write_mem(tp, txrcb + TG3_BDINFO_MAXLEN_FLAGS,
<a name="l07053"></a>07053                   BDINFO_FLAGS_DISABLED);
<a name="l07054"></a>07054 
<a name="l07055"></a>07055 
<a name="l07056"></a>07056     <span class="comment">/* Disable all receive return rings but the first. */</span>
<a name="l07057"></a>07057     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717)
<a name="l07058"></a>07058         limit = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE * 17;
<a name="l07059"></a>07059     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS))
<a name="l07060"></a>07060         limit = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE * 16;
<a name="l07061"></a>07061     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5755)
<a name="l07062"></a>07062         limit = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE * 4;
<a name="l07063"></a>07063     <span class="keywordflow">else</span>
<a name="l07064"></a>07064         limit = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE;
<a name="l07065"></a>07065 
<a name="l07066"></a>07066     <span class="keywordflow">for</span> (rxrcb = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE;
<a name="l07067"></a>07067          rxrcb &lt; limit; rxrcb += TG3_BDINFO_SIZE)
<a name="l07068"></a>07068         tg3_write_mem(tp, rxrcb + TG3_BDINFO_MAXLEN_FLAGS,
<a name="l07069"></a>07069                   BDINFO_FLAGS_DISABLED);
<a name="l07070"></a>07070 
<a name="l07071"></a>07071     <span class="comment">/* Disable interrupts */</span>
<a name="l07072"></a>07072     tw32_mailbox_f(tp-&gt;napi[0].int_mbox, 1);
<a name="l07073"></a>07073 
<a name="l07074"></a>07074     <span class="comment">/* Zero mailbox registers. */</span>
<a name="l07075"></a>07075     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_SUPPORT_MSIX) {
<a name="l07076"></a>07076         <span class="keywordflow">for</span> (i = 1; i &lt; TG3_IRQ_MAX_VECS; i++) {
<a name="l07077"></a>07077             tp-&gt;napi[i].tx_prod = 0;
<a name="l07078"></a>07078             tp-&gt;napi[i].tx_cons = 0;
<a name="l07079"></a>07079             tw32_mailbox(tp-&gt;napi[i].prodmbox, 0);
<a name="l07080"></a>07080             tw32_rx_mbox(tp-&gt;napi[i].consmbox, 0);
<a name="l07081"></a>07081             tw32_mailbox_f(tp-&gt;napi[i].int_mbox, 1);
<a name="l07082"></a>07082         }
<a name="l07083"></a>07083     } <span class="keywordflow">else</span> {
<a name="l07084"></a>07084         tp-&gt;napi[0].tx_prod = 0;
<a name="l07085"></a>07085         tp-&gt;napi[0].tx_cons = 0;
<a name="l07086"></a>07086         tw32_mailbox(tp-&gt;napi[0].prodmbox, 0);
<a name="l07087"></a>07087         tw32_rx_mbox(tp-&gt;napi[0].consmbox, 0);
<a name="l07088"></a>07088     }
<a name="l07089"></a>07089 
<a name="l07090"></a>07090     <span class="comment">/* Make sure the NIC-based send BD rings are disabled. */</span>
<a name="l07091"></a>07091     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS)) {
<a name="l07092"></a>07092         u32 mbox = MAILBOX_SNDNIC_PROD_IDX_0 + TG3_64BIT_REG_LOW;
<a name="l07093"></a>07093         <span class="keywordflow">for</span> (i = 0; i &lt; 16; i++)
<a name="l07094"></a>07094             tw32_tx_mbox(mbox + i * 8, 0);
<a name="l07095"></a>07095     }
<a name="l07096"></a>07096 
<a name="l07097"></a>07097     txrcb = NIC_SRAM_SEND_RCB;
<a name="l07098"></a>07098     rxrcb = NIC_SRAM_RCV_RET_RCB;
<a name="l07099"></a>07099 
<a name="l07100"></a>07100     <span class="comment">/* Clear status block in ram. */</span>
<a name="l07101"></a>07101     memset(tnapi-&gt;hw_status, 0, TG3_HW_STATUS_SIZE);
<a name="l07102"></a>07102 
<a name="l07103"></a>07103     <span class="comment">/* Set status block DMA address */</span>
<a name="l07104"></a>07104     tw32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH,
<a name="l07105"></a>07105          ((u64) tnapi-&gt;status_mapping &gt;&gt; 32));
<a name="l07106"></a>07106     tw32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW,
<a name="l07107"></a>07107          ((u64) tnapi-&gt;status_mapping &amp; 0xffffffff));
<a name="l07108"></a>07108 
<a name="l07109"></a>07109     <span class="keywordflow">if</span> (tnapi-&gt;tx_ring) {
<a name="l07110"></a>07110         tg3_set_bdinfo(tp, txrcb, tnapi-&gt;tx_desc_mapping,
<a name="l07111"></a>07111                    (TG3_TX_RING_SIZE &lt;&lt;
<a name="l07112"></a>07112                 BDINFO_FLAGS_MAXLEN_SHIFT),
<a name="l07113"></a>07113                    NIC_SRAM_TX_BUFFER_DESC);
<a name="l07114"></a>07114         txrcb += TG3_BDINFO_SIZE;
<a name="l07115"></a>07115     }
<a name="l07116"></a>07116 
<a name="l07117"></a>07117     <span class="keywordflow">if</span> (tnapi-&gt;rx_rcb) {
<a name="l07118"></a>07118         tg3_set_bdinfo(tp, rxrcb, tnapi-&gt;rx_rcb_mapping,
<a name="l07119"></a>07119                    (TG3_RX_RCB_RING_SIZE(tp) &lt;&lt;
<a name="l07120"></a>07120                 BDINFO_FLAGS_MAXLEN_SHIFT), 0);
<a name="l07121"></a>07121         rxrcb += TG3_BDINFO_SIZE;
<a name="l07122"></a>07122     }
<a name="l07123"></a>07123 
<a name="l07124"></a>07124     stblk = HOSTCC_STATBLCK_RING1;
<a name="l07125"></a>07125 
<a name="l07126"></a>07126     <span class="keywordflow">for</span> (i = 1, tnapi++; i &lt; tp-&gt;irq_cnt; i++, tnapi++) {
<a name="l07127"></a>07127         u64 mapping = (u64)tnapi-&gt;status_mapping;
<a name="l07128"></a>07128         tw32(stblk + TG3_64BIT_REG_HIGH, mapping &gt;&gt; 32);
<a name="l07129"></a>07129         tw32(stblk + TG3_64BIT_REG_LOW, mapping &amp; 0xffffffff);
<a name="l07130"></a>07130 
<a name="l07131"></a>07131         <span class="comment">/* Clear status block in ram. */</span>
<a name="l07132"></a>07132         memset(tnapi-&gt;hw_status, 0, TG3_HW_STATUS_SIZE);
<a name="l07133"></a>07133 
<a name="l07134"></a>07134         tg3_set_bdinfo(tp, txrcb, tnapi-&gt;tx_desc_mapping,
<a name="l07135"></a>07135                    (TG3_TX_RING_SIZE &lt;&lt;
<a name="l07136"></a>07136                 BDINFO_FLAGS_MAXLEN_SHIFT),
<a name="l07137"></a>07137                    NIC_SRAM_TX_BUFFER_DESC);
<a name="l07138"></a>07138 
<a name="l07139"></a>07139         tg3_set_bdinfo(tp, rxrcb, tnapi-&gt;rx_rcb_mapping,
<a name="l07140"></a>07140                    (TG3_RX_RCB_RING_SIZE(tp) &lt;&lt;
<a name="l07141"></a>07141                 BDINFO_FLAGS_MAXLEN_SHIFT), 0);
<a name="l07142"></a>07142 
<a name="l07143"></a>07143         stblk += 8;
<a name="l07144"></a>07144         txrcb += TG3_BDINFO_SIZE;
<a name="l07145"></a>07145         rxrcb += TG3_BDINFO_SIZE;
<a name="l07146"></a>07146     }
<a name="l07147"></a>07147 }
<a name="l07148"></a>07148 
<a name="l07149"></a>07149 <span class="comment">/* tp-&gt;lock is held. */</span>
<a name="l07150"></a>07150 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_reset_hw(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> reset_phy)
<a name="l07151"></a>07151 {
<a name="l07152"></a>07152     u32 val, rdmac_mode;
<a name="l07153"></a>07153     <span class="keywordtype">int</span> i, err, limit;
<a name="l07154"></a>07154     <span class="keyword">struct </span><a class="code" href="structtg3__rx__prodring__set.html">tg3_rx_prodring_set</a> *tpr = &amp;tp-&gt;prodring[0];
<a name="l07155"></a>07155 
<a name="l07156"></a>07156     tg3_disable_ints(tp);
<a name="l07157"></a>07157 
<a name="l07158"></a>07158     tg3_stop_fw(tp);
<a name="l07159"></a>07159 
<a name="l07160"></a>07160     tg3_write_sig_pre_reset(tp, RESET_KIND_INIT);
<a name="l07161"></a>07161 
<a name="l07162"></a>07162     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_INIT_COMPLETE) {
<a name="l07163"></a>07163         tg3_abort_hw(tp, 1);
<a name="l07164"></a>07164     }
<a name="l07165"></a>07165 
<a name="l07166"></a>07166     <span class="keywordflow">if</span> (reset_phy &amp;&amp;
<a name="l07167"></a>07167         !(tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB))
<a name="l07168"></a>07168         tg3_phy_reset(tp);
<a name="l07169"></a>07169 
<a name="l07170"></a>07170     err = tg3_chip_reset(tp);
<a name="l07171"></a>07171     <span class="keywordflow">if</span> (err)
<a name="l07172"></a>07172         <span class="keywordflow">return</span> err;
<a name="l07173"></a>07173 
<a name="l07174"></a>07174     tg3_write_sig_legacy(tp, RESET_KIND_INIT);
<a name="l07175"></a>07175 
<a name="l07176"></a>07176     <span class="keywordflow">if</span> (GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5784_AX) {
<a name="l07177"></a>07177         val = tr32(TG3_CPMU_CTRL);
<a name="l07178"></a>07178         val &amp;= ~(CPMU_CTRL_LINK_AWARE_MODE | CPMU_CTRL_LINK_IDLE_MODE);
<a name="l07179"></a>07179         tw32(TG3_CPMU_CTRL, val);
<a name="l07180"></a>07180 
<a name="l07181"></a>07181         val = tr32(TG3_CPMU_LSPD_10MB_CLK);
<a name="l07182"></a>07182         val &amp;= ~CPMU_LSPD_10MB_MACCLK_MASK;
<a name="l07183"></a>07183         val |= CPMU_LSPD_10MB_MACCLK_6_25;
<a name="l07184"></a>07184         tw32(TG3_CPMU_LSPD_10MB_CLK, val);
<a name="l07185"></a>07185 
<a name="l07186"></a>07186         val = tr32(TG3_CPMU_LNK_AWARE_PWRMD);
<a name="l07187"></a>07187         val &amp;= ~CPMU_LNK_AWARE_MACCLK_MASK;
<a name="l07188"></a>07188         val |= CPMU_LNK_AWARE_MACCLK_6_25;
<a name="l07189"></a>07189         tw32(TG3_CPMU_LNK_AWARE_PWRMD, val);
<a name="l07190"></a>07190 
<a name="l07191"></a>07191         val = tr32(TG3_CPMU_HST_ACC);
<a name="l07192"></a>07192         val &amp;= ~CPMU_HST_ACC_MACCLK_MASK;
<a name="l07193"></a>07193         val |= CPMU_HST_ACC_MACCLK_6_25;
<a name="l07194"></a>07194         tw32(TG3_CPMU_HST_ACC, val);
<a name="l07195"></a>07195     }
<a name="l07196"></a>07196 
<a name="l07197"></a>07197     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780) {
<a name="l07198"></a>07198         val = tr32(PCIE_PWR_MGMT_THRESH) &amp; ~PCIE_PWR_MGMT_L1_THRESH_MSK;
<a name="l07199"></a>07199         val |= PCIE_PWR_MGMT_EXT_ASPM_TMR_EN |
<a name="l07200"></a>07200                PCIE_PWR_MGMT_L1_THRESH_4MS;
<a name="l07201"></a>07201         tw32(PCIE_PWR_MGMT_THRESH, val);
<a name="l07202"></a>07202 
<a name="l07203"></a>07203         val = tr32(TG3_PCIE_EIDLE_DELAY) &amp; ~TG3_PCIE_EIDLE_DELAY_MASK;
<a name="l07204"></a>07204         tw32(TG3_PCIE_EIDLE_DELAY, val | TG3_PCIE_EIDLE_DELAY_13_CLKS);
<a name="l07205"></a>07205 
<a name="l07206"></a>07206         tw32(TG3_CORR_ERR_STAT, TG3_CORR_ERR_STAT_CLEAR);
<a name="l07207"></a>07207     }
<a name="l07208"></a>07208 
<a name="l07209"></a>07209     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_TOGGLE_10_100_L1PLLPD) {
<a name="l07210"></a>07210         val = tr32(TG3_PCIE_LNKCTL);
<a name="l07211"></a>07211         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_CLKREQ_BUG)
<a name="l07212"></a>07212             val |= TG3_PCIE_LNKCTL_L1_PLL_PD_DIS;
<a name="l07213"></a>07213         <span class="keywordflow">else</span>
<a name="l07214"></a>07214             val &amp;= ~TG3_PCIE_LNKCTL_L1_PLL_PD_DIS;
<a name="l07215"></a>07215         tw32(TG3_PCIE_LNKCTL, val);
<a name="l07216"></a>07216     }
<a name="l07217"></a>07217 
<a name="l07218"></a>07218     <span class="comment">/* This works around an issue with Athlon chipsets on</span>
<a name="l07219"></a>07219 <span class="comment">     * B3 tigon3 silicon.  This bit has no effect on any</span>
<a name="l07220"></a>07220 <span class="comment">     * other revision.  But do not set this on PCI Express</span>
<a name="l07221"></a>07221 <span class="comment">     * chips and don&#39;t even touch the clocks if the CPMU is present.</span>
<a name="l07222"></a>07222 <span class="comment">     */</span>
<a name="l07223"></a>07223     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_CPMU_PRESENT)) {
<a name="l07224"></a>07224         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS))
<a name="l07225"></a>07225             tp-&gt;pci_clock_ctrl |= CLOCK_CTRL_DELAY_PCI_GRANT;
<a name="l07226"></a>07226         tw32_f(TG3PCI_CLOCK_CTRL, tp-&gt;pci_clock_ctrl);
<a name="l07227"></a>07227     }
<a name="l07228"></a>07228 
<a name="l07229"></a>07229     <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5704_A0 &amp;&amp;
<a name="l07230"></a>07230         (tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_MODE)) {
<a name="l07231"></a>07231         val = tr32(TG3PCI_PCISTATE);
<a name="l07232"></a>07232         val |= PCISTATE_RETRY_SAME_DMA;
<a name="l07233"></a>07233         tw32(TG3PCI_PCISTATE, val);
<a name="l07234"></a>07234     }
<a name="l07235"></a>07235 
<a name="l07236"></a>07236     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE) {
<a name="l07237"></a>07237         <span class="comment">/* Allow reads and writes to the</span>
<a name="l07238"></a>07238 <span class="comment">         * APE register and memory space.</span>
<a name="l07239"></a>07239 <span class="comment">         */</span>
<a name="l07240"></a>07240         val = tr32(TG3PCI_PCISTATE);
<a name="l07241"></a>07241         val |= PCISTATE_ALLOW_APE_CTLSPC_WR |
<a name="l07242"></a>07242                PCISTATE_ALLOW_APE_SHMEM_WR;
<a name="l07243"></a>07243         tw32(TG3PCI_PCISTATE, val);
<a name="l07244"></a>07244     }
<a name="l07245"></a>07245 
<a name="l07246"></a>07246     <span class="keywordflow">if</span> (GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5704_BX) {
<a name="l07247"></a>07247         <span class="comment">/* Enable some hw fixes.  */</span>
<a name="l07248"></a>07248         val = tr32(TG3PCI_MSI_DATA);
<a name="l07249"></a>07249         val |= (1 &lt;&lt; 26) | (1 &lt;&lt; 28) | (1 &lt;&lt; 29);
<a name="l07250"></a>07250         tw32(TG3PCI_MSI_DATA, val);
<a name="l07251"></a>07251     }
<a name="l07252"></a>07252 
<a name="l07253"></a>07253     <span class="comment">/* Descriptor ring init may make accesses to the</span>
<a name="l07254"></a>07254 <span class="comment">     * NIC SRAM area to setup the TX descriptors, so we</span>
<a name="l07255"></a>07255 <span class="comment">     * can only do this after the hardware has been</span>
<a name="l07256"></a>07256 <span class="comment">     * successfully reset.</span>
<a name="l07257"></a>07257 <span class="comment">     */</span>
<a name="l07258"></a>07258     err = tg3_init_rings(tp);
<a name="l07259"></a>07259     <span class="keywordflow">if</span> (err)
<a name="l07260"></a>07260         <span class="keywordflow">return</span> err;
<a name="l07261"></a>07261 
<a name="l07262"></a>07262     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5784 &amp;&amp;
<a name="l07263"></a>07263         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5761 &amp;&amp;
<a name="l07264"></a>07264         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5717) {
<a name="l07265"></a>07265         <span class="comment">/* This value is determined during the probe time DMA</span>
<a name="l07266"></a>07266 <span class="comment">         * engine test, tg3_test_dma.</span>
<a name="l07267"></a>07267 <span class="comment">         */</span>
<a name="l07268"></a>07268         tw32(TG3PCI_DMA_RW_CTRL, tp-&gt;dma_rwctrl);
<a name="l07269"></a>07269     }
<a name="l07270"></a>07270 
<a name="l07271"></a>07271     tp-&gt;grc_mode &amp;= ~(GRC_MODE_HOST_SENDBDS |
<a name="l07272"></a>07272               GRC_MODE_4X_NIC_SEND_RINGS |
<a name="l07273"></a>07273               GRC_MODE_NO_TX_PHDR_CSUM |
<a name="l07274"></a>07274               GRC_MODE_NO_RX_PHDR_CSUM);
<a name="l07275"></a>07275     tp-&gt;grc_mode |= GRC_MODE_HOST_SENDBDS;
<a name="l07276"></a>07276 
<a name="l07277"></a>07277     <span class="comment">/* Pseudo-header checksum is done by hardware logic and not</span>
<a name="l07278"></a>07278 <span class="comment">     * the offload processers, so make the chip do the pseudo-</span>
<a name="l07279"></a>07279 <span class="comment">     * header checksums on receive.  For transmit it is more</span>
<a name="l07280"></a>07280 <span class="comment">     * convenient to do the pseudo-header checksum in software</span>
<a name="l07281"></a>07281 <span class="comment">     * as Linux does that on transmit for us in all cases.</span>
<a name="l07282"></a>07282 <span class="comment">     */</span>
<a name="l07283"></a>07283     tp-&gt;grc_mode |= GRC_MODE_NO_TX_PHDR_CSUM;
<a name="l07284"></a>07284 
<a name="l07285"></a>07285     tw32(GRC_MODE,
<a name="l07286"></a>07286          tp-&gt;grc_mode |
<a name="l07287"></a>07287          (GRC_MODE_IRQ_ON_MAC_ATTN | GRC_MODE_HOST_STACKUP));
<a name="l07288"></a>07288 
<a name="l07289"></a>07289     <span class="comment">/* Setup the timer prescalar register.  Clock is always 66Mhz. */</span>
<a name="l07290"></a>07290     val = tr32(GRC_MISC_CFG);
<a name="l07291"></a>07291     val &amp;= ~0xff;
<a name="l07292"></a>07292     val |= (65 &lt;&lt; GRC_MISC_CFG_PRESCALAR_SHIFT);
<a name="l07293"></a>07293     tw32(GRC_MISC_CFG, val);
<a name="l07294"></a>07294 
<a name="l07295"></a>07295     <span class="comment">/* Initialize MBUF/DESC pool. */</span>
<a name="l07296"></a>07296     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS) {
<a name="l07297"></a>07297         <span class="comment">/* Do nothing.  */</span>
<a name="l07298"></a>07298     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5705) {
<a name="l07299"></a>07299         tw32(BUFMGR_MB_POOL_ADDR, NIC_SRAM_MBUF_POOL_BASE);
<a name="l07300"></a>07300         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704)
<a name="l07301"></a>07301             tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE64);
<a name="l07302"></a>07302         <span class="keywordflow">else</span>
<a name="l07303"></a>07303             tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE96);
<a name="l07304"></a>07304         tw32(BUFMGR_DMA_DESC_POOL_ADDR, NIC_SRAM_DMA_DESC_POOL_BASE);
<a name="l07305"></a>07305         tw32(BUFMGR_DMA_DESC_POOL_SIZE, NIC_SRAM_DMA_DESC_POOL_SIZE);
<a name="l07306"></a>07306     }
<a name="l07307"></a>07307     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_TSO_CAPABLE) {
<a name="l07308"></a>07308         <span class="keywordtype">int</span> fw_len;
<a name="l07309"></a>07309 
<a name="l07310"></a>07310         fw_len = tp-&gt;fw_len;
<a name="l07311"></a>07311         fw_len = (fw_len + (0x80 - 1)) &amp; ~(0x80 - 1);
<a name="l07312"></a>07312         tw32(BUFMGR_MB_POOL_ADDR,
<a name="l07313"></a>07313              NIC_SRAM_MBUF_POOL_BASE5705 + fw_len);
<a name="l07314"></a>07314         tw32(BUFMGR_MB_POOL_SIZE,
<a name="l07315"></a>07315              NIC_SRAM_MBUF_POOL_SIZE5705 - fw_len - 0xa00);
<a name="l07316"></a>07316     }
<a name="l07317"></a>07317 
<a name="l07318"></a>07318     <span class="keywordflow">if</span> (tp-&gt;dev-&gt;mtu &lt;= ETH_DATA_LEN) {
<a name="l07319"></a>07319         tw32(BUFMGR_MB_RDMA_LOW_WATER,
<a name="l07320"></a>07320              tp-&gt;bufmgr_config.mbuf_read_dma_low_water);
<a name="l07321"></a>07321         tw32(BUFMGR_MB_MACRX_LOW_WATER,
<a name="l07322"></a>07322              tp-&gt;bufmgr_config.mbuf_mac_rx_low_water);
<a name="l07323"></a>07323         tw32(BUFMGR_MB_HIGH_WATER,
<a name="l07324"></a>07324              tp-&gt;bufmgr_config.mbuf_high_water);
<a name="l07325"></a>07325     } <span class="keywordflow">else</span> {
<a name="l07326"></a>07326         tw32(BUFMGR_MB_RDMA_LOW_WATER,
<a name="l07327"></a>07327              tp-&gt;bufmgr_config.mbuf_read_dma_low_water_jumbo);
<a name="l07328"></a>07328         tw32(BUFMGR_MB_MACRX_LOW_WATER,
<a name="l07329"></a>07329              tp-&gt;bufmgr_config.mbuf_mac_rx_low_water_jumbo);
<a name="l07330"></a>07330         tw32(BUFMGR_MB_HIGH_WATER,
<a name="l07331"></a>07331              tp-&gt;bufmgr_config.mbuf_high_water_jumbo);
<a name="l07332"></a>07332     }
<a name="l07333"></a>07333     tw32(BUFMGR_DMA_LOW_WATER,
<a name="l07334"></a>07334          tp-&gt;bufmgr_config.dma_low_water);
<a name="l07335"></a>07335     tw32(BUFMGR_DMA_HIGH_WATER,
<a name="l07336"></a>07336          tp-&gt;bufmgr_config.dma_high_water);
<a name="l07337"></a>07337 
<a name="l07338"></a>07338     tw32(BUFMGR_MODE, BUFMGR_MODE_ENABLE | BUFMGR_MODE_ATTN_ENABLE);
<a name="l07339"></a>07339     <span class="keywordflow">for</span> (i = 0; i &lt; 2000; i++) {
<a name="l07340"></a>07340         <span class="keywordflow">if</span> (tr32(BUFMGR_MODE) &amp; BUFMGR_MODE_ENABLE)
<a name="l07341"></a>07341             <span class="keywordflow">break</span>;
<a name="l07342"></a>07342         udelay(10);
<a name="l07343"></a>07343     }
<a name="l07344"></a>07344     <span class="keywordflow">if</span> (i &gt;= 2000) {
<a name="l07345"></a>07345         printk(KERN_ERR PFX <span class="stringliteral">&quot;tg3_reset_hw cannot enable BUFMGR for %s.\n&quot;</span>,
<a name="l07346"></a>07346                tp-&gt;dev-&gt;name);
<a name="l07347"></a>07347         <span class="keywordflow">return</span> -ENODEV;
<a name="l07348"></a>07348     }
<a name="l07349"></a>07349 
<a name="l07350"></a>07350     <span class="comment">/* Setup replenish threshold. */</span>
<a name="l07351"></a>07351     val = tp-&gt;rx_pending / 8;
<a name="l07352"></a>07352     <span class="keywordflow">if</span> (val == 0)
<a name="l07353"></a>07353         val = 1;
<a name="l07354"></a>07354     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (val &gt; tp-&gt;rx_std_max_post)
<a name="l07355"></a>07355         val = tp-&gt;rx_std_max_post;
<a name="l07356"></a>07356     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) {
<a name="l07357"></a>07357         <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5906_A1)
<a name="l07358"></a>07358             tw32(ISO_PKT_TX, (tr32(ISO_PKT_TX) &amp; ~0x3) | 0x2);
<a name="l07359"></a>07359 
<a name="l07360"></a>07360         <span class="keywordflow">if</span> (val &gt; (TG3_RX_INTERNAL_RING_SZ_5906 / 2))
<a name="l07361"></a>07361             val = TG3_RX_INTERNAL_RING_SZ_5906 / 2;
<a name="l07362"></a>07362     }
<a name="l07363"></a>07363 
<a name="l07364"></a>07364     tw32(RCVBDI_STD_THRESH, val);
<a name="l07365"></a>07365 
<a name="l07366"></a>07366     <span class="comment">/* Initialize TG3_BDINFO&#39;s at:</span>
<a name="l07367"></a>07367 <span class="comment">     *  RCVDBDI_STD_BD: standard eth size rx ring</span>
<a name="l07368"></a>07368 <span class="comment">     *  RCVDBDI_JUMBO_BD:   jumbo frame rx ring</span>
<a name="l07369"></a>07369 <span class="comment">     *  RCVDBDI_MINI_BD:    small frame rx ring (??? does not work)</span>
<a name="l07370"></a>07370 <span class="comment">     *</span>
<a name="l07371"></a>07371 <span class="comment">     * like so:</span>
<a name="l07372"></a>07372 <span class="comment">     *  TG3_BDINFO_HOST_ADDR:   high/low parts of DMA address of ring</span>
<a name="l07373"></a>07373 <span class="comment">     *  TG3_BDINFO_MAXLEN_FLAGS:    (rx max buffer size &lt;&lt; 16) |</span>
<a name="l07374"></a>07374 <span class="comment">     *                              ring attribute flags</span>
<a name="l07375"></a>07375 <span class="comment">     *  TG3_BDINFO_NIC_ADDR:    location of descriptors in nic SRAM</span>
<a name="l07376"></a>07376 <span class="comment">     *</span>
<a name="l07377"></a>07377 <span class="comment">     * Standard receive ring @ NIC_SRAM_RX_BUFFER_DESC, 512 entries.</span>
<a name="l07378"></a>07378 <span class="comment">     * Jumbo receive ring @ NIC_SRAM_RX_JUMBO_BUFFER_DESC, 256 entries.</span>
<a name="l07379"></a>07379 <span class="comment">     *</span>
<a name="l07380"></a>07380 <span class="comment">     * The size of each ring is fixed in the firmware, but the location is</span>
<a name="l07381"></a>07381 <span class="comment">     * configurable.</span>
<a name="l07382"></a>07382 <span class="comment">     */</span>
<a name="l07383"></a>07383     tw32(RCVDBDI_STD_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH,
<a name="l07384"></a>07384          ((u64) tpr-&gt;rx_std_mapping &gt;&gt; 32));
<a name="l07385"></a>07385     tw32(RCVDBDI_STD_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW,
<a name="l07386"></a>07386          ((u64) tpr-&gt;rx_std_mapping &amp; 0xffffffff));
<a name="l07387"></a>07387     tw32(RCVDBDI_STD_BD + TG3_BDINFO_NIC_ADDR,
<a name="l07388"></a>07388          NIC_SRAM_RX_BUFFER_DESC);
<a name="l07389"></a>07389 
<a name="l07390"></a>07390     <span class="comment">/* Disable the mini ring */</span>
<a name="l07391"></a>07391     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS))
<a name="l07392"></a>07392         tw32(RCVDBDI_MINI_BD + TG3_BDINFO_MAXLEN_FLAGS,
<a name="l07393"></a>07393              BDINFO_FLAGS_DISABLED);
<a name="l07394"></a>07394 
<a name="l07395"></a>07395     <span class="comment">/* Program the jumbo buffer descriptor ring control</span>
<a name="l07396"></a>07396 <span class="comment">     * blocks on those devices that have them.</span>
<a name="l07397"></a>07397 <span class="comment">     */</span>
<a name="l07398"></a>07398     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_CAPABLE) &amp;&amp;
<a name="l07399"></a>07399         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS)) {
<a name="l07400"></a>07400         <span class="comment">/* Setup replenish threshold. */</span>
<a name="l07401"></a>07401         tw32(RCVBDI_JUMBO_THRESH, tp-&gt;rx_jumbo_pending / 8);
<a name="l07402"></a>07402 
<a name="l07403"></a>07403         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_RING_ENABLE) {
<a name="l07404"></a>07404             tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH,
<a name="l07405"></a>07405                  ((u64) tpr-&gt;rx_jmb_mapping &gt;&gt; 32));
<a name="l07406"></a>07406             tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW,
<a name="l07407"></a>07407                  ((u64) tpr-&gt;rx_jmb_mapping &amp; 0xffffffff));
<a name="l07408"></a>07408             tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_MAXLEN_FLAGS,
<a name="l07409"></a>07409                  (RX_JUMBO_MAX_SIZE &lt;&lt; BDINFO_FLAGS_MAXLEN_SHIFT) |
<a name="l07410"></a>07410                  BDINFO_FLAGS_USE_EXT_RECV);
<a name="l07411"></a>07411             tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_NIC_ADDR,
<a name="l07412"></a>07412                  NIC_SRAM_RX_JUMBO_BUFFER_DESC);
<a name="l07413"></a>07413         } <span class="keywordflow">else</span> {
<a name="l07414"></a>07414             tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_MAXLEN_FLAGS,
<a name="l07415"></a>07415                  BDINFO_FLAGS_DISABLED);
<a name="l07416"></a>07416         }
<a name="l07417"></a>07417 
<a name="l07418"></a>07418         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717)
<a name="l07419"></a>07419             val = (RX_STD_MAX_SIZE_5705 &lt;&lt; BDINFO_FLAGS_MAXLEN_SHIFT) |
<a name="l07420"></a>07420                   (RX_STD_MAX_SIZE &lt;&lt; 2);
<a name="l07421"></a>07421         <span class="keywordflow">else</span>
<a name="l07422"></a>07422             val = RX_STD_MAX_SIZE &lt;&lt; BDINFO_FLAGS_MAXLEN_SHIFT;
<a name="l07423"></a>07423     } <span class="keywordflow">else</span>
<a name="l07424"></a>07424         val = RX_STD_MAX_SIZE_5705 &lt;&lt; BDINFO_FLAGS_MAXLEN_SHIFT;
<a name="l07425"></a>07425 
<a name="l07426"></a>07426     tw32(RCVDBDI_STD_BD + TG3_BDINFO_MAXLEN_FLAGS, val);
<a name="l07427"></a>07427 
<a name="l07428"></a>07428     tpr-&gt;rx_std_ptr = tp-&gt;rx_pending;
<a name="l07429"></a>07429     tw32_rx_mbox(MAILBOX_RCV_STD_PROD_IDX + TG3_64BIT_REG_LOW,
<a name="l07430"></a>07430              tpr-&gt;rx_std_ptr);
<a name="l07431"></a>07431 
<a name="l07432"></a>07432     tpr-&gt;rx_jmb_ptr = (tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_RING_ENABLE) ?
<a name="l07433"></a>07433               tp-&gt;rx_jumbo_pending : 0;
<a name="l07434"></a>07434     tw32_rx_mbox(MAILBOX_RCV_JUMBO_PROD_IDX + TG3_64BIT_REG_LOW,
<a name="l07435"></a>07435              tpr-&gt;rx_jmb_ptr);
<a name="l07436"></a>07436 
<a name="l07437"></a>07437     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717) {
<a name="l07438"></a>07438         tw32(STD_REPLENISH_LWM, 32);
<a name="l07439"></a>07439         tw32(JMB_REPLENISH_LWM, 16);
<a name="l07440"></a>07440     }
<a name="l07441"></a>07441 
<a name="l07442"></a>07442     tg3_rings_reset(tp);
<a name="l07443"></a>07443 
<a name="l07444"></a>07444     <span class="comment">/* Initialize MAC address and backoff seed. */</span>
<a name="l07445"></a>07445     __tg3_set_mac_addr(tp, 0);
<a name="l07446"></a>07446 
<a name="l07447"></a>07447     <span class="comment">/* MTU + ethernet header + FCS + optional VLAN tag */</span>
<a name="l07448"></a>07448     tw32(MAC_RX_MTU_SIZE,
<a name="l07449"></a>07449          tp-&gt;dev-&gt;mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN);
<a name="l07450"></a>07450 
<a name="l07451"></a>07451     <span class="comment">/* The slot time is changed by tg3_setup_phy if we</span>
<a name="l07452"></a>07452 <span class="comment">     * run at gigabit with half duplex.</span>
<a name="l07453"></a>07453 <span class="comment">     */</span>
<a name="l07454"></a>07454     tw32(MAC_TX_LENGTHS,
<a name="l07455"></a>07455          (2 &lt;&lt; TX_LENGTHS_IPG_CRS_SHIFT) |
<a name="l07456"></a>07456          (6 &lt;&lt; TX_LENGTHS_IPG_SHIFT) |
<a name="l07457"></a>07457          (32 &lt;&lt; TX_LENGTHS_SLOT_TIME_SHIFT));
<a name="l07458"></a>07458 
<a name="l07459"></a>07459     <span class="comment">/* Receive rules. */</span>
<a name="l07460"></a>07460     tw32(MAC_RCV_RULE_CFG, RCV_RULE_CFG_DEFAULT_CLASS);
<a name="l07461"></a>07461     tw32(RCVLPC_CONFIG, 0x0181);
<a name="l07462"></a>07462 
<a name="l07463"></a>07463     <span class="comment">/* Calculate RDMAC_MODE setting early, we need it to determine</span>
<a name="l07464"></a>07464 <span class="comment">     * the RCVLPC_STATE_ENABLE mask.</span>
<a name="l07465"></a>07465 <span class="comment">     */</span>
<a name="l07466"></a>07466     rdmac_mode = (RDMAC_MODE_ENABLE | RDMAC_MODE_TGTABORT_ENAB |
<a name="l07467"></a>07467               RDMAC_MODE_MSTABORT_ENAB | RDMAC_MODE_PARITYERR_ENAB |
<a name="l07468"></a>07468               RDMAC_MODE_ADDROFLOW_ENAB | RDMAC_MODE_FIFOOFLOW_ENAB |
<a name="l07469"></a>07469               RDMAC_MODE_FIFOURUN_ENAB | RDMAC_MODE_FIFOOREAD_ENAB |
<a name="l07470"></a>07470               RDMAC_MODE_LNGREAD_ENAB);
<a name="l07471"></a>07471 
<a name="l07472"></a>07472     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5784 ||
<a name="l07473"></a>07473         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785 ||
<a name="l07474"></a>07474         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780)
<a name="l07475"></a>07475         rdmac_mode |= RDMAC_MODE_BD_SBD_CRPT_ENAB |
<a name="l07476"></a>07476                   RDMAC_MODE_MBUF_RBD_CRPT_ENAB |
<a name="l07477"></a>07477                   RDMAC_MODE_MBUF_SBD_CRPT_ENAB;
<a name="l07478"></a>07478 
<a name="l07479"></a>07479     <span class="comment">/* If statement applies to 5705 and 5750 PCI devices only */</span>
<a name="l07480"></a>07480     <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705 &amp;&amp;
<a name="l07481"></a>07481          tp-&gt;pci_chip_rev_id != CHIPREV_ID_5705_A0) ||
<a name="l07482"></a>07482         (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5750)) {
<a name="l07483"></a>07483         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_TSO_CAPABLE &amp;&amp;
<a name="l07484"></a>07484             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705) {
<a name="l07485"></a>07485             rdmac_mode |= RDMAC_MODE_FIFO_SIZE_128;
<a name="l07486"></a>07486         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(tr32(TG3PCI_PCISTATE) &amp; PCISTATE_BUS_SPEED_HIGH) &amp;&amp;
<a name="l07487"></a>07487                !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_IS_5788)) {
<a name="l07488"></a>07488             rdmac_mode |= RDMAC_MODE_FIFO_LONG_BURST;
<a name="l07489"></a>07489         }
<a name="l07490"></a>07490     }
<a name="l07491"></a>07491 
<a name="l07492"></a>07492     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS)
<a name="l07493"></a>07493         rdmac_mode |= RDMAC_MODE_FIFO_LONG_BURST;
<a name="l07494"></a>07494 
<a name="l07495"></a>07495     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_HW_TSO)
<a name="l07496"></a>07496         rdmac_mode |= RDMAC_MODE_IPV4_LSO_EN;
<a name="l07497"></a>07497 
<a name="l07498"></a>07498     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785 ||
<a name="l07499"></a>07499         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780)
<a name="l07500"></a>07500         rdmac_mode |= RDMAC_MODE_IPV6_LSO_EN;
<a name="l07501"></a>07501 
<a name="l07502"></a>07502     <span class="comment">/* Receive/send statistics. */</span>
<a name="l07503"></a>07503     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS) {
<a name="l07504"></a>07504         val = tr32(RCVLPC_STATS_ENABLE);
<a name="l07505"></a>07505         val &amp;= ~RCVLPC_STATSENAB_DACK_FIX;
<a name="l07506"></a>07506         tw32(RCVLPC_STATS_ENABLE, val);
<a name="l07507"></a>07507     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((rdmac_mode &amp; RDMAC_MODE_FIFO_SIZE_128) &amp;&amp;
<a name="l07508"></a>07508            (tp-&gt;tg3_flags2 &amp; TG3_FLG2_TSO_CAPABLE)) {
<a name="l07509"></a>07509         val = tr32(RCVLPC_STATS_ENABLE);
<a name="l07510"></a>07510         val &amp;= ~RCVLPC_STATSENAB_LNGBRST_RFIX;
<a name="l07511"></a>07511         tw32(RCVLPC_STATS_ENABLE, val);
<a name="l07512"></a>07512     } <span class="keywordflow">else</span> {
<a name="l07513"></a>07513         tw32(RCVLPC_STATS_ENABLE, 0xffffff);
<a name="l07514"></a>07514     }
<a name="l07515"></a>07515     tw32(RCVLPC_STATSCTRL, RCVLPC_STATSCTRL_ENABLE);
<a name="l07516"></a>07516     tw32(SNDDATAI_STATSENAB, 0xffffff);
<a name="l07517"></a>07517     tw32(SNDDATAI_STATSCTRL,
<a name="l07518"></a>07518          (SNDDATAI_SCTRL_ENABLE |
<a name="l07519"></a>07519           SNDDATAI_SCTRL_FASTUPD));
<a name="l07520"></a>07520 
<a name="l07521"></a>07521     <span class="comment">/* Setup host coalescing engine. */</span>
<a name="l07522"></a>07522     tw32(HOSTCC_MODE, 0);
<a name="l07523"></a>07523     <span class="keywordflow">for</span> (i = 0; i &lt; 2000; i++) {
<a name="l07524"></a>07524         <span class="keywordflow">if</span> (!(tr32(HOSTCC_MODE) &amp; HOSTCC_MODE_ENABLE))
<a name="l07525"></a>07525             <span class="keywordflow">break</span>;
<a name="l07526"></a>07526         udelay(10);
<a name="l07527"></a>07527     }
<a name="l07528"></a>07528 
<a name="l07529"></a>07529     __tg3_set_coalesce(tp, &amp;tp-&gt;coal);
<a name="l07530"></a>07530 
<a name="l07531"></a>07531     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS)) {
<a name="l07532"></a>07532         <span class="comment">/* Status/statistics block address.  See tg3_timer,</span>
<a name="l07533"></a>07533 <span class="comment">         * the tg3_periodic_fetch_stats call there, and</span>
<a name="l07534"></a>07534 <span class="comment">         * tg3_get_stats to see how this works for 5705/5750 chips.</span>
<a name="l07535"></a>07535 <span class="comment">         */</span>
<a name="l07536"></a>07536         tw32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH,
<a name="l07537"></a>07537              ((u64) tp-&gt;stats_mapping &gt;&gt; 32));
<a name="l07538"></a>07538         tw32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW,
<a name="l07539"></a>07539              ((u64) tp-&gt;stats_mapping &amp; 0xffffffff));
<a name="l07540"></a>07540         tw32(HOSTCC_STATS_BLK_NIC_ADDR, NIC_SRAM_STATS_BLK);
<a name="l07541"></a>07541 
<a name="l07542"></a>07542         tw32(HOSTCC_STATUS_BLK_NIC_ADDR, NIC_SRAM_STATUS_BLK);
<a name="l07543"></a>07543 
<a name="l07544"></a>07544         <span class="comment">/* Clear statistics and status block memory areas */</span>
<a name="l07545"></a>07545         <span class="keywordflow">for</span> (i = NIC_SRAM_STATS_BLK;
<a name="l07546"></a>07546              i &lt; NIC_SRAM_STATUS_BLK + TG3_HW_STATUS_SIZE;
<a name="l07547"></a>07547              i += <span class="keyword">sizeof</span>(u32)) {
<a name="l07548"></a>07548             tg3_write_mem(tp, i, 0);
<a name="l07549"></a>07549             udelay(40);
<a name="l07550"></a>07550         }
<a name="l07551"></a>07551     }
<a name="l07552"></a>07552 
<a name="l07553"></a>07553     tw32(HOSTCC_MODE, HOSTCC_MODE_ENABLE | tp-&gt;coalesce_mode);
<a name="l07554"></a>07554 
<a name="l07555"></a>07555     tw32(RCVCC_MODE, RCVCC_MODE_ENABLE | RCVCC_MODE_ATTN_ENABLE);
<a name="l07556"></a>07556     tw32(RCVLPC_MODE, RCVLPC_MODE_ENABLE);
<a name="l07557"></a>07557     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS))
<a name="l07558"></a>07558         tw32(RCVLSC_MODE, RCVLSC_MODE_ENABLE | RCVLSC_MODE_ATTN_ENABLE);
<a name="l07559"></a>07559 
<a name="l07560"></a>07560     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_MII_SERDES) {
<a name="l07561"></a>07561         tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_PARALLEL_DETECT;
<a name="l07562"></a>07562         <span class="comment">/* reset to prevent losing 1st rx packet intermittently */</span>
<a name="l07563"></a>07563         tw32_f(MAC_RX_MODE, RX_MODE_RESET);
<a name="l07564"></a>07564         udelay(10);
<a name="l07565"></a>07565     }
<a name="l07566"></a>07566 
<a name="l07567"></a>07567     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE)
<a name="l07568"></a>07568         tp-&gt;mac_mode &amp;= MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN;
<a name="l07569"></a>07569     <span class="keywordflow">else</span>
<a name="l07570"></a>07570         tp-&gt;mac_mode = 0;
<a name="l07571"></a>07571     tp-&gt;mac_mode |= MAC_MODE_TXSTAT_ENABLE | MAC_MODE_RXSTAT_ENABLE |
<a name="l07572"></a>07572         MAC_MODE_TDE_ENABLE | MAC_MODE_RDE_ENABLE | MAC_MODE_FHDE_ENABLE;
<a name="l07573"></a>07573     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS) &amp;&amp;
<a name="l07574"></a>07574         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES) &amp;&amp;
<a name="l07575"></a>07575         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5700)
<a name="l07576"></a>07576         tp-&gt;mac_mode |= MAC_MODE_LINK_POLARITY;
<a name="l07577"></a>07577     tw32_f(MAC_MODE, tp-&gt;mac_mode | MAC_MODE_RXSTAT_CLEAR | MAC_MODE_TXSTAT_CLEAR);
<a name="l07578"></a>07578     udelay(40);
<a name="l07579"></a>07579 
<a name="l07580"></a>07580     <span class="comment">/* tp-&gt;grc_local_ctrl is partially set up during tg3_get_invariants().</span>
<a name="l07581"></a>07581 <span class="comment">     * If TG3_FLG2_IS_NIC is zero, we should read the</span>
<a name="l07582"></a>07582 <span class="comment">     * register to preserve the GPIO settings for LOMs. The GPIOs,</span>
<a name="l07583"></a>07583 <span class="comment">     * whether used as inputs or outputs, are set by boot code after</span>
<a name="l07584"></a>07584 <span class="comment">     * reset.</span>
<a name="l07585"></a>07585 <span class="comment">     */</span>
<a name="l07586"></a>07586     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_IS_NIC)) {
<a name="l07587"></a>07587         u32 gpio_mask;
<a name="l07588"></a>07588 
<a name="l07589"></a>07589         gpio_mask = GRC_LCLCTRL_GPIO_OE0 | GRC_LCLCTRL_GPIO_OE1 |
<a name="l07590"></a>07590                 GRC_LCLCTRL_GPIO_OE2 | GRC_LCLCTRL_GPIO_OUTPUT0 |
<a name="l07591"></a>07591                 GRC_LCLCTRL_GPIO_OUTPUT1 | GRC_LCLCTRL_GPIO_OUTPUT2;
<a name="l07592"></a>07592 
<a name="l07593"></a>07593         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5752)
<a name="l07594"></a>07594             gpio_mask |= GRC_LCLCTRL_GPIO_OE3 |
<a name="l07595"></a>07595                      GRC_LCLCTRL_GPIO_OUTPUT3;
<a name="l07596"></a>07596 
<a name="l07597"></a>07597         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5755)
<a name="l07598"></a>07598             gpio_mask |= GRC_LCLCTRL_GPIO_UART_SEL;
<a name="l07599"></a>07599 
<a name="l07600"></a>07600         tp-&gt;grc_local_ctrl &amp;= ~gpio_mask;
<a name="l07601"></a>07601         tp-&gt;grc_local_ctrl |= tr32(GRC_LOCAL_CTRL) &amp; gpio_mask;
<a name="l07602"></a>07602 
<a name="l07603"></a>07603         <span class="comment">/* GPIO1 must be driven high for eeprom write protect */</span>
<a name="l07604"></a>07604         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_EEPROM_WRITE_PROT)
<a name="l07605"></a>07605             tp-&gt;grc_local_ctrl |= (GRC_LCLCTRL_GPIO_OE1 |
<a name="l07606"></a>07606                            GRC_LCLCTRL_GPIO_OUTPUT1);
<a name="l07607"></a>07607     }
<a name="l07608"></a>07608     tw32_f(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl);
<a name="l07609"></a>07609     udelay(100);
<a name="l07610"></a>07610 
<a name="l07611"></a>07611     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSIX) {
<a name="l07612"></a>07612         val = tr32(MSGINT_MODE);
<a name="l07613"></a>07613         val |= MSGINT_MODE_MULTIVEC_EN | MSGINT_MODE_ENABLE;
<a name="l07614"></a>07614         tw32(MSGINT_MODE, val);
<a name="l07615"></a>07615     }
<a name="l07616"></a>07616 
<a name="l07617"></a>07617     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS)) {
<a name="l07618"></a>07618         tw32_f(DMAC_MODE, DMAC_MODE_ENABLE);
<a name="l07619"></a>07619         udelay(40);
<a name="l07620"></a>07620     }
<a name="l07621"></a>07621 
<a name="l07622"></a>07622     val = (WDMAC_MODE_ENABLE | WDMAC_MODE_TGTABORT_ENAB |
<a name="l07623"></a>07623            WDMAC_MODE_MSTABORT_ENAB | WDMAC_MODE_PARITYERR_ENAB |
<a name="l07624"></a>07624            WDMAC_MODE_ADDROFLOW_ENAB | WDMAC_MODE_FIFOOFLOW_ENAB |
<a name="l07625"></a>07625            WDMAC_MODE_FIFOURUN_ENAB | WDMAC_MODE_FIFOOREAD_ENAB |
<a name="l07626"></a>07626            WDMAC_MODE_LNGREAD_ENAB);
<a name="l07627"></a>07627 
<a name="l07628"></a>07628     <span class="comment">/* If statement applies to 5705 and 5750 PCI devices only */</span>
<a name="l07629"></a>07629     <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705 &amp;&amp;
<a name="l07630"></a>07630          tp-&gt;pci_chip_rev_id != CHIPREV_ID_5705_A0) ||
<a name="l07631"></a>07631         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5750) {
<a name="l07632"></a>07632         <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_TSO_CAPABLE) &amp;&amp;
<a name="l07633"></a>07633             (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5705_A1 ||
<a name="l07634"></a>07634              tp-&gt;pci_chip_rev_id == CHIPREV_ID_5705_A2)) {
<a name="l07635"></a>07635             <span class="comment">/* nothing */</span>
<a name="l07636"></a>07636         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(tr32(TG3PCI_PCISTATE) &amp; PCISTATE_BUS_SPEED_HIGH) &amp;&amp;
<a name="l07637"></a>07637                !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_IS_5788) &amp;&amp;
<a name="l07638"></a>07638                !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS)) {
<a name="l07639"></a>07639             val |= WDMAC_MODE_RX_ACCEL;
<a name="l07640"></a>07640         }
<a name="l07641"></a>07641     }
<a name="l07642"></a>07642 
<a name="l07643"></a>07643     <span class="comment">/* Enable host coalescing bug fix */</span>
<a name="l07644"></a>07644     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_5755_PLUS)
<a name="l07645"></a>07645         val |= WDMAC_MODE_STATUS_TAG_FIX;
<a name="l07646"></a>07646 
<a name="l07647"></a>07647     tw32_f(WDMAC_MODE, val);
<a name="l07648"></a>07648     udelay(40);
<a name="l07649"></a>07649 
<a name="l07650"></a>07650     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_MODE) {
<a name="l07651"></a>07651         u16 pcix_cmd;
<a name="l07652"></a>07652 
<a name="l07653"></a>07653         pci_read_config_word(tp-&gt;pdev, tp-&gt;pcix_cap + PCI_X_CMD,
<a name="l07654"></a>07654                      &amp;pcix_cmd);
<a name="l07655"></a>07655         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5703) {
<a name="l07656"></a>07656             pcix_cmd &amp;= ~PCI_X_CMD_MAX_READ;
<a name="l07657"></a>07657             pcix_cmd |= PCI_X_CMD_READ_2K;
<a name="l07658"></a>07658         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704) {
<a name="l07659"></a>07659             pcix_cmd &amp;= ~(PCI_X_CMD_MAX_SPLIT | PCI_X_CMD_MAX_READ);
<a name="l07660"></a>07660             pcix_cmd |= PCI_X_CMD_READ_2K;
<a name="l07661"></a>07661         }
<a name="l07662"></a>07662         pci_write_config_word(tp-&gt;pdev, tp-&gt;pcix_cap + PCI_X_CMD,
<a name="l07663"></a>07663                       pcix_cmd);
<a name="l07664"></a>07664     }
<a name="l07665"></a>07665 
<a name="l07666"></a>07666     tw32_f(RDMAC_MODE, rdmac_mode);
<a name="l07667"></a>07667     udelay(40);
<a name="l07668"></a>07668 
<a name="l07669"></a>07669     tw32(RCVDCC_MODE, RCVDCC_MODE_ENABLE | RCVDCC_MODE_ATTN_ENABLE);
<a name="l07670"></a>07670     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS))
<a name="l07671"></a>07671         tw32(MBFREE_MODE, MBFREE_MODE_ENABLE);
<a name="l07672"></a>07672 
<a name="l07673"></a>07673     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5761)
<a name="l07674"></a>07674         tw32(SNDDATAC_MODE,
<a name="l07675"></a>07675              SNDDATAC_MODE_ENABLE | SNDDATAC_MODE_CDELAY);
<a name="l07676"></a>07676     <span class="keywordflow">else</span>
<a name="l07677"></a>07677         tw32(SNDDATAC_MODE, SNDDATAC_MODE_ENABLE);
<a name="l07678"></a>07678 
<a name="l07679"></a>07679     tw32(SNDBDC_MODE, SNDBDC_MODE_ENABLE | SNDBDC_MODE_ATTN_ENABLE);
<a name="l07680"></a>07680     tw32(RCVBDI_MODE, RCVBDI_MODE_ENABLE | RCVBDI_MODE_RCB_ATTN_ENAB);
<a name="l07681"></a>07681     tw32(RCVDBDI_MODE, RCVDBDI_MODE_ENABLE | RCVDBDI_MODE_INV_RING_SZ);
<a name="l07682"></a>07682     tw32(SNDDATAI_MODE, SNDDATAI_MODE_ENABLE);
<a name="l07683"></a>07683     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_HW_TSO)
<a name="l07684"></a>07684         tw32(SNDDATAI_MODE, SNDDATAI_MODE_ENABLE | 0x8);
<a name="l07685"></a>07685     val = SNDBDI_MODE_ENABLE | SNDBDI_MODE_ATTN_ENABLE;
<a name="l07686"></a>07686     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSIX)
<a name="l07687"></a>07687         val |= SNDBDI_MODE_MULTI_TXQ_EN;
<a name="l07688"></a>07688     tw32(SNDBDI_MODE, val);
<a name="l07689"></a>07689     tw32(SNDBDS_MODE, SNDBDS_MODE_ENABLE | SNDBDS_MODE_ATTN_ENABLE);
<a name="l07690"></a>07690 
<a name="l07691"></a>07691     <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_A0) {
<a name="l07692"></a>07692         err = tg3_load_5701_a0_firmware_fix(tp);
<a name="l07693"></a>07693         <span class="keywordflow">if</span> (err)
<a name="l07694"></a>07694             <span class="keywordflow">return</span> err;
<a name="l07695"></a>07695     }
<a name="l07696"></a>07696 
<a name="l07697"></a>07697     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_TSO_CAPABLE) {
<a name="l07698"></a>07698         err = tg3_load_tso_firmware(tp);
<a name="l07699"></a>07699         <span class="keywordflow">if</span> (err)
<a name="l07700"></a>07700             <span class="keywordflow">return</span> err;
<a name="l07701"></a>07701     }
<a name="l07702"></a>07702 
<a name="l07703"></a>07703     tp-&gt;tx_mode = TX_MODE_ENABLE;
<a name="l07704"></a>07704     tw32_f(MAC_TX_MODE, tp-&gt;tx_mode);
<a name="l07705"></a>07705     udelay(100);
<a name="l07706"></a>07706 
<a name="l07707"></a>07707     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_RSS) {
<a name="l07708"></a>07708         u32 reg = MAC_RSS_INDIR_TBL_0;
<a name="l07709"></a>07709         u8 *ent = (u8 *)&amp;val;
<a name="l07710"></a>07710 
<a name="l07711"></a>07711         <span class="comment">/* Setup the indirection table */</span>
<a name="l07712"></a>07712         <span class="keywordflow">for</span> (i = 0; i &lt; TG3_RSS_INDIR_TBL_SIZE; i++) {
<a name="l07713"></a>07713             <span class="keywordtype">int</span> idx = i % <span class="keyword">sizeof</span>(val);
<a name="l07714"></a>07714 
<a name="l07715"></a>07715             ent[idx] = i % (tp-&gt;irq_cnt - 1);
<a name="l07716"></a>07716             <span class="keywordflow">if</span> (idx == <span class="keyword">sizeof</span>(val) - 1) {
<a name="l07717"></a>07717                 tw32(reg, val);
<a name="l07718"></a>07718                 reg += 4;
<a name="l07719"></a>07719             }
<a name="l07720"></a>07720         }
<a name="l07721"></a>07721 
<a name="l07722"></a>07722         <span class="comment">/* Setup the &quot;secret&quot; hash key. */</span>
<a name="l07723"></a>07723         tw32(MAC_RSS_HASH_KEY_0, 0x5f865437);
<a name="l07724"></a>07724         tw32(MAC_RSS_HASH_KEY_1, 0xe4ac62cc);
<a name="l07725"></a>07725         tw32(MAC_RSS_HASH_KEY_2, 0x50103a45);
<a name="l07726"></a>07726         tw32(MAC_RSS_HASH_KEY_3, 0x36621985);
<a name="l07727"></a>07727         tw32(MAC_RSS_HASH_KEY_4, 0xbf14c0e8);
<a name="l07728"></a>07728         tw32(MAC_RSS_HASH_KEY_5, 0x1bc27a1e);
<a name="l07729"></a>07729         tw32(MAC_RSS_HASH_KEY_6, 0x84f4b556);
<a name="l07730"></a>07730         tw32(MAC_RSS_HASH_KEY_7, 0x094ea6fe);
<a name="l07731"></a>07731         tw32(MAC_RSS_HASH_KEY_8, 0x7dda01e7);
<a name="l07732"></a>07732         tw32(MAC_RSS_HASH_KEY_9, 0xc04d7481);
<a name="l07733"></a>07733     }
<a name="l07734"></a>07734 
<a name="l07735"></a>07735     tp-&gt;rx_mode = RX_MODE_ENABLE;
<a name="l07736"></a>07736     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_5755_PLUS)
<a name="l07737"></a>07737         tp-&gt;rx_mode |= RX_MODE_IPV6_CSUM_ENABLE;
<a name="l07738"></a>07738 
<a name="l07739"></a>07739     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_RSS)
<a name="l07740"></a>07740         tp-&gt;rx_mode |= RX_MODE_RSS_ENABLE |
<a name="l07741"></a>07741                    RX_MODE_RSS_ITBL_HASH_BITS_7 |
<a name="l07742"></a>07742                    RX_MODE_RSS_IPV6_HASH_EN |
<a name="l07743"></a>07743                    RX_MODE_RSS_TCP_IPV6_HASH_EN |
<a name="l07744"></a>07744                    RX_MODE_RSS_IPV4_HASH_EN |
<a name="l07745"></a>07745                    RX_MODE_RSS_TCP_IPV4_HASH_EN;
<a name="l07746"></a>07746 
<a name="l07747"></a>07747     tw32_f(MAC_RX_MODE, tp-&gt;rx_mode);
<a name="l07748"></a>07748     udelay(10);
<a name="l07749"></a>07749 
<a name="l07750"></a>07750     tw32(MAC_LED_CTRL, tp-&gt;led_ctrl);
<a name="l07751"></a>07751 
<a name="l07752"></a>07752     tw32(MAC_MI_STAT, MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
<a name="l07753"></a>07753     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES) {
<a name="l07754"></a>07754         tw32_f(MAC_RX_MODE, RX_MODE_RESET);
<a name="l07755"></a>07755         udelay(10);
<a name="l07756"></a>07756     }
<a name="l07757"></a>07757     tw32_f(MAC_RX_MODE, tp-&gt;rx_mode);
<a name="l07758"></a>07758     udelay(10);
<a name="l07759"></a>07759 
<a name="l07760"></a>07760     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES) {
<a name="l07761"></a>07761         <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704) &amp;&amp;
<a name="l07762"></a>07762             !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_SERDES_PREEMPHASIS)) {
<a name="l07763"></a>07763             <span class="comment">/* Set drive transmission level to 1.2V  */</span>
<a name="l07764"></a>07764             <span class="comment">/* only if the signal pre-emphasis bit is not set  */</span>
<a name="l07765"></a>07765             val = tr32(MAC_SERDES_CFG);
<a name="l07766"></a>07766             val &amp;= 0xfffff000;
<a name="l07767"></a>07767             val |= 0x880;
<a name="l07768"></a>07768             tw32(MAC_SERDES_CFG, val);
<a name="l07769"></a>07769         }
<a name="l07770"></a>07770         <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5703_A1)
<a name="l07771"></a>07771             tw32(MAC_SERDES_CFG, 0x616000);
<a name="l07772"></a>07772     }
<a name="l07773"></a>07773 
<a name="l07774"></a>07774     <span class="comment">/* Prevent chip from dropping frames when flow control</span>
<a name="l07775"></a>07775 <span class="comment">     * is enabled.</span>
<a name="l07776"></a>07776 <span class="comment">     */</span>
<a name="l07777"></a>07777     tw32_f(MAC_LOW_WMARK_MAX_RX_FRAME, 2);
<a name="l07778"></a>07778 
<a name="l07779"></a>07779     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704 &amp;&amp;
<a name="l07780"></a>07780         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES)) {
<a name="l07781"></a>07781         <span class="comment">/* Use hardware link auto-negotiation */</span>
<a name="l07782"></a>07782         tp-&gt;tg3_flags2 |= TG3_FLG2_HW_AUTONEG;
<a name="l07783"></a>07783     }
<a name="l07784"></a>07784 
<a name="l07785"></a>07785     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_MII_SERDES) &amp;&amp;
<a name="l07786"></a>07786         (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5714)) {
<a name="l07787"></a>07787         u32 tmp;
<a name="l07788"></a>07788 
<a name="l07789"></a>07789         tmp = tr32(SERDES_RX_CTRL);
<a name="l07790"></a>07790         tw32(SERDES_RX_CTRL, tmp | SERDES_RX_SIG_DETECT);
<a name="l07791"></a>07791         tp-&gt;grc_local_ctrl &amp;= ~GRC_LCLCTRL_USE_EXT_SIG_DETECT;
<a name="l07792"></a>07792         tp-&gt;grc_local_ctrl |= GRC_LCLCTRL_USE_SIG_DETECT;
<a name="l07793"></a>07793         tw32(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl);
<a name="l07794"></a>07794     }
<a name="l07795"></a>07795 
<a name="l07796"></a>07796     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB)) {
<a name="l07797"></a>07797         <span class="keywordflow">if</span> (tp-&gt;link_config.phy_is_low_power) {
<a name="l07798"></a>07798             tp-&gt;link_config.phy_is_low_power = 0;
<a name="l07799"></a>07799             tp-&gt;link_config.speed = tp-&gt;link_config.orig_speed;
<a name="l07800"></a>07800             tp-&gt;link_config.duplex = tp-&gt;link_config.orig_duplex;
<a name="l07801"></a>07801             tp-&gt;link_config.autoneg = tp-&gt;link_config.orig_autoneg;
<a name="l07802"></a>07802         }
<a name="l07803"></a>07803 
<a name="l07804"></a>07804         err = tg3_setup_phy(tp, 0);
<a name="l07805"></a>07805         <span class="keywordflow">if</span> (err)
<a name="l07806"></a>07806             <span class="keywordflow">return</span> err;
<a name="l07807"></a>07807 
<a name="l07808"></a>07808         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES) &amp;&amp;
<a name="l07809"></a>07809             !(tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_IS_FET)) {
<a name="l07810"></a>07810             u32 tmp;
<a name="l07811"></a>07811 
<a name="l07812"></a>07812             <span class="comment">/* Clear CRC stats. */</span>
<a name="l07813"></a>07813             <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_TG3_TEST1, &amp;tmp)) {
<a name="l07814"></a>07814                 tg3_writephy(tp, MII_TG3_TEST1,
<a name="l07815"></a>07815                          tmp | MII_TG3_TEST1_CRC_EN);
<a name="l07816"></a>07816                 tg3_readphy(tp, 0x14, &amp;tmp);
<a name="l07817"></a>07817             }
<a name="l07818"></a>07818         }
<a name="l07819"></a>07819     }
<a name="l07820"></a>07820 
<a name="l07821"></a>07821     __tg3_set_rx_mode(tp-&gt;dev);
<a name="l07822"></a>07822 
<a name="l07823"></a>07823     <span class="comment">/* Initialize receive rules. */</span>
<a name="l07824"></a>07824     tw32(MAC_RCV_RULE_0,  0xc2000000 &amp; RCV_RULE_DISABLE_MASK);
<a name="l07825"></a>07825     tw32(MAC_RCV_VALUE_0, 0xffffffff &amp; RCV_RULE_DISABLE_MASK);
<a name="l07826"></a>07826     tw32(MAC_RCV_RULE_1,  0x86000004 &amp; RCV_RULE_DISABLE_MASK);
<a name="l07827"></a>07827     tw32(MAC_RCV_VALUE_1, 0xffffffff &amp; RCV_RULE_DISABLE_MASK);
<a name="l07828"></a>07828 
<a name="l07829"></a>07829     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS) &amp;&amp;
<a name="l07830"></a>07830         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS))
<a name="l07831"></a>07831         limit = 8;
<a name="l07832"></a>07832     <span class="keywordflow">else</span>
<a name="l07833"></a>07833         limit = 16;
<a name="l07834"></a>07834     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF)
<a name="l07835"></a>07835         limit -= 4;
<a name="l07836"></a>07836     <span class="keywordflow">switch</span> (limit) {
<a name="l07837"></a>07837     <span class="keywordflow">case</span> 16:
<a name="l07838"></a>07838         tw32(MAC_RCV_RULE_15,  0); tw32(MAC_RCV_VALUE_15,  0);
<a name="l07839"></a>07839     <span class="keywordflow">case</span> 15:
<a name="l07840"></a>07840         tw32(MAC_RCV_RULE_14,  0); tw32(MAC_RCV_VALUE_14,  0);
<a name="l07841"></a>07841     <span class="keywordflow">case</span> 14:
<a name="l07842"></a>07842         tw32(MAC_RCV_RULE_13,  0); tw32(MAC_RCV_VALUE_13,  0);
<a name="l07843"></a>07843     <span class="keywordflow">case</span> 13:
<a name="l07844"></a>07844         tw32(MAC_RCV_RULE_12,  0); tw32(MAC_RCV_VALUE_12,  0);
<a name="l07845"></a>07845     <span class="keywordflow">case</span> 12:
<a name="l07846"></a>07846         tw32(MAC_RCV_RULE_11,  0); tw32(MAC_RCV_VALUE_11,  0);
<a name="l07847"></a>07847     <span class="keywordflow">case</span> 11:
<a name="l07848"></a>07848         tw32(MAC_RCV_RULE_10,  0); tw32(MAC_RCV_VALUE_10,  0);
<a name="l07849"></a>07849     <span class="keywordflow">case</span> 10:
<a name="l07850"></a>07850         tw32(MAC_RCV_RULE_9,  0); tw32(MAC_RCV_VALUE_9,  0);
<a name="l07851"></a>07851     <span class="keywordflow">case</span> 9:
<a name="l07852"></a>07852         tw32(MAC_RCV_RULE_8,  0); tw32(MAC_RCV_VALUE_8,  0);
<a name="l07853"></a>07853     <span class="keywordflow">case</span> 8:
<a name="l07854"></a>07854         tw32(MAC_RCV_RULE_7,  0); tw32(MAC_RCV_VALUE_7,  0);
<a name="l07855"></a>07855     <span class="keywordflow">case</span> 7:
<a name="l07856"></a>07856         tw32(MAC_RCV_RULE_6,  0); tw32(MAC_RCV_VALUE_6,  0);
<a name="l07857"></a>07857     <span class="keywordflow">case</span> 6:
<a name="l07858"></a>07858         tw32(MAC_RCV_RULE_5,  0); tw32(MAC_RCV_VALUE_5,  0);
<a name="l07859"></a>07859     <span class="keywordflow">case</span> 5:
<a name="l07860"></a>07860         tw32(MAC_RCV_RULE_4,  0); tw32(MAC_RCV_VALUE_4,  0);
<a name="l07861"></a>07861     <span class="keywordflow">case</span> 4:
<a name="l07862"></a>07862         <span class="comment">/* tw32(MAC_RCV_RULE_3,  0); tw32(MAC_RCV_VALUE_3,  0); */</span>
<a name="l07863"></a>07863     <span class="keywordflow">case</span> 3:
<a name="l07864"></a>07864         <span class="comment">/* tw32(MAC_RCV_RULE_2,  0); tw32(MAC_RCV_VALUE_2,  0); */</span>
<a name="l07865"></a>07865     <span class="keywordflow">case</span> 2:
<a name="l07866"></a>07866     <span class="keywordflow">case</span> 1:
<a name="l07867"></a>07867 
<a name="l07868"></a>07868     <span class="keywordflow">default</span>:
<a name="l07869"></a>07869         <span class="keywordflow">break</span>;
<a name="l07870"></a>07870     }
<a name="l07871"></a>07871 
<a name="l07872"></a>07872     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE)
<a name="l07873"></a>07873         <span class="comment">/* Write our heartbeat update interval to APE. */</span>
<a name="l07874"></a>07874         tg3_ape_write32(tp, TG3_APE_HOST_HEARTBEAT_INT_MS,
<a name="l07875"></a>07875                 APE_HOST_HEARTBEAT_INT_DISABLE);
<a name="l07876"></a>07876 
<a name="l07877"></a>07877     tg3_write_sig_post_reset(tp, RESET_KIND_INIT);
<a name="l07878"></a>07878 
<a name="l07879"></a>07879     <span class="keywordflow">return</span> 0;
<a name="l07880"></a>07880 }
<a name="l07881"></a>07881 
<a name="l07882"></a>07882 <span class="comment">/* Called at device open time to get the chip ready for</span>
<a name="l07883"></a>07883 <span class="comment"> * packet processing.  Invoked with tp-&gt;lock held.</span>
<a name="l07884"></a>07884 <span class="comment"> */</span>
<a name="l07885"></a>07885 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_init_hw(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> reset_phy)
<a name="l07886"></a>07886 {
<a name="l07887"></a>07887     tg3_switch_clocks(tp);
<a name="l07888"></a>07888 
<a name="l07889"></a>07889     tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
<a name="l07890"></a>07890 
<a name="l07891"></a>07891     <span class="keywordflow">return</span> tg3_reset_hw(tp, reset_phy);
<a name="l07892"></a>07892 }
<a name="l07893"></a>07893 
<a name="l07894"></a>07894 <span class="preprocessor">#define TG3_STAT_ADD32(PSTAT, REG) \</span>
<a name="l07895"></a>07895 <span class="preprocessor">do {    u32 __val = tr32(REG); \</span>
<a name="l07896"></a>07896 <span class="preprocessor">    (PSTAT)-&gt;low += __val; \</span>
<a name="l07897"></a>07897 <span class="preprocessor">    if ((PSTAT)-&gt;low &lt; __val) \</span>
<a name="l07898"></a>07898 <span class="preprocessor">        (PSTAT)-&gt;high += 1; \</span>
<a name="l07899"></a>07899 <span class="preprocessor">} while (0)</span>
<a name="l07900"></a>07900 <span class="preprocessor"></span>
<a name="l07901"></a>07901 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_periodic_fetch_stats(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l07902"></a>07902 {
<a name="l07903"></a>07903     <span class="keyword">struct </span><a class="code" href="structtg3__hw__stats.html">tg3_hw_stats</a> *sp = tp-&gt;hw_stats;
<a name="l07904"></a>07904 
<a name="l07905"></a>07905     <span class="keywordflow">if</span> (!netif_carrier_ok(tp-&gt;dev))
<a name="l07906"></a>07906         <span class="keywordflow">return</span>;
<a name="l07907"></a>07907 
<a name="l07908"></a>07908     TG3_STAT_ADD32(&amp;sp-&gt;tx_octets, MAC_TX_STATS_OCTETS);
<a name="l07909"></a>07909     TG3_STAT_ADD32(&amp;sp-&gt;tx_collisions, MAC_TX_STATS_COLLISIONS);
<a name="l07910"></a>07910     TG3_STAT_ADD32(&amp;sp-&gt;tx_xon_sent, MAC_TX_STATS_XON_SENT);
<a name="l07911"></a>07911     TG3_STAT_ADD32(&amp;sp-&gt;tx_xoff_sent, MAC_TX_STATS_XOFF_SENT);
<a name="l07912"></a>07912     TG3_STAT_ADD32(&amp;sp-&gt;tx_mac_errors, MAC_TX_STATS_MAC_ERRORS);
<a name="l07913"></a>07913     TG3_STAT_ADD32(&amp;sp-&gt;tx_single_collisions, MAC_TX_STATS_SINGLE_COLLISIONS);
<a name="l07914"></a>07914     TG3_STAT_ADD32(&amp;sp-&gt;tx_mult_collisions, MAC_TX_STATS_MULT_COLLISIONS);
<a name="l07915"></a>07915     TG3_STAT_ADD32(&amp;sp-&gt;tx_deferred, MAC_TX_STATS_DEFERRED);
<a name="l07916"></a>07916     TG3_STAT_ADD32(&amp;sp-&gt;tx_excessive_collisions, MAC_TX_STATS_EXCESSIVE_COL);
<a name="l07917"></a>07917     TG3_STAT_ADD32(&amp;sp-&gt;tx_late_collisions, MAC_TX_STATS_LATE_COL);
<a name="l07918"></a>07918     TG3_STAT_ADD32(&amp;sp-&gt;tx_ucast_packets, MAC_TX_STATS_UCAST);
<a name="l07919"></a>07919     TG3_STAT_ADD32(&amp;sp-&gt;tx_mcast_packets, MAC_TX_STATS_MCAST);
<a name="l07920"></a>07920     TG3_STAT_ADD32(&amp;sp-&gt;tx_bcast_packets, MAC_TX_STATS_BCAST);
<a name="l07921"></a>07921 
<a name="l07922"></a>07922     TG3_STAT_ADD32(&amp;sp-&gt;rx_octets, MAC_RX_STATS_OCTETS);
<a name="l07923"></a>07923     TG3_STAT_ADD32(&amp;sp-&gt;rx_fragments, MAC_RX_STATS_FRAGMENTS);
<a name="l07924"></a>07924     TG3_STAT_ADD32(&amp;sp-&gt;rx_ucast_packets, MAC_RX_STATS_UCAST);
<a name="l07925"></a>07925     TG3_STAT_ADD32(&amp;sp-&gt;rx_mcast_packets, MAC_RX_STATS_MCAST);
<a name="l07926"></a>07926     TG3_STAT_ADD32(&amp;sp-&gt;rx_bcast_packets, MAC_RX_STATS_BCAST);
<a name="l07927"></a>07927     TG3_STAT_ADD32(&amp;sp-&gt;rx_fcs_errors, MAC_RX_STATS_FCS_ERRORS);
<a name="l07928"></a>07928     TG3_STAT_ADD32(&amp;sp-&gt;rx_align_errors, MAC_RX_STATS_ALIGN_ERRORS);
<a name="l07929"></a>07929     TG3_STAT_ADD32(&amp;sp-&gt;rx_xon_pause_rcvd, MAC_RX_STATS_XON_PAUSE_RECVD);
<a name="l07930"></a>07930     TG3_STAT_ADD32(&amp;sp-&gt;rx_xoff_pause_rcvd, MAC_RX_STATS_XOFF_PAUSE_RECVD);
<a name="l07931"></a>07931     TG3_STAT_ADD32(&amp;sp-&gt;rx_mac_ctrl_rcvd, MAC_RX_STATS_MAC_CTRL_RECVD);
<a name="l07932"></a>07932     TG3_STAT_ADD32(&amp;sp-&gt;rx_xoff_entered, MAC_RX_STATS_XOFF_ENTERED);
<a name="l07933"></a>07933     TG3_STAT_ADD32(&amp;sp-&gt;rx_frame_too_long_errors, MAC_RX_STATS_FRAME_TOO_LONG);
<a name="l07934"></a>07934     TG3_STAT_ADD32(&amp;sp-&gt;rx_jabbers, MAC_RX_STATS_JABBERS);
<a name="l07935"></a>07935     TG3_STAT_ADD32(&amp;sp-&gt;rx_undersize_packets, MAC_RX_STATS_UNDERSIZE);
<a name="l07936"></a>07936 
<a name="l07937"></a>07937     TG3_STAT_ADD32(&amp;sp-&gt;rxbds_empty, RCVLPC_NO_RCV_BD_CNT);
<a name="l07938"></a>07938     TG3_STAT_ADD32(&amp;sp-&gt;rx_discards, RCVLPC_IN_DISCARDS_CNT);
<a name="l07939"></a>07939     TG3_STAT_ADD32(&amp;sp-&gt;rx_errors, RCVLPC_IN_ERRORS_CNT);
<a name="l07940"></a>07940 }
<a name="l07941"></a>07941 
<a name="l07942"></a>07942 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_timer(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> __opaque)
<a name="l07943"></a>07943 {
<a name="l07944"></a>07944     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = (<span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *) __opaque;
<a name="l07945"></a>07945 
<a name="l07946"></a>07946     <span class="keywordflow">if</span> (tp-&gt;irq_sync)
<a name="l07947"></a>07947         <span class="keywordflow">goto</span> restart_timer;
<a name="l07948"></a>07948 
<a name="l07949"></a>07949     spin_lock(&amp;tp-&gt;lock);
<a name="l07950"></a>07950 
<a name="l07951"></a>07951     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_TAGGED_STATUS)) {
<a name="l07952"></a>07952         <span class="comment">/* All of this garbage is because when using non-tagged</span>
<a name="l07953"></a>07953 <span class="comment">         * IRQ status the mailbox/status_block protocol the chip</span>
<a name="l07954"></a>07954 <span class="comment">         * uses with the cpu is race prone.</span>
<a name="l07955"></a>07955 <span class="comment">         */</span>
<a name="l07956"></a>07956         <span class="keywordflow">if</span> (tp-&gt;napi[0].hw_status-&gt;status &amp; SD_STATUS_UPDATED) {
<a name="l07957"></a>07957             tw32(GRC_LOCAL_CTRL,
<a name="l07958"></a>07958                  tp-&gt;grc_local_ctrl | GRC_LCLCTRL_SETINT);
<a name="l07959"></a>07959         } <span class="keywordflow">else</span> {
<a name="l07960"></a>07960             tw32(HOSTCC_MODE, tp-&gt;coalesce_mode |
<a name="l07961"></a>07961                  HOSTCC_MODE_ENABLE | HOSTCC_MODE_NOW);
<a name="l07962"></a>07962         }
<a name="l07963"></a>07963 
<a name="l07964"></a>07964         <span class="keywordflow">if</span> (!(tr32(WDMAC_MODE) &amp; WDMAC_MODE_ENABLE)) {
<a name="l07965"></a>07965             tp-&gt;tg3_flags2 |= TG3_FLG2_RESTART_TIMER;
<a name="l07966"></a>07966             spin_unlock(&amp;tp-&gt;lock);
<a name="l07967"></a>07967             schedule_work(&amp;tp-&gt;reset_task);
<a name="l07968"></a>07968             <span class="keywordflow">return</span>;
<a name="l07969"></a>07969         }
<a name="l07970"></a>07970     }
<a name="l07971"></a>07971 
<a name="l07972"></a>07972     <span class="comment">/* This part only runs once per second. */</span>
<a name="l07973"></a>07973     <span class="keywordflow">if</span> (!--tp-&gt;timer_counter) {
<a name="l07974"></a>07974         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS)
<a name="l07975"></a>07975             tg3_periodic_fetch_stats(tp);
<a name="l07976"></a>07976 
<a name="l07977"></a>07977         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_USE_LINKCHG_REG) {
<a name="l07978"></a>07978             u32 mac_stat;
<a name="l07979"></a>07979             <span class="keywordtype">int</span> phy_event;
<a name="l07980"></a>07980 
<a name="l07981"></a>07981             mac_stat = tr32(MAC_STATUS);
<a name="l07982"></a>07982 
<a name="l07983"></a>07983             phy_event = 0;
<a name="l07984"></a>07984             <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_USE_MI_INTERRUPT) {
<a name="l07985"></a>07985                 <span class="keywordflow">if</span> (mac_stat &amp; MAC_STATUS_MI_INTERRUPT)
<a name="l07986"></a>07986                     phy_event = 1;
<a name="l07987"></a>07987             } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (mac_stat &amp; MAC_STATUS_LNKSTATE_CHANGED)
<a name="l07988"></a>07988                 phy_event = 1;
<a name="l07989"></a>07989 
<a name="l07990"></a>07990             <span class="keywordflow">if</span> (phy_event)
<a name="l07991"></a>07991                 tg3_setup_phy(tp, 0);
<a name="l07992"></a>07992         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_POLL_SERDES) {
<a name="l07993"></a>07993             u32 mac_stat = tr32(MAC_STATUS);
<a name="l07994"></a>07994             <span class="keywordtype">int</span> need_setup = 0;
<a name="l07995"></a>07995 
<a name="l07996"></a>07996             <span class="keywordflow">if</span> (netif_carrier_ok(tp-&gt;dev) &amp;&amp;
<a name="l07997"></a>07997                 (mac_stat &amp; MAC_STATUS_LNKSTATE_CHANGED)) {
<a name="l07998"></a>07998                 need_setup = 1;
<a name="l07999"></a>07999             }
<a name="l08000"></a>08000             <span class="keywordflow">if</span> (! netif_carrier_ok(tp-&gt;dev) &amp;&amp;
<a name="l08001"></a>08001                 (mac_stat &amp; (MAC_STATUS_PCS_SYNCED |
<a name="l08002"></a>08002                      MAC_STATUS_SIGNAL_DET))) {
<a name="l08003"></a>08003                 need_setup = 1;
<a name="l08004"></a>08004             }
<a name="l08005"></a>08005             <span class="keywordflow">if</span> (need_setup) {
<a name="l08006"></a>08006                 <span class="keywordflow">if</span> (!tp-&gt;serdes_counter) {
<a name="l08007"></a>08007                     tw32_f(MAC_MODE,
<a name="l08008"></a>08008                          (tp-&gt;mac_mode &amp;
<a name="l08009"></a>08009                           ~MAC_MODE_PORT_MODE_MASK));
<a name="l08010"></a>08010                     udelay(40);
<a name="l08011"></a>08011                     tw32_f(MAC_MODE, tp-&gt;mac_mode);
<a name="l08012"></a>08012                     udelay(40);
<a name="l08013"></a>08013                 }
<a name="l08014"></a>08014                 tg3_setup_phy(tp, 0);
<a name="l08015"></a>08015             }
<a name="l08016"></a>08016         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_MII_SERDES)
<a name="l08017"></a>08017             tg3_serdes_parallel_detect(tp);
<a name="l08018"></a>08018 
<a name="l08019"></a>08019         tp-&gt;timer_counter = tp-&gt;timer_multiplier;
<a name="l08020"></a>08020     }
<a name="l08021"></a>08021 
<a name="l08022"></a>08022     <span class="comment">/* Heartbeat is only sent once every 2 seconds.</span>
<a name="l08023"></a>08023 <span class="comment">     *</span>
<a name="l08024"></a>08024 <span class="comment">     * The heartbeat is to tell the ASF firmware that the host</span>
<a name="l08025"></a>08025 <span class="comment">     * driver is still alive.  In the event that the OS crashes,</span>
<a name="l08026"></a>08026 <span class="comment">     * ASF needs to reset the hardware to free up the FIFO space</span>
<a name="l08027"></a>08027 <span class="comment">     * that may be filled with rx packets destined for the host.</span>
<a name="l08028"></a>08028 <span class="comment">     * If the FIFO is full, ASF will no longer function properly.</span>
<a name="l08029"></a>08029 <span class="comment">     *</span>
<a name="l08030"></a>08030 <span class="comment">     * Unintended resets have been reported on real time kernels</span>
<a name="l08031"></a>08031 <span class="comment">     * where the timer doesn&#39;t run on time.  Netpoll will also have</span>
<a name="l08032"></a>08032 <span class="comment">     * same problem.</span>
<a name="l08033"></a>08033 <span class="comment">     *</span>
<a name="l08034"></a>08034 <span class="comment">     * The new FWCMD_NICDRV_ALIVE3 command tells the ASF firmware</span>
<a name="l08035"></a>08035 <span class="comment">     * to check the ring condition when the heartbeat is expiring</span>
<a name="l08036"></a>08036 <span class="comment">     * before doing the reset.  This will prevent most unintended</span>
<a name="l08037"></a>08037 <span class="comment">     * resets.</span>
<a name="l08038"></a>08038 <span class="comment">     */</span>
<a name="l08039"></a>08039     <span class="keywordflow">if</span> (!--tp-&gt;asf_counter) {
<a name="l08040"></a>08040         <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF) &amp;&amp;
<a name="l08041"></a>08041             !(tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE)) {
<a name="l08042"></a>08042             tg3_wait_for_event_ack(tp);
<a name="l08043"></a>08043 
<a name="l08044"></a>08044             tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX,
<a name="l08045"></a>08045                       FWCMD_NICDRV_ALIVE3);
<a name="l08046"></a>08046             tg3_write_mem(tp, NIC_SRAM_FW_CMD_LEN_MBOX, 4);
<a name="l08047"></a>08047             <span class="comment">/* 5 seconds timeout */</span>
<a name="l08048"></a>08048             tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX, 5);
<a name="l08049"></a>08049 
<a name="l08050"></a>08050             tg3_generate_fw_event(tp);
<a name="l08051"></a>08051         }
<a name="l08052"></a>08052         tp-&gt;asf_counter = tp-&gt;asf_multiplier;
<a name="l08053"></a>08053     }
<a name="l08054"></a>08054 
<a name="l08055"></a>08055     spin_unlock(&amp;tp-&gt;lock);
<a name="l08056"></a>08056 
<a name="l08057"></a>08057 restart_timer:
<a name="l08058"></a>08058     tp-&gt;timer.expires = jiffies + tp-&gt;timer_offset;
<a name="l08059"></a>08059     add_timer(&amp;tp-&gt;timer);
<a name="l08060"></a>08060 }
<a name="l08061"></a>08061 
<a name="l08062"></a>08062 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_request_irq(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> irq_num)
<a name="l08063"></a>08063 {
<a name="l08064"></a>08064     irq_handler_t fn;
<a name="l08065"></a>08065     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> flags;
<a name="l08066"></a>08066     <span class="keywordtype">char</span> *name;
<a name="l08067"></a>08067     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[irq_num];
<a name="l08068"></a>08068 
<a name="l08069"></a>08069     <span class="keywordflow">if</span> (tp-&gt;irq_cnt == 1)
<a name="l08070"></a>08070         name = tp-&gt;dev-&gt;name;
<a name="l08071"></a>08071     <span class="keywordflow">else</span> {
<a name="l08072"></a>08072         name = &amp;tnapi-&gt;irq_lbl[0];
<a name="l08073"></a>08073         snprintf(name, IFNAMSIZ, <span class="stringliteral">&quot;%s-%d&quot;</span>, tp-&gt;dev-&gt;name, irq_num);
<a name="l08074"></a>08074         name[IFNAMSIZ-1] = 0;
<a name="l08075"></a>08075     }
<a name="l08076"></a>08076 
<a name="l08077"></a>08077     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSI_OR_MSIX) {
<a name="l08078"></a>08078         fn = tg3_msi;
<a name="l08079"></a>08079         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_1SHOT_MSI)
<a name="l08080"></a>08080             fn = tg3_msi_1shot;
<a name="l08081"></a>08081         flags = IRQF_SAMPLE_RANDOM;
<a name="l08082"></a>08082     } <span class="keywordflow">else</span> {
<a name="l08083"></a>08083         fn = tg3_interrupt;
<a name="l08084"></a>08084         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_TAGGED_STATUS)
<a name="l08085"></a>08085             fn = tg3_interrupt_tagged;
<a name="l08086"></a>08086         flags = IRQF_SHARED | IRQF_SAMPLE_RANDOM;
<a name="l08087"></a>08087     }
<a name="l08088"></a>08088 
<a name="l08089"></a>08089     <span class="keywordflow">return</span> request_irq(tnapi-&gt;irq_vec, fn, flags, name, tnapi);
<a name="l08090"></a>08090 }
<a name="l08091"></a>08091 
<a name="l08092"></a>08092 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_test_interrupt(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l08093"></a>08093 {
<a name="l08094"></a>08094     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[0];
<a name="l08095"></a>08095     <span class="keyword">struct </span>net_device *dev = tp-&gt;dev;
<a name="l08096"></a>08096     <span class="keywordtype">int</span> err, i, intr_ok = 0;
<a name="l08097"></a>08097     u32 val;
<a name="l08098"></a>08098 
<a name="l08099"></a>08099     <span class="keywordflow">if</span> (!netif_running(dev))
<a name="l08100"></a>08100         <span class="keywordflow">return</span> -ENODEV;
<a name="l08101"></a>08101 
<a name="l08102"></a>08102     tg3_disable_ints(tp);
<a name="l08103"></a>08103 
<a name="l08104"></a>08104     free_irq(tnapi-&gt;irq_vec, tnapi);
<a name="l08105"></a>08105 
<a name="l08106"></a>08106     <span class="comment">/*</span>
<a name="l08107"></a>08107 <span class="comment">     * Turn off MSI one shot mode.  Otherwise this test has no</span>
<a name="l08108"></a>08108 <span class="comment">     * observable way to know whether the interrupt was delivered.</span>
<a name="l08109"></a>08109 <span class="comment">     */</span>
<a name="l08110"></a>08110     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717 &amp;&amp;
<a name="l08111"></a>08111         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSI)) {
<a name="l08112"></a>08112         val = tr32(MSGINT_MODE) | MSGINT_MODE_ONE_SHOT_DISABLE;
<a name="l08113"></a>08113         tw32(MSGINT_MODE, val);
<a name="l08114"></a>08114     }
<a name="l08115"></a>08115 
<a name="l08116"></a>08116     err = request_irq(tnapi-&gt;irq_vec, tg3_test_isr,
<a name="l08117"></a>08117               IRQF_SHARED | IRQF_SAMPLE_RANDOM, dev-&gt;name, tnapi);
<a name="l08118"></a>08118     <span class="keywordflow">if</span> (err)
<a name="l08119"></a>08119         <span class="keywordflow">return</span> err;
<a name="l08120"></a>08120 
<a name="l08121"></a>08121     tnapi-&gt;hw_status-&gt;status &amp;= ~SD_STATUS_UPDATED;
<a name="l08122"></a>08122     tg3_enable_ints(tp);
<a name="l08123"></a>08123 
<a name="l08124"></a>08124     tw32_f(HOSTCC_MODE, tp-&gt;coalesce_mode | HOSTCC_MODE_ENABLE |
<a name="l08125"></a>08125            tnapi-&gt;coal_now);
<a name="l08126"></a>08126 
<a name="l08127"></a>08127     <span class="keywordflow">for</span> (i = 0; i &lt; 5; i++) {
<a name="l08128"></a>08128         u32 int_mbox, misc_host_ctrl;
<a name="l08129"></a>08129 
<a name="l08130"></a>08130         int_mbox = tr32_mailbox(tnapi-&gt;int_mbox);
<a name="l08131"></a>08131         misc_host_ctrl = tr32(TG3PCI_MISC_HOST_CTRL);
<a name="l08132"></a>08132 
<a name="l08133"></a>08133         <span class="keywordflow">if</span> ((int_mbox != 0) ||
<a name="l08134"></a>08134             (misc_host_ctrl &amp; MISC_HOST_CTRL_MASK_PCI_INT)) {
<a name="l08135"></a>08135             intr_ok = 1;
<a name="l08136"></a>08136             <span class="keywordflow">break</span>;
<a name="l08137"></a>08137         }
<a name="l08138"></a>08138 
<a name="l08139"></a>08139         msleep(10);
<a name="l08140"></a>08140     }
<a name="l08141"></a>08141 
<a name="l08142"></a>08142     tg3_disable_ints(tp);
<a name="l08143"></a>08143 
<a name="l08144"></a>08144     free_irq(tnapi-&gt;irq_vec, tnapi);
<a name="l08145"></a>08145 
<a name="l08146"></a>08146     err = tg3_request_irq(tp, 0);
<a name="l08147"></a>08147 
<a name="l08148"></a>08148     <span class="keywordflow">if</span> (err)
<a name="l08149"></a>08149         <span class="keywordflow">return</span> err;
<a name="l08150"></a>08150 
<a name="l08151"></a>08151     <span class="keywordflow">if</span> (intr_ok) {
<a name="l08152"></a>08152         <span class="comment">/* Reenable MSI one shot mode. */</span>
<a name="l08153"></a>08153         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717 &amp;&amp;
<a name="l08154"></a>08154             (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSI)) {
<a name="l08155"></a>08155             val = tr32(MSGINT_MODE) &amp; ~MSGINT_MODE_ONE_SHOT_DISABLE;
<a name="l08156"></a>08156             tw32(MSGINT_MODE, val);
<a name="l08157"></a>08157         }
<a name="l08158"></a>08158         <span class="keywordflow">return</span> 0;
<a name="l08159"></a>08159     }
<a name="l08160"></a>08160 
<a name="l08161"></a>08161     <span class="keywordflow">return</span> -EIO;
<a name="l08162"></a>08162 }
<a name="l08163"></a>08163 
<a name="l08164"></a>08164 <span class="comment">/* Returns 0 if MSI test succeeds or MSI test fails and INTx mode is</span>
<a name="l08165"></a>08165 <span class="comment"> * successfully restored</span>
<a name="l08166"></a>08166 <span class="comment"> */</span>
<a name="l08167"></a>08167 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_test_msi(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l08168"></a>08168 {
<a name="l08169"></a>08169     <span class="keywordtype">int</span> err;
<a name="l08170"></a>08170     u16 pci_cmd;
<a name="l08171"></a>08171 
<a name="l08172"></a>08172     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSI))
<a name="l08173"></a>08173         <span class="keywordflow">return</span> 0;
<a name="l08174"></a>08174 
<a name="l08175"></a>08175     <span class="comment">/* Turn off SERR reporting in case MSI terminates with Master</span>
<a name="l08176"></a>08176 <span class="comment">     * Abort.</span>
<a name="l08177"></a>08177 <span class="comment">     */</span>
<a name="l08178"></a>08178     pci_read_config_word(tp-&gt;pdev, PCI_COMMAND, &amp;pci_cmd);
<a name="l08179"></a>08179     pci_write_config_word(tp-&gt;pdev, PCI_COMMAND,
<a name="l08180"></a>08180                   pci_cmd &amp; ~PCI_COMMAND_SERR);
<a name="l08181"></a>08181 
<a name="l08182"></a>08182     err = tg3_test_interrupt(tp);
<a name="l08183"></a>08183 
<a name="l08184"></a>08184     pci_write_config_word(tp-&gt;pdev, PCI_COMMAND, pci_cmd);
<a name="l08185"></a>08185 
<a name="l08186"></a>08186     <span class="keywordflow">if</span> (!err)
<a name="l08187"></a>08187         <span class="keywordflow">return</span> 0;
<a name="l08188"></a>08188 
<a name="l08189"></a>08189     <span class="comment">/* other failures */</span>
<a name="l08190"></a>08190     <span class="keywordflow">if</span> (err != -EIO)
<a name="l08191"></a>08191         <span class="keywordflow">return</span> err;
<a name="l08192"></a>08192 
<a name="l08193"></a>08193     <span class="comment">/* MSI test failed, go back to INTx mode */</span>
<a name="l08194"></a>08194     printk(KERN_WARNING PFX <span class="stringliteral">&quot;%s: No interrupt was generated using MSI, &quot;</span>
<a name="l08195"></a>08195            <span class="stringliteral">&quot;switching to INTx mode. Please report this failure to &quot;</span>
<a name="l08196"></a>08196            <span class="stringliteral">&quot;the PCI maintainer and include system chipset information.\n&quot;</span>,
<a name="l08197"></a>08197                tp-&gt;dev-&gt;name);
<a name="l08198"></a>08198 
<a name="l08199"></a>08199     free_irq(tp-&gt;napi[0].irq_vec, &amp;tp-&gt;napi[0]);
<a name="l08200"></a>08200 
<a name="l08201"></a>08201     pci_disable_msi(tp-&gt;pdev);
<a name="l08202"></a>08202 
<a name="l08203"></a>08203     tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_USING_MSI;
<a name="l08204"></a>08204 
<a name="l08205"></a>08205     err = tg3_request_irq(tp, 0);
<a name="l08206"></a>08206     <span class="keywordflow">if</span> (err)
<a name="l08207"></a>08207         <span class="keywordflow">return</span> err;
<a name="l08208"></a>08208 
<a name="l08209"></a>08209     <span class="comment">/* Need to reset the chip because the MSI cycle may have terminated</span>
<a name="l08210"></a>08210 <span class="comment">     * with Master Abort.</span>
<a name="l08211"></a>08211 <span class="comment">     */</span>
<a name="l08212"></a>08212     tg3_full_lock(tp, 1);
<a name="l08213"></a>08213 
<a name="l08214"></a>08214     tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
<a name="l08215"></a>08215     err = tg3_init_hw(tp, 1);
<a name="l08216"></a>08216 
<a name="l08217"></a>08217     tg3_full_unlock(tp);
<a name="l08218"></a>08218 
<a name="l08219"></a>08219     <span class="keywordflow">if</span> (err)
<a name="l08220"></a>08220         free_irq(tp-&gt;napi[0].irq_vec, &amp;tp-&gt;napi[0]);
<a name="l08221"></a>08221 
<a name="l08222"></a>08222     <span class="keywordflow">return</span> err;
<a name="l08223"></a>08223 }
<a name="l08224"></a>08224 
<a name="l08225"></a>08225 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_request_firmware(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l08226"></a>08226 {
<a name="l08227"></a>08227     <span class="keyword">const</span> __be32 *fw_data;
<a name="l08228"></a>08228 
<a name="l08229"></a>08229     <span class="keywordflow">if</span> (request_firmware(&amp;tp-&gt;fw, tp-&gt;fw_needed, &amp;tp-&gt;pdev-&gt;dev)) {
<a name="l08230"></a>08230         printk(KERN_ERR <span class="stringliteral">&quot;%s: Failed to load firmware \&quot;%s\&quot;\n&quot;</span>,
<a name="l08231"></a>08231                tp-&gt;dev-&gt;name, tp-&gt;fw_needed);
<a name="l08232"></a>08232         <span class="keywordflow">return</span> -ENOENT;
<a name="l08233"></a>08233     }
<a name="l08234"></a>08234 
<a name="l08235"></a>08235     fw_data = (<span class="keywordtype">void</span> *)tp-&gt;fw-&gt;data;
<a name="l08236"></a>08236 
<a name="l08237"></a>08237     <span class="comment">/* Firmware blob starts with version numbers, followed by</span>
<a name="l08238"></a>08238 <span class="comment">     * start address and _full_ length including BSS sections</span>
<a name="l08239"></a>08239 <span class="comment">     * (which must be longer than the actual data, of course</span>
<a name="l08240"></a>08240 <span class="comment">     */</span>
<a name="l08241"></a>08241 
<a name="l08242"></a>08242     tp-&gt;fw_len = be32_to_cpu(fw_data[2]);   <span class="comment">/* includes bss */</span>
<a name="l08243"></a>08243     <span class="keywordflow">if</span> (tp-&gt;fw_len &lt; (tp-&gt;fw-&gt;size - 12)) {
<a name="l08244"></a>08244         printk(KERN_ERR <span class="stringliteral">&quot;%s: bogus length %d in \&quot;%s\&quot;\n&quot;</span>,
<a name="l08245"></a>08245                tp-&gt;dev-&gt;name, tp-&gt;fw_len, tp-&gt;fw_needed);
<a name="l08246"></a>08246         release_firmware(tp-&gt;fw);
<a name="l08247"></a>08247         tp-&gt;fw = NULL;
<a name="l08248"></a>08248         <span class="keywordflow">return</span> -EINVAL;
<a name="l08249"></a>08249     }
<a name="l08250"></a>08250 
<a name="l08251"></a>08251     <span class="comment">/* We no longer need firmware; we have it. */</span>
<a name="l08252"></a>08252     tp-&gt;fw_needed = NULL;
<a name="l08253"></a>08253     <span class="keywordflow">return</span> 0;
<a name="l08254"></a>08254 }
<a name="l08255"></a>08255 
<a name="l08256"></a>08256 <span class="keyword">static</span> <span class="keywordtype">bool</span> tg3_enable_msix(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l08257"></a>08257 {
<a name="l08258"></a>08258     <span class="keywordtype">int</span> i, rc, cpus = num_online_cpus();
<a name="l08259"></a>08259     <span class="keyword">struct </span>msix_entry msix_ent[tp-&gt;irq_max];
<a name="l08260"></a>08260 
<a name="l08261"></a>08261     <span class="keywordflow">if</span> (cpus == 1)
<a name="l08262"></a>08262         <span class="comment">/* Just fallback to the simpler MSI mode. */</span>
<a name="l08263"></a>08263         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l08264"></a>08264 
<a name="l08265"></a>08265     <span class="comment">/*</span>
<a name="l08266"></a>08266 <span class="comment">     * We want as many rx rings enabled as there are cpus.</span>
<a name="l08267"></a>08267 <span class="comment">     * The first MSIX vector only deals with link interrupts, etc,</span>
<a name="l08268"></a>08268 <span class="comment">     * so we add one to the number of vectors we are requesting.</span>
<a name="l08269"></a>08269 <span class="comment">     */</span>
<a name="l08270"></a>08270     tp-&gt;irq_cnt = min_t(<span class="keywordtype">unsigned</span>, cpus + 1, tp-&gt;irq_max);
<a name="l08271"></a>08271 
<a name="l08272"></a>08272     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_max; i++) {
<a name="l08273"></a>08273         msix_ent[i].entry  = i;
<a name="l08274"></a>08274         msix_ent[i].vector = 0;
<a name="l08275"></a>08275     }
<a name="l08276"></a>08276 
<a name="l08277"></a>08277     rc = pci_enable_msix(tp-&gt;pdev, msix_ent, tp-&gt;irq_cnt);
<a name="l08278"></a>08278     <span class="keywordflow">if</span> (rc != 0) {
<a name="l08279"></a>08279         <span class="keywordflow">if</span> (rc &lt; TG3_RSS_MIN_NUM_MSIX_VECS)
<a name="l08280"></a>08280             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l08281"></a>08281         <span class="keywordflow">if</span> (pci_enable_msix(tp-&gt;pdev, msix_ent, rc))
<a name="l08282"></a>08282             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l08283"></a>08283         printk(KERN_NOTICE
<a name="l08284"></a>08284                <span class="stringliteral">&quot;%s: Requested %d MSI-X vectors, received %d\n&quot;</span>,
<a name="l08285"></a>08285                tp-&gt;dev-&gt;name, tp-&gt;irq_cnt, rc);
<a name="l08286"></a>08286         tp-&gt;irq_cnt = rc;
<a name="l08287"></a>08287     }
<a name="l08288"></a>08288 
<a name="l08289"></a>08289     tp-&gt;tg3_flags3 |= TG3_FLG3_ENABLE_RSS;
<a name="l08290"></a>08290 
<a name="l08291"></a>08291     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_max; i++)
<a name="l08292"></a>08292         tp-&gt;napi[i].irq_vec = msix_ent[i].vector;
<a name="l08293"></a>08293 
<a name="l08294"></a>08294     tp-&gt;dev-&gt;real_num_tx_queues = tp-&gt;irq_cnt - 1;
<a name="l08295"></a>08295 
<a name="l08296"></a>08296     <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l08297"></a>08297 }
<a name="l08298"></a>08298 
<a name="l08299"></a>08299 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_ints_init(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l08300"></a>08300 {
<a name="l08301"></a>08301     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_SUPPORT_MSI_OR_MSIX) &amp;&amp;
<a name="l08302"></a>08302         !(tp-&gt;tg3_flags &amp; TG3_FLAG_TAGGED_STATUS)) {
<a name="l08303"></a>08303         <span class="comment">/* All MSI supporting chips should support tagged</span>
<a name="l08304"></a>08304 <span class="comment">         * status.  Assert that this is the case.</span>
<a name="l08305"></a>08305 <span class="comment">         */</span>
<a name="l08306"></a>08306         printk(KERN_WARNING PFX <span class="stringliteral">&quot;%s: MSI without TAGGED? &quot;</span>
<a name="l08307"></a>08307                <span class="stringliteral">&quot;Not using MSI.\n&quot;</span>, tp-&gt;dev-&gt;name);
<a name="l08308"></a>08308         <span class="keywordflow">goto</span> defcfg;
<a name="l08309"></a>08309     }
<a name="l08310"></a>08310 
<a name="l08311"></a>08311     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_SUPPORT_MSIX) &amp;&amp; tg3_enable_msix(tp))
<a name="l08312"></a>08312         tp-&gt;tg3_flags2 |= TG3_FLG2_USING_MSIX;
<a name="l08313"></a>08313     <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_SUPPORT_MSI) &amp;&amp;
<a name="l08314"></a>08314          pci_enable_msi(tp-&gt;pdev) == 0)
<a name="l08315"></a>08315         tp-&gt;tg3_flags2 |= TG3_FLG2_USING_MSI;
<a name="l08316"></a>08316 
<a name="l08317"></a>08317     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSI_OR_MSIX) {
<a name="l08318"></a>08318         u32 msi_mode = tr32(MSGINT_MODE);
<a name="l08319"></a>08319         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSIX)
<a name="l08320"></a>08320             msi_mode |= MSGINT_MODE_MULTIVEC_EN;
<a name="l08321"></a>08321         tw32(MSGINT_MODE, msi_mode | MSGINT_MODE_ENABLE);
<a name="l08322"></a>08322     }
<a name="l08323"></a>08323 defcfg:
<a name="l08324"></a>08324     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSIX)) {
<a name="l08325"></a>08325         tp-&gt;irq_cnt = 1;
<a name="l08326"></a>08326         tp-&gt;napi[0].irq_vec = tp-&gt;pdev-&gt;irq;
<a name="l08327"></a>08327         tp-&gt;dev-&gt;real_num_tx_queues = 1;
<a name="l08328"></a>08328     }
<a name="l08329"></a>08329 }
<a name="l08330"></a>08330 
<a name="l08331"></a>08331 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_ints_fini(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l08332"></a>08332 {
<a name="l08333"></a>08333     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSIX)
<a name="l08334"></a>08334         pci_disable_msix(tp-&gt;pdev);
<a name="l08335"></a>08335     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSI)
<a name="l08336"></a>08336         pci_disable_msi(tp-&gt;pdev);
<a name="l08337"></a>08337     tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_USING_MSI_OR_MSIX;
<a name="l08338"></a>08338     tp-&gt;tg3_flags3 &amp;= ~TG3_FLG3_ENABLE_RSS;
<a name="l08339"></a>08339 }
<a name="l08340"></a>08340 
<a name="l08341"></a>08341 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_open(<span class="keyword">struct</span> net_device *dev)
<a name="l08342"></a>08342 {
<a name="l08343"></a>08343     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l08344"></a>08344     <span class="keywordtype">int</span> i, err;
<a name="l08345"></a>08345 
<a name="l08346"></a>08346     <span class="keywordflow">if</span> (tp-&gt;fw_needed) {
<a name="l08347"></a>08347         err = tg3_request_firmware(tp);
<a name="l08348"></a>08348         <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_A0) {
<a name="l08349"></a>08349             <span class="keywordflow">if</span> (err)
<a name="l08350"></a>08350                 <span class="keywordflow">return</span> err;
<a name="l08351"></a>08351         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (err) {
<a name="l08352"></a>08352             printk(KERN_WARNING <span class="stringliteral">&quot;%s: TSO capability disabled.\n&quot;</span>,
<a name="l08353"></a>08353                    tp-&gt;dev-&gt;name);
<a name="l08354"></a>08354             tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_TSO_CAPABLE;
<a name="l08355"></a>08355         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_TSO_CAPABLE)) {
<a name="l08356"></a>08356             printk(KERN_NOTICE <span class="stringliteral">&quot;%s: TSO capability restored.\n&quot;</span>,
<a name="l08357"></a>08357                    tp-&gt;dev-&gt;name);
<a name="l08358"></a>08358             tp-&gt;tg3_flags2 |= TG3_FLG2_TSO_CAPABLE;
<a name="l08359"></a>08359         }
<a name="l08360"></a>08360     }
<a name="l08361"></a>08361 
<a name="l08362"></a>08362     netif_carrier_off(tp-&gt;dev);
<a name="l08363"></a>08363 
<a name="l08364"></a>08364     err = tg3_set_power_state(tp, PCI_D0);
<a name="l08365"></a>08365     <span class="keywordflow">if</span> (err)
<a name="l08366"></a>08366         <span class="keywordflow">return</span> err;
<a name="l08367"></a>08367 
<a name="l08368"></a>08368     tg3_full_lock(tp, 0);
<a name="l08369"></a>08369 
<a name="l08370"></a>08370     tg3_disable_ints(tp);
<a name="l08371"></a>08371     tp-&gt;tg3_flags &amp;= ~TG3_FLAG_INIT_COMPLETE;
<a name="l08372"></a>08372 
<a name="l08373"></a>08373     tg3_full_unlock(tp);
<a name="l08374"></a>08374 
<a name="l08375"></a>08375     <span class="comment">/*</span>
<a name="l08376"></a>08376 <span class="comment">     * Setup interrupts first so we know how</span>
<a name="l08377"></a>08377 <span class="comment">     * many NAPI resources to allocate</span>
<a name="l08378"></a>08378 <span class="comment">     */</span>
<a name="l08379"></a>08379     tg3_ints_init(tp);
<a name="l08380"></a>08380 
<a name="l08381"></a>08381     <span class="comment">/* The placement of this call is tied</span>
<a name="l08382"></a>08382 <span class="comment">     * to the setup and use of Host TX descriptors.</span>
<a name="l08383"></a>08383 <span class="comment">     */</span>
<a name="l08384"></a>08384     err = tg3_alloc_consistent(tp);
<a name="l08385"></a>08385     <span class="keywordflow">if</span> (err)
<a name="l08386"></a>08386         <span class="keywordflow">goto</span> err_out1;
<a name="l08387"></a>08387 
<a name="l08388"></a>08388     tg3_napi_enable(tp);
<a name="l08389"></a>08389 
<a name="l08390"></a>08390     <span class="keywordflow">for</span> (i = 0; i &lt; tp-&gt;irq_cnt; i++) {
<a name="l08391"></a>08391         <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[i];
<a name="l08392"></a>08392         err = tg3_request_irq(tp, i);
<a name="l08393"></a>08393         <span class="keywordflow">if</span> (err) {
<a name="l08394"></a>08394             <span class="keywordflow">for</span> (i--; i &gt;= 0; i--)
<a name="l08395"></a>08395                 free_irq(tnapi-&gt;irq_vec, tnapi);
<a name="l08396"></a>08396             <span class="keywordflow">break</span>;
<a name="l08397"></a>08397         }
<a name="l08398"></a>08398     }
<a name="l08399"></a>08399 
<a name="l08400"></a>08400     <span class="keywordflow">if</span> (err)
<a name="l08401"></a>08401         <span class="keywordflow">goto</span> err_out2;
<a name="l08402"></a>08402 
<a name="l08403"></a>08403     tg3_full_lock(tp, 0);
<a name="l08404"></a>08404 
<a name="l08405"></a>08405     err = tg3_init_hw(tp, 1);
<a name="l08406"></a>08406     <span class="keywordflow">if</span> (err) {
<a name="l08407"></a>08407         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
<a name="l08408"></a>08408         tg3_free_rings(tp);
<a name="l08409"></a>08409     } <span class="keywordflow">else</span> {
<a name="l08410"></a>08410         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_TAGGED_STATUS)
<a name="l08411"></a>08411             tp-&gt;timer_offset = HZ;
<a name="l08412"></a>08412         <span class="keywordflow">else</span>
<a name="l08413"></a>08413             tp-&gt;timer_offset = HZ / 10;
<a name="l08414"></a>08414 
<a name="l08415"></a>08415         BUG_ON(tp-&gt;timer_offset &gt; HZ);
<a name="l08416"></a>08416         tp-&gt;timer_counter = tp-&gt;timer_multiplier =
<a name="l08417"></a>08417             (HZ / tp-&gt;timer_offset);
<a name="l08418"></a>08418         tp-&gt;asf_counter = tp-&gt;asf_multiplier =
<a name="l08419"></a>08419             ((HZ / tp-&gt;timer_offset) * 2);
<a name="l08420"></a>08420 
<a name="l08421"></a>08421         init_timer(&amp;tp-&gt;timer);
<a name="l08422"></a>08422         tp-&gt;timer.expires = jiffies + tp-&gt;timer_offset;
<a name="l08423"></a>08423         tp-&gt;timer.data = (<span class="keywordtype">unsigned</span> long) tp;
<a name="l08424"></a>08424         tp-&gt;timer.function = tg3_timer;
<a name="l08425"></a>08425     }
<a name="l08426"></a>08426 
<a name="l08427"></a>08427     tg3_full_unlock(tp);
<a name="l08428"></a>08428 
<a name="l08429"></a>08429     <span class="keywordflow">if</span> (err)
<a name="l08430"></a>08430         <span class="keywordflow">goto</span> err_out3;
<a name="l08431"></a>08431 
<a name="l08432"></a>08432     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSI) {
<a name="l08433"></a>08433         err = tg3_test_msi(tp);
<a name="l08434"></a>08434 
<a name="l08435"></a>08435         <span class="keywordflow">if</span> (err) {
<a name="l08436"></a>08436             tg3_full_lock(tp, 0);
<a name="l08437"></a>08437             tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
<a name="l08438"></a>08438             tg3_free_rings(tp);
<a name="l08439"></a>08439             tg3_full_unlock(tp);
<a name="l08440"></a>08440 
<a name="l08441"></a>08441             <span class="keywordflow">goto</span> err_out2;
<a name="l08442"></a>08442         }
<a name="l08443"></a>08443 
<a name="l08444"></a>08444         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5717 &amp;&amp;
<a name="l08445"></a>08445             (tp-&gt;tg3_flags2 &amp; TG3_FLG2_USING_MSI) &amp;&amp;
<a name="l08446"></a>08446             (tp-&gt;tg3_flags2 &amp; TG3_FLG2_1SHOT_MSI)) {
<a name="l08447"></a>08447             u32 val = tr32(PCIE_TRANSACTION_CFG);
<a name="l08448"></a>08448 
<a name="l08449"></a>08449             tw32(PCIE_TRANSACTION_CFG,
<a name="l08450"></a>08450                  val | PCIE_TRANS_CFG_1SHOT_MSI);
<a name="l08451"></a>08451         }
<a name="l08452"></a>08452     }
<a name="l08453"></a>08453 
<a name="l08454"></a>08454     tg3_phy_start(tp);
<a name="l08455"></a>08455 
<a name="l08456"></a>08456     tg3_full_lock(tp, 0);
<a name="l08457"></a>08457 
<a name="l08458"></a>08458     add_timer(&amp;tp-&gt;timer);
<a name="l08459"></a>08459     tp-&gt;tg3_flags |= TG3_FLAG_INIT_COMPLETE;
<a name="l08460"></a>08460     tg3_enable_ints(tp);
<a name="l08461"></a>08461 
<a name="l08462"></a>08462     tg3_full_unlock(tp);
<a name="l08463"></a>08463 
<a name="l08464"></a>08464     netif_tx_start_all_queues(dev);
<a name="l08465"></a>08465 
<a name="l08466"></a>08466     <span class="keywordflow">return</span> 0;
<a name="l08467"></a>08467 
<a name="l08468"></a>08468 err_out3:
<a name="l08469"></a>08469     <span class="keywordflow">for</span> (i = tp-&gt;irq_cnt - 1; i &gt;= 0; i--) {
<a name="l08470"></a>08470         <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[i];
<a name="l08471"></a>08471         free_irq(tnapi-&gt;irq_vec, tnapi);
<a name="l08472"></a>08472     }
<a name="l08473"></a>08473 
<a name="l08474"></a>08474 err_out2:
<a name="l08475"></a>08475     tg3_napi_disable(tp);
<a name="l08476"></a>08476     tg3_free_consistent(tp);
<a name="l08477"></a>08477 
<a name="l08478"></a>08478 err_out1:
<a name="l08479"></a>08479     tg3_ints_fini(tp);
<a name="l08480"></a>08480     <span class="keywordflow">return</span> err;
<a name="l08481"></a>08481 }
<a name="l08482"></a>08482 
<a name="l08483"></a>08483 <span class="preprocessor">#if 0</span>
<a name="l08484"></a>08484 <span class="preprocessor"></span><span class="comment">/*static*/</span> <span class="keywordtype">void</span> tg3_dump_state(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l08485"></a>08485 {
<a name="l08486"></a>08486     u32 val32, val32_2, val32_3, val32_4, val32_5;
<a name="l08487"></a>08487     u16 val16;
<a name="l08488"></a>08488     <span class="keywordtype">int</span> i;
<a name="l08489"></a>08489     <span class="keyword">struct </span><a class="code" href="structtg3__hw__status.html">tg3_hw_status</a> *sblk = tp-&gt;napi[0]-&gt;hw_status;
<a name="l08490"></a>08490 
<a name="l08491"></a>08491     pci_read_config_word(tp-&gt;pdev, PCI_STATUS, &amp;val16);
<a name="l08492"></a>08492     pci_read_config_dword(tp-&gt;pdev, TG3PCI_PCISTATE, &amp;val32);
<a name="l08493"></a>08493     printk(<span class="stringliteral">&quot;DEBUG: PCI status [%04x] TG3PCI state[%08x]\n&quot;</span>,
<a name="l08494"></a>08494            val16, val32);
<a name="l08495"></a>08495 
<a name="l08496"></a>08496     <span class="comment">/* MAC block */</span>
<a name="l08497"></a>08497     printk(<span class="stringliteral">&quot;DEBUG: MAC_MODE[%08x] MAC_STATUS[%08x]\n&quot;</span>,
<a name="l08498"></a>08498            tr32(MAC_MODE), tr32(MAC_STATUS));
<a name="l08499"></a>08499     printk(<span class="stringliteral">&quot;       MAC_EVENT[%08x] MAC_LED_CTRL[%08x]\n&quot;</span>,
<a name="l08500"></a>08500            tr32(MAC_EVENT), tr32(MAC_LED_CTRL));
<a name="l08501"></a>08501     printk(<span class="stringliteral">&quot;DEBUG: MAC_TX_MODE[%08x] MAC_TX_STATUS[%08x]\n&quot;</span>,
<a name="l08502"></a>08502            tr32(MAC_TX_MODE), tr32(MAC_TX_STATUS));
<a name="l08503"></a>08503     printk(<span class="stringliteral">&quot;       MAC_RX_MODE[%08x] MAC_RX_STATUS[%08x]\n&quot;</span>,
<a name="l08504"></a>08504            tr32(MAC_RX_MODE), tr32(MAC_RX_STATUS));
<a name="l08505"></a>08505 
<a name="l08506"></a>08506     <span class="comment">/* Send data initiator control block */</span>
<a name="l08507"></a>08507     printk(<span class="stringliteral">&quot;DEBUG: SNDDATAI_MODE[%08x] SNDDATAI_STATUS[%08x]\n&quot;</span>,
<a name="l08508"></a>08508            tr32(SNDDATAI_MODE), tr32(SNDDATAI_STATUS));
<a name="l08509"></a>08509     printk(<span class="stringliteral">&quot;       SNDDATAI_STATSCTRL[%08x]\n&quot;</span>,
<a name="l08510"></a>08510            tr32(SNDDATAI_STATSCTRL));
<a name="l08511"></a>08511 
<a name="l08512"></a>08512     <span class="comment">/* Send data completion control block */</span>
<a name="l08513"></a>08513     printk(<span class="stringliteral">&quot;DEBUG: SNDDATAC_MODE[%08x]\n&quot;</span>, tr32(SNDDATAC_MODE));
<a name="l08514"></a>08514 
<a name="l08515"></a>08515     <span class="comment">/* Send BD ring selector block */</span>
<a name="l08516"></a>08516     printk(<span class="stringliteral">&quot;DEBUG: SNDBDS_MODE[%08x] SNDBDS_STATUS[%08x]\n&quot;</span>,
<a name="l08517"></a>08517            tr32(SNDBDS_MODE), tr32(SNDBDS_STATUS));
<a name="l08518"></a>08518 
<a name="l08519"></a>08519     <span class="comment">/* Send BD initiator control block */</span>
<a name="l08520"></a>08520     printk(<span class="stringliteral">&quot;DEBUG: SNDBDI_MODE[%08x] SNDBDI_STATUS[%08x]\n&quot;</span>,
<a name="l08521"></a>08521            tr32(SNDBDI_MODE), tr32(SNDBDI_STATUS));
<a name="l08522"></a>08522 
<a name="l08523"></a>08523     <span class="comment">/* Send BD completion control block */</span>
<a name="l08524"></a>08524     printk(<span class="stringliteral">&quot;DEBUG: SNDBDC_MODE[%08x]\n&quot;</span>, tr32(SNDBDC_MODE));
<a name="l08525"></a>08525 
<a name="l08526"></a>08526     <span class="comment">/* Receive list placement control block */</span>
<a name="l08527"></a>08527     printk(<span class="stringliteral">&quot;DEBUG: RCVLPC_MODE[%08x] RCVLPC_STATUS[%08x]\n&quot;</span>,
<a name="l08528"></a>08528            tr32(RCVLPC_MODE), tr32(RCVLPC_STATUS));
<a name="l08529"></a>08529     printk(<span class="stringliteral">&quot;       RCVLPC_STATSCTRL[%08x]\n&quot;</span>,
<a name="l08530"></a>08530            tr32(RCVLPC_STATSCTRL));
<a name="l08531"></a>08531 
<a name="l08532"></a>08532     <span class="comment">/* Receive data and receive BD initiator control block */</span>
<a name="l08533"></a>08533     printk(<span class="stringliteral">&quot;DEBUG: RCVDBDI_MODE[%08x] RCVDBDI_STATUS[%08x]\n&quot;</span>,
<a name="l08534"></a>08534            tr32(RCVDBDI_MODE), tr32(RCVDBDI_STATUS));
<a name="l08535"></a>08535 
<a name="l08536"></a>08536     <span class="comment">/* Receive data completion control block */</span>
<a name="l08537"></a>08537     printk(<span class="stringliteral">&quot;DEBUG: RCVDCC_MODE[%08x]\n&quot;</span>,
<a name="l08538"></a>08538            tr32(RCVDCC_MODE));
<a name="l08539"></a>08539 
<a name="l08540"></a>08540     <span class="comment">/* Receive BD initiator control block */</span>
<a name="l08541"></a>08541     printk(<span class="stringliteral">&quot;DEBUG: RCVBDI_MODE[%08x] RCVBDI_STATUS[%08x]\n&quot;</span>,
<a name="l08542"></a>08542            tr32(RCVBDI_MODE), tr32(RCVBDI_STATUS));
<a name="l08543"></a>08543 
<a name="l08544"></a>08544     <span class="comment">/* Receive BD completion control block */</span>
<a name="l08545"></a>08545     printk(<span class="stringliteral">&quot;DEBUG: RCVCC_MODE[%08x] RCVCC_STATUS[%08x]\n&quot;</span>,
<a name="l08546"></a>08546            tr32(RCVCC_MODE), tr32(RCVCC_STATUS));
<a name="l08547"></a>08547 
<a name="l08548"></a>08548     <span class="comment">/* Receive list selector control block */</span>
<a name="l08549"></a>08549     printk(<span class="stringliteral">&quot;DEBUG: RCVLSC_MODE[%08x] RCVLSC_STATUS[%08x]\n&quot;</span>,
<a name="l08550"></a>08550            tr32(RCVLSC_MODE), tr32(RCVLSC_STATUS));
<a name="l08551"></a>08551 
<a name="l08552"></a>08552     <span class="comment">/* Mbuf cluster free block */</span>
<a name="l08553"></a>08553     printk(<span class="stringliteral">&quot;DEBUG: MBFREE_MODE[%08x] MBFREE_STATUS[%08x]\n&quot;</span>,
<a name="l08554"></a>08554            tr32(MBFREE_MODE), tr32(MBFREE_STATUS));
<a name="l08555"></a>08555 
<a name="l08556"></a>08556     <span class="comment">/* Host coalescing control block */</span>
<a name="l08557"></a>08557     printk(<span class="stringliteral">&quot;DEBUG: HOSTCC_MODE[%08x] HOSTCC_STATUS[%08x]\n&quot;</span>,
<a name="l08558"></a>08558            tr32(HOSTCC_MODE), tr32(HOSTCC_STATUS));
<a name="l08559"></a>08559     printk(<span class="stringliteral">&quot;DEBUG: HOSTCC_STATS_BLK_HOST_ADDR[%08x%08x]\n&quot;</span>,
<a name="l08560"></a>08560            tr32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH),
<a name="l08561"></a>08561            tr32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW));
<a name="l08562"></a>08562     printk(<span class="stringliteral">&quot;DEBUG: HOSTCC_STATUS_BLK_HOST_ADDR[%08x%08x]\n&quot;</span>,
<a name="l08563"></a>08563            tr32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH),
<a name="l08564"></a>08564            tr32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW));
<a name="l08565"></a>08565     printk(<span class="stringliteral">&quot;DEBUG: HOSTCC_STATS_BLK_NIC_ADDR[%08x]\n&quot;</span>,
<a name="l08566"></a>08566            tr32(HOSTCC_STATS_BLK_NIC_ADDR));
<a name="l08567"></a>08567     printk(<span class="stringliteral">&quot;DEBUG: HOSTCC_STATUS_BLK_NIC_ADDR[%08x]\n&quot;</span>,
<a name="l08568"></a>08568            tr32(HOSTCC_STATUS_BLK_NIC_ADDR));
<a name="l08569"></a>08569 
<a name="l08570"></a>08570     <span class="comment">/* Memory arbiter control block */</span>
<a name="l08571"></a>08571     printk(<span class="stringliteral">&quot;DEBUG: MEMARB_MODE[%08x] MEMARB_STATUS[%08x]\n&quot;</span>,
<a name="l08572"></a>08572            tr32(MEMARB_MODE), tr32(MEMARB_STATUS));
<a name="l08573"></a>08573 
<a name="l08574"></a>08574     <span class="comment">/* Buffer manager control block */</span>
<a name="l08575"></a>08575     printk(<span class="stringliteral">&quot;DEBUG: BUFMGR_MODE[%08x] BUFMGR_STATUS[%08x]\n&quot;</span>,
<a name="l08576"></a>08576            tr32(BUFMGR_MODE), tr32(BUFMGR_STATUS));
<a name="l08577"></a>08577     printk(<span class="stringliteral">&quot;DEBUG: BUFMGR_MB_POOL_ADDR[%08x] BUFMGR_MB_POOL_SIZE[%08x]\n&quot;</span>,
<a name="l08578"></a>08578            tr32(BUFMGR_MB_POOL_ADDR), tr32(BUFMGR_MB_POOL_SIZE));
<a name="l08579"></a>08579     printk(<span class="stringliteral">&quot;DEBUG: BUFMGR_DMA_DESC_POOL_ADDR[%08x] &quot;</span>
<a name="l08580"></a>08580            <span class="stringliteral">&quot;BUFMGR_DMA_DESC_POOL_SIZE[%08x]\n&quot;</span>,
<a name="l08581"></a>08581            tr32(BUFMGR_DMA_DESC_POOL_ADDR),
<a name="l08582"></a>08582            tr32(BUFMGR_DMA_DESC_POOL_SIZE));
<a name="l08583"></a>08583 
<a name="l08584"></a>08584     <span class="comment">/* Read DMA control block */</span>
<a name="l08585"></a>08585     printk(<span class="stringliteral">&quot;DEBUG: RDMAC_MODE[%08x] RDMAC_STATUS[%08x]\n&quot;</span>,
<a name="l08586"></a>08586            tr32(RDMAC_MODE), tr32(RDMAC_STATUS));
<a name="l08587"></a>08587 
<a name="l08588"></a>08588     <span class="comment">/* Write DMA control block */</span>
<a name="l08589"></a>08589     printk(<span class="stringliteral">&quot;DEBUG: WDMAC_MODE[%08x] WDMAC_STATUS[%08x]\n&quot;</span>,
<a name="l08590"></a>08590            tr32(WDMAC_MODE), tr32(WDMAC_STATUS));
<a name="l08591"></a>08591 
<a name="l08592"></a>08592     <span class="comment">/* DMA completion block */</span>
<a name="l08593"></a>08593     printk(<span class="stringliteral">&quot;DEBUG: DMAC_MODE[%08x]\n&quot;</span>,
<a name="l08594"></a>08594            tr32(DMAC_MODE));
<a name="l08595"></a>08595 
<a name="l08596"></a>08596     <span class="comment">/* GRC block */</span>
<a name="l08597"></a>08597     printk(<span class="stringliteral">&quot;DEBUG: GRC_MODE[%08x] GRC_MISC_CFG[%08x]\n&quot;</span>,
<a name="l08598"></a>08598            tr32(GRC_MODE), tr32(GRC_MISC_CFG));
<a name="l08599"></a>08599     printk(<span class="stringliteral">&quot;DEBUG: GRC_LOCAL_CTRL[%08x]\n&quot;</span>,
<a name="l08600"></a>08600            tr32(GRC_LOCAL_CTRL));
<a name="l08601"></a>08601 
<a name="l08602"></a>08602     <span class="comment">/* TG3_BDINFOs */</span>
<a name="l08603"></a>08603     printk(<span class="stringliteral">&quot;DEBUG: RCVDBDI_JUMBO_BD[%08x%08x:%08x:%08x]\n&quot;</span>,
<a name="l08604"></a>08604            tr32(RCVDBDI_JUMBO_BD + 0x0),
<a name="l08605"></a>08605            tr32(RCVDBDI_JUMBO_BD + 0x4),
<a name="l08606"></a>08606            tr32(RCVDBDI_JUMBO_BD + 0x8),
<a name="l08607"></a>08607            tr32(RCVDBDI_JUMBO_BD + 0xc));
<a name="l08608"></a>08608     printk(<span class="stringliteral">&quot;DEBUG: RCVDBDI_STD_BD[%08x%08x:%08x:%08x]\n&quot;</span>,
<a name="l08609"></a>08609            tr32(RCVDBDI_STD_BD + 0x0),
<a name="l08610"></a>08610            tr32(RCVDBDI_STD_BD + 0x4),
<a name="l08611"></a>08611            tr32(RCVDBDI_STD_BD + 0x8),
<a name="l08612"></a>08612            tr32(RCVDBDI_STD_BD + 0xc));
<a name="l08613"></a>08613     printk(<span class="stringliteral">&quot;DEBUG: RCVDBDI_MINI_BD[%08x%08x:%08x:%08x]\n&quot;</span>,
<a name="l08614"></a>08614            tr32(RCVDBDI_MINI_BD + 0x0),
<a name="l08615"></a>08615            tr32(RCVDBDI_MINI_BD + 0x4),
<a name="l08616"></a>08616            tr32(RCVDBDI_MINI_BD + 0x8),
<a name="l08617"></a>08617            tr32(RCVDBDI_MINI_BD + 0xc));
<a name="l08618"></a>08618 
<a name="l08619"></a>08619     tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0x0, &amp;val32);
<a name="l08620"></a>08620     tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0x4, &amp;val32_2);
<a name="l08621"></a>08621     tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0x8, &amp;val32_3);
<a name="l08622"></a>08622     tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0xc, &amp;val32_4);
<a name="l08623"></a>08623     printk(<span class="stringliteral">&quot;DEBUG: SRAM_SEND_RCB_0[%08x%08x:%08x:%08x]\n&quot;</span>,
<a name="l08624"></a>08624            val32, val32_2, val32_3, val32_4);
<a name="l08625"></a>08625 
<a name="l08626"></a>08626     tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0x0, &amp;val32);
<a name="l08627"></a>08627     tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0x4, &amp;val32_2);
<a name="l08628"></a>08628     tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0x8, &amp;val32_3);
<a name="l08629"></a>08629     tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0xc, &amp;val32_4);
<a name="l08630"></a>08630     printk(<span class="stringliteral">&quot;DEBUG: SRAM_RCV_RET_RCB_0[%08x%08x:%08x:%08x]\n&quot;</span>,
<a name="l08631"></a>08631            val32, val32_2, val32_3, val32_4);
<a name="l08632"></a>08632 
<a name="l08633"></a>08633     tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x0, &amp;val32);
<a name="l08634"></a>08634     tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x4, &amp;val32_2);
<a name="l08635"></a>08635     tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x8, &amp;val32_3);
<a name="l08636"></a>08636     tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0xc, &amp;val32_4);
<a name="l08637"></a>08637     tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x10, &amp;val32_5);
<a name="l08638"></a>08638     printk(<span class="stringliteral">&quot;DEBUG: SRAM_STATUS_BLK[%08x:%08x:%08x:%08x:%08x]\n&quot;</span>,
<a name="l08639"></a>08639            val32, val32_2, val32_3, val32_4, val32_5);
<a name="l08640"></a>08640 
<a name="l08641"></a>08641     <span class="comment">/* SW status block */</span>
<a name="l08642"></a>08642     printk(KERN_DEBUG
<a name="l08643"></a>08643      <span class="stringliteral">&quot;Host status block [%08x:%08x:(%04x:%04x:%04x):(%04x:%04x)]\n&quot;</span>,
<a name="l08644"></a>08644            sblk-&gt;status,
<a name="l08645"></a>08645            sblk-&gt;status_tag,
<a name="l08646"></a>08646            sblk-&gt;rx_jumbo_consumer,
<a name="l08647"></a>08647            sblk-&gt;rx_consumer,
<a name="l08648"></a>08648            sblk-&gt;rx_mini_consumer,
<a name="l08649"></a>08649            sblk-&gt;idx[0].rx_producer,
<a name="l08650"></a>08650            sblk-&gt;idx[0].tx_consumer);
<a name="l08651"></a>08651 
<a name="l08652"></a>08652     <span class="comment">/* SW statistics block */</span>
<a name="l08653"></a>08653     printk(<span class="stringliteral">&quot;DEBUG: Host statistics block [%08x:%08x:%08x:%08x]\n&quot;</span>,
<a name="l08654"></a>08654            ((u32 *)tp-&gt;hw_stats)[0],
<a name="l08655"></a>08655            ((u32 *)tp-&gt;hw_stats)[1],
<a name="l08656"></a>08656            ((u32 *)tp-&gt;hw_stats)[2],
<a name="l08657"></a>08657            ((u32 *)tp-&gt;hw_stats)[3]);
<a name="l08658"></a>08658 
<a name="l08659"></a>08659     <span class="comment">/* Mailboxes */</span>
<a name="l08660"></a>08660     printk(<span class="stringliteral">&quot;DEBUG: SNDHOST_PROD[%08x%08x] SNDNIC_PROD[%08x%08x]\n&quot;</span>,
<a name="l08661"></a>08661            tr32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + 0x0),
<a name="l08662"></a>08662            tr32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + 0x4),
<a name="l08663"></a>08663            tr32_mailbox(MAILBOX_SNDNIC_PROD_IDX_0 + 0x0),
<a name="l08664"></a>08664            tr32_mailbox(MAILBOX_SNDNIC_PROD_IDX_0 + 0x4));
<a name="l08665"></a>08665 
<a name="l08666"></a>08666     <span class="comment">/* NIC side send descriptors. */</span>
<a name="l08667"></a>08667     <span class="keywordflow">for</span> (i = 0; i &lt; 6; i++) {
<a name="l08668"></a>08668         <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> txd;
<a name="l08669"></a>08669 
<a name="l08670"></a>08670         txd = tp-&gt;regs + NIC_SRAM_WIN_BASE + NIC_SRAM_TX_BUFFER_DESC
<a name="l08671"></a>08671             + (i * <span class="keyword">sizeof</span>(<span class="keyword">struct </span><a class="code" href="structtg3__tx__buffer__desc.html">tg3_tx_buffer_desc</a>));
<a name="l08672"></a>08672         printk(<span class="stringliteral">&quot;DEBUG: NIC TXD(%d)[%08x:%08x:%08x:%08x]\n&quot;</span>,
<a name="l08673"></a>08673                i,
<a name="l08674"></a>08674                readl(txd + 0x0), readl(txd + 0x4),
<a name="l08675"></a>08675                readl(txd + 0x8), readl(txd + 0xc));
<a name="l08676"></a>08676     }
<a name="l08677"></a>08677 
<a name="l08678"></a>08678     <span class="comment">/* NIC side RX descriptors. */</span>
<a name="l08679"></a>08679     <span class="keywordflow">for</span> (i = 0; i &lt; 6; i++) {
<a name="l08680"></a>08680         <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rxd;
<a name="l08681"></a>08681 
<a name="l08682"></a>08682         rxd = tp-&gt;regs + NIC_SRAM_WIN_BASE + NIC_SRAM_RX_BUFFER_DESC
<a name="l08683"></a>08683             + (i * <span class="keyword">sizeof</span>(<span class="keyword">struct </span><a class="code" href="structtg3__rx__buffer__desc.html">tg3_rx_buffer_desc</a>));
<a name="l08684"></a>08684         printk(<span class="stringliteral">&quot;DEBUG: NIC RXD_STD(%d)[0][%08x:%08x:%08x:%08x]\n&quot;</span>,
<a name="l08685"></a>08685                i,
<a name="l08686"></a>08686                readl(rxd + 0x0), readl(rxd + 0x4),
<a name="l08687"></a>08687                readl(rxd + 0x8), readl(rxd + 0xc));
<a name="l08688"></a>08688         rxd += (4 * <span class="keyword">sizeof</span>(u32));
<a name="l08689"></a>08689         printk(<span class="stringliteral">&quot;DEBUG: NIC RXD_STD(%d)[1][%08x:%08x:%08x:%08x]\n&quot;</span>,
<a name="l08690"></a>08690                i,
<a name="l08691"></a>08691                readl(rxd + 0x0), readl(rxd + 0x4),
<a name="l08692"></a>08692                readl(rxd + 0x8), readl(rxd + 0xc));
<a name="l08693"></a>08693     }
<a name="l08694"></a>08694 
<a name="l08695"></a>08695     <span class="keywordflow">for</span> (i = 0; i &lt; 6; i++) {
<a name="l08696"></a>08696         <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rxd;
<a name="l08697"></a>08697 
<a name="l08698"></a>08698         rxd = tp-&gt;regs + NIC_SRAM_WIN_BASE + NIC_SRAM_RX_JUMBO_BUFFER_DESC
<a name="l08699"></a>08699             + (i * <span class="keyword">sizeof</span>(<span class="keyword">struct </span><a class="code" href="structtg3__rx__buffer__desc.html">tg3_rx_buffer_desc</a>));
<a name="l08700"></a>08700         printk(<span class="stringliteral">&quot;DEBUG: NIC RXD_JUMBO(%d)[0][%08x:%08x:%08x:%08x]\n&quot;</span>,
<a name="l08701"></a>08701                i,
<a name="l08702"></a>08702                readl(rxd + 0x0), readl(rxd + 0x4),
<a name="l08703"></a>08703                readl(rxd + 0x8), readl(rxd + 0xc));
<a name="l08704"></a>08704         rxd += (4 * <span class="keyword">sizeof</span>(u32));
<a name="l08705"></a>08705         printk(<span class="stringliteral">&quot;DEBUG: NIC RXD_JUMBO(%d)[1][%08x:%08x:%08x:%08x]\n&quot;</span>,
<a name="l08706"></a>08706                i,
<a name="l08707"></a>08707                readl(rxd + 0x0), readl(rxd + 0x4),
<a name="l08708"></a>08708                readl(rxd + 0x8), readl(rxd + 0xc));
<a name="l08709"></a>08709     }
<a name="l08710"></a>08710 }
<a name="l08711"></a>08711 <span class="preprocessor">#endif</span>
<a name="l08712"></a>08712 <span class="preprocessor"></span>
<a name="l08713"></a>08713 <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structnet__device__stats.html">net_device_stats</a> *tg3_get_stats(<span class="keyword">struct</span> net_device *);
<a name="l08714"></a>08714 <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structtg3__ethtool__stats.html">tg3_ethtool_stats</a> *tg3_get_estats(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *);
<a name="l08715"></a>08715 
<a name="l08716"></a>08716 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_close(<span class="keyword">struct</span> net_device *dev)
<a name="l08717"></a>08717 {
<a name="l08718"></a>08718     <span class="keywordtype">int</span> i;
<a name="l08719"></a>08719     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l08720"></a>08720 
<a name="l08721"></a>08721     tg3_napi_disable(tp);
<a name="l08722"></a>08722     cancel_work_sync(&amp;tp-&gt;reset_task);
<a name="l08723"></a>08723 
<a name="l08724"></a>08724     netif_tx_stop_all_queues(dev);
<a name="l08725"></a>08725 
<a name="l08726"></a>08726     del_timer_sync(&amp;tp-&gt;timer);
<a name="l08727"></a>08727 
<a name="l08728"></a>08728     tg3_phy_stop(tp);
<a name="l08729"></a>08729 
<a name="l08730"></a>08730     tg3_full_lock(tp, 1);
<a name="l08731"></a>08731 <span class="preprocessor">#if 0</span>
<a name="l08732"></a>08732 <span class="preprocessor"></span>    tg3_dump_state(tp);
<a name="l08733"></a>08733 <span class="preprocessor">#endif</span>
<a name="l08734"></a>08734 <span class="preprocessor"></span>
<a name="l08735"></a>08735     tg3_disable_ints(tp);
<a name="l08736"></a>08736 
<a name="l08737"></a>08737     tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
<a name="l08738"></a>08738     tg3_free_rings(tp);
<a name="l08739"></a>08739     tp-&gt;tg3_flags &amp;= ~TG3_FLAG_INIT_COMPLETE;
<a name="l08740"></a>08740 
<a name="l08741"></a>08741     tg3_full_unlock(tp);
<a name="l08742"></a>08742 
<a name="l08743"></a>08743     <span class="keywordflow">for</span> (i = tp-&gt;irq_cnt - 1; i &gt;= 0; i--) {
<a name="l08744"></a>08744         <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[i];
<a name="l08745"></a>08745         free_irq(tnapi-&gt;irq_vec, tnapi);
<a name="l08746"></a>08746     }
<a name="l08747"></a>08747 
<a name="l08748"></a>08748     tg3_ints_fini(tp);
<a name="l08749"></a>08749 
<a name="l08750"></a>08750     memcpy(&amp;tp-&gt;net_stats_prev, tg3_get_stats(tp-&gt;dev),
<a name="l08751"></a>08751            <span class="keyword">sizeof</span>(tp-&gt;net_stats_prev));
<a name="l08752"></a>08752     memcpy(&amp;tp-&gt;estats_prev, tg3_get_estats(tp),
<a name="l08753"></a>08753            <span class="keyword">sizeof</span>(tp-&gt;estats_prev));
<a name="l08754"></a>08754 
<a name="l08755"></a>08755     tg3_free_consistent(tp);
<a name="l08756"></a>08756 
<a name="l08757"></a>08757     tg3_set_power_state(tp, PCI_D3hot);
<a name="l08758"></a>08758 
<a name="l08759"></a>08759     netif_carrier_off(tp-&gt;dev);
<a name="l08760"></a>08760 
<a name="l08761"></a>08761     <span class="keywordflow">return</span> 0;
<a name="l08762"></a>08762 }
<a name="l08763"></a>08763 
<a name="l08764"></a>08764 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> get_stat64(<a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a> *val)
<a name="l08765"></a>08765 {
<a name="l08766"></a>08766     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ret;
<a name="l08767"></a>08767 
<a name="l08768"></a>08768 <span class="preprocessor">#if (BITS_PER_LONG == 32)</span>
<a name="l08769"></a>08769 <span class="preprocessor"></span>    ret = val-&gt;low;
<a name="l08770"></a>08770 <span class="preprocessor">#else</span>
<a name="l08771"></a>08771 <span class="preprocessor"></span>    ret = ((u64)val-&gt;high &lt;&lt; 32) | ((u64)val-&gt;low);
<a name="l08772"></a>08772 <span class="preprocessor">#endif</span>
<a name="l08773"></a>08773 <span class="preprocessor"></span>    <span class="keywordflow">return</span> ret;
<a name="l08774"></a>08774 }
<a name="l08775"></a>08775 
<a name="l08776"></a>08776 <span class="keyword">static</span> <span class="keyword">inline</span> u64 get_estat64(<a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a> *val)
<a name="l08777"></a>08777 {
<a name="l08778"></a>08778        <span class="keywordflow">return</span> ((u64)val-&gt;high &lt;&lt; 32) | ((u64)val-&gt;low);
<a name="l08779"></a>08779 }
<a name="l08780"></a>08780 
<a name="l08781"></a>08781 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> calc_crc_errors(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l08782"></a>08782 {
<a name="l08783"></a>08783     <span class="keyword">struct </span><a class="code" href="structtg3__hw__stats.html">tg3_hw_stats</a> *hw_stats = tp-&gt;hw_stats;
<a name="l08784"></a>08784 
<a name="l08785"></a>08785     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES) &amp;&amp;
<a name="l08786"></a>08786         (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 ||
<a name="l08787"></a>08787          GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701)) {
<a name="l08788"></a>08788         u32 val;
<a name="l08789"></a>08789 
<a name="l08790"></a>08790         spin_lock_bh(&amp;tp-&gt;lock);
<a name="l08791"></a>08791         <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_TG3_TEST1, &amp;val)) {
<a name="l08792"></a>08792             tg3_writephy(tp, MII_TG3_TEST1,
<a name="l08793"></a>08793                      val | MII_TG3_TEST1_CRC_EN);
<a name="l08794"></a>08794             tg3_readphy(tp, 0x14, &amp;val);
<a name="l08795"></a>08795         } <span class="keywordflow">else</span>
<a name="l08796"></a>08796             val = 0;
<a name="l08797"></a>08797         spin_unlock_bh(&amp;tp-&gt;lock);
<a name="l08798"></a>08798 
<a name="l08799"></a>08799         tp-&gt;phy_crc_errors += val;
<a name="l08800"></a>08800 
<a name="l08801"></a>08801         <span class="keywordflow">return</span> tp-&gt;phy_crc_errors;
<a name="l08802"></a>08802     }
<a name="l08803"></a>08803 
<a name="l08804"></a>08804     <span class="keywordflow">return</span> get_stat64(&amp;hw_stats-&gt;rx_fcs_errors);
<a name="l08805"></a>08805 }
<a name="l08806"></a>08806 
<a name="l08807"></a>08807 <span class="preprocessor">#define ESTAT_ADD(member) \</span>
<a name="l08808"></a>08808 <span class="preprocessor">    estats-&gt;member =    old_estats-&gt;member + \</span>
<a name="l08809"></a>08809 <span class="preprocessor">                get_estat64(&amp;hw_stats-&gt;member)</span>
<a name="l08810"></a>08810 <span class="preprocessor"></span>
<a name="l08811"></a>08811 <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structtg3__ethtool__stats.html">tg3_ethtool_stats</a> *tg3_get_estats(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l08812"></a>08812 {
<a name="l08813"></a>08813     <span class="keyword">struct </span><a class="code" href="structtg3__ethtool__stats.html">tg3_ethtool_stats</a> *estats = &amp;tp-&gt;estats;
<a name="l08814"></a>08814     <span class="keyword">struct </span><a class="code" href="structtg3__ethtool__stats.html">tg3_ethtool_stats</a> *old_estats = &amp;tp-&gt;estats_prev;
<a name="l08815"></a>08815     <span class="keyword">struct </span><a class="code" href="structtg3__hw__stats.html">tg3_hw_stats</a> *hw_stats = tp-&gt;hw_stats;
<a name="l08816"></a>08816 
<a name="l08817"></a>08817     <span class="keywordflow">if</span> (!hw_stats)
<a name="l08818"></a>08818         <span class="keywordflow">return</span> old_estats;
<a name="l08819"></a>08819 
<a name="l08820"></a>08820     ESTAT_ADD(rx_octets);
<a name="l08821"></a>08821     ESTAT_ADD(rx_fragments);
<a name="l08822"></a>08822     ESTAT_ADD(rx_ucast_packets);
<a name="l08823"></a>08823     ESTAT_ADD(rx_mcast_packets);
<a name="l08824"></a>08824     ESTAT_ADD(rx_bcast_packets);
<a name="l08825"></a>08825     ESTAT_ADD(rx_fcs_errors);
<a name="l08826"></a>08826     ESTAT_ADD(rx_align_errors);
<a name="l08827"></a>08827     ESTAT_ADD(rx_xon_pause_rcvd);
<a name="l08828"></a>08828     ESTAT_ADD(rx_xoff_pause_rcvd);
<a name="l08829"></a>08829     ESTAT_ADD(rx_mac_ctrl_rcvd);
<a name="l08830"></a>08830     ESTAT_ADD(rx_xoff_entered);
<a name="l08831"></a>08831     ESTAT_ADD(rx_frame_too_long_errors);
<a name="l08832"></a>08832     ESTAT_ADD(rx_jabbers);
<a name="l08833"></a>08833     ESTAT_ADD(rx_undersize_packets);
<a name="l08834"></a>08834     ESTAT_ADD(rx_in_length_errors);
<a name="l08835"></a>08835     ESTAT_ADD(rx_out_length_errors);
<a name="l08836"></a>08836     ESTAT_ADD(rx_64_or_less_octet_packets);
<a name="l08837"></a>08837     ESTAT_ADD(rx_65_to_127_octet_packets);
<a name="l08838"></a>08838     ESTAT_ADD(rx_128_to_255_octet_packets);
<a name="l08839"></a>08839     ESTAT_ADD(rx_256_to_511_octet_packets);
<a name="l08840"></a>08840     ESTAT_ADD(rx_512_to_1023_octet_packets);
<a name="l08841"></a>08841     ESTAT_ADD(rx_1024_to_1522_octet_packets);
<a name="l08842"></a>08842     ESTAT_ADD(rx_1523_to_2047_octet_packets);
<a name="l08843"></a>08843     ESTAT_ADD(rx_2048_to_4095_octet_packets);
<a name="l08844"></a>08844     ESTAT_ADD(rx_4096_to_8191_octet_packets);
<a name="l08845"></a>08845     ESTAT_ADD(rx_8192_to_9022_octet_packets);
<a name="l08846"></a>08846 
<a name="l08847"></a>08847     ESTAT_ADD(tx_octets);
<a name="l08848"></a>08848     ESTAT_ADD(tx_collisions);
<a name="l08849"></a>08849     ESTAT_ADD(tx_xon_sent);
<a name="l08850"></a>08850     ESTAT_ADD(tx_xoff_sent);
<a name="l08851"></a>08851     ESTAT_ADD(tx_flow_control);
<a name="l08852"></a>08852     ESTAT_ADD(tx_mac_errors);
<a name="l08853"></a>08853     ESTAT_ADD(tx_single_collisions);
<a name="l08854"></a>08854     ESTAT_ADD(tx_mult_collisions);
<a name="l08855"></a>08855     ESTAT_ADD(tx_deferred);
<a name="l08856"></a>08856     ESTAT_ADD(tx_excessive_collisions);
<a name="l08857"></a>08857     ESTAT_ADD(tx_late_collisions);
<a name="l08858"></a>08858     ESTAT_ADD(tx_collide_2times);
<a name="l08859"></a>08859     ESTAT_ADD(tx_collide_3times);
<a name="l08860"></a>08860     ESTAT_ADD(tx_collide_4times);
<a name="l08861"></a>08861     ESTAT_ADD(tx_collide_5times);
<a name="l08862"></a>08862     ESTAT_ADD(tx_collide_6times);
<a name="l08863"></a>08863     ESTAT_ADD(tx_collide_7times);
<a name="l08864"></a>08864     ESTAT_ADD(tx_collide_8times);
<a name="l08865"></a>08865     ESTAT_ADD(tx_collide_9times);
<a name="l08866"></a>08866     ESTAT_ADD(tx_collide_10times);
<a name="l08867"></a>08867     ESTAT_ADD(tx_collide_11times);
<a name="l08868"></a>08868     ESTAT_ADD(tx_collide_12times);
<a name="l08869"></a>08869     ESTAT_ADD(tx_collide_13times);
<a name="l08870"></a>08870     ESTAT_ADD(tx_collide_14times);
<a name="l08871"></a>08871     ESTAT_ADD(tx_collide_15times);
<a name="l08872"></a>08872     ESTAT_ADD(tx_ucast_packets);
<a name="l08873"></a>08873     ESTAT_ADD(tx_mcast_packets);
<a name="l08874"></a>08874     ESTAT_ADD(tx_bcast_packets);
<a name="l08875"></a>08875     ESTAT_ADD(tx_carrier_sense_errors);
<a name="l08876"></a>08876     ESTAT_ADD(tx_discards);
<a name="l08877"></a>08877     ESTAT_ADD(tx_errors);
<a name="l08878"></a>08878 
<a name="l08879"></a>08879     ESTAT_ADD(dma_writeq_full);
<a name="l08880"></a>08880     ESTAT_ADD(dma_write_prioq_full);
<a name="l08881"></a>08881     ESTAT_ADD(rxbds_empty);
<a name="l08882"></a>08882     ESTAT_ADD(rx_discards);
<a name="l08883"></a>08883     ESTAT_ADD(rx_errors);
<a name="l08884"></a>08884     ESTAT_ADD(rx_threshold_hit);
<a name="l08885"></a>08885 
<a name="l08886"></a>08886     ESTAT_ADD(dma_readq_full);
<a name="l08887"></a>08887     ESTAT_ADD(dma_read_prioq_full);
<a name="l08888"></a>08888     ESTAT_ADD(tx_comp_queue_full);
<a name="l08889"></a>08889 
<a name="l08890"></a>08890     ESTAT_ADD(ring_set_send_prod_index);
<a name="l08891"></a>08891     ESTAT_ADD(ring_status_update);
<a name="l08892"></a>08892     ESTAT_ADD(nic_irqs);
<a name="l08893"></a>08893     ESTAT_ADD(nic_avoided_irqs);
<a name="l08894"></a>08894     ESTAT_ADD(nic_tx_threshold_hit);
<a name="l08895"></a>08895 
<a name="l08896"></a>08896     <span class="keywordflow">return</span> estats;
<a name="l08897"></a>08897 }
<a name="l08898"></a>08898 
<a name="l08899"></a>08899 <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structnet__device__stats.html">net_device_stats</a> *tg3_get_stats(<span class="keyword">struct</span> net_device *dev)
<a name="l08900"></a>08900 {
<a name="l08901"></a>08901     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l08902"></a>08902     <span class="keyword">struct </span><a class="code" href="structnet__device__stats.html">net_device_stats</a> *stats = &amp;tp-&gt;net_stats;
<a name="l08903"></a>08903     <span class="keyword">struct </span><a class="code" href="structnet__device__stats.html">net_device_stats</a> *old_stats = &amp;tp-&gt;net_stats_prev;
<a name="l08904"></a>08904     <span class="keyword">struct </span><a class="code" href="structtg3__hw__stats.html">tg3_hw_stats</a> *hw_stats = tp-&gt;hw_stats;
<a name="l08905"></a>08905 
<a name="l08906"></a>08906     <span class="keywordflow">if</span> (!hw_stats)
<a name="l08907"></a>08907         <span class="keywordflow">return</span> old_stats;
<a name="l08908"></a>08908 
<a name="l08909"></a>08909     stats-&gt;rx_packets = old_stats-&gt;rx_packets +
<a name="l08910"></a>08910         get_stat64(&amp;hw_stats-&gt;rx_ucast_packets) +
<a name="l08911"></a>08911         get_stat64(&amp;hw_stats-&gt;rx_mcast_packets) +
<a name="l08912"></a>08912         get_stat64(&amp;hw_stats-&gt;rx_bcast_packets);
<a name="l08913"></a>08913 
<a name="l08914"></a>08914     stats-&gt;tx_packets = old_stats-&gt;tx_packets +
<a name="l08915"></a>08915         get_stat64(&amp;hw_stats-&gt;tx_ucast_packets) +
<a name="l08916"></a>08916         get_stat64(&amp;hw_stats-&gt;tx_mcast_packets) +
<a name="l08917"></a>08917         get_stat64(&amp;hw_stats-&gt;tx_bcast_packets);
<a name="l08918"></a>08918 
<a name="l08919"></a>08919     stats-&gt;rx_bytes = old_stats-&gt;rx_bytes +
<a name="l08920"></a>08920         get_stat64(&amp;hw_stats-&gt;rx_octets);
<a name="l08921"></a>08921     stats-&gt;tx_bytes = old_stats-&gt;tx_bytes +
<a name="l08922"></a>08922         get_stat64(&amp;hw_stats-&gt;tx_octets);
<a name="l08923"></a>08923 
<a name="l08924"></a>08924     stats-&gt;rx_errors = old_stats-&gt;rx_errors +
<a name="l08925"></a>08925         get_stat64(&amp;hw_stats-&gt;rx_errors);
<a name="l08926"></a>08926     stats-&gt;tx_errors = old_stats-&gt;tx_errors +
<a name="l08927"></a>08927         get_stat64(&amp;hw_stats-&gt;tx_errors) +
<a name="l08928"></a>08928         get_stat64(&amp;hw_stats-&gt;tx_mac_errors) +
<a name="l08929"></a>08929         get_stat64(&amp;hw_stats-&gt;tx_carrier_sense_errors) +
<a name="l08930"></a>08930         get_stat64(&amp;hw_stats-&gt;tx_discards);
<a name="l08931"></a>08931 
<a name="l08932"></a>08932     stats-&gt;multicast = old_stats-&gt;multicast +
<a name="l08933"></a>08933         get_stat64(&amp;hw_stats-&gt;rx_mcast_packets);
<a name="l08934"></a>08934     stats-&gt;collisions = old_stats-&gt;collisions +
<a name="l08935"></a>08935         get_stat64(&amp;hw_stats-&gt;tx_collisions);
<a name="l08936"></a>08936 
<a name="l08937"></a>08937     stats-&gt;rx_length_errors = old_stats-&gt;rx_length_errors +
<a name="l08938"></a>08938         get_stat64(&amp;hw_stats-&gt;rx_frame_too_long_errors) +
<a name="l08939"></a>08939         get_stat64(&amp;hw_stats-&gt;rx_undersize_packets);
<a name="l08940"></a>08940 
<a name="l08941"></a>08941     stats-&gt;rx_over_errors = old_stats-&gt;rx_over_errors +
<a name="l08942"></a>08942         get_stat64(&amp;hw_stats-&gt;rxbds_empty);
<a name="l08943"></a>08943     stats-&gt;rx_frame_errors = old_stats-&gt;rx_frame_errors +
<a name="l08944"></a>08944         get_stat64(&amp;hw_stats-&gt;rx_align_errors);
<a name="l08945"></a>08945     stats-&gt;tx_aborted_errors = old_stats-&gt;tx_aborted_errors +
<a name="l08946"></a>08946         get_stat64(&amp;hw_stats-&gt;tx_discards);
<a name="l08947"></a>08947     stats-&gt;tx_carrier_errors = old_stats-&gt;tx_carrier_errors +
<a name="l08948"></a>08948         get_stat64(&amp;hw_stats-&gt;tx_carrier_sense_errors);
<a name="l08949"></a>08949 
<a name="l08950"></a>08950     stats-&gt;rx_crc_errors = old_stats-&gt;rx_crc_errors +
<a name="l08951"></a>08951         calc_crc_errors(tp);
<a name="l08952"></a>08952 
<a name="l08953"></a>08953     stats-&gt;rx_missed_errors = old_stats-&gt;rx_missed_errors +
<a name="l08954"></a>08954         get_stat64(&amp;hw_stats-&gt;rx_discards);
<a name="l08955"></a>08955 
<a name="l08956"></a>08956     <span class="keywordflow">return</span> stats;
<a name="l08957"></a>08957 }
<a name="l08958"></a>08958 
<a name="l08959"></a>08959 <span class="keyword">static</span> <span class="keyword">inline</span> u32 calc_crc(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *buf, <span class="keywordtype">int</span> len)
<a name="l08960"></a>08960 {
<a name="l08961"></a>08961     u32 reg;
<a name="l08962"></a>08962     u32 tmp;
<a name="l08963"></a>08963     <span class="keywordtype">int</span> j, k;
<a name="l08964"></a>08964 
<a name="l08965"></a>08965     reg = 0xffffffff;
<a name="l08966"></a>08966 
<a name="l08967"></a>08967     <span class="keywordflow">for</span> (j = 0; j &lt; len; j++) {
<a name="l08968"></a>08968         reg ^= buf[j];
<a name="l08969"></a>08969 
<a name="l08970"></a>08970         <span class="keywordflow">for</span> (k = 0; k &lt; 8; k++) {
<a name="l08971"></a>08971             tmp = reg &amp; 0x01;
<a name="l08972"></a>08972 
<a name="l08973"></a>08973             reg &gt;&gt;= 1;
<a name="l08974"></a>08974 
<a name="l08975"></a>08975             <span class="keywordflow">if</span> (tmp) {
<a name="l08976"></a>08976                 reg ^= 0xedb88320;
<a name="l08977"></a>08977             }
<a name="l08978"></a>08978         }
<a name="l08979"></a>08979     }
<a name="l08980"></a>08980 
<a name="l08981"></a>08981     <span class="keywordflow">return</span> ~reg;
<a name="l08982"></a>08982 }
<a name="l08983"></a>08983 
<a name="l08984"></a>08984 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_set_multi(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> accept_all)
<a name="l08985"></a>08985 {
<a name="l08986"></a>08986     <span class="comment">/* accept or reject all multicast frames */</span>
<a name="l08987"></a>08987     tw32(MAC_HASH_REG_0, accept_all ? 0xffffffff : 0);
<a name="l08988"></a>08988     tw32(MAC_HASH_REG_1, accept_all ? 0xffffffff : 0);
<a name="l08989"></a>08989     tw32(MAC_HASH_REG_2, accept_all ? 0xffffffff : 0);
<a name="l08990"></a>08990     tw32(MAC_HASH_REG_3, accept_all ? 0xffffffff : 0);
<a name="l08991"></a>08991 }
<a name="l08992"></a>08992 
<a name="l08993"></a>08993 <span class="keyword">static</span> <span class="keywordtype">void</span> __tg3_set_rx_mode(<span class="keyword">struct</span> net_device *dev)
<a name="l08994"></a>08994 {
<a name="l08995"></a>08995     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l08996"></a>08996     u32 rx_mode;
<a name="l08997"></a>08997 
<a name="l08998"></a>08998     rx_mode = tp-&gt;rx_mode &amp; ~(RX_MODE_PROMISC |
<a name="l08999"></a>08999                   RX_MODE_KEEP_VLAN_TAG);
<a name="l09000"></a>09000 
<a name="l09001"></a>09001     <span class="comment">/* When ASF is in use, we always keep the RX_MODE_KEEP_VLAN_TAG</span>
<a name="l09002"></a>09002 <span class="comment">     * flag clear.</span>
<a name="l09003"></a>09003 <span class="comment">     */</span>
<a name="l09004"></a>09004 <span class="preprocessor">#if TG3_VLAN_TAG_USED</span>
<a name="l09005"></a>09005 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (!tp-&gt;vlgrp &amp;&amp;
<a name="l09006"></a>09006         !(tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF))
<a name="l09007"></a>09007         rx_mode |= RX_MODE_KEEP_VLAN_TAG;
<a name="l09008"></a>09008 <span class="preprocessor">#else</span>
<a name="l09009"></a>09009 <span class="preprocessor"></span>    <span class="comment">/* By definition, VLAN is disabled always in this</span>
<a name="l09010"></a>09010 <span class="comment">     * case.</span>
<a name="l09011"></a>09011 <span class="comment">     */</span>
<a name="l09012"></a>09012     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF))
<a name="l09013"></a>09013         rx_mode |= RX_MODE_KEEP_VLAN_TAG;
<a name="l09014"></a>09014 <span class="preprocessor">#endif</span>
<a name="l09015"></a>09015 <span class="preprocessor"></span>
<a name="l09016"></a>09016     <span class="keywordflow">if</span> (dev-&gt;flags &amp; IFF_PROMISC) {
<a name="l09017"></a>09017         <span class="comment">/* Promiscuous mode. */</span>
<a name="l09018"></a>09018         rx_mode |= RX_MODE_PROMISC;
<a name="l09019"></a>09019     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (dev-&gt;flags &amp; IFF_ALLMULTI) {
<a name="l09020"></a>09020         <span class="comment">/* Accept all multicast. */</span>
<a name="l09021"></a>09021         tg3_set_multi (tp, 1);
<a name="l09022"></a>09022     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (dev-&gt;mc_count &lt; 1) {
<a name="l09023"></a>09023         <span class="comment">/* Reject all multicast. */</span>
<a name="l09024"></a>09024         tg3_set_multi (tp, 0);
<a name="l09025"></a>09025     } <span class="keywordflow">else</span> {
<a name="l09026"></a>09026         <span class="comment">/* Accept one or more multicast(s). */</span>
<a name="l09027"></a>09027         <span class="keyword">struct </span>dev_mc_list *mclist;
<a name="l09028"></a>09028         <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i;
<a name="l09029"></a>09029         u32 mc_filter[4] = { 0, };
<a name="l09030"></a>09030         u32 regidx;
<a name="l09031"></a>09031         u32 bit;
<a name="l09032"></a>09032         u32 crc;
<a name="l09033"></a>09033 
<a name="l09034"></a>09034         <span class="keywordflow">for</span> (i = 0, mclist = dev-&gt;mc_list; mclist &amp;&amp; i &lt; dev-&gt;mc_count;
<a name="l09035"></a>09035              i++, mclist = mclist-&gt;next) {
<a name="l09036"></a>09036 
<a name="l09037"></a>09037             crc = calc_crc (mclist-&gt;dmi_addr, ETH_ALEN);
<a name="l09038"></a>09038             bit = ~crc &amp; 0x7f;
<a name="l09039"></a>09039             regidx = (bit &amp; 0x60) &gt;&gt; 5;
<a name="l09040"></a>09040             bit &amp;= 0x1f;
<a name="l09041"></a>09041             mc_filter[regidx] |= (1 &lt;&lt; bit);
<a name="l09042"></a>09042         }
<a name="l09043"></a>09043 
<a name="l09044"></a>09044         tw32(MAC_HASH_REG_0, mc_filter[0]);
<a name="l09045"></a>09045         tw32(MAC_HASH_REG_1, mc_filter[1]);
<a name="l09046"></a>09046         tw32(MAC_HASH_REG_2, mc_filter[2]);
<a name="l09047"></a>09047         tw32(MAC_HASH_REG_3, mc_filter[3]);
<a name="l09048"></a>09048     }
<a name="l09049"></a>09049 
<a name="l09050"></a>09050     <span class="keywordflow">if</span> (rx_mode != tp-&gt;rx_mode) {
<a name="l09051"></a>09051         tp-&gt;rx_mode = rx_mode;
<a name="l09052"></a>09052         tw32_f(MAC_RX_MODE, rx_mode);
<a name="l09053"></a>09053         udelay(10);
<a name="l09054"></a>09054     }
<a name="l09055"></a>09055 }
<a name="l09056"></a>09056 
<a name="l09057"></a>09057 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_set_rx_mode(<span class="keyword">struct</span> net_device *dev)
<a name="l09058"></a>09058 {
<a name="l09059"></a>09059     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09060"></a>09060 
<a name="l09061"></a>09061     <span class="keywordflow">if</span> (!netif_running(dev))
<a name="l09062"></a>09062         <span class="keywordflow">return</span>;
<a name="l09063"></a>09063 
<a name="l09064"></a>09064     tg3_full_lock(tp, 0);
<a name="l09065"></a>09065     __tg3_set_rx_mode(dev);
<a name="l09066"></a>09066     tg3_full_unlock(tp);
<a name="l09067"></a>09067 }
<a name="l09068"></a>09068 
<a name="l09069"></a>09069 <span class="preprocessor">#define TG3_REGDUMP_LEN     (32 * 1024)</span>
<a name="l09070"></a>09070 <span class="preprocessor"></span>
<a name="l09071"></a>09071 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_get_regs_len(<span class="keyword">struct</span> net_device *dev)
<a name="l09072"></a>09072 {
<a name="l09073"></a>09073     <span class="keywordflow">return</span> TG3_REGDUMP_LEN;
<a name="l09074"></a>09074 }
<a name="l09075"></a>09075 
<a name="l09076"></a>09076 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_get_regs(<span class="keyword">struct</span> net_device *dev,
<a name="l09077"></a>09077         <span class="keyword">struct</span> ethtool_regs *regs, <span class="keywordtype">void</span> *_p)
<a name="l09078"></a>09078 {
<a name="l09079"></a>09079     u32 *p = _p;
<a name="l09080"></a>09080     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09081"></a>09081     u8 *orig_p = _p;
<a name="l09082"></a>09082     <span class="keywordtype">int</span> i;
<a name="l09083"></a>09083 
<a name="l09084"></a>09084     regs-&gt;version = 0;
<a name="l09085"></a>09085 
<a name="l09086"></a>09086     memset(p, 0, TG3_REGDUMP_LEN);
<a name="l09087"></a>09087 
<a name="l09088"></a>09088     <span class="keywordflow">if</span> (tp-&gt;link_config.phy_is_low_power)
<a name="l09089"></a>09089         <span class="keywordflow">return</span>;
<a name="l09090"></a>09090 
<a name="l09091"></a>09091     tg3_full_lock(tp, 0);
<a name="l09092"></a>09092 
<a name="l09093"></a>09093 <span class="preprocessor">#define __GET_REG32(reg)    (*(p)++ = tr32(reg))</span>
<a name="l09094"></a>09094 <span class="preprocessor"></span><span class="preprocessor">#define GET_REG32_LOOP(base,len)        \</span>
<a name="l09095"></a>09095 <span class="preprocessor">do {    p = (u32 *)(orig_p + (base));       \</span>
<a name="l09096"></a>09096 <span class="preprocessor">    for (i = 0; i &lt; len; i += 4)        \</span>
<a name="l09097"></a>09097 <span class="preprocessor">        __GET_REG32((base) + i);    \</span>
<a name="l09098"></a>09098 <span class="preprocessor">} while (0)</span>
<a name="l09099"></a>09099 <span class="preprocessor"></span><span class="preprocessor">#define GET_REG32_1(reg)            \</span>
<a name="l09100"></a>09100 <span class="preprocessor">do {    p = (u32 *)(orig_p + (reg));        \</span>
<a name="l09101"></a>09101 <span class="preprocessor">    __GET_REG32((reg));         \</span>
<a name="l09102"></a>09102 <span class="preprocessor">} while (0)</span>
<a name="l09103"></a>09103 <span class="preprocessor"></span>
<a name="l09104"></a>09104     GET_REG32_LOOP(TG3PCI_VENDOR, 0xb0);
<a name="l09105"></a>09105     GET_REG32_LOOP(MAILBOX_INTERRUPT_0, 0x200);
<a name="l09106"></a>09106     GET_REG32_LOOP(MAC_MODE, 0x4f0);
<a name="l09107"></a>09107     GET_REG32_LOOP(SNDDATAI_MODE, 0xe0);
<a name="l09108"></a>09108     GET_REG32_1(SNDDATAC_MODE);
<a name="l09109"></a>09109     GET_REG32_LOOP(SNDBDS_MODE, 0x80);
<a name="l09110"></a>09110     GET_REG32_LOOP(SNDBDI_MODE, 0x48);
<a name="l09111"></a>09111     GET_REG32_1(SNDBDC_MODE);
<a name="l09112"></a>09112     GET_REG32_LOOP(RCVLPC_MODE, 0x20);
<a name="l09113"></a>09113     GET_REG32_LOOP(RCVLPC_SELLST_BASE, 0x15c);
<a name="l09114"></a>09114     GET_REG32_LOOP(RCVDBDI_MODE, 0x0c);
<a name="l09115"></a>09115     GET_REG32_LOOP(RCVDBDI_JUMBO_BD, 0x3c);
<a name="l09116"></a>09116     GET_REG32_LOOP(RCVDBDI_BD_PROD_IDX_0, 0x44);
<a name="l09117"></a>09117     GET_REG32_1(RCVDCC_MODE);
<a name="l09118"></a>09118     GET_REG32_LOOP(RCVBDI_MODE, 0x20);
<a name="l09119"></a>09119     GET_REG32_LOOP(RCVCC_MODE, 0x14);
<a name="l09120"></a>09120     GET_REG32_LOOP(RCVLSC_MODE, 0x08);
<a name="l09121"></a>09121     GET_REG32_1(MBFREE_MODE);
<a name="l09122"></a>09122     GET_REG32_LOOP(HOSTCC_MODE, 0x100);
<a name="l09123"></a>09123     GET_REG32_LOOP(MEMARB_MODE, 0x10);
<a name="l09124"></a>09124     GET_REG32_LOOP(BUFMGR_MODE, 0x58);
<a name="l09125"></a>09125     GET_REG32_LOOP(RDMAC_MODE, 0x08);
<a name="l09126"></a>09126     GET_REG32_LOOP(WDMAC_MODE, 0x08);
<a name="l09127"></a>09127     GET_REG32_1(RX_CPU_MODE);
<a name="l09128"></a>09128     GET_REG32_1(RX_CPU_STATE);
<a name="l09129"></a>09129     GET_REG32_1(RX_CPU_PGMCTR);
<a name="l09130"></a>09130     GET_REG32_1(RX_CPU_HWBKPT);
<a name="l09131"></a>09131     GET_REG32_1(TX_CPU_MODE);
<a name="l09132"></a>09132     GET_REG32_1(TX_CPU_STATE);
<a name="l09133"></a>09133     GET_REG32_1(TX_CPU_PGMCTR);
<a name="l09134"></a>09134     GET_REG32_LOOP(GRCMBOX_INTERRUPT_0, 0x110);
<a name="l09135"></a>09135     GET_REG32_LOOP(FTQ_RESET, 0x120);
<a name="l09136"></a>09136     GET_REG32_LOOP(MSGINT_MODE, 0x0c);
<a name="l09137"></a>09137     GET_REG32_1(DMAC_MODE);
<a name="l09138"></a>09138     GET_REG32_LOOP(GRC_MODE, 0x4c);
<a name="l09139"></a>09139     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_NVRAM)
<a name="l09140"></a>09140         GET_REG32_LOOP(NVRAM_CMD, 0x24);
<a name="l09141"></a>09141 
<a name="l09142"></a>09142 <span class="preprocessor">#undef __GET_REG32</span>
<a name="l09143"></a>09143 <span class="preprocessor"></span><span class="preprocessor">#undef GET_REG32_LOOP</span>
<a name="l09144"></a>09144 <span class="preprocessor"></span><span class="preprocessor">#undef GET_REG32_1</span>
<a name="l09145"></a>09145 <span class="preprocessor"></span>
<a name="l09146"></a>09146     tg3_full_unlock(tp);
<a name="l09147"></a>09147 }
<a name="l09148"></a>09148 
<a name="l09149"></a>09149 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_get_eeprom_len(<span class="keyword">struct</span> net_device *dev)
<a name="l09150"></a>09150 {
<a name="l09151"></a>09151     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09152"></a>09152 
<a name="l09153"></a>09153     <span class="keywordflow">return</span> tp-&gt;nvram_size;
<a name="l09154"></a>09154 }
<a name="l09155"></a>09155 
<a name="l09156"></a>09156 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_get_eeprom(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> <a class="code" href="structethtool__eeprom.html">ethtool_eeprom</a> *eeprom, u8 *data)
<a name="l09157"></a>09157 {
<a name="l09158"></a>09158     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09159"></a>09159     <span class="keywordtype">int</span> ret;
<a name="l09160"></a>09160     u8  *pd;
<a name="l09161"></a>09161     u32 i, offset, len, b_offset, b_count;
<a name="l09162"></a>09162     __be32 val;
<a name="l09163"></a>09163 
<a name="l09164"></a>09164     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_NO_NVRAM)
<a name="l09165"></a>09165         <span class="keywordflow">return</span> -EINVAL;
<a name="l09166"></a>09166 
<a name="l09167"></a>09167     <span class="keywordflow">if</span> (tp-&gt;link_config.phy_is_low_power)
<a name="l09168"></a>09168         <span class="keywordflow">return</span> -EAGAIN;
<a name="l09169"></a>09169 
<a name="l09170"></a>09170     offset = eeprom-&gt;offset;
<a name="l09171"></a>09171     len = eeprom-&gt;len;
<a name="l09172"></a>09172     eeprom-&gt;len = 0;
<a name="l09173"></a>09173 
<a name="l09174"></a>09174     eeprom-&gt;magic = TG3_EEPROM_MAGIC;
<a name="l09175"></a>09175 
<a name="l09176"></a>09176     <span class="keywordflow">if</span> (offset &amp; 3) {
<a name="l09177"></a>09177         <span class="comment">/* adjustments to start on required 4 byte boundary */</span>
<a name="l09178"></a>09178         b_offset = offset &amp; 3;
<a name="l09179"></a>09179         b_count = 4 - b_offset;
<a name="l09180"></a>09180         <span class="keywordflow">if</span> (b_count &gt; len) {
<a name="l09181"></a>09181             <span class="comment">/* i.e. offset=1 len=2 */</span>
<a name="l09182"></a>09182             b_count = len;
<a name="l09183"></a>09183         }
<a name="l09184"></a>09184         ret = tg3_nvram_read_be32(tp, offset-b_offset, &amp;val);
<a name="l09185"></a>09185         <span class="keywordflow">if</span> (ret)
<a name="l09186"></a>09186             <span class="keywordflow">return</span> ret;
<a name="l09187"></a>09187         memcpy(data, ((<span class="keywordtype">char</span>*)&amp;val) + b_offset, b_count);
<a name="l09188"></a>09188         len -= b_count;
<a name="l09189"></a>09189         offset += b_count;
<a name="l09190"></a>09190             eeprom-&gt;len += b_count;
<a name="l09191"></a>09191     }
<a name="l09192"></a>09192 
<a name="l09193"></a>09193     <span class="comment">/* read bytes upto the last 4 byte boundary */</span>
<a name="l09194"></a>09194     pd = &amp;data[eeprom-&gt;len];
<a name="l09195"></a>09195     <span class="keywordflow">for</span> (i = 0; i &lt; (len - (len &amp; 3)); i += 4) {
<a name="l09196"></a>09196         ret = tg3_nvram_read_be32(tp, offset + i, &amp;val);
<a name="l09197"></a>09197         <span class="keywordflow">if</span> (ret) {
<a name="l09198"></a>09198             eeprom-&gt;len += i;
<a name="l09199"></a>09199             <span class="keywordflow">return</span> ret;
<a name="l09200"></a>09200         }
<a name="l09201"></a>09201         memcpy(pd + i, &amp;val, 4);
<a name="l09202"></a>09202     }
<a name="l09203"></a>09203     eeprom-&gt;len += i;
<a name="l09204"></a>09204 
<a name="l09205"></a>09205     <span class="keywordflow">if</span> (len &amp; 3) {
<a name="l09206"></a>09206         <span class="comment">/* read last bytes not ending on 4 byte boundary */</span>
<a name="l09207"></a>09207         pd = &amp;data[eeprom-&gt;len];
<a name="l09208"></a>09208         b_count = len &amp; 3;
<a name="l09209"></a>09209         b_offset = offset + len - b_count;
<a name="l09210"></a>09210         ret = tg3_nvram_read_be32(tp, b_offset, &amp;val);
<a name="l09211"></a>09211         <span class="keywordflow">if</span> (ret)
<a name="l09212"></a>09212             <span class="keywordflow">return</span> ret;
<a name="l09213"></a>09213         memcpy(pd, &amp;val, b_count);
<a name="l09214"></a>09214         eeprom-&gt;len += b_count;
<a name="l09215"></a>09215     }
<a name="l09216"></a>09216     <span class="keywordflow">return</span> 0;
<a name="l09217"></a>09217 }
<a name="l09218"></a>09218 
<a name="l09219"></a>09219 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_nvram_write_block(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 offset, u32 len, u8 *buf);
<a name="l09220"></a>09220 
<a name="l09221"></a>09221 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_set_eeprom(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> <a class="code" href="structethtool__eeprom.html">ethtool_eeprom</a> *eeprom, u8 *data)
<a name="l09222"></a>09222 {
<a name="l09223"></a>09223     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09224"></a>09224     <span class="keywordtype">int</span> ret;
<a name="l09225"></a>09225     u32 offset, len, b_offset, odd_len;
<a name="l09226"></a>09226     u8 *buf;
<a name="l09227"></a>09227     __be32 start, end;
<a name="l09228"></a>09228 
<a name="l09229"></a>09229     <span class="keywordflow">if</span> (tp-&gt;link_config.phy_is_low_power)
<a name="l09230"></a>09230         <span class="keywordflow">return</span> -EAGAIN;
<a name="l09231"></a>09231 
<a name="l09232"></a>09232     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags3 &amp; TG3_FLG3_NO_NVRAM) ||
<a name="l09233"></a>09233         eeprom-&gt;magic != TG3_EEPROM_MAGIC)
<a name="l09234"></a>09234         <span class="keywordflow">return</span> -EINVAL;
<a name="l09235"></a>09235 
<a name="l09236"></a>09236     offset = eeprom-&gt;offset;
<a name="l09237"></a>09237     len = eeprom-&gt;len;
<a name="l09238"></a>09238 
<a name="l09239"></a>09239     <span class="keywordflow">if</span> ((b_offset = (offset &amp; 3))) {
<a name="l09240"></a>09240         <span class="comment">/* adjustments to start on required 4 byte boundary */</span>
<a name="l09241"></a>09241         ret = tg3_nvram_read_be32(tp, offset-b_offset, &amp;start);
<a name="l09242"></a>09242         <span class="keywordflow">if</span> (ret)
<a name="l09243"></a>09243             <span class="keywordflow">return</span> ret;
<a name="l09244"></a>09244         len += b_offset;
<a name="l09245"></a>09245         offset &amp;= ~3;
<a name="l09246"></a>09246         <span class="keywordflow">if</span> (len &lt; 4)
<a name="l09247"></a>09247             len = 4;
<a name="l09248"></a>09248     }
<a name="l09249"></a>09249 
<a name="l09250"></a>09250     odd_len = 0;
<a name="l09251"></a>09251     <span class="keywordflow">if</span> (len &amp; 3) {
<a name="l09252"></a>09252         <span class="comment">/* adjustments to end on required 4 byte boundary */</span>
<a name="l09253"></a>09253         odd_len = 1;
<a name="l09254"></a>09254         len = (len + 3) &amp; ~3;
<a name="l09255"></a>09255         ret = tg3_nvram_read_be32(tp, offset+len-4, &amp;end);
<a name="l09256"></a>09256         <span class="keywordflow">if</span> (ret)
<a name="l09257"></a>09257             <span class="keywordflow">return</span> ret;
<a name="l09258"></a>09258     }
<a name="l09259"></a>09259 
<a name="l09260"></a>09260     buf = data;
<a name="l09261"></a>09261     <span class="keywordflow">if</span> (b_offset || odd_len) {
<a name="l09262"></a>09262         buf = kmalloc(len, GFP_KERNEL);
<a name="l09263"></a>09263         <span class="keywordflow">if</span> (!buf)
<a name="l09264"></a>09264             <span class="keywordflow">return</span> -ENOMEM;
<a name="l09265"></a>09265         <span class="keywordflow">if</span> (b_offset)
<a name="l09266"></a>09266             memcpy(buf, &amp;start, 4);
<a name="l09267"></a>09267         <span class="keywordflow">if</span> (odd_len)
<a name="l09268"></a>09268             memcpy(buf+len-4, &amp;end, 4);
<a name="l09269"></a>09269         memcpy(buf + b_offset, data, eeprom-&gt;len);
<a name="l09270"></a>09270     }
<a name="l09271"></a>09271 
<a name="l09272"></a>09272     ret = tg3_nvram_write_block(tp, offset, len, buf);
<a name="l09273"></a>09273 
<a name="l09274"></a>09274     <span class="keywordflow">if</span> (buf != data)
<a name="l09275"></a>09275         kfree(buf);
<a name="l09276"></a>09276 
<a name="l09277"></a>09277     <span class="keywordflow">return</span> ret;
<a name="l09278"></a>09278 }
<a name="l09279"></a>09279 
<a name="l09280"></a>09280 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_get_settings(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> ethtool_cmd *cmd)
<a name="l09281"></a>09281 {
<a name="l09282"></a>09282     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09283"></a>09283 
<a name="l09284"></a>09284     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB) {
<a name="l09285"></a>09285         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_CONNECTED))
<a name="l09286"></a>09286             <span class="keywordflow">return</span> -EAGAIN;
<a name="l09287"></a>09287         <span class="keywordflow">return</span> phy_ethtool_gset(tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR], cmd);
<a name="l09288"></a>09288     }
<a name="l09289"></a>09289 
<a name="l09290"></a>09290     cmd-&gt;supported = (SUPPORTED_Autoneg);
<a name="l09291"></a>09291 
<a name="l09292"></a>09292     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_10_100_ONLY))
<a name="l09293"></a>09293         cmd-&gt;supported |= (SUPPORTED_1000baseT_Half |
<a name="l09294"></a>09294                    SUPPORTED_1000baseT_Full);
<a name="l09295"></a>09295 
<a name="l09296"></a>09296     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_ANY_SERDES)) {
<a name="l09297"></a>09297         cmd-&gt;supported |= (SUPPORTED_100baseT_Half |
<a name="l09298"></a>09298                   SUPPORTED_100baseT_Full |
<a name="l09299"></a>09299                   SUPPORTED_10baseT_Half |
<a name="l09300"></a>09300                   SUPPORTED_10baseT_Full |
<a name="l09301"></a>09301                   SUPPORTED_TP);
<a name="l09302"></a>09302         cmd-&gt;port = PORT_TP;
<a name="l09303"></a>09303     } <span class="keywordflow">else</span> {
<a name="l09304"></a>09304         cmd-&gt;supported |= SUPPORTED_FIBRE;
<a name="l09305"></a>09305         cmd-&gt;port = PORT_FIBRE;
<a name="l09306"></a>09306     }
<a name="l09307"></a>09307 
<a name="l09308"></a>09308     cmd-&gt;advertising = tp-&gt;link_config.advertising;
<a name="l09309"></a>09309     <span class="keywordflow">if</span> (netif_running(dev)) {
<a name="l09310"></a>09310         cmd-&gt;speed = tp-&gt;link_config.active_speed;
<a name="l09311"></a>09311         cmd-&gt;duplex = tp-&gt;link_config.active_duplex;
<a name="l09312"></a>09312     }
<a name="l09313"></a>09313     cmd-&gt;phy_address = tp-&gt;phy_addr;
<a name="l09314"></a>09314     cmd-&gt;transceiver = XCVR_INTERNAL;
<a name="l09315"></a>09315     cmd-&gt;autoneg = tp-&gt;link_config.autoneg;
<a name="l09316"></a>09316     cmd-&gt;maxtxpkt = 0;
<a name="l09317"></a>09317     cmd-&gt;maxrxpkt = 0;
<a name="l09318"></a>09318     <span class="keywordflow">return</span> 0;
<a name="l09319"></a>09319 }
<a name="l09320"></a>09320 
<a name="l09321"></a>09321 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_set_settings(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> ethtool_cmd *cmd)
<a name="l09322"></a>09322 {
<a name="l09323"></a>09323     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09324"></a>09324 
<a name="l09325"></a>09325     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB) {
<a name="l09326"></a>09326         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_CONNECTED))
<a name="l09327"></a>09327             <span class="keywordflow">return</span> -EAGAIN;
<a name="l09328"></a>09328         <span class="keywordflow">return</span> phy_ethtool_sset(tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR], cmd);
<a name="l09329"></a>09329     }
<a name="l09330"></a>09330 
<a name="l09331"></a>09331     <span class="keywordflow">if</span> (cmd-&gt;autoneg != AUTONEG_ENABLE &amp;&amp;
<a name="l09332"></a>09332         cmd-&gt;autoneg != AUTONEG_DISABLE)
<a name="l09333"></a>09333         <span class="keywordflow">return</span> -EINVAL;
<a name="l09334"></a>09334 
<a name="l09335"></a>09335     <span class="keywordflow">if</span> (cmd-&gt;autoneg == AUTONEG_DISABLE &amp;&amp;
<a name="l09336"></a>09336         cmd-&gt;duplex != DUPLEX_FULL &amp;&amp;
<a name="l09337"></a>09337         cmd-&gt;duplex != DUPLEX_HALF)
<a name="l09338"></a>09338         <span class="keywordflow">return</span> -EINVAL;
<a name="l09339"></a>09339 
<a name="l09340"></a>09340     <span class="keywordflow">if</span> (cmd-&gt;autoneg == AUTONEG_ENABLE) {
<a name="l09341"></a>09341         u32 mask = ADVERTISED_Autoneg |
<a name="l09342"></a>09342                ADVERTISED_Pause |
<a name="l09343"></a>09343                ADVERTISED_Asym_Pause;
<a name="l09344"></a>09344 
<a name="l09345"></a>09345         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLAG_10_100_ONLY))
<a name="l09346"></a>09346             mask |= ADVERTISED_1000baseT_Half |
<a name="l09347"></a>09347                 ADVERTISED_1000baseT_Full;
<a name="l09348"></a>09348 
<a name="l09349"></a>09349         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_ANY_SERDES))
<a name="l09350"></a>09350             mask |= ADVERTISED_100baseT_Half |
<a name="l09351"></a>09351                 ADVERTISED_100baseT_Full |
<a name="l09352"></a>09352                 ADVERTISED_10baseT_Half |
<a name="l09353"></a>09353                 ADVERTISED_10baseT_Full |
<a name="l09354"></a>09354                 ADVERTISED_TP;
<a name="l09355"></a>09355         <span class="keywordflow">else</span>
<a name="l09356"></a>09356             mask |= ADVERTISED_FIBRE;
<a name="l09357"></a>09357 
<a name="l09358"></a>09358         <span class="keywordflow">if</span> (cmd-&gt;advertising &amp; ~mask)
<a name="l09359"></a>09359             <span class="keywordflow">return</span> -EINVAL;
<a name="l09360"></a>09360 
<a name="l09361"></a>09361         mask &amp;= (ADVERTISED_1000baseT_Half |
<a name="l09362"></a>09362              ADVERTISED_1000baseT_Full |
<a name="l09363"></a>09363              ADVERTISED_100baseT_Half |
<a name="l09364"></a>09364              ADVERTISED_100baseT_Full |
<a name="l09365"></a>09365              ADVERTISED_10baseT_Half |
<a name="l09366"></a>09366              ADVERTISED_10baseT_Full);
<a name="l09367"></a>09367 
<a name="l09368"></a>09368         cmd-&gt;advertising &amp;= mask;
<a name="l09369"></a>09369     } <span class="keywordflow">else</span> {
<a name="l09370"></a>09370         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_ANY_SERDES) {
<a name="l09371"></a>09371             <span class="keywordflow">if</span> (cmd-&gt;speed != SPEED_1000)
<a name="l09372"></a>09372                 <span class="keywordflow">return</span> -EINVAL;
<a name="l09373"></a>09373 
<a name="l09374"></a>09374             <span class="keywordflow">if</span> (cmd-&gt;duplex != DUPLEX_FULL)
<a name="l09375"></a>09375                 <span class="keywordflow">return</span> -EINVAL;
<a name="l09376"></a>09376         } <span class="keywordflow">else</span> {
<a name="l09377"></a>09377             <span class="keywordflow">if</span> (cmd-&gt;speed != SPEED_100 &amp;&amp;
<a name="l09378"></a>09378                 cmd-&gt;speed != SPEED_10)
<a name="l09379"></a>09379                 <span class="keywordflow">return</span> -EINVAL;
<a name="l09380"></a>09380         }
<a name="l09381"></a>09381     }
<a name="l09382"></a>09382 
<a name="l09383"></a>09383     tg3_full_lock(tp, 0);
<a name="l09384"></a>09384 
<a name="l09385"></a>09385     tp-&gt;link_config.autoneg = cmd-&gt;autoneg;
<a name="l09386"></a>09386     <span class="keywordflow">if</span> (cmd-&gt;autoneg == AUTONEG_ENABLE) {
<a name="l09387"></a>09387         tp-&gt;link_config.advertising = (cmd-&gt;advertising |
<a name="l09388"></a>09388                           ADVERTISED_Autoneg);
<a name="l09389"></a>09389         tp-&gt;link_config.speed = SPEED_INVALID;
<a name="l09390"></a>09390         tp-&gt;link_config.duplex = DUPLEX_INVALID;
<a name="l09391"></a>09391     } <span class="keywordflow">else</span> {
<a name="l09392"></a>09392         tp-&gt;link_config.advertising = 0;
<a name="l09393"></a>09393         tp-&gt;link_config.speed = cmd-&gt;speed;
<a name="l09394"></a>09394         tp-&gt;link_config.duplex = cmd-&gt;duplex;
<a name="l09395"></a>09395     }
<a name="l09396"></a>09396 
<a name="l09397"></a>09397     tp-&gt;link_config.orig_speed = tp-&gt;link_config.speed;
<a name="l09398"></a>09398     tp-&gt;link_config.orig_duplex = tp-&gt;link_config.duplex;
<a name="l09399"></a>09399     tp-&gt;link_config.orig_autoneg = tp-&gt;link_config.autoneg;
<a name="l09400"></a>09400 
<a name="l09401"></a>09401     <span class="keywordflow">if</span> (netif_running(dev))
<a name="l09402"></a>09402         tg3_setup_phy(tp, 1);
<a name="l09403"></a>09403 
<a name="l09404"></a>09404     tg3_full_unlock(tp);
<a name="l09405"></a>09405 
<a name="l09406"></a>09406     <span class="keywordflow">return</span> 0;
<a name="l09407"></a>09407 }
<a name="l09408"></a>09408 
<a name="l09409"></a>09409 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_get_drvinfo(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> ethtool_drvinfo *info)
<a name="l09410"></a>09410 {
<a name="l09411"></a>09411     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09412"></a>09412 
<a name="l09413"></a>09413     strcpy(info-&gt;driver, DRV_MODULE_NAME);
<a name="l09414"></a>09414     strcpy(info-&gt;version, DRV_MODULE_VERSION);
<a name="l09415"></a>09415     strcpy(info-&gt;fw_version, tp-&gt;fw_ver);
<a name="l09416"></a>09416     strcpy(info-&gt;bus_info, pci_name(tp-&gt;pdev));
<a name="l09417"></a>09417 }
<a name="l09418"></a>09418 
<a name="l09419"></a>09419 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_get_wol(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> <a class="code" href="structethtool__wolinfo.html">ethtool_wolinfo</a> *wol)
<a name="l09420"></a>09420 {
<a name="l09421"></a>09421     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09422"></a>09422 
<a name="l09423"></a>09423     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_WOL_CAP) &amp;&amp;
<a name="l09424"></a>09424         device_can_wakeup(&amp;tp-&gt;pdev-&gt;dev))
<a name="l09425"></a>09425         wol-&gt;supported = WAKE_MAGIC;
<a name="l09426"></a>09426     <span class="keywordflow">else</span>
<a name="l09427"></a>09427         wol-&gt;supported = 0;
<a name="l09428"></a>09428     wol-&gt;wolopts = 0;
<a name="l09429"></a>09429     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_WOL_ENABLE) &amp;&amp;
<a name="l09430"></a>09430         device_can_wakeup(&amp;tp-&gt;pdev-&gt;dev))
<a name="l09431"></a>09431         wol-&gt;wolopts = WAKE_MAGIC;
<a name="l09432"></a>09432     memset(&amp;wol-&gt;sopass, 0, <span class="keyword">sizeof</span>(wol-&gt;sopass));
<a name="l09433"></a>09433 }
<a name="l09434"></a>09434 
<a name="l09435"></a>09435 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_set_wol(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> <a class="code" href="structethtool__wolinfo.html">ethtool_wolinfo</a> *wol)
<a name="l09436"></a>09436 {
<a name="l09437"></a>09437     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09438"></a>09438     <span class="keyword">struct </span><a class="code" href="structdevice.html">device</a> *dp = &amp;tp-&gt;pdev-&gt;dev;
<a name="l09439"></a>09439 
<a name="l09440"></a>09440     <span class="keywordflow">if</span> (wol-&gt;wolopts &amp; ~WAKE_MAGIC)
<a name="l09441"></a>09441         <span class="keywordflow">return</span> -EINVAL;
<a name="l09442"></a>09442     <span class="keywordflow">if</span> ((wol-&gt;wolopts &amp; WAKE_MAGIC) &amp;&amp;
<a name="l09443"></a>09443         !((tp-&gt;tg3_flags &amp; TG3_FLAG_WOL_CAP) &amp;&amp; device_can_wakeup(dp)))
<a name="l09444"></a>09444         <span class="keywordflow">return</span> -EINVAL;
<a name="l09445"></a>09445 
<a name="l09446"></a>09446     spin_lock_bh(&amp;tp-&gt;lock);
<a name="l09447"></a>09447     <span class="keywordflow">if</span> (wol-&gt;wolopts &amp; WAKE_MAGIC) {
<a name="l09448"></a>09448         tp-&gt;tg3_flags |= TG3_FLAG_WOL_ENABLE;
<a name="l09449"></a>09449         device_set_wakeup_enable(dp, <span class="keyword">true</span>);
<a name="l09450"></a>09450     } <span class="keywordflow">else</span> {
<a name="l09451"></a>09451         tp-&gt;tg3_flags &amp;= ~TG3_FLAG_WOL_ENABLE;
<a name="l09452"></a>09452         device_set_wakeup_enable(dp, <span class="keyword">false</span>);
<a name="l09453"></a>09453     }
<a name="l09454"></a>09454     spin_unlock_bh(&amp;tp-&gt;lock);
<a name="l09455"></a>09455 
<a name="l09456"></a>09456     <span class="keywordflow">return</span> 0;
<a name="l09457"></a>09457 }
<a name="l09458"></a>09458 
<a name="l09459"></a>09459 <span class="keyword">static</span> u32 tg3_get_msglevel(<span class="keyword">struct</span> net_device *dev)
<a name="l09460"></a>09460 {
<a name="l09461"></a>09461     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09462"></a>09462     <span class="keywordflow">return</span> tp-&gt;msg_enable;
<a name="l09463"></a>09463 }
<a name="l09464"></a>09464 
<a name="l09465"></a>09465 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_set_msglevel(<span class="keyword">struct</span> net_device *dev, u32 value)
<a name="l09466"></a>09466 {
<a name="l09467"></a>09467     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09468"></a>09468     tp-&gt;msg_enable = value;
<a name="l09469"></a>09469 }
<a name="l09470"></a>09470 
<a name="l09471"></a>09471 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_set_tso(<span class="keyword">struct</span> net_device *dev, u32 value)
<a name="l09472"></a>09472 {
<a name="l09473"></a>09473     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09474"></a>09474 
<a name="l09475"></a>09475     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_TSO_CAPABLE)) {
<a name="l09476"></a>09476         <span class="keywordflow">if</span> (value)
<a name="l09477"></a>09477             <span class="keywordflow">return</span> -EINVAL;
<a name="l09478"></a>09478         <span class="keywordflow">return</span> 0;
<a name="l09479"></a>09479     }
<a name="l09480"></a>09480     <span class="keywordflow">if</span> ((dev-&gt;features &amp; NETIF_F_IPV6_CSUM) &amp;&amp;
<a name="l09481"></a>09481         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_HW_TSO_2)) {
<a name="l09482"></a>09482         <span class="keywordflow">if</span> (value) {
<a name="l09483"></a>09483             dev-&gt;features |= NETIF_F_TSO6;
<a name="l09484"></a>09484             <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5761 ||
<a name="l09485"></a>09485                 (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5784 &amp;&amp;
<a name="l09486"></a>09486                  GET_CHIP_REV(tp-&gt;pci_chip_rev_id) != CHIPREV_5784_AX) ||
<a name="l09487"></a>09487                 GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785 ||
<a name="l09488"></a>09488                 GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780 ||
<a name="l09489"></a>09489                 GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717)
<a name="l09490"></a>09490                 dev-&gt;features |= NETIF_F_TSO_ECN;
<a name="l09491"></a>09491         } <span class="keywordflow">else</span>
<a name="l09492"></a>09492             dev-&gt;features &amp;= ~(NETIF_F_TSO6 | NETIF_F_TSO_ECN);
<a name="l09493"></a>09493     }
<a name="l09494"></a>09494     <span class="keywordflow">return</span> ethtool_op_set_tso(dev, value);
<a name="l09495"></a>09495 }
<a name="l09496"></a>09496 
<a name="l09497"></a>09497 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_nway_reset(<span class="keyword">struct</span> net_device *dev)
<a name="l09498"></a>09498 {
<a name="l09499"></a>09499     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09500"></a>09500     <span class="keywordtype">int</span> r;
<a name="l09501"></a>09501 
<a name="l09502"></a>09502     <span class="keywordflow">if</span> (!netif_running(dev))
<a name="l09503"></a>09503         <span class="keywordflow">return</span> -EAGAIN;
<a name="l09504"></a>09504 
<a name="l09505"></a>09505     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES)
<a name="l09506"></a>09506         <span class="keywordflow">return</span> -EINVAL;
<a name="l09507"></a>09507 
<a name="l09508"></a>09508     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB) {
<a name="l09509"></a>09509         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_CONNECTED))
<a name="l09510"></a>09510             <span class="keywordflow">return</span> -EAGAIN;
<a name="l09511"></a>09511         r = phy_start_aneg(tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR]);
<a name="l09512"></a>09512     } <span class="keywordflow">else</span> {
<a name="l09513"></a>09513         u32 bmcr;
<a name="l09514"></a>09514 
<a name="l09515"></a>09515         spin_lock_bh(&amp;tp-&gt;lock);
<a name="l09516"></a>09516         r = -EINVAL;
<a name="l09517"></a>09517         tg3_readphy(tp, MII_BMCR, &amp;bmcr);
<a name="l09518"></a>09518         <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_BMCR, &amp;bmcr) &amp;&amp;
<a name="l09519"></a>09519             ((bmcr &amp; BMCR_ANENABLE) ||
<a name="l09520"></a>09520              (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PARALLEL_DETECT))) {
<a name="l09521"></a>09521             tg3_writephy(tp, MII_BMCR, bmcr | BMCR_ANRESTART |
<a name="l09522"></a>09522                            BMCR_ANENABLE);
<a name="l09523"></a>09523             r = 0;
<a name="l09524"></a>09524         }
<a name="l09525"></a>09525         spin_unlock_bh(&amp;tp-&gt;lock);
<a name="l09526"></a>09526     }
<a name="l09527"></a>09527 
<a name="l09528"></a>09528     <span class="keywordflow">return</span> r;
<a name="l09529"></a>09529 }
<a name="l09530"></a>09530 
<a name="l09531"></a>09531 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_get_ringparam(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> ethtool_ringparam *ering)
<a name="l09532"></a>09532 {
<a name="l09533"></a>09533     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09534"></a>09534 
<a name="l09535"></a>09535     ering-&gt;rx_max_pending = TG3_RX_RING_SIZE - 1;
<a name="l09536"></a>09536     ering-&gt;rx_mini_max_pending = 0;
<a name="l09537"></a>09537     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_RING_ENABLE)
<a name="l09538"></a>09538         ering-&gt;rx_jumbo_max_pending = TG3_RX_JUMBO_RING_SIZE - 1;
<a name="l09539"></a>09539     <span class="keywordflow">else</span>
<a name="l09540"></a>09540         ering-&gt;rx_jumbo_max_pending = 0;
<a name="l09541"></a>09541 
<a name="l09542"></a>09542     ering-&gt;tx_max_pending = TG3_TX_RING_SIZE - 1;
<a name="l09543"></a>09543 
<a name="l09544"></a>09544     ering-&gt;rx_pending = tp-&gt;rx_pending;
<a name="l09545"></a>09545     ering-&gt;rx_mini_pending = 0;
<a name="l09546"></a>09546     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_JUMBO_RING_ENABLE)
<a name="l09547"></a>09547         ering-&gt;rx_jumbo_pending = tp-&gt;rx_jumbo_pending;
<a name="l09548"></a>09548     <span class="keywordflow">else</span>
<a name="l09549"></a>09549         ering-&gt;rx_jumbo_pending = 0;
<a name="l09550"></a>09550 
<a name="l09551"></a>09551     ering-&gt;tx_pending = tp-&gt;napi[0].tx_pending;
<a name="l09552"></a>09552 }
<a name="l09553"></a>09553 
<a name="l09554"></a>09554 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_set_ringparam(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> ethtool_ringparam *ering)
<a name="l09555"></a>09555 {
<a name="l09556"></a>09556     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09557"></a>09557     <span class="keywordtype">int</span> i, irq_sync = 0, err = 0;
<a name="l09558"></a>09558 
<a name="l09559"></a>09559     <span class="keywordflow">if</span> ((ering-&gt;rx_pending &gt; TG3_RX_RING_SIZE - 1) ||
<a name="l09560"></a>09560         (ering-&gt;rx_jumbo_pending &gt; TG3_RX_JUMBO_RING_SIZE - 1) ||
<a name="l09561"></a>09561         (ering-&gt;tx_pending &gt; TG3_TX_RING_SIZE - 1) ||
<a name="l09562"></a>09562         (ering-&gt;tx_pending &lt;= MAX_SKB_FRAGS) ||
<a name="l09563"></a>09563         ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_TSO_BUG) &amp;&amp;
<a name="l09564"></a>09564          (ering-&gt;tx_pending &lt;= (MAX_SKB_FRAGS * 3))))
<a name="l09565"></a>09565         <span class="keywordflow">return</span> -EINVAL;
<a name="l09566"></a>09566 
<a name="l09567"></a>09567     <span class="keywordflow">if</span> (netif_running(dev)) {
<a name="l09568"></a>09568         tg3_phy_stop(tp);
<a name="l09569"></a>09569         tg3_netif_stop(tp);
<a name="l09570"></a>09570         irq_sync = 1;
<a name="l09571"></a>09571     }
<a name="l09572"></a>09572 
<a name="l09573"></a>09573     tg3_full_lock(tp, irq_sync);
<a name="l09574"></a>09574 
<a name="l09575"></a>09575     tp-&gt;rx_pending = ering-&gt;rx_pending;
<a name="l09576"></a>09576 
<a name="l09577"></a>09577     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_MAX_RXPEND_64) &amp;&amp;
<a name="l09578"></a>09578         tp-&gt;rx_pending &gt; 63)
<a name="l09579"></a>09579         tp-&gt;rx_pending = 63;
<a name="l09580"></a>09580     tp-&gt;rx_jumbo_pending = ering-&gt;rx_jumbo_pending;
<a name="l09581"></a>09581 
<a name="l09582"></a>09582     <span class="keywordflow">for</span> (i = 0; i &lt; TG3_IRQ_MAX_VECS; i++)
<a name="l09583"></a>09583         tp-&gt;napi[i].tx_pending = ering-&gt;tx_pending;
<a name="l09584"></a>09584 
<a name="l09585"></a>09585     if (netif_running(dev)) {
<a name="l09586"></a>09586         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
<a name="l09587"></a>09587         err = tg3_restart_hw(tp, 1);
<a name="l09588"></a>09588         <span class="keywordflow">if</span> (!err)
<a name="l09589"></a>09589             tg3_netif_start(tp);
<a name="l09590"></a>09590     }
<a name="l09591"></a>09591 
<a name="l09592"></a>09592     tg3_full_unlock(tp);
<a name="l09593"></a>09593 
<a name="l09594"></a>09594     <span class="keywordflow">if</span> (irq_sync &amp;&amp; !err)
<a name="l09595"></a>09595         tg3_phy_start(tp);
<a name="l09596"></a>09596 
<a name="l09597"></a>09597     <span class="keywordflow">return</span> err;
<a name="l09598"></a>09598 }
<a name="l09599"></a>09599 
<a name="l09600"></a>09600 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_get_pauseparam(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> ethtool_pauseparam *epause)
<a name="l09601"></a>09601 {
<a name="l09602"></a>09602     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09603"></a>09603 
<a name="l09604"></a>09604     epause-&gt;autoneg = (tp-&gt;tg3_flags &amp; TG3_FLAG_PAUSE_AUTONEG) != 0;
<a name="l09605"></a>09605 
<a name="l09606"></a>09606     <span class="keywordflow">if</span> (tp-&gt;link_config.active_flowctrl &amp; FLOW_CTRL_RX)
<a name="l09607"></a>09607         epause-&gt;rx_pause = 1;
<a name="l09608"></a>09608     <span class="keywordflow">else</span>
<a name="l09609"></a>09609         epause-&gt;rx_pause = 0;
<a name="l09610"></a>09610 
<a name="l09611"></a>09611     <span class="keywordflow">if</span> (tp-&gt;link_config.active_flowctrl &amp; FLOW_CTRL_TX)
<a name="l09612"></a>09612         epause-&gt;tx_pause = 1;
<a name="l09613"></a>09613     <span class="keywordflow">else</span>
<a name="l09614"></a>09614         epause-&gt;tx_pause = 0;
<a name="l09615"></a>09615 }
<a name="l09616"></a>09616 
<a name="l09617"></a>09617 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_set_pauseparam(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> ethtool_pauseparam *epause)
<a name="l09618"></a>09618 {
<a name="l09619"></a>09619     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09620"></a>09620     <span class="keywordtype">int</span> err = 0;
<a name="l09621"></a>09621 
<a name="l09622"></a>09622     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB) {
<a name="l09623"></a>09623         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_CONNECTED))
<a name="l09624"></a>09624             <span class="keywordflow">return</span> -EAGAIN;
<a name="l09625"></a>09625 
<a name="l09626"></a>09626         <span class="keywordflow">if</span> (epause-&gt;autoneg) {
<a name="l09627"></a>09627             u32 newadv;
<a name="l09628"></a>09628             <span class="keyword">struct </span>phy_device *phydev;
<a name="l09629"></a>09629 
<a name="l09630"></a>09630             phydev = tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR];
<a name="l09631"></a>09631 
<a name="l09632"></a>09632             <span class="keywordflow">if</span> (epause-&gt;rx_pause) {
<a name="l09633"></a>09633                 <span class="keywordflow">if</span> (epause-&gt;tx_pause)
<a name="l09634"></a>09634                     newadv = ADVERTISED_Pause;
<a name="l09635"></a>09635                 <span class="keywordflow">else</span>
<a name="l09636"></a>09636                     newadv = ADVERTISED_Pause |
<a name="l09637"></a>09637                          ADVERTISED_Asym_Pause;
<a name="l09638"></a>09638             } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (epause-&gt;tx_pause) {
<a name="l09639"></a>09639                 newadv = ADVERTISED_Asym_Pause;
<a name="l09640"></a>09640             } <span class="keywordflow">else</span>
<a name="l09641"></a>09641                 newadv = 0;
<a name="l09642"></a>09642 
<a name="l09643"></a>09643             <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_CONNECTED) {
<a name="l09644"></a>09644                 u32 oldadv = phydev-&gt;advertising &amp;
<a name="l09645"></a>09645                          (ADVERTISED_Pause |
<a name="l09646"></a>09646                           ADVERTISED_Asym_Pause);
<a name="l09647"></a>09647                 <span class="keywordflow">if</span> (oldadv != newadv) {
<a name="l09648"></a>09648                     phydev-&gt;advertising &amp;=
<a name="l09649"></a>09649                         ~(ADVERTISED_Pause |
<a name="l09650"></a>09650                           ADVERTISED_Asym_Pause);
<a name="l09651"></a>09651                     phydev-&gt;advertising |= newadv;
<a name="l09652"></a>09652                     err = phy_start_aneg(phydev);
<a name="l09653"></a>09653                 }
<a name="l09654"></a>09654             } <span class="keywordflow">else</span> {
<a name="l09655"></a>09655                 tp-&gt;link_config.advertising &amp;=
<a name="l09656"></a>09656                         ~(ADVERTISED_Pause |
<a name="l09657"></a>09657                           ADVERTISED_Asym_Pause);
<a name="l09658"></a>09658                 tp-&gt;link_config.advertising |= newadv;
<a name="l09659"></a>09659             }
<a name="l09660"></a>09660         } <span class="keywordflow">else</span> {
<a name="l09661"></a>09661             <span class="keywordflow">if</span> (epause-&gt;rx_pause)
<a name="l09662"></a>09662                 tp-&gt;link_config.flowctrl |= FLOW_CTRL_RX;
<a name="l09663"></a>09663             <span class="keywordflow">else</span>
<a name="l09664"></a>09664                 tp-&gt;link_config.flowctrl &amp;= ~FLOW_CTRL_RX;
<a name="l09665"></a>09665 
<a name="l09666"></a>09666             <span class="keywordflow">if</span> (epause-&gt;tx_pause)
<a name="l09667"></a>09667                 tp-&gt;link_config.flowctrl |= FLOW_CTRL_TX;
<a name="l09668"></a>09668             <span class="keywordflow">else</span>
<a name="l09669"></a>09669                 tp-&gt;link_config.flowctrl &amp;= ~FLOW_CTRL_TX;
<a name="l09670"></a>09670 
<a name="l09671"></a>09671             <span class="keywordflow">if</span> (netif_running(dev))
<a name="l09672"></a>09672                 tg3_setup_flow_control(tp, 0, 0);
<a name="l09673"></a>09673         }
<a name="l09674"></a>09674     } <span class="keywordflow">else</span> {
<a name="l09675"></a>09675         <span class="keywordtype">int</span> irq_sync = 0;
<a name="l09676"></a>09676 
<a name="l09677"></a>09677         <span class="keywordflow">if</span> (netif_running(dev)) {
<a name="l09678"></a>09678             tg3_netif_stop(tp);
<a name="l09679"></a>09679             irq_sync = 1;
<a name="l09680"></a>09680         }
<a name="l09681"></a>09681 
<a name="l09682"></a>09682         tg3_full_lock(tp, irq_sync);
<a name="l09683"></a>09683 
<a name="l09684"></a>09684         <span class="keywordflow">if</span> (epause-&gt;autoneg)
<a name="l09685"></a>09685             tp-&gt;tg3_flags |= TG3_FLAG_PAUSE_AUTONEG;
<a name="l09686"></a>09686         <span class="keywordflow">else</span>
<a name="l09687"></a>09687             tp-&gt;tg3_flags &amp;= ~TG3_FLAG_PAUSE_AUTONEG;
<a name="l09688"></a>09688         <span class="keywordflow">if</span> (epause-&gt;rx_pause)
<a name="l09689"></a>09689             tp-&gt;link_config.flowctrl |= FLOW_CTRL_RX;
<a name="l09690"></a>09690         <span class="keywordflow">else</span>
<a name="l09691"></a>09691             tp-&gt;link_config.flowctrl &amp;= ~FLOW_CTRL_RX;
<a name="l09692"></a>09692         <span class="keywordflow">if</span> (epause-&gt;tx_pause)
<a name="l09693"></a>09693             tp-&gt;link_config.flowctrl |= FLOW_CTRL_TX;
<a name="l09694"></a>09694         <span class="keywordflow">else</span>
<a name="l09695"></a>09695             tp-&gt;link_config.flowctrl &amp;= ~FLOW_CTRL_TX;
<a name="l09696"></a>09696 
<a name="l09697"></a>09697         <span class="keywordflow">if</span> (netif_running(dev)) {
<a name="l09698"></a>09698             tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
<a name="l09699"></a>09699             err = tg3_restart_hw(tp, 1);
<a name="l09700"></a>09700             <span class="keywordflow">if</span> (!err)
<a name="l09701"></a>09701                 tg3_netif_start(tp);
<a name="l09702"></a>09702         }
<a name="l09703"></a>09703 
<a name="l09704"></a>09704         tg3_full_unlock(tp);
<a name="l09705"></a>09705     }
<a name="l09706"></a>09706 
<a name="l09707"></a>09707     <span class="keywordflow">return</span> err;
<a name="l09708"></a>09708 }
<a name="l09709"></a>09709 
<a name="l09710"></a>09710 <span class="keyword">static</span> u32 tg3_get_rx_csum(<span class="keyword">struct</span> net_device *dev)
<a name="l09711"></a>09711 {
<a name="l09712"></a>09712     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09713"></a>09713     <span class="keywordflow">return</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_RX_CHECKSUMS) != 0;
<a name="l09714"></a>09714 }
<a name="l09715"></a>09715 
<a name="l09716"></a>09716 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_set_rx_csum(<span class="keyword">struct</span> net_device *dev, u32 data)
<a name="l09717"></a>09717 {
<a name="l09718"></a>09718     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09719"></a>09719 
<a name="l09720"></a>09720     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_BROKEN_CHECKSUMS) {
<a name="l09721"></a>09721         <span class="keywordflow">if</span> (data != 0)
<a name="l09722"></a>09722             <span class="keywordflow">return</span> -EINVAL;
<a name="l09723"></a>09723         <span class="keywordflow">return</span> 0;
<a name="l09724"></a>09724     }
<a name="l09725"></a>09725 
<a name="l09726"></a>09726     spin_lock_bh(&amp;tp-&gt;lock);
<a name="l09727"></a>09727     <span class="keywordflow">if</span> (data)
<a name="l09728"></a>09728         tp-&gt;tg3_flags |= TG3_FLAG_RX_CHECKSUMS;
<a name="l09729"></a>09729     <span class="keywordflow">else</span>
<a name="l09730"></a>09730         tp-&gt;tg3_flags &amp;= ~TG3_FLAG_RX_CHECKSUMS;
<a name="l09731"></a>09731     spin_unlock_bh(&amp;tp-&gt;lock);
<a name="l09732"></a>09732 
<a name="l09733"></a>09733     <span class="keywordflow">return</span> 0;
<a name="l09734"></a>09734 }
<a name="l09735"></a>09735 
<a name="l09736"></a>09736 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_set_tx_csum(<span class="keyword">struct</span> net_device *dev, u32 data)
<a name="l09737"></a>09737 {
<a name="l09738"></a>09738     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09739"></a>09739 
<a name="l09740"></a>09740     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_BROKEN_CHECKSUMS) {
<a name="l09741"></a>09741         <span class="keywordflow">if</span> (data != 0)
<a name="l09742"></a>09742             <span class="keywordflow">return</span> -EINVAL;
<a name="l09743"></a>09743         <span class="keywordflow">return</span> 0;
<a name="l09744"></a>09744     }
<a name="l09745"></a>09745 
<a name="l09746"></a>09746     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_5755_PLUS)
<a name="l09747"></a>09747         ethtool_op_set_tx_ipv6_csum(dev, data);
<a name="l09748"></a>09748     <span class="keywordflow">else</span>
<a name="l09749"></a>09749         ethtool_op_set_tx_csum(dev, data);
<a name="l09750"></a>09750 
<a name="l09751"></a>09751     <span class="keywordflow">return</span> 0;
<a name="l09752"></a>09752 }
<a name="l09753"></a>09753 
<a name="l09754"></a>09754 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_get_sset_count (<span class="keyword">struct</span> net_device *dev, <span class="keywordtype">int</span> sset)
<a name="l09755"></a>09755 {
<a name="l09756"></a>09756     <span class="keywordflow">switch</span> (sset) {
<a name="l09757"></a>09757     <span class="keywordflow">case</span> ETH_SS_TEST:
<a name="l09758"></a>09758         <span class="keywordflow">return</span> TG3_NUM_TEST;
<a name="l09759"></a>09759     <span class="keywordflow">case</span> ETH_SS_STATS:
<a name="l09760"></a>09760         <span class="keywordflow">return</span> TG3_NUM_STATS;
<a name="l09761"></a>09761     <span class="keywordflow">default</span>:
<a name="l09762"></a>09762         <span class="keywordflow">return</span> -EOPNOTSUPP;
<a name="l09763"></a>09763     }
<a name="l09764"></a>09764 }
<a name="l09765"></a>09765 
<a name="l09766"></a>09766 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_get_strings (<span class="keyword">struct</span> net_device *dev, u32 stringset, u8 *buf)
<a name="l09767"></a>09767 {
<a name="l09768"></a>09768     <span class="keywordflow">switch</span> (stringset) {
<a name="l09769"></a>09769     <span class="keywordflow">case</span> ETH_SS_STATS:
<a name="l09770"></a>09770         memcpy(buf, &amp;ethtool_stats_keys, <span class="keyword">sizeof</span>(ethtool_stats_keys));
<a name="l09771"></a>09771         <span class="keywordflow">break</span>;
<a name="l09772"></a>09772     <span class="keywordflow">case</span> ETH_SS_TEST:
<a name="l09773"></a>09773         memcpy(buf, &amp;ethtool_test_keys, <span class="keyword">sizeof</span>(ethtool_test_keys));
<a name="l09774"></a>09774         <span class="keywordflow">break</span>;
<a name="l09775"></a>09775     <span class="keywordflow">default</span>:
<a name="l09776"></a>09776         WARN_ON(1); <span class="comment">/* we need a WARN() */</span>
<a name="l09777"></a>09777         <span class="keywordflow">break</span>;
<a name="l09778"></a>09778     }
<a name="l09779"></a>09779 }
<a name="l09780"></a>09780 
<a name="l09781"></a>09781 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_phys_id(<span class="keyword">struct</span> net_device *dev, u32 data)
<a name="l09782"></a>09782 {
<a name="l09783"></a>09783     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09784"></a>09784     <span class="keywordtype">int</span> i;
<a name="l09785"></a>09785 
<a name="l09786"></a>09786     <span class="keywordflow">if</span> (!netif_running(tp-&gt;dev))
<a name="l09787"></a>09787         <span class="keywordflow">return</span> -EAGAIN;
<a name="l09788"></a>09788 
<a name="l09789"></a>09789     <span class="keywordflow">if</span> (data == 0)
<a name="l09790"></a>09790         data = UINT_MAX / 2;
<a name="l09791"></a>09791 
<a name="l09792"></a>09792     <span class="keywordflow">for</span> (i = 0; i &lt; (data * 2); i++) {
<a name="l09793"></a>09793         <span class="keywordflow">if</span> ((i % 2) == 0)
<a name="l09794"></a>09794             tw32(MAC_LED_CTRL, LED_CTRL_LNKLED_OVERRIDE |
<a name="l09795"></a>09795                        LED_CTRL_1000MBPS_ON |
<a name="l09796"></a>09796                        LED_CTRL_100MBPS_ON |
<a name="l09797"></a>09797                        LED_CTRL_10MBPS_ON |
<a name="l09798"></a>09798                        LED_CTRL_TRAFFIC_OVERRIDE |
<a name="l09799"></a>09799                        LED_CTRL_TRAFFIC_BLINK |
<a name="l09800"></a>09800                        LED_CTRL_TRAFFIC_LED);
<a name="l09801"></a>09801 
<a name="l09802"></a>09802         <span class="keywordflow">else</span>
<a name="l09803"></a>09803             tw32(MAC_LED_CTRL, LED_CTRL_LNKLED_OVERRIDE |
<a name="l09804"></a>09804                        LED_CTRL_TRAFFIC_OVERRIDE);
<a name="l09805"></a>09805 
<a name="l09806"></a>09806         <span class="keywordflow">if</span> (msleep_interruptible(500))
<a name="l09807"></a>09807             <span class="keywordflow">break</span>;
<a name="l09808"></a>09808     }
<a name="l09809"></a>09809     tw32(MAC_LED_CTRL, tp-&gt;led_ctrl);
<a name="l09810"></a>09810     <span class="keywordflow">return</span> 0;
<a name="l09811"></a>09811 }
<a name="l09812"></a>09812 
<a name="l09813"></a>09813 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_get_ethtool_stats (<span class="keyword">struct</span> net_device *dev,
<a name="l09814"></a>09814                    <span class="keyword">struct</span> <a class="code" href="structethtool__stats.html">ethtool_stats</a> *estats, u64 *tmp_stats)
<a name="l09815"></a>09815 {
<a name="l09816"></a>09816     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l09817"></a>09817     memcpy(tmp_stats, tg3_get_estats(tp), <span class="keyword">sizeof</span>(tp-&gt;estats));
<a name="l09818"></a>09818 }
<a name="l09819"></a>09819 
<a name="l09820"></a>09820 <span class="preprocessor">#define NVRAM_TEST_SIZE 0x100</span>
<a name="l09821"></a>09821 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_SELFBOOT_FORMAT1_0_SIZE   0x14</span>
<a name="l09822"></a>09822 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_SELFBOOT_FORMAT1_2_SIZE   0x18</span>
<a name="l09823"></a>09823 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_SELFBOOT_FORMAT1_3_SIZE   0x1c</span>
<a name="l09824"></a>09824 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_SELFBOOT_HW_SIZE 0x20</span>
<a name="l09825"></a>09825 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_SELFBOOT_DATA_SIZE 0x1c</span>
<a name="l09826"></a>09826 <span class="preprocessor"></span>
<a name="l09827"></a>09827 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_test_nvram(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l09828"></a>09828 {
<a name="l09829"></a>09829     u32 csum, magic;
<a name="l09830"></a>09830     __be32 *buf;
<a name="l09831"></a>09831     <span class="keywordtype">int</span> i, j, k, err = 0, size;
<a name="l09832"></a>09832 
<a name="l09833"></a>09833     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_NO_NVRAM)
<a name="l09834"></a>09834         <span class="keywordflow">return</span> 0;
<a name="l09835"></a>09835 
<a name="l09836"></a>09836     <span class="keywordflow">if</span> (tg3_nvram_read(tp, 0, &amp;magic) != 0)
<a name="l09837"></a>09837         <span class="keywordflow">return</span> -EIO;
<a name="l09838"></a>09838 
<a name="l09839"></a>09839     <span class="keywordflow">if</span> (magic == TG3_EEPROM_MAGIC)
<a name="l09840"></a>09840         size = NVRAM_TEST_SIZE;
<a name="l09841"></a>09841     <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((magic &amp; TG3_EEPROM_MAGIC_FW_MSK) == TG3_EEPROM_MAGIC_FW) {
<a name="l09842"></a>09842         <span class="keywordflow">if</span> ((magic &amp; TG3_EEPROM_SB_FORMAT_MASK) ==
<a name="l09843"></a>09843             TG3_EEPROM_SB_FORMAT_1) {
<a name="l09844"></a>09844             <span class="keywordflow">switch</span> (magic &amp; TG3_EEPROM_SB_REVISION_MASK) {
<a name="l09845"></a>09845             <span class="keywordflow">case</span> TG3_EEPROM_SB_REVISION_0:
<a name="l09846"></a>09846                 size = NVRAM_SELFBOOT_FORMAT1_0_SIZE;
<a name="l09847"></a>09847                 <span class="keywordflow">break</span>;
<a name="l09848"></a>09848             <span class="keywordflow">case</span> TG3_EEPROM_SB_REVISION_2:
<a name="l09849"></a>09849                 size = NVRAM_SELFBOOT_FORMAT1_2_SIZE;
<a name="l09850"></a>09850                 <span class="keywordflow">break</span>;
<a name="l09851"></a>09851             <span class="keywordflow">case</span> TG3_EEPROM_SB_REVISION_3:
<a name="l09852"></a>09852                 size = NVRAM_SELFBOOT_FORMAT1_3_SIZE;
<a name="l09853"></a>09853                 <span class="keywordflow">break</span>;
<a name="l09854"></a>09854             <span class="keywordflow">default</span>:
<a name="l09855"></a>09855                 <span class="keywordflow">return</span> 0;
<a name="l09856"></a>09856             }
<a name="l09857"></a>09857         } <span class="keywordflow">else</span>
<a name="l09858"></a>09858             <span class="keywordflow">return</span> 0;
<a name="l09859"></a>09859     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((magic &amp; TG3_EEPROM_MAGIC_HW_MSK) == TG3_EEPROM_MAGIC_HW)
<a name="l09860"></a>09860         size = NVRAM_SELFBOOT_HW_SIZE;
<a name="l09861"></a>09861     <span class="keywordflow">else</span>
<a name="l09862"></a>09862         <span class="keywordflow">return</span> -EIO;
<a name="l09863"></a>09863 
<a name="l09864"></a>09864     buf = kmalloc(size, GFP_KERNEL);
<a name="l09865"></a>09865     <span class="keywordflow">if</span> (buf == NULL)
<a name="l09866"></a>09866         <span class="keywordflow">return</span> -ENOMEM;
<a name="l09867"></a>09867 
<a name="l09868"></a>09868     err = -EIO;
<a name="l09869"></a>09869     <span class="keywordflow">for</span> (i = 0, j = 0; i &lt; size; i += 4, j++) {
<a name="l09870"></a>09870         err = tg3_nvram_read_be32(tp, i, &amp;buf[j]);
<a name="l09871"></a>09871         <span class="keywordflow">if</span> (err)
<a name="l09872"></a>09872             <span class="keywordflow">break</span>;
<a name="l09873"></a>09873     }
<a name="l09874"></a>09874     <span class="keywordflow">if</span> (i &lt; size)
<a name="l09875"></a>09875         <span class="keywordflow">goto</span> out;
<a name="l09876"></a>09876 
<a name="l09877"></a>09877     <span class="comment">/* Selfboot format */</span>
<a name="l09878"></a>09878     magic = be32_to_cpu(buf[0]);
<a name="l09879"></a>09879     <span class="keywordflow">if</span> ((magic &amp; TG3_EEPROM_MAGIC_FW_MSK) ==
<a name="l09880"></a>09880         TG3_EEPROM_MAGIC_FW) {
<a name="l09881"></a>09881         u8 *buf8 = (u8 *) buf, csum8 = 0;
<a name="l09882"></a>09882 
<a name="l09883"></a>09883         <span class="keywordflow">if</span> ((magic &amp; TG3_EEPROM_SB_REVISION_MASK) ==
<a name="l09884"></a>09884             TG3_EEPROM_SB_REVISION_2) {
<a name="l09885"></a>09885             <span class="comment">/* For rev 2, the csum doesn&#39;t include the MBA. */</span>
<a name="l09886"></a>09886             <span class="keywordflow">for</span> (i = 0; i &lt; TG3_EEPROM_SB_F1R2_MBA_OFF; i++)
<a name="l09887"></a>09887                 csum8 += buf8[i];
<a name="l09888"></a>09888             <span class="keywordflow">for</span> (i = TG3_EEPROM_SB_F1R2_MBA_OFF + 4; i &lt; size; i++)
<a name="l09889"></a>09889                 csum8 += buf8[i];
<a name="l09890"></a>09890         } <span class="keywordflow">else</span> {
<a name="l09891"></a>09891             <span class="keywordflow">for</span> (i = 0; i &lt; size; i++)
<a name="l09892"></a>09892                 csum8 += buf8[i];
<a name="l09893"></a>09893         }
<a name="l09894"></a>09894 
<a name="l09895"></a>09895         <span class="keywordflow">if</span> (csum8 == 0) {
<a name="l09896"></a>09896             err = 0;
<a name="l09897"></a>09897             <span class="keywordflow">goto</span> out;
<a name="l09898"></a>09898         }
<a name="l09899"></a>09899 
<a name="l09900"></a>09900         err = -EIO;
<a name="l09901"></a>09901         <span class="keywordflow">goto</span> out;
<a name="l09902"></a>09902     }
<a name="l09903"></a>09903 
<a name="l09904"></a>09904     <span class="keywordflow">if</span> ((magic &amp; TG3_EEPROM_MAGIC_HW_MSK) ==
<a name="l09905"></a>09905         TG3_EEPROM_MAGIC_HW) {
<a name="l09906"></a>09906         u8 data[NVRAM_SELFBOOT_DATA_SIZE];
<a name="l09907"></a>09907         u8 parity[NVRAM_SELFBOOT_DATA_SIZE];
<a name="l09908"></a>09908         u8 *buf8 = (u8 *) buf;
<a name="l09909"></a>09909 
<a name="l09910"></a>09910         <span class="comment">/* Separate the parity bits and the data bytes.  */</span>
<a name="l09911"></a>09911         <span class="keywordflow">for</span> (i = 0, j = 0, k = 0; i &lt; NVRAM_SELFBOOT_HW_SIZE; i++) {
<a name="l09912"></a>09912             <span class="keywordflow">if</span> ((i == 0) || (i == 8)) {
<a name="l09913"></a>09913                 <span class="keywordtype">int</span> l;
<a name="l09914"></a>09914                 u8 msk;
<a name="l09915"></a>09915 
<a name="l09916"></a>09916                 <span class="keywordflow">for</span> (l = 0, msk = 0x80; l &lt; 7; l++, msk &gt;&gt;= 1)
<a name="l09917"></a>09917                     parity[k++] = buf8[i] &amp; msk;
<a name="l09918"></a>09918                 i++;
<a name="l09919"></a>09919             }
<a name="l09920"></a>09920             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i == 16) {
<a name="l09921"></a>09921                 <span class="keywordtype">int</span> l;
<a name="l09922"></a>09922                 u8 msk;
<a name="l09923"></a>09923 
<a name="l09924"></a>09924                 <span class="keywordflow">for</span> (l = 0, msk = 0x20; l &lt; 6; l++, msk &gt;&gt;= 1)
<a name="l09925"></a>09925                     parity[k++] = buf8[i] &amp; msk;
<a name="l09926"></a>09926                 i++;
<a name="l09927"></a>09927 
<a name="l09928"></a>09928                 <span class="keywordflow">for</span> (l = 0, msk = 0x80; l &lt; 8; l++, msk &gt;&gt;= 1)
<a name="l09929"></a>09929                     parity[k++] = buf8[i] &amp; msk;
<a name="l09930"></a>09930                 i++;
<a name="l09931"></a>09931             }
<a name="l09932"></a>09932             data[j++] = buf8[i];
<a name="l09933"></a>09933         }
<a name="l09934"></a>09934 
<a name="l09935"></a>09935         err = -EIO;
<a name="l09936"></a>09936         <span class="keywordflow">for</span> (i = 0; i &lt; NVRAM_SELFBOOT_DATA_SIZE; i++) {
<a name="l09937"></a>09937             u8 hw8 = hweight8(data[i]);
<a name="l09938"></a>09938 
<a name="l09939"></a>09939             <span class="keywordflow">if</span> ((hw8 &amp; 0x1) &amp;&amp; parity[i])
<a name="l09940"></a>09940                 <span class="keywordflow">goto</span> out;
<a name="l09941"></a>09941             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(hw8 &amp; 0x1) &amp;&amp; !parity[i])
<a name="l09942"></a>09942                 <span class="keywordflow">goto</span> out;
<a name="l09943"></a>09943         }
<a name="l09944"></a>09944         err = 0;
<a name="l09945"></a>09945         <span class="keywordflow">goto</span> out;
<a name="l09946"></a>09946     }
<a name="l09947"></a>09947 
<a name="l09948"></a>09948     <span class="comment">/* Bootstrap checksum at offset 0x10 */</span>
<a name="l09949"></a>09949     csum = calc_crc((<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *) buf, 0x10);
<a name="l09950"></a>09950     <span class="keywordflow">if</span> (csum != be32_to_cpu(buf[0x10/4]))
<a name="l09951"></a>09951         <span class="keywordflow">goto</span> out;
<a name="l09952"></a>09952 
<a name="l09953"></a>09953     <span class="comment">/* Manufacturing block starts at offset 0x74, checksum at 0xfc */</span>
<a name="l09954"></a>09954     csum = calc_crc((<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *) &amp;buf[0x74/4], 0x88);
<a name="l09955"></a>09955     <span class="keywordflow">if</span> (csum != be32_to_cpu(buf[0xfc/4]))
<a name="l09956"></a>09956         <span class="keywordflow">goto</span> out;
<a name="l09957"></a>09957 
<a name="l09958"></a>09958     err = 0;
<a name="l09959"></a>09959 
<a name="l09960"></a>09960 out:
<a name="l09961"></a>09961     kfree(buf);
<a name="l09962"></a>09962     <span class="keywordflow">return</span> err;
<a name="l09963"></a>09963 }
<a name="l09964"></a>09964 
<a name="l09965"></a>09965 <span class="preprocessor">#define TG3_SERDES_TIMEOUT_SEC  2</span>
<a name="l09966"></a>09966 <span class="preprocessor"></span><span class="preprocessor">#define TG3_COPPER_TIMEOUT_SEC  6</span>
<a name="l09967"></a>09967 <span class="preprocessor"></span>
<a name="l09968"></a>09968 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_test_link(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l09969"></a>09969 {
<a name="l09970"></a>09970     <span class="keywordtype">int</span> i, max;
<a name="l09971"></a>09971 
<a name="l09972"></a>09972     <span class="keywordflow">if</span> (!netif_running(tp-&gt;dev))
<a name="l09973"></a>09973         <span class="keywordflow">return</span> -ENODEV;
<a name="l09974"></a>09974 
<a name="l09975"></a>09975     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_ANY_SERDES)
<a name="l09976"></a>09976         max = TG3_SERDES_TIMEOUT_SEC;
<a name="l09977"></a>09977     <span class="keywordflow">else</span>
<a name="l09978"></a>09978         max = TG3_COPPER_TIMEOUT_SEC;
<a name="l09979"></a>09979 
<a name="l09980"></a>09980     <span class="keywordflow">for</span> (i = 0; i &lt; max; i++) {
<a name="l09981"></a>09981         <span class="keywordflow">if</span> (netif_carrier_ok(tp-&gt;dev))
<a name="l09982"></a>09982             <span class="keywordflow">return</span> 0;
<a name="l09983"></a>09983 
<a name="l09984"></a>09984         <span class="keywordflow">if</span> (msleep_interruptible(1000))
<a name="l09985"></a>09985             <span class="keywordflow">break</span>;
<a name="l09986"></a>09986     }
<a name="l09987"></a>09987 
<a name="l09988"></a>09988     <span class="keywordflow">return</span> -EIO;
<a name="l09989"></a>09989 }
<a name="l09990"></a>09990 
<a name="l09991"></a>09991 <span class="comment">/* Only test the commonly used registers */</span>
<a name="l09992"></a>09992 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_test_registers(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l09993"></a>09993 {
<a name="l09994"></a>09994     <span class="keywordtype">int</span> i, is_5705, is_5750;
<a name="l09995"></a>09995     u32 offset, read_mask, write_mask, val, save_val, read_val;
<a name="l09996"></a>09996     <span class="keyword">static</span> <span class="keyword">struct </span>{
<a name="l09997"></a>09997         u16 offset;
<a name="l09998"></a>09998         u16 flags;
<a name="l09999"></a>09999 <span class="preprocessor">#define TG3_FL_5705 0x1</span>
<a name="l10000"></a>10000 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FL_NOT_5705 0x2</span>
<a name="l10001"></a>10001 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FL_NOT_5788 0x4</span>
<a name="l10002"></a>10002 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FL_NOT_5750 0x8</span>
<a name="l10003"></a>10003 <span class="preprocessor"></span>        u32 read_mask;
<a name="l10004"></a>10004         u32 write_mask;
<a name="l10005"></a>10005     } reg_tbl[] = {
<a name="l10006"></a>10006         <span class="comment">/* MAC Control Registers */</span>
<a name="l10007"></a>10007         { MAC_MODE, TG3_FL_NOT_5705,
<a name="l10008"></a>10008             0x00000000, 0x00ef6f8c },
<a name="l10009"></a>10009         { MAC_MODE, TG3_FL_5705,
<a name="l10010"></a>10010             0x00000000, 0x01ef6b8c },
<a name="l10011"></a>10011         { MAC_STATUS, TG3_FL_NOT_5705,
<a name="l10012"></a>10012             0x03800107, 0x00000000 },
<a name="l10013"></a>10013         { MAC_STATUS, TG3_FL_5705,
<a name="l10014"></a>10014             0x03800100, 0x00000000 },
<a name="l10015"></a>10015         { MAC_ADDR_0_HIGH, 0x0000,
<a name="l10016"></a>10016             0x00000000, 0x0000ffff },
<a name="l10017"></a>10017         { MAC_ADDR_0_LOW, 0x0000,
<a name="l10018"></a>10018                 0x00000000, 0xffffffff },
<a name="l10019"></a>10019         { MAC_RX_MTU_SIZE, 0x0000,
<a name="l10020"></a>10020             0x00000000, 0x0000ffff },
<a name="l10021"></a>10021         { MAC_TX_MODE, 0x0000,
<a name="l10022"></a>10022             0x00000000, 0x00000070 },
<a name="l10023"></a>10023         { MAC_TX_LENGTHS, 0x0000,
<a name="l10024"></a>10024             0x00000000, 0x00003fff },
<a name="l10025"></a>10025         { MAC_RX_MODE, TG3_FL_NOT_5705,
<a name="l10026"></a>10026             0x00000000, 0x000007fc },
<a name="l10027"></a>10027         { MAC_RX_MODE, TG3_FL_5705,
<a name="l10028"></a>10028             0x00000000, 0x000007dc },
<a name="l10029"></a>10029         { MAC_HASH_REG_0, 0x0000,
<a name="l10030"></a>10030             0x00000000, 0xffffffff },
<a name="l10031"></a>10031         { MAC_HASH_REG_1, 0x0000,
<a name="l10032"></a>10032             0x00000000, 0xffffffff },
<a name="l10033"></a>10033         { MAC_HASH_REG_2, 0x0000,
<a name="l10034"></a>10034             0x00000000, 0xffffffff },
<a name="l10035"></a>10035         { MAC_HASH_REG_3, 0x0000,
<a name="l10036"></a>10036             0x00000000, 0xffffffff },
<a name="l10037"></a>10037 
<a name="l10038"></a>10038         <span class="comment">/* Receive Data and Receive BD Initiator Control Registers. */</span>
<a name="l10039"></a>10039         { RCVDBDI_JUMBO_BD+0, TG3_FL_NOT_5705,
<a name="l10040"></a>10040             0x00000000, 0xffffffff },
<a name="l10041"></a>10041         { RCVDBDI_JUMBO_BD+4, TG3_FL_NOT_5705,
<a name="l10042"></a>10042             0x00000000, 0xffffffff },
<a name="l10043"></a>10043         { RCVDBDI_JUMBO_BD+8, TG3_FL_NOT_5705,
<a name="l10044"></a>10044             0x00000000, 0x00000003 },
<a name="l10045"></a>10045         { RCVDBDI_JUMBO_BD+0xc, TG3_FL_NOT_5705,
<a name="l10046"></a>10046             0x00000000, 0xffffffff },
<a name="l10047"></a>10047         { RCVDBDI_STD_BD+0, 0x0000,
<a name="l10048"></a>10048             0x00000000, 0xffffffff },
<a name="l10049"></a>10049         { RCVDBDI_STD_BD+4, 0x0000,
<a name="l10050"></a>10050             0x00000000, 0xffffffff },
<a name="l10051"></a>10051         { RCVDBDI_STD_BD+8, 0x0000,
<a name="l10052"></a>10052             0x00000000, 0xffff0002 },
<a name="l10053"></a>10053         { RCVDBDI_STD_BD+0xc, 0x0000,
<a name="l10054"></a>10054             0x00000000, 0xffffffff },
<a name="l10055"></a>10055 
<a name="l10056"></a>10056         <span class="comment">/* Receive BD Initiator Control Registers. */</span>
<a name="l10057"></a>10057         { RCVBDI_STD_THRESH, TG3_FL_NOT_5705,
<a name="l10058"></a>10058             0x00000000, 0xffffffff },
<a name="l10059"></a>10059         { RCVBDI_STD_THRESH, TG3_FL_5705,
<a name="l10060"></a>10060             0x00000000, 0x000003ff },
<a name="l10061"></a>10061         { RCVBDI_JUMBO_THRESH, TG3_FL_NOT_5705,
<a name="l10062"></a>10062             0x00000000, 0xffffffff },
<a name="l10063"></a>10063 
<a name="l10064"></a>10064         <span class="comment">/* Host Coalescing Control Registers. */</span>
<a name="l10065"></a>10065         { HOSTCC_MODE, TG3_FL_NOT_5705,
<a name="l10066"></a>10066             0x00000000, 0x00000004 },
<a name="l10067"></a>10067         { HOSTCC_MODE, TG3_FL_5705,
<a name="l10068"></a>10068             0x00000000, 0x000000f6 },
<a name="l10069"></a>10069         { HOSTCC_RXCOL_TICKS, TG3_FL_NOT_5705,
<a name="l10070"></a>10070             0x00000000, 0xffffffff },
<a name="l10071"></a>10071         { HOSTCC_RXCOL_TICKS, TG3_FL_5705,
<a name="l10072"></a>10072             0x00000000, 0x000003ff },
<a name="l10073"></a>10073         { HOSTCC_TXCOL_TICKS, TG3_FL_NOT_5705,
<a name="l10074"></a>10074             0x00000000, 0xffffffff },
<a name="l10075"></a>10075         { HOSTCC_TXCOL_TICKS, TG3_FL_5705,
<a name="l10076"></a>10076             0x00000000, 0x000003ff },
<a name="l10077"></a>10077         { HOSTCC_RXMAX_FRAMES, TG3_FL_NOT_5705,
<a name="l10078"></a>10078             0x00000000, 0xffffffff },
<a name="l10079"></a>10079         { HOSTCC_RXMAX_FRAMES, TG3_FL_5705 | TG3_FL_NOT_5788,
<a name="l10080"></a>10080             0x00000000, 0x000000ff },
<a name="l10081"></a>10081         { HOSTCC_TXMAX_FRAMES, TG3_FL_NOT_5705,
<a name="l10082"></a>10082             0x00000000, 0xffffffff },
<a name="l10083"></a>10083         { HOSTCC_TXMAX_FRAMES, TG3_FL_5705 | TG3_FL_NOT_5788,
<a name="l10084"></a>10084             0x00000000, 0x000000ff },
<a name="l10085"></a>10085         { HOSTCC_RXCOAL_TICK_INT, TG3_FL_NOT_5705,
<a name="l10086"></a>10086             0x00000000, 0xffffffff },
<a name="l10087"></a>10087         { HOSTCC_TXCOAL_TICK_INT, TG3_FL_NOT_5705,
<a name="l10088"></a>10088             0x00000000, 0xffffffff },
<a name="l10089"></a>10089         { HOSTCC_RXCOAL_MAXF_INT, TG3_FL_NOT_5705,
<a name="l10090"></a>10090             0x00000000, 0xffffffff },
<a name="l10091"></a>10091         { HOSTCC_RXCOAL_MAXF_INT, TG3_FL_5705 | TG3_FL_NOT_5788,
<a name="l10092"></a>10092             0x00000000, 0x000000ff },
<a name="l10093"></a>10093         { HOSTCC_TXCOAL_MAXF_INT, TG3_FL_NOT_5705,
<a name="l10094"></a>10094             0x00000000, 0xffffffff },
<a name="l10095"></a>10095         { HOSTCC_TXCOAL_MAXF_INT, TG3_FL_5705 | TG3_FL_NOT_5788,
<a name="l10096"></a>10096             0x00000000, 0x000000ff },
<a name="l10097"></a>10097         { HOSTCC_STAT_COAL_TICKS, TG3_FL_NOT_5705,
<a name="l10098"></a>10098             0x00000000, 0xffffffff },
<a name="l10099"></a>10099         { HOSTCC_STATS_BLK_HOST_ADDR, TG3_FL_NOT_5705,
<a name="l10100"></a>10100             0x00000000, 0xffffffff },
<a name="l10101"></a>10101         { HOSTCC_STATS_BLK_HOST_ADDR+4, TG3_FL_NOT_5705,
<a name="l10102"></a>10102             0x00000000, 0xffffffff },
<a name="l10103"></a>10103         { HOSTCC_STATUS_BLK_HOST_ADDR, 0x0000,
<a name="l10104"></a>10104             0x00000000, 0xffffffff },
<a name="l10105"></a>10105         { HOSTCC_STATUS_BLK_HOST_ADDR+4, 0x0000,
<a name="l10106"></a>10106             0x00000000, 0xffffffff },
<a name="l10107"></a>10107         { HOSTCC_STATS_BLK_NIC_ADDR, 0x0000,
<a name="l10108"></a>10108             0xffffffff, 0x00000000 },
<a name="l10109"></a>10109         { HOSTCC_STATUS_BLK_NIC_ADDR, 0x0000,
<a name="l10110"></a>10110             0xffffffff, 0x00000000 },
<a name="l10111"></a>10111 
<a name="l10112"></a>10112         <span class="comment">/* Buffer Manager Control Registers. */</span>
<a name="l10113"></a>10113         { BUFMGR_MB_POOL_ADDR, TG3_FL_NOT_5750,
<a name="l10114"></a>10114             0x00000000, 0x007fff80 },
<a name="l10115"></a>10115         { BUFMGR_MB_POOL_SIZE, TG3_FL_NOT_5750,
<a name="l10116"></a>10116             0x00000000, 0x007fffff },
<a name="l10117"></a>10117         { BUFMGR_MB_RDMA_LOW_WATER, 0x0000,
<a name="l10118"></a>10118             0x00000000, 0x0000003f },
<a name="l10119"></a>10119         { BUFMGR_MB_MACRX_LOW_WATER, 0x0000,
<a name="l10120"></a>10120             0x00000000, 0x000001ff },
<a name="l10121"></a>10121         { BUFMGR_MB_HIGH_WATER, 0x0000,
<a name="l10122"></a>10122             0x00000000, 0x000001ff },
<a name="l10123"></a>10123         { BUFMGR_DMA_DESC_POOL_ADDR, TG3_FL_NOT_5705,
<a name="l10124"></a>10124             0xffffffff, 0x00000000 },
<a name="l10125"></a>10125         { BUFMGR_DMA_DESC_POOL_SIZE, TG3_FL_NOT_5705,
<a name="l10126"></a>10126             0xffffffff, 0x00000000 },
<a name="l10127"></a>10127 
<a name="l10128"></a>10128         <span class="comment">/* Mailbox Registers */</span>
<a name="l10129"></a>10129         { GRCMBOX_RCVSTD_PROD_IDX+4, 0x0000,
<a name="l10130"></a>10130             0x00000000, 0x000001ff },
<a name="l10131"></a>10131         { GRCMBOX_RCVJUMBO_PROD_IDX+4, TG3_FL_NOT_5705,
<a name="l10132"></a>10132             0x00000000, 0x000001ff },
<a name="l10133"></a>10133         { GRCMBOX_RCVRET_CON_IDX_0+4, 0x0000,
<a name="l10134"></a>10134             0x00000000, 0x000007ff },
<a name="l10135"></a>10135         { GRCMBOX_SNDHOST_PROD_IDX_0+4, 0x0000,
<a name="l10136"></a>10136             0x00000000, 0x000001ff },
<a name="l10137"></a>10137 
<a name="l10138"></a>10138         { 0xffff, 0x0000, 0x00000000, 0x00000000 },
<a name="l10139"></a>10139     };
<a name="l10140"></a>10140 
<a name="l10141"></a>10141     is_5705 = is_5750 = 0;
<a name="l10142"></a>10142     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS) {
<a name="l10143"></a>10143         is_5705 = 1;
<a name="l10144"></a>10144         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS)
<a name="l10145"></a>10145             is_5750 = 1;
<a name="l10146"></a>10146     }
<a name="l10147"></a>10147 
<a name="l10148"></a>10148     <span class="keywordflow">for</span> (i = 0; reg_tbl[i].offset != 0xffff; i++) {
<a name="l10149"></a>10149         <span class="keywordflow">if</span> (is_5705 &amp;&amp; (reg_tbl[i].flags &amp; TG3_FL_NOT_5705))
<a name="l10150"></a>10150             <span class="keywordflow">continue</span>;
<a name="l10151"></a>10151 
<a name="l10152"></a>10152         <span class="keywordflow">if</span> (!is_5705 &amp;&amp; (reg_tbl[i].flags &amp; TG3_FL_5705))
<a name="l10153"></a>10153             <span class="keywordflow">continue</span>;
<a name="l10154"></a>10154 
<a name="l10155"></a>10155         <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_IS_5788) &amp;&amp;
<a name="l10156"></a>10156             (reg_tbl[i].flags &amp; TG3_FL_NOT_5788))
<a name="l10157"></a>10157             <span class="keywordflow">continue</span>;
<a name="l10158"></a>10158 
<a name="l10159"></a>10159         <span class="keywordflow">if</span> (is_5750 &amp;&amp; (reg_tbl[i].flags &amp; TG3_FL_NOT_5750))
<a name="l10160"></a>10160             <span class="keywordflow">continue</span>;
<a name="l10161"></a>10161 
<a name="l10162"></a>10162         offset = (u32) reg_tbl[i].offset;
<a name="l10163"></a>10163         read_mask = reg_tbl[i].read_mask;
<a name="l10164"></a>10164         write_mask = reg_tbl[i].write_mask;
<a name="l10165"></a>10165 
<a name="l10166"></a>10166         <span class="comment">/* Save the original register content */</span>
<a name="l10167"></a>10167         save_val = tr32(offset);
<a name="l10168"></a>10168 
<a name="l10169"></a>10169         <span class="comment">/* Determine the read-only value. */</span>
<a name="l10170"></a>10170         read_val = save_val &amp; read_mask;
<a name="l10171"></a>10171 
<a name="l10172"></a>10172         <span class="comment">/* Write zero to the register, then make sure the read-only bits</span>
<a name="l10173"></a>10173 <span class="comment">         * are not changed and the read/write bits are all zeros.</span>
<a name="l10174"></a>10174 <span class="comment">         */</span>
<a name="l10175"></a>10175         tw32(offset, 0);
<a name="l10176"></a>10176 
<a name="l10177"></a>10177         val = tr32(offset);
<a name="l10178"></a>10178 
<a name="l10179"></a>10179         <span class="comment">/* Test the read-only and read/write bits. */</span>
<a name="l10180"></a>10180         <span class="keywordflow">if</span> (((val &amp; read_mask) != read_val) || (val &amp; write_mask))
<a name="l10181"></a>10181             <span class="keywordflow">goto</span> out;
<a name="l10182"></a>10182 
<a name="l10183"></a>10183         <span class="comment">/* Write ones to all the bits defined by RdMask and WrMask, then</span>
<a name="l10184"></a>10184 <span class="comment">         * make sure the read-only bits are not changed and the</span>
<a name="l10185"></a>10185 <span class="comment">         * read/write bits are all ones.</span>
<a name="l10186"></a>10186 <span class="comment">         */</span>
<a name="l10187"></a>10187         tw32(offset, read_mask | write_mask);
<a name="l10188"></a>10188 
<a name="l10189"></a>10189         val = tr32(offset);
<a name="l10190"></a>10190 
<a name="l10191"></a>10191         <span class="comment">/* Test the read-only bits. */</span>
<a name="l10192"></a>10192         <span class="keywordflow">if</span> ((val &amp; read_mask) != read_val)
<a name="l10193"></a>10193             <span class="keywordflow">goto</span> out;
<a name="l10194"></a>10194 
<a name="l10195"></a>10195         <span class="comment">/* Test the read/write bits. */</span>
<a name="l10196"></a>10196         <span class="keywordflow">if</span> ((val &amp; write_mask) != write_mask)
<a name="l10197"></a>10197             <span class="keywordflow">goto</span> out;
<a name="l10198"></a>10198 
<a name="l10199"></a>10199         tw32(offset, save_val);
<a name="l10200"></a>10200     }
<a name="l10201"></a>10201 
<a name="l10202"></a>10202     <span class="keywordflow">return</span> 0;
<a name="l10203"></a>10203 
<a name="l10204"></a>10204 out:
<a name="l10205"></a>10205     <span class="keywordflow">if</span> (netif_msg_hw(tp))
<a name="l10206"></a>10206         printk(KERN_ERR PFX <span class="stringliteral">&quot;Register test failed at offset %x\n&quot;</span>,
<a name="l10207"></a>10207                offset);
<a name="l10208"></a>10208     tw32(offset, save_val);
<a name="l10209"></a>10209     <span class="keywordflow">return</span> -EIO;
<a name="l10210"></a>10210 }
<a name="l10211"></a>10211 
<a name="l10212"></a>10212 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_do_mem_test(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 offset, u32 len)
<a name="l10213"></a>10213 {
<a name="l10214"></a>10214     <span class="keyword">static</span> <span class="keyword">const</span> u32 test_pattern[] = { 0x00000000, 0xffffffff, 0xaa55a55a };
<a name="l10215"></a>10215     <span class="keywordtype">int</span> i;
<a name="l10216"></a>10216     u32 j;
<a name="l10217"></a>10217 
<a name="l10218"></a>10218     <span class="keywordflow">for</span> (i = 0; i &lt; ARRAY_SIZE(test_pattern); i++) {
<a name="l10219"></a>10219         <span class="keywordflow">for</span> (j = 0; j &lt; len; j += 4) {
<a name="l10220"></a>10220             u32 val;
<a name="l10221"></a>10221 
<a name="l10222"></a>10222             tg3_write_mem(tp, offset + j, test_pattern[i]);
<a name="l10223"></a>10223             tg3_read_mem(tp, offset + j, &amp;val);
<a name="l10224"></a>10224             <span class="keywordflow">if</span> (val != test_pattern[i])
<a name="l10225"></a>10225                 <span class="keywordflow">return</span> -EIO;
<a name="l10226"></a>10226         }
<a name="l10227"></a>10227     }
<a name="l10228"></a>10228     <span class="keywordflow">return</span> 0;
<a name="l10229"></a>10229 }
<a name="l10230"></a>10230 
<a name="l10231"></a>10231 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_test_memory(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l10232"></a>10232 {
<a name="l10233"></a>10233     <span class="keyword">static</span> <span class="keyword">struct </span>mem_entry {
<a name="l10234"></a>10234         u32 offset;
<a name="l10235"></a>10235         u32 len;
<a name="l10236"></a>10236     } mem_tbl_570x[] = {
<a name="l10237"></a>10237         { 0x00000000, 0x00b50},
<a name="l10238"></a>10238         { 0x00002000, 0x1c000},
<a name="l10239"></a>10239         { 0xffffffff, 0x00000}
<a name="l10240"></a>10240     }, mem_tbl_5705[] = {
<a name="l10241"></a>10241         { 0x00000100, 0x0000c},
<a name="l10242"></a>10242         { 0x00000200, 0x00008},
<a name="l10243"></a>10243         { 0x00004000, 0x00800},
<a name="l10244"></a>10244         { 0x00006000, 0x01000},
<a name="l10245"></a>10245         { 0x00008000, 0x02000},
<a name="l10246"></a>10246         { 0x00010000, 0x0e000},
<a name="l10247"></a>10247         { 0xffffffff, 0x00000}
<a name="l10248"></a>10248     }, mem_tbl_5755[] = {
<a name="l10249"></a>10249         { 0x00000200, 0x00008},
<a name="l10250"></a>10250         { 0x00004000, 0x00800},
<a name="l10251"></a>10251         { 0x00006000, 0x00800},
<a name="l10252"></a>10252         { 0x00008000, 0x02000},
<a name="l10253"></a>10253         { 0x00010000, 0x0c000},
<a name="l10254"></a>10254         { 0xffffffff, 0x00000}
<a name="l10255"></a>10255     }, mem_tbl_5906[] = {
<a name="l10256"></a>10256         { 0x00000200, 0x00008},
<a name="l10257"></a>10257         { 0x00004000, 0x00400},
<a name="l10258"></a>10258         { 0x00006000, 0x00400},
<a name="l10259"></a>10259         { 0x00008000, 0x01000},
<a name="l10260"></a>10260         { 0x00010000, 0x01000},
<a name="l10261"></a>10261         { 0xffffffff, 0x00000}
<a name="l10262"></a>10262     };
<a name="l10263"></a>10263     <span class="keyword">struct </span>mem_entry *mem_tbl;
<a name="l10264"></a>10264     <span class="keywordtype">int</span> err = 0;
<a name="l10265"></a>10265     <span class="keywordtype">int</span> i;
<a name="l10266"></a>10266 
<a name="l10267"></a>10267     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_5755_PLUS)
<a name="l10268"></a>10268         mem_tbl = mem_tbl_5755;
<a name="l10269"></a>10269     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906)
<a name="l10270"></a>10270         mem_tbl = mem_tbl_5906;
<a name="l10271"></a>10271     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS)
<a name="l10272"></a>10272         mem_tbl = mem_tbl_5705;
<a name="l10273"></a>10273     <span class="keywordflow">else</span>
<a name="l10274"></a>10274         mem_tbl = mem_tbl_570x;
<a name="l10275"></a>10275 
<a name="l10276"></a>10276     <span class="keywordflow">for</span> (i = 0; mem_tbl[i].offset != 0xffffffff; i++) {
<a name="l10277"></a>10277         <span class="keywordflow">if</span> ((err = tg3_do_mem_test(tp, mem_tbl[i].offset,
<a name="l10278"></a>10278             mem_tbl[i].len)) != 0)
<a name="l10279"></a>10279             <span class="keywordflow">break</span>;
<a name="l10280"></a>10280     }
<a name="l10281"></a>10281 
<a name="l10282"></a>10282     <span class="keywordflow">return</span> err;
<a name="l10283"></a>10283 }
<a name="l10284"></a>10284 
<a name="l10285"></a>10285 <span class="preprocessor">#define TG3_MAC_LOOPBACK    0</span>
<a name="l10286"></a>10286 <span class="preprocessor"></span><span class="preprocessor">#define TG3_PHY_LOOPBACK    1</span>
<a name="l10287"></a>10287 <span class="preprocessor"></span>
<a name="l10288"></a>10288 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_run_loopback(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">int</span> loopback_mode)
<a name="l10289"></a>10289 {
<a name="l10290"></a>10290     u32 mac_mode, rx_start_idx, rx_idx, tx_idx, opaque_key;
<a name="l10291"></a>10291     u32 desc_idx, coal_now;
<a name="l10292"></a>10292     <span class="keyword">struct </span>sk_buff *skb, *rx_skb;
<a name="l10293"></a>10293     u8 *tx_data;
<a name="l10294"></a>10294     dma_addr_t map;
<a name="l10295"></a>10295     <span class="keywordtype">int</span> num_pkts, tx_len, rx_len, i, err;
<a name="l10296"></a>10296     <span class="keyword">struct </span><a class="code" href="structtg3__rx__buffer__desc.html">tg3_rx_buffer_desc</a> *desc;
<a name="l10297"></a>10297     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi, *rnapi;
<a name="l10298"></a>10298     <span class="keyword">struct </span><a class="code" href="structtg3__rx__prodring__set.html">tg3_rx_prodring_set</a> *tpr = &amp;tp-&gt;prodring[0];
<a name="l10299"></a>10299 
<a name="l10300"></a>10300     <span class="keywordflow">if</span> (tp-&gt;irq_cnt &gt; 1) {
<a name="l10301"></a>10301         tnapi = &amp;tp-&gt;napi[1];
<a name="l10302"></a>10302         rnapi = &amp;tp-&gt;napi[1];
<a name="l10303"></a>10303     } <span class="keywordflow">else</span> {
<a name="l10304"></a>10304         tnapi = &amp;tp-&gt;napi[0];
<a name="l10305"></a>10305         rnapi = &amp;tp-&gt;napi[0];
<a name="l10306"></a>10306     }
<a name="l10307"></a>10307     coal_now = tnapi-&gt;coal_now | rnapi-&gt;coal_now;
<a name="l10308"></a>10308 
<a name="l10309"></a>10309     <span class="keywordflow">if</span> (loopback_mode == TG3_MAC_LOOPBACK) {
<a name="l10310"></a>10310         <span class="comment">/* HW errata - mac loopback fails in some cases on 5780.</span>
<a name="l10311"></a>10311 <span class="comment">         * Normal traffic and PHY loopback are not affected by</span>
<a name="l10312"></a>10312 <span class="comment">         * errata.</span>
<a name="l10313"></a>10313 <span class="comment">         */</span>
<a name="l10314"></a>10314         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5780)
<a name="l10315"></a>10315             <span class="keywordflow">return</span> 0;
<a name="l10316"></a>10316 
<a name="l10317"></a>10317         mac_mode = (tp-&gt;mac_mode &amp; ~MAC_MODE_PORT_MODE_MASK) |
<a name="l10318"></a>10318                MAC_MODE_PORT_INT_LPBACK;
<a name="l10319"></a>10319         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS))
<a name="l10320"></a>10320             mac_mode |= MAC_MODE_LINK_POLARITY;
<a name="l10321"></a>10321         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_10_100_ONLY)
<a name="l10322"></a>10322             mac_mode |= MAC_MODE_PORT_MODE_MII;
<a name="l10323"></a>10323         <span class="keywordflow">else</span>
<a name="l10324"></a>10324             mac_mode |= MAC_MODE_PORT_MODE_GMII;
<a name="l10325"></a>10325         tw32(MAC_MODE, mac_mode);
<a name="l10326"></a>10326     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (loopback_mode == TG3_PHY_LOOPBACK) {
<a name="l10327"></a>10327         u32 val;
<a name="l10328"></a>10328 
<a name="l10329"></a>10329         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_IS_FET) {
<a name="l10330"></a>10330             tg3_phy_fet_toggle_apd(tp, <span class="keyword">false</span>);
<a name="l10331"></a>10331             val = BMCR_LOOPBACK | BMCR_FULLDPLX | BMCR_SPEED100;
<a name="l10332"></a>10332         } <span class="keywordflow">else</span>
<a name="l10333"></a>10333             val = BMCR_LOOPBACK | BMCR_FULLDPLX | BMCR_SPEED1000;
<a name="l10334"></a>10334 
<a name="l10335"></a>10335         tg3_phy_toggle_automdix(tp, 0);
<a name="l10336"></a>10336 
<a name="l10337"></a>10337         tg3_writephy(tp, MII_BMCR, val);
<a name="l10338"></a>10338         udelay(40);
<a name="l10339"></a>10339 
<a name="l10340"></a>10340         mac_mode = tp-&gt;mac_mode &amp; ~MAC_MODE_PORT_MODE_MASK;
<a name="l10341"></a>10341         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_IS_FET) {
<a name="l10342"></a>10342             <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906)
<a name="l10343"></a>10343                 tg3_writephy(tp, MII_TG3_FET_PTEST, 0x1800);
<a name="l10344"></a>10344             mac_mode |= MAC_MODE_PORT_MODE_MII;
<a name="l10345"></a>10345         } <span class="keywordflow">else</span>
<a name="l10346"></a>10346             mac_mode |= MAC_MODE_PORT_MODE_GMII;
<a name="l10347"></a>10347 
<a name="l10348"></a>10348         <span class="comment">/* reset to prevent losing 1st rx packet intermittently */</span>
<a name="l10349"></a>10349         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_MII_SERDES) {
<a name="l10350"></a>10350             tw32_f(MAC_RX_MODE, RX_MODE_RESET);
<a name="l10351"></a>10351             udelay(10);
<a name="l10352"></a>10352             tw32_f(MAC_RX_MODE, tp-&gt;rx_mode);
<a name="l10353"></a>10353         }
<a name="l10354"></a>10354         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700) {
<a name="l10355"></a>10355             <span class="keywordflow">if</span> ((tp-&gt;phy_id &amp; PHY_ID_MASK) == PHY_ID_BCM5401)
<a name="l10356"></a>10356                 mac_mode &amp;= ~MAC_MODE_LINK_POLARITY;
<a name="l10357"></a>10357             <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((tp-&gt;phy_id &amp; PHY_ID_MASK) == PHY_ID_BCM5411)
<a name="l10358"></a>10358                 mac_mode |= MAC_MODE_LINK_POLARITY;
<a name="l10359"></a>10359             tg3_writephy(tp, MII_TG3_EXT_CTRL,
<a name="l10360"></a>10360                      MII_TG3_EXT_CTRL_LNK3_LED_MODE);
<a name="l10361"></a>10361         }
<a name="l10362"></a>10362         tw32(MAC_MODE, mac_mode);
<a name="l10363"></a>10363     }
<a name="l10364"></a>10364     <span class="keywordflow">else</span>
<a name="l10365"></a>10365         <span class="keywordflow">return</span> -EINVAL;
<a name="l10366"></a>10366 
<a name="l10367"></a>10367     err = -EIO;
<a name="l10368"></a>10368 
<a name="l10369"></a>10369     tx_len = 1514;
<a name="l10370"></a>10370     skb = netdev_alloc_skb(tp-&gt;dev, tx_len);
<a name="l10371"></a>10371     <span class="keywordflow">if</span> (!skb)
<a name="l10372"></a>10372         <span class="keywordflow">return</span> -ENOMEM;
<a name="l10373"></a>10373 
<a name="l10374"></a>10374     tx_data = skb_put(skb, tx_len);
<a name="l10375"></a>10375     memcpy(tx_data, tp-&gt;dev-&gt;dev_addr, 6);
<a name="l10376"></a>10376     memset(tx_data + 6, 0x0, 8);
<a name="l10377"></a>10377 
<a name="l10378"></a>10378     tw32(MAC_RX_MTU_SIZE, tx_len + 4);
<a name="l10379"></a>10379 
<a name="l10380"></a>10380     <span class="keywordflow">for</span> (i = 14; i &lt; tx_len; i++)
<a name="l10381"></a>10381         tx_data[i] = (u8) (i &amp; 0xff);
<a name="l10382"></a>10382 
<a name="l10383"></a>10383     map = pci_map_single(tp-&gt;pdev, skb-&gt;data, tx_len, PCI_DMA_TODEVICE);
<a name="l10384"></a>10384 
<a name="l10385"></a>10385     tw32_f(HOSTCC_MODE, tp-&gt;coalesce_mode | HOSTCC_MODE_ENABLE |
<a name="l10386"></a>10386            rnapi-&gt;coal_now);
<a name="l10387"></a>10387 
<a name="l10388"></a>10388     udelay(10);
<a name="l10389"></a>10389 
<a name="l10390"></a>10390     rx_start_idx = rnapi-&gt;hw_status-&gt;idx[0].rx_producer;
<a name="l10391"></a>10391 
<a name="l10392"></a>10392     num_pkts = 0;
<a name="l10393"></a>10393 
<a name="l10394"></a>10394     tg3_set_txd(tnapi, tnapi-&gt;tx_prod, map, tx_len, 0, 1);
<a name="l10395"></a>10395 
<a name="l10396"></a>10396     tnapi-&gt;tx_prod++;
<a name="l10397"></a>10397     num_pkts++;
<a name="l10398"></a>10398 
<a name="l10399"></a>10399     tw32_tx_mbox(tnapi-&gt;prodmbox, tnapi-&gt;tx_prod);
<a name="l10400"></a>10400     tr32_mailbox(tnapi-&gt;prodmbox);
<a name="l10401"></a>10401 
<a name="l10402"></a>10402     udelay(10);
<a name="l10403"></a>10403 
<a name="l10404"></a>10404     <span class="comment">/* 250 usec to allow enough time on some 10/100 Mbps devices.  */</span>
<a name="l10405"></a>10405     <span class="keywordflow">for</span> (i = 0; i &lt; 25; i++) {
<a name="l10406"></a>10406         tw32_f(HOSTCC_MODE, tp-&gt;coalesce_mode | HOSTCC_MODE_ENABLE |
<a name="l10407"></a>10407                coal_now);
<a name="l10408"></a>10408 
<a name="l10409"></a>10409         udelay(10);
<a name="l10410"></a>10410 
<a name="l10411"></a>10411         tx_idx = tnapi-&gt;hw_status-&gt;idx[0].tx_consumer;
<a name="l10412"></a>10412         rx_idx = rnapi-&gt;hw_status-&gt;idx[0].rx_producer;
<a name="l10413"></a>10413         <span class="keywordflow">if</span> ((tx_idx == tnapi-&gt;tx_prod) &amp;&amp;
<a name="l10414"></a>10414             (rx_idx == (rx_start_idx + num_pkts)))
<a name="l10415"></a>10415             <span class="keywordflow">break</span>;
<a name="l10416"></a>10416     }
<a name="l10417"></a>10417 
<a name="l10418"></a>10418     pci_unmap_single(tp-&gt;pdev, map, tx_len, PCI_DMA_TODEVICE);
<a name="l10419"></a>10419     dev_kfree_skb(skb);
<a name="l10420"></a>10420 
<a name="l10421"></a>10421     <span class="keywordflow">if</span> (tx_idx != tnapi-&gt;tx_prod)
<a name="l10422"></a>10422         <span class="keywordflow">goto</span> out;
<a name="l10423"></a>10423 
<a name="l10424"></a>10424     <span class="keywordflow">if</span> (rx_idx != rx_start_idx + num_pkts)
<a name="l10425"></a>10425         <span class="keywordflow">goto</span> out;
<a name="l10426"></a>10426 
<a name="l10427"></a>10427     desc = &amp;rnapi-&gt;rx_rcb[rx_start_idx];
<a name="l10428"></a>10428     desc_idx = desc-&gt;opaque &amp; RXD_OPAQUE_INDEX_MASK;
<a name="l10429"></a>10429     opaque_key = desc-&gt;opaque &amp; RXD_OPAQUE_RING_MASK;
<a name="l10430"></a>10430     <span class="keywordflow">if</span> (opaque_key != RXD_OPAQUE_RING_STD)
<a name="l10431"></a>10431         <span class="keywordflow">goto</span> out;
<a name="l10432"></a>10432 
<a name="l10433"></a>10433     <span class="keywordflow">if</span> ((desc-&gt;err_vlan &amp; RXD_ERR_MASK) != 0 &amp;&amp;
<a name="l10434"></a>10434         (desc-&gt;err_vlan != RXD_ERR_ODD_NIBBLE_RCVD_MII))
<a name="l10435"></a>10435         <span class="keywordflow">goto</span> out;
<a name="l10436"></a>10436 
<a name="l10437"></a>10437     rx_len = ((desc-&gt;idx_len &amp; RXD_LEN_MASK) &gt;&gt; RXD_LEN_SHIFT) - 4;
<a name="l10438"></a>10438     <span class="keywordflow">if</span> (rx_len != tx_len)
<a name="l10439"></a>10439         <span class="keywordflow">goto</span> out;
<a name="l10440"></a>10440 
<a name="l10441"></a>10441     rx_skb = tpr-&gt;rx_std_buffers[desc_idx].skb;
<a name="l10442"></a>10442 
<a name="l10443"></a>10443     map = pci_unmap_addr(&amp;tpr-&gt;rx_std_buffers[desc_idx], mapping);
<a name="l10444"></a>10444     pci_dma_sync_single_for_cpu(tp-&gt;pdev, map, rx_len, PCI_DMA_FROMDEVICE);
<a name="l10445"></a>10445 
<a name="l10446"></a>10446     <span class="keywordflow">for</span> (i = 14; i &lt; tx_len; i++) {
<a name="l10447"></a>10447         <span class="keywordflow">if</span> (*(rx_skb-&gt;data + i) != (u8) (i &amp; 0xff))
<a name="l10448"></a>10448             <span class="keywordflow">goto</span> out;
<a name="l10449"></a>10449     }
<a name="l10450"></a>10450     err = 0;
<a name="l10451"></a>10451 
<a name="l10452"></a>10452     <span class="comment">/* tg3_free_rings will unmap and free the rx_skb */</span>
<a name="l10453"></a>10453 out:
<a name="l10454"></a>10454     <span class="keywordflow">return</span> err;
<a name="l10455"></a>10455 }
<a name="l10456"></a>10456 
<a name="l10457"></a>10457 <span class="preprocessor">#define TG3_MAC_LOOPBACK_FAILED     1</span>
<a name="l10458"></a>10458 <span class="preprocessor"></span><span class="preprocessor">#define TG3_PHY_LOOPBACK_FAILED     2</span>
<a name="l10459"></a>10459 <span class="preprocessor"></span><span class="preprocessor">#define TG3_LOOPBACK_FAILED     (TG3_MAC_LOOPBACK_FAILED |  \</span>
<a name="l10460"></a>10460 <span class="preprocessor">                     TG3_PHY_LOOPBACK_FAILED)</span>
<a name="l10461"></a>10461 <span class="preprocessor"></span>
<a name="l10462"></a>10462 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_test_loopback(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l10463"></a>10463 {
<a name="l10464"></a>10464     <span class="keywordtype">int</span> err = 0;
<a name="l10465"></a>10465     u32 cpmuctrl = 0;
<a name="l10466"></a>10466 
<a name="l10467"></a>10467     <span class="keywordflow">if</span> (!netif_running(tp-&gt;dev))
<a name="l10468"></a>10468         <span class="keywordflow">return</span> TG3_LOOPBACK_FAILED;
<a name="l10469"></a>10469 
<a name="l10470"></a>10470     err = tg3_reset_hw(tp, 1);
<a name="l10471"></a>10471     <span class="keywordflow">if</span> (err)
<a name="l10472"></a>10472         <span class="keywordflow">return</span> TG3_LOOPBACK_FAILED;
<a name="l10473"></a>10473 
<a name="l10474"></a>10474     <span class="comment">/* Turn off gphy autopowerdown. */</span>
<a name="l10475"></a>10475     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_ENABLE_APD)
<a name="l10476"></a>10476         tg3_phy_toggle_apd(tp, <span class="keyword">false</span>);
<a name="l10477"></a>10477 
<a name="l10478"></a>10478     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_CPMU_PRESENT) {
<a name="l10479"></a>10479         <span class="keywordtype">int</span> i;
<a name="l10480"></a>10480         u32 status;
<a name="l10481"></a>10481 
<a name="l10482"></a>10482         tw32(TG3_CPMU_MUTEX_REQ, CPMU_MUTEX_REQ_DRIVER);
<a name="l10483"></a>10483 
<a name="l10484"></a>10484         <span class="comment">/* Wait for up to 40 microseconds to acquire lock. */</span>
<a name="l10485"></a>10485         <span class="keywordflow">for</span> (i = 0; i &lt; 4; i++) {
<a name="l10486"></a>10486             status = tr32(TG3_CPMU_MUTEX_GNT);
<a name="l10487"></a>10487             <span class="keywordflow">if</span> (status == CPMU_MUTEX_GNT_DRIVER)
<a name="l10488"></a>10488                 <span class="keywordflow">break</span>;
<a name="l10489"></a>10489             udelay(10);
<a name="l10490"></a>10490         }
<a name="l10491"></a>10491 
<a name="l10492"></a>10492         <span class="keywordflow">if</span> (status != CPMU_MUTEX_GNT_DRIVER)
<a name="l10493"></a>10493             <span class="keywordflow">return</span> TG3_LOOPBACK_FAILED;
<a name="l10494"></a>10494 
<a name="l10495"></a>10495         <span class="comment">/* Turn off link-based power management. */</span>
<a name="l10496"></a>10496         cpmuctrl = tr32(TG3_CPMU_CTRL);
<a name="l10497"></a>10497         tw32(TG3_CPMU_CTRL,
<a name="l10498"></a>10498              cpmuctrl &amp; ~(CPMU_CTRL_LINK_SPEED_MODE |
<a name="l10499"></a>10499                   CPMU_CTRL_LINK_AWARE_MODE));
<a name="l10500"></a>10500     }
<a name="l10501"></a>10501 
<a name="l10502"></a>10502     <span class="keywordflow">if</span> (tg3_run_loopback(tp, TG3_MAC_LOOPBACK))
<a name="l10503"></a>10503         err |= TG3_MAC_LOOPBACK_FAILED;
<a name="l10504"></a>10504 
<a name="l10505"></a>10505     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_CPMU_PRESENT) {
<a name="l10506"></a>10506         tw32(TG3_CPMU_CTRL, cpmuctrl);
<a name="l10507"></a>10507 
<a name="l10508"></a>10508         <span class="comment">/* Release the mutex */</span>
<a name="l10509"></a>10509         tw32(TG3_CPMU_MUTEX_GNT, CPMU_MUTEX_GNT_DRIVER);
<a name="l10510"></a>10510     }
<a name="l10511"></a>10511 
<a name="l10512"></a>10512     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES) &amp;&amp;
<a name="l10513"></a>10513         !(tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB)) {
<a name="l10514"></a>10514         <span class="keywordflow">if</span> (tg3_run_loopback(tp, TG3_PHY_LOOPBACK))
<a name="l10515"></a>10515             err |= TG3_PHY_LOOPBACK_FAILED;
<a name="l10516"></a>10516     }
<a name="l10517"></a>10517 
<a name="l10518"></a>10518     <span class="comment">/* Re-enable gphy autopowerdown. */</span>
<a name="l10519"></a>10519     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_ENABLE_APD)
<a name="l10520"></a>10520         tg3_phy_toggle_apd(tp, <span class="keyword">true</span>);
<a name="l10521"></a>10521 
<a name="l10522"></a>10522     <span class="keywordflow">return</span> err;
<a name="l10523"></a>10523 }
<a name="l10524"></a>10524 
<a name="l10525"></a>10525 <span class="keyword">static</span> <span class="keywordtype">void</span> tg3_self_test(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> <a class="code" href="structethtool__test.html">ethtool_test</a> *etest,
<a name="l10526"></a>10526               u64 *data)
<a name="l10527"></a>10527 {
<a name="l10528"></a>10528     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l10529"></a>10529 
<a name="l10530"></a>10530     <span class="keywordflow">if</span> (tp-&gt;link_config.phy_is_low_power)
<a name="l10531"></a>10531         tg3_set_power_state(tp, PCI_D0);
<a name="l10532"></a>10532 
<a name="l10533"></a>10533     memset(data, 0, <span class="keyword">sizeof</span>(u64) * TG3_NUM_TEST);
<a name="l10534"></a>10534 
<a name="l10535"></a>10535     <span class="keywordflow">if</span> (tg3_test_nvram(tp) != 0) {
<a name="l10536"></a>10536         etest-&gt;flags |= ETH_TEST_FL_FAILED;
<a name="l10537"></a>10537         data[0] = 1;
<a name="l10538"></a>10538     }
<a name="l10539"></a>10539     <span class="keywordflow">if</span> (tg3_test_link(tp) != 0) {
<a name="l10540"></a>10540         etest-&gt;flags |= ETH_TEST_FL_FAILED;
<a name="l10541"></a>10541         data[1] = 1;
<a name="l10542"></a>10542     }
<a name="l10543"></a>10543     <span class="keywordflow">if</span> (etest-&gt;flags &amp; ETH_TEST_FL_OFFLINE) {
<a name="l10544"></a>10544         <span class="keywordtype">int</span> err, err2 = 0, irq_sync = 0;
<a name="l10545"></a>10545 
<a name="l10546"></a>10546         <span class="keywordflow">if</span> (netif_running(dev)) {
<a name="l10547"></a>10547             tg3_phy_stop(tp);
<a name="l10548"></a>10548             tg3_netif_stop(tp);
<a name="l10549"></a>10549             irq_sync = 1;
<a name="l10550"></a>10550         }
<a name="l10551"></a>10551 
<a name="l10552"></a>10552         tg3_full_lock(tp, irq_sync);
<a name="l10553"></a>10553 
<a name="l10554"></a>10554         tg3_halt(tp, RESET_KIND_SUSPEND, 1);
<a name="l10555"></a>10555         err = tg3_nvram_lock(tp);
<a name="l10556"></a>10556         tg3_halt_cpu(tp, RX_CPU_BASE);
<a name="l10557"></a>10557         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS))
<a name="l10558"></a>10558             tg3_halt_cpu(tp, TX_CPU_BASE);
<a name="l10559"></a>10559         <span class="keywordflow">if</span> (!err)
<a name="l10560"></a>10560             tg3_nvram_unlock(tp);
<a name="l10561"></a>10561 
<a name="l10562"></a>10562         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_MII_SERDES)
<a name="l10563"></a>10563             tg3_phy_reset(tp);
<a name="l10564"></a>10564 
<a name="l10565"></a>10565         <span class="keywordflow">if</span> (tg3_test_registers(tp) != 0) {
<a name="l10566"></a>10566             etest-&gt;flags |= ETH_TEST_FL_FAILED;
<a name="l10567"></a>10567             data[2] = 1;
<a name="l10568"></a>10568         }
<a name="l10569"></a>10569         <span class="keywordflow">if</span> (tg3_test_memory(tp) != 0) {
<a name="l10570"></a>10570             etest-&gt;flags |= ETH_TEST_FL_FAILED;
<a name="l10571"></a>10571             data[3] = 1;
<a name="l10572"></a>10572         }
<a name="l10573"></a>10573         <span class="keywordflow">if</span> ((data[4] = tg3_test_loopback(tp)) != 0)
<a name="l10574"></a>10574             etest-&gt;flags |= ETH_TEST_FL_FAILED;
<a name="l10575"></a>10575 
<a name="l10576"></a>10576         tg3_full_unlock(tp);
<a name="l10577"></a>10577 
<a name="l10578"></a>10578         <span class="keywordflow">if</span> (tg3_test_interrupt(tp) != 0) {
<a name="l10579"></a>10579             etest-&gt;flags |= ETH_TEST_FL_FAILED;
<a name="l10580"></a>10580             data[5] = 1;
<a name="l10581"></a>10581         }
<a name="l10582"></a>10582 
<a name="l10583"></a>10583         tg3_full_lock(tp, 0);
<a name="l10584"></a>10584 
<a name="l10585"></a>10585         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
<a name="l10586"></a>10586         <span class="keywordflow">if</span> (netif_running(dev)) {
<a name="l10587"></a>10587             tp-&gt;tg3_flags |= TG3_FLAG_INIT_COMPLETE;
<a name="l10588"></a>10588             err2 = tg3_restart_hw(tp, 1);
<a name="l10589"></a>10589             <span class="keywordflow">if</span> (!err2)
<a name="l10590"></a>10590                 tg3_netif_start(tp);
<a name="l10591"></a>10591         }
<a name="l10592"></a>10592 
<a name="l10593"></a>10593         tg3_full_unlock(tp);
<a name="l10594"></a>10594 
<a name="l10595"></a>10595         <span class="keywordflow">if</span> (irq_sync &amp;&amp; !err2)
<a name="l10596"></a>10596             tg3_phy_start(tp);
<a name="l10597"></a>10597     }
<a name="l10598"></a>10598     <span class="keywordflow">if</span> (tp-&gt;link_config.phy_is_low_power)
<a name="l10599"></a>10599         tg3_set_power_state(tp, PCI_D3hot);
<a name="l10600"></a>10600 
<a name="l10601"></a>10601 }
<a name="l10602"></a>10602 
<a name="l10603"></a>10603 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_ioctl(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> <a class="code" href="structifreq.html">ifreq</a> *ifr, <span class="keywordtype">int</span> cmd)
<a name="l10604"></a>10604 {
<a name="l10605"></a>10605     <span class="keyword">struct </span>mii_ioctl_data *data = if_mii(ifr);
<a name="l10606"></a>10606     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l10607"></a>10607     <span class="keywordtype">int</span> err;
<a name="l10608"></a>10608 
<a name="l10609"></a>10609     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB) {
<a name="l10610"></a>10610         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_CONNECTED))
<a name="l10611"></a>10611             <span class="keywordflow">return</span> -EAGAIN;
<a name="l10612"></a>10612         <span class="keywordflow">return</span> phy_mii_ioctl(tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR], data, cmd);
<a name="l10613"></a>10613     }
<a name="l10614"></a>10614 
<a name="l10615"></a>10615     <span class="keywordflow">switch</span>(cmd) {
<a name="l10616"></a>10616     <span class="keywordflow">case</span> SIOCGMIIPHY:
<a name="l10617"></a>10617         data-&gt;phy_id = tp-&gt;phy_addr;
<a name="l10618"></a>10618 
<a name="l10619"></a>10619         <span class="comment">/* fallthru */</span>
<a name="l10620"></a>10620     <span class="keywordflow">case</span> SIOCGMIIREG: {
<a name="l10621"></a>10621         u32 mii_regval;
<a name="l10622"></a>10622 
<a name="l10623"></a>10623         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES)
<a name="l10624"></a>10624             <span class="keywordflow">break</span>;          <span class="comment">/* We have no PHY */</span>
<a name="l10625"></a>10625 
<a name="l10626"></a>10626         <span class="keywordflow">if</span> (tp-&gt;link_config.phy_is_low_power)
<a name="l10627"></a>10627             <span class="keywordflow">return</span> -EAGAIN;
<a name="l10628"></a>10628 
<a name="l10629"></a>10629         spin_lock_bh(&amp;tp-&gt;lock);
<a name="l10630"></a>10630         err = tg3_readphy(tp, data-&gt;reg_num &amp; 0x1f, &amp;mii_regval);
<a name="l10631"></a>10631         spin_unlock_bh(&amp;tp-&gt;lock);
<a name="l10632"></a>10632 
<a name="l10633"></a>10633         data-&gt;val_out = mii_regval;
<a name="l10634"></a>10634 
<a name="l10635"></a>10635         <span class="keywordflow">return</span> err;
<a name="l10636"></a>10636     }
<a name="l10637"></a>10637 
<a name="l10638"></a>10638     <span class="keywordflow">case</span> SIOCSMIIREG:
<a name="l10639"></a>10639         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES)
<a name="l10640"></a>10640             <span class="keywordflow">break</span>;          <span class="comment">/* We have no PHY */</span>
<a name="l10641"></a>10641 
<a name="l10642"></a>10642         <span class="keywordflow">if</span> (tp-&gt;link_config.phy_is_low_power)
<a name="l10643"></a>10643             <span class="keywordflow">return</span> -EAGAIN;
<a name="l10644"></a>10644 
<a name="l10645"></a>10645         spin_lock_bh(&amp;tp-&gt;lock);
<a name="l10646"></a>10646         err = tg3_writephy(tp, data-&gt;reg_num &amp; 0x1f, data-&gt;val_in);
<a name="l10647"></a>10647         spin_unlock_bh(&amp;tp-&gt;lock);
<a name="l10648"></a>10648 
<a name="l10649"></a>10649         <span class="keywordflow">return</span> err;
<a name="l10650"></a>10650 
<a name="l10651"></a>10651     <span class="keywordflow">default</span>:
<a name="l10652"></a>10652         <span class="comment">/* do nothing */</span>
<a name="l10653"></a>10653         <span class="keywordflow">break</span>;
<a name="l10654"></a>10654     }
<a name="l10655"></a>10655     <span class="keywordflow">return</span> -EOPNOTSUPP;
<a name="l10656"></a>10656 }
<a name="l10657"></a>10657 
<a name="l10658"></a>10658 <span class="preprocessor">#if TG3_VLAN_TAG_USED</span>
<a name="l10659"></a>10659 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span> tg3_vlan_rx_register(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> vlan_group *grp)
<a name="l10660"></a>10660 {
<a name="l10661"></a>10661     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l10662"></a>10662 
<a name="l10663"></a>10663     <span class="keywordflow">if</span> (!netif_running(dev)) {
<a name="l10664"></a>10664         tp-&gt;vlgrp = grp;
<a name="l10665"></a>10665         <span class="keywordflow">return</span>;
<a name="l10666"></a>10666     }
<a name="l10667"></a>10667 
<a name="l10668"></a>10668     tg3_netif_stop(tp);
<a name="l10669"></a>10669 
<a name="l10670"></a>10670     tg3_full_lock(tp, 0);
<a name="l10671"></a>10671 
<a name="l10672"></a>10672     tp-&gt;vlgrp = grp;
<a name="l10673"></a>10673 
<a name="l10674"></a>10674     <span class="comment">/* Update RX_MODE_KEEP_VLAN_TAG bit in RX_MODE register. */</span>
<a name="l10675"></a>10675     __tg3_set_rx_mode(dev);
<a name="l10676"></a>10676 
<a name="l10677"></a>10677     tg3_netif_start(tp);
<a name="l10678"></a>10678 
<a name="l10679"></a>10679     tg3_full_unlock(tp);
<a name="l10680"></a>10680 }
<a name="l10681"></a>10681 <span class="preprocessor">#endif</span>
<a name="l10682"></a>10682 <span class="preprocessor"></span>
<a name="l10683"></a>10683 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_get_coalesce(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> ethtool_coalesce *ec)
<a name="l10684"></a>10684 {
<a name="l10685"></a>10685     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l10686"></a>10686 
<a name="l10687"></a>10687     memcpy(ec, &amp;tp-&gt;coal, <span class="keyword">sizeof</span>(*ec));
<a name="l10688"></a>10688     <span class="keywordflow">return</span> 0;
<a name="l10689"></a>10689 }
<a name="l10690"></a>10690 
<a name="l10691"></a>10691 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_set_coalesce(<span class="keyword">struct</span> net_device *dev, <span class="keyword">struct</span> ethtool_coalesce *ec)
<a name="l10692"></a>10692 {
<a name="l10693"></a>10693     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l10694"></a>10694     u32 max_rxcoal_tick_int = 0, max_txcoal_tick_int = 0;
<a name="l10695"></a>10695     u32 max_stat_coal_ticks = 0, min_stat_coal_ticks = 0;
<a name="l10696"></a>10696 
<a name="l10697"></a>10697     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS)) {
<a name="l10698"></a>10698         max_rxcoal_tick_int = MAX_RXCOAL_TICK_INT;
<a name="l10699"></a>10699         max_txcoal_tick_int = MAX_TXCOAL_TICK_INT;
<a name="l10700"></a>10700         max_stat_coal_ticks = MAX_STAT_COAL_TICKS;
<a name="l10701"></a>10701         min_stat_coal_ticks = MIN_STAT_COAL_TICKS;
<a name="l10702"></a>10702     }
<a name="l10703"></a>10703 
<a name="l10704"></a>10704     <span class="keywordflow">if</span> ((ec-&gt;rx_coalesce_usecs &gt; MAX_RXCOL_TICKS) ||
<a name="l10705"></a>10705         (ec-&gt;tx_coalesce_usecs &gt; MAX_TXCOL_TICKS) ||
<a name="l10706"></a>10706         (ec-&gt;rx_max_coalesced_frames &gt; MAX_RXMAX_FRAMES) ||
<a name="l10707"></a>10707         (ec-&gt;tx_max_coalesced_frames &gt; MAX_TXMAX_FRAMES) ||
<a name="l10708"></a>10708         (ec-&gt;rx_coalesce_usecs_irq &gt; max_rxcoal_tick_int) ||
<a name="l10709"></a>10709         (ec-&gt;tx_coalesce_usecs_irq &gt; max_txcoal_tick_int) ||
<a name="l10710"></a>10710         (ec-&gt;rx_max_coalesced_frames_irq &gt; MAX_RXCOAL_MAXF_INT) ||
<a name="l10711"></a>10711         (ec-&gt;tx_max_coalesced_frames_irq &gt; MAX_TXCOAL_MAXF_INT) ||
<a name="l10712"></a>10712         (ec-&gt;stats_block_coalesce_usecs &gt; max_stat_coal_ticks) ||
<a name="l10713"></a>10713         (ec-&gt;stats_block_coalesce_usecs &lt; min_stat_coal_ticks))
<a name="l10714"></a>10714         <span class="keywordflow">return</span> -EINVAL;
<a name="l10715"></a>10715 
<a name="l10716"></a>10716     <span class="comment">/* No rx interrupts will be generated if both are zero */</span>
<a name="l10717"></a>10717     <span class="keywordflow">if</span> ((ec-&gt;rx_coalesce_usecs == 0) &amp;&amp;
<a name="l10718"></a>10718         (ec-&gt;rx_max_coalesced_frames == 0))
<a name="l10719"></a>10719         <span class="keywordflow">return</span> -EINVAL;
<a name="l10720"></a>10720 
<a name="l10721"></a>10721     <span class="comment">/* No tx interrupts will be generated if both are zero */</span>
<a name="l10722"></a>10722     <span class="keywordflow">if</span> ((ec-&gt;tx_coalesce_usecs == 0) &amp;&amp;
<a name="l10723"></a>10723         (ec-&gt;tx_max_coalesced_frames == 0))
<a name="l10724"></a>10724         <span class="keywordflow">return</span> -EINVAL;
<a name="l10725"></a>10725 
<a name="l10726"></a>10726     <span class="comment">/* Only copy relevant parameters, ignore all others. */</span>
<a name="l10727"></a>10727     tp-&gt;coal.rx_coalesce_usecs = ec-&gt;rx_coalesce_usecs;
<a name="l10728"></a>10728     tp-&gt;coal.tx_coalesce_usecs = ec-&gt;tx_coalesce_usecs;
<a name="l10729"></a>10729     tp-&gt;coal.rx_max_coalesced_frames = ec-&gt;rx_max_coalesced_frames;
<a name="l10730"></a>10730     tp-&gt;coal.tx_max_coalesced_frames = ec-&gt;tx_max_coalesced_frames;
<a name="l10731"></a>10731     tp-&gt;coal.rx_coalesce_usecs_irq = ec-&gt;rx_coalesce_usecs_irq;
<a name="l10732"></a>10732     tp-&gt;coal.tx_coalesce_usecs_irq = ec-&gt;tx_coalesce_usecs_irq;
<a name="l10733"></a>10733     tp-&gt;coal.rx_max_coalesced_frames_irq = ec-&gt;rx_max_coalesced_frames_irq;
<a name="l10734"></a>10734     tp-&gt;coal.tx_max_coalesced_frames_irq = ec-&gt;tx_max_coalesced_frames_irq;
<a name="l10735"></a>10735     tp-&gt;coal.stats_block_coalesce_usecs = ec-&gt;stats_block_coalesce_usecs;
<a name="l10736"></a>10736 
<a name="l10737"></a>10737     <span class="keywordflow">if</span> (netif_running(dev)) {
<a name="l10738"></a>10738         tg3_full_lock(tp, 0);
<a name="l10739"></a>10739         __tg3_set_coalesce(tp, &amp;tp-&gt;coal);
<a name="l10740"></a>10740         tg3_full_unlock(tp);
<a name="l10741"></a>10741     }
<a name="l10742"></a>10742     <span class="keywordflow">return</span> 0;
<a name="l10743"></a>10743 }
<a name="l10744"></a>10744 
<a name="l10745"></a>10745 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>ethtool_ops tg3_ethtool_ops = {
<a name="l10746"></a>10746     .get_settings       = tg3_get_settings,
<a name="l10747"></a>10747     .set_settings       = tg3_set_settings,
<a name="l10748"></a>10748     .get_drvinfo        = tg3_get_drvinfo,
<a name="l10749"></a>10749     .get_regs_len       = tg3_get_regs_len,
<a name="l10750"></a>10750     .get_regs       = tg3_get_regs,
<a name="l10751"></a>10751     .get_wol        = tg3_get_wol,
<a name="l10752"></a>10752     .set_wol        = tg3_set_wol,
<a name="l10753"></a>10753     .get_msglevel       = tg3_get_msglevel,
<a name="l10754"></a>10754     .set_msglevel       = tg3_set_msglevel,
<a name="l10755"></a>10755     .nway_reset     = tg3_nway_reset,
<a name="l10756"></a>10756     .get_link       = ethtool_op_get_link,
<a name="l10757"></a>10757     .get_eeprom_len     = tg3_get_eeprom_len,
<a name="l10758"></a>10758     .get_eeprom     = tg3_get_eeprom,
<a name="l10759"></a>10759     .set_eeprom     = tg3_set_eeprom,
<a name="l10760"></a>10760     .get_ringparam      = tg3_get_ringparam,
<a name="l10761"></a>10761     .set_ringparam      = tg3_set_ringparam,
<a name="l10762"></a>10762     .get_pauseparam     = tg3_get_pauseparam,
<a name="l10763"></a>10763     .set_pauseparam     = tg3_set_pauseparam,
<a name="l10764"></a>10764     .get_rx_csum        = tg3_get_rx_csum,
<a name="l10765"></a>10765     .set_rx_csum        = tg3_set_rx_csum,
<a name="l10766"></a>10766     .set_tx_csum        = tg3_set_tx_csum,
<a name="l10767"></a>10767     .set_sg         = ethtool_op_set_sg,
<a name="l10768"></a>10768     .set_tso        = tg3_set_tso,
<a name="l10769"></a>10769     .self_test      = tg3_self_test,
<a name="l10770"></a>10770     .get_strings        = tg3_get_strings,
<a name="l10771"></a>10771     .phys_id        = tg3_phys_id,
<a name="l10772"></a>10772     .get_ethtool_stats  = tg3_get_ethtool_stats,
<a name="l10773"></a>10773     .get_coalesce       = tg3_get_coalesce,
<a name="l10774"></a>10774     .set_coalesce       = tg3_set_coalesce,
<a name="l10775"></a>10775     .get_sset_count     = tg3_get_sset_count,
<a name="l10776"></a>10776 };
<a name="l10777"></a>10777 
<a name="l10778"></a>10778 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_get_eeprom_size(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l10779"></a>10779 {
<a name="l10780"></a>10780     u32 cursize, val, magic;
<a name="l10781"></a>10781 
<a name="l10782"></a>10782     tp-&gt;nvram_size = EEPROM_CHIP_SIZE;
<a name="l10783"></a>10783 
<a name="l10784"></a>10784     <span class="keywordflow">if</span> (tg3_nvram_read(tp, 0, &amp;magic) != 0)
<a name="l10785"></a>10785         <span class="keywordflow">return</span>;
<a name="l10786"></a>10786 
<a name="l10787"></a>10787     <span class="keywordflow">if</span> ((magic != TG3_EEPROM_MAGIC) &amp;&amp;
<a name="l10788"></a>10788         ((magic &amp; TG3_EEPROM_MAGIC_FW_MSK) != TG3_EEPROM_MAGIC_FW) &amp;&amp;
<a name="l10789"></a>10789         ((magic &amp; TG3_EEPROM_MAGIC_HW_MSK) != TG3_EEPROM_MAGIC_HW))
<a name="l10790"></a>10790         <span class="keywordflow">return</span>;
<a name="l10791"></a>10791 
<a name="l10792"></a>10792     <span class="comment">/*</span>
<a name="l10793"></a>10793 <span class="comment">     * Size the chip by reading offsets at increasing powers of two.</span>
<a name="l10794"></a>10794 <span class="comment">     * When we encounter our validation signature, we know the addressing</span>
<a name="l10795"></a>10795 <span class="comment">     * has wrapped around, and thus have our chip size.</span>
<a name="l10796"></a>10796 <span class="comment">     */</span>
<a name="l10797"></a>10797     cursize = 0x10;
<a name="l10798"></a>10798 
<a name="l10799"></a>10799     <span class="keywordflow">while</span> (cursize &lt; tp-&gt;nvram_size) {
<a name="l10800"></a>10800         <span class="keywordflow">if</span> (tg3_nvram_read(tp, cursize, &amp;val) != 0)
<a name="l10801"></a>10801             <span class="keywordflow">return</span>;
<a name="l10802"></a>10802 
<a name="l10803"></a>10803         <span class="keywordflow">if</span> (val == magic)
<a name="l10804"></a>10804             <span class="keywordflow">break</span>;
<a name="l10805"></a>10805 
<a name="l10806"></a>10806         cursize &lt;&lt;= 1;
<a name="l10807"></a>10807     }
<a name="l10808"></a>10808 
<a name="l10809"></a>10809     tp-&gt;nvram_size = cursize;
<a name="l10810"></a>10810 }
<a name="l10811"></a>10811 
<a name="l10812"></a>10812 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_get_nvram_size(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l10813"></a>10813 {
<a name="l10814"></a>10814     u32 val;
<a name="l10815"></a>10815 
<a name="l10816"></a>10816     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags3 &amp; TG3_FLG3_NO_NVRAM) ||
<a name="l10817"></a>10817         tg3_nvram_read(tp, 0, &amp;val) != 0)
<a name="l10818"></a>10818         <span class="keywordflow">return</span>;
<a name="l10819"></a>10819 
<a name="l10820"></a>10820     <span class="comment">/* Selfboot format */</span>
<a name="l10821"></a>10821     <span class="keywordflow">if</span> (val != TG3_EEPROM_MAGIC) {
<a name="l10822"></a>10822         tg3_get_eeprom_size(tp);
<a name="l10823"></a>10823         <span class="keywordflow">return</span>;
<a name="l10824"></a>10824     }
<a name="l10825"></a>10825 
<a name="l10826"></a>10826     <span class="keywordflow">if</span> (tg3_nvram_read(tp, 0xf0, &amp;val) == 0) {
<a name="l10827"></a>10827         <span class="keywordflow">if</span> (val != 0) {
<a name="l10828"></a>10828             <span class="comment">/* This is confusing.  We want to operate on the</span>
<a name="l10829"></a>10829 <span class="comment">             * 16-bit value at offset 0xf2.  The tg3_nvram_read()</span>
<a name="l10830"></a>10830 <span class="comment">             * call will read from NVRAM and byteswap the data</span>
<a name="l10831"></a>10831 <span class="comment">             * according to the byteswapping settings for all</span>
<a name="l10832"></a>10832 <span class="comment">             * other register accesses.  This ensures the data we</span>
<a name="l10833"></a>10833 <span class="comment">             * want will always reside in the lower 16-bits.</span>
<a name="l10834"></a>10834 <span class="comment">             * However, the data in NVRAM is in LE format, which</span>
<a name="l10835"></a>10835 <span class="comment">             * means the data from the NVRAM read will always be</span>
<a name="l10836"></a>10836 <span class="comment">             * opposite the endianness of the CPU.  The 16-bit</span>
<a name="l10837"></a>10837 <span class="comment">             * byteswap then brings the data to CPU endianness.</span>
<a name="l10838"></a>10838 <span class="comment">             */</span>
<a name="l10839"></a>10839             tp-&gt;nvram_size = swab16((u16)(val &amp; 0x0000ffff)) * 1024;
<a name="l10840"></a>10840             <span class="keywordflow">return</span>;
<a name="l10841"></a>10841         }
<a name="l10842"></a>10842     }
<a name="l10843"></a>10843     tp-&gt;nvram_size = TG3_NVRAM_SIZE_512KB;
<a name="l10844"></a>10844 }
<a name="l10845"></a>10845 
<a name="l10846"></a>10846 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_get_nvram_info(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l10847"></a>10847 {
<a name="l10848"></a>10848     u32 nvcfg1;
<a name="l10849"></a>10849 
<a name="l10850"></a>10850     nvcfg1 = tr32(NVRAM_CFG1);
<a name="l10851"></a>10851     <span class="keywordflow">if</span> (nvcfg1 &amp; NVRAM_CFG1_FLASHIF_ENAB) {
<a name="l10852"></a>10852         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l10853"></a>10853     } <span class="keywordflow">else</span> {
<a name="l10854"></a>10854         nvcfg1 &amp;= ~NVRAM_CFG1_COMPAT_BYPASS;
<a name="l10855"></a>10855         tw32(NVRAM_CFG1, nvcfg1);
<a name="l10856"></a>10856     }
<a name="l10857"></a>10857 
<a name="l10858"></a>10858     <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5750) ||
<a name="l10859"></a>10859         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS)) {
<a name="l10860"></a>10860         <span class="keywordflow">switch</span> (nvcfg1 &amp; NVRAM_CFG1_VENDOR_MASK) {
<a name="l10861"></a>10861         <span class="keywordflow">case</span> FLASH_VENDOR_ATMEL_FLASH_BUFFERED:
<a name="l10862"></a>10862             tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l10863"></a>10863             tp-&gt;nvram_pagesize = ATMEL_AT45DB0X1B_PAGE_SIZE;
<a name="l10864"></a>10864             tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l10865"></a>10865             <span class="keywordflow">break</span>;
<a name="l10866"></a>10866         <span class="keywordflow">case</span> FLASH_VENDOR_ATMEL_FLASH_UNBUFFERED:
<a name="l10867"></a>10867             tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l10868"></a>10868             tp-&gt;nvram_pagesize = ATMEL_AT25F512_PAGE_SIZE;
<a name="l10869"></a>10869             <span class="keywordflow">break</span>;
<a name="l10870"></a>10870         <span class="keywordflow">case</span> FLASH_VENDOR_ATMEL_EEPROM:
<a name="l10871"></a>10871             tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l10872"></a>10872             tp-&gt;nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
<a name="l10873"></a>10873             tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l10874"></a>10874             <span class="keywordflow">break</span>;
<a name="l10875"></a>10875         <span class="keywordflow">case</span> FLASH_VENDOR_ST:
<a name="l10876"></a>10876             tp-&gt;nvram_jedecnum = JEDEC_ST;
<a name="l10877"></a>10877             tp-&gt;nvram_pagesize = ST_M45PEX0_PAGE_SIZE;
<a name="l10878"></a>10878             tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l10879"></a>10879             <span class="keywordflow">break</span>;
<a name="l10880"></a>10880         <span class="keywordflow">case</span> FLASH_VENDOR_SAIFUN:
<a name="l10881"></a>10881             tp-&gt;nvram_jedecnum = JEDEC_SAIFUN;
<a name="l10882"></a>10882             tp-&gt;nvram_pagesize = SAIFUN_SA25F0XX_PAGE_SIZE;
<a name="l10883"></a>10883             <span class="keywordflow">break</span>;
<a name="l10884"></a>10884         <span class="keywordflow">case</span> FLASH_VENDOR_SST_SMALL:
<a name="l10885"></a>10885         <span class="keywordflow">case</span> FLASH_VENDOR_SST_LARGE:
<a name="l10886"></a>10886             tp-&gt;nvram_jedecnum = JEDEC_SST;
<a name="l10887"></a>10887             tp-&gt;nvram_pagesize = SST_25VF0X0_PAGE_SIZE;
<a name="l10888"></a>10888             <span class="keywordflow">break</span>;
<a name="l10889"></a>10889         }
<a name="l10890"></a>10890     } <span class="keywordflow">else</span> {
<a name="l10891"></a>10891         tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l10892"></a>10892         tp-&gt;nvram_pagesize = ATMEL_AT45DB0X1B_PAGE_SIZE;
<a name="l10893"></a>10893         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l10894"></a>10894     }
<a name="l10895"></a>10895 }
<a name="l10896"></a>10896 
<a name="l10897"></a>10897 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_nvram_get_pagesize(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 nvmcfg1)
<a name="l10898"></a>10898 {
<a name="l10899"></a>10899     <span class="keywordflow">switch</span> (nvmcfg1 &amp; NVRAM_CFG1_5752PAGE_SIZE_MASK) {
<a name="l10900"></a>10900     <span class="keywordflow">case</span> FLASH_5752PAGE_SIZE_256:
<a name="l10901"></a>10901         tp-&gt;nvram_pagesize = 256;
<a name="l10902"></a>10902         <span class="keywordflow">break</span>;
<a name="l10903"></a>10903     <span class="keywordflow">case</span> FLASH_5752PAGE_SIZE_512:
<a name="l10904"></a>10904         tp-&gt;nvram_pagesize = 512;
<a name="l10905"></a>10905         <span class="keywordflow">break</span>;
<a name="l10906"></a>10906     <span class="keywordflow">case</span> FLASH_5752PAGE_SIZE_1K:
<a name="l10907"></a>10907         tp-&gt;nvram_pagesize = 1024;
<a name="l10908"></a>10908         <span class="keywordflow">break</span>;
<a name="l10909"></a>10909     <span class="keywordflow">case</span> FLASH_5752PAGE_SIZE_2K:
<a name="l10910"></a>10910         tp-&gt;nvram_pagesize = 2048;
<a name="l10911"></a>10911         <span class="keywordflow">break</span>;
<a name="l10912"></a>10912     <span class="keywordflow">case</span> FLASH_5752PAGE_SIZE_4K:
<a name="l10913"></a>10913         tp-&gt;nvram_pagesize = 4096;
<a name="l10914"></a>10914         <span class="keywordflow">break</span>;
<a name="l10915"></a>10915     <span class="keywordflow">case</span> FLASH_5752PAGE_SIZE_264:
<a name="l10916"></a>10916         tp-&gt;nvram_pagesize = 264;
<a name="l10917"></a>10917         <span class="keywordflow">break</span>;
<a name="l10918"></a>10918     <span class="keywordflow">case</span> FLASH_5752PAGE_SIZE_528:
<a name="l10919"></a>10919         tp-&gt;nvram_pagesize = 528;
<a name="l10920"></a>10920         <span class="keywordflow">break</span>;
<a name="l10921"></a>10921     }
<a name="l10922"></a>10922 }
<a name="l10923"></a>10923 
<a name="l10924"></a>10924 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_get_5752_nvram_info(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l10925"></a>10925 {
<a name="l10926"></a>10926     u32 nvcfg1;
<a name="l10927"></a>10927 
<a name="l10928"></a>10928     nvcfg1 = tr32(NVRAM_CFG1);
<a name="l10929"></a>10929 
<a name="l10930"></a>10930     <span class="comment">/* NVRAM protection for TPM */</span>
<a name="l10931"></a>10931     <span class="keywordflow">if</span> (nvcfg1 &amp; (1 &lt;&lt; 27))
<a name="l10932"></a>10932         tp-&gt;tg3_flags2 |= TG3_FLG2_PROTECTED_NVRAM;
<a name="l10933"></a>10933 
<a name="l10934"></a>10934     <span class="keywordflow">switch</span> (nvcfg1 &amp; NVRAM_CFG1_5752VENDOR_MASK) {
<a name="l10935"></a>10935     <span class="keywordflow">case</span> FLASH_5752VENDOR_ATMEL_EEPROM_64KHZ:
<a name="l10936"></a>10936     <span class="keywordflow">case</span> FLASH_5752VENDOR_ATMEL_EEPROM_376KHZ:
<a name="l10937"></a>10937         tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l10938"></a>10938         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l10939"></a>10939         <span class="keywordflow">break</span>;
<a name="l10940"></a>10940     <span class="keywordflow">case</span> FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
<a name="l10941"></a>10941         tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l10942"></a>10942         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l10943"></a>10943         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l10944"></a>10944         <span class="keywordflow">break</span>;
<a name="l10945"></a>10945     <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE10:
<a name="l10946"></a>10946     <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE20:
<a name="l10947"></a>10947     <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE40:
<a name="l10948"></a>10948         tp-&gt;nvram_jedecnum = JEDEC_ST;
<a name="l10949"></a>10949         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l10950"></a>10950         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l10951"></a>10951         <span class="keywordflow">break</span>;
<a name="l10952"></a>10952     }
<a name="l10953"></a>10953 
<a name="l10954"></a>10954     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_FLASH) {
<a name="l10955"></a>10955         tg3_nvram_get_pagesize(tp, nvcfg1);
<a name="l10956"></a>10956     } <span class="keywordflow">else</span> {
<a name="l10957"></a>10957         <span class="comment">/* For eeprom, set pagesize to maximum eeprom size */</span>
<a name="l10958"></a>10958         tp-&gt;nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
<a name="l10959"></a>10959 
<a name="l10960"></a>10960         nvcfg1 &amp;= ~NVRAM_CFG1_COMPAT_BYPASS;
<a name="l10961"></a>10961         tw32(NVRAM_CFG1, nvcfg1);
<a name="l10962"></a>10962     }
<a name="l10963"></a>10963 }
<a name="l10964"></a>10964 
<a name="l10965"></a>10965 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_get_5755_nvram_info(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l10966"></a>10966 {
<a name="l10967"></a>10967     u32 nvcfg1, protect = 0;
<a name="l10968"></a>10968 
<a name="l10969"></a>10969     nvcfg1 = tr32(NVRAM_CFG1);
<a name="l10970"></a>10970 
<a name="l10971"></a>10971     <span class="comment">/* NVRAM protection for TPM */</span>
<a name="l10972"></a>10972     <span class="keywordflow">if</span> (nvcfg1 &amp; (1 &lt;&lt; 27)) {
<a name="l10973"></a>10973         tp-&gt;tg3_flags2 |= TG3_FLG2_PROTECTED_NVRAM;
<a name="l10974"></a>10974         protect = 1;
<a name="l10975"></a>10975     }
<a name="l10976"></a>10976 
<a name="l10977"></a>10977     nvcfg1 &amp;= NVRAM_CFG1_5752VENDOR_MASK;
<a name="l10978"></a>10978     <span class="keywordflow">switch</span> (nvcfg1) {
<a name="l10979"></a>10979     <span class="keywordflow">case</span> FLASH_5755VENDOR_ATMEL_FLASH_1:
<a name="l10980"></a>10980     <span class="keywordflow">case</span> FLASH_5755VENDOR_ATMEL_FLASH_2:
<a name="l10981"></a>10981     <span class="keywordflow">case</span> FLASH_5755VENDOR_ATMEL_FLASH_3:
<a name="l10982"></a>10982     <span class="keywordflow">case</span> FLASH_5755VENDOR_ATMEL_FLASH_5:
<a name="l10983"></a>10983         tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l10984"></a>10984         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l10985"></a>10985         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l10986"></a>10986         tp-&gt;nvram_pagesize = 264;
<a name="l10987"></a>10987         <span class="keywordflow">if</span> (nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_1 ||
<a name="l10988"></a>10988             nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_5)
<a name="l10989"></a>10989             tp-&gt;nvram_size = (protect ? 0x3e200 :
<a name="l10990"></a>10990                       TG3_NVRAM_SIZE_512KB);
<a name="l10991"></a>10991         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_2)
<a name="l10992"></a>10992             tp-&gt;nvram_size = (protect ? 0x1f200 :
<a name="l10993"></a>10993                       TG3_NVRAM_SIZE_256KB);
<a name="l10994"></a>10994         <span class="keywordflow">else</span>
<a name="l10995"></a>10995             tp-&gt;nvram_size = (protect ? 0x1f200 :
<a name="l10996"></a>10996                       TG3_NVRAM_SIZE_128KB);
<a name="l10997"></a>10997         <span class="keywordflow">break</span>;
<a name="l10998"></a>10998     <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE10:
<a name="l10999"></a>10999     <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE20:
<a name="l11000"></a>11000     <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE40:
<a name="l11001"></a>11001         tp-&gt;nvram_jedecnum = JEDEC_ST;
<a name="l11002"></a>11002         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11003"></a>11003         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l11004"></a>11004         tp-&gt;nvram_pagesize = 256;
<a name="l11005"></a>11005         <span class="keywordflow">if</span> (nvcfg1 == FLASH_5752VENDOR_ST_M45PE10)
<a name="l11006"></a>11006             tp-&gt;nvram_size = (protect ?
<a name="l11007"></a>11007                       TG3_NVRAM_SIZE_64KB :
<a name="l11008"></a>11008                       TG3_NVRAM_SIZE_128KB);
<a name="l11009"></a>11009         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (nvcfg1 == FLASH_5752VENDOR_ST_M45PE20)
<a name="l11010"></a>11010             tp-&gt;nvram_size = (protect ?
<a name="l11011"></a>11011                       TG3_NVRAM_SIZE_64KB :
<a name="l11012"></a>11012                       TG3_NVRAM_SIZE_256KB);
<a name="l11013"></a>11013         <span class="keywordflow">else</span>
<a name="l11014"></a>11014             tp-&gt;nvram_size = (protect ?
<a name="l11015"></a>11015                       TG3_NVRAM_SIZE_128KB :
<a name="l11016"></a>11016                       TG3_NVRAM_SIZE_512KB);
<a name="l11017"></a>11017         <span class="keywordflow">break</span>;
<a name="l11018"></a>11018     }
<a name="l11019"></a>11019 }
<a name="l11020"></a>11020 
<a name="l11021"></a>11021 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_get_5787_nvram_info(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l11022"></a>11022 {
<a name="l11023"></a>11023     u32 nvcfg1;
<a name="l11024"></a>11024 
<a name="l11025"></a>11025     nvcfg1 = tr32(NVRAM_CFG1);
<a name="l11026"></a>11026 
<a name="l11027"></a>11027     <span class="keywordflow">switch</span> (nvcfg1 &amp; NVRAM_CFG1_5752VENDOR_MASK) {
<a name="l11028"></a>11028     <span class="keywordflow">case</span> FLASH_5787VENDOR_ATMEL_EEPROM_64KHZ:
<a name="l11029"></a>11029     <span class="keywordflow">case</span> FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ:
<a name="l11030"></a>11030     <span class="keywordflow">case</span> FLASH_5787VENDOR_MICRO_EEPROM_64KHZ:
<a name="l11031"></a>11031     <span class="keywordflow">case</span> FLASH_5787VENDOR_MICRO_EEPROM_376KHZ:
<a name="l11032"></a>11032         tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l11033"></a>11033         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11034"></a>11034         tp-&gt;nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
<a name="l11035"></a>11035 
<a name="l11036"></a>11036         nvcfg1 &amp;= ~NVRAM_CFG1_COMPAT_BYPASS;
<a name="l11037"></a>11037         tw32(NVRAM_CFG1, nvcfg1);
<a name="l11038"></a>11038         <span class="keywordflow">break</span>;
<a name="l11039"></a>11039     <span class="keywordflow">case</span> FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
<a name="l11040"></a>11040     <span class="keywordflow">case</span> FLASH_5755VENDOR_ATMEL_FLASH_1:
<a name="l11041"></a>11041     <span class="keywordflow">case</span> FLASH_5755VENDOR_ATMEL_FLASH_2:
<a name="l11042"></a>11042     <span class="keywordflow">case</span> FLASH_5755VENDOR_ATMEL_FLASH_3:
<a name="l11043"></a>11043         tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l11044"></a>11044         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11045"></a>11045         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l11046"></a>11046         tp-&gt;nvram_pagesize = 264;
<a name="l11047"></a>11047         <span class="keywordflow">break</span>;
<a name="l11048"></a>11048     <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE10:
<a name="l11049"></a>11049     <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE20:
<a name="l11050"></a>11050     <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE40:
<a name="l11051"></a>11051         tp-&gt;nvram_jedecnum = JEDEC_ST;
<a name="l11052"></a>11052         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11053"></a>11053         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l11054"></a>11054         tp-&gt;nvram_pagesize = 256;
<a name="l11055"></a>11055         <span class="keywordflow">break</span>;
<a name="l11056"></a>11056     }
<a name="l11057"></a>11057 }
<a name="l11058"></a>11058 
<a name="l11059"></a>11059 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_get_5761_nvram_info(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l11060"></a>11060 {
<a name="l11061"></a>11061     u32 nvcfg1, protect = 0;
<a name="l11062"></a>11062 
<a name="l11063"></a>11063     nvcfg1 = tr32(NVRAM_CFG1);
<a name="l11064"></a>11064 
<a name="l11065"></a>11065     <span class="comment">/* NVRAM protection for TPM */</span>
<a name="l11066"></a>11066     <span class="keywordflow">if</span> (nvcfg1 &amp; (1 &lt;&lt; 27)) {
<a name="l11067"></a>11067         tp-&gt;tg3_flags2 |= TG3_FLG2_PROTECTED_NVRAM;
<a name="l11068"></a>11068         protect = 1;
<a name="l11069"></a>11069     }
<a name="l11070"></a>11070 
<a name="l11071"></a>11071     nvcfg1 &amp;= NVRAM_CFG1_5752VENDOR_MASK;
<a name="l11072"></a>11072     <span class="keywordflow">switch</span> (nvcfg1) {
<a name="l11073"></a>11073     <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_ADB021D:
<a name="l11074"></a>11074     <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_ADB041D:
<a name="l11075"></a>11075     <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_ADB081D:
<a name="l11076"></a>11076     <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_ADB161D:
<a name="l11077"></a>11077     <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_MDB021D:
<a name="l11078"></a>11078     <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_MDB041D:
<a name="l11079"></a>11079     <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_MDB081D:
<a name="l11080"></a>11080     <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_MDB161D:
<a name="l11081"></a>11081         tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l11082"></a>11082         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11083"></a>11083         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l11084"></a>11084         tp-&gt;tg3_flags3 |= TG3_FLG3_NO_NVRAM_ADDR_TRANS;
<a name="l11085"></a>11085         tp-&gt;nvram_pagesize = 256;
<a name="l11086"></a>11086         <span class="keywordflow">break</span>;
<a name="l11087"></a>11087     <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_A_M45PE20:
<a name="l11088"></a>11088     <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_A_M45PE40:
<a name="l11089"></a>11089     <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_A_M45PE80:
<a name="l11090"></a>11090     <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_A_M45PE16:
<a name="l11091"></a>11091     <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_M_M45PE20:
<a name="l11092"></a>11092     <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_M_M45PE40:
<a name="l11093"></a>11093     <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_M_M45PE80:
<a name="l11094"></a>11094     <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_M_M45PE16:
<a name="l11095"></a>11095         tp-&gt;nvram_jedecnum = JEDEC_ST;
<a name="l11096"></a>11096         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11097"></a>11097         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l11098"></a>11098         tp-&gt;nvram_pagesize = 256;
<a name="l11099"></a>11099         <span class="keywordflow">break</span>;
<a name="l11100"></a>11100     }
<a name="l11101"></a>11101 
<a name="l11102"></a>11102     <span class="keywordflow">if</span> (protect) {
<a name="l11103"></a>11103         tp-&gt;nvram_size = tr32(NVRAM_ADDR_LOCKOUT);
<a name="l11104"></a>11104     } <span class="keywordflow">else</span> {
<a name="l11105"></a>11105         <span class="keywordflow">switch</span> (nvcfg1) {
<a name="l11106"></a>11106         <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_ADB161D:
<a name="l11107"></a>11107         <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_MDB161D:
<a name="l11108"></a>11108         <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_A_M45PE16:
<a name="l11109"></a>11109         <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_M_M45PE16:
<a name="l11110"></a>11110             tp-&gt;nvram_size = TG3_NVRAM_SIZE_2MB;
<a name="l11111"></a>11111             <span class="keywordflow">break</span>;
<a name="l11112"></a>11112         <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_ADB081D:
<a name="l11113"></a>11113         <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_MDB081D:
<a name="l11114"></a>11114         <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_A_M45PE80:
<a name="l11115"></a>11115         <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_M_M45PE80:
<a name="l11116"></a>11116             tp-&gt;nvram_size = TG3_NVRAM_SIZE_1MB;
<a name="l11117"></a>11117             <span class="keywordflow">break</span>;
<a name="l11118"></a>11118         <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_ADB041D:
<a name="l11119"></a>11119         <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_MDB041D:
<a name="l11120"></a>11120         <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_A_M45PE40:
<a name="l11121"></a>11121         <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_M_M45PE40:
<a name="l11122"></a>11122             tp-&gt;nvram_size = TG3_NVRAM_SIZE_512KB;
<a name="l11123"></a>11123             <span class="keywordflow">break</span>;
<a name="l11124"></a>11124         <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_ADB021D:
<a name="l11125"></a>11125         <span class="keywordflow">case</span> FLASH_5761VENDOR_ATMEL_MDB021D:
<a name="l11126"></a>11126         <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_A_M45PE20:
<a name="l11127"></a>11127         <span class="keywordflow">case</span> FLASH_5761VENDOR_ST_M_M45PE20:
<a name="l11128"></a>11128             tp-&gt;nvram_size = TG3_NVRAM_SIZE_256KB;
<a name="l11129"></a>11129             <span class="keywordflow">break</span>;
<a name="l11130"></a>11130         }
<a name="l11131"></a>11131     }
<a name="l11132"></a>11132 }
<a name="l11133"></a>11133 
<a name="l11134"></a>11134 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_get_5906_nvram_info(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l11135"></a>11135 {
<a name="l11136"></a>11136     tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l11137"></a>11137     tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11138"></a>11138     tp-&gt;nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
<a name="l11139"></a>11139 }
<a name="l11140"></a>11140 
<a name="l11141"></a>11141 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_get_57780_nvram_info(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l11142"></a>11142 {
<a name="l11143"></a>11143     u32 nvcfg1;
<a name="l11144"></a>11144 
<a name="l11145"></a>11145     nvcfg1 = tr32(NVRAM_CFG1);
<a name="l11146"></a>11146 
<a name="l11147"></a>11147     <span class="keywordflow">switch</span> (nvcfg1 &amp; NVRAM_CFG1_5752VENDOR_MASK) {
<a name="l11148"></a>11148     <span class="keywordflow">case</span> FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ:
<a name="l11149"></a>11149     <span class="keywordflow">case</span> FLASH_5787VENDOR_MICRO_EEPROM_376KHZ:
<a name="l11150"></a>11150         tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l11151"></a>11151         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11152"></a>11152         tp-&gt;nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
<a name="l11153"></a>11153 
<a name="l11154"></a>11154         nvcfg1 &amp;= ~NVRAM_CFG1_COMPAT_BYPASS;
<a name="l11155"></a>11155         tw32(NVRAM_CFG1, nvcfg1);
<a name="l11156"></a>11156         <span class="keywordflow">return</span>;
<a name="l11157"></a>11157     <span class="keywordflow">case</span> FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
<a name="l11158"></a>11158     <span class="keywordflow">case</span> FLASH_57780VENDOR_ATMEL_AT45DB011D:
<a name="l11159"></a>11159     <span class="keywordflow">case</span> FLASH_57780VENDOR_ATMEL_AT45DB011B:
<a name="l11160"></a>11160     <span class="keywordflow">case</span> FLASH_57780VENDOR_ATMEL_AT45DB021D:
<a name="l11161"></a>11161     <span class="keywordflow">case</span> FLASH_57780VENDOR_ATMEL_AT45DB021B:
<a name="l11162"></a>11162     <span class="keywordflow">case</span> FLASH_57780VENDOR_ATMEL_AT45DB041D:
<a name="l11163"></a>11163     <span class="keywordflow">case</span> FLASH_57780VENDOR_ATMEL_AT45DB041B:
<a name="l11164"></a>11164         tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l11165"></a>11165         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11166"></a>11166         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l11167"></a>11167 
<a name="l11168"></a>11168         <span class="keywordflow">switch</span> (nvcfg1 &amp; NVRAM_CFG1_5752VENDOR_MASK) {
<a name="l11169"></a>11169         <span class="keywordflow">case</span> FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
<a name="l11170"></a>11170         <span class="keywordflow">case</span> FLASH_57780VENDOR_ATMEL_AT45DB011D:
<a name="l11171"></a>11171         <span class="keywordflow">case</span> FLASH_57780VENDOR_ATMEL_AT45DB011B:
<a name="l11172"></a>11172             tp-&gt;nvram_size = TG3_NVRAM_SIZE_128KB;
<a name="l11173"></a>11173             <span class="keywordflow">break</span>;
<a name="l11174"></a>11174         <span class="keywordflow">case</span> FLASH_57780VENDOR_ATMEL_AT45DB021D:
<a name="l11175"></a>11175         <span class="keywordflow">case</span> FLASH_57780VENDOR_ATMEL_AT45DB021B:
<a name="l11176"></a>11176             tp-&gt;nvram_size = TG3_NVRAM_SIZE_256KB;
<a name="l11177"></a>11177             <span class="keywordflow">break</span>;
<a name="l11178"></a>11178         <span class="keywordflow">case</span> FLASH_57780VENDOR_ATMEL_AT45DB041D:
<a name="l11179"></a>11179         <span class="keywordflow">case</span> FLASH_57780VENDOR_ATMEL_AT45DB041B:
<a name="l11180"></a>11180             tp-&gt;nvram_size = TG3_NVRAM_SIZE_512KB;
<a name="l11181"></a>11181             <span class="keywordflow">break</span>;
<a name="l11182"></a>11182         }
<a name="l11183"></a>11183         <span class="keywordflow">break</span>;
<a name="l11184"></a>11184     <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE10:
<a name="l11185"></a>11185     <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE20:
<a name="l11186"></a>11186     <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE40:
<a name="l11187"></a>11187         tp-&gt;nvram_jedecnum = JEDEC_ST;
<a name="l11188"></a>11188         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11189"></a>11189         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l11190"></a>11190 
<a name="l11191"></a>11191         <span class="keywordflow">switch</span> (nvcfg1 &amp; NVRAM_CFG1_5752VENDOR_MASK) {
<a name="l11192"></a>11192         <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE10:
<a name="l11193"></a>11193             tp-&gt;nvram_size = TG3_NVRAM_SIZE_128KB;
<a name="l11194"></a>11194             <span class="keywordflow">break</span>;
<a name="l11195"></a>11195         <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE20:
<a name="l11196"></a>11196             tp-&gt;nvram_size = TG3_NVRAM_SIZE_256KB;
<a name="l11197"></a>11197             <span class="keywordflow">break</span>;
<a name="l11198"></a>11198         <span class="keywordflow">case</span> FLASH_5752VENDOR_ST_M45PE40:
<a name="l11199"></a>11199             tp-&gt;nvram_size = TG3_NVRAM_SIZE_512KB;
<a name="l11200"></a>11200             <span class="keywordflow">break</span>;
<a name="l11201"></a>11201         }
<a name="l11202"></a>11202         <span class="keywordflow">break</span>;
<a name="l11203"></a>11203     <span class="keywordflow">default</span>:
<a name="l11204"></a>11204         tp-&gt;tg3_flags3 |= TG3_FLG3_NO_NVRAM;
<a name="l11205"></a>11205         <span class="keywordflow">return</span>;
<a name="l11206"></a>11206     }
<a name="l11207"></a>11207 
<a name="l11208"></a>11208     tg3_nvram_get_pagesize(tp, nvcfg1);
<a name="l11209"></a>11209     <span class="keywordflow">if</span> (tp-&gt;nvram_pagesize != 264 &amp;&amp; tp-&gt;nvram_pagesize != 528)
<a name="l11210"></a>11210         tp-&gt;tg3_flags3 |= TG3_FLG3_NO_NVRAM_ADDR_TRANS;
<a name="l11211"></a>11211 }
<a name="l11212"></a>11212 
<a name="l11213"></a>11213 
<a name="l11214"></a>11214 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_get_5717_nvram_info(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l11215"></a>11215 {
<a name="l11216"></a>11216     u32 nvcfg1;
<a name="l11217"></a>11217 
<a name="l11218"></a>11218     nvcfg1 = tr32(NVRAM_CFG1);
<a name="l11219"></a>11219 
<a name="l11220"></a>11220     <span class="keywordflow">switch</span> (nvcfg1 &amp; NVRAM_CFG1_5752VENDOR_MASK) {
<a name="l11221"></a>11221     <span class="keywordflow">case</span> FLASH_5717VENDOR_ATMEL_EEPROM:
<a name="l11222"></a>11222     <span class="keywordflow">case</span> FLASH_5717VENDOR_MICRO_EEPROM:
<a name="l11223"></a>11223         tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l11224"></a>11224         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11225"></a>11225         tp-&gt;nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
<a name="l11226"></a>11226 
<a name="l11227"></a>11227         nvcfg1 &amp;= ~NVRAM_CFG1_COMPAT_BYPASS;
<a name="l11228"></a>11228         tw32(NVRAM_CFG1, nvcfg1);
<a name="l11229"></a>11229         <span class="keywordflow">return</span>;
<a name="l11230"></a>11230     <span class="keywordflow">case</span> FLASH_5717VENDOR_ATMEL_MDB011D:
<a name="l11231"></a>11231     <span class="keywordflow">case</span> FLASH_5717VENDOR_ATMEL_ADB011B:
<a name="l11232"></a>11232     <span class="keywordflow">case</span> FLASH_5717VENDOR_ATMEL_ADB011D:
<a name="l11233"></a>11233     <span class="keywordflow">case</span> FLASH_5717VENDOR_ATMEL_MDB021D:
<a name="l11234"></a>11234     <span class="keywordflow">case</span> FLASH_5717VENDOR_ATMEL_ADB021B:
<a name="l11235"></a>11235     <span class="keywordflow">case</span> FLASH_5717VENDOR_ATMEL_ADB021D:
<a name="l11236"></a>11236     <span class="keywordflow">case</span> FLASH_5717VENDOR_ATMEL_45USPT:
<a name="l11237"></a>11237         tp-&gt;nvram_jedecnum = JEDEC_ATMEL;
<a name="l11238"></a>11238         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11239"></a>11239         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l11240"></a>11240 
<a name="l11241"></a>11241         <span class="keywordflow">switch</span> (nvcfg1 &amp; NVRAM_CFG1_5752VENDOR_MASK) {
<a name="l11242"></a>11242         <span class="keywordflow">case</span> FLASH_5717VENDOR_ATMEL_MDB021D:
<a name="l11243"></a>11243         <span class="keywordflow">case</span> FLASH_5717VENDOR_ATMEL_ADB021B:
<a name="l11244"></a>11244         <span class="keywordflow">case</span> FLASH_5717VENDOR_ATMEL_ADB021D:
<a name="l11245"></a>11245             tp-&gt;nvram_size = TG3_NVRAM_SIZE_256KB;
<a name="l11246"></a>11246             <span class="keywordflow">break</span>;
<a name="l11247"></a>11247         <span class="keywordflow">default</span>:
<a name="l11248"></a>11248             tp-&gt;nvram_size = TG3_NVRAM_SIZE_128KB;
<a name="l11249"></a>11249             <span class="keywordflow">break</span>;
<a name="l11250"></a>11250         }
<a name="l11251"></a>11251         <span class="keywordflow">break</span>;
<a name="l11252"></a>11252     <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_M_M25PE10:
<a name="l11253"></a>11253     <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_A_M25PE10:
<a name="l11254"></a>11254     <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_M_M45PE10:
<a name="l11255"></a>11255     <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_A_M45PE10:
<a name="l11256"></a>11256     <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_M_M25PE20:
<a name="l11257"></a>11257     <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_A_M25PE20:
<a name="l11258"></a>11258     <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_M_M45PE20:
<a name="l11259"></a>11259     <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_A_M45PE20:
<a name="l11260"></a>11260     <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_25USPT:
<a name="l11261"></a>11261     <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_45USPT:
<a name="l11262"></a>11262         tp-&gt;nvram_jedecnum = JEDEC_ST;
<a name="l11263"></a>11263         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
<a name="l11264"></a>11264         tp-&gt;tg3_flags2 |= TG3_FLG2_FLASH;
<a name="l11265"></a>11265 
<a name="l11266"></a>11266         <span class="keywordflow">switch</span> (nvcfg1 &amp; NVRAM_CFG1_5752VENDOR_MASK) {
<a name="l11267"></a>11267         <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_M_M25PE20:
<a name="l11268"></a>11268         <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_A_M25PE20:
<a name="l11269"></a>11269         <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_M_M45PE20:
<a name="l11270"></a>11270         <span class="keywordflow">case</span> FLASH_5717VENDOR_ST_A_M45PE20:
<a name="l11271"></a>11271             tp-&gt;nvram_size = TG3_NVRAM_SIZE_256KB;
<a name="l11272"></a>11272             <span class="keywordflow">break</span>;
<a name="l11273"></a>11273         <span class="keywordflow">default</span>:
<a name="l11274"></a>11274             tp-&gt;nvram_size = TG3_NVRAM_SIZE_128KB;
<a name="l11275"></a>11275             <span class="keywordflow">break</span>;
<a name="l11276"></a>11276         }
<a name="l11277"></a>11277         <span class="keywordflow">break</span>;
<a name="l11278"></a>11278     <span class="keywordflow">default</span>:
<a name="l11279"></a>11279         tp-&gt;tg3_flags3 |= TG3_FLG3_NO_NVRAM;
<a name="l11280"></a>11280         <span class="keywordflow">return</span>;
<a name="l11281"></a>11281     }
<a name="l11282"></a>11282 
<a name="l11283"></a>11283     tg3_nvram_get_pagesize(tp, nvcfg1);
<a name="l11284"></a>11284     <span class="keywordflow">if</span> (tp-&gt;nvram_pagesize != 264 &amp;&amp; tp-&gt;nvram_pagesize != 528)
<a name="l11285"></a>11285         tp-&gt;tg3_flags3 |= TG3_FLG3_NO_NVRAM_ADDR_TRANS;
<a name="l11286"></a>11286 }
<a name="l11287"></a>11287 
<a name="l11288"></a>11288 <span class="comment">/* Chips other than 5700/5701 use the NVRAM for fetching info. */</span>
<a name="l11289"></a>11289 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_nvram_init(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l11290"></a>11290 {
<a name="l11291"></a>11291     tw32_f(GRC_EEPROM_ADDR,
<a name="l11292"></a>11292          (EEPROM_ADDR_FSM_RESET |
<a name="l11293"></a>11293           (EEPROM_DEFAULT_CLOCK_PERIOD &lt;&lt;
<a name="l11294"></a>11294            EEPROM_ADDR_CLKPERD_SHIFT)));
<a name="l11295"></a>11295 
<a name="l11296"></a>11296     msleep(1);
<a name="l11297"></a>11297 
<a name="l11298"></a>11298     <span class="comment">/* Enable seeprom accesses. */</span>
<a name="l11299"></a>11299     tw32_f(GRC_LOCAL_CTRL,
<a name="l11300"></a>11300          tr32(GRC_LOCAL_CTRL) | GRC_LCLCTRL_AUTO_SEEPROM);
<a name="l11301"></a>11301     udelay(100);
<a name="l11302"></a>11302 
<a name="l11303"></a>11303     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5700 &amp;&amp;
<a name="l11304"></a>11304         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5701) {
<a name="l11305"></a>11305         tp-&gt;tg3_flags |= TG3_FLAG_NVRAM;
<a name="l11306"></a>11306 
<a name="l11307"></a>11307         <span class="keywordflow">if</span> (tg3_nvram_lock(tp)) {
<a name="l11308"></a>11308             printk(KERN_WARNING PFX <span class="stringliteral">&quot;%s: Cannot get nvarm lock, &quot;</span>
<a name="l11309"></a>11309                    <span class="stringliteral">&quot;tg3_nvram_init failed.\n&quot;</span>, tp-&gt;dev-&gt;name);
<a name="l11310"></a>11310             <span class="keywordflow">return</span>;
<a name="l11311"></a>11311         }
<a name="l11312"></a>11312         tg3_enable_nvram_access(tp);
<a name="l11313"></a>11313 
<a name="l11314"></a>11314         tp-&gt;nvram_size = 0;
<a name="l11315"></a>11315 
<a name="l11316"></a>11316         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5752)
<a name="l11317"></a>11317             tg3_get_5752_nvram_info(tp);
<a name="l11318"></a>11318         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5755)
<a name="l11319"></a>11319             tg3_get_5755_nvram_info(tp);
<a name="l11320"></a>11320         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5787 ||
<a name="l11321"></a>11321              GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5784 ||
<a name="l11322"></a>11322              GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785)
<a name="l11323"></a>11323             tg3_get_5787_nvram_info(tp);
<a name="l11324"></a>11324         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5761)
<a name="l11325"></a>11325             tg3_get_5761_nvram_info(tp);
<a name="l11326"></a>11326         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906)
<a name="l11327"></a>11327             tg3_get_5906_nvram_info(tp);
<a name="l11328"></a>11328         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780)
<a name="l11329"></a>11329             tg3_get_57780_nvram_info(tp);
<a name="l11330"></a>11330         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717)
<a name="l11331"></a>11331             tg3_get_5717_nvram_info(tp);
<a name="l11332"></a>11332         <span class="keywordflow">else</span>
<a name="l11333"></a>11333             tg3_get_nvram_info(tp);
<a name="l11334"></a>11334 
<a name="l11335"></a>11335         <span class="keywordflow">if</span> (tp-&gt;nvram_size == 0)
<a name="l11336"></a>11336             tg3_get_nvram_size(tp);
<a name="l11337"></a>11337 
<a name="l11338"></a>11338         tg3_disable_nvram_access(tp);
<a name="l11339"></a>11339         tg3_nvram_unlock(tp);
<a name="l11340"></a>11340 
<a name="l11341"></a>11341     } <span class="keywordflow">else</span> {
<a name="l11342"></a>11342         tp-&gt;tg3_flags &amp;= ~(TG3_FLAG_NVRAM | TG3_FLAG_NVRAM_BUFFERED);
<a name="l11343"></a>11343 
<a name="l11344"></a>11344         tg3_get_eeprom_size(tp);
<a name="l11345"></a>11345     }
<a name="l11346"></a>11346 }
<a name="l11347"></a>11347 
<a name="l11348"></a>11348 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_nvram_write_block_using_eeprom(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp,
<a name="l11349"></a>11349                     u32 offset, u32 len, u8 *buf)
<a name="l11350"></a>11350 {
<a name="l11351"></a>11351     <span class="keywordtype">int</span> i, j, rc = 0;
<a name="l11352"></a>11352     u32 val;
<a name="l11353"></a>11353 
<a name="l11354"></a>11354     <span class="keywordflow">for</span> (i = 0; i &lt; len; i += 4) {
<a name="l11355"></a>11355         u32 addr;
<a name="l11356"></a>11356         __be32 data;
<a name="l11357"></a>11357 
<a name="l11358"></a>11358         addr = offset + i;
<a name="l11359"></a>11359 
<a name="l11360"></a>11360         memcpy(&amp;data, buf + i, 4);
<a name="l11361"></a>11361 
<a name="l11362"></a>11362         <span class="comment">/*</span>
<a name="l11363"></a>11363 <span class="comment">         * The SEEPROM interface expects the data to always be opposite</span>
<a name="l11364"></a>11364 <span class="comment">         * the native endian format.  We accomplish this by reversing</span>
<a name="l11365"></a>11365 <span class="comment">         * all the operations that would have been performed on the</span>
<a name="l11366"></a>11366 <span class="comment">         * data from a call to tg3_nvram_read_be32().</span>
<a name="l11367"></a>11367 <span class="comment">         */</span>
<a name="l11368"></a>11368         tw32(GRC_EEPROM_DATA, swab32(be32_to_cpu(data)));
<a name="l11369"></a>11369 
<a name="l11370"></a>11370         val = tr32(GRC_EEPROM_ADDR);
<a name="l11371"></a>11371         tw32(GRC_EEPROM_ADDR, val | EEPROM_ADDR_COMPLETE);
<a name="l11372"></a>11372 
<a name="l11373"></a>11373         val &amp;= ~(EEPROM_ADDR_ADDR_MASK | EEPROM_ADDR_DEVID_MASK |
<a name="l11374"></a>11374             EEPROM_ADDR_READ);
<a name="l11375"></a>11375         tw32(GRC_EEPROM_ADDR, val |
<a name="l11376"></a>11376             (0 &lt;&lt; EEPROM_ADDR_DEVID_SHIFT) |
<a name="l11377"></a>11377             (addr &amp; EEPROM_ADDR_ADDR_MASK) |
<a name="l11378"></a>11378             EEPROM_ADDR_START |
<a name="l11379"></a>11379             EEPROM_ADDR_WRITE);
<a name="l11380"></a>11380 
<a name="l11381"></a>11381         <span class="keywordflow">for</span> (j = 0; j &lt; 1000; j++) {
<a name="l11382"></a>11382             val = tr32(GRC_EEPROM_ADDR);
<a name="l11383"></a>11383 
<a name="l11384"></a>11384             <span class="keywordflow">if</span> (val &amp; EEPROM_ADDR_COMPLETE)
<a name="l11385"></a>11385                 <span class="keywordflow">break</span>;
<a name="l11386"></a>11386             msleep(1);
<a name="l11387"></a>11387         }
<a name="l11388"></a>11388         <span class="keywordflow">if</span> (!(val &amp; EEPROM_ADDR_COMPLETE)) {
<a name="l11389"></a>11389             rc = -EBUSY;
<a name="l11390"></a>11390             <span class="keywordflow">break</span>;
<a name="l11391"></a>11391         }
<a name="l11392"></a>11392     }
<a name="l11393"></a>11393 
<a name="l11394"></a>11394     <span class="keywordflow">return</span> rc;
<a name="l11395"></a>11395 }
<a name="l11396"></a>11396 
<a name="l11397"></a>11397 <span class="comment">/* offset and length are dword aligned */</span>
<a name="l11398"></a>11398 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_nvram_write_block_unbuffered(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 offset, u32 len,
<a name="l11399"></a>11399         u8 *buf)
<a name="l11400"></a>11400 {
<a name="l11401"></a>11401     <span class="keywordtype">int</span> ret = 0;
<a name="l11402"></a>11402     u32 pagesize = tp-&gt;nvram_pagesize;
<a name="l11403"></a>11403     u32 pagemask = pagesize - 1;
<a name="l11404"></a>11404     u32 nvram_cmd;
<a name="l11405"></a>11405     u8 *tmp;
<a name="l11406"></a>11406 
<a name="l11407"></a>11407     tmp = kmalloc(pagesize, GFP_KERNEL);
<a name="l11408"></a>11408     <span class="keywordflow">if</span> (tmp == NULL)
<a name="l11409"></a>11409         <span class="keywordflow">return</span> -ENOMEM;
<a name="l11410"></a>11410 
<a name="l11411"></a>11411     <span class="keywordflow">while</span> (len) {
<a name="l11412"></a>11412         <span class="keywordtype">int</span> j;
<a name="l11413"></a>11413         u32 phy_addr, page_off, size;
<a name="l11414"></a>11414 
<a name="l11415"></a>11415         phy_addr = offset &amp; ~pagemask;
<a name="l11416"></a>11416 
<a name="l11417"></a>11417         <span class="keywordflow">for</span> (j = 0; j &lt; pagesize; j += 4) {
<a name="l11418"></a>11418             ret = tg3_nvram_read_be32(tp, phy_addr + j,
<a name="l11419"></a>11419                           (__be32 *) (tmp + j));
<a name="l11420"></a>11420             <span class="keywordflow">if</span> (ret)
<a name="l11421"></a>11421                 <span class="keywordflow">break</span>;
<a name="l11422"></a>11422         }
<a name="l11423"></a>11423         <span class="keywordflow">if</span> (ret)
<a name="l11424"></a>11424             <span class="keywordflow">break</span>;
<a name="l11425"></a>11425 
<a name="l11426"></a>11426             page_off = offset &amp; pagemask;
<a name="l11427"></a>11427         size = pagesize;
<a name="l11428"></a>11428         <span class="keywordflow">if</span> (len &lt; size)
<a name="l11429"></a>11429             size = len;
<a name="l11430"></a>11430 
<a name="l11431"></a>11431         len -= size;
<a name="l11432"></a>11432 
<a name="l11433"></a>11433         memcpy(tmp + page_off, buf, size);
<a name="l11434"></a>11434 
<a name="l11435"></a>11435         offset = offset + (pagesize - page_off);
<a name="l11436"></a>11436 
<a name="l11437"></a>11437         tg3_enable_nvram_access(tp);
<a name="l11438"></a>11438 
<a name="l11439"></a>11439         <span class="comment">/*</span>
<a name="l11440"></a>11440 <span class="comment">         * Before we can erase the flash page, we need</span>
<a name="l11441"></a>11441 <span class="comment">         * to issue a special &quot;write enable&quot; command.</span>
<a name="l11442"></a>11442 <span class="comment">         */</span>
<a name="l11443"></a>11443         nvram_cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
<a name="l11444"></a>11444 
<a name="l11445"></a>11445         <span class="keywordflow">if</span> (tg3_nvram_exec_cmd(tp, nvram_cmd))
<a name="l11446"></a>11446             <span class="keywordflow">break</span>;
<a name="l11447"></a>11447 
<a name="l11448"></a>11448         <span class="comment">/* Erase the target page */</span>
<a name="l11449"></a>11449         tw32(NVRAM_ADDR, phy_addr);
<a name="l11450"></a>11450 
<a name="l11451"></a>11451         nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE | NVRAM_CMD_WR |
<a name="l11452"></a>11452             NVRAM_CMD_FIRST | NVRAM_CMD_LAST | NVRAM_CMD_ERASE;
<a name="l11453"></a>11453 
<a name="l11454"></a>11454             <span class="keywordflow">if</span> (tg3_nvram_exec_cmd(tp, nvram_cmd))
<a name="l11455"></a>11455             <span class="keywordflow">break</span>;
<a name="l11456"></a>11456 
<a name="l11457"></a>11457         <span class="comment">/* Issue another write enable to start the write. */</span>
<a name="l11458"></a>11458         nvram_cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
<a name="l11459"></a>11459 
<a name="l11460"></a>11460         <span class="keywordflow">if</span> (tg3_nvram_exec_cmd(tp, nvram_cmd))
<a name="l11461"></a>11461             <span class="keywordflow">break</span>;
<a name="l11462"></a>11462 
<a name="l11463"></a>11463         <span class="keywordflow">for</span> (j = 0; j &lt; pagesize; j += 4) {
<a name="l11464"></a>11464             __be32 data;
<a name="l11465"></a>11465 
<a name="l11466"></a>11466             data = *((__be32 *) (tmp + j));
<a name="l11467"></a>11467 
<a name="l11468"></a>11468             tw32(NVRAM_WRDATA, be32_to_cpu(data));
<a name="l11469"></a>11469 
<a name="l11470"></a>11470             tw32(NVRAM_ADDR, phy_addr + j);
<a name="l11471"></a>11471 
<a name="l11472"></a>11472             nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE |
<a name="l11473"></a>11473                 NVRAM_CMD_WR;
<a name="l11474"></a>11474 
<a name="l11475"></a>11475             <span class="keywordflow">if</span> (j == 0)
<a name="l11476"></a>11476                 nvram_cmd |= NVRAM_CMD_FIRST;
<a name="l11477"></a>11477             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (j == (pagesize - 4))
<a name="l11478"></a>11478                 nvram_cmd |= NVRAM_CMD_LAST;
<a name="l11479"></a>11479 
<a name="l11480"></a>11480             <span class="keywordflow">if</span> ((ret = tg3_nvram_exec_cmd(tp, nvram_cmd)))
<a name="l11481"></a>11481                 <span class="keywordflow">break</span>;
<a name="l11482"></a>11482         }
<a name="l11483"></a>11483         <span class="keywordflow">if</span> (ret)
<a name="l11484"></a>11484             <span class="keywordflow">break</span>;
<a name="l11485"></a>11485     }
<a name="l11486"></a>11486 
<a name="l11487"></a>11487     nvram_cmd = NVRAM_CMD_WRDI | NVRAM_CMD_GO | NVRAM_CMD_DONE;
<a name="l11488"></a>11488     tg3_nvram_exec_cmd(tp, nvram_cmd);
<a name="l11489"></a>11489 
<a name="l11490"></a>11490     kfree(tmp);
<a name="l11491"></a>11491 
<a name="l11492"></a>11492     <span class="keywordflow">return</span> ret;
<a name="l11493"></a>11493 }
<a name="l11494"></a>11494 
<a name="l11495"></a>11495 <span class="comment">/* offset and length are dword aligned */</span>
<a name="l11496"></a>11496 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_nvram_write_block_buffered(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 offset, u32 len,
<a name="l11497"></a>11497         u8 *buf)
<a name="l11498"></a>11498 {
<a name="l11499"></a>11499     <span class="keywordtype">int</span> i, ret = 0;
<a name="l11500"></a>11500 
<a name="l11501"></a>11501     <span class="keywordflow">for</span> (i = 0; i &lt; len; i += 4, offset += 4) {
<a name="l11502"></a>11502         u32 page_off, phy_addr, nvram_cmd;
<a name="l11503"></a>11503         __be32 data;
<a name="l11504"></a>11504 
<a name="l11505"></a>11505         memcpy(&amp;data, buf + i, 4);
<a name="l11506"></a>11506         tw32(NVRAM_WRDATA, be32_to_cpu(data));
<a name="l11507"></a>11507 
<a name="l11508"></a>11508             page_off = offset % tp-&gt;nvram_pagesize;
<a name="l11509"></a>11509 
<a name="l11510"></a>11510         phy_addr = tg3_nvram_phys_addr(tp, offset);
<a name="l11511"></a>11511 
<a name="l11512"></a>11512         tw32(NVRAM_ADDR, phy_addr);
<a name="l11513"></a>11513 
<a name="l11514"></a>11514         nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE | NVRAM_CMD_WR;
<a name="l11515"></a>11515 
<a name="l11516"></a>11516             <span class="keywordflow">if</span> ((page_off == 0) || (i == 0))
<a name="l11517"></a>11517             nvram_cmd |= NVRAM_CMD_FIRST;
<a name="l11518"></a>11518         <span class="keywordflow">if</span> (page_off == (tp-&gt;nvram_pagesize - 4))
<a name="l11519"></a>11519             nvram_cmd |= NVRAM_CMD_LAST;
<a name="l11520"></a>11520 
<a name="l11521"></a>11521         <span class="keywordflow">if</span> (i == (len - 4))
<a name="l11522"></a>11522             nvram_cmd |= NVRAM_CMD_LAST;
<a name="l11523"></a>11523 
<a name="l11524"></a>11524         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5752 &amp;&amp;
<a name="l11525"></a>11525             !(tp-&gt;tg3_flags3 &amp; TG3_FLG3_5755_PLUS) &amp;&amp;
<a name="l11526"></a>11526             (tp-&gt;nvram_jedecnum == JEDEC_ST) &amp;&amp;
<a name="l11527"></a>11527             (nvram_cmd &amp; NVRAM_CMD_FIRST)) {
<a name="l11528"></a>11528 
<a name="l11529"></a>11529             <span class="keywordflow">if</span> ((ret = tg3_nvram_exec_cmd(tp,
<a name="l11530"></a>11530                 NVRAM_CMD_WREN | NVRAM_CMD_GO |
<a name="l11531"></a>11531                 NVRAM_CMD_DONE)))
<a name="l11532"></a>11532 
<a name="l11533"></a>11533                 <span class="keywordflow">break</span>;
<a name="l11534"></a>11534         }
<a name="l11535"></a>11535         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_FLASH)) {
<a name="l11536"></a>11536             <span class="comment">/* We always do complete word writes to eeprom. */</span>
<a name="l11537"></a>11537             nvram_cmd |= (NVRAM_CMD_FIRST | NVRAM_CMD_LAST);
<a name="l11538"></a>11538         }
<a name="l11539"></a>11539 
<a name="l11540"></a>11540         <span class="keywordflow">if</span> ((ret = tg3_nvram_exec_cmd(tp, nvram_cmd)))
<a name="l11541"></a>11541             <span class="keywordflow">break</span>;
<a name="l11542"></a>11542     }
<a name="l11543"></a>11543     <span class="keywordflow">return</span> ret;
<a name="l11544"></a>11544 }
<a name="l11545"></a>11545 
<a name="l11546"></a>11546 <span class="comment">/* offset and length are dword aligned */</span>
<a name="l11547"></a>11547 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_nvram_write_block(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 offset, u32 len, u8 *buf)
<a name="l11548"></a>11548 {
<a name="l11549"></a>11549     <span class="keywordtype">int</span> ret;
<a name="l11550"></a>11550 
<a name="l11551"></a>11551     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_EEPROM_WRITE_PROT) {
<a name="l11552"></a>11552         tw32_f(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl &amp;
<a name="l11553"></a>11553                ~GRC_LCLCTRL_GPIO_OUTPUT1);
<a name="l11554"></a>11554         udelay(40);
<a name="l11555"></a>11555     }
<a name="l11556"></a>11556 
<a name="l11557"></a>11557     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_NVRAM)) {
<a name="l11558"></a>11558         ret = tg3_nvram_write_block_using_eeprom(tp, offset, len, buf);
<a name="l11559"></a>11559     }
<a name="l11560"></a>11560     <span class="keywordflow">else</span> {
<a name="l11561"></a>11561         u32 grc_mode;
<a name="l11562"></a>11562 
<a name="l11563"></a>11563         ret = tg3_nvram_lock(tp);
<a name="l11564"></a>11564         <span class="keywordflow">if</span> (ret)
<a name="l11565"></a>11565             <span class="keywordflow">return</span> ret;
<a name="l11566"></a>11566 
<a name="l11567"></a>11567         tg3_enable_nvram_access(tp);
<a name="l11568"></a>11568         <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS) &amp;&amp;
<a name="l11569"></a>11569             !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PROTECTED_NVRAM))
<a name="l11570"></a>11570             tw32(NVRAM_WRITE1, 0x406);
<a name="l11571"></a>11571 
<a name="l11572"></a>11572         grc_mode = tr32(GRC_MODE);
<a name="l11573"></a>11573         tw32(GRC_MODE, grc_mode | GRC_MODE_NVRAM_WR_ENABLE);
<a name="l11574"></a>11574 
<a name="l11575"></a>11575         <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_NVRAM_BUFFERED) ||
<a name="l11576"></a>11576             !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_FLASH)) {
<a name="l11577"></a>11577 
<a name="l11578"></a>11578             ret = tg3_nvram_write_block_buffered(tp, offset, len,
<a name="l11579"></a>11579                 buf);
<a name="l11580"></a>11580         }
<a name="l11581"></a>11581         <span class="keywordflow">else</span> {
<a name="l11582"></a>11582             ret = tg3_nvram_write_block_unbuffered(tp, offset, len,
<a name="l11583"></a>11583                 buf);
<a name="l11584"></a>11584         }
<a name="l11585"></a>11585 
<a name="l11586"></a>11586         grc_mode = tr32(GRC_MODE);
<a name="l11587"></a>11587         tw32(GRC_MODE, grc_mode &amp; ~GRC_MODE_NVRAM_WR_ENABLE);
<a name="l11588"></a>11588 
<a name="l11589"></a>11589         tg3_disable_nvram_access(tp);
<a name="l11590"></a>11590         tg3_nvram_unlock(tp);
<a name="l11591"></a>11591     }
<a name="l11592"></a>11592 
<a name="l11593"></a>11593     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_EEPROM_WRITE_PROT) {
<a name="l11594"></a>11594         tw32_f(GRC_LOCAL_CTRL, tp-&gt;grc_local_ctrl);
<a name="l11595"></a>11595         udelay(40);
<a name="l11596"></a>11596     }
<a name="l11597"></a>11597 
<a name="l11598"></a>11598     <span class="keywordflow">return</span> ret;
<a name="l11599"></a>11599 }
<a name="l11600"></a>11600 
<a name="l11601"></a><a class="code" href="structsubsys__tbl__ent.html">11601</a> <span class="keyword">struct </span><a class="code" href="structsubsys__tbl__ent.html">subsys_tbl_ent</a> {
<a name="l11602"></a>11602     u16 subsys_vendor, subsys_devid;
<a name="l11603"></a>11603     u32 phy_id;
<a name="l11604"></a>11604 };
<a name="l11605"></a>11605 
<a name="l11606"></a>11606 <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structsubsys__tbl__ent.html">subsys_tbl_ent</a> subsys_id_to_phy_id[] = {
<a name="l11607"></a>11607     <span class="comment">/* Broadcom boards. */</span>
<a name="l11608"></a>11608     { PCI_VENDOR_ID_BROADCOM, 0x1644, PHY_ID_BCM5401 }, <span class="comment">/* BCM95700A6 */</span>
<a name="l11609"></a>11609     { PCI_VENDOR_ID_BROADCOM, 0x0001, PHY_ID_BCM5701 }, <span class="comment">/* BCM95701A5 */</span>
<a name="l11610"></a>11610     { PCI_VENDOR_ID_BROADCOM, 0x0002, PHY_ID_BCM8002 }, <span class="comment">/* BCM95700T6 */</span>
<a name="l11611"></a>11611     { PCI_VENDOR_ID_BROADCOM, 0x0003, 0 },          <span class="comment">/* BCM95700A9 */</span>
<a name="l11612"></a>11612     { PCI_VENDOR_ID_BROADCOM, 0x0005, PHY_ID_BCM5701 }, <span class="comment">/* BCM95701T1 */</span>
<a name="l11613"></a>11613     { PCI_VENDOR_ID_BROADCOM, 0x0006, PHY_ID_BCM5701 }, <span class="comment">/* BCM95701T8 */</span>
<a name="l11614"></a>11614     { PCI_VENDOR_ID_BROADCOM, 0x0007, 0 },          <span class="comment">/* BCM95701A7 */</span>
<a name="l11615"></a>11615     { PCI_VENDOR_ID_BROADCOM, 0x0008, PHY_ID_BCM5701 }, <span class="comment">/* BCM95701A10 */</span>
<a name="l11616"></a>11616     { PCI_VENDOR_ID_BROADCOM, 0x8008, PHY_ID_BCM5701 }, <span class="comment">/* BCM95701A12 */</span>
<a name="l11617"></a>11617     { PCI_VENDOR_ID_BROADCOM, 0x0009, PHY_ID_BCM5703 }, <span class="comment">/* BCM95703Ax1 */</span>
<a name="l11618"></a>11618     { PCI_VENDOR_ID_BROADCOM, 0x8009, PHY_ID_BCM5703 }, <span class="comment">/* BCM95703Ax2 */</span>
<a name="l11619"></a>11619 
<a name="l11620"></a>11620     <span class="comment">/* 3com boards. */</span>
<a name="l11621"></a>11621     { PCI_VENDOR_ID_3COM, 0x1000, PHY_ID_BCM5401 }, <span class="comment">/* 3C996T */</span>
<a name="l11622"></a>11622     { PCI_VENDOR_ID_3COM, 0x1006, PHY_ID_BCM5701 }, <span class="comment">/* 3C996BT */</span>
<a name="l11623"></a>11623     { PCI_VENDOR_ID_3COM, 0x1004, 0 },      <span class="comment">/* 3C996SX */</span>
<a name="l11624"></a>11624     { PCI_VENDOR_ID_3COM, 0x1007, PHY_ID_BCM5701 }, <span class="comment">/* 3C1000T */</span>
<a name="l11625"></a>11625     { PCI_VENDOR_ID_3COM, 0x1008, PHY_ID_BCM5701 }, <span class="comment">/* 3C940BR01 */</span>
<a name="l11626"></a>11626 
<a name="l11627"></a>11627     <span class="comment">/* DELL boards. */</span>
<a name="l11628"></a>11628     { PCI_VENDOR_ID_DELL, 0x00d1, PHY_ID_BCM5401 }, <span class="comment">/* VIPER */</span>
<a name="l11629"></a>11629     { PCI_VENDOR_ID_DELL, 0x0106, PHY_ID_BCM5401 }, <span class="comment">/* JAGUAR */</span>
<a name="l11630"></a>11630     { PCI_VENDOR_ID_DELL, 0x0109, PHY_ID_BCM5411 }, <span class="comment">/* MERLOT */</span>
<a name="l11631"></a>11631     { PCI_VENDOR_ID_DELL, 0x010a, PHY_ID_BCM5411 }, <span class="comment">/* SLIM_MERLOT */</span>
<a name="l11632"></a>11632 
<a name="l11633"></a>11633     <span class="comment">/* Compaq boards. */</span>
<a name="l11634"></a>11634     { PCI_VENDOR_ID_COMPAQ, 0x007c, PHY_ID_BCM5701 }, <span class="comment">/* BANSHEE */</span>
<a name="l11635"></a>11635     { PCI_VENDOR_ID_COMPAQ, 0x009a, PHY_ID_BCM5701 }, <span class="comment">/* BANSHEE_2 */</span>
<a name="l11636"></a>11636     { PCI_VENDOR_ID_COMPAQ, 0x007d, 0 },          <span class="comment">/* CHANGELING */</span>
<a name="l11637"></a>11637     { PCI_VENDOR_ID_COMPAQ, 0x0085, PHY_ID_BCM5701 }, <span class="comment">/* NC7780 */</span>
<a name="l11638"></a>11638     { PCI_VENDOR_ID_COMPAQ, 0x0099, PHY_ID_BCM5701 }, <span class="comment">/* NC7780_2 */</span>
<a name="l11639"></a>11639 
<a name="l11640"></a>11640     <span class="comment">/* IBM boards. */</span>
<a name="l11641"></a>11641     { PCI_VENDOR_ID_IBM, 0x0281, 0 } <span class="comment">/* IBM??? */</span>
<a name="l11642"></a>11642 };
<a name="l11643"></a>11643 
<a name="l11644"></a>11644 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keyword">struct </span><a class="code" href="structsubsys__tbl__ent.html">subsys_tbl_ent</a> *lookup_by_subsys(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l11645"></a>11645 {
<a name="l11646"></a>11646     <span class="keywordtype">int</span> i;
<a name="l11647"></a>11647 
<a name="l11648"></a>11648     <span class="keywordflow">for</span> (i = 0; i &lt; ARRAY_SIZE(subsys_id_to_phy_id); i++) {
<a name="l11649"></a>11649         <span class="keywordflow">if</span> ((subsys_id_to_phy_id[i].subsys_vendor ==
<a name="l11650"></a>11650              tp-&gt;pdev-&gt;subsystem_vendor) &amp;&amp;
<a name="l11651"></a>11651             (subsys_id_to_phy_id[i].subsys_devid ==
<a name="l11652"></a>11652              tp-&gt;pdev-&gt;subsystem_device))
<a name="l11653"></a>11653             <span class="keywordflow">return</span> &amp;subsys_id_to_phy_id[i];
<a name="l11654"></a>11654     }
<a name="l11655"></a>11655     <span class="keywordflow">return</span> NULL;
<a name="l11656"></a>11656 }
<a name="l11657"></a>11657 
<a name="l11658"></a>11658 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_get_eeprom_hw_cfg(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l11659"></a>11659 {
<a name="l11660"></a>11660     u32 val;
<a name="l11661"></a>11661     u16 pmcsr;
<a name="l11662"></a>11662 
<a name="l11663"></a>11663     <span class="comment">/* On some early chips the SRAM cannot be accessed in D3hot state,</span>
<a name="l11664"></a>11664 <span class="comment">     * so need make sure we&#39;re in D0.</span>
<a name="l11665"></a>11665 <span class="comment">     */</span>
<a name="l11666"></a>11666     pci_read_config_word(tp-&gt;pdev, tp-&gt;pm_cap + PCI_PM_CTRL, &amp;pmcsr);
<a name="l11667"></a>11667     pmcsr &amp;= ~PCI_PM_CTRL_STATE_MASK;
<a name="l11668"></a>11668     pci_write_config_word(tp-&gt;pdev, tp-&gt;pm_cap + PCI_PM_CTRL, pmcsr);
<a name="l11669"></a>11669     msleep(1);
<a name="l11670"></a>11670 
<a name="l11671"></a>11671     <span class="comment">/* Make sure register accesses (indirect or otherwise)</span>
<a name="l11672"></a>11672 <span class="comment">     * will function correctly.</span>
<a name="l11673"></a>11673 <span class="comment">     */</span>
<a name="l11674"></a>11674     pci_write_config_dword(tp-&gt;pdev, TG3PCI_MISC_HOST_CTRL,
<a name="l11675"></a>11675                    tp-&gt;misc_host_ctrl);
<a name="l11676"></a>11676 
<a name="l11677"></a>11677     <span class="comment">/* The memory arbiter has to be enabled in order for SRAM accesses</span>
<a name="l11678"></a>11678 <span class="comment">     * to succeed.  Normally on powerup the tg3 chip firmware will make</span>
<a name="l11679"></a>11679 <span class="comment">     * sure it is enabled, but other entities such as system netboot</span>
<a name="l11680"></a>11680 <span class="comment">     * code might disable it.</span>
<a name="l11681"></a>11681 <span class="comment">     */</span>
<a name="l11682"></a>11682     val = tr32(MEMARB_MODE);
<a name="l11683"></a>11683     tw32(MEMARB_MODE, val | MEMARB_MODE_ENABLE);
<a name="l11684"></a>11684 
<a name="l11685"></a>11685     tp-&gt;phy_id = PHY_ID_INVALID;
<a name="l11686"></a>11686     tp-&gt;led_ctrl = LED_CTRL_MODE_PHY_1;
<a name="l11687"></a>11687 
<a name="l11688"></a>11688     <span class="comment">/* Assume an onboard device and WOL capable by default.  */</span>
<a name="l11689"></a>11689     tp-&gt;tg3_flags |= TG3_FLAG_EEPROM_WRITE_PROT | TG3_FLAG_WOL_CAP;
<a name="l11690"></a>11690 
<a name="l11691"></a>11691     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) {
<a name="l11692"></a>11692         <span class="keywordflow">if</span> (!(tr32(PCIE_TRANSACTION_CFG) &amp; PCIE_TRANS_CFG_LOM)) {
<a name="l11693"></a>11693             tp-&gt;tg3_flags &amp;= ~TG3_FLAG_EEPROM_WRITE_PROT;
<a name="l11694"></a>11694             tp-&gt;tg3_flags2 |= TG3_FLG2_IS_NIC;
<a name="l11695"></a>11695         }
<a name="l11696"></a>11696         val = tr32(VCPU_CFGSHDW);
<a name="l11697"></a>11697         <span class="keywordflow">if</span> (val &amp; VCPU_CFGSHDW_ASPM_DBNC)
<a name="l11698"></a>11698             tp-&gt;tg3_flags |= TG3_FLAG_ASPM_WORKAROUND;
<a name="l11699"></a>11699         <span class="keywordflow">if</span> ((val &amp; VCPU_CFGSHDW_WOL_ENABLE) &amp;&amp;
<a name="l11700"></a>11700             (val &amp; VCPU_CFGSHDW_WOL_MAGPKT))
<a name="l11701"></a>11701             tp-&gt;tg3_flags |= TG3_FLAG_WOL_ENABLE;
<a name="l11702"></a>11702         <span class="keywordflow">goto</span> done;
<a name="l11703"></a>11703     }
<a name="l11704"></a>11704 
<a name="l11705"></a>11705     tg3_read_mem(tp, NIC_SRAM_DATA_SIG, &amp;val);
<a name="l11706"></a>11706     <span class="keywordflow">if</span> (val == NIC_SRAM_DATA_SIG_MAGIC) {
<a name="l11707"></a>11707         u32 nic_cfg, led_cfg;
<a name="l11708"></a>11708         u32 nic_phy_id, ver, cfg2 = 0, cfg4 = 0, eeprom_phy_id;
<a name="l11709"></a>11709         <span class="keywordtype">int</span> eeprom_phy_serdes = 0;
<a name="l11710"></a>11710 
<a name="l11711"></a>11711         tg3_read_mem(tp, NIC_SRAM_DATA_CFG, &amp;nic_cfg);
<a name="l11712"></a>11712         tp-&gt;nic_sram_data_cfg = nic_cfg;
<a name="l11713"></a>11713 
<a name="l11714"></a>11714         tg3_read_mem(tp, NIC_SRAM_DATA_VER, &amp;ver);
<a name="l11715"></a>11715         ver &gt;&gt;= NIC_SRAM_DATA_VER_SHIFT;
<a name="l11716"></a>11716         <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5700) &amp;&amp;
<a name="l11717"></a>11717             (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5701) &amp;&amp;
<a name="l11718"></a>11718             (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5703) &amp;&amp;
<a name="l11719"></a>11719             (ver &gt; 0) &amp;&amp; (ver &lt; 0x100))
<a name="l11720"></a>11720             tg3_read_mem(tp, NIC_SRAM_DATA_CFG_2, &amp;cfg2);
<a name="l11721"></a>11721 
<a name="l11722"></a>11722         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785)
<a name="l11723"></a>11723             tg3_read_mem(tp, NIC_SRAM_DATA_CFG_4, &amp;cfg4);
<a name="l11724"></a>11724 
<a name="l11725"></a>11725         <span class="keywordflow">if</span> ((nic_cfg &amp; NIC_SRAM_DATA_CFG_PHY_TYPE_MASK) ==
<a name="l11726"></a>11726             NIC_SRAM_DATA_CFG_PHY_TYPE_FIBER)
<a name="l11727"></a>11727             eeprom_phy_serdes = 1;
<a name="l11728"></a>11728 
<a name="l11729"></a>11729         tg3_read_mem(tp, NIC_SRAM_DATA_PHY_ID, &amp;nic_phy_id);
<a name="l11730"></a>11730         <span class="keywordflow">if</span> (nic_phy_id != 0) {
<a name="l11731"></a>11731             u32 id1 = nic_phy_id &amp; NIC_SRAM_DATA_PHY_ID1_MASK;
<a name="l11732"></a>11732             u32 id2 = nic_phy_id &amp; NIC_SRAM_DATA_PHY_ID2_MASK;
<a name="l11733"></a>11733 
<a name="l11734"></a>11734             eeprom_phy_id  = (id1 &gt;&gt; 16) &lt;&lt; 10;
<a name="l11735"></a>11735             eeprom_phy_id |= (id2 &amp; 0xfc00) &lt;&lt; 16;
<a name="l11736"></a>11736             eeprom_phy_id |= (id2 &amp; 0x03ff) &lt;&lt;  0;
<a name="l11737"></a>11737         } <span class="keywordflow">else</span>
<a name="l11738"></a>11738             eeprom_phy_id = 0;
<a name="l11739"></a>11739 
<a name="l11740"></a>11740         tp-&gt;phy_id = eeprom_phy_id;
<a name="l11741"></a>11741         <span class="keywordflow">if</span> (eeprom_phy_serdes) {
<a name="l11742"></a>11742             <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS)
<a name="l11743"></a>11743                 tp-&gt;tg3_flags2 |= TG3_FLG2_MII_SERDES;
<a name="l11744"></a>11744             <span class="keywordflow">else</span>
<a name="l11745"></a>11745                 tp-&gt;tg3_flags2 |= TG3_FLG2_PHY_SERDES;
<a name="l11746"></a>11746         }
<a name="l11747"></a>11747 
<a name="l11748"></a>11748         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS)
<a name="l11749"></a>11749             led_cfg = cfg2 &amp; (NIC_SRAM_DATA_CFG_LED_MODE_MASK |
<a name="l11750"></a>11750                     SHASTA_EXT_LED_MODE_MASK);
<a name="l11751"></a>11751         <span class="keywordflow">else</span>
<a name="l11752"></a>11752             led_cfg = nic_cfg &amp; NIC_SRAM_DATA_CFG_LED_MODE_MASK;
<a name="l11753"></a>11753 
<a name="l11754"></a>11754         <span class="keywordflow">switch</span> (led_cfg) {
<a name="l11755"></a>11755         <span class="keywordflow">default</span>:
<a name="l11756"></a>11756         <span class="keywordflow">case</span> NIC_SRAM_DATA_CFG_LED_MODE_PHY_1:
<a name="l11757"></a>11757             tp-&gt;led_ctrl = LED_CTRL_MODE_PHY_1;
<a name="l11758"></a>11758             <span class="keywordflow">break</span>;
<a name="l11759"></a>11759 
<a name="l11760"></a>11760         <span class="keywordflow">case</span> NIC_SRAM_DATA_CFG_LED_MODE_PHY_2:
<a name="l11761"></a>11761             tp-&gt;led_ctrl = LED_CTRL_MODE_PHY_2;
<a name="l11762"></a>11762             <span class="keywordflow">break</span>;
<a name="l11763"></a>11763 
<a name="l11764"></a>11764         <span class="keywordflow">case</span> NIC_SRAM_DATA_CFG_LED_MODE_MAC:
<a name="l11765"></a>11765             tp-&gt;led_ctrl = LED_CTRL_MODE_MAC;
<a name="l11766"></a>11766 
<a name="l11767"></a>11767             <span class="comment">/* Default to PHY_1_MODE if 0 (MAC_MODE) is</span>
<a name="l11768"></a>11768 <span class="comment">             * read on some older 5700/5701 bootcode.</span>
<a name="l11769"></a>11769 <span class="comment">             */</span>
<a name="l11770"></a>11770             <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) ==
<a name="l11771"></a>11771                 ASIC_REV_5700 ||
<a name="l11772"></a>11772                 GET_ASIC_REV(tp-&gt;pci_chip_rev_id) ==
<a name="l11773"></a>11773                 ASIC_REV_5701)
<a name="l11774"></a>11774                 tp-&gt;led_ctrl = LED_CTRL_MODE_PHY_1;
<a name="l11775"></a>11775 
<a name="l11776"></a>11776             <span class="keywordflow">break</span>;
<a name="l11777"></a>11777 
<a name="l11778"></a>11778         <span class="keywordflow">case</span> SHASTA_EXT_LED_SHARED:
<a name="l11779"></a>11779             tp-&gt;led_ctrl = LED_CTRL_MODE_SHARED;
<a name="l11780"></a>11780             if (tp-&gt;pci_chip_rev_id != CHIPREV_ID_5750_A0 &amp;&amp;
<a name="l11781"></a>11781                 tp-&gt;pci_chip_rev_id != CHIPREV_ID_5750_A1)
<a name="l11782"></a>11782                 tp-&gt;led_ctrl |= (LED_CTRL_MODE_PHY_1 |
<a name="l11783"></a>11783                          LED_CTRL_MODE_PHY_2);
<a name="l11784"></a>11784             <span class="keywordflow">break</span>;
<a name="l11785"></a>11785 
<a name="l11786"></a>11786         <span class="keywordflow">case</span> SHASTA_EXT_LED_MAC:
<a name="l11787"></a>11787             tp-&gt;led_ctrl = LED_CTRL_MODE_SHASTA_MAC;
<a name="l11788"></a>11788             <span class="keywordflow">break</span>;
<a name="l11789"></a>11789 
<a name="l11790"></a>11790         <span class="keywordflow">case</span> SHASTA_EXT_LED_COMBO:
<a name="l11791"></a>11791             tp-&gt;led_ctrl = LED_CTRL_MODE_COMBO;
<a name="l11792"></a>11792             <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id != CHIPREV_ID_5750_A0)
<a name="l11793"></a>11793                 tp-&gt;led_ctrl |= (LED_CTRL_MODE_PHY_1 |
<a name="l11794"></a>11794                          LED_CTRL_MODE_PHY_2);
<a name="l11795"></a>11795             <span class="keywordflow">break</span>;
<a name="l11796"></a>11796 
<a name="l11797"></a>11797         }
<a name="l11798"></a>11798 
<a name="l11799"></a>11799         <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 ||
<a name="l11800"></a>11800              GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701) &amp;&amp;
<a name="l11801"></a>11801             tp-&gt;pdev-&gt;subsystem_vendor == PCI_VENDOR_ID_DELL)
<a name="l11802"></a>11802             tp-&gt;led_ctrl = LED_CTRL_MODE_PHY_2;
<a name="l11803"></a>11803 
<a name="l11804"></a>11804         <span class="keywordflow">if</span> (GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5784_AX)
<a name="l11805"></a>11805             tp-&gt;led_ctrl = LED_CTRL_MODE_PHY_1;
<a name="l11806"></a>11806 
<a name="l11807"></a>11807         if (nic_cfg &amp; NIC_SRAM_DATA_CFG_EEPROM_WP) {
<a name="l11808"></a>11808             tp-&gt;tg3_flags |= TG3_FLAG_EEPROM_WRITE_PROT;
<a name="l11809"></a>11809             <span class="keywordflow">if</span> ((tp-&gt;pdev-&gt;subsystem_vendor ==
<a name="l11810"></a>11810                  PCI_VENDOR_ID_ARIMA) &amp;&amp;
<a name="l11811"></a>11811                 (tp-&gt;pdev-&gt;subsystem_device == 0x205a ||
<a name="l11812"></a>11812                  tp-&gt;pdev-&gt;subsystem_device == 0x2063))
<a name="l11813"></a>11813                 tp-&gt;tg3_flags &amp;= ~TG3_FLAG_EEPROM_WRITE_PROT;
<a name="l11814"></a>11814         } <span class="keywordflow">else</span> {
<a name="l11815"></a>11815             tp-&gt;tg3_flags &amp;= ~TG3_FLAG_EEPROM_WRITE_PROT;
<a name="l11816"></a>11816             tp-&gt;tg3_flags2 |= TG3_FLG2_IS_NIC;
<a name="l11817"></a>11817         }
<a name="l11818"></a>11818 
<a name="l11819"></a>11819         <span class="keywordflow">if</span> (nic_cfg &amp; NIC_SRAM_DATA_CFG_ASF_ENABLE) {
<a name="l11820"></a>11820             tp-&gt;tg3_flags |= TG3_FLAG_ENABLE_ASF;
<a name="l11821"></a>11821             <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS)
<a name="l11822"></a>11822                 tp-&gt;tg3_flags2 |= TG3_FLG2_ASF_NEW_HANDSHAKE;
<a name="l11823"></a>11823         }
<a name="l11824"></a>11824 
<a name="l11825"></a>11825         <span class="keywordflow">if</span> ((nic_cfg &amp; NIC_SRAM_DATA_CFG_APE_ENABLE) &amp;&amp;
<a name="l11826"></a>11826             (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS))
<a name="l11827"></a>11827             tp-&gt;tg3_flags3 |= TG3_FLG3_ENABLE_APE;
<a name="l11828"></a>11828 
<a name="l11829"></a>11829         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_ANY_SERDES &amp;&amp;
<a name="l11830"></a>11830             !(nic_cfg &amp; NIC_SRAM_DATA_CFG_FIBER_WOL))
<a name="l11831"></a>11831             tp-&gt;tg3_flags &amp;= ~TG3_FLAG_WOL_CAP;
<a name="l11832"></a>11832 
<a name="l11833"></a>11833         if ((tp-&gt;tg3_flags &amp; TG3_FLAG_WOL_CAP) &amp;&amp;
<a name="l11834"></a>11834             (nic_cfg &amp; NIC_SRAM_DATA_CFG_WOL_ENABLE))
<a name="l11835"></a>11835             tp-&gt;tg3_flags |= TG3_FLAG_WOL_ENABLE;
<a name="l11836"></a>11836 
<a name="l11837"></a>11837         <span class="keywordflow">if</span> (cfg2 &amp; (1 &lt;&lt; 17))
<a name="l11838"></a>11838             tp-&gt;tg3_flags2 |= TG3_FLG2_CAPACITIVE_COUPLING;
<a name="l11839"></a>11839 
<a name="l11840"></a>11840         <span class="comment">/* serdes signal pre-emphasis in register 0x590 set by */</span>
<a name="l11841"></a>11841         <span class="comment">/* bootcode if bit 18 is set */</span>
<a name="l11842"></a>11842         if (cfg2 &amp; (1 &lt;&lt; 18))
<a name="l11843"></a>11843             tp-&gt;tg3_flags2 |= TG3_FLG2_SERDES_PREEMPHASIS;
<a name="l11844"></a>11844 
<a name="l11845"></a>11845         if (((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5784 &amp;&amp;
<a name="l11846"></a>11846               GET_CHIP_REV(tp-&gt;pci_chip_rev_id) != CHIPREV_5784_AX)) &amp;&amp;
<a name="l11847"></a>11847             (cfg2 &amp; NIC_SRAM_DATA_CFG_2_APD_EN))
<a name="l11848"></a>11848             tp-&gt;tg3_flags3 |= TG3_FLG3_PHY_ENABLE_APD;
<a name="l11849"></a>11849 
<a name="l11850"></a>11850         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS) {
<a name="l11851"></a>11851             u32 cfg3;
<a name="l11852"></a>11852 
<a name="l11853"></a>11853             tg3_read_mem(tp, NIC_SRAM_DATA_CFG_3, &amp;cfg3);
<a name="l11854"></a>11854             <span class="keywordflow">if</span> (cfg3 &amp; NIC_SRAM_ASPM_DEBOUNCE)
<a name="l11855"></a>11855                 tp-&gt;tg3_flags |= TG3_FLAG_ASPM_WORKAROUND;
<a name="l11856"></a>11856         }
<a name="l11857"></a>11857 
<a name="l11858"></a>11858         <span class="keywordflow">if</span> (cfg4 &amp; NIC_SRAM_RGMII_STD_IBND_DISABLE)
<a name="l11859"></a>11859             tp-&gt;tg3_flags3 |= TG3_FLG3_RGMII_STD_IBND_DISABLE;
<a name="l11860"></a>11860         <span class="keywordflow">if</span> (cfg4 &amp; NIC_SRAM_RGMII_EXT_IBND_RX_EN)
<a name="l11861"></a>11861             tp-&gt;tg3_flags3 |= TG3_FLG3_RGMII_EXT_IBND_RX_EN;
<a name="l11862"></a>11862         <span class="keywordflow">if</span> (cfg4 &amp; NIC_SRAM_RGMII_EXT_IBND_TX_EN)
<a name="l11863"></a>11863             tp-&gt;tg3_flags3 |= TG3_FLG3_RGMII_EXT_IBND_TX_EN;
<a name="l11864"></a>11864     }
<a name="l11865"></a>11865 done:
<a name="l11866"></a>11866     device_init_wakeup(&amp;tp-&gt;pdev-&gt;dev, tp-&gt;tg3_flags &amp; TG3_FLAG_WOL_CAP);
<a name="l11867"></a>11867     device_set_wakeup_enable(&amp;tp-&gt;pdev-&gt;dev,
<a name="l11868"></a>11868                  tp-&gt;tg3_flags &amp; TG3_FLAG_WOL_ENABLE);
<a name="l11869"></a>11869 }
<a name="l11870"></a>11870 
<a name="l11871"></a>11871 <span class="keyword">static</span> <span class="keywordtype">int</span> __devinit tg3_issue_otp_command(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 cmd)
<a name="l11872"></a>11872 {
<a name="l11873"></a>11873     <span class="keywordtype">int</span> i;
<a name="l11874"></a>11874     u32 val;
<a name="l11875"></a>11875 
<a name="l11876"></a>11876     tw32(OTP_CTRL, cmd | OTP_CTRL_OTP_CMD_START);
<a name="l11877"></a>11877     tw32(OTP_CTRL, cmd);
<a name="l11878"></a>11878 
<a name="l11879"></a>11879     <span class="comment">/* Wait for up to 1 ms for command to execute. */</span>
<a name="l11880"></a>11880     <span class="keywordflow">for</span> (i = 0; i &lt; 100; i++) {
<a name="l11881"></a>11881         val = tr32(OTP_STATUS);
<a name="l11882"></a>11882         <span class="keywordflow">if</span> (val &amp; OTP_STATUS_CMD_DONE)
<a name="l11883"></a>11883             <span class="keywordflow">break</span>;
<a name="l11884"></a>11884         udelay(10);
<a name="l11885"></a>11885     }
<a name="l11886"></a>11886 
<a name="l11887"></a>11887     <span class="keywordflow">return</span> (val &amp; OTP_STATUS_CMD_DONE) ? 0 : -EBUSY;
<a name="l11888"></a>11888 }
<a name="l11889"></a>11889 
<a name="l11890"></a>11890 <span class="comment">/* Read the gphy configuration from the OTP region of the chip.  The gphy</span>
<a name="l11891"></a>11891 <span class="comment"> * configuration is a 32-bit value that straddles the alignment boundary.</span>
<a name="l11892"></a>11892 <span class="comment"> * We do two 32-bit reads and then shift and merge the results.</span>
<a name="l11893"></a>11893 <span class="comment"> */</span>
<a name="l11894"></a>11894 <span class="keyword">static</span> u32 __devinit tg3_read_otp_phycfg(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l11895"></a>11895 {
<a name="l11896"></a>11896     u32 bhalf_otp, thalf_otp;
<a name="l11897"></a>11897 
<a name="l11898"></a>11898     tw32(OTP_MODE, OTP_MODE_OTP_THRU_GRC);
<a name="l11899"></a>11899 
<a name="l11900"></a>11900     <span class="keywordflow">if</span> (tg3_issue_otp_command(tp, OTP_CTRL_OTP_CMD_INIT))
<a name="l11901"></a>11901         <span class="keywordflow">return</span> 0;
<a name="l11902"></a>11902 
<a name="l11903"></a>11903     tw32(OTP_ADDRESS, OTP_ADDRESS_MAGIC1);
<a name="l11904"></a>11904 
<a name="l11905"></a>11905     <span class="keywordflow">if</span> (tg3_issue_otp_command(tp, OTP_CTRL_OTP_CMD_READ))
<a name="l11906"></a>11906         <span class="keywordflow">return</span> 0;
<a name="l11907"></a>11907 
<a name="l11908"></a>11908     thalf_otp = tr32(OTP_READ_DATA);
<a name="l11909"></a>11909 
<a name="l11910"></a>11910     tw32(OTP_ADDRESS, OTP_ADDRESS_MAGIC2);
<a name="l11911"></a>11911 
<a name="l11912"></a>11912     <span class="keywordflow">if</span> (tg3_issue_otp_command(tp, OTP_CTRL_OTP_CMD_READ))
<a name="l11913"></a>11913         <span class="keywordflow">return</span> 0;
<a name="l11914"></a>11914 
<a name="l11915"></a>11915     bhalf_otp = tr32(OTP_READ_DATA);
<a name="l11916"></a>11916 
<a name="l11917"></a>11917     <span class="keywordflow">return</span> ((thalf_otp &amp; 0x0000ffff) &lt;&lt; 16) | (bhalf_otp &gt;&gt; 16);
<a name="l11918"></a>11918 }
<a name="l11919"></a>11919 
<a name="l11920"></a>11920 <span class="keyword">static</span> <span class="keywordtype">int</span> __devinit tg3_phy_probe(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l11921"></a>11921 {
<a name="l11922"></a>11922     u32 hw_phy_id_1, hw_phy_id_2;
<a name="l11923"></a>11923     u32 hw_phy_id, hw_phy_id_masked;
<a name="l11924"></a>11924     <span class="keywordtype">int</span> err;
<a name="l11925"></a>11925 
<a name="l11926"></a>11926     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB)
<a name="l11927"></a>11927         <span class="keywordflow">return</span> tg3_phy_init(tp);
<a name="l11928"></a>11928 
<a name="l11929"></a>11929     <span class="comment">/* Reading the PHY ID register can conflict with ASF</span>
<a name="l11930"></a>11930 <span class="comment">     * firmware access to the PHY hardware.</span>
<a name="l11931"></a>11931 <span class="comment">     */</span>
<a name="l11932"></a>11932     err = 0;
<a name="l11933"></a>11933     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF) ||
<a name="l11934"></a>11934         (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE)) {
<a name="l11935"></a>11935         hw_phy_id = hw_phy_id_masked = PHY_ID_INVALID;
<a name="l11936"></a>11936     } <span class="keywordflow">else</span> {
<a name="l11937"></a>11937         <span class="comment">/* Now read the physical PHY_ID from the chip and verify</span>
<a name="l11938"></a>11938 <span class="comment">         * that it is sane.  If it doesn&#39;t look good, we fall back</span>
<a name="l11939"></a>11939 <span class="comment">         * to either the hard-coded table based PHY_ID and failing</span>
<a name="l11940"></a>11940 <span class="comment">         * that the value found in the eeprom area.</span>
<a name="l11941"></a>11941 <span class="comment">         */</span>
<a name="l11942"></a>11942         err |= tg3_readphy(tp, MII_PHYSID1, &amp;hw_phy_id_1);
<a name="l11943"></a>11943         err |= tg3_readphy(tp, MII_PHYSID2, &amp;hw_phy_id_2);
<a name="l11944"></a>11944 
<a name="l11945"></a>11945         hw_phy_id  = (hw_phy_id_1 &amp; 0xffff) &lt;&lt; 10;
<a name="l11946"></a>11946         hw_phy_id |= (hw_phy_id_2 &amp; 0xfc00) &lt;&lt; 16;
<a name="l11947"></a>11947         hw_phy_id |= (hw_phy_id_2 &amp; 0x03ff) &lt;&lt;  0;
<a name="l11948"></a>11948 
<a name="l11949"></a>11949         hw_phy_id_masked = hw_phy_id &amp; PHY_ID_MASK;
<a name="l11950"></a>11950     }
<a name="l11951"></a>11951 
<a name="l11952"></a>11952     <span class="keywordflow">if</span> (!err &amp;&amp; KNOWN_PHY_ID(hw_phy_id_masked)) {
<a name="l11953"></a>11953         tp-&gt;phy_id = hw_phy_id;
<a name="l11954"></a>11954         <span class="keywordflow">if</span> (hw_phy_id_masked == PHY_ID_BCM8002)
<a name="l11955"></a>11955             tp-&gt;tg3_flags2 |= TG3_FLG2_PHY_SERDES;
<a name="l11956"></a>11956         <span class="keywordflow">else</span>
<a name="l11957"></a>11957             tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_PHY_SERDES;
<a name="l11958"></a>11958     } <span class="keywordflow">else</span> {
<a name="l11959"></a>11959         <span class="keywordflow">if</span> (tp-&gt;phy_id != PHY_ID_INVALID) {
<a name="l11960"></a>11960             <span class="comment">/* Do nothing, phy ID already set up in</span>
<a name="l11961"></a>11961 <span class="comment">             * tg3_get_eeprom_hw_cfg().</span>
<a name="l11962"></a>11962 <span class="comment">             */</span>
<a name="l11963"></a>11963         } <span class="keywordflow">else</span> {
<a name="l11964"></a>11964             <span class="keyword">struct </span><a class="code" href="structsubsys__tbl__ent.html">subsys_tbl_ent</a> *p;
<a name="l11965"></a>11965 
<a name="l11966"></a>11966             <span class="comment">/* No eeprom signature?  Try the hardcoded</span>
<a name="l11967"></a>11967 <span class="comment">             * subsys device table.</span>
<a name="l11968"></a>11968 <span class="comment">             */</span>
<a name="l11969"></a>11969             p = lookup_by_subsys(tp);
<a name="l11970"></a>11970             <span class="keywordflow">if</span> (!p)
<a name="l11971"></a>11971                 <span class="keywordflow">return</span> -ENODEV;
<a name="l11972"></a>11972 
<a name="l11973"></a>11973             tp-&gt;phy_id = p-&gt;phy_id;
<a name="l11974"></a>11974             <span class="keywordflow">if</span> (!tp-&gt;phy_id ||
<a name="l11975"></a>11975                 tp-&gt;phy_id == PHY_ID_BCM8002)
<a name="l11976"></a>11976                 tp-&gt;tg3_flags2 |= TG3_FLG2_PHY_SERDES;
<a name="l11977"></a>11977         }
<a name="l11978"></a>11978     }
<a name="l11979"></a>11979 
<a name="l11980"></a>11980     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_ANY_SERDES) &amp;&amp;
<a name="l11981"></a>11981         !(tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE) &amp;&amp;
<a name="l11982"></a>11982         !(tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF)) {
<a name="l11983"></a>11983         u32 bmsr, adv_reg, tg3_ctrl, mask;
<a name="l11984"></a>11984 
<a name="l11985"></a>11985         tg3_readphy(tp, MII_BMSR, &amp;bmsr);
<a name="l11986"></a>11986         <span class="keywordflow">if</span> (!tg3_readphy(tp, MII_BMSR, &amp;bmsr) &amp;&amp;
<a name="l11987"></a>11987             (bmsr &amp; BMSR_LSTATUS))
<a name="l11988"></a>11988             <span class="keywordflow">goto</span> skip_phy_reset;
<a name="l11989"></a>11989 
<a name="l11990"></a>11990         err = tg3_phy_reset(tp);
<a name="l11991"></a>11991         <span class="keywordflow">if</span> (err)
<a name="l11992"></a>11992             <span class="keywordflow">return</span> err;
<a name="l11993"></a>11993 
<a name="l11994"></a>11994         adv_reg = (ADVERTISE_10HALF | ADVERTISE_10FULL |
<a name="l11995"></a>11995                ADVERTISE_100HALF | ADVERTISE_100FULL |
<a name="l11996"></a>11996                ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP);
<a name="l11997"></a>11997         tg3_ctrl = 0;
<a name="l11998"></a>11998         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_10_100_ONLY)) {
<a name="l11999"></a>11999             tg3_ctrl = (MII_TG3_CTRL_ADV_1000_HALF |
<a name="l12000"></a>12000                     MII_TG3_CTRL_ADV_1000_FULL);
<a name="l12001"></a>12001             <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
<a name="l12002"></a>12002                 tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_B0)
<a name="l12003"></a>12003                 tg3_ctrl |= (MII_TG3_CTRL_AS_MASTER |
<a name="l12004"></a>12004                          MII_TG3_CTRL_ENABLE_AS_MASTER);
<a name="l12005"></a>12005         }
<a name="l12006"></a>12006 
<a name="l12007"></a>12007         mask = (ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full |
<a name="l12008"></a>12008             ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full |
<a name="l12009"></a>12009             ADVERTISED_1000baseT_Half | ADVERTISED_1000baseT_Full);
<a name="l12010"></a>12010         <span class="keywordflow">if</span> (!tg3_copper_is_advertising_all(tp, mask)) {
<a name="l12011"></a>12011             tg3_writephy(tp, MII_ADVERTISE, adv_reg);
<a name="l12012"></a>12012 
<a name="l12013"></a>12013             <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_10_100_ONLY))
<a name="l12014"></a>12014                 tg3_writephy(tp, MII_TG3_CTRL, tg3_ctrl);
<a name="l12015"></a>12015 
<a name="l12016"></a>12016             tg3_writephy(tp, MII_BMCR,
<a name="l12017"></a>12017                      BMCR_ANENABLE | BMCR_ANRESTART);
<a name="l12018"></a>12018         }
<a name="l12019"></a>12019         tg3_phy_set_wirespeed(tp);
<a name="l12020"></a>12020 
<a name="l12021"></a>12021         tg3_writephy(tp, MII_ADVERTISE, adv_reg);
<a name="l12022"></a>12022         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_10_100_ONLY))
<a name="l12023"></a>12023             tg3_writephy(tp, MII_TG3_CTRL, tg3_ctrl);
<a name="l12024"></a>12024     }
<a name="l12025"></a>12025 
<a name="l12026"></a>12026 skip_phy_reset:
<a name="l12027"></a>12027     <span class="keywordflow">if</span> ((tp-&gt;phy_id &amp; PHY_ID_MASK) == PHY_ID_BCM5401) {
<a name="l12028"></a>12028         err = tg3_init_5401phy_dsp(tp);
<a name="l12029"></a>12029         <span class="keywordflow">if</span> (err)
<a name="l12030"></a>12030             <span class="keywordflow">return</span> err;
<a name="l12031"></a>12031     }
<a name="l12032"></a>12032 
<a name="l12033"></a>12033     <span class="keywordflow">if</span> (!err &amp;&amp; ((tp-&gt;phy_id &amp; PHY_ID_MASK) == PHY_ID_BCM5401)) {
<a name="l12034"></a>12034         err = tg3_init_5401phy_dsp(tp);
<a name="l12035"></a>12035     }
<a name="l12036"></a>12036 
<a name="l12037"></a>12037     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_ANY_SERDES)
<a name="l12038"></a>12038         tp-&gt;link_config.advertising =
<a name="l12039"></a>12039             (ADVERTISED_1000baseT_Half |
<a name="l12040"></a>12040              ADVERTISED_1000baseT_Full |
<a name="l12041"></a>12041              ADVERTISED_Autoneg |
<a name="l12042"></a>12042              ADVERTISED_FIBRE);
<a name="l12043"></a>12043     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_10_100_ONLY)
<a name="l12044"></a>12044         tp-&gt;link_config.advertising &amp;=
<a name="l12045"></a>12045             ~(ADVERTISED_1000baseT_Half |
<a name="l12046"></a>12046               ADVERTISED_1000baseT_Full);
<a name="l12047"></a>12047 
<a name="l12048"></a>12048     <span class="keywordflow">return</span> err;
<a name="l12049"></a>12049 }
<a name="l12050"></a>12050 
<a name="l12051"></a>12051 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_read_partno(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l12052"></a>12052 {
<a name="l12053"></a>12053     <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> vpd_data[256];   <span class="comment">/* in little-endian format */</span>
<a name="l12054"></a>12054     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i;
<a name="l12055"></a>12055     u32 magic;
<a name="l12056"></a>12056 
<a name="l12057"></a>12057     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags3 &amp; TG3_FLG3_NO_NVRAM) ||
<a name="l12058"></a>12058         tg3_nvram_read(tp, 0x0, &amp;magic))
<a name="l12059"></a>12059         <span class="keywordflow">goto</span> out_not_found;
<a name="l12060"></a>12060 
<a name="l12061"></a>12061     <span class="keywordflow">if</span> (magic == TG3_EEPROM_MAGIC) {
<a name="l12062"></a>12062         <span class="keywordflow">for</span> (i = 0; i &lt; 256; i += 4) {
<a name="l12063"></a>12063             u32 tmp;
<a name="l12064"></a>12064 
<a name="l12065"></a>12065             <span class="comment">/* The data is in little-endian format in NVRAM.</span>
<a name="l12066"></a>12066 <span class="comment">             * Use the big-endian read routines to preserve</span>
<a name="l12067"></a>12067 <span class="comment">             * the byte order as it exists in NVRAM.</span>
<a name="l12068"></a>12068 <span class="comment">             */</span>
<a name="l12069"></a>12069             <span class="keywordflow">if</span> (tg3_nvram_read_be32(tp, 0x100 + i, &amp;tmp))
<a name="l12070"></a>12070                 <span class="keywordflow">goto</span> out_not_found;
<a name="l12071"></a>12071 
<a name="l12072"></a>12072             memcpy(&amp;vpd_data[i], &amp;tmp, <span class="keyword">sizeof</span>(tmp));
<a name="l12073"></a>12073         }
<a name="l12074"></a>12074     } <span class="keywordflow">else</span> {
<a name="l12075"></a>12075         <span class="keywordtype">int</span> vpd_cap;
<a name="l12076"></a>12076 
<a name="l12077"></a>12077         vpd_cap = pci_find_capability(tp-&gt;pdev, PCI_CAP_ID_VPD);
<a name="l12078"></a>12078         <span class="keywordflow">for</span> (i = 0; i &lt; 256; i += 4) {
<a name="l12079"></a>12079             u32 tmp, j = 0;
<a name="l12080"></a>12080             __le32 v;
<a name="l12081"></a>12081             u16 tmp16;
<a name="l12082"></a>12082 
<a name="l12083"></a>12083             pci_write_config_word(tp-&gt;pdev, vpd_cap + PCI_VPD_ADDR,
<a name="l12084"></a>12084                           i);
<a name="l12085"></a>12085             <span class="keywordflow">while</span> (j++ &lt; 100) {
<a name="l12086"></a>12086                 pci_read_config_word(tp-&gt;pdev, vpd_cap +
<a name="l12087"></a>12087                              PCI_VPD_ADDR, &amp;tmp16);
<a name="l12088"></a>12088                 <span class="keywordflow">if</span> (tmp16 &amp; 0x8000)
<a name="l12089"></a>12089                     <span class="keywordflow">break</span>;
<a name="l12090"></a>12090                 msleep(1);
<a name="l12091"></a>12091             }
<a name="l12092"></a>12092             <span class="keywordflow">if</span> (!(tmp16 &amp; 0x8000))
<a name="l12093"></a>12093                 <span class="keywordflow">goto</span> out_not_found;
<a name="l12094"></a>12094 
<a name="l12095"></a>12095             pci_read_config_dword(tp-&gt;pdev, vpd_cap + PCI_VPD_DATA,
<a name="l12096"></a>12096                           &amp;tmp);
<a name="l12097"></a>12097             v = cpu_to_le32(tmp);
<a name="l12098"></a>12098             memcpy(&amp;vpd_data[i], &amp;v, <span class="keyword">sizeof</span>(v));
<a name="l12099"></a>12099         }
<a name="l12100"></a>12100     }
<a name="l12101"></a>12101 
<a name="l12102"></a>12102     <span class="comment">/* Now parse and find the part number. */</span>
<a name="l12103"></a>12103     <span class="keywordflow">for</span> (i = 0; i &lt; 254; ) {
<a name="l12104"></a>12104         <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> val = vpd_data[i];
<a name="l12105"></a>12105         <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> block_end;
<a name="l12106"></a>12106 
<a name="l12107"></a>12107         <span class="keywordflow">if</span> (val == 0x82 || val == 0x91) {
<a name="l12108"></a>12108             i = (i + 3 +
<a name="l12109"></a>12109                  (vpd_data[i + 1] +
<a name="l12110"></a>12110                   (vpd_data[i + 2] &lt;&lt; 8)));
<a name="l12111"></a>12111             <span class="keywordflow">continue</span>;
<a name="l12112"></a>12112         }
<a name="l12113"></a>12113 
<a name="l12114"></a>12114         <span class="keywordflow">if</span> (val != 0x90)
<a name="l12115"></a>12115             <span class="keywordflow">goto</span> out_not_found;
<a name="l12116"></a>12116 
<a name="l12117"></a>12117         block_end = (i + 3 +
<a name="l12118"></a>12118                  (vpd_data[i + 1] +
<a name="l12119"></a>12119                   (vpd_data[i + 2] &lt;&lt; 8)));
<a name="l12120"></a>12120         i += 3;
<a name="l12121"></a>12121 
<a name="l12122"></a>12122         <span class="keywordflow">if</span> (block_end &gt; 256)
<a name="l12123"></a>12123             <span class="keywordflow">goto</span> out_not_found;
<a name="l12124"></a>12124 
<a name="l12125"></a>12125         <span class="keywordflow">while</span> (i &lt; (block_end - 2)) {
<a name="l12126"></a>12126             <span class="keywordflow">if</span> (vpd_data[i + 0] == <span class="charliteral">&#39;P&#39;</span> &amp;&amp;
<a name="l12127"></a>12127                 vpd_data[i + 1] == <span class="charliteral">&#39;N&#39;</span>) {
<a name="l12128"></a>12128                 <span class="keywordtype">int</span> partno_len = vpd_data[i + 2];
<a name="l12129"></a>12129 
<a name="l12130"></a>12130                 i += 3;
<a name="l12131"></a>12131                 <span class="keywordflow">if</span> (partno_len &gt; 24 || (partno_len + i) &gt; 256)
<a name="l12132"></a>12132                     <span class="keywordflow">goto</span> out_not_found;
<a name="l12133"></a>12133 
<a name="l12134"></a>12134                 memcpy(tp-&gt;board_part_number,
<a name="l12135"></a>12135                        &amp;vpd_data[i], partno_len);
<a name="l12136"></a>12136 
<a name="l12137"></a>12137                 <span class="comment">/* Success. */</span>
<a name="l12138"></a>12138                 <span class="keywordflow">return</span>;
<a name="l12139"></a>12139             }
<a name="l12140"></a>12140             i += 3 + vpd_data[i + 2];
<a name="l12141"></a>12141         }
<a name="l12142"></a>12142 
<a name="l12143"></a>12143         <span class="comment">/* Part number not found. */</span>
<a name="l12144"></a>12144         <span class="keywordflow">goto</span> out_not_found;
<a name="l12145"></a>12145     }
<a name="l12146"></a>12146 
<a name="l12147"></a>12147 out_not_found:
<a name="l12148"></a>12148     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906)
<a name="l12149"></a>12149         strcpy(tp-&gt;board_part_number, <span class="stringliteral">&quot;BCM95906&quot;</span>);
<a name="l12150"></a>12150     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780 &amp;&amp;
<a name="l12151"></a>12151          tp-&gt;pdev-&gt;device == TG3PCI_DEVICE_TIGON3_57780)
<a name="l12152"></a>12152         strcpy(tp-&gt;board_part_number, <span class="stringliteral">&quot;BCM57780&quot;</span>);
<a name="l12153"></a>12153     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780 &amp;&amp;
<a name="l12154"></a>12154          tp-&gt;pdev-&gt;device == TG3PCI_DEVICE_TIGON3_57760)
<a name="l12155"></a>12155         strcpy(tp-&gt;board_part_number, <span class="stringliteral">&quot;BCM57760&quot;</span>);
<a name="l12156"></a>12156     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780 &amp;&amp;
<a name="l12157"></a>12157          tp-&gt;pdev-&gt;device == TG3PCI_DEVICE_TIGON3_57790)
<a name="l12158"></a>12158         strcpy(tp-&gt;board_part_number, <span class="stringliteral">&quot;BCM57790&quot;</span>);
<a name="l12159"></a>12159     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780 &amp;&amp;
<a name="l12160"></a>12160          tp-&gt;pdev-&gt;device == TG3PCI_DEVICE_TIGON3_57788)
<a name="l12161"></a>12161         strcpy(tp-&gt;board_part_number, <span class="stringliteral">&quot;BCM57788&quot;</span>);
<a name="l12162"></a>12162     <span class="keywordflow">else</span>
<a name="l12163"></a>12163         strcpy(tp-&gt;board_part_number, <span class="stringliteral">&quot;none&quot;</span>);
<a name="l12164"></a>12164 }
<a name="l12165"></a>12165 
<a name="l12166"></a>12166 <span class="keyword">static</span> <span class="keywordtype">int</span> __devinit tg3_fw_img_is_valid(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 offset)
<a name="l12167"></a>12167 {
<a name="l12168"></a>12168     u32 val;
<a name="l12169"></a>12169 
<a name="l12170"></a>12170     <span class="keywordflow">if</span> (tg3_nvram_read(tp, offset, &amp;val) ||
<a name="l12171"></a>12171         (val &amp; 0xfc000000) != 0x0c000000 ||
<a name="l12172"></a>12172         tg3_nvram_read(tp, offset + 4, &amp;val) ||
<a name="l12173"></a>12173         val != 0)
<a name="l12174"></a>12174         <span class="keywordflow">return</span> 0;
<a name="l12175"></a>12175 
<a name="l12176"></a>12176     <span class="keywordflow">return</span> 1;
<a name="l12177"></a>12177 }
<a name="l12178"></a>12178 
<a name="l12179"></a>12179 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_read_bc_ver(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l12180"></a>12180 {
<a name="l12181"></a>12181     u32 val, offset, start, ver_offset;
<a name="l12182"></a>12182     <span class="keywordtype">int</span> i;
<a name="l12183"></a>12183     <span class="keywordtype">bool</span> newver = <span class="keyword">false</span>;
<a name="l12184"></a>12184 
<a name="l12185"></a>12185     <span class="keywordflow">if</span> (tg3_nvram_read(tp, 0xc, &amp;offset) ||
<a name="l12186"></a>12186         tg3_nvram_read(tp, 0x4, &amp;start))
<a name="l12187"></a>12187         <span class="keywordflow">return</span>;
<a name="l12188"></a>12188 
<a name="l12189"></a>12189     offset = tg3_nvram_logical_addr(tp, offset);
<a name="l12190"></a>12190 
<a name="l12191"></a>12191     <span class="keywordflow">if</span> (tg3_nvram_read(tp, offset, &amp;val))
<a name="l12192"></a>12192         <span class="keywordflow">return</span>;
<a name="l12193"></a>12193 
<a name="l12194"></a>12194     <span class="keywordflow">if</span> ((val &amp; 0xfc000000) == 0x0c000000) {
<a name="l12195"></a>12195         <span class="keywordflow">if</span> (tg3_nvram_read(tp, offset + 4, &amp;val))
<a name="l12196"></a>12196             <span class="keywordflow">return</span>;
<a name="l12197"></a>12197 
<a name="l12198"></a>12198         <span class="keywordflow">if</span> (val == 0)
<a name="l12199"></a>12199             newver = <span class="keyword">true</span>;
<a name="l12200"></a>12200     }
<a name="l12201"></a>12201 
<a name="l12202"></a>12202     <span class="keywordflow">if</span> (newver) {
<a name="l12203"></a>12203         <span class="keywordflow">if</span> (tg3_nvram_read(tp, offset + 8, &amp;ver_offset))
<a name="l12204"></a>12204             <span class="keywordflow">return</span>;
<a name="l12205"></a>12205 
<a name="l12206"></a>12206         offset = offset + ver_offset - start;
<a name="l12207"></a>12207         <span class="keywordflow">for</span> (i = 0; i &lt; 16; i += 4) {
<a name="l12208"></a>12208             __be32 v;
<a name="l12209"></a>12209             <span class="keywordflow">if</span> (tg3_nvram_read_be32(tp, offset + i, &amp;v))
<a name="l12210"></a>12210                 <span class="keywordflow">return</span>;
<a name="l12211"></a>12211 
<a name="l12212"></a>12212             memcpy(tp-&gt;fw_ver + i, &amp;v, <span class="keyword">sizeof</span>(v));
<a name="l12213"></a>12213         }
<a name="l12214"></a>12214     } <span class="keywordflow">else</span> {
<a name="l12215"></a>12215         u32 major, minor;
<a name="l12216"></a>12216 
<a name="l12217"></a>12217         <span class="keywordflow">if</span> (tg3_nvram_read(tp, TG3_NVM_PTREV_BCVER, &amp;ver_offset))
<a name="l12218"></a>12218             <span class="keywordflow">return</span>;
<a name="l12219"></a>12219 
<a name="l12220"></a>12220         major = (ver_offset &amp; TG3_NVM_BCVER_MAJMSK) &gt;&gt;
<a name="l12221"></a>12221             TG3_NVM_BCVER_MAJSFT;
<a name="l12222"></a>12222         minor = ver_offset &amp; TG3_NVM_BCVER_MINMSK;
<a name="l12223"></a>12223         snprintf(&amp;tp-&gt;fw_ver[0], 32, <span class="stringliteral">&quot;v%d.%02d&quot;</span>, major, minor);
<a name="l12224"></a>12224     }
<a name="l12225"></a>12225 }
<a name="l12226"></a>12226 
<a name="l12227"></a>12227 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_read_hwsb_ver(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l12228"></a>12228 {
<a name="l12229"></a>12229     u32 val, major, minor;
<a name="l12230"></a>12230 
<a name="l12231"></a>12231     <span class="comment">/* Use native endian representation */</span>
<a name="l12232"></a>12232     <span class="keywordflow">if</span> (tg3_nvram_read(tp, TG3_NVM_HWSB_CFG1, &amp;val))
<a name="l12233"></a>12233         <span class="keywordflow">return</span>;
<a name="l12234"></a>12234 
<a name="l12235"></a>12235     major = (val &amp; TG3_NVM_HWSB_CFG1_MAJMSK) &gt;&gt;
<a name="l12236"></a>12236         TG3_NVM_HWSB_CFG1_MAJSFT;
<a name="l12237"></a>12237     minor = (val &amp; TG3_NVM_HWSB_CFG1_MINMSK) &gt;&gt;
<a name="l12238"></a>12238         TG3_NVM_HWSB_CFG1_MINSFT;
<a name="l12239"></a>12239 
<a name="l12240"></a>12240     snprintf(&amp;tp-&gt;fw_ver[0], 32, <span class="stringliteral">&quot;sb v%d.%02d&quot;</span>, major, minor);
<a name="l12241"></a>12241 }
<a name="l12242"></a>12242 
<a name="l12243"></a>12243 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_read_sb_ver(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 val)
<a name="l12244"></a>12244 {
<a name="l12245"></a>12245     u32 offset, major, minor, build;
<a name="l12246"></a>12246 
<a name="l12247"></a>12247     tp-&gt;fw_ver[0] = <span class="charliteral">&#39;s&#39;</span>;
<a name="l12248"></a>12248     tp-&gt;fw_ver[1] = <span class="charliteral">&#39;b&#39;</span>;
<a name="l12249"></a>12249     tp-&gt;fw_ver[2] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l12250"></a>12250 
<a name="l12251"></a>12251     <span class="keywordflow">if</span> ((val &amp; TG3_EEPROM_SB_FORMAT_MASK) != TG3_EEPROM_SB_FORMAT_1)
<a name="l12252"></a>12252         <span class="keywordflow">return</span>;
<a name="l12253"></a>12253 
<a name="l12254"></a>12254     <span class="keywordflow">switch</span> (val &amp; TG3_EEPROM_SB_REVISION_MASK) {
<a name="l12255"></a>12255     <span class="keywordflow">case</span> TG3_EEPROM_SB_REVISION_0:
<a name="l12256"></a>12256         offset = TG3_EEPROM_SB_F1R0_EDH_OFF;
<a name="l12257"></a>12257         <span class="keywordflow">break</span>;
<a name="l12258"></a>12258     <span class="keywordflow">case</span> TG3_EEPROM_SB_REVISION_2:
<a name="l12259"></a>12259         offset = TG3_EEPROM_SB_F1R2_EDH_OFF;
<a name="l12260"></a>12260         <span class="keywordflow">break</span>;
<a name="l12261"></a>12261     <span class="keywordflow">case</span> TG3_EEPROM_SB_REVISION_3:
<a name="l12262"></a>12262         offset = TG3_EEPROM_SB_F1R3_EDH_OFF;
<a name="l12263"></a>12263         <span class="keywordflow">break</span>;
<a name="l12264"></a>12264     <span class="keywordflow">default</span>:
<a name="l12265"></a>12265         <span class="keywordflow">return</span>;
<a name="l12266"></a>12266     }
<a name="l12267"></a>12267 
<a name="l12268"></a>12268     <span class="keywordflow">if</span> (tg3_nvram_read(tp, offset, &amp;val))
<a name="l12269"></a>12269         <span class="keywordflow">return</span>;
<a name="l12270"></a>12270 
<a name="l12271"></a>12271     build = (val &amp; TG3_EEPROM_SB_EDH_BLD_MASK) &gt;&gt;
<a name="l12272"></a>12272         TG3_EEPROM_SB_EDH_BLD_SHFT;
<a name="l12273"></a>12273     major = (val &amp; TG3_EEPROM_SB_EDH_MAJ_MASK) &gt;&gt;
<a name="l12274"></a>12274         TG3_EEPROM_SB_EDH_MAJ_SHFT;
<a name="l12275"></a>12275     minor =  val &amp; TG3_EEPROM_SB_EDH_MIN_MASK;
<a name="l12276"></a>12276 
<a name="l12277"></a>12277     <span class="keywordflow">if</span> (minor &gt; 99 || build &gt; 26)
<a name="l12278"></a>12278         <span class="keywordflow">return</span>;
<a name="l12279"></a>12279 
<a name="l12280"></a>12280     snprintf(&amp;tp-&gt;fw_ver[2], 30, <span class="stringliteral">&quot; v%d.%02d&quot;</span>, major, minor);
<a name="l12281"></a>12281 
<a name="l12282"></a>12282     <span class="keywordflow">if</span> (build &gt; 0) {
<a name="l12283"></a>12283         tp-&gt;fw_ver[8] = <span class="charliteral">&#39;a&#39;</span> + build - 1;
<a name="l12284"></a>12284         tp-&gt;fw_ver[9] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l12285"></a>12285     }
<a name="l12286"></a>12286 }
<a name="l12287"></a>12287 
<a name="l12288"></a>12288 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_read_mgmtfw_ver(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l12289"></a>12289 {
<a name="l12290"></a>12290     u32 val, offset, start;
<a name="l12291"></a>12291     <span class="keywordtype">int</span> i, vlen;
<a name="l12292"></a>12292 
<a name="l12293"></a>12293     <span class="keywordflow">for</span> (offset = TG3_NVM_DIR_START;
<a name="l12294"></a>12294          offset &lt; TG3_NVM_DIR_END;
<a name="l12295"></a>12295          offset += TG3_NVM_DIRENT_SIZE) {
<a name="l12296"></a>12296         <span class="keywordflow">if</span> (tg3_nvram_read(tp, offset, &amp;val))
<a name="l12297"></a>12297             <span class="keywordflow">return</span>;
<a name="l12298"></a>12298 
<a name="l12299"></a>12299         <span class="keywordflow">if</span> ((val &gt;&gt; TG3_NVM_DIRTYPE_SHIFT) == TG3_NVM_DIRTYPE_ASFINI)
<a name="l12300"></a>12300             <span class="keywordflow">break</span>;
<a name="l12301"></a>12301     }
<a name="l12302"></a>12302 
<a name="l12303"></a>12303     <span class="keywordflow">if</span> (offset == TG3_NVM_DIR_END)
<a name="l12304"></a>12304         <span class="keywordflow">return</span>;
<a name="l12305"></a>12305 
<a name="l12306"></a>12306     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS))
<a name="l12307"></a>12307         start = 0x08000000;
<a name="l12308"></a>12308     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tg3_nvram_read(tp, offset - 4, &amp;start))
<a name="l12309"></a>12309         <span class="keywordflow">return</span>;
<a name="l12310"></a>12310 
<a name="l12311"></a>12311     <span class="keywordflow">if</span> (tg3_nvram_read(tp, offset + 4, &amp;offset) ||
<a name="l12312"></a>12312         !tg3_fw_img_is_valid(tp, offset) ||
<a name="l12313"></a>12313         tg3_nvram_read(tp, offset + 8, &amp;val))
<a name="l12314"></a>12314         <span class="keywordflow">return</span>;
<a name="l12315"></a>12315 
<a name="l12316"></a>12316     offset += val - start;
<a name="l12317"></a>12317 
<a name="l12318"></a>12318     vlen = strlen(tp-&gt;fw_ver);
<a name="l12319"></a>12319 
<a name="l12320"></a>12320     tp-&gt;fw_ver[vlen++] = <span class="charliteral">&#39;,&#39;</span>;
<a name="l12321"></a>12321     tp-&gt;fw_ver[vlen++] = <span class="charliteral">&#39; &#39;</span>;
<a name="l12322"></a>12322 
<a name="l12323"></a>12323     <span class="keywordflow">for</span> (i = 0; i &lt; 4; i++) {
<a name="l12324"></a>12324         __be32 v;
<a name="l12325"></a>12325         <span class="keywordflow">if</span> (tg3_nvram_read_be32(tp, offset, &amp;v))
<a name="l12326"></a>12326             <span class="keywordflow">return</span>;
<a name="l12327"></a>12327 
<a name="l12328"></a>12328         offset += <span class="keyword">sizeof</span>(v);
<a name="l12329"></a>12329 
<a name="l12330"></a>12330         <span class="keywordflow">if</span> (vlen &gt; TG3_VER_SIZE - <span class="keyword">sizeof</span>(v)) {
<a name="l12331"></a>12331             memcpy(&amp;tp-&gt;fw_ver[vlen], &amp;v, TG3_VER_SIZE - vlen);
<a name="l12332"></a>12332             <span class="keywordflow">break</span>;
<a name="l12333"></a>12333         }
<a name="l12334"></a>12334 
<a name="l12335"></a>12335         memcpy(&amp;tp-&gt;fw_ver[vlen], &amp;v, <span class="keyword">sizeof</span>(v));
<a name="l12336"></a>12336         vlen += <span class="keyword">sizeof</span>(v);
<a name="l12337"></a>12337     }
<a name="l12338"></a>12338 }
<a name="l12339"></a>12339 
<a name="l12340"></a>12340 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_read_dash_ver(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l12341"></a>12341 {
<a name="l12342"></a>12342     <span class="keywordtype">int</span> vlen;
<a name="l12343"></a>12343     u32 apedata;
<a name="l12344"></a>12344 
<a name="l12345"></a>12345     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE) ||
<a name="l12346"></a>12346         !(tp-&gt;tg3_flags  &amp; TG3_FLAG_ENABLE_ASF))
<a name="l12347"></a>12347         <span class="keywordflow">return</span>;
<a name="l12348"></a>12348 
<a name="l12349"></a>12349     apedata = tg3_ape_read32(tp, TG3_APE_SEG_SIG);
<a name="l12350"></a>12350     <span class="keywordflow">if</span> (apedata != APE_SEG_SIG_MAGIC)
<a name="l12351"></a>12351         <span class="keywordflow">return</span>;
<a name="l12352"></a>12352 
<a name="l12353"></a>12353     apedata = tg3_ape_read32(tp, TG3_APE_FW_STATUS);
<a name="l12354"></a>12354     <span class="keywordflow">if</span> (!(apedata &amp; APE_FW_STATUS_READY))
<a name="l12355"></a>12355         <span class="keywordflow">return</span>;
<a name="l12356"></a>12356 
<a name="l12357"></a>12357     apedata = tg3_ape_read32(tp, TG3_APE_FW_VERSION);
<a name="l12358"></a>12358 
<a name="l12359"></a>12359     vlen = strlen(tp-&gt;fw_ver);
<a name="l12360"></a>12360 
<a name="l12361"></a>12361     snprintf(&amp;tp-&gt;fw_ver[vlen], TG3_VER_SIZE - vlen, <span class="stringliteral">&quot; DASH v%d.%d.%d.%d&quot;</span>,
<a name="l12362"></a>12362          (apedata &amp; APE_FW_VERSION_MAJMSK) &gt;&gt; APE_FW_VERSION_MAJSFT,
<a name="l12363"></a>12363          (apedata &amp; APE_FW_VERSION_MINMSK) &gt;&gt; APE_FW_VERSION_MINSFT,
<a name="l12364"></a>12364          (apedata &amp; APE_FW_VERSION_REVMSK) &gt;&gt; APE_FW_VERSION_REVSFT,
<a name="l12365"></a>12365          (apedata &amp; APE_FW_VERSION_BLDMSK));
<a name="l12366"></a>12366 }
<a name="l12367"></a>12367 
<a name="l12368"></a>12368 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_read_fw_ver(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l12369"></a>12369 {
<a name="l12370"></a>12370     u32 val;
<a name="l12371"></a>12371 
<a name="l12372"></a>12372     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_NO_NVRAM) {
<a name="l12373"></a>12373         tp-&gt;fw_ver[0] = <span class="charliteral">&#39;s&#39;</span>;
<a name="l12374"></a>12374         tp-&gt;fw_ver[1] = <span class="charliteral">&#39;b&#39;</span>;
<a name="l12375"></a>12375         tp-&gt;fw_ver[2] = <span class="charliteral">&#39;\0&#39;</span>;
<a name="l12376"></a>12376 
<a name="l12377"></a>12377         <span class="keywordflow">return</span>;
<a name="l12378"></a>12378     }
<a name="l12379"></a>12379 
<a name="l12380"></a>12380     <span class="keywordflow">if</span> (tg3_nvram_read(tp, 0, &amp;val))
<a name="l12381"></a>12381         <span class="keywordflow">return</span>;
<a name="l12382"></a>12382 
<a name="l12383"></a>12383     <span class="keywordflow">if</span> (val == TG3_EEPROM_MAGIC)
<a name="l12384"></a>12384         tg3_read_bc_ver(tp);
<a name="l12385"></a>12385     <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((val &amp; TG3_EEPROM_MAGIC_FW_MSK) == TG3_EEPROM_MAGIC_FW)
<a name="l12386"></a>12386         tg3_read_sb_ver(tp, val);
<a name="l12387"></a>12387     <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((val &amp; TG3_EEPROM_MAGIC_HW_MSK) == TG3_EEPROM_MAGIC_HW)
<a name="l12388"></a>12388         tg3_read_hwsb_ver(tp);
<a name="l12389"></a>12389     <span class="keywordflow">else</span>
<a name="l12390"></a>12390         <span class="keywordflow">return</span>;
<a name="l12391"></a>12391 
<a name="l12392"></a>12392     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF) ||
<a name="l12393"></a>12393          (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE))
<a name="l12394"></a>12394         <span class="keywordflow">return</span>;
<a name="l12395"></a>12395 
<a name="l12396"></a>12396     tg3_read_mgmtfw_ver(tp);
<a name="l12397"></a>12397 
<a name="l12398"></a>12398     tp-&gt;fw_ver[TG3_VER_SIZE - 1] = 0;
<a name="l12399"></a>12399 }
<a name="l12400"></a>12400 
<a name="l12401"></a>12401 <span class="keyword">static</span> <span class="keyword">struct </span>pci_dev * __devinit tg3_find_peer(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *);
<a name="l12402"></a>12402 
<a name="l12403"></a>12403 <span class="keyword">static</span> <span class="keywordtype">int</span> __devinit tg3_get_invariants(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l12404"></a>12404 {
<a name="l12405"></a>12405     <span class="keyword">static</span> <span class="keyword">struct </span>pci_device_id write_reorder_chipsets[] = {
<a name="l12406"></a>12406         { PCI_DEVICE(PCI_VENDOR_ID_AMD,
<a name="l12407"></a>12407                      PCI_DEVICE_ID_AMD_FE_GATE_700C) },
<a name="l12408"></a>12408         { PCI_DEVICE(PCI_VENDOR_ID_AMD,
<a name="l12409"></a>12409                      PCI_DEVICE_ID_AMD_8131_BRIDGE) },
<a name="l12410"></a>12410         { PCI_DEVICE(PCI_VENDOR_ID_VIA,
<a name="l12411"></a>12411                  PCI_DEVICE_ID_VIA_8385_0) },
<a name="l12412"></a>12412         { },
<a name="l12413"></a>12413     };
<a name="l12414"></a>12414     u32 misc_ctrl_reg;
<a name="l12415"></a>12415     u32 pci_state_reg, grc_misc_cfg;
<a name="l12416"></a>12416     u32 val;
<a name="l12417"></a>12417     u16 pci_cmd;
<a name="l12418"></a>12418     <span class="keywordtype">int</span> err;
<a name="l12419"></a>12419 
<a name="l12420"></a>12420     <span class="comment">/* Force memory write invalidate off.  If we leave it on,</span>
<a name="l12421"></a>12421 <span class="comment">     * then on 5700_BX chips we have to enable a workaround.</span>
<a name="l12422"></a>12422 <span class="comment">     * The workaround is to set the TG3PCI_DMA_RW_CTRL boundary</span>
<a name="l12423"></a>12423 <span class="comment">     * to match the cacheline size.  The Broadcom driver have this</span>
<a name="l12424"></a>12424 <span class="comment">     * workaround but turns MWI off all the times so never uses</span>
<a name="l12425"></a>12425 <span class="comment">     * it.  This seems to suggest that the workaround is insufficient.</span>
<a name="l12426"></a>12426 <span class="comment">     */</span>
<a name="l12427"></a>12427     pci_read_config_word(tp-&gt;pdev, PCI_COMMAND, &amp;pci_cmd);
<a name="l12428"></a>12428     pci_cmd &amp;= ~PCI_COMMAND_INVALIDATE;
<a name="l12429"></a>12429     pci_write_config_word(tp-&gt;pdev, PCI_COMMAND, pci_cmd);
<a name="l12430"></a>12430 
<a name="l12431"></a>12431     <span class="comment">/* It is absolutely critical that TG3PCI_MISC_HOST_CTRL</span>
<a name="l12432"></a>12432 <span class="comment">     * has the register indirect write enable bit set before</span>
<a name="l12433"></a>12433 <span class="comment">     * we try to access any of the MMIO registers.  It is also</span>
<a name="l12434"></a>12434 <span class="comment">     * critical that the PCI-X hw workaround situation is decided</span>
<a name="l12435"></a>12435 <span class="comment">     * before that as well.</span>
<a name="l12436"></a>12436 <span class="comment">     */</span>
<a name="l12437"></a>12437     pci_read_config_dword(tp-&gt;pdev, TG3PCI_MISC_HOST_CTRL,
<a name="l12438"></a>12438                   &amp;misc_ctrl_reg);
<a name="l12439"></a>12439 
<a name="l12440"></a>12440     tp-&gt;pci_chip_rev_id = (misc_ctrl_reg &gt;&gt;
<a name="l12441"></a>12441                    MISC_HOST_CTRL_CHIPREV_SHIFT);
<a name="l12442"></a>12442     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_USE_PROD_ID_REG) {
<a name="l12443"></a>12443         u32 prod_id_asic_rev;
<a name="l12444"></a>12444 
<a name="l12445"></a>12445         <span class="keywordflow">if</span> (tp-&gt;pdev-&gt;device == TG3PCI_DEVICE_TIGON3_5717C ||
<a name="l12446"></a>12446             tp-&gt;pdev-&gt;device == TG3PCI_DEVICE_TIGON3_5717S ||
<a name="l12447"></a>12447             tp-&gt;pdev-&gt;device == TG3PCI_DEVICE_TIGON3_5718C ||
<a name="l12448"></a>12448             tp-&gt;pdev-&gt;device == TG3PCI_DEVICE_TIGON3_5718S)
<a name="l12449"></a>12449             pci_read_config_dword(tp-&gt;pdev,
<a name="l12450"></a>12450                           TG3PCI_GEN2_PRODID_ASICREV,
<a name="l12451"></a>12451                           &amp;prod_id_asic_rev);
<a name="l12452"></a>12452         <span class="keywordflow">else</span>
<a name="l12453"></a>12453             pci_read_config_dword(tp-&gt;pdev, TG3PCI_PRODID_ASICREV,
<a name="l12454"></a>12454                           &amp;prod_id_asic_rev);
<a name="l12455"></a>12455 
<a name="l12456"></a>12456         tp-&gt;pci_chip_rev_id = prod_id_asic_rev;
<a name="l12457"></a>12457     }
<a name="l12458"></a>12458 
<a name="l12459"></a>12459     <span class="comment">/* Wrong chip ID in 5752 A0. This code can be removed later</span>
<a name="l12460"></a>12460 <span class="comment">     * as A0 is not in production.</span>
<a name="l12461"></a>12461 <span class="comment">     */</span>
<a name="l12462"></a>12462     <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5752_A0_HW)
<a name="l12463"></a>12463         tp-&gt;pci_chip_rev_id = CHIPREV_ID_5752_A0;
<a name="l12464"></a>12464 
<a name="l12465"></a>12465     <span class="comment">/* If we have 5702/03 A1 or A2 on certain ICH chipsets,</span>
<a name="l12466"></a>12466 <span class="comment">     * we need to disable memory and use config. cycles</span>
<a name="l12467"></a>12467 <span class="comment">     * only to access all registers. The 5702/03 chips</span>
<a name="l12468"></a>12468 <span class="comment">     * can mistakenly decode the special cycles from the</span>
<a name="l12469"></a>12469 <span class="comment">     * ICH chipsets as memory write cycles, causing corruption</span>
<a name="l12470"></a>12470 <span class="comment">     * of register and memory space. Only certain ICH bridges</span>
<a name="l12471"></a>12471 <span class="comment">     * will drive special cycles with non-zero data during the</span>
<a name="l12472"></a>12472 <span class="comment">     * address phase which can fall within the 5703&#39;s address</span>
<a name="l12473"></a>12473 <span class="comment">     * range. This is not an ICH bug as the PCI spec allows</span>
<a name="l12474"></a>12474 <span class="comment">     * non-zero address during special cycles. However, only</span>
<a name="l12475"></a>12475 <span class="comment">     * these ICH bridges are known to drive non-zero addresses</span>
<a name="l12476"></a>12476 <span class="comment">     * during special cycles.</span>
<a name="l12477"></a>12477 <span class="comment">     *</span>
<a name="l12478"></a>12478 <span class="comment">     * Since special cycles do not cross PCI bridges, we only</span>
<a name="l12479"></a>12479 <span class="comment">     * enable this workaround if the 5703 is on the secondary</span>
<a name="l12480"></a>12480 <span class="comment">     * bus of these ICH bridges.</span>
<a name="l12481"></a>12481 <span class="comment">     */</span>
<a name="l12482"></a>12482     <span class="keywordflow">if</span> ((tp-&gt;pci_chip_rev_id == CHIPREV_ID_5703_A1) ||
<a name="l12483"></a>12483         (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5703_A2)) {
<a name="l12484"></a>12484         <span class="keyword">static</span> <span class="keyword">struct </span>tg3_dev_id {
<a name="l12485"></a>12485             u32 vendor;
<a name="l12486"></a>12486             u32 <a class="code" href="structdevice.html">device</a>;
<a name="l12487"></a>12487             u32 rev;
<a name="l12488"></a>12488         } ich_chipsets[] = {
<a name="l12489"></a>12489             { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AA_8,
<a name="l12490"></a>12490               PCI_ANY_ID },
<a name="l12491"></a>12491             { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AB_8,
<a name="l12492"></a>12492               PCI_ANY_ID },
<a name="l12493"></a>12493             { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_11,
<a name="l12494"></a>12494               0xa },
<a name="l12495"></a>12495             { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_6,
<a name="l12496"></a>12496               PCI_ANY_ID },
<a name="l12497"></a>12497             { },
<a name="l12498"></a>12498         };
<a name="l12499"></a>12499         <span class="keyword">struct </span>tg3_dev_id *pci_id = &amp;ich_chipsets[0];
<a name="l12500"></a>12500         <span class="keyword">struct </span>pci_dev *bridge = NULL;
<a name="l12501"></a>12501 
<a name="l12502"></a>12502         <span class="keywordflow">while</span> (pci_id-&gt;vendor != 0) {
<a name="l12503"></a>12503             bridge = pci_get_device(pci_id-&gt;vendor, pci_id-&gt;device,
<a name="l12504"></a>12504                         bridge);
<a name="l12505"></a>12505             <span class="keywordflow">if</span> (!bridge) {
<a name="l12506"></a>12506                 pci_id++;
<a name="l12507"></a>12507                 <span class="keywordflow">continue</span>;
<a name="l12508"></a>12508             }
<a name="l12509"></a>12509             <span class="keywordflow">if</span> (pci_id-&gt;rev != PCI_ANY_ID) {
<a name="l12510"></a>12510                 <span class="keywordflow">if</span> (bridge-&gt;revision &gt; pci_id-&gt;rev)
<a name="l12511"></a>12511                     <span class="keywordflow">continue</span>;
<a name="l12512"></a>12512             }
<a name="l12513"></a>12513             <span class="keywordflow">if</span> (bridge-&gt;subordinate &amp;&amp;
<a name="l12514"></a>12514                 (bridge-&gt;subordinate-&gt;number ==
<a name="l12515"></a>12515                  tp-&gt;pdev-&gt;bus-&gt;number)) {
<a name="l12516"></a>12516 
<a name="l12517"></a>12517                 tp-&gt;tg3_flags2 |= TG3_FLG2_ICH_WORKAROUND;
<a name="l12518"></a>12518                 pci_dev_put(bridge);
<a name="l12519"></a>12519                 <span class="keywordflow">break</span>;
<a name="l12520"></a>12520             }
<a name="l12521"></a>12521         }
<a name="l12522"></a>12522     }
<a name="l12523"></a>12523 
<a name="l12524"></a>12524     <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701)) {
<a name="l12525"></a>12525         <span class="keyword">static</span> <span class="keyword">struct </span>tg3_dev_id {
<a name="l12526"></a>12526             u32 vendor;
<a name="l12527"></a>12527             u32 <a class="code" href="structdevice.html">device</a>;
<a name="l12528"></a>12528         } bridge_chipsets[] = {
<a name="l12529"></a>12529             { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXH_0 },
<a name="l12530"></a>12530             { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXH_1 },
<a name="l12531"></a>12531             { },
<a name="l12532"></a>12532         };
<a name="l12533"></a>12533         <span class="keyword">struct </span>tg3_dev_id *pci_id = &amp;bridge_chipsets[0];
<a name="l12534"></a>12534         <span class="keyword">struct </span>pci_dev *bridge = NULL;
<a name="l12535"></a>12535 
<a name="l12536"></a>12536         <span class="keywordflow">while</span> (pci_id-&gt;vendor != 0) {
<a name="l12537"></a>12537             bridge = pci_get_device(pci_id-&gt;vendor,
<a name="l12538"></a>12538                         pci_id-&gt;device,
<a name="l12539"></a>12539                         bridge);
<a name="l12540"></a>12540             <span class="keywordflow">if</span> (!bridge) {
<a name="l12541"></a>12541                 pci_id++;
<a name="l12542"></a>12542                 <span class="keywordflow">continue</span>;
<a name="l12543"></a>12543             }
<a name="l12544"></a>12544             <span class="keywordflow">if</span> (bridge-&gt;subordinate &amp;&amp;
<a name="l12545"></a>12545                 (bridge-&gt;subordinate-&gt;number &lt;=
<a name="l12546"></a>12546                  tp-&gt;pdev-&gt;bus-&gt;number) &amp;&amp;
<a name="l12547"></a>12547                 (bridge-&gt;subordinate-&gt;subordinate &gt;=
<a name="l12548"></a>12548                  tp-&gt;pdev-&gt;bus-&gt;number)) {
<a name="l12549"></a>12549                 tp-&gt;tg3_flags3 |= TG3_FLG3_5701_DMA_BUG;
<a name="l12550"></a>12550                 pci_dev_put(bridge);
<a name="l12551"></a>12551                 <span class="keywordflow">break</span>;
<a name="l12552"></a>12552             }
<a name="l12553"></a>12553         }
<a name="l12554"></a>12554     }
<a name="l12555"></a>12555 
<a name="l12556"></a>12556     <span class="comment">/* The EPB bridge inside 5714, 5715, and 5780 cannot support</span>
<a name="l12557"></a>12557 <span class="comment">     * DMA addresses &gt; 40-bit. This bridge may have other additional</span>
<a name="l12558"></a>12558 <span class="comment">     * 57xx devices behind it in some 4-port NIC designs for example.</span>
<a name="l12559"></a>12559 <span class="comment">     * Any tg3 device found behind the bridge will also need the 40-bit</span>
<a name="l12560"></a>12560 <span class="comment">     * DMA workaround.</span>
<a name="l12561"></a>12561 <span class="comment">     */</span>
<a name="l12562"></a>12562     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5780 ||
<a name="l12563"></a>12563         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5714) {
<a name="l12564"></a>12564         tp-&gt;tg3_flags2 |= TG3_FLG2_5780_CLASS;
<a name="l12565"></a>12565         tp-&gt;tg3_flags |= TG3_FLAG_40BIT_DMA_BUG;
<a name="l12566"></a>12566         tp-&gt;msi_cap = pci_find_capability(tp-&gt;pdev, PCI_CAP_ID_MSI);
<a name="l12567"></a>12567     }
<a name="l12568"></a>12568     <span class="keywordflow">else</span> {
<a name="l12569"></a>12569         <span class="keyword">struct </span>pci_dev *bridge = NULL;
<a name="l12570"></a>12570 
<a name="l12571"></a>12571         <span class="keywordflow">do</span> {
<a name="l12572"></a>12572             bridge = pci_get_device(PCI_VENDOR_ID_SERVERWORKS,
<a name="l12573"></a>12573                         PCI_DEVICE_ID_SERVERWORKS_EPB,
<a name="l12574"></a>12574                         bridge);
<a name="l12575"></a>12575             <span class="keywordflow">if</span> (bridge &amp;&amp; bridge-&gt;subordinate &amp;&amp;
<a name="l12576"></a>12576                 (bridge-&gt;subordinate-&gt;number &lt;=
<a name="l12577"></a>12577                  tp-&gt;pdev-&gt;bus-&gt;number) &amp;&amp;
<a name="l12578"></a>12578                 (bridge-&gt;subordinate-&gt;subordinate &gt;=
<a name="l12579"></a>12579                  tp-&gt;pdev-&gt;bus-&gt;number)) {
<a name="l12580"></a>12580                 tp-&gt;tg3_flags |= TG3_FLAG_40BIT_DMA_BUG;
<a name="l12581"></a>12581                 pci_dev_put(bridge);
<a name="l12582"></a>12582                 <span class="keywordflow">break</span>;
<a name="l12583"></a>12583             }
<a name="l12584"></a>12584         } <span class="keywordflow">while</span> (bridge);
<a name="l12585"></a>12585     }
<a name="l12586"></a>12586 
<a name="l12587"></a>12587     <span class="comment">/* Initialize misc host control in PCI block. */</span>
<a name="l12588"></a>12588     tp-&gt;misc_host_ctrl |= (misc_ctrl_reg &amp;
<a name="l12589"></a>12589                    MISC_HOST_CTRL_CHIPREV);
<a name="l12590"></a>12590     pci_write_config_dword(tp-&gt;pdev, TG3PCI_MISC_HOST_CTRL,
<a name="l12591"></a>12591                    tp-&gt;misc_host_ctrl);
<a name="l12592"></a>12592 
<a name="l12593"></a>12593     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704 ||
<a name="l12594"></a>12594         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5714 ||
<a name="l12595"></a>12595         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717)
<a name="l12596"></a>12596         tp-&gt;pdev_peer = tg3_find_peer(tp);
<a name="l12597"></a>12597 
<a name="l12598"></a>12598     <span class="comment">/* Intentionally exclude ASIC_REV_5906 */</span>
<a name="l12599"></a>12599     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5755 ||
<a name="l12600"></a>12600         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5787 ||
<a name="l12601"></a>12601         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5784 ||
<a name="l12602"></a>12602         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5761 ||
<a name="l12603"></a>12603         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785 ||
<a name="l12604"></a>12604         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780 ||
<a name="l12605"></a>12605         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717)
<a name="l12606"></a>12606         tp-&gt;tg3_flags3 |= TG3_FLG3_5755_PLUS;
<a name="l12607"></a>12607 
<a name="l12608"></a>12608     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5750 ||
<a name="l12609"></a>12609         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5752 ||
<a name="l12610"></a>12610         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906 ||
<a name="l12611"></a>12611         (tp-&gt;tg3_flags3 &amp; TG3_FLG3_5755_PLUS) ||
<a name="l12612"></a>12612         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS))
<a name="l12613"></a>12613         tp-&gt;tg3_flags2 |= TG3_FLG2_5750_PLUS;
<a name="l12614"></a>12614 
<a name="l12615"></a>12615     <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705) ||
<a name="l12616"></a>12616         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS))
<a name="l12617"></a>12617         tp-&gt;tg3_flags2 |= TG3_FLG2_5705_PLUS;
<a name="l12618"></a>12618 
<a name="l12619"></a>12619     <span class="comment">/* 5700 B0 chips do not support checksumming correctly due</span>
<a name="l12620"></a>12620 <span class="comment">     * to hardware bugs.</span>
<a name="l12621"></a>12621 <span class="comment">     */</span>
<a name="l12622"></a>12622     <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5700_B0)
<a name="l12623"></a>12623         tp-&gt;tg3_flags |= TG3_FLAG_BROKEN_CHECKSUMS;
<a name="l12624"></a>12624     <span class="keywordflow">else</span> {
<a name="l12625"></a>12625         tp-&gt;tg3_flags |= TG3_FLAG_RX_CHECKSUMS;
<a name="l12626"></a>12626         tp-&gt;dev-&gt;features |= NETIF_F_IP_CSUM | NETIF_F_SG;
<a name="l12627"></a>12627         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_5755_PLUS)
<a name="l12628"></a>12628             tp-&gt;dev-&gt;features |= NETIF_F_IPV6_CSUM;
<a name="l12629"></a>12629     }
<a name="l12630"></a>12630 
<a name="l12631"></a>12631     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5750_PLUS) {
<a name="l12632"></a>12632         tp-&gt;tg3_flags |= TG3_FLAG_SUPPORT_MSI;
<a name="l12633"></a>12633         <span class="keywordflow">if</span> (GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5750_AX ||
<a name="l12634"></a>12634             GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5750_BX ||
<a name="l12635"></a>12635             (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5714 &amp;&amp;
<a name="l12636"></a>12636              tp-&gt;pci_chip_rev_id &lt;= CHIPREV_ID_5714_A2 &amp;&amp;
<a name="l12637"></a>12637              tp-&gt;pdev_peer == tp-&gt;pdev))
<a name="l12638"></a>12638             tp-&gt;tg3_flags &amp;= ~TG3_FLAG_SUPPORT_MSI;
<a name="l12639"></a>12639 
<a name="l12640"></a>12640         <span class="keywordflow">if</span> ((tp-&gt;tg3_flags3 &amp; TG3_FLG3_5755_PLUS) ||
<a name="l12641"></a>12641             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) {
<a name="l12642"></a>12642             tp-&gt;tg3_flags2 |= TG3_FLG2_HW_TSO_2;
<a name="l12643"></a>12643             tp-&gt;tg3_flags2 |= TG3_FLG2_1SHOT_MSI;
<a name="l12644"></a>12644         } <span class="keywordflow">else</span> {
<a name="l12645"></a>12645             tp-&gt;tg3_flags2 |= TG3_FLG2_HW_TSO_1 | TG3_FLG2_TSO_BUG;
<a name="l12646"></a>12646             <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) ==
<a name="l12647"></a>12647                 ASIC_REV_5750 &amp;&amp;
<a name="l12648"></a>12648                     tp-&gt;pci_chip_rev_id &gt;= CHIPREV_ID_5750_C2)
<a name="l12649"></a>12649                 tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_TSO_BUG;
<a name="l12650"></a>12650         }
<a name="l12651"></a>12651     }
<a name="l12652"></a>12652 
<a name="l12653"></a>12653     tp-&gt;irq_max = 1;
<a name="l12654"></a>12654 
<a name="l12655"></a>12655 <span class="preprocessor">#ifdef TG3_NAPI</span>
<a name="l12656"></a>12656 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717) {
<a name="l12657"></a>12657         tp-&gt;tg3_flags |= TG3_FLAG_SUPPORT_MSIX;
<a name="l12658"></a>12658         tp-&gt;irq_max = TG3_IRQ_MAX_VECS;
<a name="l12659"></a>12659     }
<a name="l12660"></a>12660 <span class="preprocessor">#endif</span>
<a name="l12661"></a>12661 <span class="preprocessor"></span>
<a name="l12662"></a>12662     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS) ||
<a name="l12663"></a>12663          (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS) ||
<a name="l12664"></a>12664         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717)
<a name="l12665"></a>12665         tp-&gt;tg3_flags |= TG3_FLAG_JUMBO_CAPABLE;
<a name="l12666"></a>12666 
<a name="l12667"></a>12667     pci_read_config_dword(tp-&gt;pdev, TG3PCI_PCISTATE,
<a name="l12668"></a>12668                   &amp;pci_state_reg);
<a name="l12669"></a>12669 
<a name="l12670"></a>12670     tp-&gt;pcie_cap = pci_find_capability(tp-&gt;pdev, PCI_CAP_ID_EXP);
<a name="l12671"></a>12671     <span class="keywordflow">if</span> (tp-&gt;pcie_cap != 0) {
<a name="l12672"></a>12672         u16 lnkctl;
<a name="l12673"></a>12673 
<a name="l12674"></a>12674         tp-&gt;tg3_flags2 |= TG3_FLG2_PCI_EXPRESS;
<a name="l12675"></a>12675 
<a name="l12676"></a>12676         pcie_set_readrq(tp-&gt;pdev, 4096);
<a name="l12677"></a>12677 
<a name="l12678"></a>12678         pci_read_config_word(tp-&gt;pdev,
<a name="l12679"></a>12679                      tp-&gt;pcie_cap + PCI_EXP_LNKCTL,
<a name="l12680"></a>12680                      &amp;lnkctl);
<a name="l12681"></a>12681         <span class="keywordflow">if</span> (lnkctl &amp; PCI_EXP_LNKCTL_CLKREQ_EN) {
<a name="l12682"></a>12682             <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906)
<a name="l12683"></a>12683                 tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_HW_TSO_2;
<a name="l12684"></a>12684             <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5784 ||
<a name="l12685"></a>12685                 GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5761 ||
<a name="l12686"></a>12686                 tp-&gt;pci_chip_rev_id == CHIPREV_ID_57780_A0 ||
<a name="l12687"></a>12687                 tp-&gt;pci_chip_rev_id == CHIPREV_ID_57780_A1)
<a name="l12688"></a>12688                 tp-&gt;tg3_flags3 |= TG3_FLG3_CLKREQ_BUG;
<a name="l12689"></a>12689         }
<a name="l12690"></a>12690     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785) {
<a name="l12691"></a>12691         tp-&gt;tg3_flags2 |= TG3_FLG2_PCI_EXPRESS;
<a name="l12692"></a>12692     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS) ||
<a name="l12693"></a>12693            (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS)) {
<a name="l12694"></a>12694         tp-&gt;pcix_cap = pci_find_capability(tp-&gt;pdev, PCI_CAP_ID_PCIX);
<a name="l12695"></a>12695         <span class="keywordflow">if</span> (!tp-&gt;pcix_cap) {
<a name="l12696"></a>12696             printk(KERN_ERR PFX <span class="stringliteral">&quot;Cannot find PCI-X &quot;</span>
<a name="l12697"></a>12697                         <span class="stringliteral">&quot;capability, aborting.\n&quot;</span>);
<a name="l12698"></a>12698             <span class="keywordflow">return</span> -EIO;
<a name="l12699"></a>12699         }
<a name="l12700"></a>12700 
<a name="l12701"></a>12701         <span class="keywordflow">if</span> (!(pci_state_reg &amp; PCISTATE_CONV_PCI_MODE))
<a name="l12702"></a>12702             tp-&gt;tg3_flags |= TG3_FLAG_PCIX_MODE;
<a name="l12703"></a>12703     }
<a name="l12704"></a>12704 
<a name="l12705"></a>12705     <span class="comment">/* If we have an AMD 762 or VIA K8T800 chipset, write</span>
<a name="l12706"></a>12706 <span class="comment">     * reordering to the mailbox registers done by the host</span>
<a name="l12707"></a>12707 <span class="comment">     * controller can cause major troubles.  We read back from</span>
<a name="l12708"></a>12708 <span class="comment">     * every mailbox register write to force the writes to be</span>
<a name="l12709"></a>12709 <span class="comment">     * posted to the chip in order.</span>
<a name="l12710"></a>12710 <span class="comment">     */</span>
<a name="l12711"></a>12711     <span class="keywordflow">if</span> (pci_dev_present(write_reorder_chipsets) &amp;&amp;
<a name="l12712"></a>12712         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS))
<a name="l12713"></a>12713         tp-&gt;tg3_flags |= TG3_FLAG_MBOX_WRITE_REORDER;
<a name="l12714"></a>12714 
<a name="l12715"></a>12715     pci_read_config_byte(tp-&gt;pdev, PCI_CACHE_LINE_SIZE,
<a name="l12716"></a>12716                  &amp;tp-&gt;pci_cacheline_sz);
<a name="l12717"></a>12717     pci_read_config_byte(tp-&gt;pdev, PCI_LATENCY_TIMER,
<a name="l12718"></a>12718                  &amp;tp-&gt;pci_lat_timer);
<a name="l12719"></a>12719     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5703 &amp;&amp;
<a name="l12720"></a>12720         tp-&gt;pci_lat_timer &lt; 64) {
<a name="l12721"></a>12721         tp-&gt;pci_lat_timer = 64;
<a name="l12722"></a>12722         pci_write_config_byte(tp-&gt;pdev, PCI_LATENCY_TIMER,
<a name="l12723"></a>12723                       tp-&gt;pci_lat_timer);
<a name="l12724"></a>12724     }
<a name="l12725"></a>12725 
<a name="l12726"></a>12726     <span class="keywordflow">if</span> (GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5700_BX) {
<a name="l12727"></a>12727         <span class="comment">/* 5700 BX chips need to have their TX producer index</span>
<a name="l12728"></a>12728 <span class="comment">         * mailboxes written twice to workaround a bug.</span>
<a name="l12729"></a>12729 <span class="comment">         */</span>
<a name="l12730"></a>12730         tp-&gt;tg3_flags |= TG3_FLAG_TXD_MBOX_HWBUG;
<a name="l12731"></a>12731 
<a name="l12732"></a>12732         <span class="comment">/* If we are in PCI-X mode, enable register write workaround.</span>
<a name="l12733"></a>12733 <span class="comment">         *</span>
<a name="l12734"></a>12734 <span class="comment">         * The workaround is to use indirect register accesses</span>
<a name="l12735"></a>12735 <span class="comment">         * for all chip writes not to mailbox registers.</span>
<a name="l12736"></a>12736 <span class="comment">         */</span>
<a name="l12737"></a>12737         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_MODE) {
<a name="l12738"></a>12738             u32 pm_reg;
<a name="l12739"></a>12739 
<a name="l12740"></a>12740             tp-&gt;tg3_flags |= TG3_FLAG_PCIX_TARGET_HWBUG;
<a name="l12741"></a>12741 
<a name="l12742"></a>12742             <span class="comment">/* The chip can have it&#39;s power management PCI config</span>
<a name="l12743"></a>12743 <span class="comment">             * space registers clobbered due to this bug.</span>
<a name="l12744"></a>12744 <span class="comment">             * So explicitly force the chip into D0 here.</span>
<a name="l12745"></a>12745 <span class="comment">             */</span>
<a name="l12746"></a>12746             pci_read_config_dword(tp-&gt;pdev,
<a name="l12747"></a>12747                           tp-&gt;pm_cap + PCI_PM_CTRL,
<a name="l12748"></a>12748                           &amp;pm_reg);
<a name="l12749"></a>12749             pm_reg &amp;= ~PCI_PM_CTRL_STATE_MASK;
<a name="l12750"></a>12750             pm_reg |= PCI_PM_CTRL_PME_ENABLE | 0 <span class="comment">/* D0 */</span>;
<a name="l12751"></a>12751             pci_write_config_dword(tp-&gt;pdev,
<a name="l12752"></a>12752                            tp-&gt;pm_cap + PCI_PM_CTRL,
<a name="l12753"></a>12753                            pm_reg);
<a name="l12754"></a>12754 
<a name="l12755"></a>12755             <span class="comment">/* Also, force SERR#/PERR# in PCI command. */</span>
<a name="l12756"></a>12756             pci_read_config_word(tp-&gt;pdev, PCI_COMMAND, &amp;pci_cmd);
<a name="l12757"></a>12757             pci_cmd |= PCI_COMMAND_PARITY | PCI_COMMAND_SERR;
<a name="l12758"></a>12758             pci_write_config_word(tp-&gt;pdev, PCI_COMMAND, pci_cmd);
<a name="l12759"></a>12759         }
<a name="l12760"></a>12760     }
<a name="l12761"></a>12761 
<a name="l12762"></a>12762     <span class="keywordflow">if</span> ((pci_state_reg &amp; PCISTATE_BUS_SPEED_HIGH) != 0)
<a name="l12763"></a>12763         tp-&gt;tg3_flags |= TG3_FLAG_PCI_HIGH_SPEED;
<a name="l12764"></a>12764     <span class="keywordflow">if</span> ((pci_state_reg &amp; PCISTATE_BUS_32BIT) != 0)
<a name="l12765"></a>12765         tp-&gt;tg3_flags |= TG3_FLAG_PCI_32BIT;
<a name="l12766"></a>12766 
<a name="l12767"></a>12767     <span class="comment">/* Chip-specific fixup from Broadcom driver */</span>
<a name="l12768"></a>12768     <span class="keywordflow">if</span> ((tp-&gt;pci_chip_rev_id == CHIPREV_ID_5704_A0) &amp;&amp;
<a name="l12769"></a>12769         (!(pci_state_reg &amp; PCISTATE_RETRY_SAME_DMA))) {
<a name="l12770"></a>12770         pci_state_reg |= PCISTATE_RETRY_SAME_DMA;
<a name="l12771"></a>12771         pci_write_config_dword(tp-&gt;pdev, TG3PCI_PCISTATE, pci_state_reg);
<a name="l12772"></a>12772     }
<a name="l12773"></a>12773 
<a name="l12774"></a>12774     <span class="comment">/* Default fast path register access methods */</span>
<a name="l12775"></a>12775     tp-&gt;read32 = tg3_read32;
<a name="l12776"></a>12776     tp-&gt;write32 = tg3_write32;
<a name="l12777"></a>12777     tp-&gt;read32_mbox = tg3_read32;
<a name="l12778"></a>12778     tp-&gt;write32_mbox = tg3_write32;
<a name="l12779"></a>12779     tp-&gt;write32_tx_mbox = tg3_write32;
<a name="l12780"></a>12780     tp-&gt;write32_rx_mbox = tg3_write32;
<a name="l12781"></a>12781 
<a name="l12782"></a>12782     <span class="comment">/* Various workaround register access methods */</span>
<a name="l12783"></a>12783     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_TARGET_HWBUG)
<a name="l12784"></a>12784         tp-&gt;write32 = tg3_write_indirect_reg32;
<a name="l12785"></a>12785     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701 ||
<a name="l12786"></a>12786          ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS) &amp;&amp;
<a name="l12787"></a>12787           tp-&gt;pci_chip_rev_id == CHIPREV_ID_5750_A0)) {
<a name="l12788"></a>12788         <span class="comment">/*</span>
<a name="l12789"></a>12789 <span class="comment">         * Back to back register writes can cause problems on these</span>
<a name="l12790"></a>12790 <span class="comment">         * chips, the workaround is to read back all reg writes</span>
<a name="l12791"></a>12791 <span class="comment">         * except those to mailbox regs.</span>
<a name="l12792"></a>12792 <span class="comment">         *</span>
<a name="l12793"></a>12793 <span class="comment">         * See tg3_write_indirect_reg32().</span>
<a name="l12794"></a>12794 <span class="comment">         */</span>
<a name="l12795"></a>12795         tp-&gt;write32 = tg3_write_flush_reg32;
<a name="l12796"></a>12796     }
<a name="l12797"></a>12797 
<a name="l12798"></a>12798     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_TXD_MBOX_HWBUG) ||
<a name="l12799"></a>12799         (tp-&gt;tg3_flags &amp; TG3_FLAG_MBOX_WRITE_REORDER)) {
<a name="l12800"></a>12800         tp-&gt;write32_tx_mbox = tg3_write32_tx_mbox;
<a name="l12801"></a>12801         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_MBOX_WRITE_REORDER)
<a name="l12802"></a>12802             tp-&gt;write32_rx_mbox = tg3_write_flush_reg32;
<a name="l12803"></a>12803     }
<a name="l12804"></a>12804 
<a name="l12805"></a>12805     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_ICH_WORKAROUND) {
<a name="l12806"></a>12806         tp-&gt;read32 = tg3_read_indirect_reg32;
<a name="l12807"></a>12807         tp-&gt;write32 = tg3_write_indirect_reg32;
<a name="l12808"></a>12808         tp-&gt;read32_mbox = tg3_read_indirect_mbox;
<a name="l12809"></a>12809         tp-&gt;write32_mbox = tg3_write_indirect_mbox;
<a name="l12810"></a>12810         tp-&gt;write32_tx_mbox = tg3_write_indirect_mbox;
<a name="l12811"></a>12811         tp-&gt;write32_rx_mbox = tg3_write_indirect_mbox;
<a name="l12812"></a>12812 
<a name="l12813"></a>12813         iounmap(tp-&gt;regs);
<a name="l12814"></a>12814         tp-&gt;regs = NULL;
<a name="l12815"></a>12815 
<a name="l12816"></a>12816         pci_read_config_word(tp-&gt;pdev, PCI_COMMAND, &amp;pci_cmd);
<a name="l12817"></a>12817         pci_cmd &amp;= ~PCI_COMMAND_MEMORY;
<a name="l12818"></a>12818         pci_write_config_word(tp-&gt;pdev, PCI_COMMAND, pci_cmd);
<a name="l12819"></a>12819     }
<a name="l12820"></a>12820     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) {
<a name="l12821"></a>12821         tp-&gt;read32_mbox = tg3_read32_mbox_5906;
<a name="l12822"></a>12822         tp-&gt;write32_mbox = tg3_write32_mbox_5906;
<a name="l12823"></a>12823         tp-&gt;write32_tx_mbox = tg3_write32_mbox_5906;
<a name="l12824"></a>12824         tp-&gt;write32_rx_mbox = tg3_write32_mbox_5906;
<a name="l12825"></a>12825     }
<a name="l12826"></a>12826 
<a name="l12827"></a>12827     <span class="keywordflow">if</span> (tp-&gt;write32 == tg3_write_indirect_reg32 ||
<a name="l12828"></a>12828         ((tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_MODE) &amp;&amp;
<a name="l12829"></a>12829          (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 ||
<a name="l12830"></a>12830           GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701)))
<a name="l12831"></a>12831         tp-&gt;tg3_flags |= TG3_FLAG_SRAM_USE_CONFIG;
<a name="l12832"></a>12832 
<a name="l12833"></a>12833     <span class="comment">/* Get eeprom hw config before calling tg3_set_power_state().</span>
<a name="l12834"></a>12834 <span class="comment">     * In particular, the TG3_FLG2_IS_NIC flag must be</span>
<a name="l12835"></a>12835 <span class="comment">     * determined before calling tg3_set_power_state() so that</span>
<a name="l12836"></a>12836 <span class="comment">     * we know whether or not to switch out of Vaux power.</span>
<a name="l12837"></a>12837 <span class="comment">     * When the flag is set, it means that GPIO1 is used for eeprom</span>
<a name="l12838"></a>12838 <span class="comment">     * write protect and also implies that it is a LOM where GPIOs</span>
<a name="l12839"></a>12839 <span class="comment">     * are not used to switch power.</span>
<a name="l12840"></a>12840 <span class="comment">     */</span>
<a name="l12841"></a>12841     tg3_get_eeprom_hw_cfg(tp);
<a name="l12842"></a>12842 
<a name="l12843"></a>12843     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE) {
<a name="l12844"></a>12844         <span class="comment">/* Allow reads and writes to the</span>
<a name="l12845"></a>12845 <span class="comment">         * APE register and memory space.</span>
<a name="l12846"></a>12846 <span class="comment">         */</span>
<a name="l12847"></a>12847         pci_state_reg |= PCISTATE_ALLOW_APE_CTLSPC_WR |
<a name="l12848"></a>12848                  PCISTATE_ALLOW_APE_SHMEM_WR;
<a name="l12849"></a>12849         pci_write_config_dword(tp-&gt;pdev, TG3PCI_PCISTATE,
<a name="l12850"></a>12850                        pci_state_reg);
<a name="l12851"></a>12851     }
<a name="l12852"></a>12852 
<a name="l12853"></a>12853     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5784 ||
<a name="l12854"></a>12854         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5761 ||
<a name="l12855"></a>12855         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785 ||
<a name="l12856"></a>12856         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780 ||
<a name="l12857"></a>12857         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717)
<a name="l12858"></a>12858         tp-&gt;tg3_flags |= TG3_FLAG_CPMU_PRESENT;
<a name="l12859"></a>12859 
<a name="l12860"></a>12860     <span class="comment">/* Set up tp-&gt;grc_local_ctrl before calling tg3_set_power_state().</span>
<a name="l12861"></a>12861 <span class="comment">     * GPIO1 driven high will bring 5700&#39;s external PHY out of reset.</span>
<a name="l12862"></a>12862 <span class="comment">     * It is also used as eeprom write protect on LOMs.</span>
<a name="l12863"></a>12863 <span class="comment">     */</span>
<a name="l12864"></a>12864     tp-&gt;grc_local_ctrl = GRC_LCLCTRL_INT_ON_ATTN | GRC_LCLCTRL_AUTO_SEEPROM;
<a name="l12865"></a>12865     <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700) ||
<a name="l12866"></a>12866         (tp-&gt;tg3_flags &amp; TG3_FLAG_EEPROM_WRITE_PROT))
<a name="l12867"></a>12867         tp-&gt;grc_local_ctrl |= (GRC_LCLCTRL_GPIO_OE1 |
<a name="l12868"></a>12868                        GRC_LCLCTRL_GPIO_OUTPUT1);
<a name="l12869"></a>12869     <span class="comment">/* Unused GPIO3 must be driven as output on 5752 because there</span>
<a name="l12870"></a>12870 <span class="comment">     * are no pull-up resistors on unused GPIO pins.</span>
<a name="l12871"></a>12871 <span class="comment">     */</span>
<a name="l12872"></a>12872     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5752)
<a name="l12873"></a>12873         tp-&gt;grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE3;
<a name="l12874"></a>12874 
<a name="l12875"></a>12875     if (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5755 ||
<a name="l12876"></a>12876         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780)
<a name="l12877"></a>12877         tp-&gt;grc_local_ctrl |= GRC_LCLCTRL_GPIO_UART_SEL;
<a name="l12878"></a>12878 
<a name="l12879"></a>12879     if (tp-&gt;pdev-&gt;device == PCI_DEVICE_ID_TIGON3_5761 ||
<a name="l12880"></a>12880         tp-&gt;pdev-&gt;device == TG3PCI_DEVICE_TIGON3_5761S) {
<a name="l12881"></a>12881         <span class="comment">/* Turn off the debug UART. */</span>
<a name="l12882"></a>12882         tp-&gt;grc_local_ctrl |= GRC_LCLCTRL_GPIO_UART_SEL;
<a name="l12883"></a>12883         <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_IS_NIC)
<a name="l12884"></a>12884             <span class="comment">/* Keep VMain power. */</span>
<a name="l12885"></a>12885             tp-&gt;grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE0 |
<a name="l12886"></a>12886                           GRC_LCLCTRL_GPIO_OUTPUT0;
<a name="l12887"></a>12887     }
<a name="l12888"></a>12888 
<a name="l12889"></a>12889     <span class="comment">/* Force the chip into D0. */</span>
<a name="l12890"></a>12890     err = tg3_set_power_state(tp, PCI_D0);
<a name="l12891"></a>12891     <span class="keywordflow">if</span> (err) {
<a name="l12892"></a>12892         printk(KERN_ERR PFX <span class="stringliteral">&quot;(%s) transition to D0 failed\n&quot;</span>,
<a name="l12893"></a>12893                pci_name(tp-&gt;pdev));
<a name="l12894"></a>12894         <span class="keywordflow">return</span> err;
<a name="l12895"></a>12895     }
<a name="l12896"></a>12896 
<a name="l12897"></a>12897     <span class="comment">/* Derive initial jumbo mode from MTU assigned in</span>
<a name="l12898"></a>12898 <span class="comment">     * ether_setup() via the alloc_etherdev() call</span>
<a name="l12899"></a>12899 <span class="comment">     */</span>
<a name="l12900"></a>12900     <span class="keywordflow">if</span> (tp-&gt;dev-&gt;mtu &gt; ETH_DATA_LEN &amp;&amp;
<a name="l12901"></a>12901         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS))
<a name="l12902"></a>12902         tp-&gt;tg3_flags |= TG3_FLAG_JUMBO_RING_ENABLE;
<a name="l12903"></a>12903 
<a name="l12904"></a>12904     <span class="comment">/* Determine WakeOnLan speed to use. */</span>
<a name="l12905"></a>12905     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 ||
<a name="l12906"></a>12906         tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
<a name="l12907"></a>12907         tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_B0 ||
<a name="l12908"></a>12908         tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_B2) {
<a name="l12909"></a>12909         tp-&gt;tg3_flags &amp;= ~(TG3_FLAG_WOL_SPEED_100MB);
<a name="l12910"></a>12910     } <span class="keywordflow">else</span> {
<a name="l12911"></a>12911         tp-&gt;tg3_flags |= TG3_FLAG_WOL_SPEED_100MB;
<a name="l12912"></a>12912     }
<a name="l12913"></a>12913 
<a name="l12914"></a>12914     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906)
<a name="l12915"></a>12915         tp-&gt;tg3_flags3 |= TG3_FLG3_PHY_IS_FET;
<a name="l12916"></a>12916 
<a name="l12917"></a>12917     <span class="comment">/* A few boards don&#39;t want Ethernet@WireSpeed phy feature */</span>
<a name="l12918"></a>12918     if ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700) ||
<a name="l12919"></a>12919         ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705) &amp;&amp;
<a name="l12920"></a>12920          (tp-&gt;pci_chip_rev_id != CHIPREV_ID_5705_A0) &amp;&amp;
<a name="l12921"></a>12921          (tp-&gt;pci_chip_rev_id != CHIPREV_ID_5705_A1)) ||
<a name="l12922"></a>12922         (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_IS_FET) ||
<a name="l12923"></a>12923         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_ANY_SERDES))
<a name="l12924"></a>12924         tp-&gt;tg3_flags2 |= TG3_FLG2_NO_ETH_WIRE_SPEED;
<a name="l12925"></a>12925 
<a name="l12926"></a>12926     if (GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5703_AX ||
<a name="l12927"></a>12927         GET_CHIP_REV(tp-&gt;pci_chip_rev_id) == CHIPREV_5704_AX)
<a name="l12928"></a>12928         tp-&gt;tg3_flags2 |= TG3_FLG2_PHY_ADC_BUG;
<a name="l12929"></a>12929     if (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5704_A0)
<a name="l12930"></a>12930         tp-&gt;tg3_flags2 |= TG3_FLG2_PHY_5704_A0_BUG;
<a name="l12931"></a>12931 
<a name="l12932"></a>12932     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS) &amp;&amp;
<a name="l12933"></a>12933         !(tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_IS_FET) &amp;&amp;
<a name="l12934"></a>12934         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5785 &amp;&amp;
<a name="l12935"></a>12935         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_57780 &amp;&amp;
<a name="l12936"></a>12936         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5717) {
<a name="l12937"></a>12937         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5755 ||
<a name="l12938"></a>12938             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5787 ||
<a name="l12939"></a>12939             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5784 ||
<a name="l12940"></a>12940             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5761) {
<a name="l12941"></a>12941             <span class="keywordflow">if</span> (tp-&gt;pdev-&gt;device != PCI_DEVICE_ID_TIGON3_5756 &amp;&amp;
<a name="l12942"></a>12942                 tp-&gt;pdev-&gt;device != PCI_DEVICE_ID_TIGON3_5722)
<a name="l12943"></a>12943                 tp-&gt;tg3_flags2 |= TG3_FLG2_PHY_JITTER_BUG;
<a name="l12944"></a>12944             <span class="keywordflow">if</span> (tp-&gt;pdev-&gt;device == PCI_DEVICE_ID_TIGON3_5755M)
<a name="l12945"></a>12945                 tp-&gt;tg3_flags2 |= TG3_FLG2_PHY_ADJUST_TRIM;
<a name="l12946"></a>12946         } <span class="keywordflow">else</span>
<a name="l12947"></a>12947             tp-&gt;tg3_flags2 |= TG3_FLG2_PHY_BER_BUG;
<a name="l12948"></a>12948     }
<a name="l12949"></a>12949 
<a name="l12950"></a>12950     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5784 &amp;&amp;
<a name="l12951"></a>12951         GET_CHIP_REV(tp-&gt;pci_chip_rev_id) != CHIPREV_5784_AX) {
<a name="l12952"></a>12952         tp-&gt;phy_otp = tg3_read_otp_phycfg(tp);
<a name="l12953"></a>12953         <span class="keywordflow">if</span> (tp-&gt;phy_otp == 0)
<a name="l12954"></a>12954             tp-&gt;phy_otp = TG3_OTP_DEFAULT;
<a name="l12955"></a>12955     }
<a name="l12956"></a>12956 
<a name="l12957"></a>12957     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_CPMU_PRESENT)
<a name="l12958"></a>12958         tp-&gt;mi_mode = MAC_MI_MODE_500KHZ_CONST;
<a name="l12959"></a>12959     <span class="keywordflow">else</span>
<a name="l12960"></a>12960         tp-&gt;mi_mode = MAC_MI_MODE_BASE;
<a name="l12961"></a>12961 
<a name="l12962"></a>12962     tp-&gt;coalesce_mode = 0;
<a name="l12963"></a>12963     <span class="keywordflow">if</span> (GET_CHIP_REV(tp-&gt;pci_chip_rev_id) != CHIPREV_5700_AX &amp;&amp;
<a name="l12964"></a>12964         GET_CHIP_REV(tp-&gt;pci_chip_rev_id) != CHIPREV_5700_BX)
<a name="l12965"></a>12965         tp-&gt;coalesce_mode |= HOSTCC_MODE_32BYTE;
<a name="l12966"></a>12966 
<a name="l12967"></a>12967     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785 ||
<a name="l12968"></a>12968         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780)
<a name="l12969"></a>12969         tp-&gt;tg3_flags3 |= TG3_FLG3_USE_PHYLIB;
<a name="l12970"></a>12970 
<a name="l12971"></a>12971     <span class="keywordflow">if</span> ((tp-&gt;pci_chip_rev_id == CHIPREV_ID_57780_A1 &amp;&amp;
<a name="l12972"></a>12972          tr32(RCVLPC_STATS_ENABLE) &amp; RCVLPC_STATSENAB_ASF_FIX) ||
<a name="l12973"></a>12973         tp-&gt;pci_chip_rev_id == CHIPREV_ID_57780_A0)
<a name="l12974"></a>12974         tp-&gt;tg3_flags3 |= TG3_FLG3_TOGGLE_10_100_L1PLLPD;
<a name="l12975"></a>12975 
<a name="l12976"></a>12976     err = tg3_mdio_init(tp);
<a name="l12977"></a>12977     <span class="keywordflow">if</span> (err)
<a name="l12978"></a>12978         <span class="keywordflow">return</span> err;
<a name="l12979"></a>12979 
<a name="l12980"></a>12980     <span class="comment">/* Initialize data/descriptor byte/word swapping. */</span>
<a name="l12981"></a>12981     val = tr32(GRC_MODE);
<a name="l12982"></a>12982     val &amp;= GRC_MODE_HOST_STACKUP;
<a name="l12983"></a>12983     tw32(GRC_MODE, val | tp-&gt;grc_mode);
<a name="l12984"></a>12984 
<a name="l12985"></a>12985     tg3_switch_clocks(tp);
<a name="l12986"></a>12986 
<a name="l12987"></a>12987     <span class="comment">/* Clear this out for sanity. */</span>
<a name="l12988"></a>12988     tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
<a name="l12989"></a>12989 
<a name="l12990"></a>12990     pci_read_config_dword(tp-&gt;pdev, TG3PCI_PCISTATE,
<a name="l12991"></a>12991                   &amp;pci_state_reg);
<a name="l12992"></a>12992     <span class="keywordflow">if</span> ((pci_state_reg &amp; PCISTATE_CONV_PCI_MODE) == 0 &amp;&amp;
<a name="l12993"></a>12993         (tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_TARGET_HWBUG) == 0) {
<a name="l12994"></a>12994         u32 chiprevid = GET_CHIP_REV_ID(tp-&gt;misc_host_ctrl);
<a name="l12995"></a>12995 
<a name="l12996"></a>12996         <span class="keywordflow">if</span> (chiprevid == CHIPREV_ID_5701_A0 ||
<a name="l12997"></a>12997             chiprevid == CHIPREV_ID_5701_B0 ||
<a name="l12998"></a>12998             chiprevid == CHIPREV_ID_5701_B2 ||
<a name="l12999"></a>12999             chiprevid == CHIPREV_ID_5701_B5) {
<a name="l13000"></a>13000             <span class="keywordtype">void</span> __iomem *sram_base;
<a name="l13001"></a>13001 
<a name="l13002"></a>13002             <span class="comment">/* Write some dummy words into the SRAM status block</span>
<a name="l13003"></a>13003 <span class="comment">             * area, see if it reads back correctly.  If the return</span>
<a name="l13004"></a>13004 <span class="comment">             * value is bad, force enable the PCIX workaround.</span>
<a name="l13005"></a>13005 <span class="comment">             */</span>
<a name="l13006"></a>13006             sram_base = tp-&gt;regs + NIC_SRAM_WIN_BASE + NIC_SRAM_STATS_BLK;
<a name="l13007"></a>13007 
<a name="l13008"></a>13008             writel(0x00000000, sram_base);
<a name="l13009"></a>13009             writel(0x00000000, sram_base + 4);
<a name="l13010"></a>13010             writel(0xffffffff, sram_base + 4);
<a name="l13011"></a>13011             <span class="keywordflow">if</span> (readl(sram_base) != 0x00000000)
<a name="l13012"></a>13012                 tp-&gt;tg3_flags |= TG3_FLAG_PCIX_TARGET_HWBUG;
<a name="l13013"></a>13013         }
<a name="l13014"></a>13014     }
<a name="l13015"></a>13015 
<a name="l13016"></a>13016     udelay(50);
<a name="l13017"></a>13017     tg3_nvram_init(tp);
<a name="l13018"></a>13018 
<a name="l13019"></a>13019     grc_misc_cfg = tr32(GRC_MISC_CFG);
<a name="l13020"></a>13020     grc_misc_cfg &amp;= GRC_MISC_CFG_BOARD_ID_MASK;
<a name="l13021"></a>13021 
<a name="l13022"></a>13022     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705 &amp;&amp;
<a name="l13023"></a>13023         (grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5788 ||
<a name="l13024"></a>13024          grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5788M))
<a name="l13025"></a>13025         tp-&gt;tg3_flags2 |= TG3_FLG2_IS_5788;
<a name="l13026"></a>13026 
<a name="l13027"></a>13027     <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags2 &amp; TG3_FLG2_IS_5788) &amp;&amp;
<a name="l13028"></a>13028         (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5700))
<a name="l13029"></a>13029         tp-&gt;tg3_flags |= TG3_FLAG_TAGGED_STATUS;
<a name="l13030"></a>13030     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_TAGGED_STATUS) {
<a name="l13031"></a>13031         tp-&gt;coalesce_mode |= (HOSTCC_MODE_CLRTICK_RXBD |
<a name="l13032"></a>13032                       HOSTCC_MODE_CLRTICK_TXBD);
<a name="l13033"></a>13033 
<a name="l13034"></a>13034         tp-&gt;misc_host_ctrl |= MISC_HOST_CTRL_TAGGED_STATUS;
<a name="l13035"></a>13035         pci_write_config_dword(tp-&gt;pdev, TG3PCI_MISC_HOST_CTRL,
<a name="l13036"></a>13036                        tp-&gt;misc_host_ctrl);
<a name="l13037"></a>13037     }
<a name="l13038"></a>13038 
<a name="l13039"></a>13039     <span class="comment">/* Preserve the APE MAC_MODE bits */</span>
<a name="l13040"></a>13040     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE)
<a name="l13041"></a>13041         tp-&gt;mac_mode = tr32(MAC_MODE) |
<a name="l13042"></a>13042                    MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN;
<a name="l13043"></a>13043     <span class="keywordflow">else</span>
<a name="l13044"></a>13044         tp-&gt;mac_mode = TG3_DEF_MAC_MODE;
<a name="l13045"></a>13045 
<a name="l13046"></a>13046     <span class="comment">/* these are limited to 10/100 only */</span>
<a name="l13047"></a>13047     <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5703 &amp;&amp;
<a name="l13048"></a>13048          (grc_misc_cfg == 0x8000 || grc_misc_cfg == 0x4000)) ||
<a name="l13049"></a>13049         (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705 &amp;&amp;
<a name="l13050"></a>13050          tp-&gt;pdev-&gt;vendor == PCI_VENDOR_ID_BROADCOM &amp;&amp;
<a name="l13051"></a>13051          (tp-&gt;pdev-&gt;device == PCI_DEVICE_ID_TIGON3_5901 ||
<a name="l13052"></a>13052           tp-&gt;pdev-&gt;device == PCI_DEVICE_ID_TIGON3_5901_2 ||
<a name="l13053"></a>13053           tp-&gt;pdev-&gt;device == PCI_DEVICE_ID_TIGON3_5705F)) ||
<a name="l13054"></a>13054         (tp-&gt;pdev-&gt;vendor == PCI_VENDOR_ID_BROADCOM &amp;&amp;
<a name="l13055"></a>13055          (tp-&gt;pdev-&gt;device == PCI_DEVICE_ID_TIGON3_5751F ||
<a name="l13056"></a>13056           tp-&gt;pdev-&gt;device == PCI_DEVICE_ID_TIGON3_5753F ||
<a name="l13057"></a>13057           tp-&gt;pdev-&gt;device == PCI_DEVICE_ID_TIGON3_5787F)) ||
<a name="l13058"></a>13058         tp-&gt;pdev-&gt;device == TG3PCI_DEVICE_TIGON3_57790 ||
<a name="l13059"></a>13059         (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_IS_FET))
<a name="l13060"></a>13060         tp-&gt;tg3_flags |= TG3_FLAG_10_100_ONLY;
<a name="l13061"></a>13061 
<a name="l13062"></a>13062     err = tg3_phy_probe(tp);
<a name="l13063"></a>13063     <span class="keywordflow">if</span> (err) {
<a name="l13064"></a>13064         printk(KERN_ERR PFX <span class="stringliteral">&quot;(%s) phy probe failed, err %d\n&quot;</span>,
<a name="l13065"></a>13065                pci_name(tp-&gt;pdev), err);
<a name="l13066"></a>13066         <span class="comment">/* ... but do not return immediately ... */</span>
<a name="l13067"></a>13067         tg3_mdio_fini(tp);
<a name="l13068"></a>13068     }
<a name="l13069"></a>13069 
<a name="l13070"></a>13070     tg3_read_partno(tp);
<a name="l13071"></a>13071     tg3_read_fw_ver(tp);
<a name="l13072"></a>13072 
<a name="l13073"></a>13073     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES) {
<a name="l13074"></a>13074         tp-&gt;tg3_flags &amp;= ~TG3_FLAG_USE_MI_INTERRUPT;
<a name="l13075"></a>13075     } <span class="keywordflow">else</span> {
<a name="l13076"></a>13076         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700)
<a name="l13077"></a>13077             tp-&gt;tg3_flags |= TG3_FLAG_USE_MI_INTERRUPT;
<a name="l13078"></a>13078         <span class="keywordflow">else</span>
<a name="l13079"></a>13079             tp-&gt;tg3_flags &amp;= ~TG3_FLAG_USE_MI_INTERRUPT;
<a name="l13080"></a>13080     }
<a name="l13081"></a>13081 
<a name="l13082"></a>13082     <span class="comment">/* 5700 {AX,BX} chips have a broken status block link</span>
<a name="l13083"></a>13083 <span class="comment">     * change bit implementation, so we must use the</span>
<a name="l13084"></a>13084 <span class="comment">     * status register in those cases.</span>
<a name="l13085"></a>13085 <span class="comment">     */</span>
<a name="l13086"></a>13086     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700)
<a name="l13087"></a>13087         tp-&gt;tg3_flags |= TG3_FLAG_USE_LINKCHG_REG;
<a name="l13088"></a>13088     <span class="keywordflow">else</span>
<a name="l13089"></a>13089         tp-&gt;tg3_flags &amp;= ~TG3_FLAG_USE_LINKCHG_REG;
<a name="l13090"></a>13090 
<a name="l13091"></a>13091     <span class="comment">/* The led_ctrl is set during tg3_phy_probe, here we might</span>
<a name="l13092"></a>13092 <span class="comment">     * have to force the link status polling mechanism based</span>
<a name="l13093"></a>13093 <span class="comment">     * upon subsystem IDs.</span>
<a name="l13094"></a>13094 <span class="comment">     */</span>
<a name="l13095"></a>13095     <span class="keywordflow">if</span> (tp-&gt;pdev-&gt;subsystem_vendor == PCI_VENDOR_ID_DELL &amp;&amp;
<a name="l13096"></a>13096         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701 &amp;&amp;
<a name="l13097"></a>13097         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES)) {
<a name="l13098"></a>13098         tp-&gt;tg3_flags |= (TG3_FLAG_USE_MI_INTERRUPT |
<a name="l13099"></a>13099                   TG3_FLAG_USE_LINKCHG_REG);
<a name="l13100"></a>13100     }
<a name="l13101"></a>13101 
<a name="l13102"></a>13102     <span class="comment">/* For all SERDES we poll the MAC status register. */</span>
<a name="l13103"></a>13103     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PHY_SERDES)
<a name="l13104"></a>13104         tp-&gt;tg3_flags |= TG3_FLAG_POLL_SERDES;
<a name="l13105"></a>13105     <span class="keywordflow">else</span>
<a name="l13106"></a>13106         tp-&gt;tg3_flags &amp;= ~TG3_FLAG_POLL_SERDES;
<a name="l13107"></a>13107 
<a name="l13108"></a>13108     tp-&gt;rx_offset = NET_IP_ALIGN;
<a name="l13109"></a>13109     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701 &amp;&amp;
<a name="l13110"></a>13110         (tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_MODE) != 0)
<a name="l13111"></a>13111         tp-&gt;rx_offset = 0;
<a name="l13112"></a>13112 
<a name="l13113"></a>13113     tp-&gt;rx_std_max_post = TG3_RX_RING_SIZE;
<a name="l13114"></a>13114 
<a name="l13115"></a>13115     <span class="comment">/* Increment the rx prod index on the rx std ring by at most</span>
<a name="l13116"></a>13116 <span class="comment">     * 8 for these chips to workaround hw errata.</span>
<a name="l13117"></a>13117 <span class="comment">     */</span>
<a name="l13118"></a>13118     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5750 ||
<a name="l13119"></a>13119         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5752 ||
<a name="l13120"></a>13120         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5755)
<a name="l13121"></a>13121         tp-&gt;rx_std_max_post = 8;
<a name="l13122"></a>13122 
<a name="l13123"></a>13123     if (tp-&gt;tg3_flags &amp; TG3_FLAG_ASPM_WORKAROUND)
<a name="l13124"></a>13124         tp-&gt;pwrmgmt_thresh = tr32(PCIE_PWR_MGMT_THRESH) &amp;
<a name="l13125"></a>13125                      PCIE_PWR_MGMT_L1_THRESH_MSK;
<a name="l13126"></a>13126 
<a name="l13127"></a>13127     <span class="keywordflow">return</span> err;
<a name="l13128"></a>13128 }
<a name="l13129"></a>13129 
<a name="l13130"></a>13130 <span class="preprocessor">#ifdef CONFIG_SPARC</span>
<a name="l13131"></a>13131 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">int</span> __devinit tg3_get_macaddr_sparc(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l13132"></a>13132 {
<a name="l13133"></a>13133     <span class="keyword">struct </span>net_device *dev = tp-&gt;dev;
<a name="l13134"></a>13134     <span class="keyword">struct </span>pci_dev *pdev = tp-&gt;pdev;
<a name="l13135"></a>13135     <span class="keyword">struct </span>device_node *dp = pci_device_to_OF_node(pdev);
<a name="l13136"></a>13136     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *addr;
<a name="l13137"></a>13137     <span class="keywordtype">int</span> len;
<a name="l13138"></a>13138 
<a name="l13139"></a>13139     addr = of_get_property(dp, <span class="stringliteral">&quot;local-mac-address&quot;</span>, &amp;len);
<a name="l13140"></a>13140     <span class="keywordflow">if</span> (addr &amp;&amp; len == 6) {
<a name="l13141"></a>13141         memcpy(dev-&gt;dev_addr, addr, 6);
<a name="l13142"></a>13142         memcpy(dev-&gt;perm_addr, dev-&gt;dev_addr, 6);
<a name="l13143"></a>13143         <span class="keywordflow">return</span> 0;
<a name="l13144"></a>13144     }
<a name="l13145"></a>13145     <span class="keywordflow">return</span> -ENODEV;
<a name="l13146"></a>13146 }
<a name="l13147"></a>13147 
<a name="l13148"></a>13148 <span class="keyword">static</span> <span class="keywordtype">int</span> __devinit tg3_get_default_macaddr_sparc(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l13149"></a>13149 {
<a name="l13150"></a>13150     <span class="keyword">struct </span>net_device *dev = tp-&gt;dev;
<a name="l13151"></a>13151 
<a name="l13152"></a>13152     memcpy(dev-&gt;dev_addr, idprom-&gt;id_ethaddr, 6);
<a name="l13153"></a>13153     memcpy(dev-&gt;perm_addr, idprom-&gt;id_ethaddr, 6);
<a name="l13154"></a>13154     <span class="keywordflow">return</span> 0;
<a name="l13155"></a>13155 }
<a name="l13156"></a>13156 <span class="preprocessor">#endif</span>
<a name="l13157"></a>13157 <span class="preprocessor"></span>
<a name="l13158"></a>13158 <span class="keyword">static</span> <span class="keywordtype">int</span> __devinit tg3_get_device_address(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l13159"></a>13159 {
<a name="l13160"></a>13160     <span class="keyword">struct </span>net_device *dev = tp-&gt;dev;
<a name="l13161"></a>13161     u32 hi, lo, mac_offset;
<a name="l13162"></a>13162     <span class="keywordtype">int</span> addr_ok = 0;
<a name="l13163"></a>13163 
<a name="l13164"></a>13164 <span class="preprocessor">#ifdef CONFIG_SPARC</span>
<a name="l13165"></a>13165 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (!tg3_get_macaddr_sparc(tp))
<a name="l13166"></a>13166         <span class="keywordflow">return</span> 0;
<a name="l13167"></a>13167 <span class="preprocessor">#endif</span>
<a name="l13168"></a>13168 <span class="preprocessor"></span>
<a name="l13169"></a>13169     mac_offset = 0x7c;
<a name="l13170"></a>13170     <span class="keywordflow">if</span> ((GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704) ||
<a name="l13171"></a>13171         (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5780_CLASS)) {
<a name="l13172"></a>13172         <span class="keywordflow">if</span> (tr32(TG3PCI_DUAL_MAC_CTRL) &amp; DUAL_MAC_CTRL_ID)
<a name="l13173"></a>13173             mac_offset = 0xcc;
<a name="l13174"></a>13174         <span class="keywordflow">if</span> (tg3_nvram_lock(tp))
<a name="l13175"></a>13175             tw32_f(NVRAM_CMD, NVRAM_CMD_RESET);
<a name="l13176"></a>13176         <span class="keywordflow">else</span>
<a name="l13177"></a>13177             tg3_nvram_unlock(tp);
<a name="l13178"></a>13178     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717) {
<a name="l13179"></a>13179         <span class="keywordflow">if</span> (tr32(TG3_CPMU_STATUS) &amp; TG3_CPMU_STATUS_PCIE_FUNC)
<a name="l13180"></a>13180             mac_offset = 0xcc;
<a name="l13181"></a>13181     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906)
<a name="l13182"></a>13182         mac_offset = 0x10;
<a name="l13183"></a>13183 
<a name="l13184"></a>13184     <span class="comment">/* First try to get it from MAC address mailbox. */</span>
<a name="l13185"></a>13185     tg3_read_mem(tp, NIC_SRAM_MAC_ADDR_HIGH_MBOX, &amp;hi);
<a name="l13186"></a>13186     <span class="keywordflow">if</span> ((hi &gt;&gt; 16) == 0x484b) {
<a name="l13187"></a>13187         dev-&gt;dev_addr[0] = (hi &gt;&gt;  8) &amp; 0xff;
<a name="l13188"></a>13188         dev-&gt;dev_addr[1] = (hi &gt;&gt;  0) &amp; 0xff;
<a name="l13189"></a>13189 
<a name="l13190"></a>13190         tg3_read_mem(tp, NIC_SRAM_MAC_ADDR_LOW_MBOX, &amp;lo);
<a name="l13191"></a>13191         dev-&gt;dev_addr[2] = (lo &gt;&gt; 24) &amp; 0xff;
<a name="l13192"></a>13192         dev-&gt;dev_addr[3] = (lo &gt;&gt; 16) &amp; 0xff;
<a name="l13193"></a>13193         dev-&gt;dev_addr[4] = (lo &gt;&gt;  8) &amp; 0xff;
<a name="l13194"></a>13194         dev-&gt;dev_addr[5] = (lo &gt;&gt;  0) &amp; 0xff;
<a name="l13195"></a>13195 
<a name="l13196"></a>13196         <span class="comment">/* Some old bootcode may report a 0 MAC address in SRAM */</span>
<a name="l13197"></a>13197         addr_ok = is_valid_ether_addr(&amp;dev-&gt;dev_addr[0]);
<a name="l13198"></a>13198     }
<a name="l13199"></a>13199     <span class="keywordflow">if</span> (!addr_ok) {
<a name="l13200"></a>13200         <span class="comment">/* Next, try NVRAM. */</span>
<a name="l13201"></a>13201         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags3 &amp; TG3_FLG3_NO_NVRAM) &amp;&amp;
<a name="l13202"></a>13202             !tg3_nvram_read_be32(tp, mac_offset + 0, &amp;hi) &amp;&amp;
<a name="l13203"></a>13203             !tg3_nvram_read_be32(tp, mac_offset + 4, &amp;lo)) {
<a name="l13204"></a>13204             memcpy(&amp;dev-&gt;dev_addr[0], ((<span class="keywordtype">char</span> *)&amp;hi) + 2, 2);
<a name="l13205"></a>13205             memcpy(&amp;dev-&gt;dev_addr[2], (<span class="keywordtype">char</span> *)&amp;lo, <span class="keyword">sizeof</span>(lo));
<a name="l13206"></a>13206         }
<a name="l13207"></a>13207         <span class="comment">/* Finally just fetch it out of the MAC control regs. */</span>
<a name="l13208"></a>13208         <span class="keywordflow">else</span> {
<a name="l13209"></a>13209             hi = tr32(MAC_ADDR_0_HIGH);
<a name="l13210"></a>13210             lo = tr32(MAC_ADDR_0_LOW);
<a name="l13211"></a>13211 
<a name="l13212"></a>13212             dev-&gt;dev_addr[5] = lo &amp; 0xff;
<a name="l13213"></a>13213             dev-&gt;dev_addr[4] = (lo &gt;&gt; 8) &amp; 0xff;
<a name="l13214"></a>13214             dev-&gt;dev_addr[3] = (lo &gt;&gt; 16) &amp; 0xff;
<a name="l13215"></a>13215             dev-&gt;dev_addr[2] = (lo &gt;&gt; 24) &amp; 0xff;
<a name="l13216"></a>13216             dev-&gt;dev_addr[1] = hi &amp; 0xff;
<a name="l13217"></a>13217             dev-&gt;dev_addr[0] = (hi &gt;&gt; 8) &amp; 0xff;
<a name="l13218"></a>13218         }
<a name="l13219"></a>13219     }
<a name="l13220"></a>13220 
<a name="l13221"></a>13221     <span class="keywordflow">if</span> (!is_valid_ether_addr(&amp;dev-&gt;dev_addr[0])) {
<a name="l13222"></a>13222 <span class="preprocessor">#ifdef CONFIG_SPARC</span>
<a name="l13223"></a>13223 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (!tg3_get_default_macaddr_sparc(tp))
<a name="l13224"></a>13224             <span class="keywordflow">return</span> 0;
<a name="l13225"></a>13225 <span class="preprocessor">#endif</span>
<a name="l13226"></a>13226 <span class="preprocessor"></span>        <span class="keywordflow">return</span> -EINVAL;
<a name="l13227"></a>13227     }
<a name="l13228"></a>13228     memcpy(dev-&gt;perm_addr, dev-&gt;dev_addr, dev-&gt;addr_len);
<a name="l13229"></a>13229     <span class="keywordflow">return</span> 0;
<a name="l13230"></a>13230 }
<a name="l13231"></a>13231 
<a name="l13232"></a>13232 <span class="preprocessor">#define BOUNDARY_SINGLE_CACHELINE   1</span>
<a name="l13233"></a>13233 <span class="preprocessor"></span><span class="preprocessor">#define BOUNDARY_MULTI_CACHELINE    2</span>
<a name="l13234"></a>13234 <span class="preprocessor"></span>
<a name="l13235"></a>13235 <span class="keyword">static</span> u32 __devinit tg3_calc_dma_bndry(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 val)
<a name="l13236"></a>13236 {
<a name="l13237"></a>13237     <span class="keywordtype">int</span> cacheline_size;
<a name="l13238"></a>13238     u8 byte;
<a name="l13239"></a>13239     <span class="keywordtype">int</span> goal;
<a name="l13240"></a>13240 
<a name="l13241"></a>13241     pci_read_config_byte(tp-&gt;pdev, PCI_CACHE_LINE_SIZE, &amp;byte);
<a name="l13242"></a>13242     <span class="keywordflow">if</span> (byte == 0)
<a name="l13243"></a>13243         cacheline_size = 1024;
<a name="l13244"></a>13244     <span class="keywordflow">else</span>
<a name="l13245"></a>13245         cacheline_size = (int) byte * 4;
<a name="l13246"></a>13246 
<a name="l13247"></a>13247     <span class="comment">/* On 5703 and later chips, the boundary bits have no</span>
<a name="l13248"></a>13248 <span class="comment">     * effect.</span>
<a name="l13249"></a>13249 <span class="comment">     */</span>
<a name="l13250"></a>13250     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5700 &amp;&amp;
<a name="l13251"></a>13251         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5701 &amp;&amp;
<a name="l13252"></a>13252         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS))
<a name="l13253"></a>13253         <span class="keywordflow">goto</span> out;
<a name="l13254"></a>13254 
<a name="l13255"></a>13255 <span class="preprocessor">#if defined(CONFIG_PPC64) || defined(CONFIG_IA64) || defined(CONFIG_PARISC)</span>
<a name="l13256"></a>13256 <span class="preprocessor"></span>    goal = BOUNDARY_MULTI_CACHELINE;
<a name="l13257"></a>13257 <span class="preprocessor">#else</span>
<a name="l13258"></a>13258 <span class="preprocessor"></span><span class="preprocessor">#if defined(CONFIG_SPARC64) || defined(CONFIG_ALPHA)</span>
<a name="l13259"></a>13259 <span class="preprocessor"></span>    goal = BOUNDARY_SINGLE_CACHELINE;
<a name="l13260"></a>13260 <span class="preprocessor">#else</span>
<a name="l13261"></a>13261 <span class="preprocessor"></span>    goal = 0;
<a name="l13262"></a>13262 <span class="preprocessor">#endif</span>
<a name="l13263"></a>13263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l13264"></a>13264 <span class="preprocessor"></span>
<a name="l13265"></a>13265     <span class="keywordflow">if</span> (!goal)
<a name="l13266"></a>13266         <span class="keywordflow">goto</span> out;
<a name="l13267"></a>13267 
<a name="l13268"></a>13268     <span class="comment">/* PCI controllers on most RISC systems tend to disconnect</span>
<a name="l13269"></a>13269 <span class="comment">     * when a device tries to burst across a cache-line boundary.</span>
<a name="l13270"></a>13270 <span class="comment">     * Therefore, letting tg3 do so just wastes PCI bandwidth.</span>
<a name="l13271"></a>13271 <span class="comment">     *</span>
<a name="l13272"></a>13272 <span class="comment">     * Unfortunately, for PCI-E there are only limited</span>
<a name="l13273"></a>13273 <span class="comment">     * write-side controls for this, and thus for reads</span>
<a name="l13274"></a>13274 <span class="comment">     * we will still get the disconnects.  We&#39;ll also waste</span>
<a name="l13275"></a>13275 <span class="comment">     * these PCI cycles for both read and write for chips</span>
<a name="l13276"></a>13276 <span class="comment">     * other than 5700 and 5701 which do not implement the</span>
<a name="l13277"></a>13277 <span class="comment">     * boundary bits.</span>
<a name="l13278"></a>13278 <span class="comment">     */</span>
<a name="l13279"></a>13279     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_MODE) &amp;&amp;
<a name="l13280"></a>13280         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS)) {
<a name="l13281"></a>13281         <span class="keywordflow">switch</span> (cacheline_size) {
<a name="l13282"></a>13282         <span class="keywordflow">case</span> 16:
<a name="l13283"></a>13283         <span class="keywordflow">case</span> 32:
<a name="l13284"></a>13284         <span class="keywordflow">case</span> 64:
<a name="l13285"></a>13285         <span class="keywordflow">case</span> 128:
<a name="l13286"></a>13286             <span class="keywordflow">if</span> (goal == BOUNDARY_SINGLE_CACHELINE) {
<a name="l13287"></a>13287                 val |= (DMA_RWCTRL_READ_BNDRY_128_PCIX |
<a name="l13288"></a>13288                     DMA_RWCTRL_WRITE_BNDRY_128_PCIX);
<a name="l13289"></a>13289             } <span class="keywordflow">else</span> {
<a name="l13290"></a>13290                 val |= (DMA_RWCTRL_READ_BNDRY_384_PCIX |
<a name="l13291"></a>13291                     DMA_RWCTRL_WRITE_BNDRY_384_PCIX);
<a name="l13292"></a>13292             }
<a name="l13293"></a>13293             <span class="keywordflow">break</span>;
<a name="l13294"></a>13294 
<a name="l13295"></a>13295         <span class="keywordflow">case</span> 256:
<a name="l13296"></a>13296             val |= (DMA_RWCTRL_READ_BNDRY_256_PCIX |
<a name="l13297"></a>13297                 DMA_RWCTRL_WRITE_BNDRY_256_PCIX);
<a name="l13298"></a>13298             <span class="keywordflow">break</span>;
<a name="l13299"></a>13299 
<a name="l13300"></a>13300         <span class="keywordflow">default</span>:
<a name="l13301"></a>13301             val |= (DMA_RWCTRL_READ_BNDRY_384_PCIX |
<a name="l13302"></a>13302                 DMA_RWCTRL_WRITE_BNDRY_384_PCIX);
<a name="l13303"></a>13303             <span class="keywordflow">break</span>;
<a name="l13304"></a>13304         }
<a name="l13305"></a>13305     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS) {
<a name="l13306"></a>13306         <span class="keywordflow">switch</span> (cacheline_size) {
<a name="l13307"></a>13307         <span class="keywordflow">case</span> 16:
<a name="l13308"></a>13308         <span class="keywordflow">case</span> 32:
<a name="l13309"></a>13309         <span class="keywordflow">case</span> 64:
<a name="l13310"></a>13310             <span class="keywordflow">if</span> (goal == BOUNDARY_SINGLE_CACHELINE) {
<a name="l13311"></a>13311                 val &amp;= ~DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE;
<a name="l13312"></a>13312                 val |= DMA_RWCTRL_WRITE_BNDRY_64_PCIE;
<a name="l13313"></a>13313                 <span class="keywordflow">break</span>;
<a name="l13314"></a>13314             }
<a name="l13315"></a>13315             <span class="comment">/* fallthrough */</span>
<a name="l13316"></a>13316         <span class="keywordflow">case</span> 128:
<a name="l13317"></a>13317         <span class="keywordflow">default</span>:
<a name="l13318"></a>13318             val &amp;= ~DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE;
<a name="l13319"></a>13319             val |= DMA_RWCTRL_WRITE_BNDRY_128_PCIE;
<a name="l13320"></a>13320             <span class="keywordflow">break</span>;
<a name="l13321"></a>13321         }
<a name="l13322"></a>13322     } <span class="keywordflow">else</span> {
<a name="l13323"></a>13323         <span class="keywordflow">switch</span> (cacheline_size) {
<a name="l13324"></a>13324         <span class="keywordflow">case</span> 16:
<a name="l13325"></a>13325             <span class="keywordflow">if</span> (goal == BOUNDARY_SINGLE_CACHELINE) {
<a name="l13326"></a>13326                 val |= (DMA_RWCTRL_READ_BNDRY_16 |
<a name="l13327"></a>13327                     DMA_RWCTRL_WRITE_BNDRY_16);
<a name="l13328"></a>13328                 <span class="keywordflow">break</span>;
<a name="l13329"></a>13329             }
<a name="l13330"></a>13330             <span class="comment">/* fallthrough */</span>
<a name="l13331"></a>13331         <span class="keywordflow">case</span> 32:
<a name="l13332"></a>13332             <span class="keywordflow">if</span> (goal == BOUNDARY_SINGLE_CACHELINE) {
<a name="l13333"></a>13333                 val |= (DMA_RWCTRL_READ_BNDRY_32 |
<a name="l13334"></a>13334                     DMA_RWCTRL_WRITE_BNDRY_32);
<a name="l13335"></a>13335                 <span class="keywordflow">break</span>;
<a name="l13336"></a>13336             }
<a name="l13337"></a>13337             <span class="comment">/* fallthrough */</span>
<a name="l13338"></a>13338         <span class="keywordflow">case</span> 64:
<a name="l13339"></a>13339             <span class="keywordflow">if</span> (goal == BOUNDARY_SINGLE_CACHELINE) {
<a name="l13340"></a>13340                 val |= (DMA_RWCTRL_READ_BNDRY_64 |
<a name="l13341"></a>13341                     DMA_RWCTRL_WRITE_BNDRY_64);
<a name="l13342"></a>13342                 <span class="keywordflow">break</span>;
<a name="l13343"></a>13343             }
<a name="l13344"></a>13344             <span class="comment">/* fallthrough */</span>
<a name="l13345"></a>13345         <span class="keywordflow">case</span> 128:
<a name="l13346"></a>13346             <span class="keywordflow">if</span> (goal == BOUNDARY_SINGLE_CACHELINE) {
<a name="l13347"></a>13347                 val |= (DMA_RWCTRL_READ_BNDRY_128 |
<a name="l13348"></a>13348                     DMA_RWCTRL_WRITE_BNDRY_128);
<a name="l13349"></a>13349                 <span class="keywordflow">break</span>;
<a name="l13350"></a>13350             }
<a name="l13351"></a>13351             <span class="comment">/* fallthrough */</span>
<a name="l13352"></a>13352         <span class="keywordflow">case</span> 256:
<a name="l13353"></a>13353             val |= (DMA_RWCTRL_READ_BNDRY_256 |
<a name="l13354"></a>13354                 DMA_RWCTRL_WRITE_BNDRY_256);
<a name="l13355"></a>13355             <span class="keywordflow">break</span>;
<a name="l13356"></a>13356         <span class="keywordflow">case</span> 512:
<a name="l13357"></a>13357             val |= (DMA_RWCTRL_READ_BNDRY_512 |
<a name="l13358"></a>13358                 DMA_RWCTRL_WRITE_BNDRY_512);
<a name="l13359"></a>13359             <span class="keywordflow">break</span>;
<a name="l13360"></a>13360         <span class="keywordflow">case</span> 1024:
<a name="l13361"></a>13361         <span class="keywordflow">default</span>:
<a name="l13362"></a>13362             val |= (DMA_RWCTRL_READ_BNDRY_1024 |
<a name="l13363"></a>13363                 DMA_RWCTRL_WRITE_BNDRY_1024);
<a name="l13364"></a>13364             <span class="keywordflow">break</span>;
<a name="l13365"></a>13365         }
<a name="l13366"></a>13366     }
<a name="l13367"></a>13367 
<a name="l13368"></a>13368 out:
<a name="l13369"></a>13369     <span class="keywordflow">return</span> val;
<a name="l13370"></a>13370 }
<a name="l13371"></a>13371 
<a name="l13372"></a>13372 <span class="keyword">static</span> <span class="keywordtype">int</span> __devinit tg3_do_test_dma(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, u32 *buf, dma_addr_t buf_dma, <span class="keywordtype">int</span> size, <span class="keywordtype">int</span> to_device)
<a name="l13373"></a>13373 {
<a name="l13374"></a>13374     <span class="keyword">struct </span><a class="code" href="structtg3__internal__buffer__desc.html">tg3_internal_buffer_desc</a> test_desc;
<a name="l13375"></a>13375     u32 sram_dma_descs;
<a name="l13376"></a>13376     <span class="keywordtype">int</span> i, ret;
<a name="l13377"></a>13377 
<a name="l13378"></a>13378     sram_dma_descs = NIC_SRAM_DMA_DESC_POOL_BASE;
<a name="l13379"></a>13379 
<a name="l13380"></a>13380     tw32(FTQ_RCVBD_COMP_FIFO_ENQDEQ, 0);
<a name="l13381"></a>13381     tw32(FTQ_RCVDATA_COMP_FIFO_ENQDEQ, 0);
<a name="l13382"></a>13382     tw32(RDMAC_STATUS, 0);
<a name="l13383"></a>13383     tw32(WDMAC_STATUS, 0);
<a name="l13384"></a>13384 
<a name="l13385"></a>13385     tw32(BUFMGR_MODE, 0);
<a name="l13386"></a>13386     tw32(FTQ_RESET, 0);
<a name="l13387"></a>13387 
<a name="l13388"></a>13388     test_desc.addr_hi = ((u64) buf_dma) &gt;&gt; 32;
<a name="l13389"></a>13389     test_desc.addr_lo = buf_dma &amp; 0xffffffff;
<a name="l13390"></a>13390     test_desc.nic_mbuf = 0x00002100;
<a name="l13391"></a>13391     test_desc.len = size;
<a name="l13392"></a>13392 
<a name="l13393"></a>13393     <span class="comment">/*</span>
<a name="l13394"></a>13394 <span class="comment">     * HP ZX1 was seeing test failures for 5701 cards running at 33Mhz</span>
<a name="l13395"></a>13395 <span class="comment">     * the *second* time the tg3 driver was getting loaded after an</span>
<a name="l13396"></a>13396 <span class="comment">     * initial scan.</span>
<a name="l13397"></a>13397 <span class="comment">     *</span>
<a name="l13398"></a>13398 <span class="comment">     * Broadcom tells me:</span>
<a name="l13399"></a>13399 <span class="comment">     *   ...the DMA engine is connected to the GRC block and a DMA</span>
<a name="l13400"></a>13400 <span class="comment">     *   reset may affect the GRC block in some unpredictable way...</span>
<a name="l13401"></a>13401 <span class="comment">     *   The behavior of resets to individual blocks has not been tested.</span>
<a name="l13402"></a>13402 <span class="comment">     *</span>
<a name="l13403"></a>13403 <span class="comment">     * Broadcom noted the GRC reset will also reset all sub-components.</span>
<a name="l13404"></a>13404 <span class="comment">     */</span>
<a name="l13405"></a>13405     <span class="keywordflow">if</span> (to_device) {
<a name="l13406"></a>13406         test_desc.cqid_sqid = (13 &lt;&lt; 8) | 2;
<a name="l13407"></a>13407 
<a name="l13408"></a>13408         tw32_f(RDMAC_MODE, RDMAC_MODE_ENABLE);
<a name="l13409"></a>13409         udelay(40);
<a name="l13410"></a>13410     } <span class="keywordflow">else</span> {
<a name="l13411"></a>13411         test_desc.cqid_sqid = (16 &lt;&lt; 8) | 7;
<a name="l13412"></a>13412 
<a name="l13413"></a>13413         tw32_f(WDMAC_MODE, WDMAC_MODE_ENABLE);
<a name="l13414"></a>13414         udelay(40);
<a name="l13415"></a>13415     }
<a name="l13416"></a>13416     test_desc.flags = 0x00000005;
<a name="l13417"></a>13417 
<a name="l13418"></a>13418     <span class="keywordflow">for</span> (i = 0; i &lt; (<span class="keyword">sizeof</span>(test_desc) / <span class="keyword">sizeof</span>(u32)); i++) {
<a name="l13419"></a>13419         u32 val;
<a name="l13420"></a>13420 
<a name="l13421"></a>13421         val = *(((u32 *)&amp;test_desc) + i);
<a name="l13422"></a>13422         pci_write_config_dword(tp-&gt;pdev, TG3PCI_MEM_WIN_BASE_ADDR,
<a name="l13423"></a>13423                        sram_dma_descs + (i * <span class="keyword">sizeof</span>(u32)));
<a name="l13424"></a>13424         pci_write_config_dword(tp-&gt;pdev, TG3PCI_MEM_WIN_DATA, val);
<a name="l13425"></a>13425     }
<a name="l13426"></a>13426     pci_write_config_dword(tp-&gt;pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
<a name="l13427"></a>13427 
<a name="l13428"></a>13428     <span class="keywordflow">if</span> (to_device) {
<a name="l13429"></a>13429         tw32(FTQ_DMA_HIGH_READ_FIFO_ENQDEQ, sram_dma_descs);
<a name="l13430"></a>13430     } <span class="keywordflow">else</span> {
<a name="l13431"></a>13431         tw32(FTQ_DMA_HIGH_WRITE_FIFO_ENQDEQ, sram_dma_descs);
<a name="l13432"></a>13432     }
<a name="l13433"></a>13433 
<a name="l13434"></a>13434     ret = -ENODEV;
<a name="l13435"></a>13435     <span class="keywordflow">for</span> (i = 0; i &lt; 40; i++) {
<a name="l13436"></a>13436         u32 val;
<a name="l13437"></a>13437 
<a name="l13438"></a>13438         <span class="keywordflow">if</span> (to_device)
<a name="l13439"></a>13439             val = tr32(FTQ_RCVBD_COMP_FIFO_ENQDEQ);
<a name="l13440"></a>13440         <span class="keywordflow">else</span>
<a name="l13441"></a>13441             val = tr32(FTQ_RCVDATA_COMP_FIFO_ENQDEQ);
<a name="l13442"></a>13442         <span class="keywordflow">if</span> ((val &amp; 0xffff) == sram_dma_descs) {
<a name="l13443"></a>13443             ret = 0;
<a name="l13444"></a>13444             <span class="keywordflow">break</span>;
<a name="l13445"></a>13445         }
<a name="l13446"></a>13446 
<a name="l13447"></a>13447         udelay(100);
<a name="l13448"></a>13448     }
<a name="l13449"></a>13449 
<a name="l13450"></a>13450     <span class="keywordflow">return</span> ret;
<a name="l13451"></a>13451 }
<a name="l13452"></a>13452 
<a name="l13453"></a>13453 <span class="preprocessor">#define TEST_BUFFER_SIZE    0x2000</span>
<a name="l13454"></a>13454 <span class="preprocessor"></span>
<a name="l13455"></a>13455 <span class="keyword">static</span> <span class="keywordtype">int</span> __devinit tg3_test_dma(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l13456"></a>13456 {
<a name="l13457"></a>13457     dma_addr_t buf_dma;
<a name="l13458"></a>13458     u32 *buf, saved_dma_rwctrl;
<a name="l13459"></a>13459     <span class="keywordtype">int</span> ret;
<a name="l13460"></a>13460 
<a name="l13461"></a>13461     buf = pci_alloc_consistent(tp-&gt;pdev, TEST_BUFFER_SIZE, &amp;buf_dma);
<a name="l13462"></a>13462     <span class="keywordflow">if</span> (!buf) {
<a name="l13463"></a>13463         ret = -ENOMEM;
<a name="l13464"></a>13464         <span class="keywordflow">goto</span> out_nofree;
<a name="l13465"></a>13465     }
<a name="l13466"></a>13466 
<a name="l13467"></a>13467     tp-&gt;dma_rwctrl = ((0x7 &lt;&lt; DMA_RWCTRL_PCI_WRITE_CMD_SHIFT) |
<a name="l13468"></a>13468               (0x6 &lt;&lt; DMA_RWCTRL_PCI_READ_CMD_SHIFT));
<a name="l13469"></a>13469 
<a name="l13470"></a>13470     tp-&gt;dma_rwctrl = tg3_calc_dma_bndry(tp, tp-&gt;dma_rwctrl);
<a name="l13471"></a>13471 
<a name="l13472"></a>13472     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS) {
<a name="l13473"></a>13473         <span class="comment">/* DMA read watermark not used on PCIE */</span>
<a name="l13474"></a>13474         tp-&gt;dma_rwctrl |= 0x00180000;
<a name="l13475"></a>13475     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_MODE)) {
<a name="l13476"></a>13476         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705 ||
<a name="l13477"></a>13477             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5750)
<a name="l13478"></a>13478             tp-&gt;dma_rwctrl |= 0x003f0000;
<a name="l13479"></a>13479         <span class="keywordflow">else</span>
<a name="l13480"></a>13480             tp-&gt;dma_rwctrl |= 0x003f000f;
<a name="l13481"></a>13481     } <span class="keywordflow">else</span> {
<a name="l13482"></a>13482         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5703 ||
<a name="l13483"></a>13483             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704) {
<a name="l13484"></a>13484             u32 ccval = (tr32(TG3PCI_CLOCK_CTRL) &amp; 0x1f);
<a name="l13485"></a>13485             u32 read_water = 0x7;
<a name="l13486"></a>13486 
<a name="l13487"></a>13487             <span class="comment">/* If the 5704 is behind the EPB bridge, we can</span>
<a name="l13488"></a>13488 <span class="comment">             * do the less restrictive ONE_DMA workaround for</span>
<a name="l13489"></a>13489 <span class="comment">             * better performance.</span>
<a name="l13490"></a>13490 <span class="comment">             */</span>
<a name="l13491"></a>13491             <span class="keywordflow">if</span> ((tp-&gt;tg3_flags &amp; TG3_FLAG_40BIT_DMA_BUG) &amp;&amp;
<a name="l13492"></a>13492                 GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704)
<a name="l13493"></a>13493                 tp-&gt;dma_rwctrl |= 0x8000;
<a name="l13494"></a>13494             <span class="keywordflow">else</span> if (ccval == 0x6 || ccval == 0x7)
<a name="l13495"></a>13495                 tp-&gt;dma_rwctrl |= DMA_RWCTRL_ONE_DMA;
<a name="l13496"></a>13496 
<a name="l13497"></a>13497             <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5703)
<a name="l13498"></a>13498                 read_water = 4;
<a name="l13499"></a>13499             <span class="comment">/* Set bit 23 to enable PCIX hw bug fix */</span>
<a name="l13500"></a>13500             tp-&gt;dma_rwctrl |=
<a name="l13501"></a>13501                 (read_water &lt;&lt; DMA_RWCTRL_READ_WATER_SHIFT) |
<a name="l13502"></a>13502                 (0x3 &lt;&lt; DMA_RWCTRL_WRITE_WATER_SHIFT) |
<a name="l13503"></a>13503                 (1 &lt;&lt; 23);
<a name="l13504"></a>13504         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5780) {
<a name="l13505"></a>13505             <span class="comment">/* 5780 always in PCIX mode */</span>
<a name="l13506"></a>13506             tp-&gt;dma_rwctrl |= 0x00144000;
<a name="l13507"></a>13507         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5714) {
<a name="l13508"></a>13508             <span class="comment">/* 5714 always in PCIX mode */</span>
<a name="l13509"></a>13509             tp-&gt;dma_rwctrl |= 0x00148000;
<a name="l13510"></a>13510         } <span class="keywordflow">else</span> {
<a name="l13511"></a>13511             tp-&gt;dma_rwctrl |= 0x001b000f;
<a name="l13512"></a>13512         }
<a name="l13513"></a>13513     }
<a name="l13514"></a>13514 
<a name="l13515"></a>13515     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5703 ||
<a name="l13516"></a>13516         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5704)
<a name="l13517"></a>13517         tp-&gt;dma_rwctrl &amp;= 0xfffffff0;
<a name="l13518"></a>13518 
<a name="l13519"></a>13519     if (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 ||
<a name="l13520"></a>13520         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701) {
<a name="l13521"></a>13521         <span class="comment">/* Remove this if it causes problems for some boards. */</span>
<a name="l13522"></a>13522         tp-&gt;dma_rwctrl |= DMA_RWCTRL_USE_MEM_READ_MULT;
<a name="l13523"></a>13523 
<a name="l13524"></a>13524         <span class="comment">/* On 5700/5701 chips, we need to set this bit.</span>
<a name="l13525"></a>13525 <span class="comment">         * Otherwise the chip will issue cacheline transactions</span>
<a name="l13526"></a>13526 <span class="comment">         * to streamable DMA memory with not all the byte</span>
<a name="l13527"></a>13527 <span class="comment">         * enables turned on.  This is an error on several</span>
<a name="l13528"></a>13528 <span class="comment">         * RISC PCI controllers, in particular sparc64.</span>
<a name="l13529"></a>13529 <span class="comment">         *</span>
<a name="l13530"></a>13530 <span class="comment">         * On 5703/5704 chips, this bit has been reassigned</span>
<a name="l13531"></a>13531 <span class="comment">         * a different meaning.  In particular, it is used</span>
<a name="l13532"></a>13532 <span class="comment">         * on those chips to enable a PCI-X workaround.</span>
<a name="l13533"></a>13533 <span class="comment">         */</span>
<a name="l13534"></a>13534         tp-&gt;dma_rwctrl |= DMA_RWCTRL_ASSERT_ALL_BE;
<a name="l13535"></a>13535     }
<a name="l13536"></a>13536 
<a name="l13537"></a>13537     tw32(TG3PCI_DMA_RW_CTRL, tp-&gt;dma_rwctrl);
<a name="l13538"></a>13538 
<a name="l13539"></a>13539 <span class="preprocessor">#if 0</span>
<a name="l13540"></a>13540 <span class="preprocessor"></span>    <span class="comment">/* Unneeded, already done by tg3_get_invariants.  */</span>
<a name="l13541"></a>13541     tg3_switch_clocks(tp);
<a name="l13542"></a>13542 <span class="preprocessor">#endif</span>
<a name="l13543"></a>13543 <span class="preprocessor"></span>
<a name="l13544"></a>13544     ret = 0;
<a name="l13545"></a>13545     <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5700 &amp;&amp;
<a name="l13546"></a>13546         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5701)
<a name="l13547"></a>13547         <span class="keywordflow">goto</span> out;
<a name="l13548"></a>13548 
<a name="l13549"></a>13549     <span class="comment">/* It is best to perform DMA test with maximum write burst size</span>
<a name="l13550"></a>13550 <span class="comment">     * to expose the 5700/5701 write DMA bug.</span>
<a name="l13551"></a>13551 <span class="comment">     */</span>
<a name="l13552"></a>13552     saved_dma_rwctrl = tp-&gt;dma_rwctrl;
<a name="l13553"></a>13553     tp-&gt;dma_rwctrl &amp;= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
<a name="l13554"></a>13554     tw32(TG3PCI_DMA_RW_CTRL, tp-&gt;dma_rwctrl);
<a name="l13555"></a>13555 
<a name="l13556"></a>13556     <span class="keywordflow">while</span> (1) {
<a name="l13557"></a>13557         u32 *p = buf, i;
<a name="l13558"></a>13558 
<a name="l13559"></a>13559         <span class="keywordflow">for</span> (i = 0; i &lt; TEST_BUFFER_SIZE / <span class="keyword">sizeof</span>(u32); i++)
<a name="l13560"></a>13560             p[i] = i;
<a name="l13561"></a>13561 
<a name="l13562"></a>13562         <span class="comment">/* Send the buffer to the chip. */</span>
<a name="l13563"></a>13563         ret = tg3_do_test_dma(tp, buf, buf_dma, TEST_BUFFER_SIZE, 1);
<a name="l13564"></a>13564         <span class="keywordflow">if</span> (ret) {
<a name="l13565"></a>13565             printk(KERN_ERR <span class="stringliteral">&quot;tg3_test_dma() Write the buffer failed %d\n&quot;</span>, ret);
<a name="l13566"></a>13566             <span class="keywordflow">break</span>;
<a name="l13567"></a>13567         }
<a name="l13568"></a>13568 
<a name="l13569"></a>13569 <span class="preprocessor">#if 0</span>
<a name="l13570"></a>13570 <span class="preprocessor"></span>        <span class="comment">/* validate data reached card RAM correctly. */</span>
<a name="l13571"></a>13571         <span class="keywordflow">for</span> (i = 0; i &lt; TEST_BUFFER_SIZE / <span class="keyword">sizeof</span>(u32); i++) {
<a name="l13572"></a>13572             u32 val;
<a name="l13573"></a>13573             tg3_read_mem(tp, 0x2100 + (i*4), &amp;val);
<a name="l13574"></a>13574             <span class="keywordflow">if</span> (le32_to_cpu(val) != p[i]) {
<a name="l13575"></a>13575                 printk(KERN_ERR <span class="stringliteral">&quot;  tg3_test_dma()  Card buffer corrupted on write! (%d != %d)\n&quot;</span>, val, i);
<a name="l13576"></a>13576                 <span class="comment">/* ret = -ENODEV here? */</span>
<a name="l13577"></a>13577             }
<a name="l13578"></a>13578             p[i] = 0;
<a name="l13579"></a>13579         }
<a name="l13580"></a>13580 <span class="preprocessor">#endif</span>
<a name="l13581"></a>13581 <span class="preprocessor"></span>        <span class="comment">/* Now read it back. */</span>
<a name="l13582"></a>13582         ret = tg3_do_test_dma(tp, buf, buf_dma, TEST_BUFFER_SIZE, 0);
<a name="l13583"></a>13583         <span class="keywordflow">if</span> (ret) {
<a name="l13584"></a>13584             printk(KERN_ERR <span class="stringliteral">&quot;tg3_test_dma() Read the buffer failed %d\n&quot;</span>, ret);
<a name="l13585"></a>13585 
<a name="l13586"></a>13586             <span class="keywordflow">break</span>;
<a name="l13587"></a>13587         }
<a name="l13588"></a>13588 
<a name="l13589"></a>13589         <span class="comment">/* Verify it. */</span>
<a name="l13590"></a>13590         <span class="keywordflow">for</span> (i = 0; i &lt; TEST_BUFFER_SIZE / <span class="keyword">sizeof</span>(u32); i++) {
<a name="l13591"></a>13591             <span class="keywordflow">if</span> (p[i] == i)
<a name="l13592"></a>13592                 <span class="keywordflow">continue</span>;
<a name="l13593"></a>13593 
<a name="l13594"></a>13594             <span class="keywordflow">if</span> ((tp-&gt;dma_rwctrl &amp; DMA_RWCTRL_WRITE_BNDRY_MASK) !=
<a name="l13595"></a>13595                 DMA_RWCTRL_WRITE_BNDRY_16) {
<a name="l13596"></a>13596                 tp-&gt;dma_rwctrl &amp;= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
<a name="l13597"></a>13597                 tp-&gt;dma_rwctrl |= DMA_RWCTRL_WRITE_BNDRY_16;
<a name="l13598"></a>13598                 tw32(TG3PCI_DMA_RW_CTRL, tp-&gt;dma_rwctrl);
<a name="l13599"></a>13599                 <span class="keywordflow">break</span>;
<a name="l13600"></a>13600             } <span class="keywordflow">else</span> {
<a name="l13601"></a>13601                 printk(KERN_ERR <span class="stringliteral">&quot;tg3_test_dma() buffer corrupted on read back! (%d != %d)\n&quot;</span>, p[i], i);
<a name="l13602"></a>13602                 ret = -ENODEV;
<a name="l13603"></a>13603                 <span class="keywordflow">goto</span> out;
<a name="l13604"></a>13604             }
<a name="l13605"></a>13605         }
<a name="l13606"></a>13606 
<a name="l13607"></a>13607         <span class="keywordflow">if</span> (i == (TEST_BUFFER_SIZE / <span class="keyword">sizeof</span>(u32))) {
<a name="l13608"></a>13608             <span class="comment">/* Success. */</span>
<a name="l13609"></a>13609             ret = 0;
<a name="l13610"></a>13610             <span class="keywordflow">break</span>;
<a name="l13611"></a>13611         }
<a name="l13612"></a>13612     }
<a name="l13613"></a>13613     <span class="keywordflow">if</span> ((tp-&gt;dma_rwctrl &amp; DMA_RWCTRL_WRITE_BNDRY_MASK) !=
<a name="l13614"></a>13614         DMA_RWCTRL_WRITE_BNDRY_16) {
<a name="l13615"></a>13615         <span class="keyword">static</span> <span class="keyword">struct </span>pci_device_id dma_wait_state_chipsets[] = {
<a name="l13616"></a>13616             { PCI_DEVICE(PCI_VENDOR_ID_APPLE,
<a name="l13617"></a>13617                      PCI_DEVICE_ID_APPLE_UNI_N_PCI15) },
<a name="l13618"></a>13618             { },
<a name="l13619"></a>13619         };
<a name="l13620"></a>13620 
<a name="l13621"></a>13621         <span class="comment">/* DMA test passed without adjusting DMA boundary,</span>
<a name="l13622"></a>13622 <span class="comment">         * now look for chipsets that are known to expose the</span>
<a name="l13623"></a>13623 <span class="comment">         * DMA bug without failing the test.</span>
<a name="l13624"></a>13624 <span class="comment">         */</span>
<a name="l13625"></a>13625         <span class="keywordflow">if</span> (pci_dev_present(dma_wait_state_chipsets)) {
<a name="l13626"></a>13626             tp-&gt;dma_rwctrl &amp;= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
<a name="l13627"></a>13627             tp-&gt;dma_rwctrl |= DMA_RWCTRL_WRITE_BNDRY_16;
<a name="l13628"></a>13628         }
<a name="l13629"></a>13629         <span class="keywordflow">else</span>
<a name="l13630"></a>13630             <span class="comment">/* Safe to use the calculated DMA boundary. */</span>
<a name="l13631"></a>13631             tp-&gt;dma_rwctrl = saved_dma_rwctrl;
<a name="l13632"></a>13632 
<a name="l13633"></a>13633         tw32(TG3PCI_DMA_RW_CTRL, tp-&gt;dma_rwctrl);
<a name="l13634"></a>13634     }
<a name="l13635"></a>13635 
<a name="l13636"></a>13636 out:
<a name="l13637"></a>13637     pci_free_consistent(tp-&gt;pdev, TEST_BUFFER_SIZE, buf, buf_dma);
<a name="l13638"></a>13638 out_nofree:
<a name="l13639"></a>13639     <span class="keywordflow">return</span> ret;
<a name="l13640"></a>13640 }
<a name="l13641"></a>13641 
<a name="l13642"></a>13642 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_init_link_config(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l13643"></a>13643 {
<a name="l13644"></a>13644     tp-&gt;link_config.advertising =
<a name="l13645"></a>13645         (ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full |
<a name="l13646"></a>13646          ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full |
<a name="l13647"></a>13647          ADVERTISED_1000baseT_Half | ADVERTISED_1000baseT_Full |
<a name="l13648"></a>13648          ADVERTISED_Autoneg | ADVERTISED_MII);
<a name="l13649"></a>13649     tp-&gt;link_config.speed = SPEED_INVALID;
<a name="l13650"></a>13650     tp-&gt;link_config.duplex = DUPLEX_INVALID;
<a name="l13651"></a>13651     tp-&gt;link_config.autoneg = AUTONEG_ENABLE;
<a name="l13652"></a>13652     tp-&gt;link_config.active_speed = SPEED_INVALID;
<a name="l13653"></a>13653     tp-&gt;link_config.active_duplex = DUPLEX_INVALID;
<a name="l13654"></a>13654     tp-&gt;link_config.phy_is_low_power = 0;
<a name="l13655"></a>13655     tp-&gt;link_config.orig_speed = SPEED_INVALID;
<a name="l13656"></a>13656     tp-&gt;link_config.orig_duplex = DUPLEX_INVALID;
<a name="l13657"></a>13657     tp-&gt;link_config.orig_autoneg = AUTONEG_INVALID;
<a name="l13658"></a>13658 }
<a name="l13659"></a>13659 
<a name="l13660"></a>13660 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_init_bufmgr_config(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l13661"></a>13661 {
<a name="l13662"></a>13662     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS &amp;&amp;
<a name="l13663"></a>13663         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) != ASIC_REV_5717) {
<a name="l13664"></a>13664         tp-&gt;bufmgr_config.mbuf_read_dma_low_water =
<a name="l13665"></a>13665             DEFAULT_MB_RDMA_LOW_WATER_5705;
<a name="l13666"></a>13666         tp-&gt;bufmgr_config.mbuf_mac_rx_low_water =
<a name="l13667"></a>13667             DEFAULT_MB_MACRX_LOW_WATER_5705;
<a name="l13668"></a>13668         tp-&gt;bufmgr_config.mbuf_high_water =
<a name="l13669"></a>13669             DEFAULT_MB_HIGH_WATER_5705;
<a name="l13670"></a>13670         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906) {
<a name="l13671"></a>13671             tp-&gt;bufmgr_config.mbuf_mac_rx_low_water =
<a name="l13672"></a>13672                 DEFAULT_MB_MACRX_LOW_WATER_5906;
<a name="l13673"></a>13673             tp-&gt;bufmgr_config.mbuf_high_water =
<a name="l13674"></a>13674                 DEFAULT_MB_HIGH_WATER_5906;
<a name="l13675"></a>13675         }
<a name="l13676"></a>13676 
<a name="l13677"></a>13677         tp-&gt;bufmgr_config.mbuf_read_dma_low_water_jumbo =
<a name="l13678"></a>13678             DEFAULT_MB_RDMA_LOW_WATER_JUMBO_5780;
<a name="l13679"></a>13679         tp-&gt;bufmgr_config.mbuf_mac_rx_low_water_jumbo =
<a name="l13680"></a>13680             DEFAULT_MB_MACRX_LOW_WATER_JUMBO_5780;
<a name="l13681"></a>13681         tp-&gt;bufmgr_config.mbuf_high_water_jumbo =
<a name="l13682"></a>13682             DEFAULT_MB_HIGH_WATER_JUMBO_5780;
<a name="l13683"></a>13683     } <span class="keywordflow">else</span> {
<a name="l13684"></a>13684         tp-&gt;bufmgr_config.mbuf_read_dma_low_water =
<a name="l13685"></a>13685             DEFAULT_MB_RDMA_LOW_WATER;
<a name="l13686"></a>13686         tp-&gt;bufmgr_config.mbuf_mac_rx_low_water =
<a name="l13687"></a>13687             DEFAULT_MB_MACRX_LOW_WATER;
<a name="l13688"></a>13688         tp-&gt;bufmgr_config.mbuf_high_water =
<a name="l13689"></a>13689             DEFAULT_MB_HIGH_WATER;
<a name="l13690"></a>13690 
<a name="l13691"></a>13691         tp-&gt;bufmgr_config.mbuf_read_dma_low_water_jumbo =
<a name="l13692"></a>13692             DEFAULT_MB_RDMA_LOW_WATER_JUMBO;
<a name="l13693"></a>13693         tp-&gt;bufmgr_config.mbuf_mac_rx_low_water_jumbo =
<a name="l13694"></a>13694             DEFAULT_MB_MACRX_LOW_WATER_JUMBO;
<a name="l13695"></a>13695         tp-&gt;bufmgr_config.mbuf_high_water_jumbo =
<a name="l13696"></a>13696             DEFAULT_MB_HIGH_WATER_JUMBO;
<a name="l13697"></a>13697     }
<a name="l13698"></a>13698 
<a name="l13699"></a>13699     tp-&gt;bufmgr_config.dma_low_water = DEFAULT_DMA_LOW_WATER;
<a name="l13700"></a>13700     tp-&gt;bufmgr_config.dma_high_water = DEFAULT_DMA_HIGH_WATER;
<a name="l13701"></a>13701 }
<a name="l13702"></a>13702 
<a name="l13703"></a>13703 <span class="keyword">static</span> <span class="keywordtype">char</span> * __devinit tg3_phy_string(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l13704"></a>13704 {
<a name="l13705"></a>13705     <span class="keywordflow">switch</span> (tp-&gt;phy_id &amp; PHY_ID_MASK) {
<a name="l13706"></a>13706     <span class="keywordflow">case</span> PHY_ID_BCM5400:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5400&quot;</span>;
<a name="l13707"></a>13707     <span class="keywordflow">case</span> PHY_ID_BCM5401:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5401&quot;</span>;
<a name="l13708"></a>13708     <span class="keywordflow">case</span> PHY_ID_BCM5411:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5411&quot;</span>;
<a name="l13709"></a>13709     <span class="keywordflow">case</span> PHY_ID_BCM5701:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5701&quot;</span>;
<a name="l13710"></a>13710     <span class="keywordflow">case</span> PHY_ID_BCM5703:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5703&quot;</span>;
<a name="l13711"></a>13711     <span class="keywordflow">case</span> PHY_ID_BCM5704:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5704&quot;</span>;
<a name="l13712"></a>13712     <span class="keywordflow">case</span> PHY_ID_BCM5705:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5705&quot;</span>;
<a name="l13713"></a>13713     <span class="keywordflow">case</span> PHY_ID_BCM5750:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5750&quot;</span>;
<a name="l13714"></a>13714     <span class="keywordflow">case</span> PHY_ID_BCM5752:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5752&quot;</span>;
<a name="l13715"></a>13715     <span class="keywordflow">case</span> PHY_ID_BCM5714:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5714&quot;</span>;
<a name="l13716"></a>13716     <span class="keywordflow">case</span> PHY_ID_BCM5780:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5780&quot;</span>;
<a name="l13717"></a>13717     <span class="keywordflow">case</span> PHY_ID_BCM5755:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5755&quot;</span>;
<a name="l13718"></a>13718     <span class="keywordflow">case</span> PHY_ID_BCM5787:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5787&quot;</span>;
<a name="l13719"></a>13719     <span class="keywordflow">case</span> PHY_ID_BCM5784:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5784&quot;</span>;
<a name="l13720"></a>13720     <span class="keywordflow">case</span> PHY_ID_BCM5756:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5722/5756&quot;</span>;
<a name="l13721"></a>13721     <span class="keywordflow">case</span> PHY_ID_BCM5906:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5906&quot;</span>;
<a name="l13722"></a>13722     <span class="keywordflow">case</span> PHY_ID_BCM5761:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;5761&quot;</span>;
<a name="l13723"></a>13723     <span class="keywordflow">case</span> PHY_ID_BCM8002:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;8002/serdes&quot;</span>;
<a name="l13724"></a>13724     <span class="keywordflow">case</span> 0:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;serdes&quot;</span>;
<a name="l13725"></a>13725     <span class="keywordflow">default</span>:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;unknown&quot;</span>;
<a name="l13726"></a>13726     }
<a name="l13727"></a>13727 }
<a name="l13728"></a>13728 
<a name="l13729"></a>13729 <span class="keyword">static</span> <span class="keywordtype">char</span> * __devinit tg3_bus_string(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp, <span class="keywordtype">char</span> *str)
<a name="l13730"></a>13730 {
<a name="l13731"></a>13731     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_PCI_EXPRESS) {
<a name="l13732"></a>13732         strcpy(str, <span class="stringliteral">&quot;PCI Express&quot;</span>);
<a name="l13733"></a>13733         <span class="keywordflow">return</span> str;
<a name="l13734"></a>13734     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_PCIX_MODE) {
<a name="l13735"></a>13735         u32 clock_ctrl = tr32(TG3PCI_CLOCK_CTRL) &amp; 0x1f;
<a name="l13736"></a>13736 
<a name="l13737"></a>13737         strcpy(str, <span class="stringliteral">&quot;PCIX:&quot;</span>);
<a name="l13738"></a>13738 
<a name="l13739"></a>13739         <span class="keywordflow">if</span> ((clock_ctrl == 7) ||
<a name="l13740"></a>13740             ((tr32(GRC_MISC_CFG) &amp; GRC_MISC_CFG_BOARD_ID_MASK) ==
<a name="l13741"></a>13741              GRC_MISC_CFG_BOARD_ID_5704CIOBE))
<a name="l13742"></a>13742             strcat(str, <span class="stringliteral">&quot;133MHz&quot;</span>);
<a name="l13743"></a>13743         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clock_ctrl == 0)
<a name="l13744"></a>13744             strcat(str, <span class="stringliteral">&quot;33MHz&quot;</span>);
<a name="l13745"></a>13745         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clock_ctrl == 2)
<a name="l13746"></a>13746             strcat(str, <span class="stringliteral">&quot;50MHz&quot;</span>);
<a name="l13747"></a>13747         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clock_ctrl == 4)
<a name="l13748"></a>13748             strcat(str, <span class="stringliteral">&quot;66MHz&quot;</span>);
<a name="l13749"></a>13749         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (clock_ctrl == 6)
<a name="l13750"></a>13750             strcat(str, <span class="stringliteral">&quot;100MHz&quot;</span>);
<a name="l13751"></a>13751     } <span class="keywordflow">else</span> {
<a name="l13752"></a>13752         strcpy(str, <span class="stringliteral">&quot;PCI:&quot;</span>);
<a name="l13753"></a>13753         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_PCI_HIGH_SPEED)
<a name="l13754"></a>13754             strcat(str, <span class="stringliteral">&quot;66MHz&quot;</span>);
<a name="l13755"></a>13755         <span class="keywordflow">else</span>
<a name="l13756"></a>13756             strcat(str, <span class="stringliteral">&quot;33MHz&quot;</span>);
<a name="l13757"></a>13757     }
<a name="l13758"></a>13758     <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_PCI_32BIT)
<a name="l13759"></a>13759         strcat(str, <span class="stringliteral">&quot;:32-bit&quot;</span>);
<a name="l13760"></a>13760     <span class="keywordflow">else</span>
<a name="l13761"></a>13761         strcat(str, <span class="stringliteral">&quot;:64-bit&quot;</span>);
<a name="l13762"></a>13762     <span class="keywordflow">return</span> str;
<a name="l13763"></a>13763 }
<a name="l13764"></a>13764 
<a name="l13765"></a>13765 <span class="keyword">static</span> <span class="keyword">struct </span>pci_dev * __devinit tg3_find_peer(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l13766"></a>13766 {
<a name="l13767"></a>13767     <span class="keyword">struct </span>pci_dev *peer;
<a name="l13768"></a>13768     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> func, devnr = tp-&gt;pdev-&gt;devfn &amp; ~7;
<a name="l13769"></a>13769 
<a name="l13770"></a>13770     <span class="keywordflow">for</span> (func = 0; func &lt; 8; func++) {
<a name="l13771"></a>13771         peer = pci_get_slot(tp-&gt;pdev-&gt;bus, devnr | func);
<a name="l13772"></a>13772         <span class="keywordflow">if</span> (peer &amp;&amp; peer != tp-&gt;pdev)
<a name="l13773"></a>13773             <span class="keywordflow">break</span>;
<a name="l13774"></a>13774         pci_dev_put(peer);
<a name="l13775"></a>13775     }
<a name="l13776"></a>13776     <span class="comment">/* 5704 can be configured in single-port mode, set peer to</span>
<a name="l13777"></a>13777 <span class="comment">     * tp-&gt;pdev in that case.</span>
<a name="l13778"></a>13778 <span class="comment">     */</span>
<a name="l13779"></a>13779     <span class="keywordflow">if</span> (!peer) {
<a name="l13780"></a>13780         peer = tp-&gt;pdev;
<a name="l13781"></a>13781         <span class="keywordflow">return</span> peer;
<a name="l13782"></a>13782     }
<a name="l13783"></a>13783 
<a name="l13784"></a>13784     <span class="comment">/*</span>
<a name="l13785"></a>13785 <span class="comment">     * We don&#39;t need to keep the refcount elevated; there&#39;s no way</span>
<a name="l13786"></a>13786 <span class="comment">     * to remove one half of this device without removing the other</span>
<a name="l13787"></a>13787 <span class="comment">     */</span>
<a name="l13788"></a>13788     pci_dev_put(peer);
<a name="l13789"></a>13789 
<a name="l13790"></a>13790     <span class="keywordflow">return</span> peer;
<a name="l13791"></a>13791 }
<a name="l13792"></a>13792 
<a name="l13793"></a>13793 <span class="keyword">static</span> <span class="keywordtype">void</span> __devinit tg3_init_coal(<span class="keyword">struct</span> <a class="code" href="structtg3.html">tg3</a> *tp)
<a name="l13794"></a>13794 {
<a name="l13795"></a>13795     <span class="keyword">struct </span>ethtool_coalesce *ec = &amp;tp-&gt;coal;
<a name="l13796"></a>13796 
<a name="l13797"></a>13797     memset(ec, 0, <span class="keyword">sizeof</span>(*ec));
<a name="l13798"></a>13798     ec-&gt;cmd = ETHTOOL_GCOALESCE;
<a name="l13799"></a>13799     ec-&gt;rx_coalesce_usecs = LOW_RXCOL_TICKS;
<a name="l13800"></a>13800     ec-&gt;tx_coalesce_usecs = LOW_TXCOL_TICKS;
<a name="l13801"></a>13801     ec-&gt;rx_max_coalesced_frames = LOW_RXMAX_FRAMES;
<a name="l13802"></a>13802     ec-&gt;tx_max_coalesced_frames = LOW_TXMAX_FRAMES;
<a name="l13803"></a>13803     ec-&gt;rx_coalesce_usecs_irq = DEFAULT_RXCOAL_TICK_INT;
<a name="l13804"></a>13804     ec-&gt;tx_coalesce_usecs_irq = DEFAULT_TXCOAL_TICK_INT;
<a name="l13805"></a>13805     ec-&gt;rx_max_coalesced_frames_irq = DEFAULT_RXCOAL_MAXF_INT;
<a name="l13806"></a>13806     ec-&gt;tx_max_coalesced_frames_irq = DEFAULT_TXCOAL_MAXF_INT;
<a name="l13807"></a>13807     ec-&gt;stats_block_coalesce_usecs = DEFAULT_STAT_COAL_TICKS;
<a name="l13808"></a>13808 
<a name="l13809"></a>13809     <span class="keywordflow">if</span> (tp-&gt;coalesce_mode &amp; (HOSTCC_MODE_CLRTICK_RXBD |
<a name="l13810"></a>13810                  HOSTCC_MODE_CLRTICK_TXBD)) {
<a name="l13811"></a>13811         ec-&gt;rx_coalesce_usecs = LOW_RXCOL_TICKS_CLRTCKS;
<a name="l13812"></a>13812         ec-&gt;rx_coalesce_usecs_irq = DEFAULT_RXCOAL_TICK_INT_CLRTCKS;
<a name="l13813"></a>13813         ec-&gt;tx_coalesce_usecs = LOW_TXCOL_TICKS_CLRTCKS;
<a name="l13814"></a>13814         ec-&gt;tx_coalesce_usecs_irq = DEFAULT_TXCOAL_TICK_INT_CLRTCKS;
<a name="l13815"></a>13815     }
<a name="l13816"></a>13816 
<a name="l13817"></a>13817     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_5705_PLUS) {
<a name="l13818"></a>13818         ec-&gt;rx_coalesce_usecs_irq = 0;
<a name="l13819"></a>13819         ec-&gt;tx_coalesce_usecs_irq = 0;
<a name="l13820"></a>13820         ec-&gt;stats_block_coalesce_usecs = 0;
<a name="l13821"></a>13821     }
<a name="l13822"></a>13822 }
<a name="l13823"></a>13823 
<a name="l13824"></a>13824 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>net_device_ops tg3_netdev_ops = {
<a name="l13825"></a>13825     .ndo_open       = tg3_open,
<a name="l13826"></a>13826     .ndo_stop       = tg3_close,
<a name="l13827"></a>13827     .ndo_start_xmit     = tg3_start_xmit,
<a name="l13828"></a>13828     .ndo_get_stats      = tg3_get_stats,
<a name="l13829"></a>13829     .ndo_validate_addr  = eth_validate_addr,
<a name="l13830"></a>13830     .ndo_set_multicast_list = tg3_set_rx_mode,
<a name="l13831"></a>13831     .ndo_set_mac_address    = tg3_set_mac_addr,
<a name="l13832"></a>13832     .ndo_do_ioctl       = tg3_ioctl,
<a name="l13833"></a>13833     .ndo_tx_timeout     = tg3_tx_timeout,
<a name="l13834"></a>13834     .ndo_change_mtu     = tg3_change_mtu,
<a name="l13835"></a>13835 <span class="preprocessor">#if TG3_VLAN_TAG_USED</span>
<a name="l13836"></a>13836 <span class="preprocessor"></span>    .ndo_vlan_rx_register   = tg3_vlan_rx_register,
<a name="l13837"></a>13837 <span class="preprocessor">#endif</span>
<a name="l13838"></a>13838 <span class="preprocessor"></span><span class="preprocessor">#ifdef CONFIG_NET_POLL_CONTROLLER</span>
<a name="l13839"></a>13839 <span class="preprocessor"></span>    .ndo_poll_controller    = tg3_poll_controller,
<a name="l13840"></a>13840 <span class="preprocessor">#endif</span>
<a name="l13841"></a>13841 <span class="preprocessor"></span>};
<a name="l13842"></a>13842 
<a name="l13843"></a>13843 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>net_device_ops tg3_netdev_ops_dma_bug = {
<a name="l13844"></a>13844     .ndo_open       = tg3_open,
<a name="l13845"></a>13845     .ndo_stop       = tg3_close,
<a name="l13846"></a>13846     .ndo_start_xmit     = tg3_start_xmit_dma_bug,
<a name="l13847"></a>13847     .ndo_get_stats      = tg3_get_stats,
<a name="l13848"></a>13848     .ndo_validate_addr  = eth_validate_addr,
<a name="l13849"></a>13849     .ndo_set_multicast_list = tg3_set_rx_mode,
<a name="l13850"></a>13850     .ndo_set_mac_address    = tg3_set_mac_addr,
<a name="l13851"></a>13851     .ndo_do_ioctl       = tg3_ioctl,
<a name="l13852"></a>13852     .ndo_tx_timeout     = tg3_tx_timeout,
<a name="l13853"></a>13853     .ndo_change_mtu     = tg3_change_mtu,
<a name="l13854"></a>13854 <span class="preprocessor">#if TG3_VLAN_TAG_USED</span>
<a name="l13855"></a>13855 <span class="preprocessor"></span>    .ndo_vlan_rx_register   = tg3_vlan_rx_register,
<a name="l13856"></a>13856 <span class="preprocessor">#endif</span>
<a name="l13857"></a>13857 <span class="preprocessor"></span><span class="preprocessor">#ifdef CONFIG_NET_POLL_CONTROLLER</span>
<a name="l13858"></a>13858 <span class="preprocessor"></span>    .ndo_poll_controller    = tg3_poll_controller,
<a name="l13859"></a>13859 <span class="preprocessor">#endif</span>
<a name="l13860"></a>13860 <span class="preprocessor"></span>};
<a name="l13861"></a>13861 
<a name="l13862"></a>13862 <span class="keyword">static</span> <span class="keywordtype">int</span> __devinit tg3_init_one(<span class="keyword">struct</span> pci_dev *pdev,
<a name="l13863"></a>13863                   <span class="keyword">const</span> <span class="keyword">struct</span> pci_device_id *ent)
<a name="l13864"></a>13864 {
<a name="l13865"></a>13865     <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_version_printed = 0;
<a name="l13866"></a>13866     <span class="keyword">struct </span>net_device *dev;
<a name="l13867"></a>13867     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp;
<a name="l13868"></a>13868     <span class="keywordtype">int</span> i, err, pm_cap;
<a name="l13869"></a>13869     u32 sndmbx, rcvmbx, intmbx;
<a name="l13870"></a>13870     <span class="keywordtype">char</span> str[40];
<a name="l13871"></a>13871     u64 dma_mask, persist_dma_mask;
<a name="l13872"></a>13872 
<a name="l13873"></a>13873     <span class="keywordflow">if</span> (tg3_version_printed++ == 0)
<a name="l13874"></a>13874         printk(KERN_INFO <span class="stringliteral">&quot;%s&quot;</span>, version);
<a name="l13875"></a>13875 
<a name="l13876"></a>13876     err = pci_enable_device(pdev);
<a name="l13877"></a>13877     <span class="keywordflow">if</span> (err) {
<a name="l13878"></a>13878         printk(KERN_ERR PFX <span class="stringliteral">&quot;Cannot enable PCI device, &quot;</span>
<a name="l13879"></a>13879                <span class="stringliteral">&quot;aborting.\n&quot;</span>);
<a name="l13880"></a>13880         <span class="keywordflow">return</span> err;
<a name="l13881"></a>13881     }
<a name="l13882"></a>13882 
<a name="l13883"></a>13883     err = pci_request_regions(pdev, DRV_MODULE_NAME);
<a name="l13884"></a>13884     <span class="keywordflow">if</span> (err) {
<a name="l13885"></a>13885         printk(KERN_ERR PFX <span class="stringliteral">&quot;Cannot obtain PCI resources, &quot;</span>
<a name="l13886"></a>13886                <span class="stringliteral">&quot;aborting.\n&quot;</span>);
<a name="l13887"></a>13887         <span class="keywordflow">goto</span> err_out_disable_pdev;
<a name="l13888"></a>13888     }
<a name="l13889"></a>13889 
<a name="l13890"></a>13890     pci_set_master(pdev);
<a name="l13891"></a>13891 
<a name="l13892"></a>13892     <span class="comment">/* Find power-management capability. */</span>
<a name="l13893"></a>13893     pm_cap = pci_find_capability(pdev, PCI_CAP_ID_PM);
<a name="l13894"></a>13894     <span class="keywordflow">if</span> (pm_cap == 0) {
<a name="l13895"></a>13895         printk(KERN_ERR PFX <span class="stringliteral">&quot;Cannot find PowerManagement capability, &quot;</span>
<a name="l13896"></a>13896                <span class="stringliteral">&quot;aborting.\n&quot;</span>);
<a name="l13897"></a>13897         err = -EIO;
<a name="l13898"></a>13898         <span class="keywordflow">goto</span> err_out_free_res;
<a name="l13899"></a>13899     }
<a name="l13900"></a>13900 
<a name="l13901"></a>13901     dev = alloc_etherdev_mq(<span class="keyword">sizeof</span>(*tp), TG3_IRQ_MAX_VECS);
<a name="l13902"></a>13902     <span class="keywordflow">if</span> (!dev) {
<a name="l13903"></a>13903         printk(KERN_ERR PFX <span class="stringliteral">&quot;Etherdev alloc failed, aborting.\n&quot;</span>);
<a name="l13904"></a>13904         err = -ENOMEM;
<a name="l13905"></a>13905         <span class="keywordflow">goto</span> err_out_free_res;
<a name="l13906"></a>13906     }
<a name="l13907"></a>13907 
<a name="l13908"></a>13908     SET_NETDEV_DEV(dev, &amp;pdev-&gt;dev);
<a name="l13909"></a>13909 
<a name="l13910"></a>13910 <span class="preprocessor">#if TG3_VLAN_TAG_USED</span>
<a name="l13911"></a>13911 <span class="preprocessor"></span>    dev-&gt;features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
<a name="l13912"></a>13912 <span class="preprocessor">#endif</span>
<a name="l13913"></a>13913 <span class="preprocessor"></span>
<a name="l13914"></a>13914     tp = netdev_priv(dev);
<a name="l13915"></a>13915     tp-&gt;pdev = pdev;
<a name="l13916"></a>13916     tp-&gt;dev = dev;
<a name="l13917"></a>13917     tp-&gt;pm_cap = pm_cap;
<a name="l13918"></a>13918     tp-&gt;rx_mode = TG3_DEF_RX_MODE;
<a name="l13919"></a>13919     tp-&gt;tx_mode = TG3_DEF_TX_MODE;
<a name="l13920"></a>13920 
<a name="l13921"></a>13921     <span class="keywordflow">if</span> (tg3_debug &gt; 0)
<a name="l13922"></a>13922         tp-&gt;msg_enable = tg3_debug;
<a name="l13923"></a>13923     <span class="keywordflow">else</span>
<a name="l13924"></a>13924         tp-&gt;msg_enable = TG3_DEF_MSG_ENABLE;
<a name="l13925"></a>13925 
<a name="l13926"></a>13926     <span class="comment">/* The word/byte swap controls here control register access byte</span>
<a name="l13927"></a>13927 <span class="comment">     * swapping.  DMA data byte swapping is controlled in the GRC_MODE</span>
<a name="l13928"></a>13928 <span class="comment">     * setting below.</span>
<a name="l13929"></a>13929 <span class="comment">     */</span>
<a name="l13930"></a>13930     tp-&gt;misc_host_ctrl =
<a name="l13931"></a>13931         MISC_HOST_CTRL_MASK_PCI_INT |
<a name="l13932"></a>13932         MISC_HOST_CTRL_WORD_SWAP |
<a name="l13933"></a>13933         MISC_HOST_CTRL_INDIR_ACCESS |
<a name="l13934"></a>13934         MISC_HOST_CTRL_PCISTATE_RW;
<a name="l13935"></a>13935 
<a name="l13936"></a>13936     <span class="comment">/* The NONFRM (non-frame) byte/word swap controls take effect</span>
<a name="l13937"></a>13937 <span class="comment">     * on descriptor entries, anything which isn&#39;t packet data.</span>
<a name="l13938"></a>13938 <span class="comment">     *</span>
<a name="l13939"></a>13939 <span class="comment">     * The StrongARM chips on the board (one for tx, one for rx)</span>
<a name="l13940"></a>13940 <span class="comment">     * are running in big-endian mode.</span>
<a name="l13941"></a>13941 <span class="comment">     */</span>
<a name="l13942"></a>13942     tp-&gt;grc_mode = (GRC_MODE_WSWAP_DATA | GRC_MODE_BSWAP_DATA |
<a name="l13943"></a>13943             GRC_MODE_WSWAP_NONFRM_DATA);
<a name="l13944"></a>13944 <span class="preprocessor">#ifdef __BIG_ENDIAN</span>
<a name="l13945"></a>13945 <span class="preprocessor"></span>    tp-&gt;grc_mode |= GRC_MODE_BSWAP_NONFRM_DATA;
<a name="l13946"></a>13946 <span class="preprocessor">#endif</span>
<a name="l13947"></a>13947 <span class="preprocessor"></span>    spin_lock_init(&amp;tp-&gt;lock);
<a name="l13948"></a>13948     spin_lock_init(&amp;tp-&gt;indirect_lock);
<a name="l13949"></a>13949     INIT_WORK(&amp;tp-&gt;reset_task, tg3_reset_task);
<a name="l13950"></a>13950 
<a name="l13951"></a>13951     tp-&gt;regs = pci_ioremap_bar(pdev, BAR_0);
<a name="l13952"></a>13952     <span class="keywordflow">if</span> (!tp-&gt;regs) {
<a name="l13953"></a>13953         printk(KERN_ERR PFX <span class="stringliteral">&quot;Cannot map device registers, &quot;</span>
<a name="l13954"></a>13954                <span class="stringliteral">&quot;aborting.\n&quot;</span>);
<a name="l13955"></a>13955         err = -ENOMEM;
<a name="l13956"></a>13956         <span class="keywordflow">goto</span> err_out_free_dev;
<a name="l13957"></a>13957     }
<a name="l13958"></a>13958 
<a name="l13959"></a>13959     tg3_init_link_config(tp);
<a name="l13960"></a>13960 
<a name="l13961"></a>13961     tp-&gt;rx_pending = TG3_DEF_RX_RING_PENDING;
<a name="l13962"></a>13962     tp-&gt;rx_jumbo_pending = TG3_DEF_RX_JUMBO_RING_PENDING;
<a name="l13963"></a>13963 
<a name="l13964"></a>13964     intmbx = MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW;
<a name="l13965"></a>13965     rcvmbx = MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW;
<a name="l13966"></a>13966     sndmbx = MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW;
<a name="l13967"></a>13967     <span class="keywordflow">for</span> (i = 0; i &lt; TG3_IRQ_MAX_VECS; i++) {
<a name="l13968"></a>13968         <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> *tnapi = &amp;tp-&gt;napi[i];
<a name="l13969"></a>13969 
<a name="l13970"></a>13970         tnapi-&gt;tp = tp;
<a name="l13971"></a>13971         tnapi-&gt;tx_pending = TG3_DEF_TX_RING_PENDING;
<a name="l13972"></a>13972 
<a name="l13973"></a>13973         tnapi-&gt;int_mbox = intmbx;
<a name="l13974"></a>13974         <span class="keywordflow">if</span> (i &lt; 4)
<a name="l13975"></a>13975             intmbx += 0x8;
<a name="l13976"></a>13976         <span class="keywordflow">else</span>
<a name="l13977"></a>13977             intmbx += 0x4;
<a name="l13978"></a>13978 
<a name="l13979"></a>13979         tnapi-&gt;consmbox = rcvmbx;
<a name="l13980"></a>13980         tnapi-&gt;prodmbox = sndmbx;
<a name="l13981"></a>13981 
<a name="l13982"></a>13982         <span class="keywordflow">if</span> (i)
<a name="l13983"></a>13983             tnapi-&gt;coal_now = HOSTCC_MODE_COAL_VEC1_NOW &lt;&lt; (i - 1);
<a name="l13984"></a>13984         <span class="keywordflow">else</span>
<a name="l13985"></a>13985             tnapi-&gt;coal_now = HOSTCC_MODE_NOW;
<a name="l13986"></a>13986 
<a name="l13987"></a>13987         <span class="keywordflow">if</span> (!(tp-&gt;tg3_flags &amp; TG3_FLAG_SUPPORT_MSIX))
<a name="l13988"></a>13988             <span class="keywordflow">break</span>;
<a name="l13989"></a>13989 
<a name="l13990"></a>13990         <span class="comment">/*</span>
<a name="l13991"></a>13991 <span class="comment">         * If we support MSIX, we&#39;ll be using RSS.  If we&#39;re using</span>
<a name="l13992"></a>13992 <span class="comment">         * RSS, the first vector only handles link interrupts and the</span>
<a name="l13993"></a>13993 <span class="comment">         * remaining vectors handle rx and tx interrupts.  Reuse the</span>
<a name="l13994"></a>13994 <span class="comment">         * mailbox values for the next iteration.  The values we setup</span>
<a name="l13995"></a>13995 <span class="comment">         * above are still useful for the single vectored mode.</span>
<a name="l13996"></a>13996 <span class="comment">         */</span>
<a name="l13997"></a>13997         <span class="keywordflow">if</span> (!i)
<a name="l13998"></a>13998             <span class="keywordflow">continue</span>;
<a name="l13999"></a>13999 
<a name="l14000"></a>14000         rcvmbx += 0x8;
<a name="l14001"></a>14001 
<a name="l14002"></a>14002         <span class="keywordflow">if</span> (sndmbx &amp; 0x4)
<a name="l14003"></a>14003             sndmbx -= 0x4;
<a name="l14004"></a>14004         <span class="keywordflow">else</span>
<a name="l14005"></a>14005             sndmbx += 0xc;
<a name="l14006"></a>14006     }
<a name="l14007"></a>14007 
<a name="l14008"></a>14008     netif_napi_add(dev, &amp;tp-&gt;napi[0].napi, tg3_poll, 64);
<a name="l14009"></a>14009     dev-&gt;ethtool_ops = &amp;tg3_ethtool_ops;
<a name="l14010"></a>14010     dev-&gt;watchdog_timeo = TG3_TX_TIMEOUT;
<a name="l14011"></a>14011     dev-&gt;irq = pdev-&gt;irq;
<a name="l14012"></a>14012 
<a name="l14013"></a>14013     err = tg3_get_invariants(tp);
<a name="l14014"></a>14014     <span class="keywordflow">if</span> (err) {
<a name="l14015"></a>14015         printk(KERN_ERR PFX <span class="stringliteral">&quot;Problem fetching invariants of chip, &quot;</span>
<a name="l14016"></a>14016                <span class="stringliteral">&quot;aborting.\n&quot;</span>);
<a name="l14017"></a>14017         <span class="keywordflow">goto</span> err_out_iounmap;
<a name="l14018"></a>14018     }
<a name="l14019"></a>14019 
<a name="l14020"></a>14020     <span class="keywordflow">if</span> ((tp-&gt;tg3_flags3 &amp; TG3_FLG3_5755_PLUS) ||
<a name="l14021"></a>14021         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906)
<a name="l14022"></a>14022         dev-&gt;netdev_ops = &amp;tg3_netdev_ops;
<a name="l14023"></a>14023     <span class="keywordflow">else</span>
<a name="l14024"></a>14024         dev-&gt;netdev_ops = &amp;tg3_netdev_ops_dma_bug;
<a name="l14025"></a>14025 
<a name="l14026"></a>14026 
<a name="l14027"></a>14027     <span class="comment">/* The EPB bridge inside 5714, 5715, and 5780 and any</span>
<a name="l14028"></a>14028 <span class="comment">     * device behind the EPB cannot support DMA addresses &gt; 40-bit.</span>
<a name="l14029"></a>14029 <span class="comment">     * On 64-bit systems with IOMMU, use 40-bit dma_mask.</span>
<a name="l14030"></a>14030 <span class="comment">     * On 64-bit systems without IOMMU, use 64-bit dma_mask and</span>
<a name="l14031"></a>14031 <span class="comment">     * do DMA address check in tg3_start_xmit().</span>
<a name="l14032"></a>14032 <span class="comment">     */</span>
<a name="l14033"></a>14033     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_IS_5788)
<a name="l14034"></a>14034         persist_dma_mask = dma_mask = DMA_BIT_MASK(32);
<a name="l14035"></a>14035     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_40BIT_DMA_BUG) {
<a name="l14036"></a>14036         persist_dma_mask = dma_mask = DMA_BIT_MASK(40);
<a name="l14037"></a>14037 <span class="preprocessor">#ifdef CONFIG_HIGHMEM</span>
<a name="l14038"></a>14038 <span class="preprocessor"></span>        dma_mask = DMA_BIT_MASK(64);
<a name="l14039"></a>14039 <span class="preprocessor">#endif</span>
<a name="l14040"></a>14040 <span class="preprocessor"></span>    } <span class="keywordflow">else</span>
<a name="l14041"></a>14041         persist_dma_mask = dma_mask = DMA_BIT_MASK(64);
<a name="l14042"></a>14042 
<a name="l14043"></a>14043     <span class="comment">/* Configure DMA attributes. */</span>
<a name="l14044"></a>14044     <span class="keywordflow">if</span> (dma_mask &gt; DMA_BIT_MASK(32)) {
<a name="l14045"></a>14045         err = pci_set_dma_mask(pdev, dma_mask);
<a name="l14046"></a>14046         <span class="keywordflow">if</span> (!err) {
<a name="l14047"></a>14047             dev-&gt;features |= NETIF_F_HIGHDMA;
<a name="l14048"></a>14048             err = pci_set_consistent_dma_mask(pdev,
<a name="l14049"></a>14049                               persist_dma_mask);
<a name="l14050"></a>14050             <span class="keywordflow">if</span> (err &lt; 0) {
<a name="l14051"></a>14051                 printk(KERN_ERR PFX <span class="stringliteral">&quot;Unable to obtain 64 bit &quot;</span>
<a name="l14052"></a>14052                        <span class="stringliteral">&quot;DMA for consistent allocations\n&quot;</span>);
<a name="l14053"></a>14053                 <span class="keywordflow">goto</span> err_out_iounmap;
<a name="l14054"></a>14054             }
<a name="l14055"></a>14055         }
<a name="l14056"></a>14056     }
<a name="l14057"></a>14057     <span class="keywordflow">if</span> (err || dma_mask == DMA_BIT_MASK(32)) {
<a name="l14058"></a>14058         err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
<a name="l14059"></a>14059         <span class="keywordflow">if</span> (err) {
<a name="l14060"></a>14060             printk(KERN_ERR PFX <span class="stringliteral">&quot;No usable DMA configuration, &quot;</span>
<a name="l14061"></a>14061                    <span class="stringliteral">&quot;aborting.\n&quot;</span>);
<a name="l14062"></a>14062             <span class="keywordflow">goto</span> err_out_iounmap;
<a name="l14063"></a>14063         }
<a name="l14064"></a>14064     }
<a name="l14065"></a>14065 
<a name="l14066"></a>14066     tg3_init_bufmgr_config(tp);
<a name="l14067"></a>14067 
<a name="l14068"></a>14068     <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5701_A0)
<a name="l14069"></a>14069         tp-&gt;fw_needed = FIRMWARE_TG3;
<a name="l14070"></a>14070 
<a name="l14071"></a>14071     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_HW_TSO) {
<a name="l14072"></a>14072         tp-&gt;tg3_flags2 |= TG3_FLG2_TSO_CAPABLE;
<a name="l14073"></a>14073     }
<a name="l14074"></a>14074     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5700 ||
<a name="l14075"></a>14075         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5701 ||
<a name="l14076"></a>14076         tp-&gt;pci_chip_rev_id == CHIPREV_ID_5705_A0 ||
<a name="l14077"></a>14077         GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5906 ||
<a name="l14078"></a>14078         (tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF) != 0) {
<a name="l14079"></a>14079         tp-&gt;tg3_flags2 &amp;= ~TG3_FLG2_TSO_CAPABLE;
<a name="l14080"></a>14080     } <span class="keywordflow">else</span> {
<a name="l14081"></a>14081         tp-&gt;tg3_flags2 |= TG3_FLG2_TSO_CAPABLE | TG3_FLG2_TSO_BUG;
<a name="l14082"></a>14082         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5705)
<a name="l14083"></a>14083             tp-&gt;fw_needed = FIRMWARE_TG3TSO5;
<a name="l14084"></a>14084         <span class="keywordflow">else</span>
<a name="l14085"></a>14085             tp-&gt;fw_needed = FIRMWARE_TG3TSO;
<a name="l14086"></a>14086     }
<a name="l14087"></a>14087 
<a name="l14088"></a>14088     <span class="comment">/* TSO is on by default on chips that support hardware TSO.</span>
<a name="l14089"></a>14089 <span class="comment">     * Firmware TSO on older chips gives lower performance, so it</span>
<a name="l14090"></a>14090 <span class="comment">     * is off by default, but can be enabled using ethtool.</span>
<a name="l14091"></a>14091 <span class="comment">     */</span>
<a name="l14092"></a>14092     <span class="keywordflow">if</span> (tp-&gt;tg3_flags2 &amp; TG3_FLG2_HW_TSO) {
<a name="l14093"></a>14093         <span class="keywordflow">if</span> (dev-&gt;features &amp; NETIF_F_IP_CSUM)
<a name="l14094"></a>14094             dev-&gt;features |= NETIF_F_TSO;
<a name="l14095"></a>14095         <span class="keywordflow">if</span> ((dev-&gt;features &amp; NETIF_F_IPV6_CSUM) &amp;&amp;
<a name="l14096"></a>14096             (tp-&gt;tg3_flags2 &amp; TG3_FLG2_HW_TSO_2))
<a name="l14097"></a>14097             dev-&gt;features |= NETIF_F_TSO6;
<a name="l14098"></a>14098         <span class="keywordflow">if</span> (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5761 ||
<a name="l14099"></a>14099             (GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5784 &amp;&amp;
<a name="l14100"></a>14100              GET_CHIP_REV(tp-&gt;pci_chip_rev_id) != CHIPREV_5784_AX) ||
<a name="l14101"></a>14101             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5785 ||
<a name="l14102"></a>14102             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_57780 ||
<a name="l14103"></a>14103             GET_ASIC_REV(tp-&gt;pci_chip_rev_id) == ASIC_REV_5717)
<a name="l14104"></a>14104             dev-&gt;features |= NETIF_F_TSO_ECN;
<a name="l14105"></a>14105     }
<a name="l14106"></a>14106 
<a name="l14107"></a>14107 
<a name="l14108"></a>14108     <span class="keywordflow">if</span> (tp-&gt;pci_chip_rev_id == CHIPREV_ID_5705_A1 &amp;&amp;
<a name="l14109"></a>14109         !(tp-&gt;tg3_flags2 &amp; TG3_FLG2_TSO_CAPABLE) &amp;&amp;
<a name="l14110"></a>14110         !(tr32(TG3PCI_PCISTATE) &amp; PCISTATE_BUS_SPEED_HIGH)) {
<a name="l14111"></a>14111         tp-&gt;tg3_flags2 |= TG3_FLG2_MAX_RXPEND_64;
<a name="l14112"></a>14112         tp-&gt;rx_pending = 63;
<a name="l14113"></a>14113     }
<a name="l14114"></a>14114 
<a name="l14115"></a>14115     err = tg3_get_device_address(tp);
<a name="l14116"></a>14116     <span class="keywordflow">if</span> (err) {
<a name="l14117"></a>14117         printk(KERN_ERR PFX <span class="stringliteral">&quot;Could not obtain valid ethernet address, &quot;</span>
<a name="l14118"></a>14118                <span class="stringliteral">&quot;aborting.\n&quot;</span>);
<a name="l14119"></a>14119         <span class="keywordflow">goto</span> err_out_fw;
<a name="l14120"></a>14120     }
<a name="l14121"></a>14121 
<a name="l14122"></a>14122     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_ENABLE_APE) {
<a name="l14123"></a>14123         tp-&gt;aperegs = pci_ioremap_bar(pdev, BAR_2);
<a name="l14124"></a>14124         <span class="keywordflow">if</span> (!tp-&gt;aperegs) {
<a name="l14125"></a>14125             printk(KERN_ERR PFX <span class="stringliteral">&quot;Cannot map APE registers, &quot;</span>
<a name="l14126"></a>14126                    <span class="stringliteral">&quot;aborting.\n&quot;</span>);
<a name="l14127"></a>14127             err = -ENOMEM;
<a name="l14128"></a>14128             <span class="keywordflow">goto</span> err_out_fw;
<a name="l14129"></a>14129         }
<a name="l14130"></a>14130 
<a name="l14131"></a>14131         tg3_ape_lock_init(tp);
<a name="l14132"></a>14132 
<a name="l14133"></a>14133         <span class="keywordflow">if</span> (tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF)
<a name="l14134"></a>14134             tg3_read_dash_ver(tp);
<a name="l14135"></a>14135     }
<a name="l14136"></a>14136 
<a name="l14137"></a>14137     <span class="comment">/*</span>
<a name="l14138"></a>14138 <span class="comment">     * Reset chip in case UNDI or EFI driver did not shutdown</span>
<a name="l14139"></a>14139 <span class="comment">     * DMA self test will enable WDMAC and we&#39;ll see (spurious)</span>
<a name="l14140"></a>14140 <span class="comment">     * pending DMA on the PCI bus at that point.</span>
<a name="l14141"></a>14141 <span class="comment">     */</span>
<a name="l14142"></a>14142     <span class="keywordflow">if</span> ((tr32(HOSTCC_MODE) &amp; HOSTCC_MODE_ENABLE) ||
<a name="l14143"></a>14143         (tr32(WDMAC_MODE) &amp; WDMAC_MODE_ENABLE)) {
<a name="l14144"></a>14144         tw32(MEMARB_MODE, MEMARB_MODE_ENABLE);
<a name="l14145"></a>14145         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
<a name="l14146"></a>14146     }
<a name="l14147"></a>14147 
<a name="l14148"></a>14148     err = tg3_test_dma(tp);
<a name="l14149"></a>14149     <span class="keywordflow">if</span> (err) {
<a name="l14150"></a>14150         printk(KERN_ERR PFX <span class="stringliteral">&quot;DMA engine test failed, aborting.\n&quot;</span>);
<a name="l14151"></a>14151         <span class="keywordflow">goto</span> err_out_apeunmap;
<a name="l14152"></a>14152     }
<a name="l14153"></a>14153 
<a name="l14154"></a>14154     <span class="comment">/* flow control autonegotiation is default behavior */</span>
<a name="l14155"></a>14155     tp-&gt;tg3_flags |= TG3_FLAG_PAUSE_AUTONEG;
<a name="l14156"></a>14156     tp-&gt;link_config.flowctrl = FLOW_CTRL_TX | FLOW_CTRL_RX;
<a name="l14157"></a>14157 
<a name="l14158"></a>14158     tg3_init_coal(tp);
<a name="l14159"></a>14159 
<a name="l14160"></a>14160     pci_set_drvdata(pdev, dev);
<a name="l14161"></a>14161 
<a name="l14162"></a>14162     err = register_netdev(dev);
<a name="l14163"></a>14163     <span class="keywordflow">if</span> (err) {
<a name="l14164"></a>14164         printk(KERN_ERR PFX <span class="stringliteral">&quot;Cannot register net device, &quot;</span>
<a name="l14165"></a>14165                <span class="stringliteral">&quot;aborting.\n&quot;</span>);
<a name="l14166"></a>14166         <span class="keywordflow">goto</span> err_out_apeunmap;
<a name="l14167"></a>14167     }
<a name="l14168"></a>14168 
<a name="l14169"></a>14169     printk(KERN_INFO <span class="stringliteral">&quot;%s: Tigon3 [partno(%s) rev %04x] (%s) MAC address %pM\n&quot;</span>,
<a name="l14170"></a>14170            dev-&gt;name,
<a name="l14171"></a>14171            tp-&gt;board_part_number,
<a name="l14172"></a>14172            tp-&gt;pci_chip_rev_id,
<a name="l14173"></a>14173            tg3_bus_string(tp, str),
<a name="l14174"></a>14174            dev-&gt;dev_addr);
<a name="l14175"></a>14175 
<a name="l14176"></a>14176     <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_PHY_CONNECTED)
<a name="l14177"></a>14177         printk(KERN_INFO
<a name="l14178"></a>14178                <span class="stringliteral">&quot;%s: attached PHY driver [%s] (mii_bus:phy_addr=%s)\n&quot;</span>,
<a name="l14179"></a>14179                tp-&gt;dev-&gt;name,
<a name="l14180"></a>14180                tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR]-&gt;drv-&gt;name,
<a name="l14181"></a>14181                dev_name(&amp;tp-&gt;mdio_bus-&gt;phy_map[PHY_ADDR]-&gt;dev));
<a name="l14182"></a>14182     <span class="keywordflow">else</span>
<a name="l14183"></a>14183         printk(KERN_INFO
<a name="l14184"></a>14184                <span class="stringliteral">&quot;%s: attached PHY is %s (%s Ethernet) (WireSpeed[%d])\n&quot;</span>,
<a name="l14185"></a>14185                tp-&gt;dev-&gt;name, tg3_phy_string(tp),
<a name="l14186"></a>14186                ((tp-&gt;tg3_flags &amp; TG3_FLAG_10_100_ONLY) ? <span class="stringliteral">&quot;10/100Base-TX&quot;</span> :
<a name="l14187"></a>14187             ((tp-&gt;tg3_flags2 &amp; TG3_FLG2_ANY_SERDES) ? <span class="stringliteral">&quot;1000Base-SX&quot;</span> :
<a name="l14188"></a>14188              <span class="stringliteral">&quot;10/100/1000Base-T&quot;</span>)),
<a name="l14189"></a>14189                (tp-&gt;tg3_flags2 &amp; TG3_FLG2_NO_ETH_WIRE_SPEED) == 0);
<a name="l14190"></a>14190 
<a name="l14191"></a>14191     printk(KERN_INFO <span class="stringliteral">&quot;%s: RXcsums[%d] LinkChgREG[%d] MIirq[%d] ASF[%d] TSOcap[%d]\n&quot;</span>,
<a name="l14192"></a>14192            dev-&gt;name,
<a name="l14193"></a>14193            (tp-&gt;tg3_flags &amp; TG3_FLAG_RX_CHECKSUMS) != 0,
<a name="l14194"></a>14194            (tp-&gt;tg3_flags &amp; TG3_FLAG_USE_LINKCHG_REG) != 0,
<a name="l14195"></a>14195            (tp-&gt;tg3_flags &amp; TG3_FLAG_USE_MI_INTERRUPT) != 0,
<a name="l14196"></a>14196            (tp-&gt;tg3_flags &amp; TG3_FLAG_ENABLE_ASF) != 0,
<a name="l14197"></a>14197            (tp-&gt;tg3_flags2 &amp; TG3_FLG2_TSO_CAPABLE) != 0);
<a name="l14198"></a>14198     printk(KERN_INFO <span class="stringliteral">&quot;%s: dma_rwctrl[%08x] dma_mask[%d-bit]\n&quot;</span>,
<a name="l14199"></a>14199            dev-&gt;name, tp-&gt;dma_rwctrl,
<a name="l14200"></a>14200            (pdev-&gt;dma_mask == DMA_BIT_MASK(32)) ? 32 :
<a name="l14201"></a>14201             (((u64) pdev-&gt;dma_mask == DMA_BIT_MASK(40)) ? 40 : 64));
<a name="l14202"></a>14202 
<a name="l14203"></a>14203     <span class="keywordflow">return</span> 0;
<a name="l14204"></a>14204 
<a name="l14205"></a>14205 err_out_apeunmap:
<a name="l14206"></a>14206     <span class="keywordflow">if</span> (tp-&gt;aperegs) {
<a name="l14207"></a>14207         iounmap(tp-&gt;aperegs);
<a name="l14208"></a>14208         tp-&gt;aperegs = NULL;
<a name="l14209"></a>14209     }
<a name="l14210"></a>14210 
<a name="l14211"></a>14211 err_out_fw:
<a name="l14212"></a>14212     <span class="keywordflow">if</span> (tp-&gt;fw)
<a name="l14213"></a>14213         release_firmware(tp-&gt;fw);
<a name="l14214"></a>14214 
<a name="l14215"></a>14215 err_out_iounmap:
<a name="l14216"></a>14216     <span class="keywordflow">if</span> (tp-&gt;regs) {
<a name="l14217"></a>14217         iounmap(tp-&gt;regs);
<a name="l14218"></a>14218         tp-&gt;regs = NULL;
<a name="l14219"></a>14219     }
<a name="l14220"></a>14220 
<a name="l14221"></a>14221 err_out_free_dev:
<a name="l14222"></a>14222     free_netdev(dev);
<a name="l14223"></a>14223 
<a name="l14224"></a>14224 err_out_free_res:
<a name="l14225"></a>14225     pci_release_regions(pdev);
<a name="l14226"></a>14226 
<a name="l14227"></a>14227 err_out_disable_pdev:
<a name="l14228"></a>14228     pci_disable_device(pdev);
<a name="l14229"></a>14229     pci_set_drvdata(pdev, NULL);
<a name="l14230"></a>14230     <span class="keywordflow">return</span> err;
<a name="l14231"></a>14231 }
<a name="l14232"></a>14232 
<a name="l14233"></a>14233 <span class="keyword">static</span> <span class="keywordtype">void</span> __devexit tg3_remove_one(<span class="keyword">struct</span> pci_dev *pdev)
<a name="l14234"></a>14234 {
<a name="l14235"></a>14235     <span class="keyword">struct </span>net_device *dev = pci_get_drvdata(pdev);
<a name="l14236"></a>14236 
<a name="l14237"></a>14237     <span class="keywordflow">if</span> (dev) {
<a name="l14238"></a>14238         <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l14239"></a>14239 
<a name="l14240"></a>14240         <span class="keywordflow">if</span> (tp-&gt;fw)
<a name="l14241"></a>14241             release_firmware(tp-&gt;fw);
<a name="l14242"></a>14242 
<a name="l14243"></a>14243         flush_scheduled_work();
<a name="l14244"></a>14244 
<a name="l14245"></a>14245         <span class="keywordflow">if</span> (tp-&gt;tg3_flags3 &amp; TG3_FLG3_USE_PHYLIB) {
<a name="l14246"></a>14246             tg3_phy_fini(tp);
<a name="l14247"></a>14247             tg3_mdio_fini(tp);
<a name="l14248"></a>14248         }
<a name="l14249"></a>14249 
<a name="l14250"></a>14250         unregister_netdev(dev);
<a name="l14251"></a>14251         <span class="keywordflow">if</span> (tp-&gt;aperegs) {
<a name="l14252"></a>14252             iounmap(tp-&gt;aperegs);
<a name="l14253"></a>14253             tp-&gt;aperegs = NULL;
<a name="l14254"></a>14254         }
<a name="l14255"></a>14255         <span class="keywordflow">if</span> (tp-&gt;regs) {
<a name="l14256"></a>14256             iounmap(tp-&gt;regs);
<a name="l14257"></a>14257             tp-&gt;regs = NULL;
<a name="l14258"></a>14258         }
<a name="l14259"></a>14259         free_netdev(dev);
<a name="l14260"></a>14260         pci_release_regions(pdev);
<a name="l14261"></a>14261         pci_disable_device(pdev);
<a name="l14262"></a>14262         pci_set_drvdata(pdev, NULL);
<a name="l14263"></a>14263     }
<a name="l14264"></a>14264 }
<a name="l14265"></a>14265 
<a name="l14266"></a>14266 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_suspend(<span class="keyword">struct</span> pci_dev *pdev, pm_message_t state)
<a name="l14267"></a>14267 {
<a name="l14268"></a>14268     <span class="keyword">struct </span>net_device *dev = pci_get_drvdata(pdev);
<a name="l14269"></a>14269     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l14270"></a>14270     pci_power_t target_state;
<a name="l14271"></a>14271     <span class="keywordtype">int</span> err;
<a name="l14272"></a>14272 
<a name="l14273"></a>14273     <span class="comment">/* PCI register 4 needs to be saved whether netif_running() or not.</span>
<a name="l14274"></a>14274 <span class="comment">     * MSI address and data need to be saved if using MSI and</span>
<a name="l14275"></a>14275 <span class="comment">     * netif_running().</span>
<a name="l14276"></a>14276 <span class="comment">     */</span>
<a name="l14277"></a>14277     pci_save_state(pdev);
<a name="l14278"></a>14278 
<a name="l14279"></a>14279     <span class="keywordflow">if</span> (!netif_running(dev))
<a name="l14280"></a>14280         <span class="keywordflow">return</span> 0;
<a name="l14281"></a>14281 
<a name="l14282"></a>14282     flush_scheduled_work();
<a name="l14283"></a>14283     tg3_phy_stop(tp);
<a name="l14284"></a>14284     tg3_netif_stop(tp);
<a name="l14285"></a>14285 
<a name="l14286"></a>14286     del_timer_sync(&amp;tp-&gt;timer);
<a name="l14287"></a>14287 
<a name="l14288"></a>14288     tg3_full_lock(tp, 1);
<a name="l14289"></a>14289     tg3_disable_ints(tp);
<a name="l14290"></a>14290     tg3_full_unlock(tp);
<a name="l14291"></a>14291 
<a name="l14292"></a>14292     netif_device_detach(dev);
<a name="l14293"></a>14293 
<a name="l14294"></a>14294     tg3_full_lock(tp, 0);
<a name="l14295"></a>14295     tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
<a name="l14296"></a>14296     tp-&gt;tg3_flags &amp;= ~TG3_FLAG_INIT_COMPLETE;
<a name="l14297"></a>14297     tg3_full_unlock(tp);
<a name="l14298"></a>14298 
<a name="l14299"></a>14299     target_state = pdev-&gt;pm_cap ? pci_target_state(pdev) : PCI_D3hot;
<a name="l14300"></a>14300 
<a name="l14301"></a>14301     err = tg3_set_power_state(tp, target_state);
<a name="l14302"></a>14302     <span class="keywordflow">if</span> (err) {
<a name="l14303"></a>14303         <span class="keywordtype">int</span> err2;
<a name="l14304"></a>14304 
<a name="l14305"></a>14305         tg3_full_lock(tp, 0);
<a name="l14306"></a>14306 
<a name="l14307"></a>14307         tp-&gt;tg3_flags |= TG3_FLAG_INIT_COMPLETE;
<a name="l14308"></a>14308         err2 = tg3_restart_hw(tp, 1);
<a name="l14309"></a>14309         <span class="keywordflow">if</span> (err2)
<a name="l14310"></a>14310             <span class="keywordflow">goto</span> out;
<a name="l14311"></a>14311 
<a name="l14312"></a>14312         tp-&gt;timer.expires = jiffies + tp-&gt;timer_offset;
<a name="l14313"></a>14313         add_timer(&amp;tp-&gt;timer);
<a name="l14314"></a>14314 
<a name="l14315"></a>14315         netif_device_attach(dev);
<a name="l14316"></a>14316         tg3_netif_start(tp);
<a name="l14317"></a>14317 
<a name="l14318"></a>14318 out:
<a name="l14319"></a>14319         tg3_full_unlock(tp);
<a name="l14320"></a>14320 
<a name="l14321"></a>14321         <span class="keywordflow">if</span> (!err2)
<a name="l14322"></a>14322             tg3_phy_start(tp);
<a name="l14323"></a>14323     }
<a name="l14324"></a>14324 
<a name="l14325"></a>14325     <span class="keywordflow">return</span> err;
<a name="l14326"></a>14326 }
<a name="l14327"></a>14327 
<a name="l14328"></a>14328 <span class="keyword">static</span> <span class="keywordtype">int</span> tg3_resume(<span class="keyword">struct</span> pci_dev *pdev)
<a name="l14329"></a>14329 {
<a name="l14330"></a>14330     <span class="keyword">struct </span>net_device *dev = pci_get_drvdata(pdev);
<a name="l14331"></a>14331     <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *tp = netdev_priv(dev);
<a name="l14332"></a>14332     <span class="keywordtype">int</span> err;
<a name="l14333"></a>14333 
<a name="l14334"></a>14334     pci_restore_state(tp-&gt;pdev);
<a name="l14335"></a>14335 
<a name="l14336"></a>14336     <span class="keywordflow">if</span> (!netif_running(dev))
<a name="l14337"></a>14337         <span class="keywordflow">return</span> 0;
<a name="l14338"></a>14338 
<a name="l14339"></a>14339     err = tg3_set_power_state(tp, PCI_D0);
<a name="l14340"></a>14340     <span class="keywordflow">if</span> (err)
<a name="l14341"></a>14341         <span class="keywordflow">return</span> err;
<a name="l14342"></a>14342 
<a name="l14343"></a>14343     netif_device_attach(dev);
<a name="l14344"></a>14344 
<a name="l14345"></a>14345     tg3_full_lock(tp, 0);
<a name="l14346"></a>14346 
<a name="l14347"></a>14347     tp-&gt;tg3_flags |= TG3_FLAG_INIT_COMPLETE;
<a name="l14348"></a>14348     err = tg3_restart_hw(tp, 1);
<a name="l14349"></a>14349     <span class="keywordflow">if</span> (err)
<a name="l14350"></a>14350         <span class="keywordflow">goto</span> out;
<a name="l14351"></a>14351 
<a name="l14352"></a>14352     tp-&gt;timer.expires = jiffies + tp-&gt;timer_offset;
<a name="l14353"></a>14353     add_timer(&amp;tp-&gt;timer);
<a name="l14354"></a>14354 
<a name="l14355"></a>14355     tg3_netif_start(tp);
<a name="l14356"></a>14356 
<a name="l14357"></a>14357 out:
<a name="l14358"></a>14358     tg3_full_unlock(tp);
<a name="l14359"></a>14359 
<a name="l14360"></a>14360     <span class="keywordflow">if</span> (!err)
<a name="l14361"></a>14361         tg3_phy_start(tp);
<a name="l14362"></a>14362 
<a name="l14363"></a>14363     <span class="keywordflow">return</span> err;
<a name="l14364"></a>14364 }
<a name="l14365"></a>14365 
<a name="l14366"></a>14366 <span class="keyword">static</span> <span class="keyword">struct </span>pci_driver tg3_driver = {
<a name="l14367"></a>14367     .name       = DRV_MODULE_NAME,
<a name="l14368"></a>14368     .id_table   = tg3_pci_tbl,
<a name="l14369"></a>14369     .probe      = tg3_init_one,
<a name="l14370"></a>14370     .remove     = __devexit_p(tg3_remove_one),
<a name="l14371"></a>14371     .suspend    = tg3_suspend,
<a name="l14372"></a>14372     .resume     = tg3_resume
<a name="l14373"></a>14373 };
<a name="l14374"></a>14374 
<a name="l14375"></a>14375 <span class="keyword">static</span> <span class="keywordtype">int</span> __init tg3_init(<span class="keywordtype">void</span>)
<a name="l14376"></a>14376 {
<a name="l14377"></a>14377     <span class="keywordflow">return</span> pci_register_driver(&amp;tg3_driver);
<a name="l14378"></a>14378 }
<a name="l14379"></a>14379 
<a name="l14380"></a>14380 <span class="keyword">static</span> <span class="keywordtype">void</span> __exit tg3_cleanup(<span class="keywordtype">void</span>)
<a name="l14381"></a>14381 {
<a name="l14382"></a>14382     pci_unregister_driver(&amp;tg3_driver);
<a name="l14383"></a>14383 }
<a name="l14384"></a>14384 
<a name="l14385"></a>14385 module_init(tg3_init);
<a name="l14386"></a>14386 module_exit(tg3_cleanup);
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:23 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
