Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Sep 12 23:00:01 2022
| Host         : DESKTOP-89JRGS5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16        4.650        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                             4.650        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y96    led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y87    led_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y76    led_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y76    led_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y106   led_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y111   led_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y118   led_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y76    led_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y96    led_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y96    led_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y87    led_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y87    led_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y76    led_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y76    led_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y76    led_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y76    led_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y106   led_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y106   led_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y96    led_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y96    led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y87    led_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y87    led_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y76    led_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y76    led_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y76    led_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y76    led_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y106   led_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y106   led_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 3.480ns (58.222%)  route 2.497ns (41.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.950     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.338     4.879    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.223     5.102 r  led_reg[4]/Q
                         net (fo=1, routed)           2.497     7.599    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.257    10.856 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.856    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.924ns  (logic 3.477ns (58.691%)  route 2.447ns (41.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.950     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.335     4.876    clk_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.223     5.099 r  led_reg[5]/Q
                         net (fo=1, routed)           2.447     7.546    led_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         3.254    10.800 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.800    led[5]
    P18                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.320ns  (logic 3.482ns (65.443%)  route 1.838ns (34.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.950     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.511     5.052    clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.223     5.275 r  led_reg[0]/Q
                         net (fo=1, routed)           1.838     7.113    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.259    10.372 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.372    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.447ns  (logic 3.465ns (63.624%)  route 1.981ns (36.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.950     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.328     4.869    clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.223     5.092 r  led_reg[6]/Q
                         net (fo=1, routed)           1.981     7.073    led_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.242    10.315 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.315    led[6]
    U19                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.254ns  (logic 3.477ns (66.174%)  route 1.777ns (33.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.950     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.507     5.048    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.223     5.271 r  led_reg[1]/Q
                         net (fo=1, routed)           1.777     7.048    led_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         3.254    10.302 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.302    led[1]
    U16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.218ns  (logic 3.467ns (66.452%)  route 1.750ns (33.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.950     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.493     5.034    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.223     5.257 r  led_reg[3]/Q
                         net (fo=1, routed)           1.750     7.007    led_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.244    10.251 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.251    led[3]
    U21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.167ns  (logic 3.467ns (67.106%)  route 1.700ns (32.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.950     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.493     5.034    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.223     5.257 r  led_reg[7]/Q
                         net (fo=1, routed)           1.700     6.956    led_OBUF[7]
    R18                  OBUF (Prop_obuf_I_O)         3.244    10.201 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.201    led[7]
    R18                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.130ns  (logic 3.481ns (67.861%)  route 1.649ns (32.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.950     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.541 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.493     5.034    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.223     5.257 r  led_reg[2]/Q
                         net (fo=1, routed)           1.649     6.905    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.258    10.163 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.163    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.453ns (69.763%)  route 0.630ns (30.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.653     1.993    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.100     2.093 r  led_reg[7]/Q
                         net (fo=1, routed)           0.630     2.722    led_OBUF[7]
    R18                  OBUF (Prop_obuf_I_O)         1.353     4.075 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.075    led[7]
    R18                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.466ns (70.395%)  route 0.617ns (29.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.653     1.993    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.100     2.093 r  led_reg[2]/Q
                         net (fo=1, routed)           0.617     2.709    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.366     4.076 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.076    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.452ns (68.356%)  route 0.672ns (31.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.653     1.993    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.100     2.093 r  led_reg[3]/Q
                         net (fo=1, routed)           0.672     2.765    led_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.352     4.118 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.118    led[3]
    U21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.462ns (68.504%)  route 0.672ns (31.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.662     2.002    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.100     2.102 r  led_reg[1]/Q
                         net (fo=1, routed)           0.672     2.774    led_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.362     4.136 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.136    led[1]
    U16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.451ns (64.880%)  route 0.785ns (35.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.606     1.946    clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.100     2.046 r  led_reg[6]/Q
                         net (fo=1, routed)           0.785     2.831    led_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.351     4.182 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.182    led[6]
    U19                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.467ns (67.246%)  route 0.714ns (32.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.665     2.005    clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.100     2.105 r  led_reg[0]/Q
                         net (fo=1, routed)           0.714     2.819    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.367     4.186 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.186    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.462ns (58.665%)  route 1.030ns (41.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.611     1.951    clk_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.100     2.051 r  led_reg[5]/Q
                         net (fo=1, routed)           1.030     3.081    led_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         1.362     4.443 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.443    led[5]
    P18                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.672ns  (logic 1.465ns (54.830%)  route 1.207ns (45.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.613     1.953    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.100     2.053 r  led_reg[4]/Q
                         net (fo=1, routed)           1.207     3.260    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.365     4.625 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.625    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.244ns  (logic 1.241ns (38.274%)  route 2.002ns (61.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    H19                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  switch_IBUF[4]_inst/O
                         net (fo=1, routed)           2.002     3.244    switch_IBUF[4]
    SLICE_X0Y106         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.283 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.205     4.488    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  led_reg[4]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.185ns  (logic 1.240ns (38.947%)  route 1.944ns (61.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    H18                  IBUF (Prop_ibuf_I_O)         1.240     1.240 r  switch_IBUF[5]_inst/O
                         net (fo=1, routed)           1.944     3.185    switch_IBUF[5]
    SLICE_X0Y111         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.283 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.202     4.485    clk_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  led_reg[5]/C

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.057ns  (logic 1.241ns (40.588%)  route 1.817ns (59.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.241     1.241 r  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           1.817     3.057    switch_IBUF[6]
    SLICE_X0Y118         FDRE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.283 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.197     4.480    clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  led_reg[6]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.729ns  (logic 1.273ns (46.632%)  route 1.457ns (53.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.273     1.273 r  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           1.457     2.729    switch_IBUF[1]
    SLICE_X0Y87          FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.283 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.373     4.656    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  led_reg[1]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.608ns  (logic 1.290ns (49.458%)  route 1.318ns (50.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    H22                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           1.318     2.608    switch_IBUF[2]
    SLICE_X0Y76          FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.283 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.363     4.646    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  led_reg[2]/C

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.276ns (50.130%)  route 1.270ns (49.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J23                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    J23                  IBUF (Prop_ibuf_I_O)         1.276     1.276 r  switch_IBUF[7]_inst/O
                         net (fo=1, routed)           1.270     2.546    switch_IBUF[7]
    SLICE_X0Y76          FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.283 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.363     4.646    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  led_reg[7]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.531ns  (logic 1.278ns (50.507%)  route 1.253ns (49.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.278     1.278 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.531    switch_IBUF[0]
    SLICE_X0Y96          FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.283 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.377     4.660    clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  led_reg[0]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.439ns  (logic 1.260ns (51.651%)  route 1.179ns (48.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    L23                  IBUF (Prop_ibuf_I_O)         1.260     1.260 r  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           1.179     2.439    switch_IBUF[3]
    SLICE_X0Y76          FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.834     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.283 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.363     4.646    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  led_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.650ns (50.841%)  route 0.628ns (49.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    L23                  IBUF (Prop_ibuf_I_O)         0.650     0.650 r  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           0.628     1.278    switch_IBUF[3]
    SLICE_X0Y76          FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.958     1.577    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.870     2.477    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  led_reg[3]/C

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.666ns (50.089%)  route 0.664ns (49.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J23                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    J23                  IBUF (Prop_ibuf_I_O)         0.666     0.666 r  switch_IBUF[7]_inst/O
                         net (fo=1, routed)           0.664     1.330    switch_IBUF[7]
    SLICE_X0Y76          FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.958     1.577    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.870     2.477    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  led_reg[7]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.668ns (49.979%)  route 0.669ns (50.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.668     0.668 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           0.669     1.337    switch_IBUF[0]
    SLICE_X0Y96          FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.958     1.577    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.885     2.492    clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  led_reg[0]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.679ns (49.467%)  route 0.694ns (50.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    H22                  IBUF (Prop_ibuf_I_O)         0.679     0.679 r  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           0.694     1.374    switch_IBUF[2]
    SLICE_X0Y76          FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.958     1.577    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.870     2.477    clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  led_reg[2]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.663ns (46.328%)  route 0.768ns (53.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    G22                  IBUF (Prop_ibuf_I_O)         0.663     0.663 r  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           0.768     1.430    switch_IBUF[1]
    SLICE_X0Y87          FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.958     1.577    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.881     2.488    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  led_reg[1]/C

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.631ns (39.232%)  route 0.978ns (60.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    H17                  IBUF (Prop_ibuf_I_O)         0.631     0.631 r  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           0.978     1.609    switch_IBUF[6]
    SLICE_X0Y118         FDRE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.958     1.577    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.804     2.411    clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  led_reg[6]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.631ns (37.847%)  route 1.035ns (62.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    H18                  IBUF (Prop_ibuf_I_O)         0.631     0.631 r  switch_IBUF[5]_inst/O
                         net (fo=1, routed)           1.035     1.666    switch_IBUF[5]
    SLICE_X0Y111         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.958     1.577    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.811     2.418    clk_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  led_reg[5]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.632ns (37.049%)  route 1.073ns (62.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    H19                  IBUF (Prop_ibuf_I_O)         0.632     0.632 r  switch_IBUF[4]_inst/O
                         net (fo=1, routed)           1.073     1.705    switch_IBUF[4]
    SLICE_X0Y106         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.958     1.577    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.813     2.420    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  led_reg[4]/C





