//
// Verilog Module mopshub_lib.spi_module_trial
//
// Created:
//          by - dcs.dcs (localhost)
//          at - 14:26:37 06/01/22
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module spi_module_trial ;


// ### Please start your Verilog code here ### 

endmodule
