# Design and Verification of a 32-bit RISC architecture based pipelined processor using Verilog
