#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5df43e2b56c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5df43e2b5850 .scope module, "control_tb" "control_tb" 3 4;
 .timescale -9 -12;
v0x5df43e2eadf0_0 .net "ALUOp", 1 0, v0x5df43e2eb0c0_0;  1 drivers
v0x5df43e2ec4a0_0 .net "ALUSrc", 0 0, v0x5df43e2eb1a0_0;  1 drivers
v0x5df43e2ec570_0 .var "ALUimm", 0 0;
v0x5df43e2ec670_0 .var "ALUreg", 0 0;
v0x5df43e2ec740_0 .var "AUIPC", 0 0;
v0x5df43e2ec7e0_0 .var "Branch", 0 0;
v0x5df43e2ec8b0_0 .net "BranchSig", 0 0, v0x5df43e2eb5c0_0;  1 drivers
v0x5df43e2ec980_0 .net "ImmSrc", 2 0, v0x5df43e2eb680_0;  1 drivers
v0x5df43e2eca50_0 .var "JAL", 0 0;
v0x5df43e2ecb20_0 .var "JALR", 0 0;
v0x5df43e2ecbf0_0 .net "Jump", 0 0, v0x5df43e2eb8e0_0;  1 drivers
v0x5df43e2eccc0_0 .var "LUI", 0 0;
v0x5df43e2ecd90_0 .var "Load", 0 0;
v0x5df43e2ece60_0 .net "MemRead", 0 0, v0x5df43e2ebb20_0;  1 drivers
v0x5df43e2ecf30_0 .net "MemWrite", 0 0, v0x5df43e2ebbe0_0;  1 drivers
v0x5df43e2ed000_0 .net "MemtoReg", 0 0, v0x5df43e2ebca0_0;  1 drivers
v0x5df43e2ed0d0_0 .var "SYSTEM", 0 0;
v0x5df43e2ed1a0_0 .var "Store", 0 0;
v0x5df43e2ed270_0 .var/i "failed", 31 0;
v0x5df43e2ed310_0 .var "instr", 31 0;
v0x5df43e2ed3e0_0 .var/i "passed", 31 0;
S_0x5df43e272490 .scope task, "assert_control" "assert_control" 3 47, 3 47 0, S_0x5df43e2b5850;
 .timescale -9 -12;
v0x5df43e273330_0 .var "exp_ALUOp", 1 0;
v0x5df43e2a1c60_0 .var "exp_ALUSrc", 0 0;
v0x5df43e2ea3e0_0 .var "exp_BranchSig", 0 0;
v0x5df43e2ea480_0 .var "exp_ImmSrc", 2 0;
v0x5df43e2ea560_0 .var "exp_Jump", 0 0;
v0x5df43e2ea670_0 .var "exp_MemRead", 0 0;
v0x5df43e2ea730_0 .var "exp_MemWrite", 0 0;
v0x5df43e2ea7f0_0 .var "exp_MemtoReg", 0 0;
v0x5df43e2ea8b0_0 .var "label", 127 0;
TD_control_tb.assert_control ;
    %delay 1000, 0;
    %load/vec4 v0x5df43e2ece60_0;
    %load/vec4 v0x5df43e2ea670_0;
    %cmp/ne;
    %jmp/1 T_0.8, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5df43e2ecf30_0;
    %load/vec4 v0x5df43e2ea730_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.8;
    %jmp/1 T_0.7, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5df43e2ed000_0;
    %load/vec4 v0x5df43e2ea7f0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.7;
    %jmp/1 T_0.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5df43e2ec4a0_0;
    %load/vec4 v0x5df43e2a1c60_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.6;
    %jmp/1 T_0.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5df43e2ec8b0_0;
    %load/vec4 v0x5df43e2ea3e0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.5;
    %jmp/1 T_0.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5df43e2ecbf0_0;
    %load/vec4 v0x5df43e2ea560_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.4;
    %jmp/1 T_0.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5df43e2eadf0_0;
    %load/vec4 v0x5df43e273330_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.3;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5df43e2ec980_0;
    %load/vec4 v0x5df43e2ea480_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 59 "$display", "FAIL [%s] at time %0t", v0x5df43e2ea8b0_0, $time {0 0 0};
    %vpi_call/w 3 60 "$display", "   Got     : MemRead=%b, MemWrite=%b, MemtoReg=%b, ALUSrc=%b, Branch=%b, Jump=%b, ALUOp=%02b, ImmSrc=%03b", v0x5df43e2ece60_0, v0x5df43e2ecf30_0, v0x5df43e2ed000_0, v0x5df43e2ec4a0_0, v0x5df43e2ec8b0_0, v0x5df43e2ecbf0_0, v0x5df43e2eadf0_0, v0x5df43e2ec980_0 {0 0 0};
    %vpi_call/w 3 63 "$display", "   Expected: MemRead=%b, MemWrite=%b, MemtoReg=%b, ALUSrc=%b, Branch=%b, Jump=%b, ALUOp=%02b, ImmSrc=%03b", v0x5df43e2ea670_0, v0x5df43e2ea730_0, v0x5df43e2ea7f0_0, v0x5df43e2a1c60_0, v0x5df43e2ea3e0_0, v0x5df43e2ea560_0, v0x5df43e273330_0, v0x5df43e2ea480_0 {0 0 0};
    %load/vec4 v0x5df43e2ed270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df43e2ed270_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 69 "$display", "PASS [%s]", v0x5df43e2ea8b0_0 {0 0 0};
    %load/vec4 v0x5df43e2ed3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df43e2ed3e0_0, 0, 32;
T_0.1 ;
    %end;
S_0x5df43e2ea990 .scope task, "reset_inputs" "reset_inputs" 3 40, 3 40 0, S_0x5df43e2b5850;
 .timescale -9 -12;
TD_control_tb.reset_inputs ;
    %pushi/vec4 0, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x5df43e2ed0d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5df43e2ed1a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5df43e2ecd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5df43e2ec740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5df43e2eccc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5df43e2ecb20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5df43e2eca50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5df43e2ec7e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5df43e2ec570_0, 0, 1;
    %store/vec4 v0x5df43e2ec670_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df43e2ed310_0, 0, 32;
    %end;
S_0x5df43e2eab40 .scope module, "uut" "control" 3 16, 4 3 0, S_0x5df43e2b5850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 1 "ALUreg";
    .port_info 2 /INPUT 1 "ALUimm";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "JAL";
    .port_info 5 /INPUT 1 "JALR";
    .port_info 6 /INPUT 1 "LUI";
    .port_info 7 /INPUT 1 "AUIPC";
    .port_info 8 /INPUT 1 "Load";
    .port_info 9 /INPUT 1 "Store";
    .port_info 10 /INPUT 1 "SYSTEM";
    .port_info 11 /OUTPUT 1 "MemRead";
    .port_info 12 /OUTPUT 1 "MemWrite";
    .port_info 13 /OUTPUT 1 "MemtoReg";
    .port_info 14 /OUTPUT 1 "ALUSrc";
    .port_info 15 /OUTPUT 1 "BranchSig";
    .port_info 16 /OUTPUT 1 "Jump";
    .port_info 17 /OUTPUT 2 "ALUOp";
    .port_info 18 /OUTPUT 3 "ImmSrc";
P_0x5df43e2ead20 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x5df43e2eb0c0_0 .var "ALUOp", 1 0;
v0x5df43e2eb1a0_0 .var "ALUSrc", 0 0;
v0x5df43e2eb260_0 .net "ALUimm", 0 0, v0x5df43e2ec570_0;  1 drivers
v0x5df43e2eb330_0 .net "ALUreg", 0 0, v0x5df43e2ec670_0;  1 drivers
v0x5df43e2eb3f0_0 .net "AUIPC", 0 0, v0x5df43e2ec740_0;  1 drivers
v0x5df43e2eb500_0 .net "Branch", 0 0, v0x5df43e2ec7e0_0;  1 drivers
v0x5df43e2eb5c0_0 .var "BranchSig", 0 0;
v0x5df43e2eb680_0 .var "ImmSrc", 2 0;
v0x5df43e2eb760_0 .net "JAL", 0 0, v0x5df43e2eca50_0;  1 drivers
v0x5df43e2eb820_0 .net "JALR", 0 0, v0x5df43e2ecb20_0;  1 drivers
v0x5df43e2eb8e0_0 .var "Jump", 0 0;
v0x5df43e2eb9a0_0 .net "LUI", 0 0, v0x5df43e2eccc0_0;  1 drivers
v0x5df43e2eba60_0 .net "Load", 0 0, v0x5df43e2ecd90_0;  1 drivers
v0x5df43e2ebb20_0 .var "MemRead", 0 0;
v0x5df43e2ebbe0_0 .var "MemWrite", 0 0;
v0x5df43e2ebca0_0 .var "MemtoReg", 0 0;
v0x5df43e2ebd60_0 .net "SYSTEM", 0 0, v0x5df43e2ed0d0_0;  1 drivers
v0x5df43e2ebe20_0 .net "Store", 0 0, v0x5df43e2ed1a0_0;  1 drivers
v0x5df43e2ebee0_0 .net *"_ivl_1", 2 0, L_0x5df43e2ed480;  1 drivers
v0x5df43e2ebfc0_0 .net "funct3", 0 0, L_0x5df43e2ed550;  1 drivers
v0x5df43e2ec080_0 .net "instr", 31 0, v0x5df43e2ed310_0;  1 drivers
E_0x5df43e2ac910/0 .event anyedge, v0x5df43e2eb330_0, v0x5df43e2eb260_0, v0x5df43e2eba60_0, v0x5df43e2ebe20_0;
E_0x5df43e2ac910/1 .event anyedge, v0x5df43e2eb500_0, v0x5df43e2eb760_0, v0x5df43e2eb820_0, v0x5df43e2eb9a0_0;
E_0x5df43e2ac910/2 .event anyedge, v0x5df43e2eb3f0_0, v0x5df43e2ebd60_0;
E_0x5df43e2ac910 .event/or E_0x5df43e2ac910/0, E_0x5df43e2ac910/1, E_0x5df43e2ac910/2;
L_0x5df43e2ed480 .part v0x5df43e2ed310_0, 12, 3;
L_0x5df43e2ed550 .part L_0x5df43e2ed480, 0, 1;
    .scope S_0x5df43e2eab40;
T_2 ;
    %wait E_0x5df43e2ac910;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ebb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ebbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ebca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2eb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2eb5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2eb8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df43e2eb0c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5df43e2eb680_0, 0, 3;
    %load/vec4 v0x5df43e2eb330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5df43e2eb0c0_0, 0, 2;
T_2.0 ;
    %load/vec4 v0x5df43e2eb260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2eb1a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5df43e2eb0c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5df43e2eb680_0, 0, 3;
T_2.2 ;
    %load/vec4 v0x5df43e2eba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ebb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ebca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2eb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df43e2eb0c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5df43e2eb680_0, 0, 3;
T_2.4 ;
    %load/vec4 v0x5df43e2ebe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ebbe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2eb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df43e2eb0c0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5df43e2eb680_0, 0, 3;
T_2.6 ;
    %load/vec4 v0x5df43e2eb500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2eb5c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5df43e2eb0c0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5df43e2eb680_0, 0, 3;
T_2.8 ;
    %load/vec4 v0x5df43e2eb760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2eb1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2eb8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df43e2eb0c0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5df43e2eb680_0, 0, 3;
T_2.10 ;
    %load/vec4 v0x5df43e2eb820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2eb1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2eb8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df43e2eb0c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5df43e2eb680_0, 0, 3;
T_2.12 ;
    %load/vec4 v0x5df43e2eb9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2eb1a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5df43e2eb0c0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5df43e2eb680_0, 0, 3;
T_2.14 ;
    %load/vec4 v0x5df43e2eb3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2eb1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df43e2eb0c0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5df43e2eb680_0, 0, 3;
T_2.16 ;
    %load/vec4 v0x5df43e2ebd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
T_2.18 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5df43e2b5850;
T_3 ;
    %vpi_call/w 3 75 "$display", "Starting control unit tests...\012" {0 0 0};
    %vpi_call/w 3 76 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5df43e2b5850 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df43e2ed3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df43e2ed270_0, 0, 32;
    %fork TD_control_tb.reset_inputs, S_0x5df43e2ea990;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ec670_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2a1c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea560_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5df43e273330_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5df43e2ea480_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21037, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1954115685, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5df43e2ea8b0_0, 0, 128;
    %fork TD_control_tb.assert_control, S_0x5df43e272490;
    %join;
    %fork TD_control_tb.reset_inputs, S_0x5df43e2ea990;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ec570_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2a1c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea560_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5df43e273330_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5df43e2ea480_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 18733, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1954115685, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5df43e2ea8b0_0, 0, 128;
    %fork TD_control_tb.assert_control, S_0x5df43e272490;
    %join;
    %fork TD_control_tb.reset_inputs, S_0x5df43e2ea990;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ecd90_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ea670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ea7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2a1c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea560_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df43e273330_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5df43e2ea480_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1282367844, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5df43e2ea8b0_0, 0, 128;
    %fork TD_control_tb.assert_control, S_0x5df43e272490;
    %join;
    %fork TD_control_tb.reset_inputs, S_0x5df43e2ea990;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ed1a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ea730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2a1c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea560_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df43e273330_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5df43e2ea480_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 83, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953460837, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5df43e2ea8b0_0, 0, 128;
    %fork TD_control_tb.assert_control, S_0x5df43e272490;
    %join;
    %fork TD_control_tb.reset_inputs, S_0x5df43e2ea990;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ec7e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2a1c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ea3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea560_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5df43e273330_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5df43e2ea480_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 17010, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1634624360, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5df43e2ea8b0_0, 0, 128;
    %fork TD_control_tb.assert_control, S_0x5df43e272490;
    %join;
    %fork TD_control_tb.reset_inputs, S_0x5df43e2ea990;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2eca50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2a1c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ea560_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df43e273330_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5df43e2ea480_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4866380, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5df43e2ea8b0_0, 0, 128;
    %fork TD_control_tb.assert_control, S_0x5df43e272490;
    %join;
    %fork TD_control_tb.reset_inputs, S_0x5df43e2ea990;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ecb20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5df43e2ed310_0, 4, 3;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2a1c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ea560_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df43e273330_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5df43e2ea480_0, 0, 3;
    %pushi/vec4 4866380, 0, 32; draw_string_vec4
    %pushi/vec4 1377855093, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852011571, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1026568240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5df43e2ea8b0_0, 0, 128;
    %fork TD_control_tb.assert_control, S_0x5df43e272490;
    %join;
    %fork TD_control_tb.reset_inputs, S_0x5df43e2ea990;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2eccc0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2a1c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea560_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5df43e273330_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5df43e2ea480_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5002569, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5df43e2ea8b0_0, 0, 128;
    %fork TD_control_tb.assert_control, S_0x5df43e272490;
    %join;
    %fork TD_control_tb.reset_inputs, S_0x5df43e2ea990;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2ec740_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df43e2a1c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df43e2ea560_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df43e273330_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5df43e2ea480_0, 0, 3;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 65, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1430868035, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5df43e2ea8b0_0, 0, 128;
    %fork TD_control_tb.assert_control, S_0x5df43e272490;
    %join;
    %vpi_call/w 3 128 "$display", "\012Summary of control unit tests:" {0 0 0};
    %load/vec4 v0x5df43e2ed3e0_0;
    %load/vec4 v0x5df43e2ed270_0;
    %add;
    %vpi_call/w 3 129 "$display", "Total tests: %d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 130 "$display", "Passed: %d", v0x5df43e2ed3e0_0 {0 0 0};
    %vpi_call/w 3 131 "$display", "Failed: %d", v0x5df43e2ed270_0 {0 0 0};
    %vpi_call/w 3 132 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/control_tb.v";
    "src/control.v";
