# Reading H:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do pll_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/02_pll/prj/ip {H:/FPGA/cyclone source/02_pll/prj/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:06 on Jul 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/02_pll/prj/ip" H:/FPGA/cyclone source/02_pll/prj/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 11:58:06 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/02_pll/prj/db {H:/FPGA/cyclone source/02_pll/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:06 on Jul 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/02_pll/prj/db" H:/FPGA/cyclone source/02_pll/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 11:58:06 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/02_pll/prj/../testbench {H:/FPGA/cyclone source/02_pll/prj/../testbench/pll_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:06 on Jul 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/02_pll/prj/../testbench" H:/FPGA/cyclone source/02_pll/prj/../testbench/pll_tb.v 
# -- Compiling module pll_tb
# 
# Top level modules:
# 	pll_tb
# End time: 11:58:06 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  pll_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" pll_tb 
# Start time: 11:58:06 on Jul 27,2023
# Loading work.pll_tb
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: pll_tb.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 2080000  Instance: pll_tb.pll.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : H:/FPGA/cyclone source/02_pll/prj/../testbench/pll_tb.v(30)
#    Time: 6002 ns  Iteration: 0  Instance: /pll_tb
# Break in Module pll_tb at H:/FPGA/cyclone source/02_pll/prj/../testbench/pll_tb.v line 30
# WARNING: No extended dataflow license exists
# End time: 11:59:03 on Jul 27,2023, Elapsed time: 0:00:57
# Errors: 0, Warnings: 1
