DSCH 3.5
VERSION 20-Oct-18 11:10:02 AM
BB(-54,-25,274,209)
SYM  #27092018_1
BB(70,150,110,190)
TITLE 80 143  #HALF_SUM/SUB
MODEL 6000
PROP                                                                                                                                   
REC(75,155,30,30,r)
VIS 5
PIN(85,190,0.000,0.000)C
PIN(70,180,0.000,0.000)B
PIN(70,160,0.000,0.000)A
PIN(110,180,0.010,0.004)CARRYorBORROW
PIN(110,160,0.010,0.006)SUMorSUB
LIG(85,185,85,190)
LIG(70,180,75,180)
LIG(70,160,75,160)
LIG(105,180,110,180)
LIG(105,160,110,160)
LIG(75,155,75,185)
LIG(75,155,105,155)
LIG(105,155,105,185)
LIG(105,185,75,185)
VLG module 27092018_1( C,B,A,CARRYorBORROW,SUMorSUB);
VLG input C,B,A;
VLG output CARRYorBORROW,SUMorSUB;
VLG wire w5,w6,w7,w8,w9,w10,w11,w12;
VLG wire w15,w16,w17,w18,w19,w20,w21,w22;
VLG wire w23,w24,w25,w26,w27,w28,w29,w30;
VLG wire w31,w32,w33,w34,w35,w36,w37,w38;
VLG wire w39,w40,w41,w42,w43,w44,w45,w46;
VLG wire w47,w48,w49,w50,w51,w52,w53,w54;
VLG wire w55,w56,w57,w58,w59,w60,w61,w62;
VLG wire w63,w64,w65,w66,w67,w68,w69,w70;
VLG wire w71,w72,w73,w74,w75,w76,w77,w78;
VLG wire w79,w80,w81,w82,w83,w84,w85,w86;
VLG wire w87,w88,w89,w90,w91,w92,w93,w94;
VLG wire w95,w96,w97,w98,w99,w100,w101,w102;
VLG wire w103,w104,w105,w106,w107,w108,w109,w110;
VLG wire w111,w112,w113,w114,w115,w116,w117,w118;
VLG wire w119,w120,w121,w122,w123,w124,w125,w126;
VLG wire w127,w128,w129,w130,w131,w132,w133,w134;
VLG wire w135,w136,w137,w138,w139,w140,w141,w142;
VLG wire w143,w144,w145,w146,w147,w148,w149,w150;
VLG wire w151,w152,w153,w154,w155,w156,w157,w158;
VLG wire w159,w160,w161,w162,w163,w164,w165,w166;
VLG wire w167,w168,w169,w170,w171,w172,w173,w174;
VLG wire w175,w176,w177,w178,w179,w180,w181,w182;
VLG wire w183,w184,w185,w186,w187,w188,w189,w190;
VLG wire w191,w192,w193,w194,w195,w196,w197,w198;
VLG wire w199,w200,w201,w202,w203,w204,w205,w206;
VLG wire w207,w208,w209,w210,w211;
VLG not #(1) inv_1_1(w15,w6);
VLG and #(2) and2_2_2(w7,w15,w5);
VLG xor #(2) xor2_3_3(w8,w6,w5);
VLG not #(1) inv_1_4_4(w17,w16);
VLG and #(1) and2_2_5_5(w19,w16,w18);
VLG and #(1) and2_3_6_6(w20,w18,w17);
VLG and #(1) and3_1_4_7_7(w24,w21,w22,w23);
VLG and #(1) and3_2_5_8_8(w27,w25,w22,w26);
VLG and #(1) and3_3_6_9_9(w30,w28,w29,w26);
VLG and #(1) and3_4_7_10_10(w32,w31,w29,w23);
VLG or #(1) or3_5_8_11_11(w33,w27,w24,w30);
VLG or #(1) or2_6_9_12_12(w34,w33,w32);
VLG not #(2) inv_7_10_13_13(w26,w23);
VLG not #(2) inv_8_11_14_14(w22,w29);
VLG and #(1) and3_1_15_15(w38,w35,w36,w37);
VLG and #(1) and3_2_16_16(w41,w39,w36,w40);
VLG and #(1) and3_3_17_17(w44,w42,w43,w40);
VLG and #(1) and3_4_18_18(w46,w45,w43,w37);
VLG or #(1) or3_5_19_19(w47,w41,w38,w44);
VLG or #(1) or2_6_20_20(w48,w47,w46);
VLG not #(2) inv_7_21_21(w40,w37);
VLG not #(2) inv_8_22_22(w36,w43);
VLG not #(1) inv_1_23_23(w50,w49);
VLG and #(1) and2_2_24_24(w52,w49,w51);
VLG and #(1) and2_3_25_25(w53,w51,w50);
VLG and #(1) and3_1_4_26_26(w57,w54,w55,w56);
VLG and #(1) and3_2_5_27_27(w60,w58,w55,w59);
VLG and #(1) and3_3_6_28_28(w63,w61,w62,w59);
VLG and #(1) and3_4_7_29_29(w65,w64,w62,w56);
VLG or #(1) or3_5_8_30_30(w66,w60,w57,w63);
VLG or #(1) or2_6_9_31_31(w67,w66,w65);
VLG not #(2) inv_7_10_32_32(w59,w56);
VLG not #(2) inv_8_11_33_33(w55,w62);
VLG and #(1) and2_1_34_34(w70,w68,w69);
VLG xor #(1) xor2_2_35_35(w71,w69,w68);
VLG not #(1) inv_1_3_36_36(w73,w72);
VLG and #(1) and2_2_4_37_37(w75,w72,w74);
VLG and #(1) and2_3_5_38_38(w76,w74,w73);
VLG and #(1) and3_1_4_6_39_39(w80,w77,w78,w79);
VLG and #(1) and3_2_5_7_40_40(w83,w81,w78,w82);
VLG and #(1) and3_3_6_8_41_41(w86,w84,w85,w82);
VLG and #(1) and3_4_7_9_42_42(w88,w87,w85,w79);
VLG or #(1) or3_5_8_10_43_43(w89,w83,w80,w86);
VLG or #(1) or2_6_9_11_44_44(w90,w89,w88);
VLG not #(2) inv_7_10_12_45_45(w82,w79);
VLG not #(2) inv_8_11_13_46_46(w78,w85);
VLG and #(1) and3_1_14_47_47(w94,w91,w92,w93);
VLG and #(1) and3_2_15_48_48(w97,w95,w92,w96);
VLG and #(1) and3_3_16_49_49(w100,w98,w99,w96);
VLG and #(1) and3_4_17_50_50(w102,w101,w99,w93);
VLG or #(1) or3_5_18_51_51(w103,w97,w94,w100);
VLG or #(1) or2_6_19_52_52(w104,w103,w102);
VLG not #(2) inv_7_20_53_53(w96,w93);
VLG not #(2) inv_8_21_54_54(w92,w99);
VLG not #(1) inv_1_22_55_55(w106,w105);
VLG and #(1) and2_2_23_56_56(w108,w105,w107);
VLG and #(1) and2_3_24_57_57(w109,w107,w106);
VLG and #(1) and3_1_4_25_58_58(w113,w110,w111,w112);
VLG and #(1) and3_2_5_26_59_59(w116,w114,w111,w115);
VLG and #(1) and3_3_6_27_60_60(w119,w117,w118,w115);
VLG and #(1) and3_4_7_28_61_61(w121,w120,w118,w112);
VLG or #(1) or3_5_8_29_62_62(w122,w116,w113,w119);
VLG or #(1) or2_6_9_30_63_63(w123,w122,w121);
VLG not #(2) inv_7_10_31_64_64(w115,w112);
VLG not #(2) inv_8_11_32_65_65(w111,w118);
VLG and #(2) and2_1_66(w11,w9,w10);
VLG xor #(2) xor2_2_67(w12,w10,w9);
VLG not #(1) inv_1_3_68(w125,w124);
VLG and #(1) and2_2_4_69(w127,w124,w126);
VLG and #(1) and2_3_5_70(w128,w126,w125);
VLG and #(1) and3_1_4_6_71(w132,w129,w130,w131);
VLG and #(1) and3_2_5_7_72(w135,w133,w130,w134);
VLG and #(1) and3_3_6_8_73(w138,w136,w137,w134);
VLG and #(1) and3_4_7_9_74(w140,w139,w137,w131);
VLG or #(1) or3_5_8_10_75(w141,w135,w132,w138);
VLG or #(1) or2_6_9_11_76(w142,w141,w140);
VLG not #(2) inv_7_10_12_77(w134,w131);
VLG not #(2) inv_8_11_13_78(w130,w137);
VLG and #(1) and3_1_14_79(w146,w143,w144,w145);
VLG and #(1) and3_2_15_80(w149,w147,w144,w148);
VLG and #(1) and3_3_16_81(w152,w150,w151,w148);
VLG and #(1) and3_4_17_82(w154,w153,w151,w145);
VLG or #(1) or3_5_18_83(w155,w149,w146,w152);
VLG or #(1) or2_6_19_84(w156,w155,w154);
VLG not #(2) inv_7_20_85(w148,w145);
VLG not #(2) inv_8_21_86(w144,w151);
VLG not #(1) inv_1_22_87(w158,w157);
VLG and #(1) and2_2_23_88(w160,w157,w159);
VLG and #(1) and2_3_24_89(w161,w159,w158);
VLG and #(1) and3_1_4_25_90(w165,w162,w163,w164);
VLG and #(1) and3_2_5_26_91(w168,w166,w163,w167);
VLG and #(1) and3_3_6_27_92(w171,w169,w170,w167);
VLG and #(1) and3_4_7_28_93(w173,w172,w170,w164);
VLG or #(1) or3_5_8_29_94(w174,w168,w165,w171);
VLG or #(1) or2_6_9_30_95(w175,w174,w173);
VLG not #(2) inv_7_10_31_96(w167,w164);
VLG not #(2) inv_8_11_32_97(w163,w170);
VLG not #(1) inv_1_98(w176,C);
VLG and #(2) and2_2_99(w6,C,A);
VLG and #(2) and2_3_100(w10,A,w176);
VLG and #(1) and3_1_4_101(w180,w177,w178,w179);
VLG and #(1) and3_2_5_102(w183,w181,w178,w182);
VLG and #(1) and3_3_6_103(w186,w184,w185,w182);
VLG and #(1) and3_4_7_104(w188,w187,w185,w179);
VLG or #(1) or3_5_8_105(w189,w183,w180,w186);
VLG or #(1) or2_6_9_106(w190,w189,w188);
VLG not #(2) inv_7_10_107(w182,w179);
VLG not #(2) inv_8_11_108(w178,w185);
VLG not #(1) inv_1_109(w191,C);
VLG and #(2) and2_2_110(w5,C,B);
VLG and #(2) and2_3_111(w9,B,w191);
VLG and #(1) and3_1_4_112(w195,w192,w193,w194);
VLG and #(1) and3_2_5_113(w198,w196,w193,w197);
VLG and #(1) and3_3_6_114(w201,w199,w200,w197);
VLG and #(1) and3_4_7_115(w203,w202,w200,w194);
VLG or #(1) or3_5_8_116(w204,w198,w195,w201);
VLG or #(1) or2_6_9_117(w205,w204,w203);
VLG not #(2) inv_7_10_118(w197,w194);
VLG not #(2) inv_8_11_119(w193,w200);
VLG not #(1) inv_1_120(w206,C);
VLG and #(2) and2_2_121(w207,w206,w12);
VLG and #(2) and2_3_122(w208,C,w8);
VLG or #(2) or2_4_123(SUMorSUB,w207,w208);
VLG not #(1) inv_1_124(w209,C);
VLG and #(2) and2_2_125(w210,w209,w11);
VLG and #(2) and2_3_126(w211,C,w7);
VLG or #(2) or2_4_127(CARRYorBORROW,w210,w211);
VLG endmodule
FSYM
SYM  #81MUXLOGIC
BB(195,10,255,110)
TITLE 205 3  #81MUXLOGIC_UP_2
MODEL 6000
PROP                                                                                                                                    
REC(200,15,50,90,r)
VIS 5
PIN(195,20,0.000,0.000)a
PIN(195,30,0.000,0.000)b
PIN(195,40,0.000,0.000)c
PIN(195,50,0.000,0.000)d
PIN(195,60,0.000,0.000)e
PIN(195,70,0.000,0.000)f
PIN(195,80,0.000,0.000)g
PIN(195,90,0.000,0.000)h
PIN(210,110,0.000,0.000)C1
PIN(220,110,0.000,0.000)C2
PIN(230,110,0.000,0.000)C3
PIN(255,50,0.010,0.004)O
LIG(195,20,200,20)
LIG(195,30,200,30)
LIG(195,40,200,40)
LIG(195,50,200,50)
LIG(195,60,200,60)
LIG(195,70,200,70)
LIG(195,80,200,80)
LIG(195,90,200,90)
LIG(210,105,210,110)
LIG(220,105,220,110)
LIG(230,105,230,110)
LIG(250,50,255,50)
LIG(200,15,200,105)
LIG(200,15,250,15)
LIG(250,15,250,105)
LIG(250,105,200,105)
VLG module 81MUXLOGIC( a,b,c,d,e,f,g,h,
VLG C1,C2,C3,O);
VLG input a,b,c,d,e,f,g,h;
VLG input C1,C2,C3;
VLG output O;
VLG wire w2,w3,w4,w5,w6,w8,w9,w10;
VLG wire w11,w12,w13,w14,w15,w16,w18,w23;
VLG wire w30,w31,w32,w33,w34,w35,w36,w37;
VLG wire w38,w39,w40,w41,w42,w43,w44,w45;
VLG wire w46,w47,w48,w49,w50,w51,w52,w53;
VLG wire w54,w55,w56,w57,w58,w59,w60,w61;
VLG wire w62,w63,w64,w65,w66,w67,w68,w69;
VLG wire w70,w71,w72,w73,w74,w75,w76,w77;
VLG wire w78,w79,w80,w81,w82,w83,w84,w85;
VLG wire w86,w87,w88,w89,w90,w91,w92,w93;
VLG wire w94,w95,w96,w97,w98,w99,w100,w101;
VLG wire w102,w103,w104,w105,w106,w107,w108,w109;
VLG wire w110,w111,w112,w113,w114,w115,w116,w117;
VLG wire w118,w119,w120,w121,w122,w123,w124,w125;
VLG wire w126,w127,w128,w129;
VLG not #(3) inv_1(w8,C1);
VLG not #(3) inv_2(w18,C3);
VLG not #(3) inv_3(w23,C2);
VLG xor #(3) xor2_1_4(w30,w2,w3);
VLG xor #(1) xor2_2_5(w5,w30,w4);
VLG and #(2) and2_3_6(w31,w4,w30);
VLG and #(2) and2_4_7(w32,w3,w2);
VLG or #(1) or2_5_8(w6,w31,w32);
VLG or #(2) or3_1_9(w33,w16,w15,w14);
VLG or #(2) or3_2_10(w34,w33,w13,w12);
VLG or #(2) or3_3_11(w35,w34,w11,w10);
VLG or #(2) or2_4_12(O,w35,w9);
VLG xor #(2) xor2_1_5_13(w38,w36,w37);
VLG xor #(1) xor2_2_6_14(w40,w38,w39);
VLG and #(1) and2_3_7_15(w41,w39,w38);
VLG and #(1) and2_4_8_16(w42,w37,w36);
VLG or #(1) or2_5_9_17(w43,w41,w42);
VLG and #(1) and3_1_10_18(w47,w44,w45,w46);
VLG and #(1) and2_2_11_19(w49,w48,w47);
VLG xor #(2) xor2_1_3_12_20(w52,w50,w51);
VLG xor #(1) xor2_2_4_13_21(w54,w52,w53);
VLG and #(1) and2_3_5_14_22(w55,w53,w52);
VLG and #(1) and2_4_6_15_23(w56,w51,w50);
VLG or #(1) or2_5_7_16_24(w57,w55,w56);
VLG and #(2) and3_1_25(w58,c,w8,C2);
VLG and #(2) and2_2_26(w14,w18,w58);
VLG xor #(2) xor2_1_3_27(w61,w59,w60);
VLG xor #(1) xor2_2_4_28(w63,w61,w62);
VLG and #(1) and2_3_5_29(w64,w62,w61);
VLG and #(1) and2_4_6_30(w65,w60,w59);
VLG or #(1) or2_5_7_31(w66,w64,w65);
VLG and #(2) and3_1_32(w67,d,w8,C2);
VLG and #(2) and2_2_33(w13,C3,w67);
VLG xor #(2) xor2_1_3_34(w70,w68,w69);
VLG xor #(1) xor2_2_4_35(w72,w70,w71);
VLG and #(1) and2_3_5_36(w73,w71,w70);
VLG and #(1) and2_4_6_37(w74,w69,w68);
VLG or #(1) or2_5_7_38(w75,w73,w74);
VLG and #(2) and3_1_39(w76,e,C1,w23);
VLG and #(2) and2_2_40(w12,w18,w76);
VLG xor #(2) xor2_1_3_41(w79,w77,w78);
VLG xor #(1) xor2_2_4_42(w81,w79,w80);
VLG and #(1) and2_3_5_43(w82,w80,w79);
VLG and #(1) and2_4_6_44(w83,w78,w77);
VLG or #(1) or2_5_7_45(w84,w82,w83);
VLG and #(2) and3_1_46(w85,f,C1,w23);
VLG and #(2) and2_2_47(w11,C3,w85);
VLG xor #(2) xor2_1_3_48(w88,w86,w87);
VLG xor #(1) xor2_2_4_49(w90,w88,w89);
VLG and #(1) and2_3_5_50(w91,w89,w88);
VLG and #(1) and2_4_6_51(w92,w87,w86);
VLG or #(1) or2_5_7_52(w93,w91,w92);
VLG and #(2) and3_1_53(w94,g,C1,C2);
VLG and #(2) and2_2_54(w10,w18,w94);
VLG xor #(2) xor2_1_3_55(w97,w95,w96);
VLG xor #(1) xor2_2_4_56(w99,w97,w98);
VLG and #(1) and2_3_5_57(w100,w98,w97);
VLG and #(1) and2_4_6_58(w101,w96,w95);
VLG or #(1) or2_5_7_59(w102,w100,w101);
VLG and #(2) and3_1_60(w103,b,w8,w23);
VLG and #(2) and2_2_61(w15,C3,w103);
VLG xor #(2) xor2_1_3_62(w106,w104,w105);
VLG xor #(1) xor2_2_4_63(w108,w106,w107);
VLG and #(1) and2_3_5_64(w109,w107,w106);
VLG and #(1) and2_4_6_65(w110,w105,w104);
VLG or #(1) or2_5_7_66(w111,w109,w110);
VLG and #(2) and3_1_67(w112,a,w8,w23);
VLG and #(2) and2_2_68(w16,w18,w112);
VLG xor #(2) xor2_1_3_69(w115,w113,w114);
VLG xor #(1) xor2_2_4_70(w117,w115,w116);
VLG and #(1) and2_3_5_71(w118,w116,w115);
VLG and #(1) and2_4_6_72(w119,w114,w113);
VLG or #(1) or2_5_7_73(w120,w118,w119);
VLG and #(2) and3_1_74(w121,h,C1,C2);
VLG and #(2) and2_2_75(w9,C3,w121);
VLG xor #(2) xor2_1_3_76(w124,w122,w123);
VLG xor #(1) xor2_2_4_77(w126,w124,w125);
VLG and #(1) and2_3_5_78(w127,w125,w124);
VLG and #(1) and2_4_6_79(w128,w123,w122);
VLG or #(1) or2_5_7_80(w129,w127,w128);
VLG endmodule
FSYM
SYM  #button
BB(-54,136,-45,144)
TITLE -50 140  #A
MODEL 59
PROP                                                                                                                                    
REC(-53,137,6,6,r)
VIS 1
PIN(-45,140,0.000,0.000)A
LIG(-46,140,-45,140)
LIG(-54,144,-54,136)
LIG(-46,144,-54,144)
LIG(-46,136,-46,144)
LIG(-54,136,-46,136)
LIG(-53,143,-53,137)
LIG(-47,143,-53,143)
LIG(-47,137,-47,143)
LIG(-53,137,-47,137)
FSYM
SYM  #nor2
BB(75,-25,110,-5)
TITLE 95 -15  #|
MODEL 302
PROP                                                                                                                                    
REC(-5,-10,0,0, )
VIS 0
PIN(75,-20,0.000,0.000)a
PIN(75,-10,0.000,0.000)b
PIN(110,-15,0.015,0.000)s
LIG(75,-10,88,-10)
LIG(87,-8,83,-5)
LIG(102,-13,99,-9)
LIG(103,-15,102,-13)
LIG(102,-17,103,-15)
LIG(99,-21,102,-17)
LIG(94,-24,99,-21)
LIG(99,-9,94,-6)
LIG(94,-6,83,-5)
LIG(83,-25,94,-24)
LIG(89,-12,87,-8)
LIG(83,-25,87,-22)
LIG(87,-22,89,-18)
LIG(89,-18,90,-15)
LIG(90,-15,89,-12)
LIG(75,-20,88,-20)
LIG(107,-15,110,-15)
LIG(105,-15,105,-15)
VLG nor nor2(s,a,b);
FSYM
SYM  #nand2
BB(75,5,110,25)
TITLE 87 16  #&
MODEL 202
PROP                                                                                                                                    
REC(-5,-10,0,0, )
VIS 0
PIN(75,20,0.000,0.000)b
PIN(75,10,0.000,0.000)a
PIN(110,15,0.010,0.000)s
LIG(75,20,83,20)
LIG(83,5,83,25)
LIG(102,17,99,21)
LIG(103,15,102,17)
LIG(102,13,103,15)
LIG(99,9,102,13)
LIG(94,6,99,9)
LIG(99,21,94,24)
LIG(94,24,83,25)
LIG(83,5,94,6)
LIG(75,10,83,10)
LIG(107,15,110,15)
LIG(105,15,105,15)
VLG nand nand2(out,a,b);
FSYM
SYM  #or2
BB(75,30,110,50)
TITLE 95 40  #|
MODEL 502
PROP                                                                                                                                    
REC(-5,-10,0,0, )
VIS 0
PIN(75,35,0.000,0.000)a
PIN(75,45,0.000,0.000)b
PIN(110,40,0.015,0.000)s
LIG(75,45,88,45)
LIG(87,47,83,50)
LIG(103,40,110,40)
LIG(102,42,99,46)
LIG(103,40,102,42)
LIG(102,38,103,40)
LIG(99,34,102,38)
LIG(94,31,99,34)
LIG(99,46,94,49)
LIG(94,49,83,50)
LIG(83,30,94,31)
LIG(89,43,87,47)
LIG(83,30,87,33)
LIG(87,33,89,37)
LIG(89,37,90,40)
LIG(90,40,89,43)
LIG(75,35,88,35)
VLG or or2(s,a,b);
FSYM
SYM  #and2
BB(75,60,110,80)
TITLE 87 71  #&
MODEL 402
PROP                                                                                                                                    
REC(0,-10,0,0, )
VIS 0
PIN(75,75,0.000,0.000)b
PIN(75,65,0.000,0.000)a
PIN(110,70,0.015,0.000)s
LIG(75,75,83,75)
LIG(83,60,83,80)
LIG(103,70,110,70)
LIG(102,72,99,76)
LIG(103,70,102,72)
LIG(102,68,103,70)
LIG(99,64,102,68)
LIG(94,61,99,64)
LIG(99,76,94,79)
LIG(94,79,83,80)
LIG(83,60,94,61)
LIG(75,65,83,65)
VLG and and2(out,a,b);
FSYM
SYM  #xor2
BB(75,90,110,110)
TITLE 92 100  #^
MODEL 602
PROP                                                                                                                                    
REC(0,-5,0,0, )
VIS 0
PIN(75,95,0.000,0.000)a
PIN(75,105,0.000,0.000)b
PIN(110,100,0.015,0.000)out
LIG(83,107,79,110)
LIG(87,107,83,110)
LIG(103,100,110,100)
LIG(102,102,99,106)
LIG(103,100,102,102)
LIG(102,98,103,100)
LIG(99,94,102,98)
LIG(94,91,99,94)
LIG(99,106,94,109)
LIG(94,109,83,110)
LIG(83,90,94,91)
LIG(89,103,87,107)
LIG(83,90,87,93)
LIG(87,93,89,97)
LIG(89,97,90,100)
LIG(90,100,89,103)
LIG(79,90,83,93)
LIG(83,93,85,97)
LIG(85,97,86,100)
LIG(86,100,85,103)
LIG(85,103,83,107)
LIG(75,95,84,95)
LIG(75,105,84,105)
VLG xor xor2(out,a,b);
FSYM
SYM  #inv
BB(75,115,110,135)
TITLE 90 125  #~
MODEL 101
PROP                                                                                                                                    
REC(0,-5,0,0, )
VIS 0
PIN(75,125,0.000,0.000)in
PIN(110,125,0.005,0.000)out
LIG(75,125,85,125)
LIG(85,115,85,135)
LIG(85,115,100,125)
LIG(85,135,100,125)
LIG(102,125,102,125)
LIG(104,125,110,125)
VLG not not1(out,in);
FSYM
SYM  #button
BB(226,135,234,144)
TITLE 230 140  #button10
MODEL 59
PROP                                                                                                                                    
REC(227,137,6,6,r)
VIS 1
PIN(230,135,0.000,0.000)in10
LIG(230,136,230,135)
LIG(234,144,226,144)
LIG(234,136,234,144)
LIG(226,136,234,136)
LIG(226,144,226,136)
LIG(233,143,227,143)
LIG(233,137,233,143)
LIG(227,137,233,137)
LIG(227,143,227,137)
FSYM
SYM  #button
BB(-54,156,-45,164)
TITLE -50 160  #B
MODEL 59
PROP                                                                                                                                    
REC(-53,157,6,6,r)
VIS 1
PIN(-45,160,0.000,0.000)B
LIG(-46,160,-45,160)
LIG(-54,164,-54,156)
LIG(-46,164,-54,164)
LIG(-46,156,-46,164)
LIG(-54,156,-46,156)
LIG(-53,163,-53,157)
LIG(-47,163,-53,163)
LIG(-47,157,-47,163)
LIG(-53,157,-47,157)
FSYM
SYM  #button
BB(216,135,224,144)
TITLE 220 140  #button9
MODEL 59
PROP                                                                                                                                    
REC(217,137,6,6,r)
VIS 1
PIN(220,135,0.000,0.000)in9
LIG(220,136,220,135)
LIG(224,144,216,144)
LIG(224,136,224,144)
LIG(216,136,224,136)
LIG(216,144,216,136)
LIG(223,143,217,143)
LIG(223,137,223,143)
LIG(217,137,223,137)
LIG(217,143,217,137)
FSYM
SYM  #light
BB(268,35,274,49)
TITLE 270 49  #light6
MODEL 49
PROP                                                                                                                                    
REC(269,36,4,4,r)
VIS 1
PIN(270,50,0.000,0.000)out6
LIG(273,41,273,36)
LIG(273,36,272,35)
LIG(269,36,269,41)
LIG(272,46,272,43)
LIG(271,46,274,46)
LIG(271,48,273,46)
LIG(272,48,274,46)
LIG(268,43,274,43)
LIG(270,43,270,50)
LIG(268,41,268,43)
LIG(274,41,268,41)
LIG(274,43,274,41)
LIG(270,35,269,36)
LIG(272,35,270,35)
FSYM
SYM  #light
BB(153,165,159,179)
TITLE 155 179  #light10
MODEL 49
PROP                                                                                                                                    
REC(154,166,4,4,r)
VIS 1
PIN(155,180,0.000,0.000)out10
LIG(158,171,158,166)
LIG(158,166,157,165)
LIG(154,166,154,171)
LIG(157,176,157,173)
LIG(156,176,159,176)
LIG(156,178,158,176)
LIG(157,178,159,176)
LIG(153,173,159,173)
LIG(155,173,155,180)
LIG(153,171,153,173)
LIG(159,171,153,171)
LIG(159,173,159,171)
LIG(155,165,154,166)
LIG(157,165,155,165)
FSYM
SYM  #button
BB(81,200,89,209)
TITLE 85 205  #button33
MODEL 59
PROP                                                                                                                                    
REC(82,202,6,6,r)
VIS 1
PIN(85,200,0.000,0.000)in33
LIG(85,201,85,200)
LIG(89,209,81,209)
LIG(89,201,89,209)
LIG(81,201,89,201)
LIG(81,209,81,201)
LIG(88,208,82,208)
LIG(88,202,88,208)
LIG(82,202,88,202)
LIG(82,208,82,202)
FSYM
SYM  #button
BB(206,135,214,144)
TITLE 210 140  #button8
MODEL 59
PROP                                                                                                                                    
REC(207,137,6,6,r)
VIS 1
PIN(210,135,0.000,0.000)in8
LIG(210,136,210,135)
LIG(214,144,206,144)
LIG(214,136,214,144)
LIG(206,136,214,136)
LIG(206,144,206,136)
LIG(213,143,207,143)
LIG(213,137,213,143)
LIG(207,137,213,137)
LIG(207,143,207,137)
FSYM
CNC(170 90)
CNC(170 90)
CNC(170 90)
CNC(50 10)
CNC(50 35)
CNC(50 65)
CNC(50 95)
CNC(50 125)
CNC(50 140)
CNC(50 140)
CNC(50 140)
CNC(-20 20)
CNC(-20 45)
CNC(-20 75)
CNC(-20 105)
CNC(-20 160)
LIG(110,-15,180,-15)
LIG(180,-15,180,20)
LIG(210,110,210,135)
LIG(110,15,170,15)
LIG(170,15,170,30)
LIG(-45,160,-20,160)
LIG(-20,105,-20,75)
LIG(110,70,135,70)
LIG(110,180,155,180)
LIG(75,105,-20,105)
LIG(135,50,135,70)
LIG(110,100,150,100)
LIG(150,100,150,60)
LIG(-20,75,-20,45)
LIG(110,125,160,125)
LIG(160,125,160,70)
LIG(75,75,-20,75)
LIG(110,160,170,160)
LIG(170,160,170,90)
LIG(170,80,195,80)
LIG(170,90,195,90)
LIG(170,90,170,80)
LIG(230,110,230,135)
LIG(-20,160,-20,105)
LIG(-20,180,70,180)
LIG(70,160,50,160)
LIG(50,160,50,140)
LIG(75,-20,50,-20)
LIG(75,10,50,10)
LIG(50,10,50,-20)
LIG(75,35,50,35)
LIG(50,35,50,10)
LIG(75,65,50,65)
LIG(50,65,50,35)
LIG(75,95,50,95)
LIG(50,95,50,65)
LIG(75,125,50,125)
LIG(50,125,50,95)
LIG(-45,140,50,140)
LIG(50,140,50,125)
LIG(255,50,270,50)
LIG(85,190,85,200)
LIG(220,110,220,135)
LIG(-20,160,-20,180)
LIG(75,-10,-20,-10)
LIG(75,20,-20,20)
LIG(-20,20,-20,-10)
LIG(75,45,-20,45)
LIG(-20,45,-20,20)
FFIG H:\VLSI CIRCUIT DESIGN LAB [0-0-0] [D]\Project\PROJECT-20181020T034543Z-001\PROJECT\2NDSTEP_WITH_HALF-SUM-SUB.sch
