=== Content from lists.opensuse.org_8cb40794_20250124_125245.html ===


[![openSUSE](https://static.opensuse.org/favicon.svg)
Mailing Lists](/archives/ "openSUSE Mailing Lists")

[Sign In](/accounts/login/?next=/archives/list/security-announce%40lists.opensuse.org/message/JHDGDXX3HYFI6FSYAHO7DDL23MKMVACT/)
[Sign Up](/accounts/signup/?next=/archives/list/security-announce%40lists.opensuse.org/message/JHDGDXX3HYFI6FSYAHO7DDL23MKMVACT/)

[Manage this list](/manage/lists/security-announce.lists.opensuse.org/)
[Sign In](/accounts/login/?next=/archives/list/security-announce%40lists.opensuse.org/message/JHDGDXX3HYFI6FSYAHO7DDL23MKMVACT/)
[Sign Up](/accounts/signup/?next=/archives/list/security-announce%40lists.opensuse.org/message/JHDGDXX3HYFI6FSYAHO7DDL23MKMVACT/)

Ã—
#### Keyboard Shortcuts

### Thread View

* `j`: Next unread message
* `k`: Previous unread message
* `j a`: Jump to all threads* `j l`: Jump to MailingList overview

[thread](/archives/list/security-announce%40lists.opensuse.org/thread/JHDGDXX3HYFI6FSYAHO7DDL23MKMVACT/#JHDGDXX3HYFI6FSYAHO7DDL23MKMVACT)

# [security-announce] SUSE Security Summary Report SUSE-SR:2008:001

![](https://seccdn.libravatar.org/avatar/bff0c215e01f23fcee6fe49e65fae458.jpg?s=120&d=mm&r=g)
## [Marcus Meissner](/archives/users/7f6ceefc1eac47b3aa8bbc0c4e1230fe/ "See the profile for Marcus Meissner")

9 Jan
2008

9 Jan
'08

16:26

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1
\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_
SUSE Security Summary Report
Announcement ID: SUSE-SR:2008:001
Date: Wed, 09 Jan 2008 18:00:00 +0000
Cross-References: CVE-2007-4974, CVE-2007-5906, CVE-2007-5907
CVE-2007-5935, CVE-2007-5936, CVE-2007-5937
CVE-2007-6199, CVE-2007-6200, CVE-2007-6239
CVE-2007-6335, CVE-2007-6336, CVE-2007-6337
CVE-2007-6351, CVE-2007-6352, CVE-2007-6353
Content of this advisory:
1) Solved Security Vulnerabilities:
- libexiv2 integer overflow problem
- dvips buffer overflows / insecure tempfiles
- libsndfile possible buffer overflow
- squid denial of service problem
- rsync directory traversal problems
- clamav 0.92 security update
- Xen denial of service problems
2) Pending Vulnerabilities, Solutions, and Work-Arounds:
- libexif vulnerabilities
- wireshark 0.99.7 security problems
- various MySQL security issues
- krb5 small security issues
3) Authenticity Verification and Additional Information
\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_
1) Solved Security Vulnerabilities
To avoid flooding mailing lists with SUSE Security Announcements for minor
issues, SUSE Security releases weekly summary reports for the low profile
vulnerability fixes. The SUSE Security Summary Reports do not list md5 sums
or download URLs like the SUSE Security Announcements that are released for
more severe vulnerabilities.
Fixed packages for the following incidents are already available on our FTP
server and via the YaST Online Update.
- libexiv2 integer overflow problem
Meder Kydyraliev of Google found out that specially crafted
files could trigger an integer overflow in the libexiv2 library,
potentially causing code execution (CVE-2007-6353).
This problem affected openSUSE 10.2 and 10.3, updated packages were
released on December 21st.
- dvips buffer overflows / insecure tempfiles
Buffer overflows in dvips and dviljk could be triggered by specially
crafted dvi files (CVE-2007-5935, CVE-2007-5937).
dvips additionally created temporary files in an insecure manner
(CVE-2007-5936).
Update TeX packages have been released for all affected distributions
except openSUSE 10.3. openSUSE 10.3 texlive packages are still pending
due to unrelated problems.
- libsndfile possible buffer overflow
A possible buffer overflow that occurs while reading decoded PCM
data from the FLAC library was fixed in libsndfile. (CVE-2007-4974)
Updates have been released for all affected distributions containing
libsndfile on January 3rd.
- squid denial of service problem
The web browser squid was updated to fix a denial-of-service bug
during cache update reply processing. (CVE-2007-6239)
Squid has been updated on all SUSE Linux based products on
December 30.
- rsync directory traversal problems
A bug in rsync was fixed that allowed remote attackers to access
restricted files outside a module's hierarchy if no chroot setup
was used. (CVE-2007-6199)
Please also read <http://rsync.samba.org/security.html> entry
from November 28th, 2007 to get more information about a secure
configuration of rsync that also covers the bug tracked with
CVE-2007-6200.
This rsync update also fixes some crashes that only affect rsync-2.6.8
on SLES10.
The update was released on December 22nd.
- clamav 0.92 security update
The virus scan engine clamav was upgrade to 0.92 to fix numerous flaws including
some security problems (CVE-2007-6335, CVE-2007-6336, CVE-2007-6337).
Please note that the version number of the clamav library has
changed. Programs linked against libclamav therefore need to be
updated as well. We released klamav, claws and sylpheed-claws packages to
adjust this.
This update was released on December 20.
- Xen denial of service problems
Various Xen issues have been fixed, two of them security related:
- CVE-2007-5906: Xen allowed virtual guest system users to cause
a denial of service (hypervisor crash) by using a debug register
(DR7) to set certain breakpoints.
- CVE-2007-5907: Xen 3.1.1 does not prevent modification of the CR4
TSC from applications, which allows pv guests to cause a denial
of service (crash).
Updates have been released for SUSE Linux 10.1, openSUSE 10.3 and SUSE
Linux Enterprise Server 10. openSUSE 10.2 updates are still pending.
\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_
2) Pending Vulnerabilities, Solutions, and Work-Arounds
- libexif vulnerabilities
A Google security audit also found problems in libexif. We are preparing
updates for these issues. (CVE-2007-6351/CVE-2007-6352)
- wireshark 0.99.7 security problems
Multiple bugs were fixed in wireshark 0.99.7, updated packages for these
problems are currently in QA.
- various MySQL security issues
We are currently testing a MySQL update to fix various security issues
discovered.
- krb5 small security issues
We are currently testing fixes for the reported krb5 security issues.
\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_
3) Authenticity Verification and Additional Information
- Announcement authenticity verification:
SUSE security announcements are published via mailing lists and on Web
sites. The authenticity and integrity of a SUSE security announcement is
guaranteed by a cryptographic signature in each announcement. All SUSE
security announcements are published with a valid signature.
To verify the signature of the announcement, save it as text into a file
and run the command
gpg --verify <file>
replacing <file> with the name of the file containing the announcement.
The output for a valid signature looks like:
gpg: Signature made <DATE> using RSA key ID 3D25D3D9
gpg: Good signature from "SuSE Security Team <security@suse.de>"
where <DATE> is replaced by the date the document was signed.
If the security team's key is not contained in your key ring, you can
import it from the first installation CD. To import the key, use the
command
gpg --import gpg-pubkey-3d25d3d9-36e12d04.asc
- Package authenticity verification:
SUSE update packages are available on many mirror FTP servers all over the
world. While this service is considered valuable and important to the free
and open source software community, the authenticity and integrity of a
package needs to be verified to ensure that it has not been tampered with.
The internal RPM package signatures provide an easy way to verify the
authenticity of an RPM package. Use the command
rpm -v --checksig <file.rpm>
to verify the signature of the package, replacing <file.rpm> with the
filename of the RPM package downloaded. The package is unmodified if it
contains a valid signature from build@suse.de with the key ID 9C800ACA.
This key is automatically imported into the RPM database (on RPMv4-based
distributions) and the gpg key ring of 'root' during installation. You can
also find it on the first installation CD and included at the end of this
announcement.
- SUSE runs two security mailing lists to which any interested party may
subscribe:
opensuse-security@opensuse.org
- General Linux and SUSE security discussion.
All SUSE security announcements are sent to this list.
To subscribe, send an e-mail to
<opensuse-security+subscribe@opensuse.org>.
opensuse-security-announce@opensuse.org
- SUSE's announce-only mailing list.
Only SUSE's security announcements are sent to this list.
To subscribe, send an e-mail to
<opensuse-security-announce+subscribe@opensuse.org>.
=====================================================================
SUSE's security contact is <security@suse.com> or <security@suse.de>.
The <security@suse.de> public key is listed below.
=====================================================================
\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_
The information in this advisory may be distributed or reproduced,
provided that the advisory is not modified in any way. In particular, the
clear text signature should show proof of the authenticity of the text.
SUSE Linux Products GmbH provides no warranties of any kind whatsoever
with respect to the information contained in this security advisory.
Type Bits/KeyID Date User ID
pub 2048R/3D25D3D9 1999-03-06 SuSE Security Team <security@suse.de>
pub 1024D/9C800ACA 2000-10-19 SuSE Package Signing Key <build@suse.de>
- -----BEGIN PGP PUBLIC KEY BLOCK-----
Version: GnuPG v1.4.2 (GNU/Linux)
mQENAzbhLQQAAAEIAKAkXHe0lWRBXLpn38hMHy03F0I4Sszmoc8aaKJrhfhyMlOA
BqvklPLE2f9UrI4Xc860gH79ZREwAgPt0pi6+SleNFLNcNFAuuHMLQOOsaMFatbz
JR9i4m/lf6q929YROu5zB48rBAlcfTm+IBbijaEdnqpwGib45wE/Cfy6FAttBHQh
1Kp+r/jPbf1mYAvljUfHKuvbg8t2EIQz/5yGp+n5trn9pElfQO2cRBq8LFpf1l+U
P7EKjFmlOq+Gs/fF98/dP3DfniSd78LQPq5vp8RL8nr/o2i7jkAQ33m4f1wOBWd+
cZovrKXYlXiR+Bf7m2hpZo+/sAzhd7LmAD0l09kABRG0JVN1U0UgU2VjdXJpdHkg
VGVhbSA8c2VjdXJpdHlAc3VzZS5kZT6JARUDBRA24S1H5Fiyh7HKPEUBAVcOB/9b
yHYji1/+4Xc2GhvXK0FSJN0MGgeXgW47yxDL7gmR4mNgjlIOUHZj0PEpVjWepOJ7
tQS3L9oP6cpj1Fj/XxuLbkp5VCQ61hpt54coQAvYrnT9rtWEGN+xmwejT1WmYmDJ
xG+EGBXKr+XP69oIUl1E2JO3rXeklulgjqRKos4cdXKgyjWZ7CP9V9daRXDtje63
Om8gwSdU/nCvhdRIWp/Vwbf7Ia8iZr9OJ5YuQl0DBG4qmGDDrvImgPAFkYFzwlqo
choXFQ9y0YVCV41DnR+GYhwl2qBd81T8aXhihEGPIgaw3g8gd8B5o6mPVgl+nJqI
BkEYGBusiag2pS6qwznZiQEVAwUQNuEtBHey5gA9JdPZAQFtOAf+KVh939b0J94u
v/kpg4xs1LthlhquhbHcKNoVTNspugiC3qMPyvSX4XcBr2PC0cVkS4Z9PY9iCfT+
x9WM96g39dAF+le2CCx7XISk9XXJ4ApEy5g4AuK7NYgAJd39PPbERgWnxjxir9g0
Ix30dS30bW39D+3NPU5Ho9TD/B7UDFvYT5AWHl3MGwo3a1RhTs6sfgL7yQ3U+mvq
MkTExZb5mfN1FeaYKMopoI4VpzNVeGxQWIz67VjJHVyUlF20ekOz4kWVgsxkc8G2
saqZd6yv2EwqYTi8BDAduweP33KrQc4KDDommQNDOXxaKOeCoESIdM4p7Esdjq1o
L0oixF12CohGBBARAgAGBQI7HmHDAAoJEJ5A4xAACqukTlQAoI4QzP9yjPohY7OU
F7J3eKBTzp25AJ42BmtSd3pvm5ldmognWF3Trhp+GYkAlQMFEDe3O8IWkDf+zvyS
FQEBAfkD/3GG5UgJj18UhYmh1gfjIlDcPAeqMwSytEHDENmHC+vlZQ/p0mT9tPiW
tp34io54mwr+bLPN8l6B5GJNkbGvH6M+mO7R8Lj4nHL6pyAv3PQr83WyLHcaX7It
Klj371/4yzKV6qpz43SGRK4MacLo2rNZ/dNej7lwPCtzCcFYwqkiiEYEEBECAAYF
AjoaQqQACgkQx1KqMrDf94ArewCfWnTUDG5gNYkmHG4bYL8fQcizyA4An2eVo/n+
3J2KRWSOhpAMsnMxtPbBmQGiBDnu9IERBACT8Y35+2vv4MGVKiLEMOl9GdST6MCk
YS3yEKeueNWc+z/0Kvff4JctBsgs47tjmiI9sl0eHjm3gTR8rItXMN6sJEUHWzDP
+Y0PFPboMvKx0FXl/A0dM+HFrruCgBlWt6FA+okRySQiliuI5phwqkXefl9AhkwR
8xocQSVCFxcwvwCglVcOQliHu8jwRQHxlRE0tkwQQI0D+wfQwKdvhDplxHJ5nf7U
8c/yE/vdvpN6lF0tmFrKXBUX+K7u4ifrZlQvj/81M4INjtXreqDiJtr99Rs6xa0S
cZqITuZC4CWxJa9GynBED3+D2t1V/f8l0smsuYoFOF7Ib49IkTdbtwAThlZp8bEh
ELBeGaPdNCcmfZ66rKUdG5sRA/9ovnc1krSQF2+sqB9/o7w5/q2qiyzwOSTnkjtB
UVKn4zLUOf6aeBAoV6NMCC3Kj9aZHfA+ND0ehPaVGJgjaVNFhPi4x0e7BULdvgOo
AqajLfvkURHAeSsxXIoEmyW/xC1sBbDkDUIBSx5oej73XCZgnj/inphRqGpsb+1n
KFvF+rQoU3VTRSBQYWNrYWdlIFNpZ25pbmcgS2V5IDxidWlsZEBzdXNlLmRlPohi
BBMRAgAiBQJA2AY+AhsDBQkObd+9BAsHAwIDFQIDAxYCAQIeAQIXgAAKCRCoTtro
nIAKypCfAJ9RuZ6ZSV7QW4pTgTIxQ+ABPp0sIwCffG9bCNnrETPlgOn+dGEkAWeg
KL+IRgQQEQIABgUCOnBeUgAKCRCeQOMQAAqrpNzOAKCL512FZvv4VZx94TpbA9lx
yoAejACeOO1HIbActAevk5MUBhNeLZa/qM2JARUDBRA6cGBvd7LmAD0l09kBATWn
B/9An5vfiUUE1VQnt+T/EYklES3tXXaJJp9pHMa4fzFa8jPVtv5UBHGee3XoUNDV
wM2OgSEISZxbzdXGnqIlcT08TzBUD9i579uifklLsnr35SJDZ6ram51/CWOnnaVh
UzneOA9gTPSr+/fT3WeVnwJiQCQ30kNLWVXWATMnsnT486eAOlT6UNBPYQLpUprF
5Yryk23pQUPAgJENDEqeU6iIO9Ot1ZPtB0lniw+/xCi13D360o1tZDYOp0hHHJN3
D3EN8C1yPqZd5CvvznYvB6bWBIpWcRgdn2DUVMmpU661jwqGlRz1F84JG/xe4jGu
zgpJt9IXSzyohEJB6XG5+D0BuQINBDnu9JIQCACEkdBN6Mxf5WvqDWkcMRy6wnrd
9DYJ8UUTmIT2iQf07tRUKJJ9v0JXfx2Z4d08IQSMNRaq4VgSe+PdYgIy0fbj23Vi
a5/gO7fJEpD2hd2f+pMnOWvH2rOOIbeYfuhzAc6BQjAKtmgR0ERUTafTM9Wb6F13
CNZZNZfDqnFDP6L12w3z3F7FFXkz07Rs3AIto1ZfYZd4sCSpMr/0S5nLrHbIvGLp
271hhQBeRmmoGEKO2JRelGgUJ2CUzOdtwDIKT0LbCpvaP8PVnYF5IFoYJIWRHqlE
t5ucTXstZy7vYjL6vTP4l5xs+LIOkNmPhqmfsgLzVo0UaLt80hOwc4NvDCOLAAMG
B/9g+9V3ORzw4LvO1pwRYJqfDKUq/EJ0rNMMD4N8RLpZRhKHKJUm9nNHLbksnlZw
rbSTM5LpC/U6sheLP+l0bLVoq0lmsCcUSyh+mY6PxWirLIWCn/IAZAGnXb6Zd6Tt
IJlGG6pqUN8QxGJYQnonl0uTJKHJENbI9sWHQdcTtBMc34gorHFCo1Bcvpnc1LFL
rWn7mfoGx6INQjf3HGQpMXAWuSBQhzkazY6vaWFpa8bBJ+gKbBuySWzNm3rFtT5H
RKMWpO+M9bHp4d+puY0L1YwN1OMatcMMpcWnZpiWiR83oi32+xtWUY2U7Ae38mMa
g8zFbpeqPQUsDv9V7CAJ1dbriEwEGBECAAwFAkDYBnoFCQ5t3+gACgkQqE7a6JyA
CspnpgCfRbYwxT3iq+9l/PgNTUNTZOlof2oAn25y0eGi0371jap9kOV6uq71sUuO
=ypVs
- -----END PGP PUBLIC KEY BLOCK-----
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v2.0.4-svn0 (GNU/Linux)
iQEVAwUBR4T1n3ey5gA9JdPZAQKr6gf/Re/Er3pxI8nEdpax6vGEeUghZ5AxRNAH
M56yA62hUofmCYIHvpYJOP9QSiH+aF8IL7+aAgz+qOymJtRrjqcNLINlrno22Vkr
rxgftw6wyONe9aShQJTvugMb+mnuvf++MaPhEpKbqtXz5FUf/ITagyFX7SqVRczG
vgGBy+uClhq+C3cPQsMZaMTxNrVwaAAgog7X/i+Sg7KZNDU7I48H8EWdFkTShgK5
7N3oABkHvXOmlVT5X/qXBjUgEFoAnEyrIKjwsnTFF2vC8/yK8Pn49g6cdzuvrHCn
IS4jzmKC3/IpyndrdmXeo3AgxCxKwZoBJKem98+L/Gar/hy+vAisjg==
=IY6h
-----END PGP SIGNATURE-----
--
To unsubscribe, e-mail: opensuse-security-announce+unsubscribe@opensuse.org
For additional commands, e-mail: opensuse-security-announce+help@opensuse.org

[0](#like "You must be logged-in to vote.")
[0](#dislike "You must be logged-in to vote.")

Reply

[Sign in to reply online](/accounts/login/?next=/archives/list/security-announce%40lists.opensuse.org/message/JHDGDXX3HYFI6FSYAHO7DDL23MKMVACT/)
Use email software

[Back to the thread](/archives/list/security-announce%40lists.opensuse.org/thread/JHDGDXX3HYFI6FSYAHO7DDL23MKMVACT/#JHDGDXX3HYFI6FSYAHO7DDL23MKMVACT)

[Back to the list](/archives/list/security-announce%40lists.opensuse.org/)

![HyperKitty](/static/hyperkitty/img/logo.png)
Powered by [HyperKitty](http://hyperkitty.readthedocs.org) version 1.3.12.



=== Content from lists.xensource.com_c4352abf_20250124_125245.html ===


|  |  |
| --- | --- |
|  |  |
| |  | | --- |  [Xen](/) |  |
| | [Home](http://www.xen.org/) | [Products](http://www.xen.org/products/) | [Support](http://www.xen.org/support/) | [Community](http://www.xen.org/community/) | [News](http://www.xen.org/news/) | | --- | --- | --- | --- | --- | |  |
|  |  |
| xen-devel [[Top](../)] [[AllÂ Lists](/archives/html)]       | [<prev](msg01047.html)Â **[[Date](index.html#01048)]**Â [next>](msg01049.html) | [[Advanced](/archives/cgi-bin/namazu.cgi?idxname=xen-devel)] | [<prev](msg01047.html)Â **[[Thread](threads.html#01048)]**Â [next>](msg01053.html) | | --- | --- | --- |       [Xen-devel] [PATCH, fixed] x86: fix debug register handling  | from [[*Jan Beulich*](/archives/cgi-bin/namazu.cgi?query=%2Bfrom%3Ajbeulich%40novell.com&idxname=xen-devel&sort=date%3Alate)] | [[PermanentÂ Link](/archives/cgi-bin/mesg.cgi?a=xen-devel&i=47286889.76E4.0078.0%40novell.com)][[Original](/archives/cgi-bin/extract-mesg.cgi?a=xen-devel&m=2007-10&i=47286889.76E4.0078.0%40novell.com)] | | --- | --- |    | **To**: | <xen-devel@xxxxxxxxxxxxxxxxxxx> | | --- | --- | | **Subject**: | [Xen-devel] [PATCH, fixed] x86: fix debug register handling | | **From**: | "Jan Beulich" <jbeulich@xxxxxxxxxx> | | **Date**: | Wed, 31 Oct 2007 10:35:37 +0000 | | **Delivery-date**: | Wed, 31 Oct 2007 03:35:56 -0700 | | **Envelope-to**: | www-data@xxxxxxxxxxxxxxxxxx | | **List-help**: | <mailto:xen-devel-request@lists.xensource.com?subject=help> | | **List-id**: | Xen developer discussion <xen-devel.lists.xensource.com> | | **List-post**: | <mailto:xen-devel@lists.xensource.com> | | **List-subscribe**: | <<http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-devel>>, <mailto:xen-devel-request@lists.xensource.com?subject=subscribe> | | **List-unsubscribe**: | <<http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-devel>>, <mailto:xen-devel-request@lists.xensource.com?subject=unsubscribe> | | **Sender**: | xen-devel-bounces@xxxxxxxxxxxxxxxxxxx |     | ``` This is intended to fix a number of problems: - loading of DR7 in generic __context_switch() allowed HVM guests to   set breakpoints in ways that would crash the hypervisor - loading of DRs only dependent upon DR7 (for HVM guests even just   DR7.Ln/Gn) being non-zero leaked information (the other DRs) and   potentially corrupted state (if other DRs were set prior to a   domain being preempted and any intermediately scheduled vCPU had a   non-zero DR7) - {svm,vmx}_save_dr() did not save anything due to a broken inline asm   constraint  As a side effect, it also does away with the proliferation of loaddebug()/ savedebug() macros in various source files.  Compared to the original version, this patch fixes DR6/DR7 restoring on SVM: These two registers must be restored (to the VMCB) unconditionally during context switch, since reads from these registers aren't being intercepted.  Signed-off-by: Jan Beulich <jbeulich@xxxxxxxxxx>  Index: 2007-10-10/xen/arch/x86/acpi/suspend.c =================================================================== --- 2007-10-10.orig/xen/arch/x86/acpi/suspend.c 2007-10-31 11:09:20.505878272  +0100 +++ 2007-10-10/xen/arch/x86/acpi/suspend.c      2007-10-26 16:05:20.000000000  +0200 @@ -29,9 +29,6 @@ void save_rest_processor_state(void)  #endif  }   -#define loaddebug(_v,_reg) \ -    __asm__ __volatile__ ("mov %0,%%db" #_reg : : "r" ((_v)->debugreg[_reg])) -  void restore_rest_processor_state(void)  {      int cpu = smp_processor_id(); @@ -54,16 +51,25 @@ void restore_rest_processor_state(void)  #endif        /* Maybe load the debug registers. */ -    if ( !is_idle_vcpu(v) && unlikely(v->arch.guest_context.debugreg[7]) ) +    if ( !is_idle_vcpu(v) )      { -        loaddebug(&v->arch.guest_context, 0); -        loaddebug(&v->arch.guest_context, 1); -        loaddebug(&v->arch.guest_context, 2); -        loaddebug(&v->arch.guest_context, 3); +        if ( unlikely(v->arch.guest_context.debugreg[0]) ) +            loaddebug(v, 0); +        if ( unlikely(v->arch.guest_context.debugreg[1]) ) +            loaddebug(v, 1); +        if ( unlikely(v->arch.guest_context.debugreg[2]) ) +            loaddebug(v, 2); +        if ( unlikely(v->arch.guest_context.debugreg[3]) ) +            loaddebug(v, 3);          /* no 4 and 5 */ -        loaddebug(&v->arch.guest_context, 6); -        loaddebug(&v->arch.guest_context, 7); +        if ( unlikely(v->arch.guest_context.debugreg[6]) ) +            loaddebug(v, 6); +        if ( unlikely(v->arch.guest_context.debugreg[7]) ) +            loaddebug(v, 7);      } +    else +        memset(v->arch.guest_context.debugreg, 0, +               sizeof(v->arch.guest_context.debugreg));        /* Reload FPU state on next FPU use. */      stts(); Index: 2007-10-10/xen/arch/x86/domain.c =================================================================== --- 2007-10-10.orig/xen/arch/x86/domain.c       2007-10-31 11:09:20.506878120  +0100 +++ 2007-10-10/xen/arch/x86/domain.c    2007-10-26 16:47:52.000000000 +0200 @@ -1194,10 +1194,16 @@ static void paravirt_ctxt_switch_to(stru  {      set_int80_direct_trap(v);      switch_kernel_stack(v); -}   -#define loaddebug(_v,_reg) \ -    asm volatile ( "mov %0,%%db" #_reg : : "r" ((_v)->debugreg[_reg]) ) +    /* Maybe switch the debug registers. */ +    cond_loaddebug(v, 0); +    cond_loaddebug(v, 1); +    cond_loaddebug(v, 2); +    cond_loaddebug(v, 3); +    /* no 4 and 5 */ +    cond_loaddebug(v, 6); +    cond_loaddebug(v, 7); +}    static void __context_switch(void)  { @@ -1223,18 +1229,6 @@ static void __context_switch(void)          memcpy(stack_regs,                 &n->arch.guest_context.user_regs,                 CTXT_SWITCH_STACK_BYTES); - -        /* Maybe switch the debug registers. */ -        if ( unlikely(n->arch.guest_context.debugreg[7]) ) -        { -            loaddebug(&n->arch.guest_context, 0); -            loaddebug(&n->arch.guest_context, 1); -            loaddebug(&n->arch.guest_context, 2); -            loaddebug(&n->arch.guest_context, 3); -            /* no 4 and 5 */ -            loaddebug(&n->arch.guest_context, 6); -            loaddebug(&n->arch.guest_context, 7); -        }          n->arch.ctxt_switch_to(n);      }   Index: 2007-10-10/xen/arch/x86/hvm/svm/svm.c =================================================================== --- 2007-10-10.orig/xen/arch/x86/hvm/svm/svm.c  2007-10-31 11:09:20.501878880  +0100 +++ 2007-10-10/xen/arch/x86/hvm/svm/svm.c       2007-10-31 11:07:12.000000000  +0100 @@ -138,38 +138,54 @@ static enum handler_return long_mode_do_  }     -#define loaddebug(_v,_reg) \ -    asm volatile ("mov %0,%%db" #_reg : : "r" ((_v)->debugreg[_reg])) -#define savedebug(_v,_reg) \ -    asm volatile ("mov %%db" #_reg ",%0" : : "r" ((_v)->debugreg[_reg])) -  static void svm_save_dr(struct vcpu *v)  {      struct vmcb_struct *vmcb = v->arch.hvm_svm.vmcb;   +    v->arch.guest_context.debugreg[6] = vmcb->dr6; +      if ( !v->arch.hvm_vcpu.flag_dr_dirty )          return;        /* Clear the DR dirty flag and re-enable intercepts for DR accesses. */      v->arch.hvm_vcpu.flag_dr_dirty = 0; -    v->arch.hvm_svm.vmcb->dr_intercepts = DR_INTERCEPT_ALL_WRITES; +    v->arch.hvm_svm.vmcb->dr_intercepts = DR_INTERCEPTS;   -    savedebug(&v->arch.guest_context, 0); -    savedebug(&v->arch.guest_context, 1); -    savedebug(&v->arch.guest_context, 2); -    savedebug(&v->arch.guest_context, 3); -    v->arch.guest_context.debugreg[6] = vmcb->dr6; +    savedebug(v, 0); +    savedebug(v, 1); +    savedebug(v, 2); +    savedebug(v, 3);      v->arch.guest_context.debugreg[7] = vmcb->dr7;  }   +/* + * DR7 is saved and restored on every vmexit.  Other debug registers only + * need to be restored if their value is going to affect execution -- i.e., + * if one of the breakpoints or general detect is enabled.  So mask out all + * bits that don't enable some breakpoint functionality. + */ +#define DR7_ACTIVE_MASK 0x20ff    static void __restore_debug_registers(struct vcpu *v)  { -    loaddebug(&v->arch.guest_context, 0); -    loaddebug(&v->arch.guest_context, 1); -    loaddebug(&v->arch.guest_context, 2); -    loaddebug(&v->arch.guest_context, 3); -    /* DR6 and DR7 are loaded from the VMCB. */ +    cond_loaddebug(v, 0); +    cond_loaddebug(v, 1); +    cond_loaddebug(v, 2); +    cond_loaddebug(v, 3); +} + +static void svm_restore_dr(struct vcpu *v) +{ +    struct vmcb_struct *vmcb = v->arch.hvm_svm.vmcb; + +    vmcb->dr6 = v->arch.guest_context.debugreg[6]; +    vmcb->dr7 = v->arch.guest_context.debugreg[7]; + +    if ( unlikely(v->arch.guest_context.debugreg[7] & DR7_ACTIVE_MASK) ) +    { +        __restore_debug_registers(v); +        v->arch.hvm_svm.vmcb->dr_intercepts = DR_WRITE_INTERCEPTS; +    }  }     @@ -421,12 +437,6 @@ static int svm_load_vmcb_ctxt(struct vcp      return 0;  }   -static void svm_restore_dr(struct vcpu *v) -{ -    if ( unlikely(v->arch.guest_context.debugreg[7] & 0xFF) ) -        __restore_debug_registers(v); -} -  static enum hvm_intblk svm_interrupt_blocked(      struct vcpu *v, struct hvm_intack intack)  { @@ -1158,9 +1168,11 @@ static void svm_dr_access(struct vcpu *v        HVMTRACE_0D(DR_WRITE, v);   +    ASSERT(!v->arch.hvm_vcpu.flag_dr_dirty);      v->arch.hvm_vcpu.flag_dr_dirty = 1;   -    __restore_debug_registers(v); +    if ( likely(!(v->arch.guest_context.debugreg[7] & DR7_ACTIVE_MASK)) ) +        __restore_debug_registers(v);        /* allow the guest full access to the debug registers */      vmcb->dr_intercepts = 0; @@ -2270,7 +2282,8 @@ asmlinkage void svm_vmexit_handler(struc                        TYPE_MOV_TO_CR, regs);          break;   -    case VMEXIT_DR0_WRITE ... VMEXIT_DR7_WRITE: +    case VMEXIT_DR0_READ ... VMEXIT_DR15_READ: +    case VMEXIT_DR0_WRITE ... VMEXIT_DR15_WRITE:          svm_dr_access(v, regs);          break;   Index: 2007-10-10/xen/arch/x86/hvm/svm/vmcb.c =================================================================== --- 2007-10-10.orig/xen/arch/x86/hvm/svm/vmcb.c 2007-10-31 11:09:20.502878728  +0100 +++ 2007-10-10/xen/arch/x86/hvm/svm/vmcb.c      2007-10-31 11:09:59.660925800  +0100 @@ -129,8 +129,8 @@ static int construct_vmcb(struct vcpu *v          GENERAL2_INTERCEPT_STGI        | GENERAL2_INTERCEPT_CLGI        |          GENERAL2_INTERCEPT_SKINIT      | GENERAL2_INTERCEPT_RDTSCP;   -    /* Intercept all debug-register writes. */ -    vmcb->dr_intercepts = DR_INTERCEPT_ALL_WRITES; +    /* Intercept most debug-register accesses. */ +    vmcb->dr_intercepts = DR_INTERCEPTS;        /* Intercept all control-register accesses except for CR2 and CR8. */      vmcb->cr_intercepts = ~(CR_INTERCEPT_CR2_READ | Index: 2007-10-10/xen/arch/x86/hvm/vmx/vmx.c =================================================================== --- 2007-10-10.orig/xen/arch/x86/hvm/vmx/vmx.c  2007-10-31 11:09:20.503878576  +0100 +++ 2007-10-10/xen/arch/x86/hvm/vmx/vmx.c       2007-10-29 09:01:31.000000000  +0100 @@ -382,11 +382,6 @@ static enum handler_return long_mode_do_    #endif /* __i386__ */   -#define loaddebug(_v,_reg)  \ -    __asm__ __volatile__ ("mov %0,%%db" #_reg : : "r" ((_v)->debugreg[_reg])) -#define savedebug(_v,_reg)  \ -    __asm__ __volatile__ ("mov %%db" #_reg ",%0" : : "r"  ((_v)->debugreg[_reg])) -  static int vmx_guest_x86_mode(struct vcpu *v)  {      unsigned int cs_ar_bytes; @@ -412,23 +407,38 @@ static void vmx_save_dr(struct vcpu *v)      v->arch.hvm_vmx.exec_control |= CPU_BASED_MOV_DR_EXITING;      __vmwrite(CPU_BASED_VM_EXEC_CONTROL, v->arch.hvm_vmx.exec_control);   -    savedebug(&v->arch.guest_context, 0); -    savedebug(&v->arch.guest_context, 1); -    savedebug(&v->arch.guest_context, 2); -    savedebug(&v->arch.guest_context, 3); -    savedebug(&v->arch.guest_context, 6); +    savedebug(v, 0); +    savedebug(v, 1); +    savedebug(v, 2); +    savedebug(v, 3); +    savedebug(v, 6);      v->arch.guest_context.debugreg[7] = __vmread(GUEST_DR7);  }    static void __restore_debug_registers(struct vcpu *v)  { -    loaddebug(&v->arch.guest_context, 0); -    loaddebug(&v->arch.guest_context, 1); -    loaddebug(&v->arch.guest_context, 2); -    loaddebug(&v->arch.guest_context, 3); +    cond_loaddebug(v, 0); +    cond_loaddebug(v, 1); +    cond_loaddebug(v, 2); +    cond_loaddebug(v, 3);      /* No 4 and 5 */ -    loaddebug(&v->arch.guest_context, 6); -    /* DR7 is loaded from the VMCS. */ +    cond_loaddebug(v, 6); +    __vmwrite(GUEST_DR7, v->arch.guest_context.debugreg[7]); +} + +/* + * DR7 is saved and restored on every vmexit.  Other debug registers only + * need to be restored if their value is going to affect execution -- i.e., + * if one of the breakpoints is enabled.  So mask out all bits that don't + * enable some breakpoint functionality. + */ +#define DR7_ACTIVE_MASK 0xff + +static void vmx_restore_dr(struct vcpu *v) +{ +    /* NB. __vmread() is not usable here, so we cannot read from the VMCS. */ +    if ( unlikely(v->arch.guest_context.debugreg[7] & DR7_ACTIVE_MASK) ) +        __restore_debug_registers(v);  }    void vmx_vmcs_save(struct vcpu *v, struct hvm_hw_cpu *c) @@ -704,21 +714,6 @@ static int vmx_load_vmcs_ctxt(struct vcp      return 0;  }   -/* - * DR7 is saved and restored on every vmexit.  Other debug registers only - * need to be restored if their value is going to affect execution -- i.e., - * if one of the breakpoints is enabled.  So mask out all bits that don't - * enable some breakpoint functionality. - */ -#define DR7_ACTIVE_MASK 0xff - -static void vmx_restore_dr(struct vcpu *v) -{ -    /* NB. __vmread() is not usable here, so we cannot read from the VMCS. */ -    if ( unlikely(v->arch.guest_context.debugreg[7] & DR7_ACTIVE_MASK) ) -        __restore_debug_registers(v); -} -  static void vmx_ctxt_switch_from(struct vcpu *v)  {      vmx_save_guest_msrs(v); @@ -1319,10 +1314,11 @@ static void vmx_dr_access(unsigned long         HVMTRACE_0D(DR_WRITE, v);   +    ASSERT(!v->arch.hvm_vcpu.flag_dr_dirty);      v->arch.hvm_vcpu.flag_dr_dirty = 1;   -    /* We could probably be smarter about this */ -    __restore_debug_registers(v); +    if ( likely(!(v->arch.guest_context.debugreg[7] & DR7_ACTIVE_MASK)) ) +        __restore_debug_registers(v);        /* Allow guest direct access to DR registers */      v->arch.hvm_vmx.exec_control &= ~CPU_BASED_MOV_DR_EXITING; Index: 2007-10-10/xen/arch/x86/traps.c =================================================================== --- 2007-10-10.orig/xen/arch/x86/traps.c        2007-10-31 11:09:20.507877968  +0100 +++ 2007-10-10/xen/arch/x86/traps.c     2007-10-26 15:53:13.000000000 +0200 @@ -2323,25 +2323,25 @@ long set_debugreg(struct vcpu *p, int re          if ( !access_ok(value, sizeof(long)) )              return -EPERM;          if ( p == current )  -            asm volatile ( "mov %0, %%db0" : : "r" (value) ); +            __loaddebug(p, 0, value);          break;      case 1:           if ( !access_ok(value, sizeof(long)) )              return -EPERM;          if ( p == current )  -            asm volatile ( "mov %0, %%db1" : : "r" (value) ); +            __loaddebug(p, 1, value);          break;      case 2:           if ( !access_ok(value, sizeof(long)) )              return -EPERM;          if ( p == current )  -            asm volatile ( "mov %0, %%db2" : : "r" (value) ); +            __loaddebug(p, 2, value);          break;      case 3:          if ( !access_ok(value, sizeof(long)) )              return -EPERM;          if ( p == current )  -            asm volatile ( "mov %0, %%db3" : : "r" (value) ); +            __loaddebug(p, 3, value);          break;      case 6:          /* @@ -2351,7 +2351,7 @@ long set_debugreg(struct vcpu *p, int re          value &= 0xffffefff; /* reserved bits => 0 */          value |= 0xffff0ff0; /* reserved bits => 1 */          if ( p == current )  -            asm volatile ( "mov %0, %%db6" : : "r" (value) ); +            __loaddebug(p, 6, value);          break;      case 7:          /* @@ -2372,7 +2372,7 @@ long set_debugreg(struct vcpu *p, int re                  if ( ((value >> (i+16)) & 3) == 2 ) return -EPERM;          }          if ( p == current )  -            asm volatile ( "mov %0, %%db7" : : "r" (value) ); +            __loaddebug(p, 7, value);          break;      default:          return -EINVAL; Index: 2007-10-10/xen/include/asm-x86/hvm/svm/vmcb.h =================================================================== --- 2007-10-10.orig/xen/include/asm-x86/hvm/svm/vmcb.h  2007-10-31  11:09:20.508877816 +0100 +++ 2007-10-10/xen/include/asm-x86/hvm/svm/vmcb.h       2007-10-29  09:09:26.000000000 +0100 @@ -151,12 +151,12 @@ enum DRInterceptBits      DR_INTERCEPT_DR15_WRITE = 1 << 31,  };   -/* for lazy save/restore we'd like to intercept all DR writes */ -#define DR_INTERCEPT_ALL_WRITES \ -    (DR_INTERCEPT_DR0_WRITE|DR_INTERCEPT_DR1_WRITE|DR_INTERCEPT_DR2_WRITE \ -    |DR_INTERCEPT_DR3_WRITE|DR_INTERCEPT_DR4_WRITE|DR_INTERCEPT_DR5_WRITE \ -    |DR_INTERCEPT_DR6_WRITE|DR_INTERCEPT_DR7_WRITE)  - +/* For lazy save/restore we'd like to intercept most DR accesses (DR6 and DR7 + * are implicitly handled through the VMCB, but DR7 writes must be watched). + */ +#define DR_INTERCEPTS (~(DR_INTERCEPT_DR6_READ|DR_INTERCEPT_DR7_READ| \ +                         DR_INTERCEPT_DR6_WRITE)) +#define DR_WRITE_INTERCEPTS (DR_INTERCEPTS & 0xffff0000)    enum VMEXIT_EXITCODE  { Index: 2007-10-10/xen/include/asm-x86/processor.h =================================================================== --- 2007-10-10.orig/xen/include/asm-x86/processor.h     2007-10-31  11:09:20.509877664 +0100 +++ 2007-10-10/xen/include/asm-x86/processor.h  2007-10-26 16:50:47.000000000  +0200 @@ -478,6 +478,30 @@ long set_gdt(struct vcpu *d,                unsigned long *frames,                unsigned int entries);   +#define __loaddebug(v, reg, val) do {                                    \ +    idle_vcpu[(v)->processor]->arch.guest_context.debugreg[reg] = (val); \ +    asm volatile ( "mov %0,%%db" #reg : : "r" (val) );                   \ +} while (0) + +#define loaddebug(v, reg) do {                                           \ +    unsigned long __val = (v)->arch.guest_context.debugreg[reg];         \ +    __loaddebug(v, reg, __val);                                          \ +} while (0) + +#define cond_loaddebug(v, reg) do {                                      \ +    unsigned long __val = (v)->arch.guest_context.debugreg[reg];         \ +    if ( idle_vcpu[(v)->processor]->arch.guest_context.debugreg[reg] !=  \ +         (__val) )                                                       \ +        __loaddebug(v, reg, __val);                                      \ +} while (0) + +#define savedebug(v, reg) do {                                           \ +    unsigned long __val;                                                 \ +    asm volatile ("mov %%db" #reg ",%0" : "=r" (__val));                 \ +    (v)->arch.guest_context.debugreg[reg] = __val;                       \ +    idle_vcpu[(v)->processor]->arch.guest_context.debugreg[reg] = __val; \ +} while (0) +  long set_debugreg(struct vcpu *p, int reg, unsigned long value);    struct microcode_header {    _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxxxxxxxx <http://lists.xensource.com/xen-devel>   ``` | | --- |   | [[MoreÂ withÂ thisÂ subject...](/archives/cgi-bin/namazu.cgi?query=%2Bsubject:%2F%5E%28%3F:%5E%5Cs%2A%28re%7Csv%7Cfwd%7Cfw%29%5B%5C%5B%5C%5D%5Cd%5D%2A%5B:%3E-%5D%2B%5Cs%2A%29%2A%5C%5BXen%5C-devel%5C%5D%5Cs%2B%5C%5BPATCH%5C%2C%5Cs%2Bfixed%5C%5D%5Cs%2Bx86%5C:%5Cs%2Bfix%5Cs%2Bdebug%5Cs%2Bregister%5Cs%2Bhandling%5Cs%2A%24%2F&idxname=xen-devel&sort=date%3Alate)] | | --- |   | **<PrevÂ inÂ Thread**] | **CurrentÂ Thread** | [**NextÂ inÂ Thread>** | | --- | --- | --- | | * **[Xen-devel] [PATCH, fixed] x86: fix debug register handling**,   *Jan Beulich*Â <= | | |       | PreviousÂ byÂ Date: | **[Re: [Xen-devel] [RFC] Lightweight socket communication between domainsin a single machine](msg01047.html)**, *tgh* | | --- | --- | | NextÂ byÂ Date: | **[[Xen-devel] Re: [PATCH 0/6] pvSCSI (SCSI pass through) driver](msg01049.html)**, *Jun Kamada* | | PreviousÂ byÂ Thread: | **[Re: [Xen-devel] [RFC] Lightweight socket communication between domainsin a single machine](msg01047.html)**, *tgh* | | NextÂ byÂ Thread: | **[[Xen-devel] Live migration with MMIO pages](msg01053.html)**, *Kieran Mansley* | | Indexes: | [[**Date**](index.html#01048)] [[**Thread**](threads.html#01048)] [[**Top**](../)] [[**AllÂ Lists**](/archives/html)] | |  |
|  |  |

| Copyright Â©, Citrix Systems Inc. All rights reserved. [Legal and Privacy](http://www.xen.org/community/trademark.html) | Citrix [This site is hosted by Citrix](http://www.citrix.com) |
| --- | --- |



=== Content from secunia.com_7578c07c_20250124_125246.html ===


[Skip to main content](#main-content)
[![Home](/themes/custom/flexera/images/logo.svg)](https://www.flexera.com/)

[![Home](/themes/custom/flexera/images/logo.svg)](https://www.flexera.com/)

Search

## Main navigation

* Solutions
  + Column 1
    - Business challenge
      * [Software renewals and audits](https://www.flexera.com/solutions/software-renewals-audits)
      * [Software license management and optimization](https://www.flexera.com/solutions/software-usage-costs)
      * [SaaS spend management](https://www.flexera.com/solutions/saas-spend)
      * [Cloud cost management](https://www.flexera.com/solutions/cloud-cost)
      * [IT asset lifecycle management](https://www.flexera.com/solutions/it-asset-lifecycle)
      * [CMDB data quality](https://www.flexera.com/solutions/cmdb-data-quality)
      * [Accurate IT inventory](https://www.flexera.com/solutions/it-inventory)
      * [Security and regulatory risk management](https://www.flexera.com/solutions/it-security-regulatory-risk)
      * [Sustainable IT](https://www.flexera.com/solutions/sustainable-it)
      * [AI-powered transformation](https://www.flexera.com/solutions/ai-powered-transformation)
      * [Public sector](https://www.flexera.com/solutions/public-sector)
  + Column 2
    - Spend management by vendor
      * [IBM](https://www.flexera.com/solutions/vendor/ibm)
      * [Oracle](https://www.flexera.com/solutions/vendor/oracle)
      * [Microsoft](https://www.flexera.com/solutions/vendor/microsoft)
      * [SAP](https://www.flexera.com/solutions/vendor/sap)
      * [VMware](https://www.flexera.com/solutions/vendor/vmware)
      * [ServiceNow](https://www.flexera.com/solutions/vendor/servicenow)
      * [AWS](https://www.flexera.com/solutions/vendor/aws)
      * [Salesforce](https://www.flexera.com/solutions/vendor/salesforce)
      * [BMC](https://www.flexera.com/solutions/cmdb-data-quality/bmc)
      * [Adobe](https://www.flexera.com/solutions/vendor/adobe)

  ### Achieve more through a united FinOps and ITAM function

  The future is hybrid. Break down the walls between ITAM and FinOps to drive more revenue, more customer growth and more innovation.

  [Discover More](https://www.flexera.com/resources/hybrid-itam-finops)
* Products
  + Column 1
    - [Flexera One](https://www.flexera.com/products/flexera-one)
      * [IT Visibility](https://www.flexera.com/products/flexera-one/it-visibility)
      * [ITAM](https://www.flexera.com/products/flexera-one/it-asset-management)
      * [SaaS Management](https://www.flexera.com/products/flexera-one/saas-management)
      * [FinOps](https://www.flexera.com/products/flexera-one/finops)
      * [Technology Intelligence Platform](https://www.flexera.com/products/flexera-one/technology-intelligence-platform)
  + Column 2
    - [Snow Atlas](https://www.flexera.com/products/snow-atlas)
      * [Snow Spend Optimizer](https://www.flexera.com/products/snow-atlas/snow-spend-optimizer)
      * [Snow SaaS Management](https://www.flexera.com/products/snow-atlas/snow-saas-management)
  + Column 3
    - Hide group
      * [Security](https://www.flexera.com/products/security)
      * [Application Readiness](https://www.flexera.com/products/adminstudio)
      * [All products](https://www.flexera.com/products)
      * [All Snow products](https://www.flexera.com/products/snow)
      * [Integrations](https://www.flexera.com/products/integrations)

  ### Flexera 2024 State of the Cloud Report

  What do transformative initiatives such as GenAI, machine learning and sustainability mean for the cloud? Check out the 2024 State of the Cloud Report to find the answer as well as all the latest cloud computing trends.

  [View Report](https://info.flexera.com/CM-REPORT-State-of-the-Cloud)
* Success
  + Column 1
    - [Customer success](https://www.flexera.com/customer-success)
      * Support
        + [Flexera support portal](https://community.flexera.com/s/support-hub)
        + [Flexera product documentation](https://docs.flexera.com)
        + [Snow product documentation](https://docs.snowsoftware.io/)
      * Services and training
        + [Services](https://www.flexera.com/customer-success/services)
        + [Training](https://www.flexera.com/customer-success/training)
  + Column 2
    - Hide group
      * [Technology Intelligence Awards](https://www.flexera.com/customer-success/awards)
      * [Flexera community](https://community.flexera.com/s/)

  ### Insights from GartnerÂ®

  Find a curated series of actionable and objective insights for IT executives and their teams. Get expert insights from valued analysts, courtesy of Flexera.

  [Discover More](https://www.flexera.com/resources/gartner-analyst-research)
* Resources
  + Column 1
    - [Resources](https://www.flexera.com/resources)
      * [Webinars](https://www.flexera.com/resources?type%5Bwebinar%5D=webinar)
      * [Videos](https://www.flexera.com/resources?type%5Bvideo%5D=video)
      * [Datasheets](https://www.flexera.com/resources?type%5Bdatasheet%5D=datasheet)
      * [White papers & reports](https://www.flexera.com/resources?type%5Bwhite-paper-industry-report%5D=white-paper-industry-report)
  + Column 2
    - Hide group
      * [Blog](/blog/)
      * [Case studies](https://www.flexera.com/resources/case-studies)
      * [Events](https://www.flexera.com/resources?type%5Bevent%5D=event)
      * [Analyst Research](https://www.flexera.com/resources/gartner-analyst-research)
      * [Glossary](https://www.flexera.com/resources/glossary)
      * [Demos & trials](https://www.flexera.com/resources?type%5Bdemo-trials%5D=demo-trials)
      * [Business value calculator](https://www.flexera.com/resources/business-value-calculator)

  ### Flexera 2025 IT Priorities Report

  Insights from Flexeraâ€™s 2025 IT Priorities Report highlight whatâ€™s top of mind for IT decision makers in the year ahead. Discover the challenges, priorities and opportunities that will shape the future IT landscape.

  [View Report](https://info.flexera.com/ITV-REPORT-IT-Priorities)
* About
  + Column 1
    - [Company](https://www.flexera.com/about-us)
      * [About](https://www.flexera.com/about-us)
      * [Careers](https://www.flexera.com/about-us/careers)
      * [Contact](https://www.flexera.com/about-us/contact-us)
      * [Leadership](https://www.flexera.com/about-us/leadership)
    - [Partners](https://www.flexera.com/about-us/partners)
      * [Partner program](https://www.flexera.com/about-us/partners/partner-program)
      * [Partner directory](https://www.flexera.com/about-us/partners/directory)
  + Column 2
    - [Press center](https://www.flexera.com/about-us/press-center)
      * [Press releases](https://www.flexera.com/about-us/all-press-releases)
      * [Awards](https://www.flexera.com/about-us/press-center#awards)
      * [Articles](https://www.flexera.com/about-us/all-articles)
    - Hide group
      * Social responsibility
        + [ESG](https://www.flexera.com/about-us/environmental-social-governance)
        + [Diversity](https://www.flexera.com/about-us/diversity)

  ### More value with technology intelligence

  The unparalleled synergy of Flexera and Snow provides the Technology Intelligence you need for more efficiency, insight and governance than ever before.

  [Discover More](https://www.flexera.com/more-value-with-technology-intelligence)

Search

en

* [English](https://www.flexera.com/products/security/software-vulnerability-research/secunia-research?referrer=secunia)
* [Deutsch](https://www.flexera.de/products/security/software-vulnerability-research/secunia-research?referrer=secunia)

## External Links

* External Links
  + [Community](https://community.flexera.com/)
  + [Product Access](https://app.flexera.com/login)
  + [Partner Portal](https://flexera.channeltivity.com/Login)

[Book a demo](/about-us/contact-us?C_Interest1=sales)

# Secunia Research

## The worldâ€™s best vulnerability intelligence

The Secunia Research team from Flexera provides the most accurate and reliable source of vulnerability intelligence.

[Contact Us](https://www.flexera.com/about-us/contact-us?C_Interest1=sales&C_SolutionInterest=SVM)
Watch video (0:29)

Related links

* [Anatomy of a security advisory](https://www.flexera.com/resources/infographics/anatomy-of-a-security-advisory)
* [Software Vulnerability Research](https://www.flexera.com/products/software-vulnerability-research)
* [Software Vulnerability Manager](/products/software-vulnerability-manager)
* [Security advisories from Secunia Research](https://www.flexera.com/products/security/software-vulnerability-advisories)
* [Report a vulnerability](https://www.flexera.com/about-us/contact-us/report-vulnerability)

 ![Secunia Research](/sites/default/files/2022-04/hero-secunia-research-bg.jpg)

Featured Details

## Multiple ways to consume Secunia Research

Secunia delivers software security research that provides reliable, curated and actionable vulnerability intelligence. Organizations can expect to receive standardized, validated and enriched vulnerability research on a specific version of a software product. Secunia Research supports four solutions:

![Software Vulnerability Research](/sites/default/files/2022-04/icon-secunia-research-svr.svg)

### [Software Vulnerability Research](https://www.flexera.com/products/software-vulnerability-research)

Software Vulnerability Research utilizes Secunia Research to drive awareness of vulnerabilities matching your specified criteria

[Learn More](https://www.flexera.com/products/software-vulnerability-research)

![Software Vulnerability Manager](/sites/default/files/2022-04/icon-secunia-research-svm.svg)

### [Software Vulnerability Manager](/products/software-vulnerability-manager)

Software Vulnerability Manager uses Secunia Research data to identify, prioritize and patch known vulnerable software detected in your environment

[Learn More](/products/software-vulnerability-manager)

![Data Platform](/sites/default/files/2022-04/icon-secunia-research-dp.svg)

### [Data Platform](https://www.flexera.com/products/data-platform)

Data Platform leverages Secunia Research to provide high-level insights based on major or minor versions of software in your normalized inventory

[Learn More](https://www.flexera.com/products/data-platform)

![Flexera One](/sites/default/files/2022-04/icon-secunia-research-flexera-one.svg)

### [Flexera One](/flexera-one)

Flexera One utilizes Secunia Research (alongside public NVD data) to provide more granular matching of build-level versions of software in your normalized inventory within its IT Asset Management and IT Visibility solutions

[Learn More](/flexera-one)

How it works

## Accurate, reliable vulnerability insights at your fingertips

The Secunia Research team from Flexera is comprised of several security specialists who conduct vulnerability research in various products in addition to testing, verifying and validating public vulnerability reports. Since its inception in 2002, the goal of the Secunia Research team is to provide the most accurate and reliable source of vulnerability intelligence.

Delivering the worldâ€™s best vulnerability intelligence requires skill and passion. Team members continually develop their skills exploring various high-profile closed and open-source software using a variety of approaches, focusing chiefly on thorough code audits and binary analysis. The team has received industry recognition, including naming members to [Microsoftâ€™s Most Valuable Security Researchers](https://msrc-blog.microsoft.com/2019/08/07/announcing-2019-msrc-most-valuable-security-researchers/) list.

Secunia researchers discover hard-to-find vulnerabilities that arenâ€™t normally identified with techniques such as fuzzing, and the results have been impressive. Members of the Secunia Research team have discovered critical vulnerabilities in products from vendors including Microsoft, Symantec, IBM, Adobe, RealNetworks, Trend Micro, HP, Blue Coat, Samba, CA, Mozilla and Apple.

The team produces invaluable security advisories based on research of the vulnerabilities affecting any given software update. Sometimes a single update can address multiple vulnerabilities of varying criticalities and threats; but these advisories aggregate and distill findings down to a single advisory perfect for the prioritization of patching efforts within [Software Vulnerability Manager](/products/software-vulnerability-manager). Criticality scores are consistently applied along with details around attack vector and other valuable details within [Software Vulnerability Research](/products/software-vulnerability-research/secunia-research). Illegitimate vulnerability reports are also investigated and rejected so you can focus only on what truly matters.

Informing IT, Transforming IT

## Industry insights to help keep you informed

[#### Webinar

### Stay Ahead of Cyber Threats: Flexera's Latest Vulnerability Insights

Join us for this session where we'll explore the latest findings from the Flexera Monthly Vulnerability Insights Report.](https://info.flexera.com/SVM-WBNR-Vulnerability-Insights-Roundtable)

[#### Webinar

### Dive deeper into the Flexera Annual Vulnerability Insights

We'll explore the key findings from the Flexera Annual Vulnerability Insights Report. Learn about the latest cybersecurity trends, the most targeted industries, the types of vulnerabilities, plus management and mitigation strategies.](https://info.flexera.com/SVM-WBNR-Flexera-Annual-Vulnerability-Insights?lead_source=Website%20Visitor&id=Flexera.com-Resources)

#### Video

### Close the Risk Window with Software Vulnerability Manager

Stop reacting. Gain control. Stay secure. Build a more effective risk mitigation process leveraging Secunia Research vulnerability intelligence and the largest repository of third-party patch data in the industry.

Remote video URL

[#### Trial

### Software Vulnerability Manager Assessment free trial

Get access to the complete set of modules of Software Vulnerability Manager: Research, Assessment and Patching](https://info.flexera.com/SVM-EVAL-Software-Vulnerability-Manager)

[#### Datasheet

### Protect your ServiceNowÂ® investment with the highest quality data

IT Visibility offers certified ServiceNow integrations that accelerate platform expansion, improve ROI and increase efficiencies across ITIL processes by delivering clean software and hardware asset data directly.](/sites/default/files/datasheet-itv-maximize-servicenow-investment.pdf)

[#### Blog

### Avoid missing crucial vulnerability intelligence amid NVD backlog

Recent developments regarding the National Vulnerability Database (NVD) have some technology leaders on edge. Since February, the U.S. National Institute of Standards and Technology (NIST) has almost completely stopped enriching software vulnerabi...](https://www.flexera.com/blog/vulnerability-management/avoid-missing-crucial-vulnerability-intelligence-amid-nvd-backlog/)

[View all resources](https://www.flexera.com/resources?category%5Bsoftware-vulnerability-management%5D=software-vulnerability-management)

## Footer Menu

* Column
  + Business challenge
    - [Software renewals and audits](https://www.flexera.com/solutions/software-renewals-audits)
    - [Software license management and optimization](https://www.flexera.com/solutions/software-usage-costs)
    - [SaaS spend management](https://www.flexera.com/solutions/saas-spend)
    - [Cloud cost management](https://www.flexera.com/solutions/cloud-cost)
    - [IT asset lifecycle management](https://www.flexera.com/solutions/it-asset-lifecycle)
    - [CMDB data quality](https://www.flexera.com/solutions/cmdb-data-quality)
    - [Accurate IT inventory](https://www.flexera.com/solutions/it-inventory)
    - [Security and regulatory risk management](https://www.flexera.com/solutions/it-security-regulatory-risk)
    - [Sustainable IT](https://www.flexera.com/solutions/sustainable-it)
    - [AI-powered transformation](https://www.flexera.com/solutions/ai-powered-transformation)
    - [Public sector](https://www.flexera.com/solutions/public-sector)
* Column
  + Spend management by vendor
    - [IBM](https://www.flexera.com/solutions/vendor/ibm)
    - [Oracle](https://www.flexera.com/solutions/vendor/oracle)
    - [Microsoft](https://www.flexera.com/solutions/vendor/microsoft)
    - [SAP](https://www.flexera.com/solutions/vendor/sap)
    - [VMware](https://www.flexera.com/solutions/vendor/vmware)
    - [ServiceNow](https://www.flexera.com/solutions/vendor/servicenow)
    - [AWS](https://www.flexera.com/solutions/vendor/aws)
    - [Salesforce](https://www.flexera.com/solutions/vendor/salesforce)
    - [BMC](https://www.flexera.com/solutions/cmdb-data-quality/bmc)
    - [Adobe](https://www.flexera.com/solutions/vendor/adobe)
* Column
  + Products
    - [Flexera One](https://www.flexera.com/products/flexera-one)
    - [Snow Atlas](https://www.flexera.com/products/snow-atlas)
    - [Security](https://www.flexera.com/products/security)
    - [Application Readiness](https://www.flexera.com/products/adminstudio)
    - [All products](https://www.flexera.com/products)
    - [All Snow products](https://www.flexera.com/products/snow)
    - [Integrations](https://www.flexera.com/products/integrations)
* Column
  + Company
    - [About](https://www.flexera.com/about-us)
    - [Careers](https://www.flexera.com/about-us/careers)
    - [Leadership](https://www.flexera.com/about-us/leadership)
    - [Contact us](https://www.flexera.com/about-us/contact-us)
    - [Media / press center](https://www.flexera.com/about-us/press-center)
    - [Revenera.com](https://www.revenera.com)

 +1.800.374.4353

en

* [English](https://www.flexera.com/products/security/software-vulnerability-research/secunia-research?referrer=secunia)
* [Deutsch](https://www.flexera.de/products/security/software-vulnerability-research/secunia-research?referrer=secunia)

 [![Home](/themes/custom/flexera/images/logo.svg)](https://www.flexera.com/)

Â© 2025 Flexera. All Rights Reserved.

## Footer

* [Privacy Policy](https://www.flexera.com/legal/privacy-policy)
* [Terms and conditions](https://www.flexera.com/legal)
* [Contact Us](https://www.flexera.com/about-us/contact-us)
* [Impressum](https://www.flexera.com/about-us/impressum)
* [Site Map](https://www.flexera.com/sitemap)

#####

Ã—

...


