// Seed: 957421277
module module_0 (
    output supply1 id_0
);
  assign id_0 = -1;
  assign module_2.id_2 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wand id_3,
    output logic id_4,
    input supply0 id_5
    , id_8,
    input tri0 id_6
);
  module_0 modCall_1 (id_2);
  initial id_4 <= id_1 == id_6;
  logic id_9;
endmodule
module module_2 (
    output logic id_0,
    input supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    output wand id_4,
    output uwire id_5
);
  module_0 modCall_1 (id_4);
  always id_0 = id_1;
endmodule
