Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.07 secs
 
--> Reading design: lowpass_filter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lowpass_filter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lowpass_filter"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : lowpass_filter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\d_ff.vhd" into library work
Parsing entity <d_ff>.
Parsing architecture <d_ff_arch> of entity <d_ff>.
Parsing VHDL file "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\lowpass_processing.vhd" into library work
Parsing entity <lowpass_processing>.
Parsing architecture <lowpass_processing_arch> of entity <lowpass_processing>.
Parsing VHDL file "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <fifo_a> of entity <fifo>.
Parsing VHDL file "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\lowpass_filter.vhd" into library work
Parsing entity <lowpass_filter>.
Parsing architecture <lowpass_filter_arch> of entity <lowpass_filter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lowpass_filter> (architecture <lowpass_filter_arch>) from library <work>.

Elaborating entity <d_ff> (architecture <d_ff_arch>) with generics from library <work>.

Elaborating entity <fifo> (architecture <fifo_a>) from library <work>.

Elaborating entity <lowpass_processing> (architecture <lowpass_processing_arch>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\lowpass_processing.vhd" Line 111: Using initial value "0001" for bit_extend since it is never assigned

Elaborating entity <d_ff> (architecture <d_ff_arch>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lowpass_filter>.
    Related source file is "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\lowpass_filter.vhd".
INFO:Xst:3210 - "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\lowpass_filter.vhd" line 142: Output port <full> of the instance <fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\lowpass_filter.vhd" line 142: Output port <empty> of the instance <fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\lowpass_filter.vhd" line 150: Output port <full> of the instance <fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\lowpass_filter.vhd" line 150: Output port <empty> of the instance <fifo_2> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <input_2>.
    Found 8-bit register for signal <input_3>.
    Found 8-bit register for signal <input_4>.
    Found 8-bit register for signal <input_5>.
    Found 8-bit register for signal <input_6>.
    Found 8-bit register for signal <input_7>.
    Found 8-bit register for signal <input_8>.
    Found 8-bit register for signal <input_9>.
    Found 8-bit register for signal <input_1>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <lowpass_filter> synthesized.

Synthesizing Unit <d_ff_1>.
    Related source file is "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\d_ff.vhd".
        BUS_WIDTH = 8
    Found 8-bit register for signal <temp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <d_ff_1> synthesized.

Synthesizing Unit <lowpass_processing>.
    Related source file is "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\lowpass_processing.vhd".
    Found 16-bit register for signal <adder_1>.
    Found 16-bit register for signal <adder_2>.
    Found 16-bit register for signal <adder_3>.
    Found 16-bit register for signal <adder_4>.
    Found 16-bit register for signal <adder_5>.
    Found 16-bit register for signal <adder_6>.
    Found 16-bit register for signal <adder_7>.
    Found 16-bit register for signal <adder_8>.
    Found 8-bit register for signal <Q>.
    Found 8-bit register for signal <pxl_2>.
    Found 8-bit register for signal <pxl_3>.
    Found 8-bit register for signal <pxl_4>.
    Found 8-bit register for signal <pxl_5>.
    Found 8-bit register for signal <pxl_6>.
    Found 8-bit register for signal <pxl_7>.
    Found 8-bit register for signal <pxl_8>.
    Found 8-bit register for signal <pxl_9>.
    Found 8-bit register for signal <pxl_1>.
    Found 16-bit adder for signal <pxl_1[12]_pxl_2[12]_add_1_OUT> created at line 150.
    Found 16-bit adder for signal <pxl_3[12]_pxl_4[12]_add_2_OUT> created at line 151.
    Found 16-bit adder for signal <pxl_5[12]_pxl_6[12]_add_3_OUT> created at line 152.
    Found 16-bit adder for signal <pxl_7[12]_pxl_8[12]_add_4_OUT> created at line 153.
    Found 16-bit adder for signal <adder_1[15]_adder_2[15]_add_5_OUT> created at line 161.
    Found 16-bit adder for signal <adder_3[15]_adder_4[15]_add_6_OUT> created at line 162.
    Found 16-bit adder for signal <adder_5[15]_adder_6[15]_add_7_OUT> created at line 165.
    Found 16-bit adder for signal <adder_7[15]_pxl_9_temp3[12]_add_8_OUT> created at line 168.
    Found 16-bit adder for signal <GND_11_o_GND_11_o_add_9_OUT> created at line 168.
    WARNING:Xst:2404 -  FFs/Latches <pxl_2<12:8>> (without init value) have a constant value of 0 in block <lowpass_processing>.
    WARNING:Xst:2404 -  FFs/Latches <pxl_3<12:8>> (without init value) have a constant value of 0 in block <lowpass_processing>.
    WARNING:Xst:2404 -  FFs/Latches <pxl_4<12:8>> (without init value) have a constant value of 0 in block <lowpass_processing>.
    WARNING:Xst:2404 -  FFs/Latches <pxl_5<12:8>> (without init value) have a constant value of 0 in block <lowpass_processing>.
    WARNING:Xst:2404 -  FFs/Latches <pxl_6<12:8>> (without init value) have a constant value of 0 in block <lowpass_processing>.
    WARNING:Xst:2404 -  FFs/Latches <pxl_7<12:8>> (without init value) have a constant value of 0 in block <lowpass_processing>.
    WARNING:Xst:2404 -  FFs/Latches <pxl_8<12:8>> (without init value) have a constant value of 0 in block <lowpass_processing>.
    WARNING:Xst:2404 -  FFs/Latches <pxl_9<12:8>> (without init value) have a constant value of 0 in block <lowpass_processing>.
    WARNING:Xst:2404 -  FFs/Latches <pxl_1<12:8>> (without init value) have a constant value of 0 in block <lowpass_processing>.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 208 D-type flip-flop(s).
Unit <lowpass_processing> synthesized.

Synthesizing Unit <d_ff_2>.
    Related source file is "C:\Users\yport\Documents\VIBOT\S3\UE3 - RTIC\RTIC - Dubois\2DRealTimeFiltering\smoot_filter_tb\d_ff.vhd".
        BUS_WIDTH = 13
    Found 13-bit register for signal <temp>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <d_ff_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 9
# Registers                                            : 39
 13-bit register                                       : 3
 16-bit register                                       : 8
 8-bit register                                        : 28
# Xors                                                 : 15
 1-bit xor2                                            : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <temp_8> has a constant value of 0 in block <d_ff_temp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_9> has a constant value of 0 in block <d_ff_temp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_10> has a constant value of 0 in block <d_ff_temp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_11> has a constant value of 0 in block <d_ff_temp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_12> has a constant value of 0 in block <d_ff_temp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_8> has a constant value of 0 in block <d_ff_temp2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_9> has a constant value of 0 in block <d_ff_temp2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_10> has a constant value of 0 in block <d_ff_temp2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_11> has a constant value of 0 in block <d_ff_temp2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_12> has a constant value of 0 in block <d_ff_temp2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_8> has a constant value of 0 in block <d_ff_temp3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_9> has a constant value of 0 in block <d_ff_temp3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_10> has a constant value of 0 in block <d_ff_temp3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_11> has a constant value of 0 in block <d_ff_temp3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_12> has a constant value of 0 in block <d_ff_temp3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <adder_8_0> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <adder_8_1> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <adder_8_2> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <adder_8_11> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <adder_8_12> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <adder_8_13> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <adder_8_14> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <adder_8_15> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <adder_8_0> of sequential type is unconnected in block <lowpass_processing>.
WARNING:Xst:2677 - Node <adder_8_1> of sequential type is unconnected in block <lowpass_processing>.
WARNING:Xst:2677 - Node <adder_8_2> of sequential type is unconnected in block <lowpass_processing>.
WARNING:Xst:2677 - Node <adder_8_11> of sequential type is unconnected in block <lowpass_processing>.
WARNING:Xst:2677 - Node <adder_8_12> of sequential type is unconnected in block <lowpass_processing>.
WARNING:Xst:2677 - Node <adder_8_13> of sequential type is unconnected in block <lowpass_processing>.
WARNING:Xst:2677 - Node <adder_8_14> of sequential type is unconnected in block <lowpass_processing>.
WARNING:Xst:2677 - Node <adder_8_15> of sequential type is unconnected in block <lowpass_processing>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 9
# Registers                                            : 383
 Flip-Flops                                            : 383
# Xors                                                 : 15
 1-bit xor2                                            : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <adder_4_15> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_4_14> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_4_13> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_4_12> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_4_11> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_4_10> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_4_9> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_2_15> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_2_14> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_2_13> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_2_12> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_2_11> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_2_10> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_2_9> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_3_9> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_3_10> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_3_11> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_3_12> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_3_13> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_3_14> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_3_15> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_1_9> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_1_10> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_1_11> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_1_12> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_1_13> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_1_14> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_1_15> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_5_15> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_5_14> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_5_13> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_5_12> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_5_11> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_5_10> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_6_15> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_6_14> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_6_13> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_6_12> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_6_11> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_6_10> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_7_11> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_7_12> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_7_13> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_7_14> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_7_15> (without init value) has a constant value of 0 in block <lowpass_processing>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <d_ff_1> ...

Optimizing unit <d_ff_2> ...

Optimizing unit <lowpass_filter> ...

Optimizing unit <lowpass_processing> ...
WARNING:Xst:1293 - FF/Latch <filter/d_ff_temp1/temp_12> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp1/temp_11> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp1/temp_10> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp1/temp_9> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp1/temp_8> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp2/temp_12> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp2/temp_11> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp2/temp_10> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp2/temp_9> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp2/temp_8> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp3/temp_12> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp3/temp_11> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp3/temp_10> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp3/temp_9> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <filter/d_ff_temp3/temp_8> has a constant value of 0 in block <lowpass_filter>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lowpass_filter, actual ratio is 0.

Final Macro Processing ...

Processing Unit <lowpass_filter> :
	Found 4-bit shift register for signal <filter/d_ff_temp3/temp_7>.
	Found 4-bit shift register for signal <filter/d_ff_temp3/temp_6>.
	Found 4-bit shift register for signal <filter/d_ff_temp3/temp_5>.
	Found 4-bit shift register for signal <filter/d_ff_temp3/temp_4>.
	Found 4-bit shift register for signal <filter/d_ff_temp3/temp_3>.
	Found 4-bit shift register for signal <filter/d_ff_temp3/temp_2>.
	Found 4-bit shift register for signal <filter/d_ff_temp3/temp_1>.
	Found 4-bit shift register for signal <filter/d_ff_temp3/temp_0>.
Unit <lowpass_filter> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 291
 Flip-Flops                                            : 291
# Shift Registers                                      : 8
 4-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lowpass_filter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 222
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 2
#      LUT2                        : 68
#      MUXCY                       : 70
#      VCC                         : 1
#      XORCY                       : 79
# FlipFlops/Latches                : 299
#      FD                          : 147
#      FDC                         : 72
#      FDE                         : 8
#      FDR                         : 72
# Shift Registers                  : 8
#      SRLC16E                     : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8
# Others                           : 2
#      fifo                        : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             299  out of  126800     0%  
 Number of Slice LUTs:                   79  out of  63400     0%  
    Number used as Logic:                71  out of  63400     0%  
    Number used as Memory:                8  out of  19000     0%  
       Number used as SRL:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    310
   Number with an unused Flip Flop:      11  out of    310     3%  
   Number with an unused LUT:           231  out of    310    74%  
   Number of fully used LUT-FF pairs:    68  out of    310    21%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_i                              | BUFGP                  | 307   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.948ns (Maximum Frequency: 513.268MHz)
   Minimum input arrival time before clock: 1.135ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: 0.428ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_i'
  Clock period: 1.948ns (frequency: 513.268MHz)
  Total number of paths / destination ports: 1361 / 283
-------------------------------------------------------------------------
Delay:               1.948ns (Levels of Logic = 13)
  Source:            filter/adder_7_0 (FF)
  Destination:       filter/adder_8_10 (FF)
  Source Clock:      CLK_i rising
  Destination Clock: CLK_i rising

  Data Path: filter/adder_7_0 to filter/adder_8_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.379  filter/adder_7_0 (filter/adder_7_0)
     LUT2:I0->O            1   0.097   0.000  filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_lut<0> (filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<0> (filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<1> (filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<2> (filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<3> (filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<4> (filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<5> (filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<6> (filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<7> (filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<8> (filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<8>)
     MUXCY:CI->O           0   0.023   0.000  filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<9> (filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_cy<9>)
     XORCY:CI->O           0   0.370   0.000  filter/Madd_adder_7[15]_pxl_9_temp3[12]_add_8_OUT_xor<10> (filter/adder_7[15]_pxl_9_temp3[12]_add_8_OUT<10>)
     XORCY:LI->O           1   0.173   0.000  filter/Madd_GND_11_o_GND_11_o_add_9_OUT_xor<10> (filter/GND_11_o_GND_11_o_add_9_OUT<10>)
     FD:D                      0.008          filter/adder_8_10
    ----------------------------------------
    Total                      1.948ns (1.569ns logic, 0.379ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_i'
  Total number of paths / destination ports: 168 / 168
-------------------------------------------------------------------------
Offset:              1.135ns (Levels of Logic = 2)
  Source:            start_process (PAD)
  Destination:       input_1_0 (FF)
  Destination Clock: CLK_i rising

  Data Path: start_process to input_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  start_process_IBUF (start_process_IBUF)
     INV:I->O             72   0.113   0.392  start_process_inv1_INV_0 (start_process_inv)
     FDR:R                     0.349          input_1_0
    ----------------------------------------
    Total                      1.135ns (0.463ns logic, 0.672ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_i'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            filter/Q_7 (FF)
  Destination:       Q_i<7> (PAD)
  Source Clock:      CLK_i rising

  Data Path: filter/Q_7 to Q_i<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  filter/Q_7 (filter/Q_7)
     OBUF:I->O                 0.000          Q_i_7_OBUF (Q_i<7>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.428ns (Levels of Logic = 1)
  Source:            CLK_i (PAD)
  Destination:       fifo_1:clk (PAD)

  Data Path: CLK_i to fifo_1:clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          307   0.000   0.428  CLK_i_BUFGP (CLK_i_BUFGP)
    fifo:clk                   0.000          fifo_1
    ----------------------------------------
    Total                      0.428ns (0.000ns logic, 0.428ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_i          |    1.948|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 48.00 secs
Total CPU time to Xst completion: 48.18 secs
 
--> 

Total memory usage is 445304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  101 (   0 filtered)
Number of infos    :    4 (   0 filtered)

