// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="photon_fifo_merger_photon_fifo_merger,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=0.663570,HLS_SYN_LAT=5,HLS_SYN_TPT=4,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=185,HLS_SYN_LUT=99,HLS_VERSION=2022_1}" *)

module photon_fifo_merger (
        ap_clk,
        ap_rst_n,
        photon_fifos_0_dout,
        photon_fifos_0_empty_n,
        photon_fifos_0_read,
        photon_fifos_1_dout,
        photon_fifos_1_empty_n,
        photon_fifos_1_read,
        photon_fifos_2_dout,
        photon_fifos_2_empty_n,
        photon_fifos_2_read,
        photon_fifos_3_dout,
        photon_fifos_3_empty_n,
        photon_fifos_3_read,
        photons_TDATA,
        photons_TVALID,
        photons_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst_n;
input  [43:0] photon_fifos_0_dout;
input   photon_fifos_0_empty_n;
output   photon_fifos_0_read;
input  [43:0] photon_fifos_1_dout;
input   photon_fifos_1_empty_n;
output   photon_fifos_1_read;
input  [43:0] photon_fifos_2_dout;
input   photon_fifos_2_empty_n;
output   photon_fifos_2_read;
input  [43:0] photon_fifos_3_dout;
input   photon_fifos_3_empty_n;
output   photon_fifos_3_read;
output  [47:0] photons_TDATA;
output   photons_TVALID;
input   photons_TREADY;

reg photon_fifos_0_read;
reg photon_fifos_1_read;
reg photon_fifos_2_read;
reg photon_fifos_3_read;

 reg    ap_rst_n_inv;
reg    photons_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] read_reg_121;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] read_1_reg_135;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] read_2_reg_149;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] read_3_reg_163;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage0_11001;
reg   [43:0] tmp_reg_125;
wire   [47:0] p_015_fu_81_p1;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state2_io;
wire    regslice_both_photons_U_apdone_blk;
reg    ap_block_state6_pp0_stage1_iter1;
reg    ap_block_state6_io;
reg    ap_block_pp0_stage1_11001;
reg   [43:0] tmp_1_reg_139;
wire   [47:0] p_016_fu_93_p1;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage2_11001;
reg   [43:0] tmp_2_reg_153;
wire   [47:0] p_017_fu_105_p1;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage3_11001;
reg   [43:0] tmp_3_reg_167;
wire   [47:0] p_0_fu_117_p1;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage1_subdone;
wire   [0:0] photon_fifos_0_read_nbread_fu_42_p2_0;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] photon_fifos_1_read_nbread_fu_55_p2_0;
wire   [0:0] photon_fifos_2_read_nbread_fu_61_p2_0;
wire   [0:0] photon_fifos_3_read_nbread_fu_67_p2_0;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
wire    ap_reset_idle_pp0;
reg    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg   [47:0] photons_TDATA_int_regslice;
reg    photons_TVALID_int_regslice;
wire    photons_TREADY_int_regslice;
wire    regslice_both_photons_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

photon_fifo_merger_regslice_both #(
    .DataWidth( 48 ))
regslice_both_photons_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photons_TDATA_int_regslice),
    .vld_in(photons_TVALID_int_regslice),
    .ack_in(photons_TREADY_int_regslice),
    .data_out(photons_TDATA),
    .vld_out(regslice_both_photons_U_vld_out),
    .ack_out(photons_TREADY),
    .apdone_blk(regslice_both_photons_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        read_1_reg_135 <= photon_fifos_1_read_nbread_fu_55_p2_0;
        tmp_1_reg_139 <= photon_fifos_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        read_2_reg_149 <= photon_fifos_2_read_nbread_fu_61_p2_0;
        tmp_2_reg_153 <= photon_fifos_2_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        read_3_reg_163 <= photon_fifos_3_read_nbread_fu_67_p2_0;
        tmp_3_reg_167 <= photon_fifos_3_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_reg_121 <= photon_fifos_0_read_nbread_fu_42_p2_0;
        tmp_reg_125 <= photon_fifos_0_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (photon_fifos_0_empty_n == 1'b1))) begin
        photon_fifos_0_read = 1'b1;
    end else begin
        photon_fifos_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (photon_fifos_1_empty_n == 1'b1))) begin
        photon_fifos_1_read = 1'b1;
    end else begin
        photon_fifos_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == 1'b1) & (photon_fifos_2_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        photon_fifos_2_read = 1'b1;
    end else begin
        photon_fifos_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (photon_fifos_3_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        photon_fifos_3_read = 1'b1;
    end else begin
        photon_fifos_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((((read_3_reg_163 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((read_3_reg_163 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (read_2_reg_149 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((read_2_reg_149 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((read_1_reg_135 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((read_1_reg_135 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((read_reg_121 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((read_reg_121 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        photons_TDATA_blk_n = photons_TREADY_int_regslice;
    end else begin
        photons_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((read_3_reg_163 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        photons_TDATA_int_regslice = p_0_fu_117_p1;
    end else if (((read_2_reg_149 == 1'd1) & (1'b0 == ap_block_pp0_stage3_01001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        photons_TDATA_int_regslice = p_017_fu_105_p1;
    end else if (((read_1_reg_135 == 1'd1) & (1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        photons_TDATA_int_regslice = p_016_fu_93_p1;
    end else if (((read_reg_121 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        photons_TDATA_int_regslice = p_015_fu_81_p1;
    end else begin
        photons_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((read_3_reg_163 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((read_2_reg_149 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((read_1_reg_135 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((read_reg_121 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        photons_TVALID_int_regslice = 1'b1;
    end else begin
        photons_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((read_3_reg_163 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_2_reg_149 == 1'd1) & (photons_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state5_io) | ((read_3_reg_163 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_2_reg_149 == 1'd1) & (photons_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state5_io) | ((read_3_reg_163 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_2_reg_149 == 1'd1) & (photons_TREADY_int_regslice == 1'b0))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_both_photons_U_apdone_blk == 1'b1) | ((read_3_reg_163 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)))) | ((read_reg_121 == 1'd1) & (1'b1 == 1'b1) & (photons_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state6_io) | (regslice_both_photons_U_apdone_blk == 1'b1) | ((read_3_reg_163 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)))) | ((1'b1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((read_reg_121 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state6_io) | (regslice_both_photons_U_apdone_blk == 1'b1) | ((read_3_reg_163 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)))) | ((1'b1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((read_reg_121 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((1'b1 == 1'b1) & (((read_1_reg_135 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_reg_121 == 1'd1) & (photons_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((1'b1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((read_1_reg_135 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_reg_121 == 1'd1) & (photons_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((read_1_reg_135 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_reg_121 == 1'd1) & (photons_TREADY_int_regslice == 1'b0))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((1'b1 == 1'b1) & (((read_2_reg_149 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_1_reg_135 == 1'd1) & (photons_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((1'b1 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((read_2_reg_149 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_1_reg_135 == 1'd1) & (photons_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b1 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((read_2_reg_149 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_1_reg_135 == 1'd1) & (photons_TREADY_int_regslice == 1'b0))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = ((read_reg_121 == 1'd1) & (photons_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((read_reg_121 == 1'd1) & (photons_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = (((read_1_reg_135 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_reg_121 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = (((read_1_reg_135 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_reg_121 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state4_io = (((read_2_reg_149 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_1_reg_135 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = (((read_2_reg_149 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_1_reg_135 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state5_io = (((read_3_reg_163 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_2_reg_149 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = (((read_3_reg_163 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)) | ((read_2_reg_149 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state6_io = ((read_3_reg_163 == 1'd1) & (photons_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage1_iter1 = ((regslice_both_photons_U_apdone_blk == 1'b1) | ((read_3_reg_163 == 1'd1) & (photons_TREADY_int_regslice == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign p_015_fu_81_p1 = tmp_reg_125;

assign p_016_fu_93_p1 = tmp_1_reg_139;

assign p_017_fu_105_p1 = tmp_2_reg_153;

assign p_0_fu_117_p1 = tmp_3_reg_167;

assign photon_fifos_0_read_nbread_fu_42_p2_0 = photon_fifos_0_empty_n;

assign photon_fifos_1_read_nbread_fu_55_p2_0 = photon_fifos_1_empty_n;

assign photon_fifos_2_read_nbread_fu_61_p2_0 = photon_fifos_2_empty_n;

assign photon_fifos_3_read_nbread_fu_67_p2_0 = photon_fifos_3_empty_n;

assign photons_TVALID = regslice_both_photons_U_vld_out;


reg find_kernel_block = 0;
// synthesis translate_off
`include "photon_fifo_merger_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //photon_fifo_merger

