

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sat Oct 28 19:55:02 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+----------+-------+----------+---------+
    |      Latency     |     Interval     | Pipeline|
    |  min  |    max   |  min  |    max   |   Type  |
    +-------+----------+-------+----------+---------+
    |  82596|  12884004|  82597|  12884005|   none  |
    +-------+----------+-------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-------+---------+-------+---------+---------+
        |                             |                  |     Latency     |     Interval    | Pipeline|
        |           Instance          |      Module      |  min  |   max   |  min  |   max   |   Type  |
        +-----------------------------+------------------+-------+---------+-------+---------+---------+
        |grp_dut_perform_conv_fu_168  |dut_perform_conv  |  39971|  6440675|  39971|  6440675|   none  |
        +-----------------------------+------------------+-------+---------+-------+---------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   343|   343|         7|          -|          -|    49|    no    |
        |- Loop 2  |  1152|  1152|         2|          -|          -|   576|    no    |
        |- Loop 3  |  1152|  1152|         2|          -|          -|   576|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     38|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|    1259|   1938|
|Memory           |      136|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    256|
|Register         |        -|      -|     192|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      136|      8|    1451|   2232|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       48|      3|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+------+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-----------------------------+----------------------+---------+-------+-----+------+
    |grp_dut_perform_conv_fu_168  |dut_perform_conv      |        0|      8|  919|  1384|
    |dut_uitofp_32ns_32_6_U11     |dut_uitofp_32ns_32_6  |        0|      0|  340|   554|
    +-----------------------------+----------------------+---------+-------+-----+------+
    |Total                        |                      |        0|      8| 1259|  1938|
    +-----------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |       Memory      |        Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |b_conv1_U          |dut_b_conv1          |        1|  0|   0|     64|   32|     1|         2048|
    |b_conv2_U          |dut_b_conv2          |        1|  0|   0|     64|   32|     1|         2048|
    |mem_conv1_U        |dut_mem_conv1        |        2|  0|   0|    800|   32|     1|        25600|
    |mem_conv2_U        |dut_mem_conv1        |        2|  0|   0|    800|   32|     1|        25600|
    |output_V_assign_U  |dut_output_V_assign  |        2|  0|   0|    576|   32|     1|        18432|
    |w_conv1_U          |dut_w_conv1          |       64|  0|   0|  18432|   32|     1|       589824|
    |w_conv2_U          |dut_w_conv2          |       64|  0|   0|  18432|   32|     1|       589824|
    +-------------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |Total              |                     |      136|  0|   0|  39168|  224|     7|      1253376|
    +-------------------+---------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_264_p2          |     +    |      0|  0|  10|          10|           1|
    |i_3_fu_213_p2          |     +    |      0|  0|   6|           6|           1|
    |i_4_fu_242_p2          |     +    |      0|  0|  10|          10|           1|
    |exitcond1_i_fu_207_p2  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_fu_258_p2     |   icmp   |      0|  0|   4|          10|          10|
    |exitcond_i_fu_236_p2   |   icmp   |      0|  0|   4|          10|          10|
    |ap_sig_102             |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  38|          53|          29|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  15|         17|    1|         17|
    |bvh_d_index_reg_134                      |   6|          2|    6|         12|
    |grp_dut_perform_conv_fu_168_M            |   8|          3|    8|         24|
    |grp_dut_perform_conv_fu_168_N            |   8|          3|    8|         24|
    |grp_dut_perform_conv_fu_168_O            |   4|          3|    4|         12|
    |grp_dut_perform_conv_fu_168_bias_q0      |  32|          3|   32|         96|
    |grp_dut_perform_conv_fu_168_input_r_q0   |  32|          3|   32|         96|
    |grp_dut_perform_conv_fu_168_output_r_q0  |  32|          3|   32|         96|
    |grp_dut_perform_conv_fu_168_weight_q0    |  32|          3|   32|         96|
    |i1_i_reg_146                             |  10|          2|   10|         20|
    |i_reg_157                                |  10|          2|   10|         20|
    |mem_conv1_address0                       |  10|          5|   10|         50|
    |mem_conv1_ce0                            |   1|          4|    1|          4|
    |mem_conv1_d0                             |  32|          3|   32|         96|
    |mem_conv1_we0                            |   1|          3|    1|          3|
    |mem_conv2_address0                       |  10|          3|   10|         30|
    |mem_conv2_ce0                            |   1|          3|    1|          3|
    |output_V_assign_address0                 |  10|          3|   10|         30|
    |strm_in_V_V_blk_n                        |   1|          2|    1|          2|
    |strm_out_V_V_blk_n                       |   1|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 256|         72|  242|        733|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  16|   0|   16|          0|
    |ap_reg_grp_dut_perform_conv_fu_168_ap_start  |   1|   0|    1|          0|
    |bvh_d_index_reg_134                          |   6|   0|    6|          0|
    |i1_i_reg_146                                 |  10|   0|   10|          0|
    |i_2_reg_324                                  |  10|   0|   10|          0|
    |i_3_reg_288                                  |   6|   0|    6|          0|
    |i_4_reg_306                                  |  10|   0|   10|          0|
    |i_reg_157                                    |  10|   0|   10|          0|
    |p_Result_s_reg_280                           |  49|   0|   49|          0|
    |tmp_28_i_reg_298                             |  32|   0|   32|          0|
    |tmp_30_i_reg_311                             |  10|   0|   64|         54|
    |tmp_V_2_reg_275                              |  32|   0|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 192|   0|  246|         54|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond1_i)
	10  / (exitcond1_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond_i)
	15  / (exitcond_i)
14 --> 
	13  / true
15 --> 
	16  / (!exitcond)
16 --> 
	15  / true
* FSM state operations: 

 <State 1>: 4.38ns
ST_1: mem_conv1 [1/1] 2.71ns
:2  %mem_conv1 = alloca [800 x float], align 16

ST_1: mem_conv2 [1/1] 2.71ns
:3  %mem_conv2 = alloca [800 x float], align 16

ST_1: output_V_assign [1/1] 2.71ns
:7  %output_V_assign = alloca [576 x i32], align 4

ST_1: tmp_V_2 [1/1] 4.38ns
:8  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)


 <State 2>: 4.38ns
ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_15 [1/1] 0.00ns
:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_23 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !76

ST_2: stg_24 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !82

ST_2: stg_25 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_2: tmp_V_3 [1/1] 4.38ns
:9  %tmp_V_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_2: tmp_17 [1/1] 0.00ns
:10  %tmp_17 = trunc i32 %tmp_V_3 to i17

ST_2: p_Result_s [1/1] 0.00ns
:11  %p_Result_s = call i49 @_ssdm_op_BitConcatenate.i49.i17.i32(i17 %tmp_17, i32 %tmp_V_2)

ST_2: stg_29 [1/1] 1.57ns
:12  br label %1


 <State 3>: 6.41ns
ST_3: bvh_d_index [1/1] 0.00ns
:0  %bvh_d_index = phi i6 [ 0, %0 ], [ %i_3, %2 ]

ST_3: index_assign_cast3 [1/1] 0.00ns
:1  %index_assign_cast3 = zext i6 %bvh_d_index to i32

ST_3: exitcond1_i [1/1] 1.94ns
:2  %exitcond1_i = icmp eq i6 %bvh_d_index, -15

ST_3: empty_16 [1/1] 0.00ns
:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_3: i_3 [1/1] 1.72ns
:4  %i_3 = add i6 %bvh_d_index, 1

ST_3: stg_35 [1/1] 0.00ns
:5  br i1 %exitcond1_i, label %3, label %2

ST_3: tmp_18 [1/1] 0.00ns
:0  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Result_s, i32 %index_assign_cast3)

ST_3: tmp_28_i2 [1/1] 0.00ns
:1  %tmp_28_i2 = zext i1 %tmp_18 to i32

ST_3: tmp_28_i [6/6] 6.41ns
:2  %tmp_28_i = uitofp i32 %tmp_28_i2 to float

ST_3: stg_39 [2/2] 2.44ns
:0  call fastcc void @dut_perform_conv([800 x float]* %mem_conv1, [800 x float]* %mem_conv2, [18432 x float]* @w_conv1, [64 x float]* @b_conv1, i8 1, i8 32, i4 5)


 <State 4>: 6.41ns
ST_4: tmp_28_i [5/6] 6.41ns
:2  %tmp_28_i = uitofp i32 %tmp_28_i2 to float


 <State 5>: 6.41ns
ST_5: tmp_28_i [4/6] 6.41ns
:2  %tmp_28_i = uitofp i32 %tmp_28_i2 to float


 <State 6>: 6.41ns
ST_6: tmp_28_i [3/6] 6.41ns
:2  %tmp_28_i = uitofp i32 %tmp_28_i2 to float


 <State 7>: 6.41ns
ST_7: tmp_28_i [2/6] 6.41ns
:2  %tmp_28_i = uitofp i32 %tmp_28_i2 to float


 <State 8>: 6.41ns
ST_8: tmp_28_i [1/6] 6.41ns
:2  %tmp_28_i = uitofp i32 %tmp_28_i2 to float


 <State 9>: 2.71ns
ST_9: tmp_29_i [1/1] 0.00ns
:3  %tmp_29_i = zext i6 %bvh_d_index to i64

ST_9: mem_conv1_addr [1/1] 0.00ns
:4  %mem_conv1_addr = getelementptr inbounds [800 x float]* %mem_conv1, i64 0, i64 %tmp_29_i

ST_9: stg_47 [1/1] 2.71ns
:5  store float %tmp_28_i, float* %mem_conv1_addr, align 4

ST_9: stg_48 [1/1] 0.00ns
:6  br label %1


 <State 10>: 0.00ns
ST_10: stg_49 [1/2] 0.00ns
:0  call fastcc void @dut_perform_conv([800 x float]* %mem_conv1, [800 x float]* %mem_conv2, [18432 x float]* @w_conv1, [64 x float]* @b_conv1, i8 1, i8 32, i4 5)


 <State 11>: 2.44ns
ST_11: stg_50 [2/2] 2.44ns
:1  call fastcc void @dut_perform_conv([800 x float]* %mem_conv2, [800 x float]* %mem_conv1, [18432 x float]* @w_conv2, [64 x float]* @b_conv2, i8 32, i8 64, i4 3)


 <State 12>: 1.57ns
ST_12: stg_51 [1/2] 0.00ns
:1  call fastcc void @dut_perform_conv([800 x float]* %mem_conv2, [800 x float]* %mem_conv1, [18432 x float]* @w_conv2, [64 x float]* @b_conv2, i8 32, i8 64, i4 3)

ST_12: stg_52 [1/1] 1.57ns
:2  br label %4


 <State 13>: 3.64ns
ST_13: i1_i [1/1] 0.00ns
:0  %i1_i = phi i10 [ 0, %3 ], [ %i_4, %5 ]

ST_13: exitcond_i [1/1] 2.07ns
:1  %exitcond_i = icmp eq i10 %i1_i, -448

ST_13: empty_17 [1/1] 0.00ns
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

ST_13: i_4 [1/1] 1.84ns
:3  %i_4 = add i10 %i1_i, 1

ST_13: stg_57 [1/1] 1.57ns
:4  br i1 %exitcond_i, label %cnn_xcel.exit, label %5

ST_13: tmp_30_i [1/1] 0.00ns
:0  %tmp_30_i = zext i10 %i1_i to i64

ST_13: mem_conv1_addr_1 [1/1] 0.00ns
:1  %mem_conv1_addr_1 = getelementptr inbounds [800 x float]* %mem_conv1, i64 0, i64 %tmp_30_i

ST_13: mem_conv1_load [2/2] 2.71ns
:2  %mem_conv1_load = load float* %mem_conv1_addr_1, align 4


 <State 14>: 5.42ns
ST_14: mem_conv1_load [1/2] 2.71ns
:2  %mem_conv1_load = load float* %mem_conv1_addr_1, align 4

ST_14: val_assign [1/1] 0.00ns
:3  %val_assign = bitcast float %mem_conv1_load to i32

ST_14: output_V_assign_addr [1/1] 0.00ns
:4  %output_V_assign_addr = getelementptr [576 x i32]* %output_V_assign, i64 0, i64 %tmp_30_i

ST_14: stg_64 [1/1] 2.71ns
:5  store i32 %val_assign, i32* %output_V_assign_addr, align 4

ST_14: stg_65 [1/1] 0.00ns
:6  br label %4


 <State 15>: 2.71ns
ST_15: i [1/1] 0.00ns
cnn_xcel.exit:0  %i = phi i10 [ %i_2, %6 ], [ 0, %4 ]

ST_15: exitcond [1/1] 2.07ns
cnn_xcel.exit:1  %exitcond = icmp eq i10 %i, -448

ST_15: empty_18 [1/1] 0.00ns
cnn_xcel.exit:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

ST_15: i_2 [1/1] 1.84ns
cnn_xcel.exit:3  %i_2 = add i10 %i, 1

ST_15: stg_70 [1/1] 0.00ns
cnn_xcel.exit:4  br i1 %exitcond, label %7, label %6

ST_15: tmp [1/1] 0.00ns
:0  %tmp = zext i10 %i to i64

ST_15: output_V_assign_addr_1 [1/1] 0.00ns
:1  %output_V_assign_addr_1 = getelementptr [576 x i32]* %output_V_assign, i64 0, i64 %tmp

ST_15: tmp_V [2/2] 2.71ns
:2  %tmp_V = load i32* %output_V_assign_addr_1, align 4

ST_15: stg_74 [1/1] 0.00ns
:0  ret void


 <State 16>: 7.08ns
ST_16: tmp_V [1/2] 2.71ns
:2  %tmp_V = load i32* %output_V_assign_addr_1, align 4

ST_16: stg_76 [1/1] 4.38ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)

ST_16: stg_77 [1/1] 0.00ns
:4  br label %cnn_xcel.exit



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w_conv1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_conv1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_conv2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_conv2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mem_conv1              (alloca           ) [ 00111111111111100]
mem_conv2              (alloca           ) [ 00111111111110000]
output_V_assign        (alloca           ) [ 00111111111111111]
tmp_V_2                (read             ) [ 00100000000000000]
empty                  (specinterface    ) [ 00000000000000000]
empty_15               (specinterface    ) [ 00000000000000000]
stg_23                 (specbitsmap      ) [ 00000000000000000]
stg_24                 (specbitsmap      ) [ 00000000000000000]
stg_25                 (spectopmodule    ) [ 00000000000000000]
tmp_V_3                (read             ) [ 00000000000000000]
tmp_17                 (trunc            ) [ 00000000000000000]
p_Result_s             (bitconcatenate   ) [ 00011111110000000]
stg_29                 (br               ) [ 00111111110000000]
bvh_d_index            (phi              ) [ 00011111110000000]
index_assign_cast3     (zext             ) [ 00000000000000000]
exitcond1_i            (icmp             ) [ 00011111110000000]
empty_16               (speclooptripcount) [ 00000000000000000]
i_3                    (add              ) [ 00111111110000000]
stg_35                 (br               ) [ 00000000000000000]
tmp_18                 (bitselect        ) [ 00000000000000000]
tmp_28_i2              (zext             ) [ 00001111100000000]
tmp_28_i               (uitofp           ) [ 00000000010000000]
tmp_29_i               (zext             ) [ 00000000000000000]
mem_conv1_addr         (getelementptr    ) [ 00000000000000000]
stg_47                 (store            ) [ 00000000000000000]
stg_48                 (br               ) [ 00111111110000000]
stg_49                 (call             ) [ 00000000000000000]
stg_51                 (call             ) [ 00000000000000000]
stg_52                 (br               ) [ 00000000000011100]
i1_i                   (phi              ) [ 00000000000001000]
exitcond_i             (icmp             ) [ 00000000000001100]
empty_17               (speclooptripcount) [ 00000000000000000]
i_4                    (add              ) [ 00000000000011100]
stg_57                 (br               ) [ 00000000000001111]
tmp_30_i               (zext             ) [ 00000000000000100]
mem_conv1_addr_1       (getelementptr    ) [ 00000000000000100]
mem_conv1_load         (load             ) [ 00000000000000000]
val_assign             (bitcast          ) [ 00000000000000000]
output_V_assign_addr   (getelementptr    ) [ 00000000000000000]
stg_64                 (store            ) [ 00000000000000000]
stg_65                 (br               ) [ 00000000000011100]
i                      (phi              ) [ 00000000000000010]
exitcond               (icmp             ) [ 00000000000000011]
empty_18               (speclooptripcount) [ 00000000000000000]
i_2                    (add              ) [ 00000000000001011]
stg_70                 (br               ) [ 00000000000000000]
tmp                    (zext             ) [ 00000000000000000]
output_V_assign_addr_1 (getelementptr    ) [ 00000000000000001]
stg_74                 (ret              ) [ 00000000000000000]
tmp_V                  (load             ) [ 00000000000000000]
stg_76                 (write            ) [ 00000000000000000]
stg_77                 (br               ) [ 00000000000001011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_conv1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_conv1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_conv1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_conv2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_conv2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_conv2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_perform_conv"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="mem_conv1_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="mem_conv2_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_V_assign_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_V_assign/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/1 tmp_V_3/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="stg_76_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_76/16 "/>
</bind>
</comp>

<comp id="97" class="1004" name="mem_conv1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="6" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_addr/9 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_47/9 mem_conv1_load/13 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mem_conv1_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="10" slack="0"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_addr_1/13 "/>
</bind>
</comp>

<comp id="115" class="1004" name="output_V_assign_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="1"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_assign_addr/14 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_64/14 tmp_V/15 "/>
</bind>
</comp>

<comp id="126" class="1004" name="output_V_assign_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_assign_addr_1/15 "/>
</bind>
</comp>

<comp id="134" class="1005" name="bvh_d_index_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="1"/>
<pin id="136" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="bvh_d_index_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i1_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="1"/>
<pin id="148" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1_i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i1_i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="10" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_i/13 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="1"/>
<pin id="159" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/15 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_dut_perform_conv_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="3" bw="32" slack="0"/>
<pin id="173" dir="0" index="4" bw="32" slack="0"/>
<pin id="174" dir="0" index="5" bw="7" slack="0"/>
<pin id="175" dir="0" index="6" bw="8" slack="0"/>
<pin id="176" dir="0" index="7" bw="4" slack="0"/>
<pin id="177" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_39/3 stg_50/11 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp_28_i/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_17_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Result_s_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="49" slack="0"/>
<pin id="198" dir="0" index="1" bw="17" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="1"/>
<pin id="200" dir="1" index="3" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="index_assign_cast3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast3/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="exitcond1_i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_18_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="49" slack="1"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_28_i2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_i2/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_29_i_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="6"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_i/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="exitcond_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="10" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/13 "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/13 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_30_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_i/13 "/>
</bind>
</comp>

<comp id="253" class="1004" name="val_assign_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_assign/14 "/>
</bind>
</comp>

<comp id="258" class="1004" name="exitcond_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/15 "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/15 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_V_2_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="p_Result_s_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="49" slack="1"/>
<pin id="282" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="288" class="1005" name="i_3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_28_i2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28_i2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_28_i_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28_i "/>
</bind>
</comp>

<comp id="306" class="1005" name="i_4_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_30_i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30_i "/>
</bind>
</comp>

<comp id="316" class="1005" name="mem_conv1_addr_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="1"/>
<pin id="318" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_conv1_addr_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="output_V_assign_addr_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="1"/>
<pin id="331" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_V_assign_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="56" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="108" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="56" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="121" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="62" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="195"><net_src comp="84" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="138" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="138" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="138" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="203" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="234"><net_src comp="134" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="240"><net_src comp="150" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="150" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="68" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="150" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="256"><net_src comp="103" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="262"><net_src comp="161" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="161" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="68" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="161" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="278"><net_src comp="84" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="283"><net_src comp="196" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="291"><net_src comp="213" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="296"><net_src comp="226" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="301"><net_src comp="189" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="309"><net_src comp="242" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="314"><net_src comp="248" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="319"><net_src comp="108" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="327"><net_src comp="264" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="332"><net_src comp="126" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="121" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_V | {16 }
 - Input state : 
	Port: dut : strm_in_V_V | {1 2 }
	Port: dut : w_conv1 | {3 10 }
	Port: dut : b_conv1 | {3 10 }
	Port: dut : w_conv2 | {11 12 }
	Port: dut : b_conv2 | {11 12 }
  - Chain level:
	State 1
	State 2
		p_Result_s : 1
	State 3
		index_assign_cast3 : 1
		exitcond1_i : 1
		i_3 : 1
		stg_35 : 2
		tmp_18 : 2
		tmp_28_i2 : 3
		tmp_28_i : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		mem_conv1_addr : 1
		stg_47 : 2
	State 10
	State 11
	State 12
	State 13
		exitcond_i : 1
		i_4 : 1
		stg_57 : 2
		tmp_30_i : 1
		mem_conv1_addr_1 : 2
		mem_conv1_load : 3
	State 14
		val_assign : 1
		stg_64 : 2
	State 15
		exitcond : 1
		i_2 : 1
		stg_70 : 2
		tmp : 1
		output_V_assign_addr_1 : 2
		tmp_V : 3
	State 16
		stg_76 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   | grp_dut_perform_conv_fu_168 |    8    |  15.71  |   1063  |   1381  |
|----------|-----------------------------|---------|---------|---------|---------|
|  uitofp  |          grp_fu_189         |    0    |    0    |   340   |   554   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          i_3_fu_213         |    0    |    0    |    0    |    6    |
|    add   |          i_4_fu_242         |    0    |    0    |    0    |    10   |
|          |          i_2_fu_264         |    0    |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      exitcond1_i_fu_207     |    0    |    0    |    0    |    3    |
|   icmp   |      exitcond_i_fu_236      |    0    |    0    |    0    |    4    |
|          |       exitcond_fu_258       |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|   read   |        grp_read_fu_84       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   write  |      stg_76_write_fu_90     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   trunc  |        tmp_17_fu_192        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|bitconcatenate|      p_Result_s_fu_196      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |  index_assign_cast3_fu_203  |    0    |    0    |    0    |    0    |
|          |       tmp_28_i2_fu_226      |    0    |    0    |    0    |    0    |
|   zext   |       tmp_29_i_fu_231       |    0    |    0    |    0    |    0    |
|          |       tmp_30_i_fu_248       |    0    |    0    |    0    |    0    |
|          |          tmp_fu_270         |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
| bitselect|        tmp_18_fu_219        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    8    |  15.71  |   1403  |   1972  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|    b_conv1    |    1   |    0   |    0   |
|    b_conv2    |    1   |    0   |    0   |
|   mem_conv1   |    2   |    0   |    0   |
|   mem_conv2   |    2   |    0   |    0   |
|output_V_assign|    2   |    0   |    0   |
|    w_conv1    |   64   |    0   |    0   |
|    w_conv2    |   64   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |   136  |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      bvh_d_index_reg_134     |    6   |
|         i1_i_reg_146         |   10   |
|          i_2_reg_324         |   10   |
|          i_3_reg_288         |    6   |
|          i_4_reg_306         |   10   |
|           i_reg_157          |   10   |
|   mem_conv1_addr_1_reg_316   |   10   |
|output_V_assign_addr_1_reg_329|   10   |
|      p_Result_s_reg_280      |   49   |
|       tmp_28_i2_reg_293      |   32   |
|       tmp_28_i_reg_298       |   32   |
|       tmp_30_i_reg_311       |   64   |
|        tmp_V_2_reg_275       |   32   |
+------------------------------+--------+
|             Total            |   281  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_103      |  p0  |   3  |  10  |   30   ||    10   |
|      grp_access_fu_121      |  p0  |   3  |  10  |   30   ||    10   |
|     bvh_d_index_reg_134     |  p0  |   2  |   6  |   12   ||    6    |
| grp_dut_perform_conv_fu_168 |  p3  |   2  |  32  |   64   ||    32   |
| grp_dut_perform_conv_fu_168 |  p4  |   2  |  32  |   64   ||    32   |
| grp_dut_perform_conv_fu_168 |  p5  |   2  |   7  |   14   |
| grp_dut_perform_conv_fu_168 |  p6  |   2  |   8  |   16   |
| grp_dut_perform_conv_fu_168 |  p7  |   2  |   4  |    8   |
|          grp_fu_189         |  p0  |   2  |   1  |    2   ||    1    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   240  ||  14.139 ||    91   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   15   |  1403  |  1972  |
|   Memory  |   136  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   91   |
|  Register |    -   |    -   |    -   |   281  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   136  |    8   |   29   |  1684  |  2063  |
+-----------+--------+--------+--------+--------+--------+
