# pipelined-cpu-verilog
Verilog implementation of pipelined cpu for TSC instructions
