<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>C_drain_IO_L1_out_wrapper_0_1_x0</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>299297</Best-caseLatency>
<Average-caseLatency>299297</Average-caseLatency>
<Worst-caseLatency>299297</Worst-caseLatency>
<Best-caseRealTimeLatency>0.998 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.998 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.998 ms</Worst-caseRealTimeLatency>
<Interval-min>299297</Interval-min>
<Interval-max>299297</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_1>
<TripCount>16</TripCount>
<Latency>299296</Latency>
<AbsoluteTimeLatency>997553</AbsoluteTimeLatency>
<IterationLatency>18706</IterationLatency>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_2>
<TripCount>16</TripCount>
<Latency>18704</Latency>
<AbsoluteTimeLatency>62340</AbsoluteTimeLatency>
<IterationLatency>1169</IterationLatency>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_3>
<TripCount>8</TripCount>
<Latency>1040</Latency>
<AbsoluteTimeLatency>3466</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_4>
<TripCount>8</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>426</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_5>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_5>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_4>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_3>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_6>
<TripCount>7</TripCount>
<Latency>126</Latency>
<AbsoluteTimeLatency>419</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_7>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_7>
<C_drain_IO_L1_out_wrapper_0_1_x0_loop_8>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_8>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_6>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_2>
</C_drain_IO_L1_out_wrapper_0_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<FF>468</FF>
<LUT>638</LUT>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_2_x0230</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_din</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_write</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_1_x0229</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x0165_dout</name>
<Object>fifo_C_drain_PE_1_0_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x0165_empty_n</name>
<Object>fifo_C_drain_PE_1_0_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_PE_1_0_x0165_read</name>
<Object>fifo_C_drain_PE_1_0_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
