$date
	Mon Jun  8 13:47:19 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module SEL_TEST $end
$var wire 1 ! OUT $end
$var reg 4 " IN [3:0] $end
$var reg 2 # SEL_IN [1:0] $end
$scope module SEL $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ! OUT $end
$var wire 2 ( SEL [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
0&
0%
0$
b0 #
b0 "
0!
$end
#40
1!
1$
b1 "
#80
0!
0$
1%
b10 "
#100
1!
b1 #
b1 (
#120
1$
b11 "
#160
0!
0$
0%
1&
b100 "
#200
1!
1$
b101 "
b10 #
b10 (
#240
0$
1%
b110 "
#280
1$
b111 "
#300
0!
b11 #
b11 (
#320
1!
0$
0%
0&
1'
b1000 "
#360
1$
b1001 "
#400
0!
0$
1%
b1010 "
b0 #
b0 (
#440
1!
1$
b1011 "
#480
0!
0$
0%
1&
b1100 "
#500
b1 #
b1 (
#520
1$
b1101 "
#560
1!
0$
1%
b1110 "
#600
1$
b1111 "
b10 #
b10 (
#640
0!
0$
0%
0&
0'
b0 "
#680
1$
b1 "
#700
b11 #
b11 (
