
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function add: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0<kill>, <fi#0>, 0; mem:ST4[%i] CPURegs:%vreg0
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#3
	%vreg1<def> = MovIGH %ZERO, <ga:@bound>[TF=3]; CPURegs:%vreg1
	%vreg2<def,tied1> = MovIGL %vreg1<tied0>, <ga:@bound>[TF=4]; CPURegs:%vreg2,%vreg1
	%vreg3<def> = LD %vreg2<kill>, 0; mem:LD4[@bound] CPURegs:%vreg3,%vreg2
	%vreg4<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg4
	%vreg5<def> = GE %vreg4<kill>, %vreg3<kill>; CPURegs:%vreg5,%vreg4,%vreg3
	JC %vreg5<kill>, <BB#4>; CPURegs:%vreg5
	Jmp <BB#2>
    Successors according to CFG: BB#2(124) BB#4(4)

BB#2: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#1
	%vreg9<def> = MovGR %ZERO, 2; CPURegs:%vreg9
	%vreg10<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg10
	%vreg11<def> = SHL %vreg10<kill>, %vreg9<kill>; CPURegs:%vreg11,%vreg10,%vreg9
	%vreg12<def> = MovIGH %ZERO, <ga:@a>[TF=3]; CPURegs:%vreg12
	%vreg13<def,tied1> = MovIGL %vreg12<tied0>, <ga:@a>[TF=4]; CPURegs:%vreg13,%vreg12
	%vreg14<def> = ADDu %vreg13<kill>, %vreg11<kill>; CPURegs:%vreg14,%vreg13,%vreg11
	%vreg15<def> = LD %vreg14<kill>, 0; mem:LD4[%arrayidx] CPURegs:%vreg15,%vreg14
	%vreg16<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg16
	%vreg17<def,tied1> = MovIGL %vreg16<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg17,%vreg16
	%vreg18<def> = LD %vreg17, 0; mem:LD4[@sum] CPURegs:%vreg18,%vreg17
	%vreg19<def> = ADDu %vreg18<kill>, %vreg15<kill>; CPURegs:%vreg19,%vreg18,%vreg15
	ST %vreg19<kill>, %vreg17, 0; mem:ST4[@sum] CPURegs:%vreg19,%vreg17
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#2
	%vreg20<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg20
	%vreg21<def> = ADDiu %vreg20<kill>, 5; CPURegs:%vreg21,%vreg20
	ST %vreg21<kill>, <fi#0>, 0; mem:ST4[%i] CPURegs:%vreg21
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#4: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	%vreg6<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg6
	%vreg7<def,tied1> = MovIGL %vreg6<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg7,%vreg6
	%vreg8<def> = LD %vreg7<kill>, 0; mem:LD4[@sum] CPURegs:%vreg8,%vreg7
	%V0<def> = COPY %vreg8; CPURegs:%vreg8
	RetLR %V0<imp-use>

# End machine code for function add.


#####==========stderr_obj==========#####:
# Machine code for function add: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0<kill>, <fi#0>, 0; mem:ST4[%i] CPURegs:%vreg0
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#3
	%vreg1<def> = MovIGH %ZERO, <ga:@bound>[TF=3]; CPURegs:%vreg1
	%vreg2<def,tied1> = MovIGL %vreg1<tied0>, <ga:@bound>[TF=4]; CPURegs:%vreg2,%vreg1
	%vreg3<def> = LD %vreg2<kill>, 0; mem:LD4[@bound] CPURegs:%vreg3,%vreg2
	%vreg4<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg4
	%vreg5<def> = GE %vreg4<kill>, %vreg3<kill>; CPURegs:%vreg5,%vreg4,%vreg3
	JC %vreg5<kill>, <BB#4>; CPURegs:%vreg5
	Jmp <BB#2>
    Successors according to CFG: BB#2(124) BB#4(4)

BB#2: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#1
	%vreg9<def> = MovGR %ZERO, 2; CPURegs:%vreg9
	%vreg10<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg10
	%vreg11<def> = SHL %vreg10<kill>, %vreg9<kill>; CPURegs:%vreg11,%vreg10,%vreg9
	%vreg12<def> = MovIGH %ZERO, <ga:@a>[TF=3]; CPURegs:%vreg12
	%vreg13<def,tied1> = MovIGL %vreg12<tied0>, <ga:@a>[TF=4]; CPURegs:%vreg13,%vreg12
	%vreg14<def> = ADDu %vreg13<kill>, %vreg11<kill>; CPURegs:%vreg14,%vreg13,%vreg11
	%vreg15<def> = LD %vreg14<kill>, 0; mem:LD4[%arrayidx] CPURegs:%vreg15,%vreg14
	%vreg16<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg16
	%vreg17<def,tied1> = MovIGL %vreg16<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg17,%vreg16
	%vreg18<def> = LD %vreg17, 0; mem:LD4[@sum] CPURegs:%vreg18,%vreg17
	%vreg19<def> = ADDu %vreg18<kill>, %vreg15<kill>; CPURegs:%vreg19,%vreg18,%vreg15
	ST %vreg19<kill>, %vreg17, 0; mem:ST4[@sum] CPURegs:%vreg19,%vreg17
    Successors according to CFG: BB#3

BB#3: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#2
	%vreg20<def> = LD <fi#0>, 0; mem:LD4[%i] CPURegs:%vreg20
	%vreg21<def> = ADDiu %vreg20<kill>, 5; CPURegs:%vreg21,%vreg20
	ST %vreg21<kill>, <fi#0>, 0; mem:ST4[%i] CPURegs:%vreg21
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#4: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#1
	%vreg6<def> = MovIGH %ZERO, <ga:@sum>[TF=3]; CPURegs:%vreg6
	%vreg7<def,tied1> = MovIGL %vreg6<tied0>, <ga:@sum>[TF=4]; CPURegs:%vreg7,%vreg6
	%vreg8<def> = LD %vreg7<kill>, 0; mem:LD4[@sum] CPURegs:%vreg8,%vreg7
	%V0<def> = COPY %vreg8; CPURegs:%vreg8
	RetLR %V0<imp-use>

# End machine code for function add.

