--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-04-23)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.679ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y16.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X50Y16.BX      net (fanout=2)        0.846   ftop/clkN210/unlock2
    SLICE_X50Y16.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.679ns (0.833ns logic, 0.846ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.030 - 0.038)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y17.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X50Y16.G4      net (fanout=1)        0.363   ftop/clkN210/locked_d
    SLICE_X50Y16.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (1.267ns logic, 0.363ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.038 - 0.030)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y17.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X50Y16.G4      net (fanout=1)        0.290   ftop/clkN210/locked_d
    SLICE_X50Y16.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (0.927ns logic, 0.290ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y16.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X50Y16.BX      net (fanout=2)        0.677   ftop/clkN210/unlock2
    SLICE_X50Y16.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.579ns logic, 0.677ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X50Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X50Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X50Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X50Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X50Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X50Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X53Y78.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X53Y78.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X53Y78.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 178002 paths analyzed, 3420 endpoints analyzed, 911 failing endpoints
 911 timing errors detected. (901 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.094ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.940ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (0.503 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y150.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y150.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0002
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X103Y152.G4    net (fanout=3)        0.587   ftop/gbe0/N29
    SLICE_X103Y152.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>21
                                                       ftop/gbe0/tag__h62212_cmp_eq00061
    SLICE_X103Y151.F1    net (fanout=16)       0.538   ftop/gbe0/tag__h62212_cmp_eq0006
    SLICE_X103Y151.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.F2     net (fanout=1)        0.521   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.F4     net (fanout=1)        0.278   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>78
    SLICE_X95Y148.G1     net (fanout=101)      0.514   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X86Y135.G1     net (fanout=68)       0.805   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X86Y135.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N124
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<22>_SW0
    SLICE_X88Y133.SR     net (fanout=1)        1.179   ftop/gbe0/dcp_dcpReqF/N110
    SLICE_X88Y133.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.940ns (6.224ns logic, 6.716ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.980ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (0.257 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y150.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y150.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0002
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X103Y152.G4    net (fanout=3)        0.587   ftop/gbe0/N29
    SLICE_X103Y152.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>21
                                                       ftop/gbe0/tag__h62212_cmp_eq00061
    SLICE_X103Y151.F1    net (fanout=16)       0.538   ftop/gbe0/tag__h62212_cmp_eq0006
    SLICE_X103Y151.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.F2     net (fanout=1)        0.521   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.F4     net (fanout=1)        0.278   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>78
    SLICE_X95Y148.G1     net (fanout=101)      0.514   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X86Y144.F3     net (fanout=68)       0.892   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X86Y144.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N120
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<17>_SW0
    SLICE_X87Y145.SR     net (fanout=1)        1.147   ftop/gbe0/dcp_dcpReqF/N120
    SLICE_X87Y145.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     12.980ns (6.209ns logic, 6.771ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.872ns (Levels of Logic = 9)
  Clock Path Skew:      -0.184ns (0.473 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y150.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y150.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0002
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X103Y152.G4    net (fanout=3)        0.587   ftop/gbe0/N29
    SLICE_X103Y152.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>21
                                                       ftop/gbe0/tag__h62212_cmp_eq00061
    SLICE_X103Y151.F1    net (fanout=16)       0.538   ftop/gbe0/tag__h62212_cmp_eq0006
    SLICE_X103Y151.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.F2     net (fanout=1)        0.521   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.F4     net (fanout=1)        0.278   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>78
    SLICE_X95Y148.G1     net (fanout=101)      0.514   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X90Y132.G4     net (fanout=68)       0.975   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X90Y132.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N130
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X91Y132.SR     net (fanout=1)        0.941   ftop/gbe0/dcp_dcpReqF/N126
    SLICE_X91Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.872ns (6.224ns logic, 6.648ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.836ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (0.503 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y151.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y151.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0003
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X101Y153.G4    net (fanout=4)        0.310   ftop/gbe0/N28
    SLICE_X101Y153.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
                                                       ftop/gbe0/tag__h62212_cmp_eq00071
    SLICE_X101Y152.F1    net (fanout=16)       0.553   ftop/gbe0/tag__h62212_cmp_eq0007
    SLICE_X101Y152.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>26
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>26
    SLICE_X96Y151.F1     net (fanout=1)        0.679   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>26
    SLICE_X96Y151.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.F4     net (fanout=1)        0.278   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>78
    SLICE_X95Y148.G1     net (fanout=101)      0.514   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X86Y135.G1     net (fanout=68)       0.805   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X86Y135.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N124
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<22>_SW0
    SLICE_X88Y133.SR     net (fanout=1)        1.179   ftop/gbe0/dcp_dcpReqF/N110
    SLICE_X88Y133.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.836ns (6.224ns logic, 6.612ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.876ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (0.257 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y151.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y151.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0003
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X101Y153.G4    net (fanout=4)        0.310   ftop/gbe0/N28
    SLICE_X101Y153.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
                                                       ftop/gbe0/tag__h62212_cmp_eq00071
    SLICE_X101Y152.F1    net (fanout=16)       0.553   ftop/gbe0/tag__h62212_cmp_eq0007
    SLICE_X101Y152.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>26
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>26
    SLICE_X96Y151.F1     net (fanout=1)        0.679   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>26
    SLICE_X96Y151.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.F4     net (fanout=1)        0.278   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>78
    SLICE_X95Y148.G1     net (fanout=101)      0.514   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X86Y144.F3     net (fanout=68)       0.892   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X86Y144.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N120
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<17>_SW0
    SLICE_X87Y145.SR     net (fanout=1)        1.147   ftop/gbe0/dcp_dcpReqF/N120
    SLICE_X87Y145.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     12.876ns (6.209ns logic, 6.667ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.821ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (0.503 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y151.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y151.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0003
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X101Y153.G4    net (fanout=4)        0.310   ftop/gbe0/N28
    SLICE_X101Y153.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
                                                       ftop/gbe0/tag__h62212_cmp_eq00071
    SLICE_X101Y153.F1    net (fanout=16)       0.553   ftop/gbe0/tag__h62212_cmp_eq0007
    SLICE_X101Y153.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
    SLICE_X98Y152.F1     net (fanout=1)        0.382   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
    SLICE_X98Y152.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>36
    SLICE_X98Y146.F2     net (fanout=1)        0.557   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>36
    SLICE_X98Y146.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>78
    SLICE_X95Y148.G4     net (fanout=6)        0.517   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X86Y135.G1     net (fanout=68)       0.805   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X86Y135.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N124
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<22>_SW0
    SLICE_X88Y133.SR     net (fanout=1)        1.179   ftop/gbe0/dcp_dcpReqF/N110
    SLICE_X88Y133.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.821ns (6.224ns logic, 6.597ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.861ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (0.257 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y151.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y151.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0003
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X101Y153.G4    net (fanout=4)        0.310   ftop/gbe0/N28
    SLICE_X101Y153.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
                                                       ftop/gbe0/tag__h62212_cmp_eq00071
    SLICE_X101Y153.F1    net (fanout=16)       0.553   ftop/gbe0/tag__h62212_cmp_eq0007
    SLICE_X101Y153.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
    SLICE_X98Y152.F1     net (fanout=1)        0.382   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
    SLICE_X98Y152.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>36
    SLICE_X98Y146.F2     net (fanout=1)        0.557   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>36
    SLICE_X98Y146.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>78
    SLICE_X95Y148.G4     net (fanout=6)        0.517   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X86Y144.F3     net (fanout=68)       0.892   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X86Y144.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N120
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<17>_SW0
    SLICE_X87Y145.SR     net (fanout=1)        1.147   ftop/gbe0/dcp_dcpReqF/N120
    SLICE_X87Y145.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     12.861ns (6.209ns logic, 6.652ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.768ns (Levels of Logic = 9)
  Clock Path Skew:      -0.184ns (0.473 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y151.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y151.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0003
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X101Y153.G4    net (fanout=4)        0.310   ftop/gbe0/N28
    SLICE_X101Y153.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
                                                       ftop/gbe0/tag__h62212_cmp_eq00071
    SLICE_X101Y152.F1    net (fanout=16)       0.553   ftop/gbe0/tag__h62212_cmp_eq0007
    SLICE_X101Y152.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>26
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>26
    SLICE_X96Y151.F1     net (fanout=1)        0.679   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>26
    SLICE_X96Y151.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.F4     net (fanout=1)        0.278   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>78
    SLICE_X95Y148.G1     net (fanout=101)      0.514   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X90Y132.G4     net (fanout=68)       0.975   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X90Y132.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N130
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X91Y132.SR     net (fanout=1)        0.941   ftop/gbe0/dcp_dcpReqF/N126
    SLICE_X91Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.768ns (6.224ns logic, 6.544ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.753ns (Levels of Logic = 9)
  Clock Path Skew:      -0.184ns (0.473 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y151.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y151.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0003
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X101Y153.G4    net (fanout=4)        0.310   ftop/gbe0/N28
    SLICE_X101Y153.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
                                                       ftop/gbe0/tag__h62212_cmp_eq00071
    SLICE_X101Y153.F1    net (fanout=16)       0.553   ftop/gbe0/tag__h62212_cmp_eq0007
    SLICE_X101Y153.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
    SLICE_X98Y152.F1     net (fanout=1)        0.382   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
    SLICE_X98Y152.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>36
    SLICE_X98Y146.F2     net (fanout=1)        0.557   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>36
    SLICE_X98Y146.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>78
    SLICE_X95Y148.G4     net (fanout=6)        0.517   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X90Y132.G4     net (fanout=68)       0.975   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X90Y132.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N130
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X91Y132.SR     net (fanout=1)        0.941   ftop/gbe0/dcp_dcpReqF/N126
    SLICE_X91Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.753ns (6.224ns logic, 6.529ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.757ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (0.503 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y150.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y150.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0002
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X103Y152.G4    net (fanout=3)        0.587   ftop/gbe0/N29
    SLICE_X103Y152.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>21
                                                       ftop/gbe0/tag__h62212_cmp_eq00061
    SLICE_X103Y150.G1    net (fanout=16)       0.542   ftop/gbe0/tag__h62212_cmp_eq0006
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/tag__h62212<5>26
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>21
    SLICE_X101Y148.F4    net (fanout=1)        0.283   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>21
    SLICE_X101Y148.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.F2     net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>78
    SLICE_X95Y148.G3     net (fanout=6)        0.568   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X86Y135.G1     net (fanout=68)       0.805   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X86Y135.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N124
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<22>_SW0
    SLICE_X88Y133.SR     net (fanout=1)        1.179   ftop/gbe0/dcp_dcpReqF/N110
    SLICE_X88Y133.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.757ns (6.184ns logic, 6.573ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.797ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (0.257 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y150.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y150.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0002
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X103Y152.G4    net (fanout=3)        0.587   ftop/gbe0/N29
    SLICE_X103Y152.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>21
                                                       ftop/gbe0/tag__h62212_cmp_eq00061
    SLICE_X103Y150.G1    net (fanout=16)       0.542   ftop/gbe0/tag__h62212_cmp_eq0006
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/tag__h62212<5>26
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>21
    SLICE_X101Y148.F4    net (fanout=1)        0.283   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>21
    SLICE_X101Y148.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.F2     net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>78
    SLICE_X95Y148.G3     net (fanout=6)        0.568   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X86Y144.F3     net (fanout=68)       0.892   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X86Y144.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N120
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<17>_SW0
    SLICE_X87Y145.SR     net (fanout=1)        1.147   ftop/gbe0/dcp_dcpReqF/N120
    SLICE_X87Y145.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     12.797ns (6.169ns logic, 6.628ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.689ns (Levels of Logic = 9)
  Clock Path Skew:      -0.184ns (0.473 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y150.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y150.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0002
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X103Y152.G4    net (fanout=3)        0.587   ftop/gbe0/N29
    SLICE_X103Y152.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>21
                                                       ftop/gbe0/tag__h62212_cmp_eq00061
    SLICE_X103Y150.G1    net (fanout=16)       0.542   ftop/gbe0/tag__h62212_cmp_eq0006
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/tag__h62212<5>26
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>21
    SLICE_X101Y148.F4    net (fanout=1)        0.283   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>21
    SLICE_X101Y148.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.F2     net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>78
    SLICE_X95Y148.G3     net (fanout=6)        0.568   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X90Y132.G4     net (fanout=68)       0.975   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X90Y132.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N130
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X91Y132.SR     net (fanout=1)        0.941   ftop/gbe0/dcp_dcpReqF/N126
    SLICE_X91Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.689ns (6.184ns logic, 6.505ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.662ns (Levels of Logic = 9)
  Clock Path Skew:      -0.166ns (0.491 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y150.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y150.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0002
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X103Y152.G4    net (fanout=3)        0.587   ftop/gbe0/N29
    SLICE_X103Y152.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>21
                                                       ftop/gbe0/tag__h62212_cmp_eq00061
    SLICE_X103Y151.F1    net (fanout=16)       0.538   ftop/gbe0/tag__h62212_cmp_eq0006
    SLICE_X103Y151.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.F2     net (fanout=1)        0.521   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.F4     net (fanout=1)        0.278   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>78
    SLICE_X95Y148.G1     net (fanout=101)      0.514   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X90Y133.G2     net (fanout=68)       1.012   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X90Y133.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N132
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<21>_SW0
    SLICE_X92Y135.SR     net (fanout=1)        0.694   ftop/gbe0/dcp_dcpReqF/N112
    SLICE_X92Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     12.662ns (6.224ns logic, 6.438ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.840ns (Levels of Logic = 9)
  Clock Path Skew:      0.025ns (0.387 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y150.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y150.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0002
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X103Y152.G4    net (fanout=3)        0.587   ftop/gbe0/N29
    SLICE_X103Y152.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>21
                                                       ftop/gbe0/tag__h62212_cmp_eq00061
    SLICE_X103Y151.F1    net (fanout=16)       0.538   ftop/gbe0/tag__h62212_cmp_eq0006
    SLICE_X103Y151.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.F2     net (fanout=1)        0.521   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.F4     net (fanout=1)        0.278   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>78
    SLICE_X95Y148.G1     net (fanout=101)      0.514   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X90Y132.F2     net (fanout=68)       0.976   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X90Y132.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N130
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<12>_SW0
    SLICE_X92Y138.SR     net (fanout=1)        0.923   ftop/gbe0/dcp_dcpReqF/N130
    SLICE_X92Y138.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     12.840ns (6.209ns logic, 6.631ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.813ns (Levels of Logic = 9)
  Clock Path Skew:      0.031ns (0.393 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y150.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y150.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0002
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X103Y152.G4    net (fanout=3)        0.587   ftop/gbe0/N29
    SLICE_X103Y152.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>21
                                                       ftop/gbe0/tag__h62212_cmp_eq00061
    SLICE_X103Y151.F1    net (fanout=16)       0.538   ftop/gbe0/tag__h62212_cmp_eq0006
    SLICE_X103Y151.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.F2     net (fanout=1)        0.521   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.F4     net (fanout=1)        0.278   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>78
    SLICE_X95Y148.G1     net (fanout=101)      0.514   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X87Y136.F1     net (fanout=68)       0.507   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X87Y136.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF/N4
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<7>_SW0
    SLICE_X92Y136.SR     net (fanout=1)        1.404   ftop/gbe0/dcp_dcpReqF/N4
    SLICE_X92Y136.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<7>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     12.813ns (6.170ns logic, 6.643ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.622ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (0.503 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y151.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y151.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0003
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X101Y153.G4    net (fanout=4)        0.310   ftop/gbe0/N28
    SLICE_X101Y153.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
                                                       ftop/gbe0/tag__h62212_cmp_eq00071
    SLICE_X101Y154.G2    net (fanout=16)       0.381   ftop/gbe0/tag__h62212_cmp_eq0007
    SLICE_X101Y154.Y     Tilo                  0.561   ftop/gbe0/tag__h62212<5>21
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>26
    SLICE_X101Y148.F1    net (fanout=1)        0.586   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>26
    SLICE_X101Y148.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.F2     net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>78
    SLICE_X95Y148.G3     net (fanout=6)        0.568   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X86Y135.G1     net (fanout=68)       0.805   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X86Y135.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N124
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<22>_SW0
    SLICE_X88Y133.SR     net (fanout=1)        1.179   ftop/gbe0/dcp_dcpReqF/N110
    SLICE_X88Y133.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.622ns (6.184ns logic, 6.438ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.616ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (0.503 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y150.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y150.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0002
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X100Y152.G4    net (fanout=3)        0.343   ftop/gbe0/N29
    SLICE_X100Y152.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>9
                                                       ftop/gbe0/tag__h62212_cmp_eq00041
    SLICE_X102Y151.F3    net (fanout=16)       0.485   ftop/gbe0/tag__h62212_cmp_eq0004
    SLICE_X102Y151.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>9
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>9
    SLICE_X101Y148.F2    net (fanout=1)        0.348   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>9
    SLICE_X101Y148.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.F2     net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>78
    SLICE_X95Y148.G3     net (fanout=6)        0.568   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X86Y135.G1     net (fanout=68)       0.805   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X86Y135.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N124
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<22>_SW0
    SLICE_X88Y133.SR     net (fanout=1)        1.179   ftop/gbe0/dcp_dcpReqF/N110
    SLICE_X88Y133.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.616ns (6.279ns logic, 6.337ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.662ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (0.257 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y151.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y151.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0003
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X101Y153.G4    net (fanout=4)        0.310   ftop/gbe0/N28
    SLICE_X101Y153.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>26
                                                       ftop/gbe0/tag__h62212_cmp_eq00071
    SLICE_X101Y154.G2    net (fanout=16)       0.381   ftop/gbe0/tag__h62212_cmp_eq0007
    SLICE_X101Y154.Y     Tilo                  0.561   ftop/gbe0/tag__h62212<5>21
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>26
    SLICE_X101Y148.F1    net (fanout=1)        0.586   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>26
    SLICE_X101Y148.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.F2     net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>78
    SLICE_X95Y148.G3     net (fanout=6)        0.568   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X86Y144.F3     net (fanout=68)       0.892   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X86Y144.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N120
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<17>_SW0
    SLICE_X87Y145.SR     net (fanout=1)        1.147   ftop/gbe0/dcp_dcpReqF/N120
    SLICE_X87Y145.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     12.662ns (6.169ns logic, 6.493ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.656ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (0.257 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y150.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y150.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0002
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X100Y152.G4    net (fanout=3)        0.343   ftop/gbe0/N29
    SLICE_X100Y152.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>9
                                                       ftop/gbe0/tag__h62212_cmp_eq00041
    SLICE_X102Y151.F3    net (fanout=16)       0.485   ftop/gbe0/tag__h62212_cmp_eq0004
    SLICE_X102Y151.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>9
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>9
    SLICE_X101Y148.F2    net (fanout=1)        0.348   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>9
    SLICE_X101Y148.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.F2     net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>36
    SLICE_X98Y148.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>78
    SLICE_X95Y148.G3     net (fanout=6)        0.568   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<5>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X86Y144.F3     net (fanout=68)       0.892   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X86Y144.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N120
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<17>_SW0
    SLICE_X87Y145.SR     net (fanout=1)        1.147   ftop/gbe0/dcp_dcpReqF/N120
    SLICE_X87Y145.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     12.656ns (6.264ns logic, 6.392ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.641ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (0.257 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y150.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X100Y150.G1    net (fanout=13)       1.183   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X100Y150.Y     Tilo                  0.616   ftop/gbe0/tag__h62212_cmp_eq0002
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X103Y152.G4    net (fanout=3)        0.587   ftop/gbe0/N29
    SLICE_X103Y152.Y     Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<6>21
                                                       ftop/gbe0/tag__h62212_cmp_eq00061
    SLICE_X103Y151.F1    net (fanout=16)       0.538   ftop/gbe0/tag__h62212_cmp_eq0006
    SLICE_X103Y151.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.F2     net (fanout=1)        0.521   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>21
    SLICE_X96Y151.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.F4     net (fanout=1)        0.278   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>36
    SLICE_X96Y149.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>78
    SLICE_X95Y148.G1     net (fanout=101)      0.514   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d602<4>
    SLICE_X95Y148.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y148.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y148.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.G4     net (fanout=7)        1.090   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X84Y136.F3     net (fanout=68)       0.727   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X84Y136.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N122
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<16>_SW0
    SLICE_X85Y138.SR     net (fanout=1)        0.973   ftop/gbe0/dcp_dcpReqF/N122
    SLICE_X85Y138.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.641ns (6.209ns logic, 6.432ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.786ns (Levels of Logic = 0)
  Clock Path Skew:      6.299ns (6.995 - 0.696)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y195.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X108Y198.BY    net (fanout=1)        0.499   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X108Y198.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (1.287ns logic, 0.499ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 0)
  Clock Path Skew:      6.300ns (7.009 - 0.709)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y198.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X110Y198.BY    net (fanout=1)        0.671   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X110Y198.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (1.287ns logic, 0.671ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 0)
  Clock Path Skew:      6.286ns (6.968 - 0.682)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y195.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X105Y201.BY    net (fanout=1)        0.685   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X105Y201.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.272ns logic, 0.685ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 0)
  Clock Path Skew:      6.333ns (7.015 - 0.682)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y194.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X111Y196.BY    net (fanout=1)        0.767   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X111Y196.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (1.272ns logic, 0.767ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.974ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.353ns (Levels of Logic = 0)
  Clock Path Skew:      6.327ns (7.015 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y195.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X111Y196.BX    net (fanout=1)        4.141   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X111Y196.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.353ns (1.212ns logic, 4.141ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.942ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.338ns (Levels of Logic = 0)
  Clock Path Skew:      6.280ns (6.968 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y194.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X105Y201.BX    net (fanout=1)        4.126   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X105Y201.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (1.212ns logic, 4.126ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.445ns (Levels of Logic = 0)
  Clock Path Skew:      6.317ns (6.995 - 0.678)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y196.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X108Y198.BX    net (fanout=1)        4.193   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X108Y198.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (1.252ns logic, 4.193ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.469ns (Levels of Logic = 0)
  Clock Path Skew:      6.331ns (7.009 - 0.678)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y197.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X110Y198.BX    net (fanout=1)        4.217   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X110Y198.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.469ns (1.252ns logic, 4.217ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.564ns (Levels of Logic = 0)
  Clock Path Skew:      6.300ns (6.981 - 0.681)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y199.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X107Y198.BY    net (fanout=1)        4.292   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X107Y198.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.564ns (1.272ns logic, 4.292ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.564ns (Levels of Logic = 0)
  Clock Path Skew:      6.286ns (6.981 - 0.695)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y196.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X107Y198.BX    net (fanout=1)        4.352   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X107Y198.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.564ns (1.212ns logic, 4.352ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txData_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_4/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.481 - 0.408)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txData_4 to ftop/gbe0/gmac/txRS_iobTxData_4/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y200.YQ    Tcko                  0.477   ftop/gbe0/gmac/txRS_txData<4>
                                                       ftop/gbe0/gmac/txRS_txData_4
    J21.O1               net (fanout=2)        0.266   ftop/gbe0/gmac/txRS_txData<4>
    J21.OTCLK1           Tiocko      (-Th)     0.039   gmii_txd<4>
                                                       ftop/gbe0/gmac/txRS_iobTxData_4/FF0
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.438ns logic, 0.266ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.345 - 0.270)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y201.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X99Y201.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X99Y201.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_67 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_75 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.403 - 0.325)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_67 to ftop/gbe0/rxDCPMesg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y148.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<67>
                                                       ftop/gbe0/rxDCPMesg_67
    SLICE_X105Y149.BX    net (fanout=3)        0.350   ftop/gbe0/rxDCPMesg<67>
    SLICE_X105Y149.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<75>
                                                       ftop/gbe0/rxDCPMesg_75
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.458ns logic, 0.350ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/mdi_fRequest/data0_reg_9 (FF)
  Destination:          ftop/gbe0/mdi_rWriteData_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.295 - 0.246)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/mdi_fRequest/data0_reg_9 to ftop/gbe0/mdi_rWriteData_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y118.XQ     Tcko                  0.417   ftop/gbe0/mdi_fRequest_D_OUT<9>
                                                       ftop/gbe0/mdi_fRequest/data0_reg_9
    SLICE_X93Y119.BX     net (fanout=2)        0.301   ftop/gbe0/mdi_fRequest_D_OUT<9>
    SLICE_X93Y119.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/mdi_rWriteData<9>
                                                       ftop/gbe0/mdi_rWriteData_9
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_57 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_65 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.011 - 0.007)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_57 to ftop/gbe0/rxDCPMesg_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y154.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<57>
                                                       ftop/gbe0/rxDCPMesg_57
    SLICE_X107Y157.BX    net (fanout=3)        0.297   ftop/gbe0/rxDCPMesg<57>
    SLICE_X107Y157.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<65>
                                                       ftop/gbe0/rxDCPMesg_65
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.024 - 0.020)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/sSyncReg1_1 to ftop/gbe0/dcp_cpReqF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y124.XQ     Tcko                  0.417   ftop/gbe0/dcp_cpReqF/sSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqF/sSyncReg1_1
    SLICE_X85Y124.BX     net (fanout=1)        0.287   ftop/gbe0/dcp_cpReqF/sSyncReg1<1>
    SLICE_X85Y124.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpReqF/sDeqPtr<1>
                                                       ftop/gbe0/dcp_cpReqF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txData_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_5/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.493 - 0.420)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txData_5 to ftop/gbe0/gmac/txRS_iobTxData_5/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y204.XQ    Tcko                  0.417   ftop/gbe0/gmac/txRS_txData<5>
                                                       ftop/gbe0/gmac/txRS_txData_5
    C25.O1               net (fanout=2)        0.458   ftop/gbe0/gmac/txRS_txData<5>
    C25.OTCLK1           Tiocko      (-Th)     0.039   gmii_txd<5>
                                                       ftop/gbe0/gmac/txRS_iobTxData_5/FF0
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.378ns logic, 0.458ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.003 - 0.002)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y201.XQ     Tcko                  0.417   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X95Y200.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X95Y200.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.318 - 0.289)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y198.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_3
    SLICE_X96Y198.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X96Y198.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dDoutReg_5 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dDoutReg_5 to ftop/gbe0/rxDCPMesg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y157.XQ    Tcko                  0.396   ftop/gbe0/gmac_rx_get<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/dDoutReg_5
    SLICE_X103Y156.BX    net (fanout=3)        0.316   ftop/gbe0/gmac_rx_get<5>
    SLICE_X103Y156.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<5>
                                                       ftop/gbe0/rxDCPMesg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_3/SR
  Location pin: SLICE_X78Y140.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_3/SR
  Location pin: SLICE_X78Y140.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_2/SR
  Location pin: SLICE_X78Y140.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_2/SR
  Location pin: SLICE_X78Y140.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X90Y198.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X90Y198.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X90Y198.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X90Y198.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1_1/SR
  Location pin: SLICE_X84Y124.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1_1/SR
  Location pin: SLICE_X84Y124.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1_0/SR
  Location pin: SLICE_X84Y124.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1_0/SR
  Location pin: SLICE_X84Y124.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1_2/SR
  Location pin: SLICE_X86Y117.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1_2/SR
  Location pin: SLICE_X86Y117.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1/SR
  Location pin: SLICE_X98Y200.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1/SR
  Location pin: SLICE_X98Y200.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_0/SR
  Location pin: SLICE_X98Y200.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_0/SR
  Location pin: SLICE_X98Y200.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2234 paths analyzed, 476 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.867ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.787ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.618 - 0.698)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y112.F3    net (fanout=2)        1.074   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y112.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y121.G4    net (fanout=3)        0.593   ftop/gbe0/gmac/N29
    SLICE_X111Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y116.F3    net (fanout=11)       0.535   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y116.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y145.SR    net (fanout=17)       2.075   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y145.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.787ns (3.151ns logic, 4.636ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.821ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.618 - 0.634)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y127.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y114.G4    net (fanout=17)       1.388   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y114.Y     Tilo                  0.616   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y121.G4    net (fanout=3)        0.593   ftop/gbe0/gmac/N29
    SLICE_X111Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y116.F3    net (fanout=11)       0.535   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y116.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y145.SR    net (fanout=17)       2.075   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y145.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.821ns (3.195ns logic, 4.626ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.711ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.613 - 0.698)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y112.F3    net (fanout=2)        1.074   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y112.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y121.G4    net (fanout=3)        0.593   ftop/gbe0/gmac/N29
    SLICE_X111Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y122.G1    net (fanout=11)       1.159   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y122.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y157.BY    net (fanout=1)        1.782   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y157.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (2.744ns logic, 4.967ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.710ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.613 - 0.698)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y112.F3    net (fanout=2)        1.074   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y112.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y121.G4    net (fanout=3)        0.593   ftop/gbe0/gmac/N29
    SLICE_X111Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y122.G1    net (fanout=11)       1.159   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y122.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y157.BY    net (fanout=1)        1.782   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y157.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.710ns (2.743ns logic, 4.967ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.745ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.613 - 0.634)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y127.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y114.G4    net (fanout=17)       1.388   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y114.Y     Tilo                  0.616   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y121.G4    net (fanout=3)        0.593   ftop/gbe0/gmac/N29
    SLICE_X111Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y122.G1    net (fanout=11)       1.159   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y122.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y157.BY    net (fanout=1)        1.782   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y157.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.745ns (2.788ns logic, 4.957ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.744ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.613 - 0.634)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y127.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y114.G4    net (fanout=17)       1.388   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y114.Y     Tilo                  0.616   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y121.G4    net (fanout=3)        0.593   ftop/gbe0/gmac/N29
    SLICE_X111Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y122.G1    net (fanout=11)       1.159   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y122.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X110Y157.BY    net (fanout=1)        1.782   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X110Y157.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.744ns (2.787ns logic, 4.957ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.585ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.618 - 0.698)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y112.F3    net (fanout=2)        1.074   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y112.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y121.G4    net (fanout=3)        0.593   ftop/gbe0/gmac/N29
    SLICE_X111Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y122.F1    net (fanout=11)       1.155   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y122.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X110Y145.BY    net (fanout=1)        1.659   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X110Y145.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.585ns (2.745ns logic, 4.840ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.618 - 0.698)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y112.F3    net (fanout=2)        1.074   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y112.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y121.G4    net (fanout=3)        0.593   ftop/gbe0/gmac/N29
    SLICE_X111Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y122.F1    net (fanout=11)       1.155   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y122.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X110Y145.BY    net (fanout=1)        1.659   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X110Y145.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (2.744ns logic, 4.840ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.619ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.618 - 0.634)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y127.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y114.G4    net (fanout=17)       1.388   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y114.Y     Tilo                  0.616   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y121.G4    net (fanout=3)        0.593   ftop/gbe0/gmac/N29
    SLICE_X111Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y122.F1    net (fanout=11)       1.155   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y122.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X110Y145.BY    net (fanout=1)        1.659   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X110Y145.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.619ns (2.789ns logic, 4.830ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.618ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.618 - 0.634)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y127.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y114.G4    net (fanout=17)       1.388   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y114.Y     Tilo                  0.616   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y121.G4    net (fanout=3)        0.593   ftop/gbe0/gmac/N29
    SLICE_X111Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y122.F1    net (fanout=11)       1.155   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y122.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X110Y145.BY    net (fanout=1)        1.659   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X110Y145.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.618ns (2.788ns logic, 4.830ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.457ns (Levels of Logic = 4)
  Clock Path Skew:      -0.113ns (0.753 - 0.866)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y112.F3    net (fanout=2)        1.074   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y112.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y115.G2    net (fanout=3)        0.375   ftop/gbe0/gmac/N29
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y115.F3    net (fanout=33)       0.024   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y70.CE     net (fanout=17)       2.556   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (3.069ns logic, 4.388ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.457ns (Levels of Logic = 4)
  Clock Path Skew:      -0.113ns (0.753 - 0.866)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y112.F3    net (fanout=2)        1.074   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y112.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y115.G2    net (fanout=3)        0.375   ftop/gbe0/gmac/N29
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y115.F3    net (fanout=33)       0.024   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y70.CE     net (fanout=17)       2.556   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (3.069ns logic, 4.388ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.491ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.753 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y127.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y114.G4    net (fanout=17)       1.388   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y114.Y     Tilo                  0.616   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y115.G2    net (fanout=3)        0.375   ftop/gbe0/gmac/N29
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y115.F3    net (fanout=33)       0.024   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y70.CE     net (fanout=17)       2.556   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.491ns (3.113ns logic, 4.378ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.491ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.753 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y127.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y114.G4    net (fanout=17)       1.388   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y114.Y     Tilo                  0.616   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y115.G2    net (fanout=3)        0.375   ftop/gbe0/gmac/N29
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y115.F3    net (fanout=33)       0.024   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y70.CE     net (fanout=17)       2.556   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.491ns (3.113ns logic, 4.378ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.790 - 0.866)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y112.F3    net (fanout=2)        1.074   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y112.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y115.G2    net (fanout=3)        0.375   ftop/gbe0/gmac/N29
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y115.F3    net (fanout=33)       0.024   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y70.CE     net (fanout=17)       2.559   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (3.069ns logic, 4.391ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.790 - 0.866)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y112.F3    net (fanout=2)        1.074   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y112.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y115.G2    net (fanout=3)        0.375   ftop/gbe0/gmac/N29
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y115.F3    net (fanout=33)       0.024   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y70.CE     net (fanout=17)       2.559   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (3.069ns logic, 4.391ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.790 - 0.866)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y112.F3    net (fanout=2)        1.074   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y112.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y115.G2    net (fanout=3)        0.375   ftop/gbe0/gmac/N29
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y115.F3    net (fanout=33)       0.024   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y71.CE     net (fanout=17)       2.559   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y71.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (3.069ns logic, 4.391ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.790 - 0.866)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y112.F3    net (fanout=2)        1.074   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y112.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.F1    net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y115.G2    net (fanout=3)        0.375   ftop/gbe0/gmac/N29
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y115.F3    net (fanout=33)       0.024   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y71.CE     net (fanout=17)       2.559   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y71.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (3.069ns logic, 4.391ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.494ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.790 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y127.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y114.G4    net (fanout=17)       1.388   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y114.Y     Tilo                  0.616   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y115.G2    net (fanout=3)        0.375   ftop/gbe0/gmac/N29
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y115.F3    net (fanout=33)       0.024   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y71.CE     net (fanout=17)       2.559   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y71.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.494ns (3.113ns logic, 4.381ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.494ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.790 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y127.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y114.G4    net (fanout=17)       1.388   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y114.Y     Tilo                  0.616   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X108Y114.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y115.G2    net (fanout=3)        0.375   ftop/gbe0/gmac/N29
    SLICE_X106Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y115.F3    net (fanout=33)       0.024   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y115.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y71.CE     net (fanout=17)       2.559   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y71.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.494ns (3.113ns logic, 4.381ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.495 - 0.342)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y77.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X106Y76.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X106Y76.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.078 - 0.067)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y78.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X107Y79.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X107Y79.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.060 - 0.051)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y81.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X107Y80.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X107Y80.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.038 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y128.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X100Y129.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X100Y129.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.090 - 0.077)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y77.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X107Y77.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X107Y77.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.495 - 0.342)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y77.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X106Y76.BY     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X106Y76.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.614ns logic, 0.325ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y122.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X111Y122.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X111Y122.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.078 - 0.067)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y79.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X106Y79.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X106Y79.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.090 - 0.067)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y78.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X106Y77.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X106Y77.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y130.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X97Y130.BX     net (fanout=6)        0.329   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X97Y130.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.478ns logic, 0.329ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.038 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y128.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X100Y129.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X100Y129.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.078 - 0.067)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y78.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X107Y79.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X107Y79.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.078 - 0.067)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y79.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X106Y79.BY     net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X106Y79.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.556ns logic, 0.328ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.090 - 0.067)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y78.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X106Y77.BY     net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X106Y77.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.614ns logic, 0.311ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.018 - 0.016)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y108.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X105Y108.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X105Y108.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.919ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.402 - 0.421)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y76.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X104Y77.BY     net (fanout=2)        0.344   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X104Y77.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.556ns logic, 0.344ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.090 - 0.077)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y77.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X107Y77.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X107Y77.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.599ns logic, 0.341ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.060 - 0.051)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y81.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X107Y81.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X107Y81.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.599ns logic, 0.341ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y122.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X111Y122.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X111Y122.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.599ns logic, 0.341ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.942ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.947ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.014 - 0.009)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y124.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X108Y127.BY    net (fanout=2)        0.333   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X108Y127.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.947ns (0.614ns logic, 0.333ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X98Y130.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X98Y130.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X98Y130.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X98Y130.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X100Y130.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X100Y130.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X92Y128.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X92Y128.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y129.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y129.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y129.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y129.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y133.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y133.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y133.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y133.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X104Y108.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X104Y108.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X102Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X102Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2025831 paths analyzed, 10996 endpoints analyzed, 1209 failing endpoints
 1209 timing errors detected. (1209 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.718ns.
--------------------------------------------------------------------------------
Slack (setup path):     -6.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.443ns (Levels of Logic = 20)
  Clock Path Skew:      -0.275ns (0.672 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y114.G4     net (fanout=40)       0.610   ftop/cp/cpRespF/d0h
    SLICE_X74Y114.Y      Tilo                  0.616   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X74Y114.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<39>_SW0/O
    SLICE_X74Y114.CLK    Tfck                  0.656   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39_rstpot
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     16.443ns (8.073ns logic, 8.370ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.387ns (Levels of Logic = 20)
  Clock Path Skew:      -0.269ns (0.678 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y114.G1     net (fanout=40)       1.096   ftop/cp/cpRespF/d0h
    SLICE_X72Y114.Y      Tilo                  0.616   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X72Y114.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X72Y114.CLK    Tfck                  0.656   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     16.387ns (8.073ns logic, 8.314ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.290ns (Levels of Logic = 20)
  Clock Path Skew:      -0.305ns (0.642 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y116.G2     net (fanout=40)       0.792   ftop/cp/cpRespF/d0h
    SLICE_X75Y116.Y      Tilo                  0.561   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X75Y116.F2     net (fanout=1)        0.351   ftop/cp/cpRespF/data0_reg_or0000<36>_SW0/O
    SLICE_X75Y116.CLK    Tfck                  0.602   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36_rstpot
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     16.290ns (7.964ns logic, 8.326ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.248ns (Levels of Logic = 20)
  Clock Path Skew:      -0.297ns (0.650 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y117.G1     net (fanout=40)       0.971   ftop/cp/cpRespF/d0h
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_or0000<1>_SW0
    SLICE_X72Y117.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<1>_SW0/O
    SLICE_X72Y117.CLK    Tfck                  0.656   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_1_rstpot
                                                       ftop/cp/cpRespF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     16.248ns (8.073ns logic, 8.175ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.222ns (Levels of Logic = 20)
  Clock Path Skew:      -0.317ns (0.630 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y114.G3     net (fanout=40)       1.054   ftop/cp/cpRespF/d0h
    SLICE_X77Y114.Y      Tilo                  0.561   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X77Y114.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<16>_SW0/O
    SLICE_X77Y114.CLK    Tfck                  0.602   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_16_rstpot
                                                       ftop/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     16.222ns (7.964ns logic, 8.258ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.321ns (Levels of Logic = 20)
  Clock Path Skew:      -0.209ns (0.738 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y109.G1     net (fanout=40)       1.152   ftop/cp/cpRespF/d0h
    SLICE_X75Y109.Y      Tilo                  0.561   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X75Y109.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<11>_SW0/O
    SLICE_X75Y109.CLK    Tfck                  0.602   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11_rstpot
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     16.321ns (7.964ns logic, 8.357ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.271ns (Levels of Logic = 20)
  Clock Path Skew:      -0.231ns (0.672 - 0.903)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y63.YQ      Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X64Y63.F3      net (fanout=8)        0.577   ftop/cp/cpReq<24>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y114.G4     net (fanout=40)       0.610   ftop/cp/cpRespF/d0h
    SLICE_X74Y114.Y      Tilo                  0.616   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X74Y114.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<39>_SW0/O
    SLICE_X74Y114.CLK    Tfck                  0.656   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39_rstpot
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     16.271ns (8.102ns logic, 8.169ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.230ns (Levels of Logic = 20)
  Clock Path Skew:      -0.264ns (0.672 - 0.936)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X64Y63.F1      net (fanout=6)        0.565   ftop/cp/cpReq<25>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y114.G4     net (fanout=40)       0.610   ftop/cp/cpRespF/d0h
    SLICE_X74Y114.Y      Tilo                  0.616   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X74Y114.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<39>_SW0/O
    SLICE_X74Y114.CLK    Tfck                  0.656   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39_rstpot
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     16.230ns (8.073ns logic, 8.157ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.215ns (Levels of Logic = 20)
  Clock Path Skew:      -0.225ns (0.678 - 0.903)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y63.YQ      Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X64Y63.F3      net (fanout=8)        0.577   ftop/cp/cpReq<24>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y114.G1     net (fanout=40)       1.096   ftop/cp/cpRespF/d0h
    SLICE_X72Y114.Y      Tilo                  0.616   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X72Y114.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X72Y114.CLK    Tfck                  0.656   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     16.215ns (8.102ns logic, 8.113ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.167ns (Levels of Logic = 20)
  Clock Path Skew:      -0.269ns (0.678 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X73Y114.G4     net (fanout=40)       0.999   ftop/cp/cpRespF/d0h
    SLICE_X73Y114.Y      Tilo                  0.561   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X73Y114.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<24>_SW0/O
    SLICE_X73Y114.CLK    Tfck                  0.602   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24_rstpot
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     16.167ns (7.964ns logic, 8.203ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.174ns (Levels of Logic = 20)
  Clock Path Skew:      -0.258ns (0.678 - 0.936)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y63.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X64Y63.F1      net (fanout=6)        0.565   ftop/cp/cpReq<25>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y114.G1     net (fanout=40)       1.096   ftop/cp/cpRespF/d0h
    SLICE_X72Y114.Y      Tilo                  0.616   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X72Y114.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X72Y114.CLK    Tfck                  0.656   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     16.174ns (8.073ns logic, 8.101ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.113ns (Levels of Logic = 20)
  Clock Path Skew:      -0.317ns (0.630 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y115.G3     net (fanout=40)       0.836   ftop/cp/cpRespF/d0h
    SLICE_X76Y115.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X76Y115.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X76Y115.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     16.113ns (8.073ns logic, 8.040ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.188ns (Levels of Logic = 20)
  Clock Path Skew:      -0.218ns (0.672 - 0.890)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y63.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_22
    SLICE_X66Y59.G1      net (fanout=15)       0.964   ftop/cp/cpReq<22>
    SLICE_X66Y59.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h55656<2>
                                                       ftop/cp/_theResult_____1__h55656<2>1_SW0
    SLICE_X66Y59.F3      net (fanout=1)        0.021   ftop/cp/_theResult_____1__h55656<2>1_SW0/O
    SLICE_X66Y59.X       Tilo                  0.601   ftop/cp/_theResult_____1__h55656<2>
                                                       ftop/cp/_theResult_____1__h55656<2>1
    SLICE_X66Y54.G1      net (fanout=19)       1.038   ftop/cp/_theResult_____1__h55656<2>
    SLICE_X66Y54.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y48.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y48.Y       Tilo                  0.616   ftop/cp/wci_respF_8_ENQ
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X68Y54.G3      net (fanout=5)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y114.G4     net (fanout=40)       0.610   ftop/cp/cpRespF/d0h
    SLICE_X74Y114.Y      Tilo                  0.616   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X74Y114.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<39>_SW0/O
    SLICE_X74Y114.CLK    Tfck                  0.656   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39_rstpot
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     16.188ns (8.265ns logic, 7.923ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.129ns (Levels of Logic = 21)
  Clock Path Skew:      -0.275ns (0.672 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X68Y51.G2      net (fanout=19)       0.952   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X68Y51.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X67Y52.F3      net (fanout=15)       0.424   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X67Y52.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X68Y53.G4      net (fanout=3)        0.625   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X68Y53.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X68Y54.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X68Y54.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y114.G4     net (fanout=40)       0.610   ftop/cp/cpRespF/d0h
    SLICE_X74Y114.Y      Tilo                  0.616   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X74Y114.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<39>_SW0/O
    SLICE_X74Y114.CLK    Tfck                  0.656   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39_rstpot
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     16.129ns (8.284ns logic, 7.845ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.178ns (Levels of Logic = 20)
  Clock Path Skew:      -0.218ns (0.672 - 0.890)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y63.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_22
    SLICE_X66Y59.G1      net (fanout=15)       0.964   ftop/cp/cpReq<22>
    SLICE_X66Y59.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h55656<2>
                                                       ftop/cp/_theResult_____1__h55656<2>1_SW0
    SLICE_X66Y59.F3      net (fanout=1)        0.021   ftop/cp/_theResult_____1__h55656<2>1_SW0/O
    SLICE_X66Y59.X       Tilo                  0.601   ftop/cp/_theResult_____1__h55656<2>
                                                       ftop/cp/_theResult_____1__h55656<2>1
    SLICE_X66Y54.G1      net (fanout=19)       1.038   ftop/cp/_theResult_____1__h55656<2>
    SLICE_X66Y54.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y50.F1      net (fanout=12)       1.118   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y50.X       Tilo                  0.601   ftop/cp/wci_reqPend_8<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X68Y54.F2      net (fanout=6)        0.528   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X68Y54.COUT    Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y114.G4     net (fanout=40)       0.610   ftop/cp/cpRespF/d0h
    SLICE_X74Y114.Y      Tilo                  0.616   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X74Y114.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<39>_SW0/O
    SLICE_X74Y114.CLK    Tfck                  0.656   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39_rstpot
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     16.178ns (8.256ns logic, 7.922ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.118ns (Levels of Logic = 20)
  Clock Path Skew:      -0.275ns (0.672 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X66Y54.G4      net (fanout=19)       0.445   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X66Y54.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y48.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y48.Y       Tilo                  0.616   ftop/cp/wci_respF_8_ENQ
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X68Y54.G3      net (fanout=5)        0.576   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y114.G4     net (fanout=40)       0.610   ftop/cp/cpRespF/d0h
    SLICE_X74Y114.Y      Tilo                  0.616   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X74Y114.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<39>_SW0/O
    SLICE_X74Y114.CLK    Tfck                  0.656   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39_rstpot
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     16.118ns (8.182ns logic, 7.936ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.108ns (Levels of Logic = 20)
  Clock Path Skew:      -0.275ns (0.672 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X66Y54.G4      net (fanout=19)       0.445   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X66Y54.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y50.F1      net (fanout=12)       1.118   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y50.X       Tilo                  0.601   ftop/cp/wci_reqPend_8<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X68Y54.F2      net (fanout=6)        0.528   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X68Y54.COUT    Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y114.G4     net (fanout=40)       0.610   ftop/cp/cpRespF/d0h
    SLICE_X74Y114.Y      Tilo                  0.616   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X74Y114.F1     net (fanout=1)        0.577   ftop/cp/cpRespF/data0_reg_or0000<39>_SW0/O
    SLICE_X74Y114.CLK    Tfck                  0.656   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39_rstpot
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     16.108ns (8.173ns logic, 7.935ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.118ns (Levels of Logic = 20)
  Clock Path Skew:      -0.261ns (0.642 - 0.903)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y63.YQ      Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X64Y63.F3      net (fanout=8)        0.577   ftop/cp/cpReq<24>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y116.G2     net (fanout=40)       0.792   ftop/cp/cpRespF/d0h
    SLICE_X75Y116.Y      Tilo                  0.561   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X75Y116.F2     net (fanout=1)        0.351   ftop/cp/cpRespF/data0_reg_or0000<36>_SW0/O
    SLICE_X75Y116.CLK    Tfck                  0.602   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36_rstpot
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     16.118ns (7.993ns logic, 8.125ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.057ns (Levels of Logic = 20)
  Clock Path Skew:      -0.317ns (0.630 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y115.G2     net (fanout=40)       0.888   ftop/cp/cpRespF/d0h
    SLICE_X77Y115.Y      Tilo                  0.561   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X77Y115.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X77Y115.CLK    Tfck                  0.602   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     16.057ns (7.964ns logic, 8.093ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      16.039ns (Levels of Logic = 20)
  Clock Path Skew:      -0.334ns (0.613 - 0.947)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X64Y63.F2      net (fanout=4)        0.778   ftop/cp/cpReq<26>
    SLICE_X64Y63.X       Tilo                  0.601   ftop/cp/N595
                                                       ftop/cp/_theResult_____1__h55656<3>1_SW1
    SLICE_X67Y59.F1      net (fanout=1)        0.813   ftop/cp/N595
    SLICE_X67Y59.X       Tilo                  0.562   ftop/cp/_theResult_____1__h55656<3>
                                                       ftop/cp/_theResult_____1__h55656<3>1
    SLICE_X63Y61.G1      net (fanout=19)       0.984   ftop/cp/_theResult_____1__h55656<3>
    SLICE_X63Y61.Y       Tilo                  0.561   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y61.F1      net (fanout=10)       0.495   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y61.X       Tilo                  0.562   ftop/cp/N590
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X68Y54.G2      net (fanout=1)        1.047   ftop/cp/N590
    SLICE_X68Y54.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X68Y55.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X68Y56.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X68Y57.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X68Y58.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X68Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X68Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X68Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X68Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X68Y64.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X68Y65.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X69Y88.G3      net (fanout=14)       1.857   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y88.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G3     net (fanout=7)        1.209   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y116.G3     net (fanout=40)       0.748   ftop/cp/cpRespF/d0h
    SLICE_X76Y116.Y      Tilo                  0.616   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X76Y116.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X76Y116.CLK    Tfck                  0.656   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.039ns (8.073ns logic, 7.966ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_35 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 0)
  Clock Path Skew:      0.239ns (0.949 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_35 to ftop/cp/timeServ_nowInCC/dD_OUT_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y104.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<35>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_35
    SLICE_X39Y103.BX     net (fanout=1)        0.332   ftop/cp/timeServ_nowInCC/sDataSyncIn<35>
    SLICE_X39Y103.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<35>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_35
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.458ns logic, 0.332ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.066 - 0.064)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.XQ     Tcko                  0.417   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X36Y98.BY      net (fanout=2)        0.310   ftop/cp/td<3>
    SLICE_X36Y98.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.287ns logic, 0.310ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.066 - 0.064)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.XQ     Tcko                  0.417   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X36Y98.BY      net (fanout=2)        0.310   ftop/cp/td<3>
    SLICE_X36Y98.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.288ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_6 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_6 to ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y111.YQ     Tcko                  0.419   ftop/cp/td<7>
                                                       ftop/cp/td_6
    SLICE_X38Y112.BY     net (fanout=2)        0.318   ftop/cp/td<6>
    SLICE_X38Y112.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<38>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_6 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_6 to ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y111.YQ     Tcko                  0.419   ftop/cp/td<7>
                                                       ftop/cp/td_6
    SLICE_X38Y112.BY     net (fanout=2)        0.318   ftop/cp/td<6>
    SLICE_X38Y112.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<38>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_0 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.100 - 0.085)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_0 to ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y96.YQ      Tcko                  0.419   ftop/cp/td<1>
                                                       ftop/cp/td_0
    SLICE_X38Y97.BY      net (fanout=2)        0.341   ftop/cp/td<0>
    SLICE_X38Y97.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<32>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_0 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.100 - 0.085)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_0 to ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y96.YQ      Tcko                  0.419   ftop/cp/td<1>
                                                       ftop/cp/td_0
    SLICE_X38Y97.BY      net (fanout=2)        0.341   ftop/cp/td<0>
    SLICE_X38Y97.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<32>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_13 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.011 - 0.027)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_13 to ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y117.XQ     Tcko                  0.417   ftop/cp/td<13>
                                                       ftop/cp/td_13
    SLICE_X42Y118.BY     net (fanout=2)        0.318   ftop/cp/td<13>
    SLICE_X42Y118.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<45>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_13 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.011 - 0.027)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_13 to ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y117.XQ     Tcko                  0.417   ftop/cp/td<13>
                                                       ftop/cp/td_13
    SLICE_X42Y118.BY     net (fanout=2)        0.318   ftop/cp/td<13>
    SLICE_X42Y118.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<45>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.288ns logic, 0.318ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_37 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.111ns (0.455 - 0.344)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_37 to ftop/cp/timeServ_nowInCC/dD_OUT_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<37>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_37
    SLICE_X39Y110.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<37>
    SLICE_X39Y110.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<37>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_37
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_34 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.239ns (0.949 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_34 to ftop/cp/timeServ_nowInCC/dD_OUT_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y104.YQ     Tcko                  0.419   ftop/cp/timeServ_nowInCC/sDataSyncIn<35>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_34
    SLICE_X39Y103.BY     net (fanout=1)        0.332   ftop/cp/timeServ_nowInCC/sDataSyncIn<34>
    SLICE_X39Y103.CLK    Tckdi       (-Th)    -0.122   ftop/cp/timeServ_nowInCC_dD_OUT<35>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_34
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.541ns logic, 0.332ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.655ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_2 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.416 - 0.383)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_2 to ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.YQ     Tcko                  0.477   ftop/cp/td<3>
                                                       ftop/cp/td_2
    SLICE_X34Y100.BY     net (fanout=2)        0.341   ftop/cp/td<2>
    SLICE_X34Y100.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<34>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.347ns logic, 0.341ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_2 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.416 - 0.383)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_2 to ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.YQ     Tcko                  0.477   ftop/cp/td<3>
                                                       ftop/cp/td_2
    SLICE_X34Y100.BY     net (fanout=2)        0.341   ftop/cp/td<2>
    SLICE_X34Y100.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<34>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.348ns logic, 0.341ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_51 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (0.441 - 0.345)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_51 to ftop/cp/timeServ_nowInCC/dD_OUT_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y134.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<51>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_51
    SLICE_X38Y134.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<51>
    SLICE_X38Y134.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC_dD_OUT<51>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_51
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/dna_sr_11 (FF)
  Destination:          ftop/cp/dna_sr_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.532 - 0.383)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/dna_sr_11 to ftop/cp/dna_sr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y100.XQ     Tcko                  0.396   ftop/cp/dna_sr<11>
                                                       ftop/cp/dna_sr_11
    SLICE_X38Y103.BY     net (fanout=2)        0.319   ftop/cp/dna_sr<11>
    SLICE_X38Y103.CLK    Tckdi       (-Th)    -0.137   ftop/cp/dna_sr<13>
                                                       ftop/cp/dna_sr_12
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.533ns logic, 0.319ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/dna_sr_25 (FF)
  Destination:          ftop/cp/dna_sr_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.859ns (Levels of Logic = 0)
  Clock Path Skew:      0.137ns (0.512 - 0.375)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/dna_sr_25 to ftop/cp/dna_sr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y99.XQ      Tcko                  0.396   ftop/cp/dna_sr<25>
                                                       ftop/cp/dna_sr_25
    SLICE_X38Y99.BY      net (fanout=2)        0.326   ftop/cp/dna_sr<25>
    SLICE_X38Y99.CLK     Tckdi       (-Th)    -0.137   ftop/cp/dna_sr<27>
                                                       ftop/cp/dna_sr_26
    -------------------------------------------------  ---------------------------
    Total                                      0.859ns (0.533ns logic, 0.326ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_1 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.402 - 0.319)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_1 to ftop/cp/timeServ_nowInCC/dD_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y87.XQ      Tcko                  0.417   ftop/cp/timeServ_nowInCC/sDataSyncIn<1>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_1
    SLICE_X38Y87.BX      net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<1>
    SLICE_X38Y87.CLK     Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC_dD_OUT<1>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqTO_8_1 (FF)
  Destination:          ftop/cp/wci_wStatus_8_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (0.495 - 0.394)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqTO_8_1 to ftop/cp/wci_wStatus_8_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y44.XQ      Tcko                  0.417   ftop/cp/wci_reqTO_8<1>
                                                       ftop/cp/wci_reqTO_8_1
    SLICE_X63Y42.BX      net (fanout=2)        0.356   ftop/cp/wci_reqTO_8<1>
    SLICE_X63Y42.CLK     Tckdi       (-Th)    -0.062   ftop/cp/wci_wStatus_8<7>
                                                       ftop/cp/wci_wStatus_8_7
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.479ns logic, 0.356ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_36 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.111ns (0.455 - 0.344)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_36 to ftop/cp/timeServ_nowInCC/dD_OUT_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.YQ     Tcko                  0.419   ftop/cp/timeServ_nowInCC/sDataSyncIn<37>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_36
    SLICE_X39Y110.BY     net (fanout=1)        0.305   ftop/cp/timeServ_nowInCC/sDataSyncIn<36>
    SLICE_X39Y110.CLK    Tckdi       (-Th)    -0.122   ftop/cp/timeServ_nowInCC_dD_OUT<37>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_36
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_7 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.729ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.039 - 0.054)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_7 to ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y111.XQ     Tcko                  0.396   ftop/cp/td<7>
                                                       ftop/cp/td_7
    SLICE_X38Y115.BY     net (fanout=2)        0.463   ftop/cp/td<7>
    SLICE_X38Y115.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<39>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.729ns (0.266ns logic, 0.463ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/sGEnqPtr1<2>/SR
  Logical resource: ftop/cp/timeServ_setRefF/sGEnqPtr1_2/SR
  Location pin: SLICE_X24Y96.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/sGEnqPtr1<2>/SR
  Logical resource: ftop/cp/timeServ_setRefF/sGEnqPtr1_2/SR
  Location pin: SLICE_X24Y96.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1<2>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1_2/SR
  Location pin: SLICE_X12Y111.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1<2>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1_2/SR
  Location pin: SLICE_X12Y111.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Location pin: SLICE_X24Y135.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Location pin: SLICE_X24Y135.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg1/SR
  Location pin: SLICE_X24Y135.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg1/SR
  Location pin: SLICE_X24Y135.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1_2/SR
  Location pin: SLICE_X76Y118.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1_2/SR
  Location pin: SLICE_X76Y118.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_21/SR
  Location pin: SLICE_X34Y104.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_21/SR
  Location pin: SLICE_X34Y104.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_20/SR
  Location pin: SLICE_X34Y104.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_20/SR
  Location pin: SLICE_X34Y104.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_23/SR
  Location pin: SLICE_X36Y104.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_23/SR
  Location pin: SLICE_X36Y104.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_22/SR
  Location pin: SLICE_X36Y104.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_22/SR
  Location pin: SLICE_X36Y104.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_15/SR
  Location pin: SLICE_X38Y89.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_15/SR
  Location pin: SLICE_X38Y89.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|     16.718ns|            0|         1209|            2|      2025831|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|     16.718ns|          N/A|         1209|            0|      2025831|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.867|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.094|         |    3.626|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.718|         |         |         |
sys0_clkp      |   16.718|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.718|         |         |         |
sys0_clkp      |   16.718|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2120  Score: 3714894  (Setup/Max: 3692308, Hold: 22586)

Constraints cover 2206069 paths, 0 nets, and 28894 connections

Design statistics:
   Minimum period:  16.718ns{1}   (Maximum frequency:  59.816MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 12 10:42:57 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 583 MB



