Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 12 17:22:51 2020
| Host         : tongplw running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uartSystem_control_sets_placed.rpt
| Design       : uartSystem
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           10 |
|      6 |            2 |
|      7 |            1 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           13 |
| Yes          | No                    | No                     |              14 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                             |                                 |                1 |              1 |
|  baud_BUFG     | receiver/data_out_0[5]      |                                 |                1 |              1 |
|  baud_BUFG     | receiver/data_out_0[2]      |                                 |                1 |              1 |
|  baud_BUFG     | receiver/data_out_0[1]      |                                 |                1 |              1 |
|  baud_BUFG     | receiver/data_out_0[4]      |                                 |                1 |              1 |
|  baud_BUFG     | receiver/data_out_0[6]      |                                 |                1 |              1 |
|  baud_BUFG     | receiver/data_out_0[3]      |                                 |                1 |              1 |
|  baud_BUFG     | receiver/data_out_0[7]      |                                 |                1 |              1 |
|  baud_BUFG     | receiver/data_out_0[0]      |                                 |                1 |              1 |
|  baud_BUFG     | transmitter/bit_out         | transmitter/bit_out0            |                1 |              1 |
|  baud_BUFG     | receiver/ena1               | receiver/data_out_reg[7]_0      |                2 |              6 |
|  baud_BUFG     | transmitter/temp[5]_i_1_n_0 |                                 |                1 |              6 |
|  baud_BUFG     |                             |                                 |                3 |              7 |
|  baud_BUFG     |                             | receiver/count[7]_i_1_n_0       |                3 |              8 |
|  baud_BUFG     |                             | transmitter/count[7]_i_1__0_n_0 |                2 |              8 |
|  clk_IBUF_BUFG |                             | baudrate_gen/clear              |                8 |             32 |
+----------------+-----------------------------+---------------------------------+------------------+----------------+


