// Seed: 927103263
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3
);
  assign id_5 = 1'd0;
  assign id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input wor id_8,
    input wor id_9,
    input wire id_10,
    output tri0 id_11,
    output logic id_12,
    input wand id_13,
    input wor id_14,
    input tri0 id_15,
    input tri0 id_16
);
  wire id_18;
  module_0(
      id_15, id_16, id_6, id_2
  );
  always @(negedge ~id_6) id_12 <= 1'b0 == id_13;
  initial begin
    id_12 <= 1;
  end
endmodule
