Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 18:03:14 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112725188) to (Rev. 2112725222)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 17:31:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_2 (user.org:user:scheduler:1.0 (Rev. 159)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 17:31:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_1 (user.org:user:scheduler:1.0 (Rev. 159)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 17:31:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_0 (user.org:user:scheduler:1.0 (Rev. 159)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 17:31:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112724929) to (Rev. 2112725188)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 15:50:49 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 157) to (Rev. 159)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 15:50:49 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 157) to (Rev. 159)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 15:50:49 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 157) to (Rev. 159)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 15:50:49 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_run_0_1 (xilinx.com:hls:run:1.0 (Rev. 2112724929)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 13:20:43 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112724840) to (Rev. 2112724929)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 11:58:30 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 156) to (Rev. 157)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_scheduler_0_2'. These changes may impact your design.


-Upgraded port 'failedTask' width 16 differs from original width 8







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 11:58:30 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 156) to (Rev. 157)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_scheduler_0_1'. These changes may impact your design.


-Upgraded port 'failedTask' width 16 differs from original width 8







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 11:58:30 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 156) to (Rev. 157)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_scheduler_0_0'. These changes may impact your design.


-Upgraded port 'failedTask' width 16 differs from original width 8







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 11:53:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 154) to (Rev. 156)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 11:53:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 154) to (Rev. 156)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 11:53:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 154) to (Rev. 156)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 11:42:01 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112721880) to (Rev. 2112724840)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_run_0_1'. These changes may impact your design.


-Upgraded port 'failedTask' width 16 differs from original width 8







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 21:41:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 152) to (Rev. 154)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 21:41:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 152) to (Rev. 154)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 21:41:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 152) to (Rev. 154)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 21:14:05 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 149) to (Rev. 152)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 21:14:05 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 149) to (Rev. 152)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 21:14:05 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 149) to (Rev. 152)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 19:00:35 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 147) to (Rev. 149)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 19:00:35 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 147) to (Rev. 149)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 19:00:35 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 147) to (Rev. 149)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 18:28:19 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 146) to (Rev. 147)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 18:28:19 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 146) to (Rev. 147)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 18:28:19 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 146) to (Rev. 147)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 17:07:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 144) to (Rev. 146)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 17:07:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 144) to (Rev. 146)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 17:07:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 144) to (Rev. 146)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 16:57:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 143) to (Rev. 144)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 16:57:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 143) to (Rev. 144)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 16:57:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 143) to (Rev. 144)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 15:45:19 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 142) to (Rev. 143)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 15:45:19 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 142) to (Rev. 143)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 15:45:19 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 142) to (Rev. 143)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 15:26:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 141) to (Rev. 142)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 15:26:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 141) to (Rev. 142)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 15:26:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 141) to (Rev. 142)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 15:25:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_2 (user.org:user:scheduler:1.0 (Rev. 141)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 15:25:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_1 (user.org:user:scheduler:1.0 (Rev. 141)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 15:25:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_0 (user.org:user:scheduler:1.0 (Rev. 141)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 15:22:31 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 140) to (Rev. 141)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 15:22:31 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 140) to (Rev. 141)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 15:22:31 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 140) to (Rev. 141)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 12 18:57:48 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 139) to (Rev. 140)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 12 18:57:48 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 139) to (Rev. 140)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 12 18:57:48 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 139) to (Rev. 140)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 12 17:32:14 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 135) to (Rev. 139)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 12 17:32:14 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 135) to (Rev. 139)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 12 17:32:14 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 135) to (Rev. 139)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 12 10:25:37 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112721810) to (Rev. 2112721880)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_run_0_1'.


-Upgrade has removed interface 'ap_ctrl'

-Upgrade has added interface 'interrupt' (xilinx.com:signal:interrupt:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_run_0_1'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'

-Upgrade has added port 'interrupt'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 12 09:15:09 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112721019) to (Rev. 2112721810)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_run_0_1'. These changes may impact your design.


-Upgraded port 'failedTask' out differs from original direction in

-Upgraded port 'failedTask_ap_ack' in differs from original direction out

-Upgraded port 'failedTask_ap_vld' out differs from original direction in







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 12 08:58:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 134) to (Rev. 135)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_scheduler_0_2'. These changes may impact your design.


-Upgraded port 'failedTask' width 8 differs from original width 1







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 12 08:58:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 134) to (Rev. 135)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_scheduler_0_1'. These changes may impact your design.


-Upgraded port 'failedTask' width 8 differs from original width 1







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 12 08:58:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 134) to (Rev. 135)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_scheduler_0_0'. These changes may impact your design.


-Upgraded port 'failedTask' width 8 differs from original width 1







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 22:57:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 133) to (Rev. 134)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_scheduler_0_2'. These changes may impact your design.


-Upgrade has added port 'failedTask'

-Upgrade has added port 'failedTask_ack'

-Upgrade has added port 'failedTask_valid'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 22:57:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 133) to (Rev. 134)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_scheduler_0_1'. These changes may impact your design.


-Upgrade has added port 'failedTask'

-Upgrade has added port 'failedTask_ack'

-Upgrade has added port 'failedTask_valid'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 22:57:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 133) to (Rev. 134)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_scheduler_0_0'. These changes may impact your design.


-Upgrade has added port 'failedTask'

-Upgrade has added port 'failedTask_ack'

-Upgrade has added port 'failedTask_valid'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 20:05:04 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112720986) to (Rev. 2112721019)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_run_0_1'.


-Upgraded interface 'failedTask' (xilinx.com:signal:data:1.0) differs from original interface 'xilinx.com:interface:acc_fifo_write:1.0'

-Upgrade has removed interface 'interrupt'

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_run_0_1'. These changes may impact your design.


-Upgrade has removed port 'failedTask_din'

-Upgrade has removed port 'failedTask_full_n'

-Upgrade has removed port 'failedTask_write'

-Upgrade has removed port 'interrupt'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_start'

-Upgrade has added port 'failedTask'

-Upgrade has added port 'failedTask_ap_ack'

-Upgrade has added port 'failedTask_ap_vld'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 19:33:04 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112715229) to (Rev. 2112720986)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_run_0_1'.


-Upgrade has added interface 'failedTask' (xilinx.com:interface:acc_fifo_write:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_run_0_1'. These changes may impact your design.


-Upgrade has added port 'failedTask_din'

-Upgrade has added port 'failedTask_full_n'

-Upgrade has added port 'failedTask_write'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 19:05:35 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 131) to (Rev. 133)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 19:05:35 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 131) to (Rev. 133)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 19:05:35 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 131) to (Rev. 133)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 18:55:32 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 129) to (Rev. 131)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 18:55:31 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 129) to (Rev. 131)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 18:55:31 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 129) to (Rev. 131)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 18:33:10 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 128) to (Rev. 129)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 18:33:10 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 128) to (Rev. 129)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 18:33:10 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 128) to (Rev. 129)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 17:59:48 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 126) to (Rev. 128)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 17:59:48 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 126) to (Rev. 128)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 17:59:48 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 126) to (Rev. 128)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 16:52:44 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 125) to (Rev. 126)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 16:52:44 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 125) to (Rev. 126)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 16:52:44 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 125) to (Rev. 126)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 15:55:06 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_2 (user.org:user:scheduler:1.0 (Rev. 125)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 15:55:06 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_1 (user.org:user:scheduler:1.0 (Rev. 125)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 15:55:06 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_0 (user.org:user:scheduler:1.0 (Rev. 125)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 15:12:22 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_2 (user.org:user:scheduler:1.0 (Rev. 125)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 15:12:22 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_1 (user.org:user:scheduler:1.0 (Rev. 125)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 15:12:21 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_0 (user.org:user:scheduler:1.0 (Rev. 125)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 14:52:27 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 124) to (Rev. 125)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 14:52:27 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 124) to (Rev. 125)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 14:52:27 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 124) to (Rev. 125)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 13:46:21 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 123) to (Rev. 124)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 13:46:21 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 123) to (Rev. 124)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 13:46:21 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 123) to (Rev. 124)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 12:47:33 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 121) to (Rev. 123)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 12:47:32 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 121) to (Rev. 123)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 11 12:47:32 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 121) to (Rev. 123)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 14:22:25 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_2 (user.org:user:scheduler:1.0 (Rev. 121)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 14:22:25 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_1 (user.org:user:scheduler:1.0 (Rev. 121)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 14:22:25 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_scheduler_0_0 (user.org:user:scheduler:1.0 (Rev. 121)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 14:22:25 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112714025) to (Rev. 2112715229)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 14:22:25 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axisvoter_0_5'

1. Summary
----------

SUCCESS in the conversion of design_1_axisvoter_0_5 (user.org:user:axisvoter:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 14:22:25 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 13:53:43 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_2 (user.org:user:scheduler:1.0) from (Rev. 120) to (Rev. 121)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 13:53:43 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_1 (user.org:user:scheduler:1.0) from (Rev. 120) to (Rev. 121)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 13:53:43 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_scheduler_0_0 (user.org:user:scheduler:1.0) from (Rev. 120) to (Rev. 121)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 13:47:29 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112715229) to (Rev. 2112714025)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct  7 19:30:39 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112715196) to (Rev. 2112715229)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct  7 18:57:23 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112715111) to (Rev. 2112715196)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct  7 17:36:30 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112714970) to (Rev. 2112715111)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct  7 15:17:12 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112714025) to (Rev. 2112714970)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct  7 00:52:55 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_run_0_1 (xilinx.com:hls:run:1.0 (Rev. 2112714025)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct  6 23:37:37 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112713916) to (Rev. 2112714025)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct  6 21:38:58 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112713619) to (Rev. 2112713916)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct  6 17:08:42 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112712550) to (Rev. 2112713619)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_run_0_1'. These changes may impact your design.


-Upgraded port 's_axi_control_ARADDR' width 11 differs from original width 18

-Upgraded port 's_axi_control_AWADDR' width 11 differs from original width 18







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct  5 22:55:31 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112712449) to (Rev. 2112712550)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_run_0_1'. These changes may impact your design.


-Upgraded port 'm_axi_gmem_ARADDR' width 64 differs from original width 32

-Upgraded port 'm_axi_gmem_AWADDR' width 64 differs from original width 32







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct  5 21:26:18 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112712407) to (Rev. 2112712449)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct  5 21:14:56 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_run_0_1 (xilinx.com:hls:run:1.0 (Rev. 2112712407)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct  5 20:42:12 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112712248) to (Rev. 2112712407)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct  5 17:52:00 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112712135) to (Rev. 2112712248)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct  5 15:56:45 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112712092) to (Rev. 2112712135)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct  5 15:17:30 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112711012) to (Rev. 2112712092)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_run_0_1'.


-Upgrade has removed interface 'toScheduler'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_run_0_1'. These changes may impact your design.


-Upgrade has removed port 'toScheduler_TDATA'

-Upgrade has removed port 'toScheduler_TREADY'

-Upgrade has removed port 'toScheduler_TVALID'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct  4 21:58:57 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_run_0_1 (xilinx.com:hls:run:1.0 (Rev. 2112711012)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct  4 21:58:22 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_run_0_1 (xilinx.com:hls:run:1.0 (Rev. 2112711012)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct  4 21:19:20 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112710896) to (Rev. 2112711012)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct  4 19:17:15 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112710861) to (Rev. 2112710896)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct  4 18:51:22 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_run_0_1 (xilinx.com:hls:run:1.0 (Rev. 2112710861)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct  4 18:42:26 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112710710) to (Rev. 2112710861)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct  4 18:01:18 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112708001) to (Rev. 2112710710)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_run_0_1'. These changes may impact your design.


-Upgraded port 'm_axi_gmem_ARADDR' width 32 differs from original width 64

-Upgraded port 'm_axi_gmem_AWADDR' width 32 differs from original width 64







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct  2 21:21:28 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_run_0_1 (xilinx.com:hls:run:1.0 (Rev. 2112708001)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct  2 21:20:57 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112707877) to (Rev. 2112708001)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_run_0_1'.


-Upgrade has removed interface 'testStream'

-Upgrade has added interface 'm_axi_gmem' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_run_0_1'. These changes may impact your design.


-Upgrade has removed port 'testStream_TDATA'

-Upgrade has removed port 'testStream_TREADY'

-Upgrade has removed port 'testStream_TVALID'

-Upgrade has added port 'm_axi_gmem_ARADDR'

-Upgrade has added port 'm_axi_gmem_ARBURST'

-Upgrade has added port 'm_axi_gmem_ARCACHE'

-Upgrade has added port 'm_axi_gmem_ARLEN'

-Upgrade has added port 'm_axi_gmem_ARLOCK'

-Upgrade has added port 'm_axi_gmem_ARPROT'

-Upgrade has added port 'm_axi_gmem_ARQOS'

-Upgrade has added port 'm_axi_gmem_ARREADY'

-Upgrade has added port 'm_axi_gmem_ARREGION'

-Upgrade has added port 'm_axi_gmem_ARSIZE'

-Upgrade has added port 'm_axi_gmem_ARVALID'

-Upgrade has added port 'm_axi_gmem_AWADDR'

-Upgrade has added port 'm_axi_gmem_AWBURST'

-Upgrade has added port 'm_axi_gmem_AWCACHE'

-Upgrade has added port 'm_axi_gmem_AWLEN'

-Upgrade has added port 'm_axi_gmem_AWLOCK'

-Upgrade has added port 'm_axi_gmem_AWPROT'

-Upgrade has added port 'm_axi_gmem_AWQOS'

-Upgrade has added port 'm_axi_gmem_AWREADY'

-Upgrade has added port 'm_axi_gmem_AWREGION'

-Upgrade has added port 'm_axi_gmem_AWSIZE'

-Upgrade has added port 'm_axi_gmem_AWVALID'

-Upgrade has added port 'm_axi_gmem_BREADY'

-Upgrade has added port 'm_axi_gmem_BRESP'

-Upgrade has added port 'm_axi_gmem_BVALID'

-Upgrade has added port 'm_axi_gmem_RDATA'

-Upgrade has added port 'm_axi_gmem_RLAST'

-Upgrade has added port 'm_axi_gmem_RREADY'

-Upgrade has added port 'm_axi_gmem_RRESP'

-Upgrade has added port 'm_axi_gmem_RVALID'

-Upgrade has added port 'm_axi_gmem_WDATA'

-Upgrade has added port 'm_axi_gmem_WLAST'

-Upgrade has added port 'm_axi_gmem_WREADY'

-Upgrade has added port 'm_axi_gmem_WSTRB'

-Upgrade has added port 'm_axi_gmem_WVALID'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct  2 17:00:16 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112706812) to (Rev. 2112707877)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Oct  1 23:12:57 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112706741) to (Rev. 2112706812)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Oct  1 22:02:37 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112702357) to (Rev. 2112706741)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Oct  1 19:02:47 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_processing_system7_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5

3. Customization warnings
-------------------------

Parameter 'SUPPORTS_NARROW_BURST' is no longer present on the upgraded IP 'design_1_processing_system7_0_0', and cannot be set to '0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:processing_system7:5.5 -user_name design_1_processing_system7_0_0
set_property -dict "\
  CONFIG.Component_Name {design_1_processing_system7_0_0} \
  CONFIG.Core0_nFIQ.PortWidth {1} \
  CONFIG.Core0_nFIQ.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.DDR.AXI_ARBITRATION_SCHEME {TDM} \
  CONFIG.DDR.BURST_LENGTH {8} \
  CONFIG.DDR.CAN_DEBUG {false} \
  CONFIG.DDR.CAS_LATENCY {11} \
  CONFIG.DDR.CAS_WRITE_LATENCY {11} \
  CONFIG.DDR.CS_ENABLED {true} \
  CONFIG.DDR.CUSTOM_PARTS {} \
  CONFIG.DDR.DATA_MASK_ENABLED {true} \
  CONFIG.DDR.DATA_WIDTH {8} \
  CONFIG.DDR.MEMORY_PART {} \
  CONFIG.DDR.MEMORY_TYPE {COMPONENTS} \
  CONFIG.DDR.MEM_ADDR_MAP {ROW_COLUMN_BANK} \
  CONFIG.DDR.SLOT {Single} \
  CONFIG.DDR.TIMEPERIOD_PS {1250} \
  CONFIG.FCLK_CLK0.ASSOCIATED_BUSIF {} \
  CONFIG.FCLK_CLK0.ASSOCIATED_PORT {} \
  CONFIG.FCLK_CLK0.ASSOCIATED_RESET {} \
  CONFIG.FCLK_CLK0.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.FCLK_CLK0.FREQ_HZ {50000000} \
  CONFIG.FCLK_CLK0.FREQ_TOLERANCE_HZ {0} \
  CONFIG.FCLK_CLK0.INSERT_VIP {0} \
  CONFIG.FCLK_CLK0.PHASE {0.0} \
  CONFIG.FCLK_RESET0_N.INSERT_VIP {0} \
  CONFIG.FCLK_RESET0_N.POLARITY {ACTIVE_LOW} \
  CONFIG.FIXED_IO.CAN_DEBUG {false} \
  CONFIG.M_AXI_GP0.ADDR_WIDTH {32} \
  CONFIG.M_AXI_GP0.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_GP0.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_GP0.BUSER_WIDTH {0} \
  CONFIG.M_AXI_GP0.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_GP0.DATA_WIDTH {32} \
  CONFIG.M_AXI_GP0.FREQ_HZ {50000000} \
  CONFIG.M_AXI_GP0.HAS_BRESP {1} \
  CONFIG.M_AXI_GP0.HAS_BURST {1} \
  CONFIG.M_AXI_GP0.HAS_CACHE {1} \
  CONFIG.M_AXI_GP0.HAS_LOCK {1} \
  CONFIG.M_AXI_GP0.HAS_PROT {1} \
  CONFIG.M_AXI_GP0.HAS_QOS {1} \
  CONFIG.M_AXI_GP0.HAS_REGION {0} \
  CONFIG.M_AXI_GP0.HAS_RRESP {1} \
  CONFIG.M_AXI_GP0.HAS_WSTRB {1} \
  CONFIG.M_AXI_GP0.ID_WIDTH {12} \
  CONFIG.M_AXI_GP0.INSERT_VIP {0} \
  CONFIG.M_AXI_GP0.MAX_BURST_LENGTH {16} \
  CONFIG.M_AXI_GP0.NUM_READ_OUTSTANDING {8} \
  CONFIG.M_AXI_GP0.NUM_READ_THREADS {4} \
  CONFIG.M_AXI_GP0.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.M_AXI_GP0.NUM_WRITE_THREADS {4} \
  CONFIG.M_AXI_GP0.PHASE {0.0} \
  CONFIG.M_AXI_GP0.PROTOCOL {AXI3} \
  CONFIG.M_AXI_GP0.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI_GP0.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_GP0.RUSER_WIDTH {0} \
  CONFIG.M_AXI_GP0.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_GP0.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_GP0.WUSER_WIDTH {0} \
  CONFIG.M_AXI_GP0_ACLK.ASSOCIATED_BUSIF {M_AXI_GP0} \
  CONFIG.M_AXI_GP0_ACLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXI_GP0_ACLK.ASSOCIATED_RESET {} \
  CONFIG.M_AXI_GP0_ACLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_GP0_ACLK.FREQ_HZ {50000000} \
  CONFIG.M_AXI_GP0_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXI_GP0_ACLK.INSERT_VIP {0} \
  CONFIG.M_AXI_GP0_ACLK.PHASE {0.0} \
  CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
  CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
  CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
  CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
  CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
  CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {50.000000} \
  CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
  CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
  CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
  CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
  CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
  CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {50.000000} \
  CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
  CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
  CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
  CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
  CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666667} \
  CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
  CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
  CONFIG.PCW_CAN0_CAN0_IO {<Select>} \
  CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \
  CONFIG.PCW_CAN0_GRP_CLK_IO {<Select>} \
  CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
  CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
  CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
  CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
  CONFIG.PCW_CAN1_CAN1_IO {<Select>} \
  CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \
  CONFIG.PCW_CAN1_GRP_CLK_IO {<Select>} \
  CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
  CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
  CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
  CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
  CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
  CONFIG.PCW_CLK0_FREQ {50000000} \
  CONFIG.PCW_CLK1_FREQ {10000000} \
  CONFIG.PCW_CLK2_FREQ {10000000} \
  CONFIG.PCW_CLK3_FREQ {10000000} \
  CONFIG.PCW_CORE0_FIQ_INTR {1} \
  CONFIG.PCW_CORE0_IRQ_INTR {0} \
  CONFIG.PCW_CORE1_FIQ_INTR {0} \
  CONFIG.PCW_CORE1_IRQ_INTR {0} \
  CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
  CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
  CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
  CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
  CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
  CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
  CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
  CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
  CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
  CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
  CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
  CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
  CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
  CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
  CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
  CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
  CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
  CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
  CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
  CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
  CONFIG.PCW_DDR_PRIORITY_READPORT_0 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_READPORT_1 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_READPORT_2 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_READPORT_3 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2 {<Select>} \
  CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3 {<Select>} \
  CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
  CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
  CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
  CONFIG.PCW_DM_WIDTH {4} \
  CONFIG.PCW_DQS_WIDTH {4} \
  CONFIG.PCW_DQ_WIDTH {32} \
  CONFIG.PCW_DUAL_PARALLEL_QSPI_DATA_MODE {<Select>} \
  CONFIG.PCW_DUAL_STACK_QSPI_DATA_MODE {<Select>} \
  CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
  CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
  CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
  CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
  CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
  CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
  CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
  CONFIG.PCW_ENET0_RESET_ENABLE {0} \
  CONFIG.PCW_ENET0_RESET_IO {<Select>} \
  CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
  CONFIG.PCW_ENET1_ENET1_IO {<Select>} \
  CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
  CONFIG.PCW_ENET1_GRP_MDIO_IO {<Select>} \
  CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
  CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
  CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
  CONFIG.PCW_ENET1_RESET_ENABLE {0} \
  CONFIG.PCW_ENET1_RESET_IO {<Select>} \
  CONFIG.PCW_ENET_RESET_ENABLE {1} \
  CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
  CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
  CONFIG.PCW_EN_4K_TIMER {0} \
  CONFIG.PCW_EN_CAN0 {0} \
  CONFIG.PCW_EN_CAN1 {0} \
  CONFIG.PCW_EN_CLK0_PORT {1} \
  CONFIG.PCW_EN_CLK1_PORT {0} \
  CONFIG.PCW_EN_CLK2_PORT {0} \
  CONFIG.PCW_EN_CLK3_PORT {0} \
  CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
  CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
  CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
  CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
  CONFIG.PCW_EN_DDR {1} \
  CONFIG.PCW_EN_EMIO_CAN0 {0} \
  CONFIG.PCW_EN_EMIO_CAN1 {0} \
  CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
  CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
  CONFIG.PCW_EN_EMIO_ENET0 {0} \
  CONFIG.PCW_EN_EMIO_ENET1 {0} \
  CONFIG.PCW_EN_EMIO_GPIO {0} \
  CONFIG.PCW_EN_EMIO_I2C0 {0} \
  CONFIG.PCW_EN_EMIO_I2C1 {0} \
  CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
  CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
  CONFIG.PCW_EN_EMIO_PJTAG {0} \
  CONFIG.PCW_EN_EMIO_SDIO0 {0} \
  CONFIG.PCW_EN_EMIO_SDIO1 {0} \
  CONFIG.PCW_EN_EMIO_SPI0 {0} \
  CONFIG.PCW_EN_EMIO_SPI1 {0} \
  CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
  CONFIG.PCW_EN_EMIO_TRACE {0} \
  CONFIG.PCW_EN_EMIO_TTC0 {1} \
  CONFIG.PCW_EN_EMIO_TTC1 {0} \
  CONFIG.PCW_EN_EMIO_UART0 {0} \
  CONFIG.PCW_EN_EMIO_UART1 {0} \
  CONFIG.PCW_EN_EMIO_WDT {0} \
  CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
  CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
  CONFIG.PCW_EN_ENET0 {1} \
  CONFIG.PCW_EN_ENET1 {0} \
  CONFIG.PCW_EN_GPIO {1} \
  CONFIG.PCW_EN_I2C0 {0} \
  CONFIG.PCW_EN_I2C1 {0} \
  CONFIG.PCW_EN_MODEM_UART0 {0} \
  CONFIG.PCW_EN_MODEM_UART1 {0} \
  CONFIG.PCW_EN_PJTAG {0} \
  CONFIG.PCW_EN_PTP_ENET0 {0} \
  CONFIG.PCW_EN_PTP_ENET1 {0} \
  CONFIG.PCW_EN_QSPI {1} \
  CONFIG.PCW_EN_RST0_PORT {1} \
  CONFIG.PCW_EN_RST1_PORT {0} \
  CONFIG.PCW_EN_RST2_PORT {0} \
  CONFIG.PCW_EN_RST3_PORT {0} \
  CONFIG.PCW_EN_SDIO0 {1} \
  CONFIG.PCW_EN_SDIO1 {0} \
  CONFIG.PCW_EN_SMC {0} \
  CONFIG.PCW_EN_SPI0 {0} \
  CONFIG.PCW_EN_SPI1 {0} \
  CONFIG.PCW_EN_TRACE {0} \
  CONFIG.PCW_EN_TTC0 {1} \
  CONFIG.PCW_EN_TTC1 {0} \
  CONFIG.PCW_EN_UART0 {0} \
  CONFIG.PCW_EN_UART1 {1} \
  CONFIG.PCW_EN_USB0 {1} \
  CONFIG.PCW_EN_USB1 {0} \
  CONFIG.PCW_EN_WDT {0} \
  CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
  CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {4} \
  CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
  CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
  CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
  CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
  CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
  CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
  CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
  CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {150.000000} \
  CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
  CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
  CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
  CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
  CONFIG.PCW_FTM_CTI_IN0 {DISABLED} \
  CONFIG.PCW_FTM_CTI_IN1 {DISABLED} \
  CONFIG.PCW_FTM_CTI_IN2 {DISABLED} \
  CONFIG.PCW_FTM_CTI_IN3 {DISABLED} \
  CONFIG.PCW_FTM_CTI_OUT0 {DISABLED} \
  CONFIG.PCW_FTM_CTI_OUT1 {DISABLED} \
  CONFIG.PCW_FTM_CTI_OUT2 {DISABLED} \
  CONFIG.PCW_FTM_CTI_OUT3 {DISABLED} \
  CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {1} \
  CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
  CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
  CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {1} \
  CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
  CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
  CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
  CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
  CONFIG.PCW_GPIO_EMIO_GPIO_IO {<Select>} \
  CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
  CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
  CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
  CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
  CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
  CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
  CONFIG.PCW_I2C0_GRP_INT_IO {<Select>} \
  CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
  CONFIG.PCW_I2C0_I2C0_IO {<Select>} \
  CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_I2C0_RESET_ENABLE {0} \
  CONFIG.PCW_I2C0_RESET_IO {<Select>} \
  CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
  CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \
  CONFIG.PCW_I2C1_GRP_INT_IO {<Select>} \
  CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
  CONFIG.PCW_I2C1_I2C1_IO {<Select>} \
  CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_I2C1_RESET_ENABLE {0} \
  CONFIG.PCW_I2C1_RESET_IO {<Select>} \
  CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
  CONFIG.PCW_I2C_RESET_ENABLE {1} \
  CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
  CONFIG.PCW_I2C_RESET_SELECT {<Select>} \
  CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
  CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
  CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
  CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
  CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
  CONFIG.PCW_IRQ_F2P_INTR {0} \
  CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
  CONFIG.PCW_MIO_0_DIRECTION {inout} \
  CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_0_PULLUP {disabled} \
  CONFIG.PCW_MIO_0_SLEW {slow} \
  CONFIG.PCW_MIO_10_DIRECTION {inout} \
  CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_10_PULLUP {disabled} \
  CONFIG.PCW_MIO_10_SLEW {slow} \
  CONFIG.PCW_MIO_11_DIRECTION {inout} \
  CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_11_PULLUP {disabled} \
  CONFIG.PCW_MIO_11_SLEW {slow} \
  CONFIG.PCW_MIO_12_DIRECTION {inout} \
  CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_12_PULLUP {disabled} \
  CONFIG.PCW_MIO_12_SLEW {slow} \
  CONFIG.PCW_MIO_13_DIRECTION {inout} \
  CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_13_PULLUP {disabled} \
  CONFIG.PCW_MIO_13_SLEW {slow} \
  CONFIG.PCW_MIO_14_DIRECTION {inout} \
  CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_14_PULLUP {disabled} \
  CONFIG.PCW_MIO_14_SLEW {slow} \
  CONFIG.PCW_MIO_15_DIRECTION {inout} \
  CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_15_PULLUP {disabled} \
  CONFIG.PCW_MIO_15_SLEW {slow} \
  CONFIG.PCW_MIO_16_DIRECTION {out} \
  CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_16_PULLUP {disabled} \
  CONFIG.PCW_MIO_16_SLEW {fast} \
  CONFIG.PCW_MIO_17_DIRECTION {out} \
  CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_17_PULLUP {disabled} \
  CONFIG.PCW_MIO_17_SLEW {fast} \
  CONFIG.PCW_MIO_18_DIRECTION {out} \
  CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_18_PULLUP {disabled} \
  CONFIG.PCW_MIO_18_SLEW {fast} \
  CONFIG.PCW_MIO_19_DIRECTION {out} \
  CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_19_PULLUP {disabled} \
  CONFIG.PCW_MIO_19_SLEW {fast} \
  CONFIG.PCW_MIO_1_DIRECTION {out} \
  CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_1_PULLUP {disabled} \
  CONFIG.PCW_MIO_1_SLEW {fast} \
  CONFIG.PCW_MIO_20_DIRECTION {out} \
  CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_20_PULLUP {disabled} \
  CONFIG.PCW_MIO_20_SLEW {fast} \
  CONFIG.PCW_MIO_21_DIRECTION {out} \
  CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_21_PULLUP {disabled} \
  CONFIG.PCW_MIO_21_SLEW {fast} \
  CONFIG.PCW_MIO_22_DIRECTION {in} \
  CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_22_PULLUP {disabled} \
  CONFIG.PCW_MIO_22_SLEW {fast} \
  CONFIG.PCW_MIO_23_DIRECTION {in} \
  CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_23_PULLUP {disabled} \
  CONFIG.PCW_MIO_23_SLEW {fast} \
  CONFIG.PCW_MIO_24_DIRECTION {in} \
  CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_24_PULLUP {disabled} \
  CONFIG.PCW_MIO_24_SLEW {fast} \
  CONFIG.PCW_MIO_25_DIRECTION {in} \
  CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_25_PULLUP {disabled} \
  CONFIG.PCW_MIO_25_SLEW {fast} \
  CONFIG.PCW_MIO_26_DIRECTION {in} \
  CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_26_PULLUP {disabled} \
  CONFIG.PCW_MIO_26_SLEW {fast} \
  CONFIG.PCW_MIO_27_DIRECTION {in} \
  CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_27_PULLUP {disabled} \
  CONFIG.PCW_MIO_27_SLEW {fast} \
  CONFIG.PCW_MIO_28_DIRECTION {inout} \
  CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_28_PULLUP {disabled} \
  CONFIG.PCW_MIO_28_SLEW {fast} \
  CONFIG.PCW_MIO_29_DIRECTION {in} \
  CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_29_PULLUP {disabled} \
  CONFIG.PCW_MIO_29_SLEW {fast} \
  CONFIG.PCW_MIO_2_DIRECTION {inout} \
  CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_2_PULLUP {disabled} \
  CONFIG.PCW_MIO_2_SLEW {fast} \
  CONFIG.PCW_MIO_30_DIRECTION {out} \
  CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_30_PULLUP {disabled} \
  CONFIG.PCW_MIO_30_SLEW {fast} \
  CONFIG.PCW_MIO_31_DIRECTION {in} \
  CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_31_PULLUP {disabled} \
  CONFIG.PCW_MIO_31_SLEW {fast} \
  CONFIG.PCW_MIO_32_DIRECTION {inout} \
  CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_32_PULLUP {disabled} \
  CONFIG.PCW_MIO_32_SLEW {fast} \
  CONFIG.PCW_MIO_33_DIRECTION {inout} \
  CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_33_PULLUP {disabled} \
  CONFIG.PCW_MIO_33_SLEW {fast} \
  CONFIG.PCW_MIO_34_DIRECTION {inout} \
  CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_34_PULLUP {disabled} \
  CONFIG.PCW_MIO_34_SLEW {fast} \
  CONFIG.PCW_MIO_35_DIRECTION {inout} \
  CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_35_PULLUP {disabled} \
  CONFIG.PCW_MIO_35_SLEW {fast} \
  CONFIG.PCW_MIO_36_DIRECTION {in} \
  CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_36_PULLUP {disabled} \
  CONFIG.PCW_MIO_36_SLEW {fast} \
  CONFIG.PCW_MIO_37_DIRECTION {inout} \
  CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_37_PULLUP {disabled} \
  CONFIG.PCW_MIO_37_SLEW {fast} \
  CONFIG.PCW_MIO_38_DIRECTION {inout} \
  CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_38_PULLUP {disabled} \
  CONFIG.PCW_MIO_38_SLEW {fast} \
  CONFIG.PCW_MIO_39_DIRECTION {inout} \
  CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_39_PULLUP {disabled} \
  CONFIG.PCW_MIO_39_SLEW {fast} \
  CONFIG.PCW_MIO_3_DIRECTION {inout} \
  CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_3_PULLUP {disabled} \
  CONFIG.PCW_MIO_3_SLEW {fast} \
  CONFIG.PCW_MIO_40_DIRECTION {inout} \
  CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_40_PULLUP {disabled} \
  CONFIG.PCW_MIO_40_SLEW {fast} \
  CONFIG.PCW_MIO_41_DIRECTION {inout} \
  CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_41_PULLUP {disabled} \
  CONFIG.PCW_MIO_41_SLEW {fast} \
  CONFIG.PCW_MIO_42_DIRECTION {inout} \
  CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_42_PULLUP {disabled} \
  CONFIG.PCW_MIO_42_SLEW {fast} \
  CONFIG.PCW_MIO_43_DIRECTION {inout} \
  CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_43_PULLUP {disabled} \
  CONFIG.PCW_MIO_43_SLEW {fast} \
  CONFIG.PCW_MIO_44_DIRECTION {inout} \
  CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_44_PULLUP {disabled} \
  CONFIG.PCW_MIO_44_SLEW {fast} \
  CONFIG.PCW_MIO_45_DIRECTION {inout} \
  CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_45_PULLUP {disabled} \
  CONFIG.PCW_MIO_45_SLEW {fast} \
  CONFIG.PCW_MIO_46_DIRECTION {in} \
  CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_46_PULLUP {disabled} \
  CONFIG.PCW_MIO_46_SLEW {slow} \
  CONFIG.PCW_MIO_47_DIRECTION {in} \
  CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_47_PULLUP {disabled} \
  CONFIG.PCW_MIO_47_SLEW {slow} \
  CONFIG.PCW_MIO_48_DIRECTION {out} \
  CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_48_PULLUP {disabled} \
  CONFIG.PCW_MIO_48_SLEW {slow} \
  CONFIG.PCW_MIO_49_DIRECTION {in} \
  CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_49_PULLUP {disabled} \
  CONFIG.PCW_MIO_49_SLEW {slow} \
  CONFIG.PCW_MIO_4_DIRECTION {inout} \
  CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_4_PULLUP {disabled} \
  CONFIG.PCW_MIO_4_SLEW {fast} \
  CONFIG.PCW_MIO_50_DIRECTION {inout} \
  CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_50_PULLUP {disabled} \
  CONFIG.PCW_MIO_50_SLEW {slow} \
  CONFIG.PCW_MIO_51_DIRECTION {inout} \
  CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_51_PULLUP {disabled} \
  CONFIG.PCW_MIO_51_SLEW {slow} \
  CONFIG.PCW_MIO_52_DIRECTION {out} \
  CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_52_PULLUP {disabled} \
  CONFIG.PCW_MIO_52_SLEW {slow} \
  CONFIG.PCW_MIO_53_DIRECTION {inout} \
  CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
  CONFIG.PCW_MIO_53_PULLUP {disabled} \
  CONFIG.PCW_MIO_53_SLEW {slow} \
  CONFIG.PCW_MIO_5_DIRECTION {inout} \
  CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_5_PULLUP {disabled} \
  CONFIG.PCW_MIO_5_SLEW {fast} \
  CONFIG.PCW_MIO_6_DIRECTION {out} \
  CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_6_PULLUP {disabled} \
  CONFIG.PCW_MIO_6_SLEW {fast} \
  CONFIG.PCW_MIO_7_DIRECTION {out} \
  CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_7_PULLUP {disabled} \
  CONFIG.PCW_MIO_7_SLEW {slow} \
  CONFIG.PCW_MIO_8_DIRECTION {out} \
  CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_8_PULLUP {disabled} \
  CONFIG.PCW_MIO_8_SLEW {fast} \
  CONFIG.PCW_MIO_9_DIRECTION {inout} \
  CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
  CONFIG.PCW_MIO_9_PULLUP {disabled} \
  CONFIG.PCW_MIO_9_SLEW {slow} \
  CONFIG.PCW_MIO_PRIMITIVE {54} \
  CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0} \
  CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio} \
  CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
  CONFIG.PCW_M_AXI_GP0_FREQMHZ {50} \
  CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
  CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
  CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
  CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
  CONFIG.PCW_M_AXI_GP1_FREQMHZ {10} \
  CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
  CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
  CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
  CONFIG.PCW_NAND_CYCLES_T_AR {1} \
  CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
  CONFIG.PCW_NAND_CYCLES_T_RC {11} \
  CONFIG.PCW_NAND_CYCLES_T_REA {1} \
  CONFIG.PCW_NAND_CYCLES_T_RR {1} \
  CONFIG.PCW_NAND_CYCLES_T_WC {11} \
  CONFIG.PCW_NAND_CYCLES_T_WP {1} \
  CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
  CONFIG.PCW_NAND_GRP_D8_IO {<Select>} \
  CONFIG.PCW_NAND_NAND_IO {<Select>} \
  CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_NOR_CS0_T_CEOE {1} \
  CONFIG.PCW_NOR_CS0_T_PC {1} \
  CONFIG.PCW_NOR_CS0_T_RC {11} \
  CONFIG.PCW_NOR_CS0_T_TR {1} \
  CONFIG.PCW_NOR_CS0_T_WC {11} \
  CONFIG.PCW_NOR_CS0_T_WP {1} \
  CONFIG.PCW_NOR_CS0_WE_TIME {0} \
  CONFIG.PCW_NOR_CS1_T_CEOE {1} \
  CONFIG.PCW_NOR_CS1_T_PC {1} \
  CONFIG.PCW_NOR_CS1_T_RC {11} \
  CONFIG.PCW_NOR_CS1_T_TR {1} \
  CONFIG.PCW_NOR_CS1_T_WC {11} \
  CONFIG.PCW_NOR_CS1_T_WP {1} \
  CONFIG.PCW_NOR_CS1_WE_TIME {0} \
  CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
  CONFIG.PCW_NOR_GRP_A25_IO {<Select>} \
  CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
  CONFIG.PCW_NOR_GRP_CS0_IO {<Select>} \
  CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
  CONFIG.PCW_NOR_GRP_CS1_IO {<Select>} \
  CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
  CONFIG.PCW_NOR_GRP_SRAM_CS0_IO {<Select>} \
  CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
  CONFIG.PCW_NOR_GRP_SRAM_CS1_IO {<Select>} \
  CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
  CONFIG.PCW_NOR_GRP_SRAM_INT_IO {<Select>} \
  CONFIG.PCW_NOR_NOR_IO {<Select>} \
  CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
  CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
  CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
  CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
  CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
  CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
  CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
  CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
  CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
  CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
  CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
  CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
  CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
  CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
  CONFIG.PCW_NUM_F2P_INTR_INPUTS {1} \
  CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
  CONFIG.PCW_P2F_CAN0_INTR {0} \
  CONFIG.PCW_P2F_CAN1_INTR {0} \
  CONFIG.PCW_P2F_CTI_INTR {0} \
  CONFIG.PCW_P2F_DMAC0_INTR {0} \
  CONFIG.PCW_P2F_DMAC1_INTR {0} \
  CONFIG.PCW_P2F_DMAC2_INTR {0} \
  CONFIG.PCW_P2F_DMAC3_INTR {0} \
  CONFIG.PCW_P2F_DMAC4_INTR {0} \
  CONFIG.PCW_P2F_DMAC5_INTR {0} \
  CONFIG.PCW_P2F_DMAC6_INTR {0} \
  CONFIG.PCW_P2F_DMAC7_INTR {0} \
  CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
  CONFIG.PCW_P2F_ENET0_INTR {0} \
  CONFIG.PCW_P2F_ENET1_INTR {0} \
  CONFIG.PCW_P2F_GPIO_INTR {0} \
  CONFIG.PCW_P2F_I2C0_INTR {0} \
  CONFIG.PCW_P2F_I2C1_INTR {0} \
  CONFIG.PCW_P2F_QSPI_INTR {0} \
  CONFIG.PCW_P2F_SDIO0_INTR {0} \
  CONFIG.PCW_P2F_SDIO1_INTR {0} \
  CONFIG.PCW_P2F_SMC_INTR {0} \
  CONFIG.PCW_P2F_SPI0_INTR {0} \
  CONFIG.PCW_P2F_SPI1_INTR {0} \
  CONFIG.PCW_P2F_UART0_INTR {0} \
  CONFIG.PCW_P2F_UART1_INTR {0} \
  CONFIG.PCW_P2F_USB0_INTR {0} \
  CONFIG.PCW_P2F_USB1_INTR {0} \
  CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.063} \
  CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.062} \
  CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.065} \
  CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.083} \
  CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.007} \
  CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.010} \
  CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} \
  CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.048} \
  CONFIG.PCW_PACKAGE_NAME {clg484} \
  CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
  CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
  CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \
  CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_PJTAG_PJTAG_IO {<Select>} \
  CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
  CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
  CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
  CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
  CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
  CONFIG.PCW_QSPI_GRP_FBCLK_IO {<Select>} \
  CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
  CONFIG.PCW_QSPI_GRP_IO1_IO {<Select>} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
  CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
  CONFIG.PCW_QSPI_GRP_SS1_IO {<Select>} \
  CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
  CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
  CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
  CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
  CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
  CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
  CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
  CONFIG.PCW_SD0_GRP_POW_IO {<Select>} \
  CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
  CONFIG.PCW_SD0_GRP_WP_IO {MIO 46} \
  CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
  CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
  CONFIG.PCW_SD1_GRP_CD_IO {<Select>} \
  CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
  CONFIG.PCW_SD1_GRP_POW_IO {<Select>} \
  CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
  CONFIG.PCW_SD1_GRP_WP_IO {<Select>} \
  CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SD1_SD1_IO {<Select>} \
  CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
  CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
  CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
  CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
  CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
  CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
  CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
  CONFIG.PCW_SMC_CYCLE_T0 {NA} \
  CONFIG.PCW_SMC_CYCLE_T1 {NA} \
  CONFIG.PCW_SMC_CYCLE_T2 {NA} \
  CONFIG.PCW_SMC_CYCLE_T3 {NA} \
  CONFIG.PCW_SMC_CYCLE_T4 {NA} \
  CONFIG.PCW_SMC_CYCLE_T5 {NA} \
  CONFIG.PCW_SMC_CYCLE_T6 {NA} \
  CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
  CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
  CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
  CONFIG.PCW_SPI0_GRP_SS0_IO {<Select>} \
  CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
  CONFIG.PCW_SPI0_GRP_SS1_IO {<Select>} \
  CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
  CONFIG.PCW_SPI0_GRP_SS2_IO {<Select>} \
  CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
  CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SPI0_SPI0_IO {<Select>} \
  CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
  CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
  CONFIG.PCW_SPI1_GRP_SS0_IO {<Select>} \
  CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
  CONFIG.PCW_SPI1_GRP_SS1_IO {<Select>} \
  CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
  CONFIG.PCW_SPI1_GRP_SS2_IO {<Select>} \
  CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
  CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SPI1_SPI1_IO {<Select>} \
  CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
  CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
  CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
  CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
  CONFIG.PCW_S_AXI_ACP_FREQMHZ {10} \
  CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
  CONFIG.PCW_S_AXI_GP0_FREQMHZ {10} \
  CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
  CONFIG.PCW_S_AXI_GP1_FREQMHZ {10} \
  CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
  CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
  CONFIG.PCW_S_AXI_HP0_FREQMHZ {50} \
  CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
  CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
  CONFIG.PCW_S_AXI_HP1_FREQMHZ {10} \
  CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
  CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
  CONFIG.PCW_S_AXI_HP2_FREQMHZ {10} \
  CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
  CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
  CONFIG.PCW_S_AXI_HP3_FREQMHZ {10} \
  CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
  CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
  CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
  CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
  CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
  CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \
  CONFIG.PCW_TRACE_GRP_16BIT_IO {<Select>} \
  CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \
  CONFIG.PCW_TRACE_GRP_2BIT_IO {<Select>} \
  CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \
  CONFIG.PCW_TRACE_GRP_32BIT_IO {<Select>} \
  CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \
  CONFIG.PCW_TRACE_GRP_4BIT_IO {<Select>} \
  CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \
  CONFIG.PCW_TRACE_GRP_8BIT_IO {<Select>} \
  CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
  CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
  CONFIG.PCW_TRACE_TRACE_IO {<Select>} \
  CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
  CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
  CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_TTC0_TTC0_IO {EMIO} \
  CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
  CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
  CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_TTC1_TTC1_IO {<Select>} \
  CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
  CONFIG.PCW_UART0_BAUD_RATE {115200} \
  CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
  CONFIG.PCW_UART0_GRP_FULL_IO {<Select>} \
  CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
  CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_UART0_UART0_IO {<Select>} \
  CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
  CONFIG.PCW_UART1_BAUD_RATE {115200} \
  CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
  CONFIG.PCW_UART1_GRP_FULL_IO {<Select>} \
  CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
  CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
  CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
  CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {20} \
  CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
  CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
  CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
  CONFIG.PCW_UIPARAM_DDR_AL {0} \
  CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
  CONFIG.PCW_UIPARAM_DDR_BL {8} \
  CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.41} \
  CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.411} \
  CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.341} \
  CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.358} \
  CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
  CONFIG.PCW_UIPARAM_DDR_CL {7} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {61.0905} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {61.0905} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {61.0905} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {61.0905} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
  CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
  CONFIG.PCW_UIPARAM_DDR_CWL {6} \
  CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {2048 MBits} \
  CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {68.4725} \
  CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {71.086} \
  CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {66.794} \
  CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {108.7385} \
  CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.025} \
  CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.028} \
  CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.001} \
  CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.001} \
  CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {64.1705} \
  CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {63.686} \
  CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {68.46} \
  CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
  CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {105.4895} \
  CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
  CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
  CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
  CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
  CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333313} \
  CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
  CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
  CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J128M16 HA-15E} \
  CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {14} \
  CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
  CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
  CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
  CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
  CONFIG.PCW_UIPARAM_DDR_T_FAW {45.0} \
  CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {36.0} \
  CONFIG.PCW_UIPARAM_DDR_T_RC {49.5} \
  CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
  CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
  CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} \
  CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
  CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
  CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
  CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
  CONFIG.PCW_USB0_RESET_ENABLE {0} \
  CONFIG.PCW_USB0_RESET_IO {<Select>} \
  CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
  CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
  CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
  CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
  CONFIG.PCW_USB1_RESET_ENABLE {0} \
  CONFIG.PCW_USB1_RESET_IO {<Select>} \
  CONFIG.PCW_USB1_USB1_IO {<Select>} \
  CONFIG.PCW_USB_RESET_ENABLE {1} \
  CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
  CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
  CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
  CONFIG.PCW_USE_AXI_NONSECURE {0} \
  CONFIG.PCW_USE_CORESIGHT {0} \
  CONFIG.PCW_USE_CROSS_TRIGGER {0} \
  CONFIG.PCW_USE_CR_FABRIC {1} \
  CONFIG.PCW_USE_DDR_BYPASS {0} \
  CONFIG.PCW_USE_DEBUG {0} \
  CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
  CONFIG.PCW_USE_DMA0 {0} \
  CONFIG.PCW_USE_DMA1 {0} \
  CONFIG.PCW_USE_DMA2 {0} \
  CONFIG.PCW_USE_DMA3 {0} \
  CONFIG.PCW_USE_EXPANDED_IOP {0} \
  CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
  CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
  CONFIG.PCW_USE_HIGH_OCM {0} \
  CONFIG.PCW_USE_M_AXI_GP0 {1} \
  CONFIG.PCW_USE_M_AXI_GP1 {0} \
  CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
  CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
  CONFIG.PCW_USE_S_AXI_ACP {0} \
  CONFIG.PCW_USE_S_AXI_GP0 {0} \
  CONFIG.PCW_USE_S_AXI_GP1 {0} \
  CONFIG.PCW_USE_S_AXI_HP0 {1} \
  CONFIG.PCW_USE_S_AXI_HP1 {0} \
  CONFIG.PCW_USE_S_AXI_HP2 {0} \
  CONFIG.PCW_USE_S_AXI_HP3 {0} \
  CONFIG.PCW_USE_TRACE {0} \
  CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
  CONFIG.PCW_VALUE_SILVERSION {3} \
  CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
  CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
  CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
  CONFIG.PCW_WDT_WDT_IO {<Select>} \
  CONFIG.S_AXI_HP0.ADDR_WIDTH {32} \
  CONFIG.S_AXI_HP0.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_HP0.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_HP0.BUSER_WIDTH {0} \
  CONFIG.S_AXI_HP0.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_HP0.DATA_WIDTH {64} \
  CONFIG.S_AXI_HP0.FREQ_HZ {50000000} \
  CONFIG.S_AXI_HP0.HAS_BRESP {1} \
  CONFIG.S_AXI_HP0.HAS_BURST {1} \
  CONFIG.S_AXI_HP0.HAS_CACHE {1} \
  CONFIG.S_AXI_HP0.HAS_LOCK {1} \
  CONFIG.S_AXI_HP0.HAS_PROT {1} \
  CONFIG.S_AXI_HP0.HAS_QOS {1} \
  CONFIG.S_AXI_HP0.HAS_REGION {0} \
  CONFIG.S_AXI_HP0.HAS_RRESP {1} \
  CONFIG.S_AXI_HP0.HAS_WSTRB {1} \
  CONFIG.S_AXI_HP0.ID_WIDTH {6} \
  CONFIG.S_AXI_HP0.INSERT_VIP {0} \
  CONFIG.S_AXI_HP0.MAX_BURST_LENGTH {16} \
  CONFIG.S_AXI_HP0.NUM_READ_OUTSTANDING {8} \
  CONFIG.S_AXI_HP0.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_HP0.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S_AXI_HP0.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_HP0.PHASE {0.0} \
  CONFIG.S_AXI_HP0.PROTOCOL {AXI3} \
  CONFIG.S_AXI_HP0.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_HP0.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_HP0.RUSER_WIDTH {0} \
  CONFIG.S_AXI_HP0.SUPPORTS_NARROW_BURST {1} \
  CONFIG.S_AXI_HP0.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_HP0.WUSER_WIDTH {0} \
  CONFIG.S_AXI_HP0_ACLK.ASSOCIATED_BUSIF {S_AXI_HP0} \
  CONFIG.S_AXI_HP0_ACLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_HP0_ACLK.ASSOCIATED_RESET {} \
  CONFIG.S_AXI_HP0_ACLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_HP0_ACLK.FREQ_HZ {50000000} \
  CONFIG.S_AXI_HP0_ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_HP0_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_HP0_ACLK.PHASE {0.0} \
  CONFIG.preset {ZedBoard} " [get_ips design_1_processing_system7_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Oct  1 19:02:46 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_dwidth_converter_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_axis_dwidth_converter_0_0 (xilinx.com:ip:axis_dwidth_converter:1.1 (Rev. 25)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axis_dwidth_converter_0_0'. These changes may impact your design.


-Upgraded port 'm_axis_tdata' width 16 differs from original width 320

-Upgraded port 's_axis_tdata' width 8 differs from original width 32

-Upgrade has removed port 'm_axis_tid'

-Upgrade has removed port 'm_axis_tkeep'

-Upgrade has removed port 'm_axis_tlast'

-Upgrade has removed port 's_axis_tid'

-Upgrade has removed port 's_axis_tkeep'

-Upgrade has removed port 's_axis_tlast'


3. Customization warnings
-------------------------

Parameter 'CLK_DOMAIN' is no longer present on the upgraded IP 'design_1_axis_dwidth_converter_0_0', and cannot be set to ''

Parameter 'TDATA_NUM_BYTES' is no longer present on the upgraded IP 'design_1_axis_dwidth_converter_0_0', and cannot be set to '1'

Parameter 'FREQ_HZ' is no longer present on the upgraded IP 'design_1_axis_dwidth_converter_0_0', and cannot be set to '100000000'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 -user_name design_1_axis_dwidth_converter_0_0
set_property -dict "\
  CONFIG.CLKIF.ASSOCIATED_BUSIF {S_AXIS:M_AXIS} \
  CONFIG.CLKIF.ASSOCIATED_PORT {} \
  CONFIG.CLKIF.ASSOCIATED_RESET {aresetn} \
  CONFIG.CLKIF.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.CLKIF.FREQ_HZ {50000000} \
  CONFIG.CLKIF.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLKIF.INSERT_VIP {0} \
  CONFIG.CLKIF.PHASE {0.0} \
  CONFIG.Component_Name {design_1_axis_dwidth_converter_0_0} \
  CONFIG.HAS_ACLKEN {0} \
  CONFIG.HAS_MI_TKEEP {0} \
  CONFIG.HAS_TKEEP {0} \
  CONFIG.HAS_TLAST {0} \
  CONFIG.HAS_TREADY {1} \
  CONFIG.HAS_TSTRB {0} \
  CONFIG.M_AXIS.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXIS.FREQ_HZ {50000000} \
  CONFIG.M_AXIS.HAS_TKEEP {1} \
  CONFIG.M_AXIS.HAS_TLAST {1} \
  CONFIG.M_AXIS.HAS_TREADY {1} \
  CONFIG.M_AXIS.HAS_TSTRB {0} \
  CONFIG.M_AXIS.INSERT_VIP {0} \
  CONFIG.M_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M_AXIS.PHASE {0.0} \
  CONFIG.M_AXIS.TDATA_NUM_BYTES {40} \
  CONFIG.M_AXIS.TDEST_WIDTH {0} \
  CONFIG.M_AXIS.TID_WIDTH {3} \
  CONFIG.M_AXIS.TUSER_WIDTH {0} \
  CONFIG.M_TDATA_NUM_BYTES {2} \
  CONFIG.RSTIF.INSERT_VIP {0} \
  CONFIG.RSTIF.POLARITY {ACTIVE_LOW} \
  CONFIG.S_AXIS.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXIS.FREQ_HZ {50000000} \
  CONFIG.S_AXIS.HAS_TKEEP {1} \
  CONFIG.S_AXIS.HAS_TLAST {1} \
  CONFIG.S_AXIS.HAS_TREADY {1} \
  CONFIG.S_AXIS.HAS_TSTRB {0} \
  CONFIG.S_AXIS.INSERT_VIP {0} \
  CONFIG.S_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS.PHASE {0.0} \
  CONFIG.S_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S_AXIS.TDEST_WIDTH {0} \
  CONFIG.S_AXIS.TID_WIDTH {3} \
  CONFIG.S_AXIS.TUSER_WIDTH {0} \
  CONFIG.S_TDATA_NUM_BYTES {1} \
  CONFIG.TDEST_WIDTH {0} \
  CONFIG.TID_WIDTH {0} \
  CONFIG.TUSER_BITS_PER_BYTE {0} " [get_ips design_1_axis_dwidth_converter_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Oct  1 16:30:27 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_run_0_1 (xilinx.com:hls:run:1.0 (Rev. 2112702357)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Sep 28 21:01:05 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112702059) to (Rev. 2112702357)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Sep 28 16:01:36 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112702031) to (Rev. 2112702059)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Sep 28 15:34:09 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112701975) to (Rev. 2112702031)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Sep 28 14:49:23 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_run_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_run_0_1 (xilinx.com:hls:run:1.0) from (Rev. 2112700969) to (Rev. 2112701975)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 10 05:20:47 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axisvoter_0_5'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_axisvoter_0_5 (user.org:user:axisvoter:1.0 (Rev. 4)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axisvoter_0_5'. These changes may impact your design.


-Upgraded port 'm00_axi_in_araddr' width 32 differs from original width 4

-Upgraded port 'm00_axi_in_awaddr' width 32 differs from original width 4

-Upgraded port 'm01_axi_in_araddr' width 32 differs from original width 4

-Upgraded port 'm01_axi_in_awaddr' width 32 differs from original width 4

-Upgraded port 'm02_axi_in_araddr' width 32 differs from original width 4

-Upgraded port 'm02_axi_in_awaddr' width 32 differs from original width 4

-Upgraded port 's_axi_out_araddr' width 32 differs from original width 4

-Upgraded port 's_axi_out_awaddr' width 32 differs from original width 4







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 10 04:55:17 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axisvoter_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_axisvoter_0_1 (user.org:user:axisvoter:1.0 (Rev. 4)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'C_S_AXI_OUT_BASEADDR' is no longer present on the upgraded IP 'design_1_axisvoter_0_1', and cannot be set to '0xFFFFFFFF'

Parameter 'C_S_AXI_OUT_HIGHADDR' is no longer present on the upgraded IP 'design_1_axisvoter_0_1', and cannot be set to '0x00000000'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:axisvoter:1.0 -user_name design_1_axisvoter_0_1
set_property -dict "\
  CONFIG.C_S_AXI_ADDR_WIDTH {32} \
  CONFIG.C_S_AXI_DATA_WIDTH {32} \
  CONFIG.Component_Name {design_1_axisvoter_0_1} \
  CONFIG.M00_AXI_IN.ADDR_WIDTH {4} \
  CONFIG.M00_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.M00_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.M00_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.M00_AXI_IN.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M00_AXI_IN.DATA_WIDTH {32} \
  CONFIG.M00_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.M00_AXI_IN.HAS_BRESP {1} \
  CONFIG.M00_AXI_IN.HAS_BURST {0} \
  CONFIG.M00_AXI_IN.HAS_CACHE {0} \
  CONFIG.M00_AXI_IN.HAS_LOCK {0} \
  CONFIG.M00_AXI_IN.HAS_PROT {1} \
  CONFIG.M00_AXI_IN.HAS_QOS {0} \
  CONFIG.M00_AXI_IN.HAS_REGION {0} \
  CONFIG.M00_AXI_IN.HAS_RRESP {1} \
  CONFIG.M00_AXI_IN.HAS_WSTRB {1} \
  CONFIG.M00_AXI_IN.ID_WIDTH {0} \
  CONFIG.M00_AXI_IN.INSERT_VIP {0} \
  CONFIG.M00_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.M00_AXI_IN.NUM_READ_OUTSTANDING {2} \
  CONFIG.M00_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.M00_AXI_IN.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.M00_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.M00_AXI_IN.PHASE {0.0} \
  CONFIG.M00_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.M00_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M00_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M00_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.M00_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M00_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.M00_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M00_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.M00_AXI_IN_CLK.ASSOCIATED_BUSIF {M00_AXI_IN} \
  CONFIG.M00_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.M00_AXI_IN_CLK.ASSOCIATED_RESET {m00_axi_in_aresetn} \
  CONFIG.M00_AXI_IN_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M00_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.M00_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M00_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.M00_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.M00_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.M00_AXI_IN_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.M01_AXI_IN.ADDR_WIDTH {4} \
  CONFIG.M01_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.M01_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.M01_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.M01_AXI_IN.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M01_AXI_IN.DATA_WIDTH {32} \
  CONFIG.M01_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.M01_AXI_IN.HAS_BRESP {1} \
  CONFIG.M01_AXI_IN.HAS_BURST {0} \
  CONFIG.M01_AXI_IN.HAS_CACHE {0} \
  CONFIG.M01_AXI_IN.HAS_LOCK {0} \
  CONFIG.M01_AXI_IN.HAS_PROT {1} \
  CONFIG.M01_AXI_IN.HAS_QOS {0} \
  CONFIG.M01_AXI_IN.HAS_REGION {0} \
  CONFIG.M01_AXI_IN.HAS_RRESP {1} \
  CONFIG.M01_AXI_IN.HAS_WSTRB {1} \
  CONFIG.M01_AXI_IN.ID_WIDTH {0} \
  CONFIG.M01_AXI_IN.INSERT_VIP {0} \
  CONFIG.M01_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.M01_AXI_IN.NUM_READ_OUTSTANDING {2} \
  CONFIG.M01_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.M01_AXI_IN.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.M01_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.M01_AXI_IN.PHASE {0.0} \
  CONFIG.M01_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.M01_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M01_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M01_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.M01_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M01_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.M01_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M01_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.M01_AXI_IN_CLK.ASSOCIATED_BUSIF {M01_AXI_IN} \
  CONFIG.M01_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.M01_AXI_IN_CLK.ASSOCIATED_RESET {m01_axi_in_aresetn} \
  CONFIG.M01_AXI_IN_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M01_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.M01_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M01_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.M01_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.M01_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.M01_AXI_IN_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.M02_AXI_IN.ADDR_WIDTH {4} \
  CONFIG.M02_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.M02_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.M02_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.M02_AXI_IN.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M02_AXI_IN.DATA_WIDTH {32} \
  CONFIG.M02_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.M02_AXI_IN.HAS_BRESP {1} \
  CONFIG.M02_AXI_IN.HAS_BURST {0} \
  CONFIG.M02_AXI_IN.HAS_CACHE {0} \
  CONFIG.M02_AXI_IN.HAS_LOCK {0} \
  CONFIG.M02_AXI_IN.HAS_PROT {1} \
  CONFIG.M02_AXI_IN.HAS_QOS {0} \
  CONFIG.M02_AXI_IN.HAS_REGION {0} \
  CONFIG.M02_AXI_IN.HAS_RRESP {1} \
  CONFIG.M02_AXI_IN.HAS_WSTRB {1} \
  CONFIG.M02_AXI_IN.ID_WIDTH {0} \
  CONFIG.M02_AXI_IN.INSERT_VIP {0} \
  CONFIG.M02_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.M02_AXI_IN.NUM_READ_OUTSTANDING {2} \
  CONFIG.M02_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.M02_AXI_IN.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.M02_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.M02_AXI_IN.PHASE {0.0} \
  CONFIG.M02_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.M02_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M02_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M02_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.M02_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M02_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.M02_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M02_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.M02_AXI_IN_CLK.ASSOCIATED_BUSIF {M02_AXI_IN} \
  CONFIG.M02_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.M02_AXI_IN_CLK.ASSOCIATED_RESET {m02_axi_in_aresetn} \
  CONFIG.M02_AXI_IN_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M02_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.M02_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M02_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.M02_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.M02_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.M02_AXI_IN_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S_AXI_OUT.ADDR_WIDTH {4} \
  CONFIG.S_AXI_OUT.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_OUT.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_OUT.BUSER_WIDTH {0} \
  CONFIG.S_AXI_OUT.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_OUT.DATA_WIDTH {32} \
  CONFIG.S_AXI_OUT.FREQ_HZ {100000000} \
  CONFIG.S_AXI_OUT.HAS_BRESP {1} \
  CONFIG.S_AXI_OUT.HAS_BURST {0} \
  CONFIG.S_AXI_OUT.HAS_CACHE {0} \
  CONFIG.S_AXI_OUT.HAS_LOCK {0} \
  CONFIG.S_AXI_OUT.HAS_PROT {1} \
  CONFIG.S_AXI_OUT.HAS_QOS {0} \
  CONFIG.S_AXI_OUT.HAS_REGION {0} \
  CONFIG.S_AXI_OUT.HAS_RRESP {1} \
  CONFIG.S_AXI_OUT.HAS_WSTRB {1} \
  CONFIG.S_AXI_OUT.ID_WIDTH {0} \
  CONFIG.S_AXI_OUT.INSERT_VIP {0} \
  CONFIG.S_AXI_OUT.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI_OUT.NUM_READ_OUTSTANDING {8} \
  CONFIG.S_AXI_OUT.NUM_READ_THREADS {4} \
  CONFIG.S_AXI_OUT.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S_AXI_OUT.NUM_WRITE_THREADS {4} \
  CONFIG.S_AXI_OUT.PHASE {0.0} \
  CONFIG.S_AXI_OUT.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_OUT.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_OUT.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_OUT.RUSER_WIDTH {0} \
  CONFIG.S_AXI_OUT.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_OUT.WIZ_DATA_WIDTH {32} \
  CONFIG.S_AXI_OUT.WIZ_NUM_REG {4} \
  CONFIG.S_AXI_OUT.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_OUT.WUSER_WIDTH {0} \
  CONFIG.S_AXI_OUT_CLK.ASSOCIATED_BUSIF {S_AXI_OUT} \
  CONFIG.S_AXI_OUT_CLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_OUT_CLK.ASSOCIATED_RESET {s_axi_out_aresetn} \
  CONFIG.S_AXI_OUT_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_OUT_CLK.FREQ_HZ {100000000} \
  CONFIG.S_AXI_OUT_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_OUT_CLK.INSERT_VIP {0} \
  CONFIG.S_AXI_OUT_CLK.PHASE {0.0} \
  CONFIG.S_AXI_OUT_RST.INSERT_VIP {0} \
  CONFIG.S_AXI_OUT_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_axisvoter_0_1]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 10 04:45:18 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axisvoter_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_axisvoter_0_1 (user.org:user:axisvoter:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 10 04:44:24 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axisvoter_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_axisvoter_0_1 (user.org:user:axisvoter:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 10 04:02:37 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axisvoter_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axisvoter_0_0 (user.org:user:axisvoter:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 10 03:59:27 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axisvoter_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axisvoter_0_0 (user.org:user:axisvoter:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 10 03:59:27 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0 (Rev. 6)) to Vivado generation flows.

