<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3886" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3886{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3886{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3886{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3886{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t5_3886{left:69px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t6_3886{left:69px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_3886{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_3886{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t9_3886{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3886{left:69px;bottom:979px;letter-spacing:-0.13px;}
#tb_3886{left:69px;bottom:955px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tc_3886{left:69px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_3886{left:69px;bottom:921px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#te_3886{left:69px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_3886{left:69px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_3886{left:69px;bottom:863px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#th_3886{left:69px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3886{left:69px;bottom:778px;letter-spacing:0.15px;}
#tj_3886{left:150px;bottom:778px;letter-spacing:0.2px;word-spacing:-0.04px;}
#tk_3886{left:69px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_3886{left:69px;bottom:727px;}
#tm_3886{left:95px;bottom:730px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tn_3886{left:69px;bottom:704px;}
#to_3886{left:95px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tp_3886{left:69px;bottom:683px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_3886{left:69px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3886{left:302px;bottom:666px;letter-spacing:-0.23px;}
#ts_3886{left:337px;bottom:666px;}
#tt_3886{left:346px;bottom:666px;letter-spacing:-0.11px;}
#tu_3886{left:368px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3886{left:69px;bottom:640px;}
#tw_3886{left:95px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tx_3886{left:95px;bottom:619px;}
#ty_3886{left:121px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_3886{left:95px;bottom:594px;}
#t10_3886{left:121px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3886{left:121px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t12_3886{left:95px;bottom:553px;}
#t13_3886{left:121px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3886{left:121px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t15_3886{left:95px;bottom:512px;}
#t16_3886{left:121px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t17_3886{left:121px;bottom:495px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_3886{left:69px;bottom:469px;}
#t19_3886{left:95px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1a_3886{left:95px;bottom:448px;}
#t1b_3886{left:121px;bottom:448px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1c_3886{left:95px;bottom:423px;}
#t1d_3886{left:121px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_3886{left:121px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1f_3886{left:95px;bottom:382px;}
#t1g_3886{left:121px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_3886{left:121px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1i_3886{left:95px;bottom:341px;}
#t1j_3886{left:121px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t1k_3886{left:121px;bottom:324px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1l_3886{left:69px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1m_3886{left:69px;bottom:283px;letter-spacing:-0.13px;word-spacing:-1.29px;}
#t1n_3886{left:69px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_3886{left:69px;bottom:239px;}
#t1p_3886{left:95px;bottom:243px;letter-spacing:-0.17px;}
#t1q_3886{left:198px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1r_3886{left:95px;bottom:226px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1s_3886{left:69px;bottom:200px;}
#t1t_3886{left:95px;bottom:203px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1u_3886{left:549px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1v_3886{left:95px;bottom:186px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1w_3886{left:69px;bottom:160px;}
#t1x_3886{left:95px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#t1y_3886{left:237px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t1z_3886{left:95px;bottom:147px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_3886{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3886{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3886{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3886{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3886{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3886{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_3886{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3886" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3886Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3886" style="-webkit-user-select: none;"><object width="935" height="1210" data="3886/3886.svg" type="image/svg+xml" id="pdf3886" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3886" class="t s1_3886">22-2 </span><span id="t2_3886" class="t s1_3886">Vol. 3B </span>
<span id="t3_3886" class="t s2_3886">MIXING 16-BIT AND 32-BIT CODE </span>
<span id="t4_3886" class="t s3_3886">The B flag in the stack-segment descriptor specifies the size of stack pointer (the 32-bit ESP register or the 16-bit </span>
<span id="t5_3886" class="t s3_3886">SP register) used by the processor for implicit stack references. The B flag for all data descriptors also controls </span>
<span id="t6_3886" class="t s3_3886">upper address range for expand down segments. </span>
<span id="t7_3886" class="t s3_3886">When transferring program control to another code segment through a call gate, interrupt gate, or trap gate, the </span>
<span id="t8_3886" class="t s3_3886">operand size used during the transfer is determined by the type of gate used (16-bit or 32-bit), (not by the D-flag </span>
<span id="t9_3886" class="t s3_3886">or prefix of the transfer instruction). The gate type determines how return information is saved on the stack (or </span>
<span id="ta_3886" class="t s3_3886">stacks). </span>
<span id="tb_3886" class="t s3_3886">For most efficient and trouble-free operation of the processor, 32-bit programs or tasks should have the D flag in </span>
<span id="tc_3886" class="t s3_3886">the code-segment descriptor and the B flag in the stack-segment descriptor set, and 16-bit programs or tasks </span>
<span id="td_3886" class="t s3_3886">should have these flags clear. Program control transfers from 16-bit segments to 32-bit segments (and vice versa) </span>
<span id="te_3886" class="t s3_3886">are handled most efficiently through call, interrupt, or trap gates. </span>
<span id="tf_3886" class="t s3_3886">Instruction prefixes can be used to override the default operand size and address size of a code segment. These </span>
<span id="tg_3886" class="t s3_3886">prefixes can be used in real-address mode as well as in protected mode and virtual-8086 mode. An operand-size or </span>
<span id="th_3886" class="t s3_3886">address-size prefix only changes the size for the duration of the instruction. </span>
<span id="ti_3886" class="t s4_3886">22.2 </span><span id="tj_3886" class="t s4_3886">MIXING 16-BIT AND 32-BIT OPERATIONS WITHIN A CODE SEGMENT </span>
<span id="tk_3886" class="t s3_3886">The following two instruction prefixes allow mixing of 32-bit and 16-bit operations within one segment: </span>
<span id="tl_3886" class="t s5_3886">• </span><span id="tm_3886" class="t s3_3886">The operand-size prefix (66H) </span>
<span id="tn_3886" class="t s5_3886">• </span><span id="to_3886" class="t s3_3886">The address-size prefix (67H) </span>
<span id="tp_3886" class="t s3_3886">These prefixes reverse the default size selected by the D flag in the code-segment descriptor. For example, the </span>
<span id="tq_3886" class="t s3_3886">processor can interpret the (MOV </span><span id="tr_3886" class="t s6_3886">mem</span><span id="ts_3886" class="t s3_3886">, </span><span id="tt_3886" class="t s6_3886">reg</span><span id="tu_3886" class="t s3_3886">) instruction in any of four ways: </span>
<span id="tv_3886" class="t s5_3886">• </span><span id="tw_3886" class="t s3_3886">In a 32-bit code segment: </span>
<span id="tx_3886" class="t s3_3886">— </span><span id="ty_3886" class="t s3_3886">Moves 32 bits from a 32-bit register to memory using a 32-bit effective address. </span>
<span id="tz_3886" class="t s3_3886">— </span><span id="t10_3886" class="t s3_3886">If preceded by an operand-size prefix, moves 16 bits from a 16-bit register to memory using a 32-bit </span>
<span id="t11_3886" class="t s3_3886">effective address. </span>
<span id="t12_3886" class="t s3_3886">— </span><span id="t13_3886" class="t s3_3886">If preceded by an address-size prefix, moves 32 bits from a 32-bit register to memory using a 16-bit </span>
<span id="t14_3886" class="t s3_3886">effective address. </span>
<span id="t15_3886" class="t s3_3886">— </span><span id="t16_3886" class="t s3_3886">If preceded by both an address-size prefix and an operand-size prefix, moves 16 bits from a 16-bit register </span>
<span id="t17_3886" class="t s3_3886">to memory using a 16-bit effective address. </span>
<span id="t18_3886" class="t s5_3886">• </span><span id="t19_3886" class="t s3_3886">In a 16-bit code segment: </span>
<span id="t1a_3886" class="t s3_3886">— </span><span id="t1b_3886" class="t s3_3886">Moves 16 bits from a 16-bit register to memory using a 16-bit effective address. </span>
<span id="t1c_3886" class="t s3_3886">— </span><span id="t1d_3886" class="t s3_3886">If preceded by an operand-size prefix, moves 32 bits from a 32-bit register to memory using a 16-bit </span>
<span id="t1e_3886" class="t s3_3886">effective address. </span>
<span id="t1f_3886" class="t s3_3886">— </span><span id="t1g_3886" class="t s3_3886">If preceded by an address-size prefix, moves 16 bits from a 16-bit register to memory using a 32-bit </span>
<span id="t1h_3886" class="t s3_3886">effective address. </span>
<span id="t1i_3886" class="t s3_3886">— </span><span id="t1j_3886" class="t s3_3886">If preceded by both an address-size prefix and an operand-size prefix, moves 32 bits from a 32-bit register </span>
<span id="t1k_3886" class="t s3_3886">to memory using a 32-bit effective address. </span>
<span id="t1l_3886" class="t s3_3886">The previous examples show that any instruction can generate any combination of operand size and address size </span>
<span id="t1m_3886" class="t s3_3886">regardless of whether the instruction is in a 16- or 32-bit segment. The choice of the 16- or 32-bit default for a code </span>
<span id="t1n_3886" class="t s3_3886">segment is normally based on the following criteria: </span>
<span id="t1o_3886" class="t s5_3886">• </span><span id="t1p_3886" class="t s7_3886">Performance </span><span id="t1q_3886" class="t s3_3886">— Always use 32-bit code segments when possible. They run much faster than 16-bit code </span>
<span id="t1r_3886" class="t s3_3886">segments on P6 family processors, and somewhat faster on earlier IA-32 processors. </span>
<span id="t1s_3886" class="t s5_3886">• </span><span id="t1t_3886" class="t s7_3886">The operating system the code segment will be running on </span><span id="t1u_3886" class="t s3_3886">— If the operating system is a 16-bit </span>
<span id="t1v_3886" class="t s3_3886">operating system, it may not support 32-bit program modules. </span>
<span id="t1w_3886" class="t s5_3886">• </span><span id="t1x_3886" class="t s7_3886">Mode of operation </span><span id="t1y_3886" class="t s3_3886">— If the code segment is being designed to run in real-address mode, virtual-8086 mode, </span>
<span id="t1z_3886" class="t s3_3886">or SMM, it must be a 16-bit code segment. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
