Info (10281): Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv Line: 49
