ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"ADC_SAR_1.c"
  14              		.section	.debug_abbrev,"",%progbits
  15              	.Ldebug_abbrev0:
  16              		.section	.debug_info,"",%progbits
  17              	.Ldebug_info0:
  18              		.section	.debug_line,"",%progbits
  19              	.Ldebug_line0:
  20 0000 12020000 		.text
  20      02006200 
  20      00000201 
  20      FB0E0D00 
  20      01010101 
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.global	ADC_SAR_1_initVar
  24              		.bss
  25              		.type	ADC_SAR_1_initVar, %object
  26              		.size	ADC_SAR_1_initVar, 1
  27              	ADC_SAR_1_initVar:
  28 0000 00       		.space	1
  29              		.comm	ADC_SAR_1_offset,2,2
  30              		.comm	ADC_SAR_1_countsPerVolt,2,2
  31              		.comm	ADC_SAR_1_shift,2,2
  32              		.section	.text.ADC_SAR_1_Start,"ax",%progbits
  33              		.align	2
  34              		.global	ADC_SAR_1_Start
  35              		.thumb
  36              		.thumb_func
  37              		.type	ADC_SAR_1_Start, %function
  38              	ADC_SAR_1_Start:
  39              	.LFB0:
  40              		.file 1 ".\\Generated_Source\\PSoC5\\ADC_SAR_1.c"
   1:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * File Name: ADC_SAR_1.c
   3:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Version 1.90
   4:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
   5:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Description:
   6:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  This file provides the source code to the API for the Successive
   7:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  approximation ADC Component.
   8:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
   9:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Note:
  10:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
  11:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
  12:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * You may use this file only in accordance with the license, terms, conditions,
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 2


  14:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
  18:.\Generated_Source\PSoC5/ADC_SAR_1.c **** #include "CyLib.h"
  19:.\Generated_Source\PSoC5/ADC_SAR_1.c **** #include "ADC_SAR_1.h"
  20:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
  21:.\Generated_Source\PSoC5/ADC_SAR_1.c **** #if(ADC_SAR_1_DEFAULT_INTERNAL_CLK)
  22:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #include "ADC_SAR_1_theACLK.h"
  23:.\Generated_Source\PSoC5/ADC_SAR_1.c **** #endif /* End ADC_SAR_1_DEFAULT_INTERNAL_CLK */
  24:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
  25:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
  26:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /***************************************
  27:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Forward function references
  28:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ***************************************/
  29:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_SetRef(int8 refMode);
  30:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_CalcGain(uint8 resolution);
  31:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
  32:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
  33:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /***************************************
  34:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Global data allocation
  35:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ***************************************/
  36:.\Generated_Source\PSoC5/ADC_SAR_1.c **** uint8 ADC_SAR_1_initVar = 0u;
  37:.\Generated_Source\PSoC5/ADC_SAR_1.c **** volatile int16 ADC_SAR_1_offset;
  38:.\Generated_Source\PSoC5/ADC_SAR_1.c **** volatile int16 ADC_SAR_1_countsPerVolt;   /* Gain compensation */
  39:.\Generated_Source\PSoC5/ADC_SAR_1.c **** volatile int16 ADC_SAR_1_shift;
  40:.\Generated_Source\PSoC5/ADC_SAR_1.c **** #if(CY_PSOC5A)
  41:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     uint8 ADC_SAR_1_resolution;
  42:.\Generated_Source\PSoC5/ADC_SAR_1.c **** #endif /* End CY_PSOC5A */
  43:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
  44:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
  45:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
  46:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_Start
  47:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
  48:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
  49:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
  50:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Performs all required initialization for this component and enables the
  51:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  power.
  52:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
  53:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
  54:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
  55:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
  56:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
  57:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
  58:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
  59:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Global variables:
  60:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  The ADC_SAR_1_initVar variable is used to indicate when/if initial
  61:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  configuration of this component has happened. The variable is initialized to
  62:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  zero and set to 1 the first time ADC_Start() is called. This allows for
  63:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  component Re-Start without re-initialization in all subsequent calls to the
  64:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_Start() routine.
  65:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  If re-initialization of the component is required the variable should be set
  66:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  to zero before call of ADC_SAR_1_Start() routine, or the user may call
  67:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_Init() and ADC_SAR_1_Enable() as done in the
  68:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_Start() routine.
  69:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
  70:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 3


  71:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_Start(void)
  72:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
  41              		.loc 1 72 0
  42              		.cfi_startproc
  43              		@ args = 0, pretend = 0, frame = 0
  44              		@ frame_needed = 1, uses_anonymous_args = 0
  45 0000 80B5     		push	{r7, lr}
  46              	.LCFI0:
  47              		.cfi_def_cfa_offset 8
  48 0002 00AF     		add	r7, sp, #0
  49              		.cfi_offset 14, -4
  50              		.cfi_offset 7, -8
  51              	.LCFI1:
  52              		.cfi_def_cfa_register 7
  73:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
  74:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* If not Initialized then initialize all required hardware and software */
  75:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     if(ADC_SAR_1_initVar == 0u)
  53              		.loc 1 75 0
  54 0004 40F20003 		movw	r3, #:lower16:ADC_SAR_1_initVar
  55 0008 C0F20003 		movt	r3, #:upper16:ADC_SAR_1_initVar
  56 000c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
  57 000e 002B     		cmp	r3, #0
  58 0010 08D1     		bne	.L2
  76:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     {
  77:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_Init();
  59              		.loc 1 77 0
  60 0012 FFF7FEFF 		bl	ADC_SAR_1_Init
  78:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_initVar = 1u;
  61              		.loc 1 78 0
  62 0016 40F20003 		movw	r3, #:lower16:ADC_SAR_1_initVar
  63 001a C0F20003 		movt	r3, #:upper16:ADC_SAR_1_initVar
  64 001e 4FF00102 		mov	r2, #1
  65 0022 1A70     		strb	r2, [r3, #0]
  66              	.L2:
  79:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     }
  80:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_Enable();
  67              		.loc 1 80 0
  68 0024 FFF7FEFF 		bl	ADC_SAR_1_Enable
  81:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
  69              		.loc 1 81 0
  70 0028 80BD     		pop	{r7, pc}
  71              		.cfi_endproc
  72              	.LFE0:
  73              		.size	ADC_SAR_1_Start, .-ADC_SAR_1_Start
  74 002a 00BF     		.section	.text.ADC_SAR_1_Init,"ax",%progbits
  75              		.align	2
  76              		.global	ADC_SAR_1_Init
  77              		.thumb
  78              		.thumb_func
  79              		.type	ADC_SAR_1_Init, %function
  80              	ADC_SAR_1_Init:
  81              	.LFB1:
  82:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
  83:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
  84:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
  85:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_Init
  86:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 4


  87:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
  88:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
  89:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Initialize component's parameters to the parameters set by user in the
  90:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  customizer of the component placed onto schematic. Usually called in
  91:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_Start().
  92:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
  93:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
  94:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
  95:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
  96:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
  97:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
  98:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
  99:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Global variables:
 100:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  The ADC_SAR_1_offset variable is initialized to 0.
 101:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 102:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 103:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_Init(void)
 104:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
  82              		.loc 1 104 0
  83              		.cfi_startproc
  84              		@ args = 0, pretend = 0, frame = 0
  85              		@ frame_needed = 1, uses_anonymous_args = 0
  86 0000 80B5     		push	{r7, lr}
  87              	.LCFI2:
  88              		.cfi_def_cfa_offset 8
  89 0002 00AF     		add	r7, sp, #0
  90              		.cfi_offset 14, -4
  91              		.cfi_offset 7, -8
  92              	.LCFI3:
  93              		.cfi_def_cfa_register 7
 105:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 106:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* This is only valid if there is an internal clock */
 107:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(ADC_SAR_1_DEFAULT_INTERNAL_CLK)
 108:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_theACLK_SetMode(CYCLK_DUTY);
  94              		.loc 1 108 0
  95 0004 4FF01000 		mov	r0, #16
  96 0008 FFF7FEFF 		bl	ADC_SAR_1_theACLK_SetModeRegister
 109:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* End ADC_SAR_1_DEFAULT_INTERNAL_CLK */
 110:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 111:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Start and set interrupt vector */
 112:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     CyIntSetPriority(ADC_SAR_1_INTC_NUMBER, ADC_SAR_1_INTC_PRIOR_NUMBER);
  97              		.loc 1 112 0
  98 000c 4FF00200 		mov	r0, #2
  99 0010 4FF00701 		mov	r1, #7
 100 0014 FFF7FEFF 		bl	CyIntSetPriority
 113:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     CyIntSetVector(ADC_SAR_1_INTC_NUMBER, ADC_SAR_1_ISR );
 101              		.loc 1 113 0
 102 0018 4FF00200 		mov	r0, #2
 103 001c 40F20001 		movw	r1, #:lower16:ADC_SAR_1_ISR
 104 0020 C0F20001 		movt	r1, #:upper16:ADC_SAR_1_ISR
 105 0024 FFF7FEFF 		bl	CyIntSetVector
 114:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 115:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Enable IRQ mode*/
 116:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_SAR_CSR1_REG |= ADC_SAR_1_SAR_IRQ_MASK_EN | ADC_SAR_1_SAR_IRQ_MODE_EDGE;
 106              		.loc 1 116 0
 107 0028 45F60913 		movw	r3, #:lower16:1073764617
 108 002c C4F20003 		movt	r3, #:upper16:1073764617
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 5


 109 0030 45F60912 		movw	r2, #:lower16:1073764617
 110 0034 C4F20002 		movt	r2, #:upper16:1073764617
 111 0038 1278     		ldrb	r2, [r2, #0]
 112 003a D2B2     		uxtb	r2, r2
 113 003c 42F00602 		orr	r2, r2, #6
 114 0040 D2B2     		uxtb	r2, r2
 115 0042 1A70     		strb	r2, [r3, #0]
 117:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 118:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /*Set SAR ADC resolution ADC */
 119:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_SetResolution(ADC_SAR_1_DEFAULT_RESOLUTION);
 116              		.loc 1 119 0
 117 0044 4FF00C00 		mov	r0, #12
 118 0048 FFF7FEFF 		bl	ADC_SAR_1_SetResolution
 120:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_offset = 0;
 119              		.loc 1 120 0
 120 004c 40F20003 		movw	r3, #:lower16:ADC_SAR_1_offset
 121 0050 C0F20003 		movt	r3, #:upper16:ADC_SAR_1_offset
 122 0054 4FF00002 		mov	r2, #0
 123 0058 1A80     		strh	r2, [r3, #0]	@ movhi
 121:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 124              		.loc 1 121 0
 125 005a 80BD     		pop	{r7, pc}
 126              		.cfi_endproc
 127              	.LFE1:
 128              		.size	ADC_SAR_1_Init, .-ADC_SAR_1_Init
 129              		.section	.text.ADC_SAR_1_Enable,"ax",%progbits
 130              		.align	2
 131              		.global	ADC_SAR_1_Enable
 132              		.thumb
 133              		.thumb_func
 134              		.type	ADC_SAR_1_Enable, %function
 135              	ADC_SAR_1_Enable:
 136              	.LFB2:
 122:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 123:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 124:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 125:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_Enable
 126:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 127:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 128:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 129:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Enables the reference, clock and power for SAR ADC.
 130:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 131:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 132:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 133:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 134:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 135:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 136:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 137:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 138:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_Enable(void)
 139:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 137              		.loc 1 139 0
 138              		.cfi_startproc
 139              		@ args = 0, pretend = 0, frame = 8
 140              		@ frame_needed = 1, uses_anonymous_args = 0
 141 0000 80B5     		push	{r7, lr}
 142              	.LCFI4:
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 6


 143              		.cfi_def_cfa_offset 8
 144 0002 82B0     		sub	sp, sp, #8
 145              	.LCFI5:
 146              		.cfi_def_cfa_offset 16
 147 0004 00AF     		add	r7, sp, #0
 148              		.cfi_offset 14, -4
 149              		.cfi_offset 7, -8
 150              	.LCFI6:
 151              		.cfi_def_cfa_register 7
 140:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     uint8 tmpReg;
 141:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     uint8 enableInterrupts;
 142:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     enableInterrupts = CyEnterCriticalSection();
 152              		.loc 1 142 0
 153 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 154 000a 0346     		mov	r3, r0
 155 000c FB71     		strb	r3, [r7, #7]
 143:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 144:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Enable the SAR ADC block in Active Power Mode */
 145:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_PWRMGR_SAR_REG |= ADC_SAR_1_ACT_PWR_SAR_EN;
 156              		.loc 1 145 0
 157 000e 44F2AB33 		movw	r3, #:lower16:1073759147
 158 0012 C4F20003 		movt	r3, #:upper16:1073759147
 159 0016 44F2AB32 		movw	r2, #:lower16:1073759147
 160 001a C4F20002 		movt	r2, #:upper16:1073759147
 161 001e 1278     		ldrb	r2, [r2, #0]
 162 0020 D2B2     		uxtb	r2, r2
 163 0022 42F00202 		orr	r2, r2, #2
 164 0026 D2B2     		uxtb	r2, r2
 165 0028 1A70     		strb	r2, [r3, #0]
 146:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 147:.\Generated_Source\PSoC5/ADC_SAR_1.c ****      /* Enable the SAR ADC in Standby Power Mode*/
 148:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_STBY_PWRMGR_SAR_REG |= ADC_SAR_1_STBY_PWR_SAR_EN;
 166              		.loc 1 148 0
 167 002a 44F2BB33 		movw	r3, #:lower16:1073759163
 168 002e C4F20003 		movt	r3, #:upper16:1073759163
 169 0032 44F2BB32 		movw	r2, #:lower16:1073759163
 170 0036 C4F20002 		movt	r2, #:upper16:1073759163
 171 003a 1278     		ldrb	r2, [r2, #0]
 172 003c D2B2     		uxtb	r2, r2
 173 003e 42F00202 		orr	r2, r2, #2
 174 0042 D2B2     		uxtb	r2, r2
 175 0044 1A70     		strb	r2, [r3, #0]
 149:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 150:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* This is only valid if there is an internal clock */
 151:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(ADC_SAR_1_DEFAULT_INTERNAL_CLK)
 152:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_PWRMGR_CLK_REG |= ADC_SAR_1_ACT_PWR_CLK_EN;
 176              		.loc 1 152 0
 177 0046 44F2A133 		movw	r3, #:lower16:1073759137
 178 004a C4F20003 		movt	r3, #:upper16:1073759137
 179 004e 44F2A132 		movw	r2, #:lower16:1073759137
 180 0052 C4F20002 		movt	r2, #:upper16:1073759137
 181 0056 1278     		ldrb	r2, [r2, #0]
 182 0058 D2B2     		uxtb	r2, r2
 183 005a 42F00102 		orr	r2, r2, #1
 184 005e D2B2     		uxtb	r2, r2
 185 0060 1A70     		strb	r2, [r3, #0]
 153:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_STBY_PWRMGR_CLK_REG |= ADC_SAR_1_STBY_PWR_CLK_EN;
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 7


 186              		.loc 1 153 0
 187 0062 44F2B133 		movw	r3, #:lower16:1073759153
 188 0066 C4F20003 		movt	r3, #:upper16:1073759153
 189 006a 44F2B132 		movw	r2, #:lower16:1073759153
 190 006e C4F20002 		movt	r2, #:upper16:1073759153
 191 0072 1278     		ldrb	r2, [r2, #0]
 192 0074 D2B2     		uxtb	r2, r2
 193 0076 42F00102 		orr	r2, r2, #1
 194 007a D2B2     		uxtb	r2, r2
 195 007c 1A70     		strb	r2, [r3, #0]
 154:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* End ADC_SAR_1_DEFAULT_INTERNAL_CLK */
 155:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 156:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Enable VCM buffer and Enable Int Ref Amp */
 157:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     tmpReg = ADC_SAR_1_SAR_CSR3_REG;
 196              		.loc 1 157 0
 197 007e 45F60B13 		movw	r3, #:lower16:1073764619
 198 0082 C4F20003 		movt	r3, #:upper16:1073764619
 199 0086 1B78     		ldrb	r3, [r3, #0]
 200 0088 BB71     		strb	r3, [r7, #6]
 158:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(CY_PSOC5A) /* Make sure that full power is applied for VREF buffer */
 159:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         tmpReg &= ~ADC_SAR_1_SAR_PWR_CTRL_VREF_DIV_BY4;
 160:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* CY_PSOC5A */
 161:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     tmpReg |= ADC_SAR_1_SAR_EN_BUF_VCM_EN;
 201              		.loc 1 161 0
 202 008a BB79     		ldrb	r3, [r7, #6]
 203 008c 43F00203 		orr	r3, r3, #2
 204 0090 BB71     		strb	r3, [r7, #6]
 162:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* PD_BUF_VREF is OFF in External reference or Vdda reference mode */
 163:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if((ADC_SAR_1_DEFAULT_REFERENCE == ADC_SAR_1__EXT_REF) || \
 164:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         (ADC_SAR_1_DEFAULT_RANGE == ADC_SAR_1__VNEG_VDDA_DIFF))
 165:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         tmpReg &= ~ADC_SAR_1_SAR_EN_BUF_VREF_EN;
 166:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #else /* In INTREF or INTREF Bypassed this buffer is ON */
 167:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         tmpReg |= ADC_SAR_1_SAR_EN_BUF_VREF_EN;
 205              		.loc 1 167 0
 206 0092 BB79     		ldrb	r3, [r7, #6]
 207 0094 43F00103 		orr	r3, r3, #1
 208 0098 BB71     		strb	r3, [r7, #6]
 168:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* ADC_SAR_1_DEFAULT_REFERENCE == ADC_SAR_1__EXT_REF */
 169:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Vdda/2 reference goes through the buffer */
 170:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if((ADC_SAR_1_DEFAULT_RANGE == ADC_SAR_1__VSSA_TO_VDDA) || \
 171:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         (ADC_SAR_1_DEFAULT_RANGE == ADC_SAR_1__VNEG_VDDA_2_DIFF))
 172:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         tmpReg |= ADC_SAR_1_SAR_EN_RESVDA_EN;        /* Set bit for VDD/2 mode */
 173:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #else
 174:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         tmpReg &= ~ADC_SAR_1_SAR_EN_RESVDA_EN;
 209              		.loc 1 174 0
 210 009a BB79     		ldrb	r3, [r7, #6]
 211 009c 23F04003 		bic	r3, r3, #64
 212 00a0 BB71     		strb	r3, [r7, #6]
 175:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* VDDA/2 REFERENCE RANGE */
 176:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_SAR_CSR3_REG = tmpReg;
 213              		.loc 1 176 0
 214 00a2 45F60B13 		movw	r3, #:lower16:1073764619
 215 00a6 C4F20003 		movt	r3, #:upper16:1073764619
 216 00aa BA79     		ldrb	r2, [r7, #6]
 217 00ac 1A70     		strb	r2, [r3, #0]
 177:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 178:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Set reference for ADC */
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 8


 179:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(ADC_SAR_1_DEFAULT_RANGE == ADC_SAR_1__VNEG_VDDA_DIFF)
 180:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         #if(ADC_SAR_1_DEFAULT_REFERENCE == ADC_SAR_1__EXT_REF)
 181:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             ADC_SAR_1_SAR_CSR6_REG = ADC_SAR_1_INT_BYPASS_EXT_VREF; /* S2 */
 182:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         #else /* Internal Vdda reference or obsolete bypass mode */
 183:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             ADC_SAR_1_SAR_CSR6_REG = ADC_SAR_1_VDDA_VREF;           /* S7 */
 184:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         #endif /* ADC_SAR_1_DEFAULT_REFERENCE == ADC_SAR_1__EXT_REF */
 185:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #else  /* Reference goes through internal buffer */
 186:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         #if(ADC_SAR_1_DEFAULT_REFERENCE == ADC_SAR_1__INT_REF_NOT_BYPASSED)
 187:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             ADC_SAR_1_SAR_CSR6_REG = ADC_SAR_1_INT_VREF;            /* S3 + S4 */
 188:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         #else /* INTREF Bypassed or External */
 189:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             ADC_SAR_1_SAR_CSR6_REG = ADC_SAR_1_INT_BYPASS_EXT_VREF; /* S2 */
 218              		.loc 1 189 0
 219 00ae 45F60E13 		movw	r3, #:lower16:1073764622
 220 00b2 C4F20003 		movt	r3, #:upper16:1073764622
 221 00b6 4FF00402 		mov	r2, #4
 222 00ba 1A70     		strb	r2, [r3, #0]
 190:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         #endif /* ADC_SAR_1_DEFAULT_REFERENCE == ADC_SAR_1__INT_REF_NOT_BYPASSED */
 191:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* VNEG_VDDA_DIFF */ 
 192:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     
 193:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Low non-overlap delay for sampling clock signals (for 1MSPS) */
 194:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(ADC_SAR_1_HIGH_POWER_PULSE == 0u) /* MinPulseWidth <= 50 ns */
 195:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_SAR_CSR5_REG &= ~ADC_SAR_1_SAR_DLY_INC;
 196:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #else /* Set High non-overlap delay for sampling clock signals (for ~<500KSPS)*/
 197:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_SAR_CSR5_REG |= ADC_SAR_1_SAR_DLY_INC;
 223              		.loc 1 197 0
 224 00bc 45F60D13 		movw	r3, #:lower16:1073764621
 225 00c0 C4F20003 		movt	r3, #:upper16:1073764621
 226 00c4 45F60D12 		movw	r2, #:lower16:1073764621
 227 00c8 C4F20002 		movt	r2, #:upper16:1073764621
 228 00cc 1278     		ldrb	r2, [r2, #0]
 229 00ce D2B2     		uxtb	r2, r2
 230 00d0 42F04002 		orr	r2, r2, #64
 231 00d4 D2B2     		uxtb	r2, r2
 232 00d6 1A70     		strb	r2, [r3, #0]
 198:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* ADC_SAR_1_CLOCK_FREQUENCY > (ADC_SAR_1_MAX_FREQUENCY / 2) */
 199:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 200:.\Generated_Source\PSoC5/ADC_SAR_1.c ****      /* Delay control for comparator latch enable, low delay, (Default for 1MSPS) */
 201:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(ADC_SAR_1_HIGH_POWER_PULSE == 0u) /* MinPulseWidth <= 50 ns */
 202:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_SAR_CSR5_REG |= ADC_SAR_1_SAR_DCEN;
 203:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #else /* Delay control for comparator latch enable, high delay (for ~<500KSPS) */
 204:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_SAR_CSR5_REG &= ~ADC_SAR_1_SAR_DCEN;
 233              		.loc 1 204 0
 234 00d8 45F60D13 		movw	r3, #:lower16:1073764621
 235 00dc C4F20003 		movt	r3, #:upper16:1073764621
 236 00e0 45F60D12 		movw	r2, #:lower16:1073764621
 237 00e4 C4F20002 		movt	r2, #:upper16:1073764621
 238 00e8 1278     		ldrb	r2, [r2, #0]
 239 00ea D2B2     		uxtb	r2, r2
 240 00ec 02F0DF02 		and	r2, r2, #223
 241 00f0 1A70     		strb	r2, [r3, #0]
 205:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* ADC_SAR_1_CLOCK_FREQUENCY > (ADC_SAR_1_MAX_FREQUENCY / 2) */
 206:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 207:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Set default power */
 208:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     tmpReg = (ADC_SAR_1_DEFAULT_POWER << ADC_SAR_1_SAR_POWER_SHIFT);
 242              		.loc 1 208 0
 243 00f2 6FF03F03 		mvn	r3, #63
 244 00f6 BB71     		strb	r3, [r7, #6]
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 9


 209:.\Generated_Source\PSoC5/ADC_SAR_1.c ****    /* SAR_HIZ_CLEAR:   Should not be used for LP */
 210:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if ((CY_PSOC5LP) || (ADC_SAR_1_DEFAULT_REFERENCE != ADC_SAR_1__EXT_REF))
 211:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         tmpReg |= ADC_SAR_1_SAR_HIZ_CLEAR;
 245              		.loc 1 211 0
 246 00f8 BB79     		ldrb	r3, [r7, #6]
 247 00fa 43F00803 		orr	r3, r3, #8
 248 00fe BB71     		strb	r3, [r7, #6]
 212:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* SAR_HIZ_CLEAR */
 213:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     
 214:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /*Set Convertion mode */
 215:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(ADC_SAR_1_DEFAULT_CONV_MODE == ADC_SAR_1__TRIGGERED)      /* If triggered mode */
 216:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         tmpReg |= ADC_SAR_1_SAR_MX_SOF_UDB |          /* source: UDB */
 217:.\Generated_Source\PSoC5/ADC_SAR_1.c ****                   ADC_SAR_1_SAR_SOF_MODE_EDGE;        /* Set edge-sensitive sof source */
 218:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* ADC_SAR_1_DEFAULT_CONV_MODE */
 219:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_SAR_CSR0_REG = tmpReg;
 249              		.loc 1 219 0
 250 0100 45F60813 		movw	r3, #:lower16:1073764616
 251 0104 C4F20003 		movt	r3, #:upper16:1073764616
 252 0108 BA79     		ldrb	r2, [r7, #6]
 253 010a 1A70     		strb	r2, [r3, #0]
 220:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 221:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Enable clock for SAR ADC*/
 222:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_SAR_CLK_REG |= ADC_SAR_1_SAR_MX_CLK_EN;
 254              		.loc 1 222 0
 255 010c 45F62F33 		movw	r3, #:lower16:1073765167
 256 0110 C4F20003 		movt	r3, #:upper16:1073765167
 257 0114 45F62F32 		movw	r2, #:lower16:1073765167
 258 0118 C4F20002 		movt	r2, #:upper16:1073765167
 259 011c 1278     		ldrb	r2, [r2, #0]
 260 011e D2B2     		uxtb	r2, r2
 261 0120 42F00802 		orr	r2, r2, #8
 262 0124 D2B2     		uxtb	r2, r2
 263 0126 1A70     		strb	r2, [r3, #0]
 223:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 224:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(CY_PSOC5A)
 225:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* Software Reset */
 226:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_SAR_CSR0_REG |= ADC_SAR_1_SAR_RESET_SOFT_ACTIVE;
 227:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         CyDelayUs(2); /* 2us delay is required for the lowest 1Mhz clock connected to SAR */
 228:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_SAR_CSR0_REG &= ~ADC_SAR_1_SAR_RESET_SOFT_ACTIVE;
 229:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #else
 230:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         CyDelayUs(10); /* The block is ready to use 10 us after the enable signal is set high. */
 264              		.loc 1 230 0
 265 0128 4FF00A00 		mov	r0, #10
 266 012c FFF7FEFF 		bl	CyDelayUs
 231:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* End CY_PSOC5A */
 232:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 233:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Clear a pending interrupt */
 234:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     CyIntClearPending(ADC_SAR_1_INTC_NUMBER);
 267              		.loc 1 234 0
 268 0130 4FF00200 		mov	r0, #2
 269 0134 FFF7FEFF 		bl	CyIntClearPending
 235:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     CyExitCriticalSection(enableInterrupts);
 270              		.loc 1 235 0
 271 0138 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 272 013a 1846     		mov	r0, r3
 273 013c FFF7FEFF 		bl	CyExitCriticalSection
 236:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 10


 274              		.loc 1 236 0
 275 0140 07F10807 		add	r7, r7, #8
 276 0144 BD46     		mov	sp, r7
 277 0146 80BD     		pop	{r7, pc}
 278              		.cfi_endproc
 279              	.LFE2:
 280              		.size	ADC_SAR_1_Enable, .-ADC_SAR_1_Enable
 281              		.section	.text.ADC_SAR_1_Stop,"ax",%progbits
 282              		.align	2
 283              		.global	ADC_SAR_1_Stop
 284              		.thumb
 285              		.thumb_func
 286              		.type	ADC_SAR_1_Stop, %function
 287              	ADC_SAR_1_Stop:
 288              	.LFB3:
 237:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 238:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 239:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 240:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_Stop
 241:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 242:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 243:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 244:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Stops convertion and reduce the power to the minimum.
 245:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 246:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 247:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 248:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 249:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 250:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 251:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 252:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 253:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_Stop(void)
 254:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 289              		.loc 1 254 0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 8
 292              		@ frame_needed = 1, uses_anonymous_args = 0
 293 0000 80B5     		push	{r7, lr}
 294              	.LCFI7:
 295              		.cfi_def_cfa_offset 8
 296 0002 82B0     		sub	sp, sp, #8
 297              	.LCFI8:
 298              		.cfi_def_cfa_offset 16
 299 0004 00AF     		add	r7, sp, #0
 300              		.cfi_offset 14, -4
 301              		.cfi_offset 7, -8
 302              	.LCFI9:
 303              		.cfi_def_cfa_register 7
 255:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     uint8 enableInterrupts;
 256:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     enableInterrupts = CyEnterCriticalSection();
 304              		.loc 1 256 0
 305 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 306 000a 0346     		mov	r3, r0
 307 000c FB71     		strb	r3, [r7, #7]
 257:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 258:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Stop all conversions */
 259:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_SAR_CSR0_REG &= ~ADC_SAR_1_SAR_SOF_START_CONV;
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 11


 308              		.loc 1 259 0
 309 000e 45F60813 		movw	r3, #:lower16:1073764616
 310 0012 C4F20003 		movt	r3, #:upper16:1073764616
 311 0016 45F60812 		movw	r2, #:lower16:1073764616
 312 001a C4F20002 		movt	r2, #:upper16:1073764616
 313 001e 1278     		ldrb	r2, [r2, #0]
 314 0020 D2B2     		uxtb	r2, r2
 315 0022 02F0FE02 		and	r2, r2, #254
 316 0026 1A70     		strb	r2, [r3, #0]
 260:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 261:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(CY_PSOC5A)
 262:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* Leave the SAR block powered and reduce the power to the minimum */
 263:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_SAR_CSR0_REG |= ADC_SAR_1_ICONT_LV_3;
 264:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* Disconnect Bypass Cap */
 265:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_SAR_CSR6_REG &= ~ADC_SAR_1_INT_BYPASS_EXT_VREF;
 266:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* Disable reference buffer and reduce the reference power to the minimum */
 267:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_SAR_CSR3_REG &= ~ADC_SAR_1_SAR_EN_BUF_VREF_EN; /* VCM buffer is absent in PSOC5A*
 268:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_SAR_CSR3_REG |= ADC_SAR_1_SAR_PWR_CTRL_VREF_DIV_BY4;
 269:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #else
 270:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* Disable the SAR ADC block in Active Power Mode */
 271:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_PWRMGR_SAR_REG &= ~ADC_SAR_1_ACT_PWR_SAR_EN;
 317              		.loc 1 271 0
 318 0028 44F2AB33 		movw	r3, #:lower16:1073759147
 319 002c C4F20003 		movt	r3, #:upper16:1073759147
 320 0030 44F2AB32 		movw	r2, #:lower16:1073759147
 321 0034 C4F20002 		movt	r2, #:upper16:1073759147
 322 0038 1278     		ldrb	r2, [r2, #0]
 323 003a D2B2     		uxtb	r2, r2
 324 003c 02F0FD02 		and	r2, r2, #253
 325 0040 1A70     		strb	r2, [r3, #0]
 272:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* Disable the SAR ADC in Standby Power Mode */
 273:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_STBY_PWRMGR_SAR_REG &= ~ADC_SAR_1_STBY_PWR_SAR_EN;
 326              		.loc 1 273 0
 327 0042 44F2BB33 		movw	r3, #:lower16:1073759163
 328 0046 C4F20003 		movt	r3, #:upper16:1073759163
 329 004a 44F2BB32 		movw	r2, #:lower16:1073759163
 330 004e C4F20002 		movt	r2, #:upper16:1073759163
 331 0052 1278     		ldrb	r2, [r2, #0]
 332 0054 D2B2     		uxtb	r2, r2
 333 0056 02F0FD02 		and	r2, r2, #253
 334 005a 1A70     		strb	r2, [r3, #0]
 274:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* End CY_PSOC5A */
 275:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 276:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* This is only valid if there is an internal clock */
 277:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(ADC_SAR_1_DEFAULT_INTERNAL_CLK)
 278:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_PWRMGR_CLK_REG &= ~ADC_SAR_1_ACT_PWR_CLK_EN;
 335              		.loc 1 278 0
 336 005c 44F2A133 		movw	r3, #:lower16:1073759137
 337 0060 C4F20003 		movt	r3, #:upper16:1073759137
 338 0064 44F2A132 		movw	r2, #:lower16:1073759137
 339 0068 C4F20002 		movt	r2, #:upper16:1073759137
 340 006c 1278     		ldrb	r2, [r2, #0]
 341 006e D2B2     		uxtb	r2, r2
 342 0070 02F0FE02 		and	r2, r2, #254
 343 0074 1A70     		strb	r2, [r3, #0]
 279:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_STBY_PWRMGR_CLK_REG &= ~ADC_SAR_1_STBY_PWR_CLK_EN;
 344              		.loc 1 279 0
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 12


 345 0076 44F2B133 		movw	r3, #:lower16:1073759153
 346 007a C4F20003 		movt	r3, #:upper16:1073759153
 347 007e 44F2B132 		movw	r2, #:lower16:1073759153
 348 0082 C4F20002 		movt	r2, #:upper16:1073759153
 349 0086 1278     		ldrb	r2, [r2, #0]
 350 0088 D2B2     		uxtb	r2, r2
 351 008a 02F0FE02 		and	r2, r2, #254
 352 008e 1A70     		strb	r2, [r3, #0]
 280:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* End ADC_SAR_1_DEFAULT_INTERNAL_CLK */
 281:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 282:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     CyExitCriticalSection(enableInterrupts);
 353              		.loc 1 282 0
 354 0090 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 355 0092 1846     		mov	r0, r3
 356 0094 FFF7FEFF 		bl	CyExitCriticalSection
 283:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 284:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 357              		.loc 1 284 0
 358 0098 07F10807 		add	r7, r7, #8
 359 009c BD46     		mov	sp, r7
 360 009e 80BD     		pop	{r7, pc}
 361              		.cfi_endproc
 362              	.LFE3:
 363              		.size	ADC_SAR_1_Stop, .-ADC_SAR_1_Stop
 364              		.section	.text.ADC_SAR_1_IRQ_Enable,"ax",%progbits
 365              		.align	2
 366              		.global	ADC_SAR_1_IRQ_Enable
 367              		.thumb
 368              		.thumb_func
 369              		.type	ADC_SAR_1_IRQ_Enable, %function
 370              	ADC_SAR_1_IRQ_Enable:
 371              	.LFB4:
 285:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 286:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 287:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 288:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_IRQ_Enable
 289:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 290:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 291:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Enables the interrupt.
 292:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 293:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 294:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 295:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 296:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 297:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 298:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 299:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 300:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_IRQ_Enable(void)
 301:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 372              		.loc 1 301 0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 0
 375              		@ frame_needed = 1, uses_anonymous_args = 0
 376 0000 80B5     		push	{r7, lr}
 377              	.LCFI10:
 378              		.cfi_def_cfa_offset 8
 379 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 13


 380              		.cfi_offset 14, -4
 381              		.cfi_offset 7, -8
 382              	.LCFI11:
 383              		.cfi_def_cfa_register 7
 302:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Enable the general interrupt. */
 303:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     CyIntEnable(ADC_SAR_1_INTC_NUMBER);
 384              		.loc 1 303 0
 385 0004 4FF00200 		mov	r0, #2
 386 0008 FFF7FEFF 		bl	CyIntEnable
 304:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 387              		.loc 1 304 0
 388 000c 80BD     		pop	{r7, pc}
 389              		.cfi_endproc
 390              	.LFE4:
 391              		.size	ADC_SAR_1_IRQ_Enable, .-ADC_SAR_1_IRQ_Enable
 392 000e 00BF     		.section	.text.ADC_SAR_1_IRQ_Disable,"ax",%progbits
 393              		.align	2
 394              		.global	ADC_SAR_1_IRQ_Disable
 395              		.thumb
 396              		.thumb_func
 397              		.type	ADC_SAR_1_IRQ_Disable, %function
 398              	ADC_SAR_1_IRQ_Disable:
 399              	.LFB5:
 305:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 306:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 307:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 308:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_IRQ_Disable
 309:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 310:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 311:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 312:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Disables the Interrupt.
 313:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 314:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 315:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 316:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 317:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 318:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 319:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 320:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 321:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_IRQ_Disable(void)
 322:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 400              		.loc 1 322 0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 0
 403              		@ frame_needed = 1, uses_anonymous_args = 0
 404 0000 80B5     		push	{r7, lr}
 405              	.LCFI12:
 406              		.cfi_def_cfa_offset 8
 407 0002 00AF     		add	r7, sp, #0
 408              		.cfi_offset 14, -4
 409              		.cfi_offset 7, -8
 410              	.LCFI13:
 411              		.cfi_def_cfa_register 7
 323:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Disable the general interrupt. */
 324:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     CyIntDisable(ADC_SAR_1_INTC_NUMBER);
 412              		.loc 1 324 0
 413 0004 4FF00200 		mov	r0, #2
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 14


 414 0008 FFF7FEFF 		bl	CyIntDisable
 325:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 415              		.loc 1 325 0
 416 000c 80BD     		pop	{r7, pc}
 417              		.cfi_endproc
 418              	.LFE5:
 419              		.size	ADC_SAR_1_IRQ_Disable, .-ADC_SAR_1_IRQ_Disable
 420 000e 00BF     		.section	.text.ADC_SAR_1_SetPower,"ax",%progbits
 421              		.align	2
 422              		.global	ADC_SAR_1_SetPower
 423              		.thumb
 424              		.thumb_func
 425              		.type	ADC_SAR_1_SetPower, %function
 426              	ADC_SAR_1_SetPower:
 427              	.LFB6:
 326:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 327:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 328:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 329:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_SetPower
 330:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 331:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 332:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 333:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Sets the Power mode.
 334:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 335:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 336:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  power:  Power setting for ADC
 337:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  0 ->    Normal
 338:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  1 ->    Half power
 339:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  2 ->    1/3rd power (1.25 power for PSoC5 LP)
 340:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  3 ->    Quarter power.
 341:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 342:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 343:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 344:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 345:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 346:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_SetPower(uint8 power)
 347:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 428              		.loc 1 347 0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 16
 431              		@ frame_needed = 1, uses_anonymous_args = 0
 432              		@ link register save eliminated.
 433 0000 80B4     		push	{r7}
 434              	.LCFI14:
 435              		.cfi_def_cfa_offset 4
 436 0002 85B0     		sub	sp, sp, #20
 437              	.LCFI15:
 438              		.cfi_def_cfa_offset 24
 439 0004 00AF     		add	r7, sp, #0
 440              		.cfi_offset 7, -4
 441              	.LCFI16:
 442              		.cfi_def_cfa_register 7
 443 0006 0346     		mov	r3, r0
 444 0008 FB71     		strb	r3, [r7, #7]
 348:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     uint8 tmpReg;
 349:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 350:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* mask off invalid power settings */
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 15


 351:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     power &= ADC_SAR_1_SAR_API_POWER_MASK;
 445              		.loc 1 351 0
 446 000a FB79     		ldrb	r3, [r7, #7]
 447 000c 03F00303 		and	r3, r3, #3
 448 0010 FB71     		strb	r3, [r7, #7]
 352:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 353:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Set Power parameter  */
 354:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     tmpReg = ADC_SAR_1_SAR_CSR0_REG & ~ADC_SAR_1_SAR_POWER_MASK;
 449              		.loc 1 354 0
 450 0012 45F60813 		movw	r3, #:lower16:1073764616
 451 0016 C4F20003 		movt	r3, #:upper16:1073764616
 452 001a 1B78     		ldrb	r3, [r3, #0]
 453 001c DBB2     		uxtb	r3, r3
 454 001e 03F03F03 		and	r3, r3, #63
 455 0022 FB73     		strb	r3, [r7, #15]
 355:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     tmpReg |= (power << ADC_SAR_1_SAR_POWER_SHIFT);
 456              		.loc 1 355 0
 457 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 458 0026 4FEA8313 		lsl	r3, r3, #6
 459 002a DAB2     		uxtb	r2, r3
 460 002c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 461 002e 42EA0303 		orr	r3, r2, r3
 462 0032 DBB2     		uxtb	r3, r3
 463 0034 FB73     		strb	r3, [r7, #15]
 356:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_SAR_CSR0_REG = tmpReg;
 464              		.loc 1 356 0
 465 0036 45F60813 		movw	r3, #:lower16:1073764616
 466 003a C4F20003 		movt	r3, #:upper16:1073764616
 467 003e FA7B     		ldrb	r2, [r7, #15]
 468 0040 1A70     		strb	r2, [r3, #0]
 357:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 469              		.loc 1 357 0
 470 0042 07F11407 		add	r7, r7, #20
 471 0046 BD46     		mov	sp, r7
 472 0048 80BC     		pop	{r7}
 473 004a 7047     		bx	lr
 474              		.cfi_endproc
 475              	.LFE6:
 476              		.size	ADC_SAR_1_SetPower, .-ADC_SAR_1_SetPower
 477              		.section	.text.ADC_SAR_1_SetResolution,"ax",%progbits
 478              		.align	2
 479              		.global	ADC_SAR_1_SetResolution
 480              		.thumb
 481              		.thumb_func
 482              		.type	ADC_SAR_1_SetResolution, %function
 483              	ADC_SAR_1_SetResolution:
 484              	.LFB7:
 358:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 359:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 360:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 361:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_SetResolution
 362:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 363:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 364:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 365:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Sets the Relution of the SAR.
 366:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  This function does not affect the actual conversion with PSoC5 ES1 silicon.
 367:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 16


 368:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 369:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  resolution:
 370:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  12 ->    RES12
 371:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  10 ->    RES10
 372:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  8  ->    RES8
 373:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 374:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 375:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 376:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 377:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Side Effects:
 378:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  The ADC resolution cannot be changed during a conversion cycle. The
 379:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  recommended best practice is to stop conversions with
 380:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_StopConvert(), change the resolution, then restart the
 381:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  conversions with ADC_StartConvert().
 382:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  If you decide not to stop conversions before calling this API, you
 383:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  should use ADC_IsEndConversion() to wait until conversion is complete
 384:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  before changing the resolution.
 385:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  If you call ADC_SetResolution() during a conversion, the resolution will
 386:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  not be changed until the current conversion is complete. Data will not be
 387:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  available in the new resolution for another 6 + "New Resolution(in bits)"
 388:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  clock cycles.
 389:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  You may need add a delay of this number of clock cycles after
 390:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SetResolution() is called before data is valid again.
 391:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Affects ADC_CountsTo_Volts(), ADC_CountsTo_mVolts(), and
 392:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_CountsTo_uVolts() by calculating the correct conversion between ADC
 393:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  counts and the applied input voltage. Calculation depends on resolution,
 394:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  input range, and voltage reference.
 395:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 396:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 397:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_SetResolution(uint8 resolution)
 398:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 485              		.loc 1 398 0
 486              		.cfi_startproc
 487              		@ args = 0, pretend = 0, frame = 16
 488              		@ frame_needed = 1, uses_anonymous_args = 0
 489 0000 80B5     		push	{r7, lr}
 490              	.LCFI17:
 491              		.cfi_def_cfa_offset 8
 492 0002 84B0     		sub	sp, sp, #16
 493              	.LCFI18:
 494              		.cfi_def_cfa_offset 24
 495 0004 00AF     		add	r7, sp, #0
 496              		.cfi_offset 14, -4
 497              		.cfi_offset 7, -8
 498              	.LCFI19:
 499              		.cfi_def_cfa_register 7
 500 0006 0346     		mov	r3, r0
 501 0008 FB71     		strb	r3, [r7, #7]
 399:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     uint8 tmpReg;
 400:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 401:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* remember resolution for the GetResult APIs */
 402:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(CY_PSOC5A)
 403:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_resolution = resolution;
 404:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* End CY_PSOC5A */
 405:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 406:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Set SAR ADC resolution */
 407:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     switch (resolution)
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 17


 502              		.loc 1 407 0
 503 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 504 000c 0A2B     		cmp	r3, #10
 505 000e 08D0     		beq	.L19
 506 0010 0C2B     		cmp	r3, #12
 507 0012 02D0     		beq	.L20
 508 0014 082B     		cmp	r3, #8
 509 0016 08D0     		beq	.L18
 510 0018 0BE0     		b	.L23
 511              	.L20:
 408:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     {
 409:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         case ADC_SAR_1__BITS_12:
 410:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             tmpReg = ADC_SAR_1_SAR_RESOLUTION_12BIT;
 512              		.loc 1 410 0
 513 001a 6FF03F03 		mvn	r3, #63
 514 001e FB73     		strb	r3, [r7, #15]
 411:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             break;
 515              		.loc 1 411 0
 516 0020 0AE0     		b	.L21
 517              	.L19:
 412:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         case ADC_SAR_1__BITS_10:
 413:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             /* Use 12bits for PSoC5 production silicon and shift the
 414:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             *  results for lower resolution in GetResult16() API
 415:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             */
 416:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             #if(CY_PSOC5A)
 417:.\Generated_Source\PSoC5/ADC_SAR_1.c ****                 tmpReg = ADC_SAR_1_SAR_RESOLUTION_12BIT;
 418:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             #else
 419:.\Generated_Source\PSoC5/ADC_SAR_1.c ****                 tmpReg = ADC_SAR_1_SAR_RESOLUTION_10BIT;
 518              		.loc 1 419 0
 519 0022 6FF07F03 		mvn	r3, #127
 520 0026 FB73     		strb	r3, [r7, #15]
 420:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             #endif /* End CY_PSOC5A */
 421:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             break;
 521              		.loc 1 421 0
 522 0028 06E0     		b	.L21
 523              	.L18:
 422:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         case ADC_SAR_1__BITS_8:
 423:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             #if(CY_PSOC5A)
 424:.\Generated_Source\PSoC5/ADC_SAR_1.c ****                 tmpReg = ADC_SAR_1_SAR_RESOLUTION_12BIT;
 425:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             #else
 426:.\Generated_Source\PSoC5/ADC_SAR_1.c ****                 tmpReg = ADC_SAR_1_SAR_RESOLUTION_8BIT;
 524              		.loc 1 426 0
 525 002a 4FF04003 		mov	r3, #64
 526 002e FB73     		strb	r3, [r7, #15]
 427:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             #endif /* End CY_PSOC5A */
 428:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             break;
 527              		.loc 1 428 0
 528 0030 02E0     		b	.L21
 529              	.L23:
 429:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         default:
 430:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             tmpReg = ADC_SAR_1_SAR_RESOLUTION_12BIT;
 530              		.loc 1 430 0
 531 0032 6FF03F03 		mvn	r3, #63
 532 0036 FB73     		strb	r3, [r7, #15]
 533              	.L21:
 431:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             break;
 432:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     }
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 18


 433:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 434:.\Generated_Source\PSoC5/ADC_SAR_1.c ****      tmpReg |= ADC_SAR_1_SAR_SAMPLE_WIDTH;   /* 18 conversion cycles @ 12bits + 1 gap*/
 534              		.loc 1 434 0
 535 0038 FB7B     		ldrb	r3, [r7, #15]
 536 003a 43F00403 		orr	r3, r3, #4
 537 003e FB73     		strb	r3, [r7, #15]
 435:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_SAR_CSR2_REG = tmpReg;
 538              		.loc 1 435 0
 539 0040 45F60A13 		movw	r3, #:lower16:1073764618
 540 0044 C4F20003 		movt	r3, #:upper16:1073764618
 541 0048 FA7B     		ldrb	r2, [r7, #15]
 542 004a 1A70     		strb	r2, [r3, #0]
 436:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 437:.\Generated_Source\PSoC5/ADC_SAR_1.c ****      /* Calculate gain for convert counts to volts */
 438:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_CalcGain(resolution);
 543              		.loc 1 438 0
 544 004c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 545 004e 1846     		mov	r0, r3
 546 0050 FFF7FEFF 		bl	ADC_SAR_1_CalcGain
 439:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 547              		.loc 1 439 0
 548 0054 07F11007 		add	r7, r7, #16
 549 0058 BD46     		mov	sp, r7
 550 005a 80BD     		pop	{r7, pc}
 551              		.cfi_endproc
 552              	.LFE7:
 553              		.size	ADC_SAR_1_SetResolution, .-ADC_SAR_1_SetResolution
 554              		.section	.text.ADC_SAR_1_StartConvert,"ax",%progbits
 555              		.align	2
 556              		.global	ADC_SAR_1_StartConvert
 557              		.thumb
 558              		.thumb_func
 559              		.type	ADC_SAR_1_StartConvert, %function
 560              	ADC_SAR_1_StartConvert:
 561              	.LFB8:
 440:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 441:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 442:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 443:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_StartConvert
 444:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 445:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 446:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 447:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Starts ADC conversion using the given mode.
 448:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 449:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 450:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 451:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 452:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 453:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 454:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 455:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Theory:
 456:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Forces the ADC to initiate a conversion. In Free Running mode, the ADC will
 457:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  run continuously. In a triggered mode the function also acts as a software
 458:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  version of the SOC. Here every conversion has to be triggered by the routine.
 459:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  This writes into the SOC bit in SAR_CTRL reg.
 460:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 461:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Side Effects:
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 19


 462:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  In a triggered mode the function switches source for SOF from the external
 463:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  pin to the internal SOF generation. Application should not call StartConvert
 464:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  if external source used for SOF.
 465:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 466:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_StartConvert(void)
 467:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 562              		.loc 1 467 0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 1, uses_anonymous_args = 0
 566              		@ link register save eliminated.
 567 0000 80B4     		push	{r7}
 568              	.LCFI20:
 569              		.cfi_def_cfa_offset 4
 570 0002 00AF     		add	r7, sp, #0
 571              		.cfi_offset 7, -4
 572              	.LCFI21:
 573              		.cfi_def_cfa_register 7
 468:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(ADC_SAR_1_DEFAULT_CONV_MODE == ADC_SAR_1__TRIGGERED)   /* If triggered mode */
 469:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_SAR_CSR0_REG &= ~ADC_SAR_1_SAR_MX_SOF_UDB;   /* source: SOF bit */
 470:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* End ADC_SAR_1_DEFAULT_CONV_MODE */
 471:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 472:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Start the conversion */
 473:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_SAR_CSR0_REG |= ADC_SAR_1_SAR_SOF_START_CONV;
 574              		.loc 1 473 0
 575 0004 45F60813 		movw	r3, #:lower16:1073764616
 576 0008 C4F20003 		movt	r3, #:upper16:1073764616
 577 000c 45F60812 		movw	r2, #:lower16:1073764616
 578 0010 C4F20002 		movt	r2, #:upper16:1073764616
 579 0014 1278     		ldrb	r2, [r2, #0]
 580 0016 D2B2     		uxtb	r2, r2
 581 0018 42F00102 		orr	r2, r2, #1
 582 001c D2B2     		uxtb	r2, r2
 583 001e 1A70     		strb	r2, [r3, #0]
 474:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 584              		.loc 1 474 0
 585 0020 BD46     		mov	sp, r7
 586 0022 80BC     		pop	{r7}
 587 0024 7047     		bx	lr
 588              		.cfi_endproc
 589              	.LFE8:
 590              		.size	ADC_SAR_1_StartConvert, .-ADC_SAR_1_StartConvert
 591 0026 00BF     		.section	.text.ADC_SAR_1_StopConvert,"ax",%progbits
 592              		.align	2
 593              		.global	ADC_SAR_1_StopConvert
 594              		.thumb
 595              		.thumb_func
 596              		.type	ADC_SAR_1_StopConvert, %function
 597              	ADC_SAR_1_StopConvert:
 598              	.LFB9:
 475:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 476:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 477:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 478:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_StopConvert
 479:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 480:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 481:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 20


 482:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Stops ADC conversion using the given mode.
 483:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 484:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 485:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 486:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 487:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 488:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 489:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 490:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Theory:
 491:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Stops ADC conversion in Free Running mode.
 492:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  This writes into the SOC bit in SAR_CTRL reg.
 493:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 494:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Side Effects:
 495:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  In a triggered mode the function set a software version of the SOC to low
 496:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  level and switch SOF source to hardware SOF input.
 497:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 498:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 499:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_StopConvert(void)
 500:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 599              		.loc 1 500 0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 1, uses_anonymous_args = 0
 603              		@ link register save eliminated.
 604 0000 80B4     		push	{r7}
 605              	.LCFI22:
 606              		.cfi_def_cfa_offset 4
 607 0002 00AF     		add	r7, sp, #0
 608              		.cfi_offset 7, -4
 609              	.LCFI23:
 610              		.cfi_def_cfa_register 7
 501:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Stop all conversions */
 502:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_SAR_CSR0_REG &= ~ADC_SAR_1_SAR_SOF_START_CONV;
 611              		.loc 1 502 0
 612 0004 45F60813 		movw	r3, #:lower16:1073764616
 613 0008 C4F20003 		movt	r3, #:upper16:1073764616
 614 000c 45F60812 		movw	r2, #:lower16:1073764616
 615 0010 C4F20002 		movt	r2, #:upper16:1073764616
 616 0014 1278     		ldrb	r2, [r2, #0]
 617 0016 D2B2     		uxtb	r2, r2
 618 0018 02F0FE02 		and	r2, r2, #254
 619 001c 1A70     		strb	r2, [r3, #0]
 503:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 504:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(ADC_SAR_1_DEFAULT_CONV_MODE == ADC_SAR_1__TRIGGERED)   /* If triggered mode */
 505:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* Return source to UDB for hardware SOF signal */
 506:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_SAR_CSR0_REG |= ADC_SAR_1_SAR_MX_SOF_UDB;    /* source: UDB */
 507:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* End ADC_SAR_1_DEFAULT_CONV_MODE */
 508:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 509:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 620              		.loc 1 509 0
 621 001e BD46     		mov	sp, r7
 622 0020 80BC     		pop	{r7}
 623 0022 7047     		bx	lr
 624              		.cfi_endproc
 625              	.LFE9:
 626              		.size	ADC_SAR_1_StopConvert, .-ADC_SAR_1_StopConvert
 627              		.section	.text.ADC_SAR_1_IsEndConversion,"ax",%progbits
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 21


 628              		.align	2
 629              		.global	ADC_SAR_1_IsEndConversion
 630              		.thumb
 631              		.thumb_func
 632              		.type	ADC_SAR_1_IsEndConversion, %function
 633              	ADC_SAR_1_IsEndConversion:
 634              	.LFB10:
 510:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 511:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 512:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 513:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_IsEndConversion
 514:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 515:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 516:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 517:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Queries the ADC to see if conversion is complete
 518:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 519:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 520:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  retMode:  Wait mode,
 521:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *   0 if return with answer imediately.
 522:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *   1 if wait until conversion is complete, then return.
 523:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 524:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 525:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  (uint8)  0 =>  Conversion not complete.
 526:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *           1 =>  Conversion complete.
 527:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 528:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 529:.\Generated_Source\PSoC5/ADC_SAR_1.c **** uint8 ADC_SAR_1_IsEndConversion(uint8 retMode)
 530:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 635              		.loc 1 530 0
 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 16
 638              		@ frame_needed = 1, uses_anonymous_args = 0
 639 0000 80B5     		push	{r7, lr}
 640              	.LCFI24:
 641              		.cfi_def_cfa_offset 8
 642 0002 84B0     		sub	sp, sp, #16
 643              	.LCFI25:
 644              		.cfi_def_cfa_offset 24
 645 0004 00AF     		add	r7, sp, #0
 646              		.cfi_offset 14, -4
 647              		.cfi_offset 7, -8
 648              	.LCFI26:
 649              		.cfi_def_cfa_register 7
 650 0006 0346     		mov	r3, r0
 651 0008 FB71     		strb	r3, [r7, #7]
 652              	.L30:
 531:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     uint8 status;
 532:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 533:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     do
 534:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     {
 535:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         status = ADC_SAR_1_SAR_CSR1_REG & ADC_SAR_1_SAR_EOF_1;
 653              		.loc 1 535 0
 654 000a 45F60913 		movw	r3, #:lower16:1073764617
 655 000e C4F20003 		movt	r3, #:upper16:1073764617
 656 0012 1B78     		ldrb	r3, [r3, #0]
 657 0014 DBB2     		uxtb	r3, r3
 658 0016 03F00103 		and	r3, r3, #1
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 22


 659 001a FB73     		strb	r3, [r7, #15]
 536:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     } while ((status != ADC_SAR_1_SAR_EOF_1) && (retMode == ADC_SAR_1_WAIT_FOR_RESULT));
 660              		.loc 1 536 0
 661 001c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 662 001e 012B     		cmp	r3, #1
 663 0020 02D0     		beq	.L29
 664 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 665 0024 002B     		cmp	r3, #0
 666 0026 F0D0     		beq	.L30
 667              	.L29:
 537:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* If convertion complete, wait until EOF bit released */
 538:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     if(status == ADC_SAR_1_SAR_EOF_1)
 668              		.loc 1 538 0
 669 0028 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 670 002a 012B     		cmp	r3, #1
 671 002c 08D1     		bne	.L31
 539:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     {
 540:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* wait one ADC clock to let the EOC status bit release */
 541:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         CyDelayUs(1);
 672              		.loc 1 541 0
 673 002e 4FF00100 		mov	r0, #1
 674 0032 FFF7FEFF 		bl	CyDelayUs
 542:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* Do the unconditional read operation of the CSR1 register to make sure the EOC bit has be
 543:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         CY_GET_REG8(ADC_SAR_1_SAR_CSR1_PTR);
 675              		.loc 1 543 0
 676 0036 45F60913 		movw	r3, #:lower16:1073764617
 677 003a C4F20003 		movt	r3, #:upper16:1073764617
 678 003e 1B78     		ldrb	r3, [r3, #0]
 679              	.L31:
 544:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     }
 545:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 546:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     return(status);
 680              		.loc 1 546 0
 681 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 547:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 682              		.loc 1 547 0
 683 0042 1846     		mov	r0, r3
 684 0044 07F11007 		add	r7, r7, #16
 685 0048 BD46     		mov	sp, r7
 686 004a 80BD     		pop	{r7, pc}
 687              		.cfi_endproc
 688              	.LFE10:
 689              		.size	ADC_SAR_1_IsEndConversion, .-ADC_SAR_1_IsEndConversion
 690              		.section	.text.ADC_SAR_1_GetResult8,"ax",%progbits
 691              		.align	2
 692              		.global	ADC_SAR_1_GetResult8
 693              		.thumb
 694              		.thumb_func
 695              		.type	ADC_SAR_1_GetResult8, %function
 696              	ADC_SAR_1_GetResult8:
 697              	.LFB11:
 548:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 549:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 550:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 551:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_GetResult8
 552:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 553:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 23


 554:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 555:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Returns an 8-bit result or the LSB of the last conversion.
 556:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_IsEndConversion() should be called to verify that the data
 557:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *   sample is ready
 558:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 559:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 560:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 561:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 562:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 563:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC result.
 564:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 565:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Global Variables:
 566:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_shift - used to convert the ADC counts to the 2's
 567:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  compliment form.
 568:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_resolution - used to shift the results for lower
 569:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *   resolution.
 570:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 571:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 572:.\Generated_Source\PSoC5/ADC_SAR_1.c **** int8 ADC_SAR_1_GetResult8( void )
 573:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 698              		.loc 1 573 0
 699              		.cfi_startproc
 700              		@ args = 0, pretend = 0, frame = 0
 701              		@ frame_needed = 1, uses_anonymous_args = 0
 702              		@ link register save eliminated.
 703 0000 80B4     		push	{r7}
 704              	.LCFI27:
 705              		.cfi_def_cfa_offset 4
 706 0002 00AF     		add	r7, sp, #0
 707              		.cfi_offset 7, -4
 708              	.LCFI28:
 709              		.cfi_def_cfa_register 7
 574:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 575:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(CY_PSOC5A)
 576:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 577:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         int16 res;
 578:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 579:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         res = CY_GET_REG16(ADC_SAR_1_SAR_WRK0_PTR) - ADC_SAR_1_shift;
 580:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 581:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* Use 12bits for PSoC5 production silicon and shift the results for lower resolution in th
 582:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         if(ADC_SAR_1_resolution == ADC_SAR_1__BITS_10)
 583:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         {
 584:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             res >>= 2u;
 585:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         }
 586:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         else if(ADC_SAR_1_resolution == ADC_SAR_1__BITS_8)
 587:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         {
 588:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             res >>= 4u;
 589:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         }
 590:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         else    /* Do not shift for 12 bits */
 591:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         {
 592:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         }
 593:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         return( (int8)res );
 594:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 595:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #else
 596:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         return( ADC_SAR_1_SAR_WRK0_REG - (int8)ADC_SAR_1_shift);
 710              		.loc 1 596 0
 711 0004 45F6A233 		movw	r3, #:lower16:1073765282
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 24


 712 0008 C4F20003 		movt	r3, #:upper16:1073765282
 713 000c 1B78     		ldrb	r3, [r3, #0]
 714 000e DAB2     		uxtb	r2, r3
 715 0010 40F20003 		movw	r3, #:lower16:ADC_SAR_1_shift
 716 0014 C0F20003 		movt	r3, #:upper16:ADC_SAR_1_shift
 717 0018 1B88     		ldrh	r3, [r3, #0]	@ movhi
 718 001a 9BB2     		uxth	r3, r3
 719 001c DBB2     		uxtb	r3, r3
 720 001e C3EB0203 		rsb	r3, r3, r2
 721 0022 DBB2     		uxtb	r3, r3
 722 0024 5BB2     		sxtb	r3, r3
 597:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* End CY_PSOC5A */
 598:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 599:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 723              		.loc 1 599 0
 724 0026 1846     		mov	r0, r3
 725 0028 BD46     		mov	sp, r7
 726 002a 80BC     		pop	{r7}
 727 002c 7047     		bx	lr
 728              		.cfi_endproc
 729              	.LFE11:
 730              		.size	ADC_SAR_1_GetResult8, .-ADC_SAR_1_GetResult8
 731 002e 00BF     		.section	.text.ADC_SAR_1_GetResult16,"ax",%progbits
 732              		.align	2
 733              		.global	ADC_SAR_1_GetResult16
 734              		.thumb
 735              		.thumb_func
 736              		.type	ADC_SAR_1_GetResult16, %function
 737              	ADC_SAR_1_GetResult16:
 738              	.LFB12:
 600:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 601:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 602:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 603:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_GetResult16
 604:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 605:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 606:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 607:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Gets the data available in the SAR DATA registers.
 608:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_IsEndConversion() should be called to verify that the data
 609:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *   sample is ready
 610:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 611:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 612:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 613:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 614:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 615:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC result. WORD value which has the converted 12bits. In the differential
 616:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  input mode the SAR ADC outputs digitally converted data in binary offset
 617:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  scheme, this function converts the data into 2's compliment form.
 618:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 619:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Global Variables:
 620:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_shift - used to convert the ADC counts to the 2's
 621:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  compliment form.
 622:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_resolution - used to shift the results for lower
 623:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *   resolution.
 624:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 625:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 626:.\Generated_Source\PSoC5/ADC_SAR_1.c **** int16 ADC_SAR_1_GetResult16( void )
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 25


 627:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 739              		.loc 1 627 0
 740              		.cfi_startproc
 741              		@ args = 0, pretend = 0, frame = 8
 742              		@ frame_needed = 1, uses_anonymous_args = 0
 743              		@ link register save eliminated.
 744 0000 80B4     		push	{r7}
 745              	.LCFI29:
 746              		.cfi_def_cfa_offset 4
 747 0002 83B0     		sub	sp, sp, #12
 748              	.LCFI30:
 749              		.cfi_def_cfa_offset 16
 750 0004 00AF     		add	r7, sp, #0
 751              		.cfi_offset 7, -4
 752              	.LCFI31:
 753              		.cfi_def_cfa_register 7
 628:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     int16 res;
 629:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 630:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     res = CY_GET_REG16(ADC_SAR_1_SAR_WRK0_PTR) - ADC_SAR_1_shift;
 754              		.loc 1 630 0
 755 0006 45F6A233 		movw	r3, #:lower16:1073765282
 756 000a C4F20003 		movt	r3, #:upper16:1073765282
 757 000e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 758 0010 9AB2     		uxth	r2, r3
 759 0012 40F20003 		movw	r3, #:lower16:ADC_SAR_1_shift
 760 0016 C0F20003 		movt	r3, #:upper16:ADC_SAR_1_shift
 761 001a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 762 001c 9BB2     		uxth	r3, r3
 763 001e 9BB2     		uxth	r3, r3
 764 0020 C3EB0203 		rsb	r3, r3, r2
 765 0024 9BB2     		uxth	r3, r3
 766 0026 FB80     		strh	r3, [r7, #6]	@ movhi
 631:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 632:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(CY_PSOC5A)
 633:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* Use 12bits for PSoC5 production silicon and shift the results for lower resolution in th
 634:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         if(ADC_SAR_1_resolution == ADC_SAR_1__BITS_10)
 635:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         {
 636:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             res >>= 2u;
 637:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         }
 638:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         else if(ADC_SAR_1_resolution == ADC_SAR_1__BITS_8)
 639:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         {
 640:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             res >>= 4u;
 641:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         }
 642:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         else    /* Do not shift for 12 bits */
 643:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         {
 644:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         }
 645:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* End CY_PSOC5A */
 646:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 647:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     return( res );
 767              		.loc 1 647 0
 768 0028 FB88     		ldrh	r3, [r7, #6]
 769 002a 1BB2     		sxth	r3, r3
 648:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 770              		.loc 1 648 0
 771 002c 1846     		mov	r0, r3
 772 002e 07F10C07 		add	r7, r7, #12
 773 0032 BD46     		mov	sp, r7
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 26


 774 0034 80BC     		pop	{r7}
 775 0036 7047     		bx	lr
 776              		.cfi_endproc
 777              	.LFE12:
 778              		.size	ADC_SAR_1_GetResult16, .-ADC_SAR_1_GetResult16
 779              		.section	.text.ADC_SAR_1_SetOffset,"ax",%progbits
 780              		.align	2
 781              		.global	ADC_SAR_1_SetOffset
 782              		.thumb
 783              		.thumb_func
 784              		.type	ADC_SAR_1_SetOffset, %function
 785              	ADC_SAR_1_SetOffset:
 786              	.LFB13:
 649:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 650:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 651:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 652:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_SetOffset
 653:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 654:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 655:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 656:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  This function sets the offset for voltage readings.
 657:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 658:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 659:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  int16: Offset in counts
 660:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 661:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 662:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 663:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 664:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Global Variables:
 665:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  The ADC_SAR_1_offset variable modified. This variable is used for
 666:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  offset calibration purpose.
 667:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  Affects the ADC_SAR_1_CountsTo_Volts,
 668:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_CountsTo_mVolts, ADC_SAR_1_CountsTo_uVolts functions
 669:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  by subtracting the given offset.
 670:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 671:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 672:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_SetOffset(int16 offset)
 673:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 787              		.loc 1 673 0
 788              		.cfi_startproc
 789              		@ args = 0, pretend = 0, frame = 8
 790              		@ frame_needed = 1, uses_anonymous_args = 0
 791              		@ link register save eliminated.
 792 0000 80B4     		push	{r7}
 793              	.LCFI32:
 794              		.cfi_def_cfa_offset 4
 795 0002 83B0     		sub	sp, sp, #12
 796              	.LCFI33:
 797              		.cfi_def_cfa_offset 16
 798 0004 00AF     		add	r7, sp, #0
 799              		.cfi_offset 7, -4
 800              	.LCFI34:
 801              		.cfi_def_cfa_register 7
 802 0006 0346     		mov	r3, r0
 803 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 674:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_offset = offset;
 804              		.loc 1 674 0
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 27


 805 000a 40F20003 		movw	r3, #:lower16:ADC_SAR_1_offset
 806 000e C0F20003 		movt	r3, #:upper16:ADC_SAR_1_offset
 807 0012 FA88     		ldrh	r2, [r7, #6]	@ movhi
 808 0014 1A80     		strh	r2, [r3, #0]	@ movhi
 675:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 809              		.loc 1 675 0
 810 0016 07F10C07 		add	r7, r7, #12
 811 001a BD46     		mov	sp, r7
 812 001c 80BC     		pop	{r7}
 813 001e 7047     		bx	lr
 814              		.cfi_endproc
 815              	.LFE13:
 816              		.size	ADC_SAR_1_SetOffset, .-ADC_SAR_1_SetOffset
 817              		.section	.text.ADC_SAR_1_CalcGain,"ax",%progbits
 818              		.align	2
 819              		.global	ADC_SAR_1_CalcGain
 820              		.thumb
 821              		.thumb_func
 822              		.type	ADC_SAR_1_CalcGain, %function
 823              	ADC_SAR_1_CalcGain:
 824              	.LFB14:
 676:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 677:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 678:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 679:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_CalcGain
 680:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 681:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 682:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 683:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  This function calculates the ADC gain in counts per volt.
 684:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 685:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 686:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  uint8: resolution
 687:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 688:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 689:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 690:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 691:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Global Variables:
 692:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_shift variable initialized. This variable is used to
 693:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  convert the ADC counts to the 2's compliment form.
 694:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_countsPerVolt variable initialized. This variable is used
 695:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  for gain calibration purpose.
 696:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 697:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 698:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_CalcGain( uint8 resolution )
 699:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 825              		.loc 1 699 0
 826              		.cfi_startproc
 827              		@ args = 0, pretend = 0, frame = 16
 828              		@ frame_needed = 1, uses_anonymous_args = 0
 829              		@ link register save eliminated.
 830 0000 80B4     		push	{r7}
 831              	.LCFI35:
 832              		.cfi_def_cfa_offset 4
 833 0002 85B0     		sub	sp, sp, #20
 834              	.LCFI36:
 835              		.cfi_def_cfa_offset 24
 836 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 28


 837              		.cfi_offset 7, -4
 838              	.LCFI37:
 839              		.cfi_def_cfa_register 7
 840 0006 0346     		mov	r3, r0
 841 0008 FB71     		strb	r3, [r7, #7]
 700:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     uint32 counts = ADC_SAR_1_SAR_WRK_MAX;       /*default 12 bits*/
 842              		.loc 1 700 0
 843 000a 40F6FF73 		movw	r3, #4095
 844 000e BB60     		str	r3, [r7, #8]
 701:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     uint16 diff_zero = ADC_SAR_1_SAR_DIFF_SHIFT;
 845              		.loc 1 701 0
 846 0010 4FF40063 		mov	r3, #2048
 847 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 702:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 703:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     if(resolution == ADC_SAR_1__BITS_10)
 848              		.loc 1 703 0
 849 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 850 0018 0A2B     		cmp	r3, #10
 851 001a 07D1     		bne	.L40
 704:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     {
 705:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         counts >>= 2u;
 852              		.loc 1 705 0
 853 001c BB68     		ldr	r3, [r7, #8]
 854 001e 4FEA9303 		lsr	r3, r3, #2
 855 0022 BB60     		str	r3, [r7, #8]
 706:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* Use 12bits for PSoC5 silicon */
 707:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         #if(CY_PSOC5A)
 708:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             diff_zero = diff_zero;  /* To avoid the warning */
 709:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         #else
 710:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             diff_zero >>= 2u;
 856              		.loc 1 710 0
 857 0024 FB89     		ldrh	r3, [r7, #14]
 858 0026 4FEA9303 		lsr	r3, r3, #2
 859 002a FB81     		strh	r3, [r7, #14]	@ movhi
 860              	.L40:
 711:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         #endif /* End CY_PSOC5A */
 712:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     }
 713:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     if(resolution == ADC_SAR_1__BITS_8)
 861              		.loc 1 713 0
 862 002c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 863 002e 082B     		cmp	r3, #8
 864 0030 07D1     		bne	.L41
 714:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     {
 715:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         counts >>= 4u;
 865              		.loc 1 715 0
 866 0032 BB68     		ldr	r3, [r7, #8]
 867 0034 4FEA1313 		lsr	r3, r3, #4
 868 0038 BB60     		str	r3, [r7, #8]
 716:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         /* Use 12bits for PSoC5 silicon */
 717:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         #if(CY_PSOC5A)
 718:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             diff_zero = diff_zero;  /* To avoid the warning */
 719:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         #else
 720:.\Generated_Source\PSoC5/ADC_SAR_1.c ****             diff_zero >>= 4u;
 869              		.loc 1 720 0
 870 003a FB89     		ldrh	r3, [r7, #14]
 871 003c 4FEA1313 		lsr	r3, r3, #4
 872 0040 FB81     		strh	r3, [r7, #14]	@ movhi
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 29


 873              	.L41:
 721:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         #endif /* End CY_PSOC5A */
 722:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     }
 723:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     counts *= 1000u; /* To avoid float point arithmetic*/
 874              		.loc 1 723 0
 875 0042 BB68     		ldr	r3, [r7, #8]
 876 0044 4FF47A72 		mov	r2, #1000
 877 0048 02FB03F3 		mul	r3, r2, r3
 878 004c BB60     		str	r3, [r7, #8]
 724:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_countsPerVolt = counts / ADC_SAR_1_DEFAULT_REF_VOLTAGE_MV / 2;
 879              		.loc 1 724 0
 880 004e BA68     		ldr	r2, [r7, #8]
 881 0050 41F25973 		movw	r3, #:lower16:-776530087
 882 0054 CDF2B713 		movt	r3, #:upper16:-776530087
 883 0058 A3FB0213 		umull	r1, r3, r3, r2
 884 005c 4FEA1333 		lsr	r3, r3, #12
 885 0060 9AB2     		uxth	r2, r3
 886 0062 40F20003 		movw	r3, #:lower16:ADC_SAR_1_countsPerVolt
 887 0066 C0F20003 		movt	r3, #:upper16:ADC_SAR_1_countsPerVolt
 888 006a 1A80     		strh	r2, [r3, #0]	@ movhi
 725:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 726:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #if(ADC_SAR_1_DEFAULT_RANGE == ADC_SAR_1__VSS_TO_VREF)
 727:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_shift = 0;
 728:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #elif(ADC_SAR_1_DEFAULT_RANGE == ADC_SAR_1__VSSA_TO_VDDA)
 729:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_shift = 0;
 730:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #elif(ADC_SAR_1_DEFAULT_RANGE == ADC_SAR_1__VSSA_TO_VDAC)
 731:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_shift = 0;
 889              		.loc 1 731 0
 890 006c 40F20003 		movw	r3, #:lower16:ADC_SAR_1_shift
 891 0070 C0F20003 		movt	r3, #:upper16:ADC_SAR_1_shift
 892 0074 4FF00002 		mov	r2, #0
 893 0078 1A80     		strh	r2, [r3, #0]	@ movhi
 732:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #elif(ADC_SAR_1_DEFAULT_RANGE == ADC_SAR_1__VNEG_VREF_DIFF)
 733:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_shift = diff_zero;
 734:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #elif(ADC_SAR_1_DEFAULT_RANGE == ADC_SAR_1__VNEG_VDDA_DIFF)
 735:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_shift = diff_zero;
 736:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #elif(ADC_SAR_1_DEFAULT_RANGE == ADC_SAR_1__VNEG_VDDA_2_DIFF)
 737:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_shift = diff_zero;
 738:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #elif(ADC_SAR_1_DEFAULT_RANGE == ADC_SAR_1__VNEG_VDAC_DIFF)
 739:.\Generated_Source\PSoC5/ADC_SAR_1.c ****         ADC_SAR_1_shift = diff_zero;
 740:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     #endif /* End ADC_SAR_1_DEFAULT_RANGE */
 741:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 894              		.loc 1 741 0
 895 007a 07F11407 		add	r7, r7, #20
 896 007e BD46     		mov	sp, r7
 897 0080 80BC     		pop	{r7}
 898 0082 7047     		bx	lr
 899              		.cfi_endproc
 900              	.LFE14:
 901              		.size	ADC_SAR_1_CalcGain, .-ADC_SAR_1_CalcGain
 902              		.section	.text.ADC_SAR_1_SetGain,"ax",%progbits
 903              		.align	2
 904              		.global	ADC_SAR_1_SetGain
 905              		.thumb
 906              		.thumb_func
 907              		.type	ADC_SAR_1_SetGain, %function
 908              	ADC_SAR_1_SetGain:
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 30


 909              	.LFB15:
 742:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 743:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 744:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 745:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_SetGain
 746:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 747:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 748:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 749:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  This function sets the ADC gain in counts per volt.
 750:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 751:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 752:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  int16  adcGain  counts per volt
 753:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 754:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 755:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  None.
 756:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 757:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Global Variables:
 758:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_countsPerVolt variable modified. This variable is used
 759:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  for gain calibration purpose.
 760:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 761:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 762:.\Generated_Source\PSoC5/ADC_SAR_1.c **** void ADC_SAR_1_SetGain(int16 adcGain)
 763:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 910              		.loc 1 763 0
 911              		.cfi_startproc
 912              		@ args = 0, pretend = 0, frame = 8
 913              		@ frame_needed = 1, uses_anonymous_args = 0
 914              		@ link register save eliminated.
 915 0000 80B4     		push	{r7}
 916              	.LCFI38:
 917              		.cfi_def_cfa_offset 4
 918 0002 83B0     		sub	sp, sp, #12
 919              	.LCFI39:
 920              		.cfi_def_cfa_offset 16
 921 0004 00AF     		add	r7, sp, #0
 922              		.cfi_offset 7, -4
 923              	.LCFI40:
 924              		.cfi_def_cfa_register 7
 925 0006 0346     		mov	r3, r0
 926 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 764:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     ADC_SAR_1_countsPerVolt = adcGain;
 927              		.loc 1 764 0
 928 000a 40F20003 		movw	r3, #:lower16:ADC_SAR_1_countsPerVolt
 929 000e C0F20003 		movt	r3, #:upper16:ADC_SAR_1_countsPerVolt
 930 0012 FA88     		ldrh	r2, [r7, #6]	@ movhi
 931 0014 1A80     		strh	r2, [r3, #0]	@ movhi
 765:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 932              		.loc 1 765 0
 933 0016 07F10C07 		add	r7, r7, #12
 934 001a BD46     		mov	sp, r7
 935 001c 80BC     		pop	{r7}
 936 001e 7047     		bx	lr
 937              		.cfi_endproc
 938              	.LFE15:
 939              		.size	ADC_SAR_1_SetGain, .-ADC_SAR_1_SetGain
 940              		.section	.text.ADC_SAR_1_CountsTo_mVolts,"ax",%progbits
 941              		.align	2
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 31


 942              		.global	ADC_SAR_1_CountsTo_mVolts
 943              		.thumb
 944              		.thumb_func
 945              		.type	ADC_SAR_1_CountsTo_mVolts, %function
 946              	ADC_SAR_1_CountsTo_mVolts:
 947              	.LFB16:
 766:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 767:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 768:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 769:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_CountsTo_mVolts
 770:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 771:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 772:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 773:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  This function converts ADC counts to mVolts
 774:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 775:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 776:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  int16  adcCounts   Reading from ADC.
 777:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 778:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 779:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  int16  Result in mVolts
 780:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 781:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Global Variables:
 782:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_offset variable used.
 783:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_countsPerVolt variable used.
 784:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 785:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 786:.\Generated_Source\PSoC5/ADC_SAR_1.c **** int16 ADC_SAR_1_CountsTo_mVolts(int16 adcCounts)
 787:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 948              		.loc 1 787 0
 949              		.cfi_startproc
 950              		@ args = 0, pretend = 0, frame = 16
 951              		@ frame_needed = 1, uses_anonymous_args = 0
 952              		@ link register save eliminated.
 953 0000 80B4     		push	{r7}
 954              	.LCFI41:
 955              		.cfi_def_cfa_offset 4
 956 0002 85B0     		sub	sp, sp, #20
 957              	.LCFI42:
 958              		.cfi_def_cfa_offset 24
 959 0004 00AF     		add	r7, sp, #0
 960              		.cfi_offset 7, -4
 961              	.LCFI43:
 962              		.cfi_def_cfa_register 7
 963 0006 0346     		mov	r3, r0
 964 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 788:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 789:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     int16 mVolts;
 790:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 791:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Subtract ADC offset */
 792:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     adcCounts -= ADC_SAR_1_offset;
 965              		.loc 1 792 0
 966 000a FA88     		ldrh	r2, [r7, #6]
 967 000c 40F20003 		movw	r3, #:lower16:ADC_SAR_1_offset
 968 0010 C0F20003 		movt	r3, #:upper16:ADC_SAR_1_offset
 969 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 970 0016 9BB2     		uxth	r3, r3
 971 0018 9BB2     		uxth	r3, r3
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 32


 972 001a C3EB0203 		rsb	r3, r3, r2
 973 001e 9BB2     		uxth	r3, r3
 974 0020 FB80     		strh	r3, [r7, #6]	@ movhi
 793:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 794:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     mVolts = ( (int32)adcCounts * 1000 ) / ADC_SAR_1_countsPerVolt ;
 975              		.loc 1 794 0
 976 0022 B7F90630 		ldrsh	r3, [r7, #6]
 977 0026 4FF47A72 		mov	r2, #1000
 978 002a 02FB03F2 		mul	r2, r2, r3
 979 002e 40F20003 		movw	r3, #:lower16:ADC_SAR_1_countsPerVolt
 980 0032 C0F20003 		movt	r3, #:upper16:ADC_SAR_1_countsPerVolt
 981 0036 1B88     		ldrh	r3, [r3, #0]	@ movhi
 982 0038 9BB2     		uxth	r3, r3
 983 003a 1BB2     		sxth	r3, r3
 984 003c 92FBF3F3 		sdiv	r3, r2, r3
 985 0040 FB81     		strh	r3, [r7, #14]	@ movhi
 795:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 796:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     return( mVolts );
 986              		.loc 1 796 0
 987 0042 FB89     		ldrh	r3, [r7, #14]
 988 0044 1BB2     		sxth	r3, r3
 797:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 989              		.loc 1 797 0
 990 0046 1846     		mov	r0, r3
 991 0048 07F11407 		add	r7, r7, #20
 992 004c BD46     		mov	sp, r7
 993 004e 80BC     		pop	{r7}
 994 0050 7047     		bx	lr
 995              		.cfi_endproc
 996              	.LFE16:
 997              		.size	ADC_SAR_1_CountsTo_mVolts, .-ADC_SAR_1_CountsTo_mVolts
 998 0052 00BF     		.section	.text.ADC_SAR_1_CountsTo_uVolts,"ax",%progbits
 999              		.align	2
 1000              		.global	ADC_SAR_1_CountsTo_uVolts
 1001              		.thumb
 1002              		.thumb_func
 1003              		.type	ADC_SAR_1_CountsTo_uVolts, %function
 1004              	ADC_SAR_1_CountsTo_uVolts:
 1005              	.LFB17:
 798:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 799:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 800:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 801:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_CountsTo_uVolts
 802:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 803:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 804:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 805:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  This function converts ADC counts to micro Volts
 806:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 807:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 808:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  int16  adcCounts   Reading from ADC.
 809:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 810:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 811:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  int32  Result in micro Volts
 812:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 813:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Global Variables:
 814:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_offset variable used.
 815:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_countsPerVolt variable used.
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 33


 816:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 817:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 818:.\Generated_Source\PSoC5/ADC_SAR_1.c **** int32 ADC_SAR_1_CountsTo_uVolts(int16 adcCounts)
 819:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 1006              		.loc 1 819 0
 1007              		.cfi_startproc
 1008              		@ args = 0, pretend = 0, frame = 16
 1009              		@ frame_needed = 1, uses_anonymous_args = 0
 1010              		@ link register save eliminated.
 1011 0000 80B4     		push	{r7}
 1012              	.LCFI44:
 1013              		.cfi_def_cfa_offset 4
 1014 0002 85B0     		sub	sp, sp, #20
 1015              	.LCFI45:
 1016              		.cfi_def_cfa_offset 24
 1017 0004 00AF     		add	r7, sp, #0
 1018              		.cfi_offset 7, -4
 1019              	.LCFI46:
 1020              		.cfi_def_cfa_register 7
 1021 0006 0346     		mov	r3, r0
 1022 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 820:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 821:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     int32 uVolts;
 822:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 823:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Subtract ADC offset */
 824:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     adcCounts -= ADC_SAR_1_offset;
 1023              		.loc 1 824 0
 1024 000a FA88     		ldrh	r2, [r7, #6]
 1025 000c 40F20003 		movw	r3, #:lower16:ADC_SAR_1_offset
 1026 0010 C0F20003 		movt	r3, #:upper16:ADC_SAR_1_offset
 1027 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1028 0016 9BB2     		uxth	r3, r3
 1029 0018 9BB2     		uxth	r3, r3
 1030 001a C3EB0203 		rsb	r3, r3, r2
 1031 001e 9BB2     		uxth	r3, r3
 1032 0020 FB80     		strh	r3, [r7, #6]	@ movhi
 825:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* To convert adcCounts to microVolts it is required to be multiplied
 826:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     *  on 1 million. It is multiplied on 500000 and later on 2 to
 827:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     *  to avoid 32bit arithmetic overflows.
 828:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     */
 829:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     uVolts = (( (int32)adcCounts * 500000 ) / ADC_SAR_1_countsPerVolt) * 2;
 1033              		.loc 1 829 0
 1034 0022 B7F90620 		ldrsh	r2, [r7, #6]
 1035 0026 4AF22013 		movw	r3, #:lower16:500000
 1036 002a C0F20703 		movt	r3, #:upper16:500000
 1037 002e 03FB02F2 		mul	r2, r3, r2
 1038 0032 40F20003 		movw	r3, #:lower16:ADC_SAR_1_countsPerVolt
 1039 0036 C0F20003 		movt	r3, #:upper16:ADC_SAR_1_countsPerVolt
 1040 003a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1041 003c 9BB2     		uxth	r3, r3
 1042 003e 1BB2     		sxth	r3, r3
 1043 0040 92FBF3F3 		sdiv	r3, r2, r3
 1044 0044 4FEA4303 		lsl	r3, r3, #1
 1045 0048 FB60     		str	r3, [r7, #12]
 830:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 831:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     return( uVolts );
 1046              		.loc 1 831 0
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 34


 1047 004a FB68     		ldr	r3, [r7, #12]
 832:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 1048              		.loc 1 832 0
 1049 004c 1846     		mov	r0, r3
 1050 004e 07F11407 		add	r7, r7, #20
 1051 0052 BD46     		mov	sp, r7
 1052 0054 80BC     		pop	{r7}
 1053 0056 7047     		bx	lr
 1054              		.cfi_endproc
 1055              	.LFE17:
 1056              		.size	ADC_SAR_1_CountsTo_uVolts, .-ADC_SAR_1_CountsTo_uVolts
 1057              		.global	__aeabi_i2f
 1058              		.global	__aeabi_fdiv
 1059              		.section	.text.ADC_SAR_1_CountsTo_Volts,"ax",%progbits
 1060              		.align	2
 1061              		.global	ADC_SAR_1_CountsTo_Volts
 1062              		.thumb
 1063              		.thumb_func
 1064              		.type	ADC_SAR_1_CountsTo_Volts, %function
 1065              	ADC_SAR_1_CountsTo_Volts:
 1066              	.LFB18:
 833:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 834:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 835:.\Generated_Source\PSoC5/ADC_SAR_1.c **** /*******************************************************************************
 836:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Function Name: ADC_SAR_1_CountsTo_Volts
 837:.\Generated_Source\PSoC5/ADC_SAR_1.c **** ********************************************************************************
 838:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 839:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Summary:
 840:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  This function converts ADC counts to Volts
 841:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 842:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Parameters:
 843:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  int16  adcCounts   Reading from ADC.
 844:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 845:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Return:
 846:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  float  Result in mVolts
 847:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 848:.\Generated_Source\PSoC5/ADC_SAR_1.c **** * Global Variables:
 849:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_offset variable used.
 850:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *  ADC_SAR_1_countsPerVolt variable used.
 851:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *
 852:.\Generated_Source\PSoC5/ADC_SAR_1.c **** *******************************************************************************/
 853:.\Generated_Source\PSoC5/ADC_SAR_1.c **** float ADC_SAR_1_CountsTo_Volts(int16 adcCounts)
 854:.\Generated_Source\PSoC5/ADC_SAR_1.c **** {
 1067              		.loc 1 854 0
 1068              		.cfi_startproc
 1069              		@ args = 0, pretend = 0, frame = 16
 1070              		@ frame_needed = 1, uses_anonymous_args = 0
 1071 0000 90B5     		push	{r4, r7, lr}
 1072              	.LCFI47:
 1073              		.cfi_def_cfa_offset 12
 1074 0002 85B0     		sub	sp, sp, #20
 1075              	.LCFI48:
 1076              		.cfi_def_cfa_offset 32
 1077 0004 00AF     		add	r7, sp, #0
 1078              		.cfi_offset 14, -4
 1079              		.cfi_offset 7, -8
 1080              		.cfi_offset 4, -12
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 35


 1081              	.LCFI49:
 1082              		.cfi_def_cfa_register 7
 1083 0006 0346     		mov	r3, r0
 1084 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 855:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     float volts;
 856:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 857:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     /* Subtract ADC offset */
 858:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     adcCounts -= ADC_SAR_1_offset;
 1085              		.loc 1 858 0
 1086 000a FA88     		ldrh	r2, [r7, #6]
 1087 000c 40F20003 		movw	r3, #:lower16:ADC_SAR_1_offset
 1088 0010 C0F20003 		movt	r3, #:upper16:ADC_SAR_1_offset
 1089 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1090 0016 9BB2     		uxth	r3, r3
 1091 0018 9BB2     		uxth	r3, r3
 1092 001a C3EB0203 		rsb	r3, r3, r2
 1093 001e 9BB2     		uxth	r3, r3
 1094 0020 FB80     		strh	r3, [r7, #6]	@ movhi
 859:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 860:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     volts = (float)adcCounts / (float)ADC_SAR_1_countsPerVolt;
 1095              		.loc 1 860 0
 1096 0022 B7F90630 		ldrsh	r3, [r7, #6]
 1097 0026 1846     		mov	r0, r3
 1098 0028 FFF7FEFF 		bl	__aeabi_i2f
 1099 002c 0446     		mov	r4, r0
 1100 002e 40F20003 		movw	r3, #:lower16:ADC_SAR_1_countsPerVolt
 1101 0032 C0F20003 		movt	r3, #:upper16:ADC_SAR_1_countsPerVolt
 1102 0036 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1103 0038 9BB2     		uxth	r3, r3
 1104 003a 1BB2     		sxth	r3, r3
 1105 003c 1846     		mov	r0, r3
 1106 003e FFF7FEFF 		bl	__aeabi_i2f
 1107 0042 0346     		mov	r3, r0
 1108 0044 2046     		mov	r0, r4
 1109 0046 1946     		mov	r1, r3
 1110 0048 FFF7FEFF 		bl	__aeabi_fdiv
 1111 004c 0346     		mov	r3, r0
 1112 004e FB60     		str	r3, [r7, #12]	@ float
 861:.\Generated_Source\PSoC5/ADC_SAR_1.c **** 
 862:.\Generated_Source\PSoC5/ADC_SAR_1.c ****     return( volts );
 1113              		.loc 1 862 0
 1114 0050 FB68     		ldr	r3, [r7, #12]	@ float
 863:.\Generated_Source\PSoC5/ADC_SAR_1.c **** }
 1115              		.loc 1 863 0
 1116 0052 1846     		mov	r0, r3
 1117 0054 07F11407 		add	r7, r7, #20
 1118 0058 BD46     		mov	sp, r7
 1119 005a 90BD     		pop	{r4, r7, pc}
 1120              		.cfi_endproc
 1121              	.LFE18:
 1122              		.size	ADC_SAR_1_CountsTo_Volts, .-ADC_SAR_1_CountsTo_Volts
 1123              		.text
 1124              	.Letext0:
 1125              		.section	.debug_loc,"",%progbits
 1126              	.Ldebug_loc0:
 1127              	.LLST0:
 1128 0000 00000000 		.4byte	.LFB0
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 36


 1129 0004 02000000 		.4byte	.LCFI0
 1130 0008 0100     		.2byte	0x1
 1131 000a 5D       		.byte	0x5d
 1132 000b 02000000 		.4byte	.LCFI0
 1133 000f 04000000 		.4byte	.LCFI1
 1134 0013 0200     		.2byte	0x2
 1135 0015 7D       		.byte	0x7d
 1136 0016 08       		.sleb128 8
 1137 0017 04000000 		.4byte	.LCFI1
 1138 001b 2A000000 		.4byte	.LFE0
 1139 001f 0200     		.2byte	0x2
 1140 0021 77       		.byte	0x77
 1141 0022 08       		.sleb128 8
 1142 0023 00000000 		.4byte	0x0
 1143 0027 00000000 		.4byte	0x0
 1144              	.LLST1:
 1145 002b 00000000 		.4byte	.LFB1
 1146 002f 02000000 		.4byte	.LCFI2
 1147 0033 0100     		.2byte	0x1
 1148 0035 5D       		.byte	0x5d
 1149 0036 02000000 		.4byte	.LCFI2
 1150 003a 04000000 		.4byte	.LCFI3
 1151 003e 0200     		.2byte	0x2
 1152 0040 7D       		.byte	0x7d
 1153 0041 08       		.sleb128 8
 1154 0042 04000000 		.4byte	.LCFI3
 1155 0046 5C000000 		.4byte	.LFE1
 1156 004a 0200     		.2byte	0x2
 1157 004c 77       		.byte	0x77
 1158 004d 08       		.sleb128 8
 1159 004e 00000000 		.4byte	0x0
 1160 0052 00000000 		.4byte	0x0
 1161              	.LLST2:
 1162 0056 00000000 		.4byte	.LFB2
 1163 005a 02000000 		.4byte	.LCFI4
 1164 005e 0100     		.2byte	0x1
 1165 0060 5D       		.byte	0x5d
 1166 0061 02000000 		.4byte	.LCFI4
 1167 0065 04000000 		.4byte	.LCFI5
 1168 0069 0200     		.2byte	0x2
 1169 006b 7D       		.byte	0x7d
 1170 006c 08       		.sleb128 8
 1171 006d 04000000 		.4byte	.LCFI5
 1172 0071 06000000 		.4byte	.LCFI6
 1173 0075 0200     		.2byte	0x2
 1174 0077 7D       		.byte	0x7d
 1175 0078 10       		.sleb128 16
 1176 0079 06000000 		.4byte	.LCFI6
 1177 007d 48010000 		.4byte	.LFE2
 1178 0081 0200     		.2byte	0x2
 1179 0083 77       		.byte	0x77
 1180 0084 10       		.sleb128 16
 1181 0085 00000000 		.4byte	0x0
 1182 0089 00000000 		.4byte	0x0
 1183              	.LLST3:
 1184 008d 00000000 		.4byte	.LFB3
 1185 0091 02000000 		.4byte	.LCFI7
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 37


 1186 0095 0100     		.2byte	0x1
 1187 0097 5D       		.byte	0x5d
 1188 0098 02000000 		.4byte	.LCFI7
 1189 009c 04000000 		.4byte	.LCFI8
 1190 00a0 0200     		.2byte	0x2
 1191 00a2 7D       		.byte	0x7d
 1192 00a3 08       		.sleb128 8
 1193 00a4 04000000 		.4byte	.LCFI8
 1194 00a8 06000000 		.4byte	.LCFI9
 1195 00ac 0200     		.2byte	0x2
 1196 00ae 7D       		.byte	0x7d
 1197 00af 10       		.sleb128 16
 1198 00b0 06000000 		.4byte	.LCFI9
 1199 00b4 A0000000 		.4byte	.LFE3
 1200 00b8 0200     		.2byte	0x2
 1201 00ba 77       		.byte	0x77
 1202 00bb 10       		.sleb128 16
 1203 00bc 00000000 		.4byte	0x0
 1204 00c0 00000000 		.4byte	0x0
 1205              	.LLST4:
 1206 00c4 00000000 		.4byte	.LFB4
 1207 00c8 02000000 		.4byte	.LCFI10
 1208 00cc 0100     		.2byte	0x1
 1209 00ce 5D       		.byte	0x5d
 1210 00cf 02000000 		.4byte	.LCFI10
 1211 00d3 04000000 		.4byte	.LCFI11
 1212 00d7 0200     		.2byte	0x2
 1213 00d9 7D       		.byte	0x7d
 1214 00da 08       		.sleb128 8
 1215 00db 04000000 		.4byte	.LCFI11
 1216 00df 0E000000 		.4byte	.LFE4
 1217 00e3 0200     		.2byte	0x2
 1218 00e5 77       		.byte	0x77
 1219 00e6 08       		.sleb128 8
 1220 00e7 00000000 		.4byte	0x0
 1221 00eb 00000000 		.4byte	0x0
 1222              	.LLST5:
 1223 00ef 00000000 		.4byte	.LFB5
 1224 00f3 02000000 		.4byte	.LCFI12
 1225 00f7 0100     		.2byte	0x1
 1226 00f9 5D       		.byte	0x5d
 1227 00fa 02000000 		.4byte	.LCFI12
 1228 00fe 04000000 		.4byte	.LCFI13
 1229 0102 0200     		.2byte	0x2
 1230 0104 7D       		.byte	0x7d
 1231 0105 08       		.sleb128 8
 1232 0106 04000000 		.4byte	.LCFI13
 1233 010a 0E000000 		.4byte	.LFE5
 1234 010e 0200     		.2byte	0x2
 1235 0110 77       		.byte	0x77
 1236 0111 08       		.sleb128 8
 1237 0112 00000000 		.4byte	0x0
 1238 0116 00000000 		.4byte	0x0
 1239              	.LLST6:
 1240 011a 00000000 		.4byte	.LFB6
 1241 011e 02000000 		.4byte	.LCFI14
 1242 0122 0100     		.2byte	0x1
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 38


 1243 0124 5D       		.byte	0x5d
 1244 0125 02000000 		.4byte	.LCFI14
 1245 0129 04000000 		.4byte	.LCFI15
 1246 012d 0200     		.2byte	0x2
 1247 012f 7D       		.byte	0x7d
 1248 0130 04       		.sleb128 4
 1249 0131 04000000 		.4byte	.LCFI15
 1250 0135 06000000 		.4byte	.LCFI16
 1251 0139 0200     		.2byte	0x2
 1252 013b 7D       		.byte	0x7d
 1253 013c 18       		.sleb128 24
 1254 013d 06000000 		.4byte	.LCFI16
 1255 0141 4C000000 		.4byte	.LFE6
 1256 0145 0200     		.2byte	0x2
 1257 0147 77       		.byte	0x77
 1258 0148 18       		.sleb128 24
 1259 0149 00000000 		.4byte	0x0
 1260 014d 00000000 		.4byte	0x0
 1261              	.LLST7:
 1262 0151 00000000 		.4byte	.LFB7
 1263 0155 02000000 		.4byte	.LCFI17
 1264 0159 0100     		.2byte	0x1
 1265 015b 5D       		.byte	0x5d
 1266 015c 02000000 		.4byte	.LCFI17
 1267 0160 04000000 		.4byte	.LCFI18
 1268 0164 0200     		.2byte	0x2
 1269 0166 7D       		.byte	0x7d
 1270 0167 08       		.sleb128 8
 1271 0168 04000000 		.4byte	.LCFI18
 1272 016c 06000000 		.4byte	.LCFI19
 1273 0170 0200     		.2byte	0x2
 1274 0172 7D       		.byte	0x7d
 1275 0173 18       		.sleb128 24
 1276 0174 06000000 		.4byte	.LCFI19
 1277 0178 5C000000 		.4byte	.LFE7
 1278 017c 0200     		.2byte	0x2
 1279 017e 77       		.byte	0x77
 1280 017f 18       		.sleb128 24
 1281 0180 00000000 		.4byte	0x0
 1282 0184 00000000 		.4byte	0x0
 1283              	.LLST8:
 1284 0188 00000000 		.4byte	.LFB8
 1285 018c 02000000 		.4byte	.LCFI20
 1286 0190 0100     		.2byte	0x1
 1287 0192 5D       		.byte	0x5d
 1288 0193 02000000 		.4byte	.LCFI20
 1289 0197 04000000 		.4byte	.LCFI21
 1290 019b 0200     		.2byte	0x2
 1291 019d 7D       		.byte	0x7d
 1292 019e 04       		.sleb128 4
 1293 019f 04000000 		.4byte	.LCFI21
 1294 01a3 26000000 		.4byte	.LFE8
 1295 01a7 0200     		.2byte	0x2
 1296 01a9 77       		.byte	0x77
 1297 01aa 04       		.sleb128 4
 1298 01ab 00000000 		.4byte	0x0
 1299 01af 00000000 		.4byte	0x0
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 39


 1300              	.LLST9:
 1301 01b3 00000000 		.4byte	.LFB9
 1302 01b7 02000000 		.4byte	.LCFI22
 1303 01bb 0100     		.2byte	0x1
 1304 01bd 5D       		.byte	0x5d
 1305 01be 02000000 		.4byte	.LCFI22
 1306 01c2 04000000 		.4byte	.LCFI23
 1307 01c6 0200     		.2byte	0x2
 1308 01c8 7D       		.byte	0x7d
 1309 01c9 04       		.sleb128 4
 1310 01ca 04000000 		.4byte	.LCFI23
 1311 01ce 24000000 		.4byte	.LFE9
 1312 01d2 0200     		.2byte	0x2
 1313 01d4 77       		.byte	0x77
 1314 01d5 04       		.sleb128 4
 1315 01d6 00000000 		.4byte	0x0
 1316 01da 00000000 		.4byte	0x0
 1317              	.LLST10:
 1318 01de 00000000 		.4byte	.LFB10
 1319 01e2 02000000 		.4byte	.LCFI24
 1320 01e6 0100     		.2byte	0x1
 1321 01e8 5D       		.byte	0x5d
 1322 01e9 02000000 		.4byte	.LCFI24
 1323 01ed 04000000 		.4byte	.LCFI25
 1324 01f1 0200     		.2byte	0x2
 1325 01f3 7D       		.byte	0x7d
 1326 01f4 08       		.sleb128 8
 1327 01f5 04000000 		.4byte	.LCFI25
 1328 01f9 06000000 		.4byte	.LCFI26
 1329 01fd 0200     		.2byte	0x2
 1330 01ff 7D       		.byte	0x7d
 1331 0200 18       		.sleb128 24
 1332 0201 06000000 		.4byte	.LCFI26
 1333 0205 4C000000 		.4byte	.LFE10
 1334 0209 0200     		.2byte	0x2
 1335 020b 77       		.byte	0x77
 1336 020c 18       		.sleb128 24
 1337 020d 00000000 		.4byte	0x0
 1338 0211 00000000 		.4byte	0x0
 1339              	.LLST11:
 1340 0215 00000000 		.4byte	.LFB11
 1341 0219 02000000 		.4byte	.LCFI27
 1342 021d 0100     		.2byte	0x1
 1343 021f 5D       		.byte	0x5d
 1344 0220 02000000 		.4byte	.LCFI27
 1345 0224 04000000 		.4byte	.LCFI28
 1346 0228 0200     		.2byte	0x2
 1347 022a 7D       		.byte	0x7d
 1348 022b 04       		.sleb128 4
 1349 022c 04000000 		.4byte	.LCFI28
 1350 0230 2E000000 		.4byte	.LFE11
 1351 0234 0200     		.2byte	0x2
 1352 0236 77       		.byte	0x77
 1353 0237 04       		.sleb128 4
 1354 0238 00000000 		.4byte	0x0
 1355 023c 00000000 		.4byte	0x0
 1356              	.LLST12:
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 40


 1357 0240 00000000 		.4byte	.LFB12
 1358 0244 02000000 		.4byte	.LCFI29
 1359 0248 0100     		.2byte	0x1
 1360 024a 5D       		.byte	0x5d
 1361 024b 02000000 		.4byte	.LCFI29
 1362 024f 04000000 		.4byte	.LCFI30
 1363 0253 0200     		.2byte	0x2
 1364 0255 7D       		.byte	0x7d
 1365 0256 04       		.sleb128 4
 1366 0257 04000000 		.4byte	.LCFI30
 1367 025b 06000000 		.4byte	.LCFI31
 1368 025f 0200     		.2byte	0x2
 1369 0261 7D       		.byte	0x7d
 1370 0262 10       		.sleb128 16
 1371 0263 06000000 		.4byte	.LCFI31
 1372 0267 38000000 		.4byte	.LFE12
 1373 026b 0200     		.2byte	0x2
 1374 026d 77       		.byte	0x77
 1375 026e 10       		.sleb128 16
 1376 026f 00000000 		.4byte	0x0
 1377 0273 00000000 		.4byte	0x0
 1378              	.LLST13:
 1379 0277 00000000 		.4byte	.LFB13
 1380 027b 02000000 		.4byte	.LCFI32
 1381 027f 0100     		.2byte	0x1
 1382 0281 5D       		.byte	0x5d
 1383 0282 02000000 		.4byte	.LCFI32
 1384 0286 04000000 		.4byte	.LCFI33
 1385 028a 0200     		.2byte	0x2
 1386 028c 7D       		.byte	0x7d
 1387 028d 04       		.sleb128 4
 1388 028e 04000000 		.4byte	.LCFI33
 1389 0292 06000000 		.4byte	.LCFI34
 1390 0296 0200     		.2byte	0x2
 1391 0298 7D       		.byte	0x7d
 1392 0299 10       		.sleb128 16
 1393 029a 06000000 		.4byte	.LCFI34
 1394 029e 20000000 		.4byte	.LFE13
 1395 02a2 0200     		.2byte	0x2
 1396 02a4 77       		.byte	0x77
 1397 02a5 10       		.sleb128 16
 1398 02a6 00000000 		.4byte	0x0
 1399 02aa 00000000 		.4byte	0x0
 1400              	.LLST14:
 1401 02ae 00000000 		.4byte	.LFB14
 1402 02b2 02000000 		.4byte	.LCFI35
 1403 02b6 0100     		.2byte	0x1
 1404 02b8 5D       		.byte	0x5d
 1405 02b9 02000000 		.4byte	.LCFI35
 1406 02bd 04000000 		.4byte	.LCFI36
 1407 02c1 0200     		.2byte	0x2
 1408 02c3 7D       		.byte	0x7d
 1409 02c4 04       		.sleb128 4
 1410 02c5 04000000 		.4byte	.LCFI36
 1411 02c9 06000000 		.4byte	.LCFI37
 1412 02cd 0200     		.2byte	0x2
 1413 02cf 7D       		.byte	0x7d
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 41


 1414 02d0 18       		.sleb128 24
 1415 02d1 06000000 		.4byte	.LCFI37
 1416 02d5 84000000 		.4byte	.LFE14
 1417 02d9 0200     		.2byte	0x2
 1418 02db 77       		.byte	0x77
 1419 02dc 18       		.sleb128 24
 1420 02dd 00000000 		.4byte	0x0
 1421 02e1 00000000 		.4byte	0x0
 1422              	.LLST15:
 1423 02e5 00000000 		.4byte	.LFB15
 1424 02e9 02000000 		.4byte	.LCFI38
 1425 02ed 0100     		.2byte	0x1
 1426 02ef 5D       		.byte	0x5d
 1427 02f0 02000000 		.4byte	.LCFI38
 1428 02f4 04000000 		.4byte	.LCFI39
 1429 02f8 0200     		.2byte	0x2
 1430 02fa 7D       		.byte	0x7d
 1431 02fb 04       		.sleb128 4
 1432 02fc 04000000 		.4byte	.LCFI39
 1433 0300 06000000 		.4byte	.LCFI40
 1434 0304 0200     		.2byte	0x2
 1435 0306 7D       		.byte	0x7d
 1436 0307 10       		.sleb128 16
 1437 0308 06000000 		.4byte	.LCFI40
 1438 030c 20000000 		.4byte	.LFE15
 1439 0310 0200     		.2byte	0x2
 1440 0312 77       		.byte	0x77
 1441 0313 10       		.sleb128 16
 1442 0314 00000000 		.4byte	0x0
 1443 0318 00000000 		.4byte	0x0
 1444              	.LLST16:
 1445 031c 00000000 		.4byte	.LFB16
 1446 0320 02000000 		.4byte	.LCFI41
 1447 0324 0100     		.2byte	0x1
 1448 0326 5D       		.byte	0x5d
 1449 0327 02000000 		.4byte	.LCFI41
 1450 032b 04000000 		.4byte	.LCFI42
 1451 032f 0200     		.2byte	0x2
 1452 0331 7D       		.byte	0x7d
 1453 0332 04       		.sleb128 4
 1454 0333 04000000 		.4byte	.LCFI42
 1455 0337 06000000 		.4byte	.LCFI43
 1456 033b 0200     		.2byte	0x2
 1457 033d 7D       		.byte	0x7d
 1458 033e 18       		.sleb128 24
 1459 033f 06000000 		.4byte	.LCFI43
 1460 0343 52000000 		.4byte	.LFE16
 1461 0347 0200     		.2byte	0x2
 1462 0349 77       		.byte	0x77
 1463 034a 18       		.sleb128 24
 1464 034b 00000000 		.4byte	0x0
 1465 034f 00000000 		.4byte	0x0
 1466              	.LLST17:
 1467 0353 00000000 		.4byte	.LFB17
 1468 0357 02000000 		.4byte	.LCFI44
 1469 035b 0100     		.2byte	0x1
 1470 035d 5D       		.byte	0x5d
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 42


 1471 035e 02000000 		.4byte	.LCFI44
 1472 0362 04000000 		.4byte	.LCFI45
 1473 0366 0200     		.2byte	0x2
 1474 0368 7D       		.byte	0x7d
 1475 0369 04       		.sleb128 4
 1476 036a 04000000 		.4byte	.LCFI45
 1477 036e 06000000 		.4byte	.LCFI46
 1478 0372 0200     		.2byte	0x2
 1479 0374 7D       		.byte	0x7d
 1480 0375 18       		.sleb128 24
 1481 0376 06000000 		.4byte	.LCFI46
 1482 037a 58000000 		.4byte	.LFE17
 1483 037e 0200     		.2byte	0x2
 1484 0380 77       		.byte	0x77
 1485 0381 18       		.sleb128 24
 1486 0382 00000000 		.4byte	0x0
 1487 0386 00000000 		.4byte	0x0
 1488              	.LLST18:
 1489 038a 00000000 		.4byte	.LFB18
 1490 038e 02000000 		.4byte	.LCFI47
 1491 0392 0100     		.2byte	0x1
 1492 0394 5D       		.byte	0x5d
 1493 0395 02000000 		.4byte	.LCFI47
 1494 0399 04000000 		.4byte	.LCFI48
 1495 039d 0200     		.2byte	0x2
 1496 039f 7D       		.byte	0x7d
 1497 03a0 0C       		.sleb128 12
 1498 03a1 04000000 		.4byte	.LCFI48
 1499 03a5 06000000 		.4byte	.LCFI49
 1500 03a9 0200     		.2byte	0x2
 1501 03ab 7D       		.byte	0x7d
 1502 03ac 20       		.sleb128 32
 1503 03ad 06000000 		.4byte	.LCFI49
 1504 03b1 5C000000 		.4byte	.LFE18
 1505 03b5 0200     		.2byte	0x2
 1506 03b7 77       		.byte	0x77
 1507 03b8 20       		.sleb128 32
 1508 03b9 00000000 		.4byte	0x0
 1509 03bd 00000000 		.4byte	0x0
 1510              		.file 2 ".\\Generated_Source\\PSoC5\\/cytypes.h"
 1511              		.section	.debug_info
 1512 0000 36040000 		.4byte	0x436
 1513 0004 0200     		.2byte	0x2
 1514 0006 00000000 		.4byte	.Ldebug_abbrev0
 1515 000a 04       		.byte	0x4
 1516 000b 01       		.uleb128 0x1
 1517 000c 58020000 		.4byte	.LASF53
 1518 0010 01       		.byte	0x1
 1519 0011 E4010000 		.4byte	.LASF54
 1520 0015 E8020000 		.4byte	.LASF55
 1521 0019 00000000 		.4byte	0x0
 1522 001d 00000000 		.4byte	0x0
 1523 0021 00000000 		.4byte	.Ldebug_ranges0+0x0
 1524 0025 00000000 		.4byte	.Ldebug_line0
 1525 0029 02       		.uleb128 0x2
 1526 002a 01       		.byte	0x1
 1527 002b 06       		.byte	0x6
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 43


 1528 002c 10030000 		.4byte	.LASF0
 1529 0030 02       		.uleb128 0x2
 1530 0031 01       		.byte	0x1
 1531 0032 08       		.byte	0x8
 1532 0033 0A010000 		.4byte	.LASF1
 1533 0037 02       		.uleb128 0x2
 1534 0038 02       		.byte	0x2
 1535 0039 05       		.byte	0x5
 1536 003a B6020000 		.4byte	.LASF2
 1537 003e 02       		.uleb128 0x2
 1538 003f 02       		.byte	0x2
 1539 0040 07       		.byte	0x7
 1540 0041 57000000 		.4byte	.LASF3
 1541 0045 03       		.uleb128 0x3
 1542 0046 04       		.byte	0x4
 1543 0047 05       		.byte	0x5
 1544 0048 696E7400 		.ascii	"int\000"
 1545 004c 02       		.uleb128 0x2
 1546 004d 04       		.byte	0x4
 1547 004e 07       		.byte	0x7
 1548 004f AF010000 		.4byte	.LASF4
 1549 0053 02       		.uleb128 0x2
 1550 0054 08       		.byte	0x8
 1551 0055 05       		.byte	0x5
 1552 0056 00000000 		.4byte	.LASF5
 1553 005a 02       		.uleb128 0x2
 1554 005b 08       		.byte	0x8
 1555 005c 07       		.byte	0x7
 1556 005d CD010000 		.4byte	.LASF6
 1557 0061 02       		.uleb128 0x2
 1558 0062 04       		.byte	0x4
 1559 0063 05       		.byte	0x5
 1560 0064 01030000 		.4byte	.LASF7
 1561 0068 04       		.uleb128 0x4
 1562 0069 04       		.byte	0x4
 1563 006a 07       		.byte	0x7
 1564 006b 02       		.uleb128 0x2
 1565 006c 04       		.byte	0x4
 1566 006d 07       		.byte	0x7
 1567 006e 2F010000 		.4byte	.LASF8
 1568 0072 02       		.uleb128 0x2
 1569 0073 01       		.byte	0x1
 1570 0074 08       		.byte	0x8
 1571 0075 6B020000 		.4byte	.LASF9
 1572 0079 05       		.uleb128 0x5
 1573 007a D1020000 		.4byte	.LASF10
 1574 007e 02       		.byte	0x2
 1575 007f 60       		.byte	0x60
 1576 0080 30000000 		.4byte	0x30
 1577 0084 05       		.uleb128 0x5
 1578 0085 75010000 		.4byte	.LASF11
 1579 0089 02       		.byte	0x2
 1580 008a 61       		.byte	0x61
 1581 008b 3E000000 		.4byte	0x3e
 1582 008f 05       		.uleb128 0x5
 1583 0090 99010000 		.4byte	.LASF12
 1584 0094 02       		.byte	0x2
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 44


 1585 0095 62       		.byte	0x62
 1586 0096 6B000000 		.4byte	0x6b
 1587 009a 05       		.uleb128 0x5
 1588 009b 7C010000 		.4byte	.LASF13
 1589 009f 02       		.byte	0x2
 1590 00a0 64       		.byte	0x64
 1591 00a1 29000000 		.4byte	0x29
 1592 00a5 05       		.uleb128 0x5
 1593 00a6 0A030000 		.4byte	.LASF14
 1594 00aa 02       		.byte	0x2
 1595 00ab 65       		.byte	0x65
 1596 00ac 37000000 		.4byte	0x37
 1597 00b0 05       		.uleb128 0x5
 1598 00b1 41010000 		.4byte	.LASF15
 1599 00b5 02       		.byte	0x2
 1600 00b6 66       		.byte	0x66
 1601 00b7 61000000 		.4byte	0x61
 1602 00bb 06       		.uleb128 0x6
 1603 00bc 01       		.byte	0x1
 1604 00bd 1C030000 		.4byte	.LASF16
 1605 00c1 01       		.byte	0x1
 1606 00c2 47       		.byte	0x47
 1607 00c3 01       		.byte	0x1
 1608 00c4 00000000 		.4byte	.LFB0
 1609 00c8 2A000000 		.4byte	.LFE0
 1610 00cc 00000000 		.4byte	.LLST0
 1611 00d0 06       		.uleb128 0x6
 1612 00d1 01       		.byte	0x1
 1613 00d2 41000000 		.4byte	.LASF17
 1614 00d6 01       		.byte	0x1
 1615 00d7 67       		.byte	0x67
 1616 00d8 01       		.byte	0x1
 1617 00d9 00000000 		.4byte	.LFB1
 1618 00dd 5C000000 		.4byte	.LFE1
 1619 00e1 2B000000 		.4byte	.LLST1
 1620 00e5 07       		.uleb128 0x7
 1621 00e6 01       		.byte	0x1
 1622 00e7 D7020000 		.4byte	.LASF20
 1623 00eb 01       		.byte	0x1
 1624 00ec 8A       		.byte	0x8a
 1625 00ed 01       		.byte	0x1
 1626 00ee 00000000 		.4byte	.LFB2
 1627 00f2 48010000 		.4byte	.LFE2
 1628 00f6 56000000 		.4byte	.LLST2
 1629 00fa 1B010000 		.4byte	0x11b
 1630 00fe 08       		.uleb128 0x8
 1631 00ff 64020000 		.4byte	.LASF18
 1632 0103 01       		.byte	0x1
 1633 0104 8C       		.byte	0x8c
 1634 0105 79000000 		.4byte	0x79
 1635 0109 02       		.byte	0x2
 1636 010a 91       		.byte	0x91
 1637 010b 76       		.sleb128 -10
 1638 010c 08       		.uleb128 0x8
 1639 010d 47010000 		.4byte	.LASF19
 1640 0111 01       		.byte	0x1
 1641 0112 8D       		.byte	0x8d
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 45


 1642 0113 79000000 		.4byte	0x79
 1643 0117 02       		.byte	0x2
 1644 0118 91       		.byte	0x91
 1645 0119 77       		.sleb128 -9
 1646 011a 00       		.byte	0x0
 1647 011b 07       		.uleb128 0x7
 1648 011c 01       		.byte	0x1
 1649 011d A0010000 		.4byte	.LASF21
 1650 0121 01       		.byte	0x1
 1651 0122 FD       		.byte	0xfd
 1652 0123 01       		.byte	0x1
 1653 0124 00000000 		.4byte	.LFB3
 1654 0128 A0000000 		.4byte	.LFE3
 1655 012c 8D000000 		.4byte	.LLST3
 1656 0130 43010000 		.4byte	0x143
 1657 0134 08       		.uleb128 0x8
 1658 0135 47010000 		.4byte	.LASF19
 1659 0139 01       		.byte	0x1
 1660 013a FF       		.byte	0xff
 1661 013b 79000000 		.4byte	0x79
 1662 013f 02       		.byte	0x2
 1663 0140 91       		.byte	0x91
 1664 0141 77       		.sleb128 -9
 1665 0142 00       		.byte	0x0
 1666 0143 09       		.uleb128 0x9
 1667 0144 01       		.byte	0x1
 1668 0145 37030000 		.4byte	.LASF22
 1669 0149 01       		.byte	0x1
 1670 014a 2C01     		.2byte	0x12c
 1671 014c 01       		.byte	0x1
 1672 014d 00000000 		.4byte	.LFB4
 1673 0151 0E000000 		.4byte	.LFE4
 1674 0155 C4000000 		.4byte	.LLST4
 1675 0159 09       		.uleb128 0x9
 1676 015a 01       		.byte	0x1
 1677 015b E2000000 		.4byte	.LASF23
 1678 015f 01       		.byte	0x1
 1679 0160 4101     		.2byte	0x141
 1680 0162 01       		.byte	0x1
 1681 0163 00000000 		.4byte	.LFB5
 1682 0167 0E000000 		.4byte	.LFE5
 1683 016b EF000000 		.4byte	.LLST5
 1684 016f 0A       		.uleb128 0xa
 1685 0170 01       		.byte	0x1
 1686 0171 0E000000 		.4byte	.LASF24
 1687 0175 01       		.byte	0x1
 1688 0176 5A01     		.2byte	0x15a
 1689 0178 01       		.byte	0x1
 1690 0179 00000000 		.4byte	.LFB6
 1691 017d 4C000000 		.4byte	.LFE6
 1692 0181 1A010000 		.4byte	.LLST6
 1693 0185 A8010000 		.4byte	0x1a8
 1694 0189 0B       		.uleb128 0xb
 1695 018a A3000000 		.4byte	.LASF26
 1696 018e 01       		.byte	0x1
 1697 018f 5A01     		.2byte	0x15a
 1698 0191 79000000 		.4byte	0x79
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 46


 1699 0195 02       		.byte	0x2
 1700 0196 91       		.byte	0x91
 1701 0197 6F       		.sleb128 -17
 1702 0198 0C       		.uleb128 0xc
 1703 0199 64020000 		.4byte	.LASF18
 1704 019d 01       		.byte	0x1
 1705 019e 5C01     		.2byte	0x15c
 1706 01a0 79000000 		.4byte	0x79
 1707 01a4 02       		.byte	0x2
 1708 01a5 91       		.byte	0x91
 1709 01a6 77       		.sleb128 -9
 1710 01a7 00       		.byte	0x0
 1711 01a8 0A       		.uleb128 0xa
 1712 01a9 01       		.byte	0x1
 1713 01aa 6A000000 		.4byte	.LASF25
 1714 01ae 01       		.byte	0x1
 1715 01af 8D01     		.2byte	0x18d
 1716 01b1 01       		.byte	0x1
 1717 01b2 00000000 		.4byte	.LFB7
 1718 01b6 5C000000 		.4byte	.LFE7
 1719 01ba 51010000 		.4byte	.LLST7
 1720 01be E1010000 		.4byte	0x1e1
 1721 01c2 0B       		.uleb128 0xb
 1722 01c3 2C030000 		.4byte	.LASF27
 1723 01c7 01       		.byte	0x1
 1724 01c8 8D01     		.2byte	0x18d
 1725 01ca 79000000 		.4byte	0x79
 1726 01ce 02       		.byte	0x2
 1727 01cf 91       		.byte	0x91
 1728 01d0 6F       		.sleb128 -17
 1729 01d1 0C       		.uleb128 0xc
 1730 01d2 64020000 		.4byte	.LASF18
 1731 01d6 01       		.byte	0x1
 1732 01d7 8F01     		.2byte	0x18f
 1733 01d9 79000000 		.4byte	0x79
 1734 01dd 02       		.byte	0x2
 1735 01de 91       		.byte	0x91
 1736 01df 77       		.sleb128 -9
 1737 01e0 00       		.byte	0x0
 1738 01e1 09       		.uleb128 0x9
 1739 01e2 01       		.byte	0x1
 1740 01e3 8C020000 		.4byte	.LASF28
 1741 01e7 01       		.byte	0x1
 1742 01e8 D201     		.2byte	0x1d2
 1743 01ea 01       		.byte	0x1
 1744 01eb 00000000 		.4byte	.LFB8
 1745 01ef 26000000 		.4byte	.LFE8
 1746 01f3 88010000 		.4byte	.LLST8
 1747 01f7 09       		.uleb128 0x9
 1748 01f8 01       		.byte	0x1
 1749 01f9 21000000 		.4byte	.LASF29
 1750 01fd 01       		.byte	0x1
 1751 01fe F301     		.2byte	0x1f3
 1752 0200 01       		.byte	0x1
 1753 0201 00000000 		.4byte	.LFB9
 1754 0205 24000000 		.4byte	.LFE9
 1755 0209 B3010000 		.4byte	.LLST9
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 47


 1756 020d 0D       		.uleb128 0xd
 1757 020e 01       		.byte	0x1
 1758 020f C8000000 		.4byte	.LASF32
 1759 0213 01       		.byte	0x1
 1760 0214 1102     		.2byte	0x211
 1761 0216 01       		.byte	0x1
 1762 0217 79000000 		.4byte	0x79
 1763 021b 00000000 		.4byte	.LFB10
 1764 021f 4C000000 		.4byte	.LFE10
 1765 0223 DE010000 		.4byte	.LLST10
 1766 0227 4A020000 		.4byte	0x24a
 1767 022b 0B       		.uleb128 0xb
 1768 022c 84020000 		.4byte	.LASF30
 1769 0230 01       		.byte	0x1
 1770 0231 1102     		.2byte	0x211
 1771 0233 79000000 		.4byte	0x79
 1772 0237 02       		.byte	0x2
 1773 0238 91       		.byte	0x91
 1774 0239 6F       		.sleb128 -17
 1775 023a 0C       		.uleb128 0xc
 1776 023b 9C000000 		.4byte	.LASF31
 1777 023f 01       		.byte	0x1
 1778 0240 1302     		.2byte	0x213
 1779 0242 79000000 		.4byte	0x79
 1780 0246 02       		.byte	0x2
 1781 0247 91       		.byte	0x91
 1782 0248 77       		.sleb128 -9
 1783 0249 00       		.byte	0x0
 1784 024a 0E       		.uleb128 0xe
 1785 024b 01       		.byte	0x1
 1786 024c 58010000 		.4byte	.LASF56
 1787 0250 01       		.byte	0x1
 1788 0251 3C02     		.2byte	0x23c
 1789 0253 01       		.byte	0x1
 1790 0254 9A000000 		.4byte	0x9a
 1791 0258 00000000 		.4byte	.LFB11
 1792 025c 2E000000 		.4byte	.LFE11
 1793 0260 15020000 		.4byte	.LLST11
 1794 0264 0D       		.uleb128 0xd
 1795 0265 01       		.byte	0x1
 1796 0266 42020000 		.4byte	.LASF33
 1797 026a 01       		.byte	0x1
 1798 026b 7202     		.2byte	0x272
 1799 026d 01       		.byte	0x1
 1800 026e A5000000 		.4byte	0xa5
 1801 0272 00000000 		.4byte	.LFB12
 1802 0276 38000000 		.4byte	.LFE12
 1803 027a 40020000 		.4byte	.LLST12
 1804 027e 92020000 		.4byte	0x292
 1805 0282 0F       		.uleb128 0xf
 1806 0283 72657300 		.ascii	"res\000"
 1807 0287 01       		.byte	0x1
 1808 0288 7402     		.2byte	0x274
 1809 028a A5000000 		.4byte	0xa5
 1810 028e 02       		.byte	0x2
 1811 028f 91       		.byte	0x91
 1812 0290 76       		.sleb128 -10
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 48


 1813 0291 00       		.byte	0x0
 1814 0292 0A       		.uleb128 0xa
 1815 0293 01       		.byte	0x1
 1816 0294 70020000 		.4byte	.LASF34
 1817 0298 01       		.byte	0x1
 1818 0299 A002     		.2byte	0x2a0
 1819 029b 01       		.byte	0x1
 1820 029c 00000000 		.4byte	.LFB13
 1821 02a0 20000000 		.4byte	.LFE13
 1822 02a4 77020000 		.4byte	.LLST13
 1823 02a8 BC020000 		.4byte	0x2bc
 1824 02ac 0B       		.uleb128 0xb
 1825 02ad 28010000 		.4byte	.LASF35
 1826 02b1 01       		.byte	0x1
 1827 02b2 A002     		.2byte	0x2a0
 1828 02b4 A5000000 		.4byte	0xa5
 1829 02b8 02       		.byte	0x2
 1830 02b9 91       		.byte	0x91
 1831 02ba 76       		.sleb128 -10
 1832 02bb 00       		.byte	0x0
 1833 02bc 0A       		.uleb128 0xa
 1834 02bd 01       		.byte	0x1
 1835 02be A3020000 		.4byte	.LASF36
 1836 02c2 01       		.byte	0x1
 1837 02c3 BA02     		.2byte	0x2ba
 1838 02c5 01       		.byte	0x1
 1839 02c6 00000000 		.4byte	.LFB14
 1840 02ca 84000000 		.4byte	.LFE14
 1841 02ce AE020000 		.4byte	.LLST14
 1842 02d2 04030000 		.4byte	0x304
 1843 02d6 0B       		.uleb128 0xb
 1844 02d7 2C030000 		.4byte	.LASF27
 1845 02db 01       		.byte	0x1
 1846 02dc BA02     		.2byte	0x2ba
 1847 02de 79000000 		.4byte	0x79
 1848 02e2 02       		.byte	0x2
 1849 02e3 91       		.byte	0x91
 1850 02e4 6F       		.sleb128 -17
 1851 02e5 0C       		.uleb128 0xc
 1852 02e6 C6010000 		.4byte	.LASF37
 1853 02ea 01       		.byte	0x1
 1854 02eb BC02     		.2byte	0x2bc
 1855 02ed 8F000000 		.4byte	0x8f
 1856 02f1 02       		.byte	0x2
 1857 02f2 91       		.byte	0x91
 1858 02f3 70       		.sleb128 -16
 1859 02f4 0C       		.uleb128 0xc
 1860 02f5 37000000 		.4byte	.LASF38
 1861 02f9 01       		.byte	0x1
 1862 02fa BD02     		.2byte	0x2bd
 1863 02fc 84000000 		.4byte	0x84
 1864 0300 02       		.byte	0x2
 1865 0301 91       		.byte	0x91
 1866 0302 76       		.sleb128 -10
 1867 0303 00       		.byte	0x0
 1868 0304 0A       		.uleb128 0xa
 1869 0305 01       		.byte	0x1
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 49


 1870 0306 23020000 		.4byte	.LASF39
 1871 030a 01       		.byte	0x1
 1872 030b FA02     		.2byte	0x2fa
 1873 030d 01       		.byte	0x1
 1874 030e 00000000 		.4byte	.LFB15
 1875 0312 20000000 		.4byte	.LFE15
 1876 0316 E5020000 		.4byte	.LLST15
 1877 031a 2E030000 		.4byte	0x32e
 1878 031e 0B       		.uleb128 0xb
 1879 031f 6D010000 		.4byte	.LASF40
 1880 0323 01       		.byte	0x1
 1881 0324 FA02     		.2byte	0x2fa
 1882 0326 A5000000 		.4byte	0xa5
 1883 032a 02       		.byte	0x2
 1884 032b 91       		.byte	0x91
 1885 032c 76       		.sleb128 -10
 1886 032d 00       		.byte	0x0
 1887 032e 0D       		.uleb128 0xd
 1888 032f 01       		.byte	0x1
 1889 0330 82000000 		.4byte	.LASF41
 1890 0334 01       		.byte	0x1
 1891 0335 1203     		.2byte	0x312
 1892 0337 01       		.byte	0x1
 1893 0338 A5000000 		.4byte	0xa5
 1894 033c 00000000 		.4byte	.LFB16
 1895 0340 52000000 		.4byte	.LFE16
 1896 0344 1C030000 		.4byte	.LLST16
 1897 0348 6B030000 		.4byte	0x36b
 1898 034c 0B       		.uleb128 0xb
 1899 034d BC010000 		.4byte	.LASF42
 1900 0351 01       		.byte	0x1
 1901 0352 1203     		.2byte	0x312
 1902 0354 A5000000 		.4byte	0xa5
 1903 0358 02       		.byte	0x2
 1904 0359 91       		.byte	0x91
 1905 035a 6E       		.sleb128 -18
 1906 035b 0C       		.uleb128 0xc
 1907 035c 3B020000 		.4byte	.LASF43
 1908 0360 01       		.byte	0x1
 1909 0361 1503     		.2byte	0x315
 1910 0363 A5000000 		.4byte	0xa5
 1911 0367 02       		.byte	0x2
 1912 0368 91       		.byte	0x91
 1913 0369 76       		.sleb128 -10
 1914 036a 00       		.byte	0x0
 1915 036b 0D       		.uleb128 0xd
 1916 036c 01       		.byte	0x1
 1917 036d 09020000 		.4byte	.LASF44
 1918 0371 01       		.byte	0x1
 1919 0372 3203     		.2byte	0x332
 1920 0374 01       		.byte	0x1
 1921 0375 B0000000 		.4byte	0xb0
 1922 0379 00000000 		.4byte	.LFB17
 1923 037d 58000000 		.4byte	.LFE17
 1924 0381 53030000 		.4byte	.LLST17
 1925 0385 A8030000 		.4byte	0x3a8
 1926 0389 0B       		.uleb128 0xb
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 50


 1927 038a BC010000 		.4byte	.LASF42
 1928 038e 01       		.byte	0x1
 1929 038f 3203     		.2byte	0x332
 1930 0391 A5000000 		.4byte	0xa5
 1931 0395 02       		.byte	0x2
 1932 0396 91       		.byte	0x91
 1933 0397 6E       		.sleb128 -18
 1934 0398 0C       		.uleb128 0xc
 1935 0399 50000000 		.4byte	.LASF45
 1936 039d 01       		.byte	0x1
 1937 039e 3503     		.2byte	0x335
 1938 03a0 B0000000 		.4byte	0xb0
 1939 03a4 02       		.byte	0x2
 1940 03a5 91       		.byte	0x91
 1941 03a6 74       		.sleb128 -12
 1942 03a7 00       		.byte	0x0
 1943 03a8 0D       		.uleb128 0xd
 1944 03a9 01       		.byte	0x1
 1945 03aa A9000000 		.4byte	.LASF46
 1946 03ae 01       		.byte	0x1
 1947 03af 5503     		.2byte	0x355
 1948 03b1 01       		.byte	0x1
 1949 03b2 E5030000 		.4byte	0x3e5
 1950 03b6 00000000 		.4byte	.LFB18
 1951 03ba 5C000000 		.4byte	.LFE18
 1952 03be 8A030000 		.4byte	.LLST18
 1953 03c2 E5030000 		.4byte	0x3e5
 1954 03c6 0B       		.uleb128 0xb
 1955 03c7 BC010000 		.4byte	.LASF42
 1956 03cb 01       		.byte	0x1
 1957 03cc 5503     		.2byte	0x355
 1958 03ce A5000000 		.4byte	0xa5
 1959 03d2 02       		.byte	0x2
 1960 03d3 91       		.byte	0x91
 1961 03d4 66       		.sleb128 -26
 1962 03d5 0C       		.uleb128 0xc
 1963 03d6 35020000 		.4byte	.LASF47
 1964 03da 01       		.byte	0x1
 1965 03db 5703     		.2byte	0x357
 1966 03dd E5030000 		.4byte	0x3e5
 1967 03e1 02       		.byte	0x2
 1968 03e2 91       		.byte	0x91
 1969 03e3 6C       		.sleb128 -20
 1970 03e4 00       		.byte	0x0
 1971 03e5 02       		.uleb128 0x2
 1972 03e6 04       		.byte	0x4
 1973 03e7 04       		.byte	0x4
 1974 03e8 C2000000 		.4byte	.LASF48
 1975 03ec 10       		.uleb128 0x10
 1976 03ed F8000000 		.4byte	.LASF49
 1977 03f1 01       		.byte	0x1
 1978 03f2 24       		.byte	0x24
 1979 03f3 79000000 		.4byte	0x79
 1980 03f7 01       		.byte	0x1
 1981 03f8 05       		.byte	0x5
 1982 03f9 03       		.byte	0x3
 1983 03fa 00000000 		.4byte	ADC_SAR_1_initVar
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 51


 1984 03fe 10       		.uleb128 0x10
 1985 03ff C0020000 		.4byte	.LASF50
 1986 0403 01       		.byte	0x1
 1987 0404 25       		.byte	0x25
 1988 0405 10040000 		.4byte	0x410
 1989 0409 01       		.byte	0x1
 1990 040a 05       		.byte	0x5
 1991 040b 03       		.byte	0x3
 1992 040c 00000000 		.4byte	ADC_SAR_1_offset
 1993 0410 11       		.uleb128 0x11
 1994 0411 A5000000 		.4byte	0xa5
 1995 0415 10       		.uleb128 0x10
 1996 0416 81010000 		.4byte	.LASF51
 1997 041a 01       		.byte	0x1
 1998 041b 26       		.byte	0x26
 1999 041c 10040000 		.4byte	0x410
 2000 0420 01       		.byte	0x1
 2001 0421 05       		.byte	0x5
 2002 0422 03       		.byte	0x3
 2003 0423 00000000 		.4byte	ADC_SAR_1_countsPerVolt
 2004 0427 10       		.uleb128 0x10
 2005 0428 18010000 		.4byte	.LASF52
 2006 042c 01       		.byte	0x1
 2007 042d 27       		.byte	0x27
 2008 042e 10040000 		.4byte	0x410
 2009 0432 01       		.byte	0x1
 2010 0433 05       		.byte	0x5
 2011 0434 03       		.byte	0x3
 2012 0435 00000000 		.4byte	ADC_SAR_1_shift
 2013 0439 00       		.byte	0x0
 2014              		.section	.debug_abbrev
 2015 0000 01       		.uleb128 0x1
 2016 0001 11       		.uleb128 0x11
 2017 0002 01       		.byte	0x1
 2018 0003 25       		.uleb128 0x25
 2019 0004 0E       		.uleb128 0xe
 2020 0005 13       		.uleb128 0x13
 2021 0006 0B       		.uleb128 0xb
 2022 0007 03       		.uleb128 0x3
 2023 0008 0E       		.uleb128 0xe
 2024 0009 1B       		.uleb128 0x1b
 2025 000a 0E       		.uleb128 0xe
 2026 000b 11       		.uleb128 0x11
 2027 000c 01       		.uleb128 0x1
 2028 000d 52       		.uleb128 0x52
 2029 000e 01       		.uleb128 0x1
 2030 000f 55       		.uleb128 0x55
 2031 0010 06       		.uleb128 0x6
 2032 0011 10       		.uleb128 0x10
 2033 0012 06       		.uleb128 0x6
 2034 0013 00       		.byte	0x0
 2035 0014 00       		.byte	0x0
 2036 0015 02       		.uleb128 0x2
 2037 0016 24       		.uleb128 0x24
 2038 0017 00       		.byte	0x0
 2039 0018 0B       		.uleb128 0xb
 2040 0019 0B       		.uleb128 0xb
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 52


 2041 001a 3E       		.uleb128 0x3e
 2042 001b 0B       		.uleb128 0xb
 2043 001c 03       		.uleb128 0x3
 2044 001d 0E       		.uleb128 0xe
 2045 001e 00       		.byte	0x0
 2046 001f 00       		.byte	0x0
 2047 0020 03       		.uleb128 0x3
 2048 0021 24       		.uleb128 0x24
 2049 0022 00       		.byte	0x0
 2050 0023 0B       		.uleb128 0xb
 2051 0024 0B       		.uleb128 0xb
 2052 0025 3E       		.uleb128 0x3e
 2053 0026 0B       		.uleb128 0xb
 2054 0027 03       		.uleb128 0x3
 2055 0028 08       		.uleb128 0x8
 2056 0029 00       		.byte	0x0
 2057 002a 00       		.byte	0x0
 2058 002b 04       		.uleb128 0x4
 2059 002c 24       		.uleb128 0x24
 2060 002d 00       		.byte	0x0
 2061 002e 0B       		.uleb128 0xb
 2062 002f 0B       		.uleb128 0xb
 2063 0030 3E       		.uleb128 0x3e
 2064 0031 0B       		.uleb128 0xb
 2065 0032 00       		.byte	0x0
 2066 0033 00       		.byte	0x0
 2067 0034 05       		.uleb128 0x5
 2068 0035 16       		.uleb128 0x16
 2069 0036 00       		.byte	0x0
 2070 0037 03       		.uleb128 0x3
 2071 0038 0E       		.uleb128 0xe
 2072 0039 3A       		.uleb128 0x3a
 2073 003a 0B       		.uleb128 0xb
 2074 003b 3B       		.uleb128 0x3b
 2075 003c 0B       		.uleb128 0xb
 2076 003d 49       		.uleb128 0x49
 2077 003e 13       		.uleb128 0x13
 2078 003f 00       		.byte	0x0
 2079 0040 00       		.byte	0x0
 2080 0041 06       		.uleb128 0x6
 2081 0042 2E       		.uleb128 0x2e
 2082 0043 00       		.byte	0x0
 2083 0044 3F       		.uleb128 0x3f
 2084 0045 0C       		.uleb128 0xc
 2085 0046 03       		.uleb128 0x3
 2086 0047 0E       		.uleb128 0xe
 2087 0048 3A       		.uleb128 0x3a
 2088 0049 0B       		.uleb128 0xb
 2089 004a 3B       		.uleb128 0x3b
 2090 004b 0B       		.uleb128 0xb
 2091 004c 27       		.uleb128 0x27
 2092 004d 0C       		.uleb128 0xc
 2093 004e 11       		.uleb128 0x11
 2094 004f 01       		.uleb128 0x1
 2095 0050 12       		.uleb128 0x12
 2096 0051 01       		.uleb128 0x1
 2097 0052 40       		.uleb128 0x40
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 53


 2098 0053 06       		.uleb128 0x6
 2099 0054 00       		.byte	0x0
 2100 0055 00       		.byte	0x0
 2101 0056 07       		.uleb128 0x7
 2102 0057 2E       		.uleb128 0x2e
 2103 0058 01       		.byte	0x1
 2104 0059 3F       		.uleb128 0x3f
 2105 005a 0C       		.uleb128 0xc
 2106 005b 03       		.uleb128 0x3
 2107 005c 0E       		.uleb128 0xe
 2108 005d 3A       		.uleb128 0x3a
 2109 005e 0B       		.uleb128 0xb
 2110 005f 3B       		.uleb128 0x3b
 2111 0060 0B       		.uleb128 0xb
 2112 0061 27       		.uleb128 0x27
 2113 0062 0C       		.uleb128 0xc
 2114 0063 11       		.uleb128 0x11
 2115 0064 01       		.uleb128 0x1
 2116 0065 12       		.uleb128 0x12
 2117 0066 01       		.uleb128 0x1
 2118 0067 40       		.uleb128 0x40
 2119 0068 06       		.uleb128 0x6
 2120 0069 01       		.uleb128 0x1
 2121 006a 13       		.uleb128 0x13
 2122 006b 00       		.byte	0x0
 2123 006c 00       		.byte	0x0
 2124 006d 08       		.uleb128 0x8
 2125 006e 34       		.uleb128 0x34
 2126 006f 00       		.byte	0x0
 2127 0070 03       		.uleb128 0x3
 2128 0071 0E       		.uleb128 0xe
 2129 0072 3A       		.uleb128 0x3a
 2130 0073 0B       		.uleb128 0xb
 2131 0074 3B       		.uleb128 0x3b
 2132 0075 0B       		.uleb128 0xb
 2133 0076 49       		.uleb128 0x49
 2134 0077 13       		.uleb128 0x13
 2135 0078 02       		.uleb128 0x2
 2136 0079 0A       		.uleb128 0xa
 2137 007a 00       		.byte	0x0
 2138 007b 00       		.byte	0x0
 2139 007c 09       		.uleb128 0x9
 2140 007d 2E       		.uleb128 0x2e
 2141 007e 00       		.byte	0x0
 2142 007f 3F       		.uleb128 0x3f
 2143 0080 0C       		.uleb128 0xc
 2144 0081 03       		.uleb128 0x3
 2145 0082 0E       		.uleb128 0xe
 2146 0083 3A       		.uleb128 0x3a
 2147 0084 0B       		.uleb128 0xb
 2148 0085 3B       		.uleb128 0x3b
 2149 0086 05       		.uleb128 0x5
 2150 0087 27       		.uleb128 0x27
 2151 0088 0C       		.uleb128 0xc
 2152 0089 11       		.uleb128 0x11
 2153 008a 01       		.uleb128 0x1
 2154 008b 12       		.uleb128 0x12
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 54


 2155 008c 01       		.uleb128 0x1
 2156 008d 40       		.uleb128 0x40
 2157 008e 06       		.uleb128 0x6
 2158 008f 00       		.byte	0x0
 2159 0090 00       		.byte	0x0
 2160 0091 0A       		.uleb128 0xa
 2161 0092 2E       		.uleb128 0x2e
 2162 0093 01       		.byte	0x1
 2163 0094 3F       		.uleb128 0x3f
 2164 0095 0C       		.uleb128 0xc
 2165 0096 03       		.uleb128 0x3
 2166 0097 0E       		.uleb128 0xe
 2167 0098 3A       		.uleb128 0x3a
 2168 0099 0B       		.uleb128 0xb
 2169 009a 3B       		.uleb128 0x3b
 2170 009b 05       		.uleb128 0x5
 2171 009c 27       		.uleb128 0x27
 2172 009d 0C       		.uleb128 0xc
 2173 009e 11       		.uleb128 0x11
 2174 009f 01       		.uleb128 0x1
 2175 00a0 12       		.uleb128 0x12
 2176 00a1 01       		.uleb128 0x1
 2177 00a2 40       		.uleb128 0x40
 2178 00a3 06       		.uleb128 0x6
 2179 00a4 01       		.uleb128 0x1
 2180 00a5 13       		.uleb128 0x13
 2181 00a6 00       		.byte	0x0
 2182 00a7 00       		.byte	0x0
 2183 00a8 0B       		.uleb128 0xb
 2184 00a9 05       		.uleb128 0x5
 2185 00aa 00       		.byte	0x0
 2186 00ab 03       		.uleb128 0x3
 2187 00ac 0E       		.uleb128 0xe
 2188 00ad 3A       		.uleb128 0x3a
 2189 00ae 0B       		.uleb128 0xb
 2190 00af 3B       		.uleb128 0x3b
 2191 00b0 05       		.uleb128 0x5
 2192 00b1 49       		.uleb128 0x49
 2193 00b2 13       		.uleb128 0x13
 2194 00b3 02       		.uleb128 0x2
 2195 00b4 0A       		.uleb128 0xa
 2196 00b5 00       		.byte	0x0
 2197 00b6 00       		.byte	0x0
 2198 00b7 0C       		.uleb128 0xc
 2199 00b8 34       		.uleb128 0x34
 2200 00b9 00       		.byte	0x0
 2201 00ba 03       		.uleb128 0x3
 2202 00bb 0E       		.uleb128 0xe
 2203 00bc 3A       		.uleb128 0x3a
 2204 00bd 0B       		.uleb128 0xb
 2205 00be 3B       		.uleb128 0x3b
 2206 00bf 05       		.uleb128 0x5
 2207 00c0 49       		.uleb128 0x49
 2208 00c1 13       		.uleb128 0x13
 2209 00c2 02       		.uleb128 0x2
 2210 00c3 0A       		.uleb128 0xa
 2211 00c4 00       		.byte	0x0
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 55


 2212 00c5 00       		.byte	0x0
 2213 00c6 0D       		.uleb128 0xd
 2214 00c7 2E       		.uleb128 0x2e
 2215 00c8 01       		.byte	0x1
 2216 00c9 3F       		.uleb128 0x3f
 2217 00ca 0C       		.uleb128 0xc
 2218 00cb 03       		.uleb128 0x3
 2219 00cc 0E       		.uleb128 0xe
 2220 00cd 3A       		.uleb128 0x3a
 2221 00ce 0B       		.uleb128 0xb
 2222 00cf 3B       		.uleb128 0x3b
 2223 00d0 05       		.uleb128 0x5
 2224 00d1 27       		.uleb128 0x27
 2225 00d2 0C       		.uleb128 0xc
 2226 00d3 49       		.uleb128 0x49
 2227 00d4 13       		.uleb128 0x13
 2228 00d5 11       		.uleb128 0x11
 2229 00d6 01       		.uleb128 0x1
 2230 00d7 12       		.uleb128 0x12
 2231 00d8 01       		.uleb128 0x1
 2232 00d9 40       		.uleb128 0x40
 2233 00da 06       		.uleb128 0x6
 2234 00db 01       		.uleb128 0x1
 2235 00dc 13       		.uleb128 0x13
 2236 00dd 00       		.byte	0x0
 2237 00de 00       		.byte	0x0
 2238 00df 0E       		.uleb128 0xe
 2239 00e0 2E       		.uleb128 0x2e
 2240 00e1 00       		.byte	0x0
 2241 00e2 3F       		.uleb128 0x3f
 2242 00e3 0C       		.uleb128 0xc
 2243 00e4 03       		.uleb128 0x3
 2244 00e5 0E       		.uleb128 0xe
 2245 00e6 3A       		.uleb128 0x3a
 2246 00e7 0B       		.uleb128 0xb
 2247 00e8 3B       		.uleb128 0x3b
 2248 00e9 05       		.uleb128 0x5
 2249 00ea 27       		.uleb128 0x27
 2250 00eb 0C       		.uleb128 0xc
 2251 00ec 49       		.uleb128 0x49
 2252 00ed 13       		.uleb128 0x13
 2253 00ee 11       		.uleb128 0x11
 2254 00ef 01       		.uleb128 0x1
 2255 00f0 12       		.uleb128 0x12
 2256 00f1 01       		.uleb128 0x1
 2257 00f2 40       		.uleb128 0x40
 2258 00f3 06       		.uleb128 0x6
 2259 00f4 00       		.byte	0x0
 2260 00f5 00       		.byte	0x0
 2261 00f6 0F       		.uleb128 0xf
 2262 00f7 34       		.uleb128 0x34
 2263 00f8 00       		.byte	0x0
 2264 00f9 03       		.uleb128 0x3
 2265 00fa 08       		.uleb128 0x8
 2266 00fb 3A       		.uleb128 0x3a
 2267 00fc 0B       		.uleb128 0xb
 2268 00fd 3B       		.uleb128 0x3b
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 56


 2269 00fe 05       		.uleb128 0x5
 2270 00ff 49       		.uleb128 0x49
 2271 0100 13       		.uleb128 0x13
 2272 0101 02       		.uleb128 0x2
 2273 0102 0A       		.uleb128 0xa
 2274 0103 00       		.byte	0x0
 2275 0104 00       		.byte	0x0
 2276 0105 10       		.uleb128 0x10
 2277 0106 34       		.uleb128 0x34
 2278 0107 00       		.byte	0x0
 2279 0108 03       		.uleb128 0x3
 2280 0109 0E       		.uleb128 0xe
 2281 010a 3A       		.uleb128 0x3a
 2282 010b 0B       		.uleb128 0xb
 2283 010c 3B       		.uleb128 0x3b
 2284 010d 0B       		.uleb128 0xb
 2285 010e 49       		.uleb128 0x49
 2286 010f 13       		.uleb128 0x13
 2287 0110 3F       		.uleb128 0x3f
 2288 0111 0C       		.uleb128 0xc
 2289 0112 02       		.uleb128 0x2
 2290 0113 0A       		.uleb128 0xa
 2291 0114 00       		.byte	0x0
 2292 0115 00       		.byte	0x0
 2293 0116 11       		.uleb128 0x11
 2294 0117 35       		.uleb128 0x35
 2295 0118 00       		.byte	0x0
 2296 0119 49       		.uleb128 0x49
 2297 011a 13       		.uleb128 0x13
 2298 011b 00       		.byte	0x0
 2299 011c 00       		.byte	0x0
 2300 011d 00       		.byte	0x0
 2301              		.section	.debug_pubnames,"",%progbits
 2302 0000 42020000 		.4byte	0x242
 2303 0004 0200     		.2byte	0x2
 2304 0006 00000000 		.4byte	.Ldebug_info0
 2305 000a 3A040000 		.4byte	0x43a
 2306 000e BB000000 		.4byte	0xbb
 2307 0012 4144435F 		.ascii	"ADC_SAR_1_Start\000"
 2307      5341525F 
 2307      315F5374 
 2307      61727400 
 2308 0022 D0000000 		.4byte	0xd0
 2309 0026 4144435F 		.ascii	"ADC_SAR_1_Init\000"
 2309      5341525F 
 2309      315F496E 
 2309      697400
 2310 0035 E5000000 		.4byte	0xe5
 2311 0039 4144435F 		.ascii	"ADC_SAR_1_Enable\000"
 2311      5341525F 
 2311      315F456E 
 2311      61626C65 
 2311      00
 2312 004a 1B010000 		.4byte	0x11b
 2313 004e 4144435F 		.ascii	"ADC_SAR_1_Stop\000"
 2313      5341525F 
 2313      315F5374 
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 57


 2313      6F7000
 2314 005d 43010000 		.4byte	0x143
 2315 0061 4144435F 		.ascii	"ADC_SAR_1_IRQ_Enable\000"
 2315      5341525F 
 2315      315F4952 
 2315      515F456E 
 2315      61626C65 
 2316 0076 59010000 		.4byte	0x159
 2317 007a 4144435F 		.ascii	"ADC_SAR_1_IRQ_Disable\000"
 2317      5341525F 
 2317      315F4952 
 2317      515F4469 
 2317      7361626C 
 2318 0090 6F010000 		.4byte	0x16f
 2319 0094 4144435F 		.ascii	"ADC_SAR_1_SetPower\000"
 2319      5341525F 
 2319      315F5365 
 2319      74506F77 
 2319      657200
 2320 00a7 A8010000 		.4byte	0x1a8
 2321 00ab 4144435F 		.ascii	"ADC_SAR_1_SetResolution\000"
 2321      5341525F 
 2321      315F5365 
 2321      74526573 
 2321      6F6C7574 
 2322 00c3 E1010000 		.4byte	0x1e1
 2323 00c7 4144435F 		.ascii	"ADC_SAR_1_StartConvert\000"
 2323      5341525F 
 2323      315F5374 
 2323      61727443 
 2323      6F6E7665 
 2324 00de F7010000 		.4byte	0x1f7
 2325 00e2 4144435F 		.ascii	"ADC_SAR_1_StopConvert\000"
 2325      5341525F 
 2325      315F5374 
 2325      6F70436F 
 2325      6E766572 
 2326 00f8 0D020000 		.4byte	0x20d
 2327 00fc 4144435F 		.ascii	"ADC_SAR_1_IsEndConversion\000"
 2327      5341525F 
 2327      315F4973 
 2327      456E6443 
 2327      6F6E7665 
 2328 0116 4A020000 		.4byte	0x24a
 2329 011a 4144435F 		.ascii	"ADC_SAR_1_GetResult8\000"
 2329      5341525F 
 2329      315F4765 
 2329      74526573 
 2329      756C7438 
 2330 012f 64020000 		.4byte	0x264
 2331 0133 4144435F 		.ascii	"ADC_SAR_1_GetResult16\000"
 2331      5341525F 
 2331      315F4765 
 2331      74526573 
 2331      756C7431 
 2332 0149 92020000 		.4byte	0x292
 2333 014d 4144435F 		.ascii	"ADC_SAR_1_SetOffset\000"
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 58


 2333      5341525F 
 2333      315F5365 
 2333      744F6666 
 2333      73657400 
 2334 0161 BC020000 		.4byte	0x2bc
 2335 0165 4144435F 		.ascii	"ADC_SAR_1_CalcGain\000"
 2335      5341525F 
 2335      315F4361 
 2335      6C634761 
 2335      696E00
 2336 0178 04030000 		.4byte	0x304
 2337 017c 4144435F 		.ascii	"ADC_SAR_1_SetGain\000"
 2337      5341525F 
 2337      315F5365 
 2337      74476169 
 2337      6E00
 2338 018e 2E030000 		.4byte	0x32e
 2339 0192 4144435F 		.ascii	"ADC_SAR_1_CountsTo_mVolts\000"
 2339      5341525F 
 2339      315F436F 
 2339      756E7473 
 2339      546F5F6D 
 2340 01ac 6B030000 		.4byte	0x36b
 2341 01b0 4144435F 		.ascii	"ADC_SAR_1_CountsTo_uVolts\000"
 2341      5341525F 
 2341      315F436F 
 2341      756E7473 
 2341      546F5F75 
 2342 01ca A8030000 		.4byte	0x3a8
 2343 01ce 4144435F 		.ascii	"ADC_SAR_1_CountsTo_Volts\000"
 2343      5341525F 
 2343      315F436F 
 2343      756E7473 
 2343      546F5F56 
 2344 01e7 EC030000 		.4byte	0x3ec
 2345 01eb 4144435F 		.ascii	"ADC_SAR_1_initVar\000"
 2345      5341525F 
 2345      315F696E 
 2345      69745661 
 2345      7200
 2346 01fd FE030000 		.4byte	0x3fe
 2347 0201 4144435F 		.ascii	"ADC_SAR_1_offset\000"
 2347      5341525F 
 2347      315F6F66 
 2347      66736574 
 2347      00
 2348 0212 15040000 		.4byte	0x415
 2349 0216 4144435F 		.ascii	"ADC_SAR_1_countsPerVolt\000"
 2349      5341525F 
 2349      315F636F 
 2349      756E7473 
 2349      50657256 
 2350 022e 27040000 		.4byte	0x427
 2351 0232 4144435F 		.ascii	"ADC_SAR_1_shift\000"
 2351      5341525F 
 2351      315F7368 
 2351      69667400 
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 59


 2352 0242 00000000 		.4byte	0x0
 2353              		.section	.debug_aranges,"",%progbits
 2354 0000 AC000000 		.4byte	0xac
 2355 0004 0200     		.2byte	0x2
 2356 0006 00000000 		.4byte	.Ldebug_info0
 2357 000a 04       		.byte	0x4
 2358 000b 00       		.byte	0x0
 2359 000c 0000     		.2byte	0x0
 2360 000e 0000     		.2byte	0x0
 2361 0010 00000000 		.4byte	.LFB0
 2362 0014 2A000000 		.4byte	.LFE0-.LFB0
 2363 0018 00000000 		.4byte	.LFB1
 2364 001c 5C000000 		.4byte	.LFE1-.LFB1
 2365 0020 00000000 		.4byte	.LFB2
 2366 0024 48010000 		.4byte	.LFE2-.LFB2
 2367 0028 00000000 		.4byte	.LFB3
 2368 002c A0000000 		.4byte	.LFE3-.LFB3
 2369 0030 00000000 		.4byte	.LFB4
 2370 0034 0E000000 		.4byte	.LFE4-.LFB4
 2371 0038 00000000 		.4byte	.LFB5
 2372 003c 0E000000 		.4byte	.LFE5-.LFB5
 2373 0040 00000000 		.4byte	.LFB6
 2374 0044 4C000000 		.4byte	.LFE6-.LFB6
 2375 0048 00000000 		.4byte	.LFB7
 2376 004c 5C000000 		.4byte	.LFE7-.LFB7
 2377 0050 00000000 		.4byte	.LFB8
 2378 0054 26000000 		.4byte	.LFE8-.LFB8
 2379 0058 00000000 		.4byte	.LFB9
 2380 005c 24000000 		.4byte	.LFE9-.LFB9
 2381 0060 00000000 		.4byte	.LFB10
 2382 0064 4C000000 		.4byte	.LFE10-.LFB10
 2383 0068 00000000 		.4byte	.LFB11
 2384 006c 2E000000 		.4byte	.LFE11-.LFB11
 2385 0070 00000000 		.4byte	.LFB12
 2386 0074 38000000 		.4byte	.LFE12-.LFB12
 2387 0078 00000000 		.4byte	.LFB13
 2388 007c 20000000 		.4byte	.LFE13-.LFB13
 2389 0080 00000000 		.4byte	.LFB14
 2390 0084 84000000 		.4byte	.LFE14-.LFB14
 2391 0088 00000000 		.4byte	.LFB15
 2392 008c 20000000 		.4byte	.LFE15-.LFB15
 2393 0090 00000000 		.4byte	.LFB16
 2394 0094 52000000 		.4byte	.LFE16-.LFB16
 2395 0098 00000000 		.4byte	.LFB17
 2396 009c 58000000 		.4byte	.LFE17-.LFB17
 2397 00a0 00000000 		.4byte	.LFB18
 2398 00a4 5C000000 		.4byte	.LFE18-.LFB18
 2399 00a8 00000000 		.4byte	0x0
 2400 00ac 00000000 		.4byte	0x0
 2401              		.section	.debug_ranges,"",%progbits
 2402              	.Ldebug_ranges0:
 2403 0000 00000000 		.4byte	.Ltext0
 2404 0004 00000000 		.4byte	.Letext0
 2405 0008 00000000 		.4byte	.LFB0
 2406 000c 2A000000 		.4byte	.LFE0
 2407 0010 00000000 		.4byte	.LFB1
 2408 0014 5C000000 		.4byte	.LFE1
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 60


 2409 0018 00000000 		.4byte	.LFB2
 2410 001c 48010000 		.4byte	.LFE2
 2411 0020 00000000 		.4byte	.LFB3
 2412 0024 A0000000 		.4byte	.LFE3
 2413 0028 00000000 		.4byte	.LFB4
 2414 002c 0E000000 		.4byte	.LFE4
 2415 0030 00000000 		.4byte	.LFB5
 2416 0034 0E000000 		.4byte	.LFE5
 2417 0038 00000000 		.4byte	.LFB6
 2418 003c 4C000000 		.4byte	.LFE6
 2419 0040 00000000 		.4byte	.LFB7
 2420 0044 5C000000 		.4byte	.LFE7
 2421 0048 00000000 		.4byte	.LFB8
 2422 004c 26000000 		.4byte	.LFE8
 2423 0050 00000000 		.4byte	.LFB9
 2424 0054 24000000 		.4byte	.LFE9
 2425 0058 00000000 		.4byte	.LFB10
 2426 005c 4C000000 		.4byte	.LFE10
 2427 0060 00000000 		.4byte	.LFB11
 2428 0064 2E000000 		.4byte	.LFE11
 2429 0068 00000000 		.4byte	.LFB12
 2430 006c 38000000 		.4byte	.LFE12
 2431 0070 00000000 		.4byte	.LFB13
 2432 0074 20000000 		.4byte	.LFE13
 2433 0078 00000000 		.4byte	.LFB14
 2434 007c 84000000 		.4byte	.LFE14
 2435 0080 00000000 		.4byte	.LFB15
 2436 0084 20000000 		.4byte	.LFE15
 2437 0088 00000000 		.4byte	.LFB16
 2438 008c 52000000 		.4byte	.LFE16
 2439 0090 00000000 		.4byte	.LFB17
 2440 0094 58000000 		.4byte	.LFE17
 2441 0098 00000000 		.4byte	.LFB18
 2442 009c 5C000000 		.4byte	.LFE18
 2443 00a0 00000000 		.4byte	0x0
 2444 00a4 00000000 		.4byte	0x0
 2445              		.section	.debug_str,"MS",%progbits,1
 2446              	.LASF5:
 2447 0000 6C6F6E67 		.ascii	"long long int\000"
 2447      206C6F6E 
 2447      6720696E 
 2447      7400
 2448              	.LASF24:
 2449 000e 4144435F 		.ascii	"ADC_SAR_1_SetPower\000"
 2449      5341525F 
 2449      315F5365 
 2449      74506F77 
 2449      657200
 2450              	.LASF29:
 2451 0021 4144435F 		.ascii	"ADC_SAR_1_StopConvert\000"
 2451      5341525F 
 2451      315F5374 
 2451      6F70436F 
 2451      6E766572 
 2452              	.LASF38:
 2453 0037 64696666 		.ascii	"diff_zero\000"
 2453      5F7A6572 
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 61


 2453      6F00
 2454              	.LASF17:
 2455 0041 4144435F 		.ascii	"ADC_SAR_1_Init\000"
 2455      5341525F 
 2455      315F496E 
 2455      697400
 2456              	.LASF45:
 2457 0050 75566F6C 		.ascii	"uVolts\000"
 2457      747300
 2458              	.LASF3:
 2459 0057 73686F72 		.ascii	"short unsigned int\000"
 2459      7420756E 
 2459      7369676E 
 2459      65642069 
 2459      6E7400
 2460              	.LASF25:
 2461 006a 4144435F 		.ascii	"ADC_SAR_1_SetResolution\000"
 2461      5341525F 
 2461      315F5365 
 2461      74526573 
 2461      6F6C7574 
 2462              	.LASF41:
 2463 0082 4144435F 		.ascii	"ADC_SAR_1_CountsTo_mVolts\000"
 2463      5341525F 
 2463      315F436F 
 2463      756E7473 
 2463      546F5F6D 
 2464              	.LASF31:
 2465 009c 73746174 		.ascii	"status\000"
 2465      757300
 2466              	.LASF26:
 2467 00a3 706F7765 		.ascii	"power\000"
 2467      7200
 2468              	.LASF46:
 2469 00a9 4144435F 		.ascii	"ADC_SAR_1_CountsTo_Volts\000"
 2469      5341525F 
 2469      315F436F 
 2469      756E7473 
 2469      546F5F56 
 2470              	.LASF48:
 2471 00c2 666C6F61 		.ascii	"float\000"
 2471      7400
 2472              	.LASF32:
 2473 00c8 4144435F 		.ascii	"ADC_SAR_1_IsEndConversion\000"
 2473      5341525F 
 2473      315F4973 
 2473      456E6443 
 2473      6F6E7665 
 2474              	.LASF23:
 2475 00e2 4144435F 		.ascii	"ADC_SAR_1_IRQ_Disable\000"
 2475      5341525F 
 2475      315F4952 
 2475      515F4469 
 2475      7361626C 
 2476              	.LASF49:
 2477 00f8 4144435F 		.ascii	"ADC_SAR_1_initVar\000"
 2477      5341525F 
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 62


 2477      315F696E 
 2477      69745661 
 2477      7200
 2478              	.LASF1:
 2479 010a 756E7369 		.ascii	"unsigned char\000"
 2479      676E6564 
 2479      20636861 
 2479      7200
 2480              	.LASF52:
 2481 0118 4144435F 		.ascii	"ADC_SAR_1_shift\000"
 2481      5341525F 
 2481      315F7368 
 2481      69667400 
 2482              	.LASF35:
 2483 0128 6F666673 		.ascii	"offset\000"
 2483      657400
 2484              	.LASF8:
 2485 012f 6C6F6E67 		.ascii	"long unsigned int\000"
 2485      20756E73 
 2485      69676E65 
 2485      6420696E 
 2485      7400
 2486              	.LASF15:
 2487 0141 696E7433 		.ascii	"int32\000"
 2487      3200
 2488              	.LASF19:
 2489 0147 656E6162 		.ascii	"enableInterrupts\000"
 2489      6C65496E 
 2489      74657272 
 2489      75707473 
 2489      00
 2490              	.LASF56:
 2491 0158 4144435F 		.ascii	"ADC_SAR_1_GetResult8\000"
 2491      5341525F 
 2491      315F4765 
 2491      74526573 
 2491      756C7438 
 2492              	.LASF40:
 2493 016d 61646347 		.ascii	"adcGain\000"
 2493      61696E00 
 2494              	.LASF11:
 2495 0175 75696E74 		.ascii	"uint16\000"
 2495      313600
 2496              	.LASF13:
 2497 017c 696E7438 		.ascii	"int8\000"
 2497      00
 2498              	.LASF51:
 2499 0181 4144435F 		.ascii	"ADC_SAR_1_countsPerVolt\000"
 2499      5341525F 
 2499      315F636F 
 2499      756E7473 
 2499      50657256 
 2500              	.LASF12:
 2501 0199 75696E74 		.ascii	"uint32\000"
 2501      333200
 2502              	.LASF21:
 2503 01a0 4144435F 		.ascii	"ADC_SAR_1_Stop\000"
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 63


 2503      5341525F 
 2503      315F5374 
 2503      6F7000
 2504              	.LASF4:
 2505 01af 756E7369 		.ascii	"unsigned int\000"
 2505      676E6564 
 2505      20696E74 
 2505      00
 2506              	.LASF42:
 2507 01bc 61646343 		.ascii	"adcCounts\000"
 2507      6F756E74 
 2507      7300
 2508              	.LASF37:
 2509 01c6 636F756E 		.ascii	"counts\000"
 2509      747300
 2510              	.LASF6:
 2511 01cd 6C6F6E67 		.ascii	"long long unsigned int\000"
 2511      206C6F6E 
 2511      6720756E 
 2511      7369676E 
 2511      65642069 
 2512              	.LASF54:
 2513 01e4 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ADC_SAR_1.c\000"
 2513      6E657261 
 2513      7465645F 
 2513      536F7572 
 2513      63655C50 
 2514              	.LASF44:
 2515 0209 4144435F 		.ascii	"ADC_SAR_1_CountsTo_uVolts\000"
 2515      5341525F 
 2515      315F436F 
 2515      756E7473 
 2515      546F5F75 
 2516              	.LASF39:
 2517 0223 4144435F 		.ascii	"ADC_SAR_1_SetGain\000"
 2517      5341525F 
 2517      315F5365 
 2517      74476169 
 2517      6E00
 2518              	.LASF47:
 2519 0235 766F6C74 		.ascii	"volts\000"
 2519      7300
 2520              	.LASF43:
 2521 023b 6D566F6C 		.ascii	"mVolts\000"
 2521      747300
 2522              	.LASF33:
 2523 0242 4144435F 		.ascii	"ADC_SAR_1_GetResult16\000"
 2523      5341525F 
 2523      315F4765 
 2523      74526573 
 2523      756C7431 
 2524              	.LASF53:
 2525 0258 474E5520 		.ascii	"GNU C 4.4.1\000"
 2525      4320342E 
 2525      342E3100 
 2526              	.LASF18:
 2527 0264 746D7052 		.ascii	"tmpReg\000"
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 64


 2527      656700
 2528              	.LASF9:
 2529 026b 63686172 		.ascii	"char\000"
 2529      00
 2530              	.LASF34:
 2531 0270 4144435F 		.ascii	"ADC_SAR_1_SetOffset\000"
 2531      5341525F 
 2531      315F5365 
 2531      744F6666 
 2531      73657400 
 2532              	.LASF30:
 2533 0284 7265744D 		.ascii	"retMode\000"
 2533      6F646500 
 2534              	.LASF28:
 2535 028c 4144435F 		.ascii	"ADC_SAR_1_StartConvert\000"
 2535      5341525F 
 2535      315F5374 
 2535      61727443 
 2535      6F6E7665 
 2536              	.LASF36:
 2537 02a3 4144435F 		.ascii	"ADC_SAR_1_CalcGain\000"
 2537      5341525F 
 2537      315F4361 
 2537      6C634761 
 2537      696E00
 2538              	.LASF2:
 2539 02b6 73686F72 		.ascii	"short int\000"
 2539      7420696E 
 2539      7400
 2540              	.LASF50:
 2541 02c0 4144435F 		.ascii	"ADC_SAR_1_offset\000"
 2541      5341525F 
 2541      315F6F66 
 2541      66736574 
 2541      00
 2542              	.LASF10:
 2543 02d1 75696E74 		.ascii	"uint8\000"
 2543      3800
 2544              	.LASF20:
 2545 02d7 4144435F 		.ascii	"ADC_SAR_1_Enable\000"
 2545      5341525F 
 2545      315F456E 
 2545      61626C65 
 2545      00
 2546              	.LASF55:
 2547 02e8 453A5C36 		.ascii	"E:\\6.115\\FFT\\RS232.cydsn\000"
 2547      2E313135 
 2547      5C464654 
 2547      5C525332 
 2547      33322E63 
 2548              	.LASF7:
 2549 0301 6C6F6E67 		.ascii	"long int\000"
 2549      20696E74 
 2549      00
 2550              	.LASF14:
 2551 030a 696E7431 		.ascii	"int16\000"
 2551      3600
ARM GAS  C:\DOCUME~1\student\LOCALS~1\Temp\ccrgohvP.s 			page 65


 2552              	.LASF0:
 2553 0310 7369676E 		.ascii	"signed char\000"
 2553      65642063 
 2553      68617200 
 2554              	.LASF16:
 2555 031c 4144435F 		.ascii	"ADC_SAR_1_Start\000"
 2555      5341525F 
 2555      315F5374 
 2555      61727400 
 2556              	.LASF27:
 2557 032c 7265736F 		.ascii	"resolution\000"
 2557      6C757469 
 2557      6F6E00
 2558              	.LASF22:
 2559 0337 4144435F 		.ascii	"ADC_SAR_1_IRQ_Enable\000"
 2559      5341525F 
 2559      315F4952 
 2559      515F456E 
 2559      61626C65 
 2560              		.ident	"GCC: (Sourcery G++ Lite 2010q1-188) 4.4.1"
