{"vcs1":{"timestamp_begin":1682268297.204378059, "rt":1.04, "ut":0.24, "st":0.16}}
{"vcselab":{"timestamp_begin":1682268298.310472246, "rt":1.12, "ut":0.23, "st":0.25}}
{"link":{"timestamp_begin":1682268299.491559377, "rt":1.64, "ut":0.07, "st":1.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682268296.909865617}
{"VCS_COMP_START_TIME": 1682268296.909865617}
{"VCS_COMP_END_TIME": 1682268301.865088200}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340736}}
{"stitch_vcselab": {"peak_mem": 222604}}
