# Verilog-Code-Samples
This is a repository of Verilog Code that I wrote for my class on Verilog Synthesis and Design 
