
*** Running vivado
    with args -log top_DB.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_DB.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_DB.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/Hw-designs/IPs/POP_ro_puf_AXI4L_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/puftester/PhD/repo/Hw-designs/IPs/POP_ro_puf_AXI4L_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/Hw-designs/IPs/POP_ro_puf_AXI4L_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/puftester/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top top_DB -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1853
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2323.125 ; gain = 0.000 ; free physical = 119 ; free virtual = 20064
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_DB' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/top_DB.vhd:40]
	Parameter IMPL_TYPE bound to: XIL - type: string 
INFO: [Synth 8-3491] module 'puf' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/puf.vhd:26' bound to instance 'puf0' of component 'puf' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/top_DB.vhd:87]
INFO: [Synth 8-638] synthesizing module 'puf' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/puf.vhd:37]
INFO: [Synth 8-3491] module 'RO_bank' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:5' bound to instance 'BANK1' of component 'RO_bank' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/puf.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RO_bank' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:12]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
INFO: [Synth 8-638] synthesizing module 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:50]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'RO_core' (2#1) [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:50]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:39]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RO_bank' (3#1) [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'puf' (4#1) [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/puf.vhd:37]
	Parameter width bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shift_register' [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/shift_register.vhd:38]
	Parameter width bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_register' (5#1) [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/shift_register.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'top_DB' (6#1) [/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.srcs/sources_1/imports/source/top_DB.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2323.125 ; gain = 0.000 ; free physical = 803 ; free virtual = 20793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2323.125 ; gain = 0.000 ; free physical = 835 ; free virtual = 20840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2331.020 ; gain = 7.895 ; free physical = 834 ; free virtual = 20842
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_DB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_state |                              001 |                               00
               run_state |                              010 |                               01
             ready_state |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top_DB'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2331.020 ; gain = 7.895 ; free physical = 768 ; free virtual = 20813
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2769.418 ; gain = 446.293 ; free physical = 183 ; free virtual = 20175
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2769.418 ; gain = 446.293 ; free physical = 178 ; free virtual = 20172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2769.418 ; gain = 446.293 ; free physical = 174 ; free virtual = 20169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2769.418 ; gain = 446.293 ; free physical = 150 ; free virtual = 20180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2769.418 ; gain = 446.293 ; free physical = 150 ; free virtual = 20180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2769.418 ; gain = 446.293 ; free physical = 150 ; free virtual = 20180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2769.418 ; gain = 446.293 ; free physical = 150 ; free virtual = 20180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2769.418 ; gain = 446.293 ; free physical = 150 ; free virtual = 20180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2769.418 ; gain = 446.293 ; free physical = 150 ; free virtual = 20180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |     4|
|3     |LUT1   |  5125|
|4     |LUT2   |   263|
|5     |LUT3   |    23|
|6     |LUT4   |     9|
|7     |LUT5   |   262|
|8     |LUT6   |    80|
|9     |MUXF7  |    34|
|10    |MUXF8  |    16|
|11    |FDCE   |   170|
|12    |FDRE   |    16|
|13    |IBUF   |     9|
|14    |OBUF   |   129|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------+------+
|      |Instance               |Module         |Cells |
+------+-----------------------+---------------+------+
|1     |top                    |               |  6141|
|2     |  SHIFT_REG            |shift_register |   129|
|3     |  puf0                 |puf            |  5851|
|4     |    BANK1              |RO_bank__1     |  2883|
|5     |      \RO_gen[0].ro    |RO_core__255   |    21|
|6     |      \RO_gen[1].ro    |RO_core__254   |    21|
|7     |      \RO_gen[2].ro    |RO_core__253   |    21|
|8     |      \RO_gen[3].ro    |RO_core__252   |    21|
|9     |      \RO_gen[4].ro    |RO_core__251   |    21|
|10    |      \RO_gen[5].ro    |RO_core__250   |    21|
|11    |      \RO_gen[6].ro    |RO_core__249   |    21|
|12    |      \RO_gen[7].ro    |RO_core__248   |    21|
|13    |      \RO_gen[8].ro    |RO_core__247   |    21|
|14    |      \RO_gen[9].ro    |RO_core__246   |    21|
|15    |      \RO_gen[10].ro   |RO_core__245   |    21|
|16    |      \RO_gen[11].ro   |RO_core__244   |    21|
|17    |      \RO_gen[12].ro   |RO_core__243   |    21|
|18    |      \RO_gen[13].ro   |RO_core__242   |    21|
|19    |      \RO_gen[14].ro   |RO_core__241   |    21|
|20    |      \RO_gen[15].ro   |RO_core__240   |    21|
|21    |      \RO_gen[16].ro   |RO_core__239   |    21|
|22    |      \RO_gen[17].ro   |RO_core__238   |    21|
|23    |      \RO_gen[18].ro   |RO_core__237   |    21|
|24    |      \RO_gen[19].ro   |RO_core__236   |    21|
|25    |      \RO_gen[20].ro   |RO_core__235   |    21|
|26    |      \RO_gen[21].ro   |RO_core__234   |    21|
|27    |      \RO_gen[22].ro   |RO_core__233   |    21|
|28    |      \RO_gen[23].ro   |RO_core__232   |    21|
|29    |      \RO_gen[24].ro   |RO_core__231   |    21|
|30    |      \RO_gen[25].ro   |RO_core__230   |    21|
|31    |      \RO_gen[26].ro   |RO_core__229   |    21|
|32    |      \RO_gen[27].ro   |RO_core__228   |    21|
|33    |      \RO_gen[28].ro   |RO_core__227   |    21|
|34    |      \RO_gen[29].ro   |RO_core__226   |    21|
|35    |      \RO_gen[30].ro   |RO_core__225   |    21|
|36    |      \RO_gen[31].ro   |RO_core__224   |    21|
|37    |      \RO_gen[32].ro   |RO_core__223   |    21|
|38    |      \RO_gen[33].ro   |RO_core__222   |    21|
|39    |      \RO_gen[34].ro   |RO_core__221   |    21|
|40    |      \RO_gen[35].ro   |RO_core__220   |    21|
|41    |      \RO_gen[36].ro   |RO_core__219   |    21|
|42    |      \RO_gen[37].ro   |RO_core__218   |    21|
|43    |      \RO_gen[38].ro   |RO_core__217   |    21|
|44    |      \RO_gen[39].ro   |RO_core__216   |    21|
|45    |      \RO_gen[40].ro   |RO_core__215   |    21|
|46    |      \RO_gen[41].ro   |RO_core__214   |    21|
|47    |      \RO_gen[42].ro   |RO_core__213   |    21|
|48    |      \RO_gen[43].ro   |RO_core__212   |    21|
|49    |      \RO_gen[44].ro   |RO_core__211   |    21|
|50    |      \RO_gen[45].ro   |RO_core__210   |    21|
|51    |      \RO_gen[46].ro   |RO_core__209   |    21|
|52    |      \RO_gen[47].ro   |RO_core__208   |    21|
|53    |      \RO_gen[48].ro   |RO_core__207   |    21|
|54    |      \RO_gen[49].ro   |RO_core__206   |    21|
|55    |      \RO_gen[50].ro   |RO_core__205   |    21|
|56    |      \RO_gen[51].ro   |RO_core__204   |    21|
|57    |      \RO_gen[52].ro   |RO_core__203   |    21|
|58    |      \RO_gen[53].ro   |RO_core__202   |    21|
|59    |      \RO_gen[54].ro   |RO_core__201   |    21|
|60    |      \RO_gen[55].ro   |RO_core__200   |    21|
|61    |      \RO_gen[56].ro   |RO_core__199   |    21|
|62    |      \RO_gen[57].ro   |RO_core__198   |    21|
|63    |      \RO_gen[58].ro   |RO_core__197   |    21|
|64    |      \RO_gen[59].ro   |RO_core__196   |    21|
|65    |      \RO_gen[60].ro   |RO_core__195   |    21|
|66    |      \RO_gen[61].ro   |RO_core__194   |    21|
|67    |      \RO_gen[62].ro   |RO_core__193   |    21|
|68    |      \RO_gen[63].ro   |RO_core__192   |    21|
|69    |      \RO_gen[64].ro   |RO_core__191   |    21|
|70    |      \RO_gen[65].ro   |RO_core__190   |    21|
|71    |      \RO_gen[66].ro   |RO_core__189   |    21|
|72    |      \RO_gen[67].ro   |RO_core__188   |    21|
|73    |      \RO_gen[68].ro   |RO_core__187   |    21|
|74    |      \RO_gen[69].ro   |RO_core__186   |    21|
|75    |      \RO_gen[70].ro   |RO_core__185   |    21|
|76    |      \RO_gen[71].ro   |RO_core__184   |    21|
|77    |      \RO_gen[72].ro   |RO_core__183   |    21|
|78    |      \RO_gen[73].ro   |RO_core__182   |    21|
|79    |      \RO_gen[74].ro   |RO_core__181   |    21|
|80    |      \RO_gen[75].ro   |RO_core__180   |    21|
|81    |      \RO_gen[76].ro   |RO_core__179   |    21|
|82    |      \RO_gen[77].ro   |RO_core__178   |    21|
|83    |      \RO_gen[78].ro   |RO_core__177   |    21|
|84    |      \RO_gen[79].ro   |RO_core__176   |    21|
|85    |      \RO_gen[80].ro   |RO_core__175   |    21|
|86    |      \RO_gen[81].ro   |RO_core__174   |    21|
|87    |      \RO_gen[82].ro   |RO_core__173   |    21|
|88    |      \RO_gen[83].ro   |RO_core__172   |    21|
|89    |      \RO_gen[84].ro   |RO_core__171   |    21|
|90    |      \RO_gen[85].ro   |RO_core__170   |    21|
|91    |      \RO_gen[86].ro   |RO_core__169   |    21|
|92    |      \RO_gen[87].ro   |RO_core__168   |    21|
|93    |      \RO_gen[88].ro   |RO_core__167   |    21|
|94    |      \RO_gen[89].ro   |RO_core__166   |    21|
|95    |      \RO_gen[90].ro   |RO_core__165   |    21|
|96    |      \RO_gen[91].ro   |RO_core__164   |    21|
|97    |      \RO_gen[92].ro   |RO_core__163   |    21|
|98    |      \RO_gen[93].ro   |RO_core__162   |    21|
|99    |      \RO_gen[94].ro   |RO_core__161   |    21|
|100   |      \RO_gen[95].ro   |RO_core__160   |    21|
|101   |      \RO_gen[96].ro   |RO_core__159   |    21|
|102   |      \RO_gen[97].ro   |RO_core__158   |    21|
|103   |      \RO_gen[98].ro   |RO_core__157   |    21|
|104   |      \RO_gen[99].ro   |RO_core__156   |    21|
|105   |      \RO_gen[100].ro  |RO_core__155   |    21|
|106   |      \RO_gen[101].ro  |RO_core__154   |    21|
|107   |      \RO_gen[102].ro  |RO_core__153   |    21|
|108   |      \RO_gen[103].ro  |RO_core__152   |    21|
|109   |      \RO_gen[104].ro  |RO_core__151   |    21|
|110   |      \RO_gen[105].ro  |RO_core__150   |    21|
|111   |      \RO_gen[106].ro  |RO_core__149   |    21|
|112   |      \RO_gen[107].ro  |RO_core__148   |    21|
|113   |      \RO_gen[108].ro  |RO_core__147   |    21|
|114   |      \RO_gen[109].ro  |RO_core__146   |    21|
|115   |      \RO_gen[110].ro  |RO_core__145   |    21|
|116   |      \RO_gen[111].ro  |RO_core__144   |    21|
|117   |      \RO_gen[112].ro  |RO_core__143   |    21|
|118   |      \RO_gen[113].ro  |RO_core__142   |    21|
|119   |      \RO_gen[114].ro  |RO_core__141   |    21|
|120   |      \RO_gen[115].ro  |RO_core__140   |    21|
|121   |      \RO_gen[116].ro  |RO_core__139   |    21|
|122   |      \RO_gen[117].ro  |RO_core__138   |    21|
|123   |      \RO_gen[118].ro  |RO_core__137   |    21|
|124   |      \RO_gen[119].ro  |RO_core__136   |    21|
|125   |      \RO_gen[120].ro  |RO_core__135   |    21|
|126   |      \RO_gen[121].ro  |RO_core__134   |    21|
|127   |      \RO_gen[122].ro  |RO_core__133   |    21|
|128   |      \RO_gen[123].ro  |RO_core__132   |    21|
|129   |      \RO_gen[124].ro  |RO_core__131   |    21|
|130   |      \RO_gen[125].ro  |RO_core__130   |    21|
|131   |      \RO_gen[126].ro  |RO_core__129   |    21|
|132   |      \RO_gen[127].ro  |RO_core__128   |    21|
|133   |    BANK2              |RO_bank        |  2883|
|134   |      \RO_gen[0].ro    |RO_core__1     |    21|
|135   |      \RO_gen[1].ro    |RO_core__2     |    21|
|136   |      \RO_gen[2].ro    |RO_core__3     |    21|
|137   |      \RO_gen[3].ro    |RO_core__4     |    21|
|138   |      \RO_gen[4].ro    |RO_core__5     |    21|
|139   |      \RO_gen[5].ro    |RO_core__6     |    21|
|140   |      \RO_gen[6].ro    |RO_core__7     |    21|
|141   |      \RO_gen[7].ro    |RO_core__8     |    21|
|142   |      \RO_gen[8].ro    |RO_core__9     |    21|
|143   |      \RO_gen[9].ro    |RO_core__10    |    21|
|144   |      \RO_gen[10].ro   |RO_core__11    |    21|
|145   |      \RO_gen[11].ro   |RO_core__12    |    21|
|146   |      \RO_gen[12].ro   |RO_core__13    |    21|
|147   |      \RO_gen[13].ro   |RO_core__14    |    21|
|148   |      \RO_gen[14].ro   |RO_core__15    |    21|
|149   |      \RO_gen[15].ro   |RO_core__16    |    21|
|150   |      \RO_gen[16].ro   |RO_core__17    |    21|
|151   |      \RO_gen[17].ro   |RO_core__18    |    21|
|152   |      \RO_gen[18].ro   |RO_core__19    |    21|
|153   |      \RO_gen[19].ro   |RO_core__20    |    21|
|154   |      \RO_gen[20].ro   |RO_core__21    |    21|
|155   |      \RO_gen[21].ro   |RO_core__22    |    21|
|156   |      \RO_gen[22].ro   |RO_core__23    |    21|
|157   |      \RO_gen[23].ro   |RO_core__24    |    21|
|158   |      \RO_gen[24].ro   |RO_core__25    |    21|
|159   |      \RO_gen[25].ro   |RO_core__26    |    21|
|160   |      \RO_gen[26].ro   |RO_core__27    |    21|
|161   |      \RO_gen[27].ro   |RO_core__28    |    21|
|162   |      \RO_gen[28].ro   |RO_core__29    |    21|
|163   |      \RO_gen[29].ro   |RO_core__30    |    21|
|164   |      \RO_gen[30].ro   |RO_core__31    |    21|
|165   |      \RO_gen[31].ro   |RO_core__32    |    21|
|166   |      \RO_gen[32].ro   |RO_core__33    |    21|
|167   |      \RO_gen[33].ro   |RO_core__34    |    21|
|168   |      \RO_gen[34].ro   |RO_core__35    |    21|
|169   |      \RO_gen[35].ro   |RO_core__36    |    21|
|170   |      \RO_gen[36].ro   |RO_core__37    |    21|
|171   |      \RO_gen[37].ro   |RO_core__38    |    21|
|172   |      \RO_gen[38].ro   |RO_core__39    |    21|
|173   |      \RO_gen[39].ro   |RO_core__40    |    21|
|174   |      \RO_gen[40].ro   |RO_core__41    |    21|
|175   |      \RO_gen[41].ro   |RO_core__42    |    21|
|176   |      \RO_gen[42].ro   |RO_core__43    |    21|
|177   |      \RO_gen[43].ro   |RO_core__44    |    21|
|178   |      \RO_gen[44].ro   |RO_core__45    |    21|
|179   |      \RO_gen[45].ro   |RO_core__46    |    21|
|180   |      \RO_gen[46].ro   |RO_core__47    |    21|
|181   |      \RO_gen[47].ro   |RO_core__48    |    21|
|182   |      \RO_gen[48].ro   |RO_core__49    |    21|
|183   |      \RO_gen[49].ro   |RO_core__50    |    21|
|184   |      \RO_gen[50].ro   |RO_core__51    |    21|
|185   |      \RO_gen[51].ro   |RO_core__52    |    21|
|186   |      \RO_gen[52].ro   |RO_core__53    |    21|
|187   |      \RO_gen[53].ro   |RO_core__54    |    21|
|188   |      \RO_gen[54].ro   |RO_core__55    |    21|
|189   |      \RO_gen[55].ro   |RO_core__56    |    21|
|190   |      \RO_gen[56].ro   |RO_core__57    |    21|
|191   |      \RO_gen[57].ro   |RO_core__58    |    21|
|192   |      \RO_gen[58].ro   |RO_core__59    |    21|
|193   |      \RO_gen[59].ro   |RO_core__60    |    21|
|194   |      \RO_gen[60].ro   |RO_core__61    |    21|
|195   |      \RO_gen[61].ro   |RO_core__62    |    21|
|196   |      \RO_gen[62].ro   |RO_core__63    |    21|
|197   |      \RO_gen[63].ro   |RO_core__64    |    21|
|198   |      \RO_gen[64].ro   |RO_core__65    |    21|
|199   |      \RO_gen[65].ro   |RO_core__66    |    21|
|200   |      \RO_gen[66].ro   |RO_core__67    |    21|
|201   |      \RO_gen[67].ro   |RO_core__68    |    21|
|202   |      \RO_gen[68].ro   |RO_core__69    |    21|
|203   |      \RO_gen[69].ro   |RO_core__70    |    21|
|204   |      \RO_gen[70].ro   |RO_core__71    |    21|
|205   |      \RO_gen[71].ro   |RO_core__72    |    21|
|206   |      \RO_gen[72].ro   |RO_core__73    |    21|
|207   |      \RO_gen[73].ro   |RO_core__74    |    21|
|208   |      \RO_gen[74].ro   |RO_core__75    |    21|
|209   |      \RO_gen[75].ro   |RO_core__76    |    21|
|210   |      \RO_gen[76].ro   |RO_core__77    |    21|
|211   |      \RO_gen[77].ro   |RO_core__78    |    21|
|212   |      \RO_gen[78].ro   |RO_core__79    |    21|
|213   |      \RO_gen[79].ro   |RO_core__80    |    21|
|214   |      \RO_gen[80].ro   |RO_core__81    |    21|
|215   |      \RO_gen[81].ro   |RO_core__82    |    21|
|216   |      \RO_gen[82].ro   |RO_core__83    |    21|
|217   |      \RO_gen[83].ro   |RO_core__84    |    21|
|218   |      \RO_gen[84].ro   |RO_core__85    |    21|
|219   |      \RO_gen[85].ro   |RO_core__86    |    21|
|220   |      \RO_gen[86].ro   |RO_core__87    |    21|
|221   |      \RO_gen[87].ro   |RO_core__88    |    21|
|222   |      \RO_gen[88].ro   |RO_core__89    |    21|
|223   |      \RO_gen[89].ro   |RO_core__90    |    21|
|224   |      \RO_gen[90].ro   |RO_core__91    |    21|
|225   |      \RO_gen[91].ro   |RO_core__92    |    21|
|226   |      \RO_gen[92].ro   |RO_core__93    |    21|
|227   |      \RO_gen[93].ro   |RO_core__94    |    21|
|228   |      \RO_gen[94].ro   |RO_core__95    |    21|
|229   |      \RO_gen[95].ro   |RO_core__96    |    21|
|230   |      \RO_gen[96].ro   |RO_core__97    |    21|
|231   |      \RO_gen[97].ro   |RO_core__98    |    21|
|232   |      \RO_gen[98].ro   |RO_core__99    |    21|
|233   |      \RO_gen[99].ro   |RO_core__100   |    21|
|234   |      \RO_gen[100].ro  |RO_core__101   |    21|
|235   |      \RO_gen[101].ro  |RO_core__102   |    21|
|236   |      \RO_gen[102].ro  |RO_core__103   |    21|
|237   |      \RO_gen[103].ro  |RO_core__104   |    21|
|238   |      \RO_gen[104].ro  |RO_core__105   |    21|
|239   |      \RO_gen[105].ro  |RO_core__106   |    21|
|240   |      \RO_gen[106].ro  |RO_core__107   |    21|
|241   |      \RO_gen[107].ro  |RO_core__108   |    21|
|242   |      \RO_gen[108].ro  |RO_core__109   |    21|
|243   |      \RO_gen[109].ro  |RO_core__110   |    21|
|244   |      \RO_gen[110].ro  |RO_core__111   |    21|
|245   |      \RO_gen[111].ro  |RO_core__112   |    21|
|246   |      \RO_gen[112].ro  |RO_core__113   |    21|
|247   |      \RO_gen[113].ro  |RO_core__114   |    21|
|248   |      \RO_gen[114].ro  |RO_core__115   |    21|
|249   |      \RO_gen[115].ro  |RO_core__116   |    21|
|250   |      \RO_gen[116].ro  |RO_core__117   |    21|
|251   |      \RO_gen[117].ro  |RO_core__118   |    21|
|252   |      \RO_gen[118].ro  |RO_core__119   |    21|
|253   |      \RO_gen[119].ro  |RO_core__120   |    21|
|254   |      \RO_gen[120].ro  |RO_core__121   |    21|
|255   |      \RO_gen[121].ro  |RO_core__122   |    21|
|256   |      \RO_gen[122].ro  |RO_core__123   |    21|
|257   |      \RO_gen[123].ro  |RO_core__124   |    21|
|258   |      \RO_gen[124].ro  |RO_core__125   |    21|
|259   |      \RO_gen[125].ro  |RO_core__126   |    21|
|260   |      \RO_gen[126].ro  |RO_core__127   |    21|
|261   |      \RO_gen[127].ro  |RO_core        |    21|
+------+-----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2769.418 ; gain = 446.293 ; free physical = 149 ; free virtual = 20180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2769.418 ; gain = 446.293 ; free physical = 149 ; free virtual = 20181
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2769.426 ; gain = 446.293 ; free physical = 148 ; free virtual = 20181
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2769.426 ; gain = 0.000 ; free physical = 216 ; free virtual = 20264
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2793.430 ; gain = 0.000 ; free physical = 122 ; free virtual = 20186
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2793.430 ; gain = 470.414 ; free physical = 267 ; free virtual = 20333
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/PUFs/pop_ro_puf/pop_ro_puf.runs/synth_1/top_DB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_DB_utilization_synth.rpt -pb top_DB_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 00:23:00 2024...
