Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e013cdb78e414329bf4a2b4efd0d6b7c --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_UART_behav xil_defaultlib.tb_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port FINAL_VALUE [F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/UART.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
