# ğŸ FPGA Race Timer â€” Real-Time Stopwatch on Hardware  

**Developed using Verilog and AMD Vivado | NMAM Institute of Technology (ECE Lab Project)**  

This project implements a **real-time race timer** on the **Real Digital Boolean Board (Spartan-7 XC7S50 FPGA)** using **Verilog HDL**. It measures and displays elapsed race timings with millisecond precision using hardware counters, clock dividers, and 7-segment multiplexing.

---

## âš™ï¸ Features
- Hardware-based timer coded in Verilog HDL  
- Real-time counting up to milliseconds  
- Display output via 7-segment displays  
- Designed and simulated in Vivado  
- Implemented on AMD Spartan-7 Boolean Board  

---

## ğŸ“· Code Snapshots
Here are some Verilog code snapshots ğŸ‘‡  

| Main Timer Logic | Clock Divider | Constraints |
|:----------------:|:--------------:|:-------------:|
| ![Race Timer Code 1](./Code_Screenshots/rt1.jpeg) | ![Clock Divider](./Code_Screenshots/rt8.jpeg) | ![Pin Constraints](./Code_Screenshots/rt9.jpeg) |

*(See `/Code_Screenshots/` folder for complete code images.)*

---

## ğŸ¥ Demo Video
ğŸ¬ [Watch on LinkedIn] https://www.linkedin.com/feed/update/urn:li:ugcPost:7392545040939778048/ 
Or download & watch locally ğŸ‘‰ [racetimer.mp4](./Code_Screenshots/racetimer.mp4)

---

## ğŸ§  Learnings
- RTL design & simulation in Vivado  
- Clock management and timing constraints  
- Debugging real-time logic on FPGA  
- Understanding counter design and synchronization  

---

## ğŸ§° Tools & Technologies
- AMD Vivado Design Suite  
- Verilog HDL  
- Real Digital Boolean Board (Spartan-7 XC7S50 FPGA)  
- 7-segment display interfacing  

---

## ğŸ‘¨â€ğŸ’» Developer
**Arya Dinesh**  
B.Tech in Electronics & Communication Engineering  
NMAM Institute of Technology, Nitte  

---

â­ *If you found this project interesting, feel free to star this repo!*


