// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_85 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_312_p2;
reg   [0:0] icmp_ln86_reg_1294;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1294_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1294_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1294_pp0_iter3_reg;
wire   [0:0] icmp_ln86_409_fu_318_p2;
reg   [0:0] icmp_ln86_409_reg_1305;
wire   [0:0] icmp_ln86_410_fu_324_p2;
reg   [0:0] icmp_ln86_410_reg_1310;
reg   [0:0] icmp_ln86_410_reg_1310_pp0_iter1_reg;
reg   [0:0] icmp_ln86_410_reg_1310_pp0_iter2_reg;
wire   [0:0] icmp_ln86_411_fu_330_p2;
reg   [0:0] icmp_ln86_411_reg_1316;
wire   [0:0] icmp_ln86_412_fu_336_p2;
reg   [0:0] icmp_ln86_412_reg_1322;
reg   [0:0] icmp_ln86_412_reg_1322_pp0_iter1_reg;
wire   [0:0] icmp_ln86_413_fu_342_p2;
reg   [0:0] icmp_ln86_413_reg_1328;
reg   [0:0] icmp_ln86_413_reg_1328_pp0_iter1_reg;
reg   [0:0] icmp_ln86_413_reg_1328_pp0_iter2_reg;
reg   [0:0] icmp_ln86_413_reg_1328_pp0_iter3_reg;
wire   [0:0] icmp_ln86_414_fu_348_p2;
reg   [0:0] icmp_ln86_414_reg_1334;
reg   [0:0] icmp_ln86_414_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_414_reg_1334_pp0_iter2_reg;
reg   [0:0] icmp_ln86_414_reg_1334_pp0_iter3_reg;
wire   [0:0] icmp_ln86_415_fu_354_p2;
reg   [0:0] icmp_ln86_415_reg_1340;
wire   [0:0] icmp_ln86_416_fu_360_p2;
reg   [0:0] icmp_ln86_416_reg_1346;
reg   [0:0] icmp_ln86_416_reg_1346_pp0_iter1_reg;
wire   [0:0] icmp_ln86_417_fu_366_p2;
reg   [0:0] icmp_ln86_417_reg_1352;
reg   [0:0] icmp_ln86_417_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_417_reg_1352_pp0_iter2_reg;
wire   [0:0] icmp_ln86_418_fu_372_p2;
reg   [0:0] icmp_ln86_418_reg_1358;
reg   [0:0] icmp_ln86_418_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_418_reg_1358_pp0_iter2_reg;
reg   [0:0] icmp_ln86_418_reg_1358_pp0_iter3_reg;
wire   [0:0] icmp_ln86_419_fu_378_p2;
reg   [0:0] icmp_ln86_419_reg_1364;
reg   [0:0] icmp_ln86_419_reg_1364_pp0_iter1_reg;
reg   [0:0] icmp_ln86_419_reg_1364_pp0_iter2_reg;
reg   [0:0] icmp_ln86_419_reg_1364_pp0_iter3_reg;
wire   [0:0] icmp_ln86_420_fu_384_p2;
reg   [0:0] icmp_ln86_420_reg_1370;
reg   [0:0] icmp_ln86_420_reg_1370_pp0_iter1_reg;
reg   [0:0] icmp_ln86_420_reg_1370_pp0_iter2_reg;
reg   [0:0] icmp_ln86_420_reg_1370_pp0_iter3_reg;
reg   [0:0] icmp_ln86_420_reg_1370_pp0_iter4_reg;
wire   [0:0] icmp_ln86_421_fu_390_p2;
reg   [0:0] icmp_ln86_421_reg_1376;
reg   [0:0] icmp_ln86_421_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_421_reg_1376_pp0_iter2_reg;
reg   [0:0] icmp_ln86_421_reg_1376_pp0_iter3_reg;
reg   [0:0] icmp_ln86_421_reg_1376_pp0_iter4_reg;
reg   [0:0] icmp_ln86_421_reg_1376_pp0_iter5_reg;
wire   [0:0] icmp_ln86_422_fu_396_p2;
reg   [0:0] icmp_ln86_422_reg_1382;
reg   [0:0] icmp_ln86_422_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_422_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln86_422_reg_1382_pp0_iter3_reg;
reg   [0:0] icmp_ln86_422_reg_1382_pp0_iter4_reg;
reg   [0:0] icmp_ln86_422_reg_1382_pp0_iter5_reg;
reg   [0:0] icmp_ln86_422_reg_1382_pp0_iter6_reg;
wire   [0:0] icmp_ln86_423_fu_402_p2;
reg   [0:0] icmp_ln86_423_reg_1388;
reg   [0:0] icmp_ln86_423_reg_1388_pp0_iter1_reg;
wire   [0:0] icmp_ln86_424_fu_408_p2;
reg   [0:0] icmp_ln86_424_reg_1393;
wire   [0:0] icmp_ln86_425_fu_414_p2;
reg   [0:0] icmp_ln86_425_reg_1398;
reg   [0:0] icmp_ln86_425_reg_1398_pp0_iter1_reg;
wire   [0:0] icmp_ln86_426_fu_420_p2;
reg   [0:0] icmp_ln86_426_reg_1403;
reg   [0:0] icmp_ln86_426_reg_1403_pp0_iter1_reg;
wire   [0:0] icmp_ln86_427_fu_426_p2;
reg   [0:0] icmp_ln86_427_reg_1408;
reg   [0:0] icmp_ln86_427_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_427_reg_1408_pp0_iter2_reg;
reg   [0:0] icmp_ln86_427_reg_1408_pp0_iter3_reg;
wire   [0:0] icmp_ln86_428_fu_432_p2;
reg   [0:0] icmp_ln86_428_reg_1414;
reg   [0:0] icmp_ln86_428_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_428_reg_1414_pp0_iter2_reg;
wire   [0:0] icmp_ln86_429_fu_438_p2;
reg   [0:0] icmp_ln86_429_reg_1419;
reg   [0:0] icmp_ln86_429_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_429_reg_1419_pp0_iter2_reg;
wire   [0:0] icmp_ln86_430_fu_444_p2;
reg   [0:0] icmp_ln86_430_reg_1424;
reg   [0:0] icmp_ln86_430_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_430_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_430_reg_1424_pp0_iter3_reg;
wire   [0:0] icmp_ln86_431_fu_450_p2;
reg   [0:0] icmp_ln86_431_reg_1429;
reg   [0:0] icmp_ln86_431_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_431_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_431_reg_1429_pp0_iter3_reg;
wire   [0:0] icmp_ln86_432_fu_456_p2;
reg   [0:0] icmp_ln86_432_reg_1434;
reg   [0:0] icmp_ln86_432_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_432_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_432_reg_1434_pp0_iter3_reg;
reg   [0:0] icmp_ln86_432_reg_1434_pp0_iter4_reg;
wire   [0:0] icmp_ln86_433_fu_462_p2;
reg   [0:0] icmp_ln86_433_reg_1439;
reg   [0:0] icmp_ln86_433_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_433_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_433_reg_1439_pp0_iter3_reg;
reg   [0:0] icmp_ln86_433_reg_1439_pp0_iter4_reg;
wire   [0:0] icmp_ln86_434_fu_468_p2;
reg   [0:0] icmp_ln86_434_reg_1444;
reg   [0:0] icmp_ln86_434_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_434_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_434_reg_1444_pp0_iter3_reg;
reg   [0:0] icmp_ln86_434_reg_1444_pp0_iter4_reg;
wire   [0:0] icmp_ln86_435_fu_474_p2;
reg   [0:0] icmp_ln86_435_reg_1449;
reg   [0:0] icmp_ln86_435_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_435_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_435_reg_1449_pp0_iter3_reg;
reg   [0:0] icmp_ln86_435_reg_1449_pp0_iter4_reg;
reg   [0:0] icmp_ln86_435_reg_1449_pp0_iter5_reg;
wire   [0:0] icmp_ln86_436_fu_480_p2;
reg   [0:0] icmp_ln86_436_reg_1454;
reg   [0:0] icmp_ln86_436_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_436_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_436_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_436_reg_1454_pp0_iter4_reg;
reg   [0:0] icmp_ln86_436_reg_1454_pp0_iter5_reg;
wire   [0:0] icmp_ln86_437_fu_486_p2;
reg   [0:0] icmp_ln86_437_reg_1459;
reg   [0:0] icmp_ln86_437_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_437_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_437_reg_1459_pp0_iter3_reg;
reg   [0:0] icmp_ln86_437_reg_1459_pp0_iter4_reg;
reg   [0:0] icmp_ln86_437_reg_1459_pp0_iter5_reg;
reg   [0:0] icmp_ln86_437_reg_1459_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_492_p2;
reg   [0:0] and_ln102_reg_1464;
reg   [0:0] and_ln102_reg_1464_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1464_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_503_p2;
reg   [0:0] and_ln104_reg_1474;
wire   [0:0] and_ln102_506_fu_508_p2;
reg   [0:0] and_ln102_506_reg_1480;
wire   [0:0] and_ln104_80_fu_517_p2;
reg   [0:0] and_ln104_80_reg_1487;
wire   [0:0] and_ln102_510_fu_522_p2;
reg   [0:0] and_ln102_510_reg_1492;
wire   [0:0] and_ln102_511_fu_532_p2;
reg   [0:0] and_ln102_511_reg_1498;
wire   [0:0] or_ln117_fu_548_p2;
reg   [0:0] or_ln117_reg_1504;
wire   [0:0] xor_ln104_fu_554_p2;
reg   [0:0] xor_ln104_reg_1509;
wire   [0:0] and_ln102_507_fu_559_p2;
reg   [0:0] and_ln102_507_reg_1515;
wire   [0:0] and_ln104_81_fu_568_p2;
reg   [0:0] and_ln104_81_reg_1521;
reg   [0:0] and_ln104_81_reg_1521_pp0_iter3_reg;
wire   [0:0] and_ln102_512_fu_578_p2;
reg   [0:0] and_ln102_512_reg_1527;
wire   [3:0] select_ln117_405_fu_679_p3;
reg   [3:0] select_ln117_405_reg_1532;
wire   [0:0] or_ln117_374_fu_686_p2;
reg   [0:0] or_ln117_374_reg_1537;
wire   [0:0] and_ln102_505_fu_691_p2;
reg   [0:0] and_ln102_505_reg_1543;
wire   [0:0] and_ln104_79_fu_700_p2;
reg   [0:0] and_ln104_79_reg_1549;
wire   [0:0] and_ln102_508_fu_705_p2;
reg   [0:0] and_ln102_508_reg_1555;
wire   [0:0] and_ln102_514_fu_719_p2;
reg   [0:0] and_ln102_514_reg_1561;
wire   [0:0] or_ln117_378_fu_793_p2;
reg   [0:0] or_ln117_378_reg_1567;
wire   [3:0] select_ln117_411_fu_807_p3;
reg   [3:0] select_ln117_411_reg_1572;
wire   [0:0] and_ln104_82_fu_820_p2;
reg   [0:0] and_ln104_82_reg_1577;
wire   [0:0] and_ln102_509_fu_825_p2;
reg   [0:0] and_ln102_509_reg_1582;
reg   [0:0] and_ln102_509_reg_1582_pp0_iter5_reg;
wire   [0:0] and_ln104_83_fu_834_p2;
reg   [0:0] and_ln104_83_reg_1589;
reg   [0:0] and_ln104_83_reg_1589_pp0_iter5_reg;
reg   [0:0] and_ln104_83_reg_1589_pp0_iter6_reg;
wire   [0:0] and_ln102_515_fu_849_p2;
reg   [0:0] and_ln102_515_reg_1595;
wire   [0:0] or_ln117_383_fu_932_p2;
reg   [0:0] or_ln117_383_reg_1600;
wire   [4:0] select_ln117_417_fu_944_p3;
reg   [4:0] select_ln117_417_reg_1605;
wire   [0:0] or_ln117_385_fu_952_p2;
reg   [0:0] or_ln117_385_reg_1610;
wire   [0:0] or_ln117_387_fu_958_p2;
reg   [0:0] or_ln117_387_reg_1616;
reg   [0:0] or_ln117_387_reg_1616_pp0_iter5_reg;
wire   [0:0] or_ln117_389_fu_1034_p2;
reg   [0:0] or_ln117_389_reg_1624;
wire   [4:0] select_ln117_423_fu_1047_p3;
reg   [4:0] select_ln117_423_reg_1629;
wire   [0:0] or_ln117_393_fu_1109_p2;
reg   [0:0] or_ln117_393_reg_1634;
wire   [4:0] select_ln117_427_fu_1123_p3;
reg   [4:0] select_ln117_427_reg_1639;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_194_fu_498_p2;
wire   [0:0] xor_ln104_196_fu_512_p2;
wire   [0:0] xor_ln104_200_fu_527_p2;
wire   [0:0] and_ln102_519_fu_537_p2;
wire   [0:0] and_ln102_520_fu_542_p2;
wire   [0:0] xor_ln104_197_fu_563_p2;
wire   [0:0] xor_ln104_201_fu_573_p2;
wire   [0:0] and_ln102_522_fu_591_p2;
wire   [0:0] and_ln102_518_fu_583_p2;
wire   [0:0] xor_ln117_fu_601_p2;
wire   [1:0] zext_ln117_fu_607_p1;
wire   [1:0] select_ln117_fu_611_p3;
wire   [1:0] select_ln117_400_fu_618_p3;
wire   [0:0] and_ln102_521_fu_587_p2;
wire   [2:0] zext_ln117_43_fu_625_p1;
wire   [0:0] or_ln117_370_fu_629_p2;
wire   [2:0] select_ln117_401_fu_634_p3;
wire   [0:0] or_ln117_371_fu_641_p2;
wire   [0:0] and_ln102_523_fu_596_p2;
wire   [2:0] select_ln117_402_fu_645_p3;
wire   [0:0] or_ln117_372_fu_653_p2;
wire   [2:0] select_ln117_403_fu_659_p3;
wire   [2:0] select_ln117_404_fu_667_p3;
wire   [3:0] zext_ln117_44_fu_675_p1;
wire   [0:0] xor_ln104_195_fu_695_p2;
wire   [0:0] xor_ln104_202_fu_710_p2;
wire   [0:0] and_ln102_525_fu_728_p2;
wire   [0:0] and_ln102_513_fu_715_p2;
wire   [0:0] and_ln102_524_fu_724_p2;
wire   [0:0] or_ln117_373_fu_743_p2;
wire   [0:0] and_ln102_526_fu_733_p2;
wire   [3:0] select_ln117_406_fu_748_p3;
wire   [0:0] or_ln117_375_fu_755_p2;
wire   [3:0] select_ln117_407_fu_760_p3;
wire   [0:0] or_ln117_376_fu_767_p2;
wire   [0:0] and_ln102_527_fu_738_p2;
wire   [3:0] select_ln117_408_fu_771_p3;
wire   [0:0] or_ln117_377_fu_779_p2;
wire   [3:0] select_ln117_409_fu_785_p3;
wire   [3:0] select_ln117_410_fu_799_p3;
wire   [0:0] xor_ln104_198_fu_815_p2;
wire   [0:0] xor_ln104_199_fu_829_p2;
wire   [0:0] xor_ln104_203_fu_839_p2;
wire   [0:0] and_ln102_528_fu_854_p2;
wire   [0:0] xor_ln104_204_fu_844_p2;
wire   [0:0] and_ln102_531_fu_868_p2;
wire   [0:0] and_ln102_529_fu_859_p2;
wire   [0:0] or_ln117_379_fu_878_p2;
wire   [3:0] select_ln117_412_fu_883_p3;
wire   [0:0] and_ln102_530_fu_864_p2;
wire   [4:0] zext_ln117_45_fu_890_p1;
wire   [0:0] or_ln117_380_fu_894_p2;
wire   [4:0] select_ln117_413_fu_899_p3;
wire   [0:0] or_ln117_381_fu_906_p2;
wire   [0:0] and_ln102_532_fu_873_p2;
wire   [4:0] select_ln117_414_fu_910_p3;
wire   [0:0] or_ln117_382_fu_918_p2;
wire   [4:0] select_ln117_415_fu_924_p3;
wire   [4:0] select_ln117_416_fu_936_p3;
wire   [0:0] xor_ln104_205_fu_962_p2;
wire   [0:0] and_ln102_534_fu_975_p2;
wire   [0:0] and_ln102_516_fu_967_p2;
wire   [0:0] and_ln102_533_fu_971_p2;
wire   [0:0] or_ln117_384_fu_990_p2;
wire   [0:0] and_ln102_535_fu_980_p2;
wire   [4:0] select_ln117_418_fu_995_p3;
wire   [0:0] or_ln117_386_fu_1002_p2;
wire   [4:0] select_ln117_419_fu_1007_p3;
wire   [0:0] and_ln102_536_fu_985_p2;
wire   [4:0] select_ln117_420_fu_1014_p3;
wire   [0:0] or_ln117_388_fu_1022_p2;
wire   [4:0] select_ln117_421_fu_1027_p3;
wire   [4:0] select_ln117_422_fu_1039_p3;
wire   [0:0] xor_ln104_206_fu_1055_p2;
wire   [0:0] and_ln102_537_fu_1064_p2;
wire   [0:0] and_ln102_517_fu_1060_p2;
wire   [0:0] and_ln102_538_fu_1069_p2;
wire   [0:0] or_ln117_390_fu_1079_p2;
wire   [0:0] or_ln117_391_fu_1084_p2;
wire   [0:0] and_ln102_539_fu_1074_p2;
wire   [4:0] select_ln117_424_fu_1088_p3;
wire   [0:0] or_ln117_392_fu_1095_p2;
wire   [4:0] select_ln117_425_fu_1101_p3;
wire   [4:0] select_ln117_426_fu_1115_p3;
wire   [0:0] xor_ln104_207_fu_1131_p2;
wire   [0:0] and_ln102_540_fu_1136_p2;
wire   [0:0] and_ln102_541_fu_1141_p2;
wire   [0:0] or_ln117_394_fu_1146_p2;
wire   [10:0] agg_result_fu_1158_p65;
wire   [4:0] agg_result_fu_1158_p66;
wire   [10:0] agg_result_fu_1158_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
wire   [4:0] agg_result_fu_1158_p1;
wire   [4:0] agg_result_fu_1158_p3;
wire   [4:0] agg_result_fu_1158_p5;
wire   [4:0] agg_result_fu_1158_p7;
wire   [4:0] agg_result_fu_1158_p9;
wire   [4:0] agg_result_fu_1158_p11;
wire   [4:0] agg_result_fu_1158_p13;
wire   [4:0] agg_result_fu_1158_p15;
wire   [4:0] agg_result_fu_1158_p17;
wire   [4:0] agg_result_fu_1158_p19;
wire   [4:0] agg_result_fu_1158_p21;
wire   [4:0] agg_result_fu_1158_p23;
wire   [4:0] agg_result_fu_1158_p25;
wire   [4:0] agg_result_fu_1158_p27;
wire   [4:0] agg_result_fu_1158_p29;
wire   [4:0] agg_result_fu_1158_p31;
wire  signed [4:0] agg_result_fu_1158_p33;
wire  signed [4:0] agg_result_fu_1158_p35;
wire  signed [4:0] agg_result_fu_1158_p37;
wire  signed [4:0] agg_result_fu_1158_p39;
wire  signed [4:0] agg_result_fu_1158_p41;
wire  signed [4:0] agg_result_fu_1158_p43;
wire  signed [4:0] agg_result_fu_1158_p45;
wire  signed [4:0] agg_result_fu_1158_p47;
wire  signed [4:0] agg_result_fu_1158_p49;
wire  signed [4:0] agg_result_fu_1158_p51;
wire  signed [4:0] agg_result_fu_1158_p53;
wire  signed [4:0] agg_result_fu_1158_p55;
wire  signed [4:0] agg_result_fu_1158_p57;
wire  signed [4:0] agg_result_fu_1158_p59;
wire  signed [4:0] agg_result_fu_1158_p61;
wire  signed [4:0] agg_result_fu_1158_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x1_U282(
    .din0(11'd1599),
    .din1(11'd1782),
    .din2(11'd1758),
    .din3(11'd1945),
    .din4(11'd2028),
    .din5(11'd151),
    .din6(11'd1735),
    .din7(11'd12),
    .din8(11'd1804),
    .din9(11'd1979),
    .din10(11'd2025),
    .din11(11'd63),
    .din12(11'd40),
    .din13(11'd1867),
    .din14(11'd71),
    .din15(11'd188),
    .din16(11'd1997),
    .din17(11'd8),
    .din18(11'd650),
    .din19(11'd98),
    .din20(11'd32),
    .din21(11'd232),
    .din22(11'd1972),
    .din23(11'd57),
    .din24(11'd30),
    .din25(11'd222),
    .din26(11'd457),
    .din27(11'd200),
    .din28(11'd491),
    .din29(11'd940),
    .din30(11'd1953),
    .din31(11'd243),
    .def(agg_result_fu_1158_p65),
    .sel(agg_result_fu_1158_p66),
    .dout(agg_result_fu_1158_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_505_reg_1543 <= and_ln102_505_fu_691_p2;
        and_ln102_506_reg_1480 <= and_ln102_506_fu_508_p2;
        and_ln102_507_reg_1515 <= and_ln102_507_fu_559_p2;
        and_ln102_508_reg_1555 <= and_ln102_508_fu_705_p2;
        and_ln102_509_reg_1582 <= and_ln102_509_fu_825_p2;
        and_ln102_509_reg_1582_pp0_iter5_reg <= and_ln102_509_reg_1582;
        and_ln102_510_reg_1492 <= and_ln102_510_fu_522_p2;
        and_ln102_511_reg_1498 <= and_ln102_511_fu_532_p2;
        and_ln102_512_reg_1527 <= and_ln102_512_fu_578_p2;
        and_ln102_514_reg_1561 <= and_ln102_514_fu_719_p2;
        and_ln102_515_reg_1595 <= and_ln102_515_fu_849_p2;
        and_ln102_reg_1464 <= and_ln102_fu_492_p2;
        and_ln102_reg_1464_pp0_iter1_reg <= and_ln102_reg_1464;
        and_ln102_reg_1464_pp0_iter2_reg <= and_ln102_reg_1464_pp0_iter1_reg;
        and_ln104_79_reg_1549 <= and_ln104_79_fu_700_p2;
        and_ln104_80_reg_1487 <= and_ln104_80_fu_517_p2;
        and_ln104_81_reg_1521 <= and_ln104_81_fu_568_p2;
        and_ln104_81_reg_1521_pp0_iter3_reg <= and_ln104_81_reg_1521;
        and_ln104_82_reg_1577 <= and_ln104_82_fu_820_p2;
        and_ln104_83_reg_1589 <= and_ln104_83_fu_834_p2;
        and_ln104_83_reg_1589_pp0_iter5_reg <= and_ln104_83_reg_1589;
        and_ln104_83_reg_1589_pp0_iter6_reg <= and_ln104_83_reg_1589_pp0_iter5_reg;
        and_ln104_reg_1474 <= and_ln104_fu_503_p2;
        icmp_ln86_409_reg_1305 <= icmp_ln86_409_fu_318_p2;
        icmp_ln86_410_reg_1310 <= icmp_ln86_410_fu_324_p2;
        icmp_ln86_410_reg_1310_pp0_iter1_reg <= icmp_ln86_410_reg_1310;
        icmp_ln86_410_reg_1310_pp0_iter2_reg <= icmp_ln86_410_reg_1310_pp0_iter1_reg;
        icmp_ln86_411_reg_1316 <= icmp_ln86_411_fu_330_p2;
        icmp_ln86_412_reg_1322 <= icmp_ln86_412_fu_336_p2;
        icmp_ln86_412_reg_1322_pp0_iter1_reg <= icmp_ln86_412_reg_1322;
        icmp_ln86_413_reg_1328 <= icmp_ln86_413_fu_342_p2;
        icmp_ln86_413_reg_1328_pp0_iter1_reg <= icmp_ln86_413_reg_1328;
        icmp_ln86_413_reg_1328_pp0_iter2_reg <= icmp_ln86_413_reg_1328_pp0_iter1_reg;
        icmp_ln86_413_reg_1328_pp0_iter3_reg <= icmp_ln86_413_reg_1328_pp0_iter2_reg;
        icmp_ln86_414_reg_1334 <= icmp_ln86_414_fu_348_p2;
        icmp_ln86_414_reg_1334_pp0_iter1_reg <= icmp_ln86_414_reg_1334;
        icmp_ln86_414_reg_1334_pp0_iter2_reg <= icmp_ln86_414_reg_1334_pp0_iter1_reg;
        icmp_ln86_414_reg_1334_pp0_iter3_reg <= icmp_ln86_414_reg_1334_pp0_iter2_reg;
        icmp_ln86_415_reg_1340 <= icmp_ln86_415_fu_354_p2;
        icmp_ln86_416_reg_1346 <= icmp_ln86_416_fu_360_p2;
        icmp_ln86_416_reg_1346_pp0_iter1_reg <= icmp_ln86_416_reg_1346;
        icmp_ln86_417_reg_1352 <= icmp_ln86_417_fu_366_p2;
        icmp_ln86_417_reg_1352_pp0_iter1_reg <= icmp_ln86_417_reg_1352;
        icmp_ln86_417_reg_1352_pp0_iter2_reg <= icmp_ln86_417_reg_1352_pp0_iter1_reg;
        icmp_ln86_418_reg_1358 <= icmp_ln86_418_fu_372_p2;
        icmp_ln86_418_reg_1358_pp0_iter1_reg <= icmp_ln86_418_reg_1358;
        icmp_ln86_418_reg_1358_pp0_iter2_reg <= icmp_ln86_418_reg_1358_pp0_iter1_reg;
        icmp_ln86_418_reg_1358_pp0_iter3_reg <= icmp_ln86_418_reg_1358_pp0_iter2_reg;
        icmp_ln86_419_reg_1364 <= icmp_ln86_419_fu_378_p2;
        icmp_ln86_419_reg_1364_pp0_iter1_reg <= icmp_ln86_419_reg_1364;
        icmp_ln86_419_reg_1364_pp0_iter2_reg <= icmp_ln86_419_reg_1364_pp0_iter1_reg;
        icmp_ln86_419_reg_1364_pp0_iter3_reg <= icmp_ln86_419_reg_1364_pp0_iter2_reg;
        icmp_ln86_420_reg_1370 <= icmp_ln86_420_fu_384_p2;
        icmp_ln86_420_reg_1370_pp0_iter1_reg <= icmp_ln86_420_reg_1370;
        icmp_ln86_420_reg_1370_pp0_iter2_reg <= icmp_ln86_420_reg_1370_pp0_iter1_reg;
        icmp_ln86_420_reg_1370_pp0_iter3_reg <= icmp_ln86_420_reg_1370_pp0_iter2_reg;
        icmp_ln86_420_reg_1370_pp0_iter4_reg <= icmp_ln86_420_reg_1370_pp0_iter3_reg;
        icmp_ln86_421_reg_1376 <= icmp_ln86_421_fu_390_p2;
        icmp_ln86_421_reg_1376_pp0_iter1_reg <= icmp_ln86_421_reg_1376;
        icmp_ln86_421_reg_1376_pp0_iter2_reg <= icmp_ln86_421_reg_1376_pp0_iter1_reg;
        icmp_ln86_421_reg_1376_pp0_iter3_reg <= icmp_ln86_421_reg_1376_pp0_iter2_reg;
        icmp_ln86_421_reg_1376_pp0_iter4_reg <= icmp_ln86_421_reg_1376_pp0_iter3_reg;
        icmp_ln86_421_reg_1376_pp0_iter5_reg <= icmp_ln86_421_reg_1376_pp0_iter4_reg;
        icmp_ln86_422_reg_1382 <= icmp_ln86_422_fu_396_p2;
        icmp_ln86_422_reg_1382_pp0_iter1_reg <= icmp_ln86_422_reg_1382;
        icmp_ln86_422_reg_1382_pp0_iter2_reg <= icmp_ln86_422_reg_1382_pp0_iter1_reg;
        icmp_ln86_422_reg_1382_pp0_iter3_reg <= icmp_ln86_422_reg_1382_pp0_iter2_reg;
        icmp_ln86_422_reg_1382_pp0_iter4_reg <= icmp_ln86_422_reg_1382_pp0_iter3_reg;
        icmp_ln86_422_reg_1382_pp0_iter5_reg <= icmp_ln86_422_reg_1382_pp0_iter4_reg;
        icmp_ln86_422_reg_1382_pp0_iter6_reg <= icmp_ln86_422_reg_1382_pp0_iter5_reg;
        icmp_ln86_423_reg_1388 <= icmp_ln86_423_fu_402_p2;
        icmp_ln86_423_reg_1388_pp0_iter1_reg <= icmp_ln86_423_reg_1388;
        icmp_ln86_424_reg_1393 <= icmp_ln86_424_fu_408_p2;
        icmp_ln86_425_reg_1398 <= icmp_ln86_425_fu_414_p2;
        icmp_ln86_425_reg_1398_pp0_iter1_reg <= icmp_ln86_425_reg_1398;
        icmp_ln86_426_reg_1403 <= icmp_ln86_426_fu_420_p2;
        icmp_ln86_426_reg_1403_pp0_iter1_reg <= icmp_ln86_426_reg_1403;
        icmp_ln86_427_reg_1408 <= icmp_ln86_427_fu_426_p2;
        icmp_ln86_427_reg_1408_pp0_iter1_reg <= icmp_ln86_427_reg_1408;
        icmp_ln86_427_reg_1408_pp0_iter2_reg <= icmp_ln86_427_reg_1408_pp0_iter1_reg;
        icmp_ln86_427_reg_1408_pp0_iter3_reg <= icmp_ln86_427_reg_1408_pp0_iter2_reg;
        icmp_ln86_428_reg_1414 <= icmp_ln86_428_fu_432_p2;
        icmp_ln86_428_reg_1414_pp0_iter1_reg <= icmp_ln86_428_reg_1414;
        icmp_ln86_428_reg_1414_pp0_iter2_reg <= icmp_ln86_428_reg_1414_pp0_iter1_reg;
        icmp_ln86_429_reg_1419 <= icmp_ln86_429_fu_438_p2;
        icmp_ln86_429_reg_1419_pp0_iter1_reg <= icmp_ln86_429_reg_1419;
        icmp_ln86_429_reg_1419_pp0_iter2_reg <= icmp_ln86_429_reg_1419_pp0_iter1_reg;
        icmp_ln86_430_reg_1424 <= icmp_ln86_430_fu_444_p2;
        icmp_ln86_430_reg_1424_pp0_iter1_reg <= icmp_ln86_430_reg_1424;
        icmp_ln86_430_reg_1424_pp0_iter2_reg <= icmp_ln86_430_reg_1424_pp0_iter1_reg;
        icmp_ln86_430_reg_1424_pp0_iter3_reg <= icmp_ln86_430_reg_1424_pp0_iter2_reg;
        icmp_ln86_431_reg_1429 <= icmp_ln86_431_fu_450_p2;
        icmp_ln86_431_reg_1429_pp0_iter1_reg <= icmp_ln86_431_reg_1429;
        icmp_ln86_431_reg_1429_pp0_iter2_reg <= icmp_ln86_431_reg_1429_pp0_iter1_reg;
        icmp_ln86_431_reg_1429_pp0_iter3_reg <= icmp_ln86_431_reg_1429_pp0_iter2_reg;
        icmp_ln86_432_reg_1434 <= icmp_ln86_432_fu_456_p2;
        icmp_ln86_432_reg_1434_pp0_iter1_reg <= icmp_ln86_432_reg_1434;
        icmp_ln86_432_reg_1434_pp0_iter2_reg <= icmp_ln86_432_reg_1434_pp0_iter1_reg;
        icmp_ln86_432_reg_1434_pp0_iter3_reg <= icmp_ln86_432_reg_1434_pp0_iter2_reg;
        icmp_ln86_432_reg_1434_pp0_iter4_reg <= icmp_ln86_432_reg_1434_pp0_iter3_reg;
        icmp_ln86_433_reg_1439 <= icmp_ln86_433_fu_462_p2;
        icmp_ln86_433_reg_1439_pp0_iter1_reg <= icmp_ln86_433_reg_1439;
        icmp_ln86_433_reg_1439_pp0_iter2_reg <= icmp_ln86_433_reg_1439_pp0_iter1_reg;
        icmp_ln86_433_reg_1439_pp0_iter3_reg <= icmp_ln86_433_reg_1439_pp0_iter2_reg;
        icmp_ln86_433_reg_1439_pp0_iter4_reg <= icmp_ln86_433_reg_1439_pp0_iter3_reg;
        icmp_ln86_434_reg_1444 <= icmp_ln86_434_fu_468_p2;
        icmp_ln86_434_reg_1444_pp0_iter1_reg <= icmp_ln86_434_reg_1444;
        icmp_ln86_434_reg_1444_pp0_iter2_reg <= icmp_ln86_434_reg_1444_pp0_iter1_reg;
        icmp_ln86_434_reg_1444_pp0_iter3_reg <= icmp_ln86_434_reg_1444_pp0_iter2_reg;
        icmp_ln86_434_reg_1444_pp0_iter4_reg <= icmp_ln86_434_reg_1444_pp0_iter3_reg;
        icmp_ln86_435_reg_1449 <= icmp_ln86_435_fu_474_p2;
        icmp_ln86_435_reg_1449_pp0_iter1_reg <= icmp_ln86_435_reg_1449;
        icmp_ln86_435_reg_1449_pp0_iter2_reg <= icmp_ln86_435_reg_1449_pp0_iter1_reg;
        icmp_ln86_435_reg_1449_pp0_iter3_reg <= icmp_ln86_435_reg_1449_pp0_iter2_reg;
        icmp_ln86_435_reg_1449_pp0_iter4_reg <= icmp_ln86_435_reg_1449_pp0_iter3_reg;
        icmp_ln86_435_reg_1449_pp0_iter5_reg <= icmp_ln86_435_reg_1449_pp0_iter4_reg;
        icmp_ln86_436_reg_1454 <= icmp_ln86_436_fu_480_p2;
        icmp_ln86_436_reg_1454_pp0_iter1_reg <= icmp_ln86_436_reg_1454;
        icmp_ln86_436_reg_1454_pp0_iter2_reg <= icmp_ln86_436_reg_1454_pp0_iter1_reg;
        icmp_ln86_436_reg_1454_pp0_iter3_reg <= icmp_ln86_436_reg_1454_pp0_iter2_reg;
        icmp_ln86_436_reg_1454_pp0_iter4_reg <= icmp_ln86_436_reg_1454_pp0_iter3_reg;
        icmp_ln86_436_reg_1454_pp0_iter5_reg <= icmp_ln86_436_reg_1454_pp0_iter4_reg;
        icmp_ln86_437_reg_1459 <= icmp_ln86_437_fu_486_p2;
        icmp_ln86_437_reg_1459_pp0_iter1_reg <= icmp_ln86_437_reg_1459;
        icmp_ln86_437_reg_1459_pp0_iter2_reg <= icmp_ln86_437_reg_1459_pp0_iter1_reg;
        icmp_ln86_437_reg_1459_pp0_iter3_reg <= icmp_ln86_437_reg_1459_pp0_iter2_reg;
        icmp_ln86_437_reg_1459_pp0_iter4_reg <= icmp_ln86_437_reg_1459_pp0_iter3_reg;
        icmp_ln86_437_reg_1459_pp0_iter5_reg <= icmp_ln86_437_reg_1459_pp0_iter4_reg;
        icmp_ln86_437_reg_1459_pp0_iter6_reg <= icmp_ln86_437_reg_1459_pp0_iter5_reg;
        icmp_ln86_reg_1294 <= icmp_ln86_fu_312_p2;
        icmp_ln86_reg_1294_pp0_iter1_reg <= icmp_ln86_reg_1294;
        icmp_ln86_reg_1294_pp0_iter2_reg <= icmp_ln86_reg_1294_pp0_iter1_reg;
        icmp_ln86_reg_1294_pp0_iter3_reg <= icmp_ln86_reg_1294_pp0_iter2_reg;
        or_ln117_374_reg_1537 <= or_ln117_374_fu_686_p2;
        or_ln117_378_reg_1567 <= or_ln117_378_fu_793_p2;
        or_ln117_383_reg_1600 <= or_ln117_383_fu_932_p2;
        or_ln117_385_reg_1610 <= or_ln117_385_fu_952_p2;
        or_ln117_387_reg_1616 <= or_ln117_387_fu_958_p2;
        or_ln117_387_reg_1616_pp0_iter5_reg <= or_ln117_387_reg_1616;
        or_ln117_389_reg_1624 <= or_ln117_389_fu_1034_p2;
        or_ln117_393_reg_1634 <= or_ln117_393_fu_1109_p2;
        or_ln117_reg_1504 <= or_ln117_fu_548_p2;
        select_ln117_405_reg_1532 <= select_ln117_405_fu_679_p3;
        select_ln117_411_reg_1572 <= select_ln117_411_fu_807_p3;
        select_ln117_417_reg_1605 <= select_ln117_417_fu_944_p3;
        select_ln117_423_reg_1629 <= select_ln117_423_fu_1047_p3;
        select_ln117_427_reg_1639 <= select_ln117_427_fu_1123_p3;
        xor_ln104_reg_1509 <= xor_ln104_fu_554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1158_p65 = 'bx;

assign agg_result_fu_1158_p66 = ((or_ln117_394_fu_1146_p2[0:0] == 1'b1) ? select_ln117_427_reg_1639 : 5'd31);

assign and_ln102_505_fu_691_p2 = (xor_ln104_reg_1509 & icmp_ln86_410_reg_1310_pp0_iter2_reg);

assign and_ln102_506_fu_508_p2 = (icmp_ln86_411_reg_1316 & and_ln102_reg_1464);

assign and_ln102_507_fu_559_p2 = (icmp_ln86_412_reg_1322_pp0_iter1_reg & and_ln104_reg_1474);

assign and_ln102_508_fu_705_p2 = (icmp_ln86_413_reg_1328_pp0_iter2_reg & and_ln102_505_fu_691_p2);

assign and_ln102_509_fu_825_p2 = (icmp_ln86_414_reg_1334_pp0_iter3_reg & and_ln104_79_reg_1549);

assign and_ln102_510_fu_522_p2 = (icmp_ln86_415_reg_1340 & and_ln102_506_fu_508_p2);

assign and_ln102_511_fu_532_p2 = (icmp_ln86_416_reg_1346 & and_ln104_80_fu_517_p2);

assign and_ln102_512_fu_578_p2 = (icmp_ln86_417_reg_1352_pp0_iter1_reg & and_ln102_507_fu_559_p2);

assign and_ln102_513_fu_715_p2 = (icmp_ln86_418_reg_1358_pp0_iter2_reg & and_ln104_81_reg_1521);

assign and_ln102_514_fu_719_p2 = (icmp_ln86_419_reg_1364_pp0_iter2_reg & and_ln102_508_fu_705_p2);

assign and_ln102_515_fu_849_p2 = (icmp_ln86_420_reg_1370_pp0_iter3_reg & and_ln104_82_fu_820_p2);

assign and_ln102_516_fu_967_p2 = (icmp_ln86_421_reg_1376_pp0_iter4_reg & and_ln102_509_reg_1582);

assign and_ln102_517_fu_1060_p2 = (icmp_ln86_422_reg_1382_pp0_iter5_reg & and_ln104_83_reg_1589_pp0_iter5_reg);

assign and_ln102_518_fu_583_p2 = (icmp_ln86_423_reg_1388_pp0_iter1_reg & and_ln102_510_reg_1492);

assign and_ln102_519_fu_537_p2 = (xor_ln104_200_fu_527_p2 & icmp_ln86_424_reg_1393);

assign and_ln102_520_fu_542_p2 = (and_ln102_519_fu_537_p2 & and_ln102_506_fu_508_p2);

assign and_ln102_521_fu_587_p2 = (icmp_ln86_425_reg_1398_pp0_iter1_reg & and_ln102_511_reg_1498);

assign and_ln102_522_fu_591_p2 = (xor_ln104_201_fu_573_p2 & icmp_ln86_426_reg_1403_pp0_iter1_reg);

assign and_ln102_523_fu_596_p2 = (and_ln104_80_reg_1487 & and_ln102_522_fu_591_p2);

assign and_ln102_524_fu_724_p2 = (icmp_ln86_427_reg_1408_pp0_iter2_reg & and_ln102_512_reg_1527);

assign and_ln102_525_fu_728_p2 = (xor_ln104_202_fu_710_p2 & icmp_ln86_428_reg_1414_pp0_iter2_reg);

assign and_ln102_526_fu_733_p2 = (and_ln102_525_fu_728_p2 & and_ln102_507_reg_1515);

assign and_ln102_527_fu_738_p2 = (icmp_ln86_429_reg_1419_pp0_iter2_reg & and_ln102_513_fu_715_p2);

assign and_ln102_528_fu_854_p2 = (xor_ln104_203_fu_839_p2 & icmp_ln86_427_reg_1408_pp0_iter3_reg);

assign and_ln102_529_fu_859_p2 = (and_ln104_81_reg_1521_pp0_iter3_reg & and_ln102_528_fu_854_p2);

assign and_ln102_530_fu_864_p2 = (icmp_ln86_430_reg_1424_pp0_iter3_reg & and_ln102_514_reg_1561);

assign and_ln102_531_fu_868_p2 = (xor_ln104_204_fu_844_p2 & icmp_ln86_431_reg_1429_pp0_iter3_reg);

assign and_ln102_532_fu_873_p2 = (and_ln102_531_fu_868_p2 & and_ln102_508_reg_1555);

assign and_ln102_533_fu_971_p2 = (icmp_ln86_432_reg_1434_pp0_iter4_reg & and_ln102_515_reg_1595);

assign and_ln102_534_fu_975_p2 = (xor_ln104_205_fu_962_p2 & icmp_ln86_433_reg_1439_pp0_iter4_reg);

assign and_ln102_535_fu_980_p2 = (and_ln104_82_reg_1577 & and_ln102_534_fu_975_p2);

assign and_ln102_536_fu_985_p2 = (icmp_ln86_434_reg_1444_pp0_iter4_reg & and_ln102_516_fu_967_p2);

assign and_ln102_537_fu_1064_p2 = (xor_ln104_206_fu_1055_p2 & icmp_ln86_435_reg_1449_pp0_iter5_reg);

assign and_ln102_538_fu_1069_p2 = (and_ln102_537_fu_1064_p2 & and_ln102_509_reg_1582_pp0_iter5_reg);

assign and_ln102_539_fu_1074_p2 = (icmp_ln86_436_reg_1454_pp0_iter5_reg & and_ln102_517_fu_1060_p2);

assign and_ln102_540_fu_1136_p2 = (xor_ln104_207_fu_1131_p2 & icmp_ln86_437_reg_1459_pp0_iter6_reg);

assign and_ln102_541_fu_1141_p2 = (and_ln104_83_reg_1589_pp0_iter6_reg & and_ln102_540_fu_1136_p2);

assign and_ln102_fu_492_p2 = (icmp_ln86_fu_312_p2 & icmp_ln86_409_fu_318_p2);

assign and_ln104_79_fu_700_p2 = (xor_ln104_reg_1509 & xor_ln104_195_fu_695_p2);

assign and_ln104_80_fu_517_p2 = (xor_ln104_196_fu_512_p2 & and_ln102_reg_1464);

assign and_ln104_81_fu_568_p2 = (xor_ln104_197_fu_563_p2 & and_ln104_reg_1474);

assign and_ln104_82_fu_820_p2 = (xor_ln104_198_fu_815_p2 & and_ln102_505_reg_1543);

assign and_ln104_83_fu_834_p2 = (xor_ln104_199_fu_829_p2 & and_ln104_79_reg_1549);

assign and_ln104_fu_503_p2 = (xor_ln104_194_fu_498_p2 & icmp_ln86_reg_1294);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1158_p67;

assign icmp_ln86_409_fu_318_p2 = (($signed(p_read1_int_reg) < $signed(18'd777)) ? 1'b1 : 1'b0);

assign icmp_ln86_410_fu_324_p2 = (($signed(p_read1_int_reg) < $signed(18'd179)) ? 1'b1 : 1'b0);

assign icmp_ln86_411_fu_330_p2 = (($signed(p_read2_int_reg) < $signed(18'd261841)) ? 1'b1 : 1'b0);

assign icmp_ln86_412_fu_336_p2 = (($signed(p_read2_int_reg) < $signed(18'd261465)) ? 1'b1 : 1'b0);

assign icmp_ln86_413_fu_342_p2 = (($signed(p_read7_int_reg) < $signed(18'd1200)) ? 1'b1 : 1'b0);

assign icmp_ln86_414_fu_348_p2 = (($signed(p_read10_int_reg) < $signed(18'd312)) ? 1'b1 : 1'b0);

assign icmp_ln86_415_fu_354_p2 = (($signed(p_read1_int_reg) < $signed(18'd577)) ? 1'b1 : 1'b0);

assign icmp_ln86_416_fu_360_p2 = (($signed(p_read9_int_reg) < $signed(18'd11)) ? 1'b1 : 1'b0);

assign icmp_ln86_417_fu_366_p2 = (($signed(p_read1_int_reg) < $signed(18'd1272)) ? 1'b1 : 1'b0);

assign icmp_ln86_418_fu_372_p2 = (($signed(p_read6_int_reg) < $signed(18'd262085)) ? 1'b1 : 1'b0);

assign icmp_ln86_419_fu_378_p2 = (($signed(p_read4_int_reg) < $signed(18'd3456)) ? 1'b1 : 1'b0);

assign icmp_ln86_420_fu_384_p2 = (($signed(p_read10_int_reg) < $signed(18'd548)) ? 1'b1 : 1'b0);

assign icmp_ln86_421_fu_390_p2 = (($signed(p_read8_int_reg) < $signed(18'd1043)) ? 1'b1 : 1'b0);

assign icmp_ln86_422_fu_396_p2 = (($signed(p_read9_int_reg) < $signed(18'd261438)) ? 1'b1 : 1'b0);

assign icmp_ln86_423_fu_402_p2 = (($signed(p_read10_int_reg) < $signed(18'd261464)) ? 1'b1 : 1'b0);

assign icmp_ln86_424_fu_408_p2 = (($signed(p_read2_int_reg) < $signed(18'd261462)) ? 1'b1 : 1'b0);

assign icmp_ln86_425_fu_414_p2 = (($signed(p_read2_int_reg) < $signed(18'd503)) ? 1'b1 : 1'b0);

assign icmp_ln86_426_fu_420_p2 = (($signed(p_read9_int_reg) < $signed(18'd342)) ? 1'b1 : 1'b0);

assign icmp_ln86_427_fu_426_p2 = (($signed(p_read10_int_reg) < $signed(18'd261133)) ? 1'b1 : 1'b0);

assign icmp_ln86_428_fu_432_p2 = (($signed(p_read2_int_reg) < $signed(18'd259670)) ? 1'b1 : 1'b0);

assign icmp_ln86_429_fu_438_p2 = (($signed(p_read9_int_reg) < $signed(18'd262057)) ? 1'b1 : 1'b0);

assign icmp_ln86_430_fu_444_p2 = (($signed(p_read1_int_reg) < $signed(18'd261535)) ? 1'b1 : 1'b0);

assign icmp_ln86_431_fu_450_p2 = (($signed(p_read2_int_reg) < $signed(18'd906)) ? 1'b1 : 1'b0);

assign icmp_ln86_432_fu_456_p2 = (($signed(p_read3_int_reg) < $signed(18'd261100)) ? 1'b1 : 1'b0);

assign icmp_ln86_433_fu_462_p2 = (($signed(p_read3_int_reg) < $signed(18'd261430)) ? 1'b1 : 1'b0);

assign icmp_ln86_434_fu_468_p2 = (($signed(p_read9_int_reg) < $signed(18'd262102)) ? 1'b1 : 1'b0);

assign icmp_ln86_435_fu_474_p2 = (($signed(p_read9_int_reg) < $signed(18'd260860)) ? 1'b1 : 1'b0);

assign icmp_ln86_436_fu_480_p2 = (($signed(p_read5_int_reg) < $signed(18'd261536)) ? 1'b1 : 1'b0);

assign icmp_ln86_437_fu_486_p2 = (($signed(p_read6_int_reg) < $signed(18'd261466)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_312_p2 = (($signed(p_read10_int_reg) < $signed(18'd261747)) ? 1'b1 : 1'b0);

assign or_ln117_370_fu_629_p2 = (and_ln102_521_fu_587_p2 | and_ln102_506_reg_1480);

assign or_ln117_371_fu_641_p2 = (and_ln102_511_reg_1498 | and_ln102_506_reg_1480);

assign or_ln117_372_fu_653_p2 = (or_ln117_371_fu_641_p2 | and_ln102_523_fu_596_p2);

assign or_ln117_373_fu_743_p2 = (and_ln102_reg_1464_pp0_iter2_reg | and_ln102_524_fu_724_p2);

assign or_ln117_374_fu_686_p2 = (and_ln102_reg_1464_pp0_iter1_reg | and_ln102_512_fu_578_p2);

assign or_ln117_375_fu_755_p2 = (or_ln117_374_reg_1537 | and_ln102_526_fu_733_p2);

assign or_ln117_376_fu_767_p2 = (and_ln102_reg_1464_pp0_iter2_reg | and_ln102_507_reg_1515);

assign or_ln117_377_fu_779_p2 = (or_ln117_376_fu_767_p2 | and_ln102_527_fu_738_p2);

assign or_ln117_378_fu_793_p2 = (or_ln117_376_fu_767_p2 | and_ln102_513_fu_715_p2);

assign or_ln117_379_fu_878_p2 = (or_ln117_378_reg_1567 | and_ln102_529_fu_859_p2);

assign or_ln117_380_fu_894_p2 = (icmp_ln86_reg_1294_pp0_iter3_reg | and_ln102_530_fu_864_p2);

assign or_ln117_381_fu_906_p2 = (icmp_ln86_reg_1294_pp0_iter3_reg | and_ln102_514_reg_1561);

assign or_ln117_382_fu_918_p2 = (or_ln117_381_fu_906_p2 | and_ln102_532_fu_873_p2);

assign or_ln117_383_fu_932_p2 = (icmp_ln86_reg_1294_pp0_iter3_reg | and_ln102_508_reg_1555);

assign or_ln117_384_fu_990_p2 = (or_ln117_383_reg_1600 | and_ln102_533_fu_971_p2);

assign or_ln117_385_fu_952_p2 = (or_ln117_383_fu_932_p2 | and_ln102_515_fu_849_p2);

assign or_ln117_386_fu_1002_p2 = (or_ln117_385_reg_1610 | and_ln102_535_fu_980_p2);

assign or_ln117_387_fu_958_p2 = (icmp_ln86_reg_1294_pp0_iter3_reg | and_ln102_505_reg_1543);

assign or_ln117_388_fu_1022_p2 = (or_ln117_387_reg_1616 | and_ln102_536_fu_985_p2);

assign or_ln117_389_fu_1034_p2 = (or_ln117_387_reg_1616 | and_ln102_516_fu_967_p2);

assign or_ln117_390_fu_1079_p2 = (or_ln117_389_reg_1624 | and_ln102_538_fu_1069_p2);

assign or_ln117_391_fu_1084_p2 = (or_ln117_387_reg_1616_pp0_iter5_reg | and_ln102_509_reg_1582_pp0_iter5_reg);

assign or_ln117_392_fu_1095_p2 = (or_ln117_391_fu_1084_p2 | and_ln102_539_fu_1074_p2);

assign or_ln117_393_fu_1109_p2 = (or_ln117_391_fu_1084_p2 | and_ln102_517_fu_1060_p2);

assign or_ln117_394_fu_1146_p2 = (or_ln117_393_reg_1634 | and_ln102_541_fu_1141_p2);

assign or_ln117_fu_548_p2 = (and_ln102_520_fu_542_p2 | and_ln102_510_fu_522_p2);

assign select_ln117_400_fu_618_p3 = ((or_ln117_reg_1504[0:0] == 1'b1) ? select_ln117_fu_611_p3 : 2'd3);

assign select_ln117_401_fu_634_p3 = ((and_ln102_506_reg_1480[0:0] == 1'b1) ? zext_ln117_43_fu_625_p1 : 3'd4);

assign select_ln117_402_fu_645_p3 = ((or_ln117_370_fu_629_p2[0:0] == 1'b1) ? select_ln117_401_fu_634_p3 : 3'd5);

assign select_ln117_403_fu_659_p3 = ((or_ln117_371_fu_641_p2[0:0] == 1'b1) ? select_ln117_402_fu_645_p3 : 3'd6);

assign select_ln117_404_fu_667_p3 = ((or_ln117_372_fu_653_p2[0:0] == 1'b1) ? select_ln117_403_fu_659_p3 : 3'd7);

assign select_ln117_405_fu_679_p3 = ((and_ln102_reg_1464_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_44_fu_675_p1 : 4'd8);

assign select_ln117_406_fu_748_p3 = ((or_ln117_373_fu_743_p2[0:0] == 1'b1) ? select_ln117_405_reg_1532 : 4'd9);

assign select_ln117_407_fu_760_p3 = ((or_ln117_374_reg_1537[0:0] == 1'b1) ? select_ln117_406_fu_748_p3 : 4'd10);

assign select_ln117_408_fu_771_p3 = ((or_ln117_375_fu_755_p2[0:0] == 1'b1) ? select_ln117_407_fu_760_p3 : 4'd11);

assign select_ln117_409_fu_785_p3 = ((or_ln117_376_fu_767_p2[0:0] == 1'b1) ? select_ln117_408_fu_771_p3 : 4'd12);

assign select_ln117_410_fu_799_p3 = ((or_ln117_377_fu_779_p2[0:0] == 1'b1) ? select_ln117_409_fu_785_p3 : 4'd13);

assign select_ln117_411_fu_807_p3 = ((or_ln117_378_fu_793_p2[0:0] == 1'b1) ? select_ln117_410_fu_799_p3 : 4'd14);

assign select_ln117_412_fu_883_p3 = ((or_ln117_379_fu_878_p2[0:0] == 1'b1) ? select_ln117_411_reg_1572 : 4'd15);

assign select_ln117_413_fu_899_p3 = ((icmp_ln86_reg_1294_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_45_fu_890_p1 : 5'd16);

assign select_ln117_414_fu_910_p3 = ((or_ln117_380_fu_894_p2[0:0] == 1'b1) ? select_ln117_413_fu_899_p3 : 5'd17);

assign select_ln117_415_fu_924_p3 = ((or_ln117_381_fu_906_p2[0:0] == 1'b1) ? select_ln117_414_fu_910_p3 : 5'd18);

assign select_ln117_416_fu_936_p3 = ((or_ln117_382_fu_918_p2[0:0] == 1'b1) ? select_ln117_415_fu_924_p3 : 5'd19);

assign select_ln117_417_fu_944_p3 = ((or_ln117_383_fu_932_p2[0:0] == 1'b1) ? select_ln117_416_fu_936_p3 : 5'd20);

assign select_ln117_418_fu_995_p3 = ((or_ln117_384_fu_990_p2[0:0] == 1'b1) ? select_ln117_417_reg_1605 : 5'd21);

assign select_ln117_419_fu_1007_p3 = ((or_ln117_385_reg_1610[0:0] == 1'b1) ? select_ln117_418_fu_995_p3 : 5'd22);

assign select_ln117_420_fu_1014_p3 = ((or_ln117_386_fu_1002_p2[0:0] == 1'b1) ? select_ln117_419_fu_1007_p3 : 5'd23);

assign select_ln117_421_fu_1027_p3 = ((or_ln117_387_reg_1616[0:0] == 1'b1) ? select_ln117_420_fu_1014_p3 : 5'd24);

assign select_ln117_422_fu_1039_p3 = ((or_ln117_388_fu_1022_p2[0:0] == 1'b1) ? select_ln117_421_fu_1027_p3 : 5'd25);

assign select_ln117_423_fu_1047_p3 = ((or_ln117_389_fu_1034_p2[0:0] == 1'b1) ? select_ln117_422_fu_1039_p3 : 5'd26);

assign select_ln117_424_fu_1088_p3 = ((or_ln117_390_fu_1079_p2[0:0] == 1'b1) ? select_ln117_423_reg_1629 : 5'd27);

assign select_ln117_425_fu_1101_p3 = ((or_ln117_391_fu_1084_p2[0:0] == 1'b1) ? select_ln117_424_fu_1088_p3 : 5'd28);

assign select_ln117_426_fu_1115_p3 = ((or_ln117_392_fu_1095_p2[0:0] == 1'b1) ? select_ln117_425_fu_1101_p3 : 5'd29);

assign select_ln117_427_fu_1123_p3 = ((or_ln117_393_fu_1109_p2[0:0] == 1'b1) ? select_ln117_426_fu_1115_p3 : 5'd30);

assign select_ln117_fu_611_p3 = ((and_ln102_510_reg_1492[0:0] == 1'b1) ? zext_ln117_fu_607_p1 : 2'd2);

assign xor_ln104_194_fu_498_p2 = (icmp_ln86_409_reg_1305 ^ 1'd1);

assign xor_ln104_195_fu_695_p2 = (icmp_ln86_410_reg_1310_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_196_fu_512_p2 = (icmp_ln86_411_reg_1316 ^ 1'd1);

assign xor_ln104_197_fu_563_p2 = (icmp_ln86_412_reg_1322_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_198_fu_815_p2 = (icmp_ln86_413_reg_1328_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_199_fu_829_p2 = (icmp_ln86_414_reg_1334_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_200_fu_527_p2 = (icmp_ln86_415_reg_1340 ^ 1'd1);

assign xor_ln104_201_fu_573_p2 = (icmp_ln86_416_reg_1346_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_202_fu_710_p2 = (icmp_ln86_417_reg_1352_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_203_fu_839_p2 = (icmp_ln86_418_reg_1358_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_204_fu_844_p2 = (icmp_ln86_419_reg_1364_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_205_fu_962_p2 = (icmp_ln86_420_reg_1370_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_206_fu_1055_p2 = (icmp_ln86_421_reg_1376_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_207_fu_1131_p2 = (icmp_ln86_422_reg_1382_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_554_p2 = (icmp_ln86_reg_1294_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_601_p2 = (1'd1 ^ and_ln102_518_fu_583_p2);

assign zext_ln117_43_fu_625_p1 = select_ln117_400_fu_618_p3;

assign zext_ln117_44_fu_675_p1 = select_ln117_404_fu_667_p3;

assign zext_ln117_45_fu_890_p1 = select_ln117_412_fu_883_p3;

assign zext_ln117_fu_607_p1 = xor_ln117_fu_601_p2;

endmodule //conifer_jettag_accelerator_decision_function_85
