{"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2303,3201,61,0,0],"details":[{"text":"Global interconnect for 4 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 4 global loads and 2 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[1053,3549,0,0,316],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[112,576,0,0,0],"details":[{"text":"Type: Shift Register (16 or fewer tap points)","type":"text"},{"text":"16 registers of width 32 bits and depth 1","type":"text"},{"text":"Shift Register,\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'a' (loop_coalesce.cpp:58)","type":"resource"},{"data":[112,576,0,0,0],"details":[{"text":"Type: Shift Register (16 or fewer tap points)","type":"text"},{"text":"16 registers of width 32 bits and depth 1","type":"text"},{"text":"Shift Register,\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'b' (loop_coalesce.cpp:59)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (loop_coalesce.cpp:66)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (loop_coalesce.cpp:80)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (loop_coalesce.cpp:92)","type":"resource"},{"data":[28,272,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"4 registers of width 64 bits and depth 1","type":"text"},{"text":"Register,\n4 regs, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'idx' (loop_coalesce.cpp:57)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'j' (loop_coalesce.cpp:67)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'j' (loop_coalesce.cpp:81)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'j' (loop_coalesce.cpp:93)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'k' (loop_coalesce.cpp:83)","type":"resource"},{"data":[224,1152,0,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"32 registers of width 32 bits and depth 1","type":"text"},{"text":"Shift Register,\n32 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'tmp' (loop_coalesce.cpp:60)","type":"resource"},{"children":[{"count":10,"data":[706,5830,3,0,84],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":12,"data":[1056,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"},{"count":32,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Compare","type":"resource"},{"count":2,"data":[128,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Or","type":"resource"}],"data":[1966,5831,3,0,84],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":83}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:83","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"32-bit Floating-point Accumulator","type":"resource"},{"count":2,"data":[192,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"llvm.fpga.case","type":"resource"},{"count":8,"data":[168,8,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"64-bit Integer Compare","type":"resource"}],"data":[360,40,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":84}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:84","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":92}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":93}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"94"}]],"name":"Store","type":"resource"},{"count":1,"data":[96,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"94"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[487,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":94}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:94","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"66"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":66}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:66","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[168,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"Load","type":"resource"}],"data":[1088,2562,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":68}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:68","type":"resource"},{"children":[{"count":"1","data":[0,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"69"}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"69"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"69"}]],"name":"Load","type":"resource"}],"data":[920,2562,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":69}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:69","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"67"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"67"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"67"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"67"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":67}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:67","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"70"}]],"name":"32-bit Select","type":"resource"}],"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":70}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:70","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"80"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":80}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"81"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":81}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:81","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"86"}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"86"}]],"name":"32-bit Select","type":"resource"}],"data":[416,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":86}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:86","type":"resource"}],"compute_units":1,"data":[8637,22697,33,1,441],"debug":[[{"filename":"loop_coalesce.cpp","line":57}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelCompute<1>","total_kernel_resources":[8637,22697,33,1,441],"total_percent":[3.18143,2.04319,1.32824,1.21637,0.0658762],"type":"function"},{"children":[{"data":[861,2243,0,0,61],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[112,576,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'a' (loop_coalesce.cpp:58)","type":"resource"},{"data":[112,576,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'b' (loop_coalesce.cpp:59)","type":"resource"},{"data":[14,75,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'k' (loop_coalesce.cpp:83)","type":"resource"},{"data":[784,3856,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 bits and depth 1","type":"text"},{"text":"16 registers of width 32 bits and depth 4","type":"text"},{"text":"Register,\n16 regs, 32 width by 1 depth,\n16 regs, 32 width by 4 depth","type":"brief"}],"name":"Private Variable: \n - 'tmp' (loop_coalesce.cpp:60)","type":"resource"},{"children":[{"count":7,"data":[431,2988,2,0,40],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":30,"data":[30,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Compare","type":"resource"},{"count":2,"data":[128,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Or","type":"resource"},{"count":12,"data":[1056,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"}],"data":[1687,2988,2,0,40],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[168,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"68"}]],"name":"Load","type":"resource"}],"data":[1088,2562,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":68}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:68","type":"resource"},{"children":[{"count":"1","data":[0,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"69"}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"69"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"69"}]],"name":"Load","type":"resource"}],"data":[920,2562,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":69}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:69","type":"resource"},{"children":[{"count":"1","data":[0,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"70"}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"70"}]],"name":"32-bit Select","type":"resource"}],"data":[416,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":70}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:70","type":"resource"},{"children":[{"count":4,"data":[204,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"57"}]],"name":"64-bit Select","type":"resource"}],"data":[204,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":57}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:57","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"58"}]],"name":"3-bit Select","type":"resource"}],"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":58}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:58","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"66"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"66"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"66"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"66"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[51,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"66"}]],"name":"64-bit Select","type":"resource"}],"data":[59,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":66}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:66","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"67"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"67"}]],"name":"64-bit Select","type":"resource"}],"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":67}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:67","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2.5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"60"}]],"name":"3-bit Select","type":"resource"},{"count":16,"data":[286,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"60"}]],"name":"32-bit Select","type":"resource"}],"data":[288.5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":60}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:60","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"80"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"80"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[51,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"80"}]],"name":"64-bit Select","type":"resource"}],"data":[53,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":80}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"81"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"81"}]],"name":"64-bit Select","type":"resource"}],"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":81}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:81","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2.5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"3-bit Select","type":"resource"},{"count":10,"data":[130,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[168,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"32-bit Floating-point Accumulator","type":"resource"},{"count":2,"data":[192,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"84"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[492.5,32,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":84}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:84","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[1,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"86"}]],"name":"State","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"86"}]],"name":"32-bit Select","type":"resource"}],"data":[513,1024,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":86}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:86","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"83"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":83}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:83","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[51,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"92"}]],"name":"64-bit Select","type":"resource"}],"data":[62,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":92}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"93"}]],"name":"64-bit Select","type":"resource"}],"data":[35,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":93}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"94"}]],"name":"Store","type":"resource"},{"count":1,"data":[96,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":"94"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[487,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp","line":94}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/loop_coalesce/build/src/loop_coalesce.cpp:94","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9602,21546,32,1,142],"debug":[[{"filename":"loop_coalesce.cpp","line":58}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelCompute<2>","total_kernel_resources":[9602,21546,32,1,142],"total_percent":[2.61312,1.45623,1.26088,1.17951,0.0658762],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[20542,47511,128,2,583],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[200492,406083,620,125,583],"total_percent":[47.0479,24.8305,23.7642,22.8529,8.23452],"type":"module"}