# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do RestadorParametrizadoN_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is amv22@ALEXTW.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying C:/intelFPGA/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/amv22/Dev/repos/Problema\ #3 {C:/Users/amv22/Dev/repos/Problema #3/RestadorParametrizadoN.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:42:33 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/amv22/Dev/repos/Problema #3" C:/Users/amv22/Dev/repos/Problema #3/RestadorParametrizadoN.sv 
# -- Compiling module Restador
# -- Compiling module Binario_a_BCD
# -- Compiling module Decodificador7Segmentos
# -- Compiling module RestadorParametrizableN
# 
# Top level modules:
# 	RestadorParametrizableN
# End time: 14:42:33 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/amv22/Dev/repos/Problema\ #3 {C:/Users/amv22/Dev/repos/Problema #3/RestadorParametrizadoN_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:42:33 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/amv22/Dev/repos/Problema #3" C:/Users/amv22/Dev/repos/Problema #3/RestadorParametrizadoN_tb.sv 
# -- Compiling module Restador_tb
# 
# Top level modules:
# 	Restador_tb
# End time: 14:42:33 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Restador_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Restador_tb 
# Start time: 14:42:33 on Mar 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Restador_tb(fast)
# Loading work.Restador(fast)
# Loading work.Restador(fast__1)
# Loading work.Restador(fast__2)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: amv22  Hostname: ALEXTW  ProcessID: 16628
#           Attempting to use alternate WLF file "./wlft4v63fy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4v63fy
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 2-bit: Valor inicial = 3
# 2-bit: Después de 1 resta = 2
# 2-bit: Después de 2 restas = 1
# 2-bit: Después de reset = 3
# 4-bit: Valor inicial = 13
# 4-bit: Después de 1 resta = 12
# 4-bit: Después de 2 restas = 11
# 4-bit: Después de reset = 13
# 6-bit: Valor inicial = 47
# 6-bit: Después de 1 resta = 46
# 6-bit: Después de 2 restas = 45
# 6-bit: Después de reset = 47
# ** Note: $finish    : C:/Users/amv22/Dev/repos/Problema #3/RestadorParametrizadoN_tb.sv(123)
#    Time: 402 ps  Iteration: 0  Instance: /Restador_tb
# 1
# Break in Module Restador_tb at C:/Users/amv22/Dev/repos/Problema #3/RestadorParametrizadoN_tb.sv line 123
# End time: 14:43:11 on Mar 11,2025, Elapsed time: 0:00:38
# Errors: 0, Warnings: 3
