/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [13:0] _03_;
  wire [3:0] _04_;
  reg [3:0] _05_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [20:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [42:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_61z;
  wire [11:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_4z[2] ? in_data[13] : celloutsig_0_8z;
  assign celloutsig_0_20z = celloutsig_0_16z ? celloutsig_0_18z[1] : celloutsig_0_13z[6];
  assign celloutsig_0_21z = celloutsig_0_20z ? celloutsig_0_5z : celloutsig_0_13z[6];
  assign celloutsig_1_5z = ~(_00_ & celloutsig_1_1z);
  assign celloutsig_0_11z = ~(celloutsig_0_0z & in_data[85]);
  assign celloutsig_0_16z = ~(celloutsig_0_15z & celloutsig_0_1z[14]);
  assign celloutsig_0_3z = !(celloutsig_0_1z[6] ? celloutsig_0_2z : in_data[10]);
  assign celloutsig_0_34z = !(_01_ ? celloutsig_0_20z : celloutsig_0_14z[15]);
  assign celloutsig_1_8z = !(celloutsig_1_7z[3] ? celloutsig_1_2z[3] : in_data[160]);
  assign celloutsig_0_59z = ~celloutsig_0_28z[4];
  assign celloutsig_0_72z = ~celloutsig_0_70z;
  assign celloutsig_1_9z = ~celloutsig_1_3z;
  assign celloutsig_0_65z = ~((celloutsig_0_23z[13] | celloutsig_0_43z) & _02_);
  assign celloutsig_0_0z = in_data[56] | ~(in_data[88]);
  assign celloutsig_0_42z = celloutsig_0_11z | ~(celloutsig_0_28z[1]);
  assign celloutsig_0_7z = celloutsig_0_4z[2] | ~(celloutsig_0_5z);
  assign celloutsig_0_30z = celloutsig_0_3z ^ celloutsig_0_1z[11];
  assign celloutsig_0_41z = celloutsig_0_25z[5] ^ celloutsig_0_12z;
  assign celloutsig_1_18z = celloutsig_1_17z[6] ^ in_data[167];
  assign celloutsig_0_19z = celloutsig_0_15z ^ in_data[6];
  assign celloutsig_0_2z = in_data[93] ^ in_data[14];
  assign celloutsig_0_29z = celloutsig_0_27z[1] ^ celloutsig_0_9z;
  assign celloutsig_0_33z = ~(in_data[29] ^ celloutsig_0_14z[2]);
  reg [3:0] _29_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _29_ <= 4'h0;
    else _29_ <= celloutsig_0_64z[8:5];
  assign out_data[3:0] = _29_;
  reg [13:0] _30_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _30_ <= 14'h0000;
    else _30_ <= in_data[156:143];
  assign { _03_[13:1], _00_ } = _30_;
  reg [3:0] _31_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _31_ <= 4'h0;
    else _31_ <= celloutsig_0_22z[6:3];
  assign { _02_, _04_[2], _01_, _04_[0] } = _31_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 4'h0;
    else _05_ <= celloutsig_0_23z[18:15];
  assign celloutsig_1_12z = { in_data[180:179], celloutsig_1_11z, celloutsig_1_3z } & celloutsig_1_6z[9:6];
  assign celloutsig_0_10z = in_data[23:19] & { celloutsig_0_1z[6:4], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_36z = { celloutsig_0_27z[4:3], celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, celloutsig_0_35z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_33z, celloutsig_0_21z };
  assign celloutsig_1_2z = in_data[169:165] / { 1'h1, in_data[141:138] };
  assign celloutsig_1_6z = { _03_[9:1], _00_, celloutsig_1_5z } / { 1'h1, _03_[12:3] };
  assign celloutsig_0_22z = { celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_20z } / { 1'h1, celloutsig_0_13z[7], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_7z[5:3], celloutsig_1_8z, celloutsig_1_6z } == { _03_[13:1], _00_, celloutsig_1_1z };
  assign celloutsig_0_35z = { celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_22z } && 1'h1;
  assign celloutsig_1_3z = in_data[171:142] || { in_data[134:119], _03_[13:1], _00_ };
  assign celloutsig_0_4z = - { celloutsig_0_1z[6:4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_25z = - { celloutsig_0_14z[7:3], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_11z = { in_data[171], celloutsig_1_2z, celloutsig_1_8z } !== { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_61z = celloutsig_0_36z[39:33] | { celloutsig_0_28z[2:1], celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_34z, celloutsig_0_30z };
  assign celloutsig_1_19z = { celloutsig_1_14z[3:1], celloutsig_1_5z } | { celloutsig_1_2z[3:2], celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_13z = { celloutsig_0_1z[15:12], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_6z } | { in_data[54:47], celloutsig_0_12z };
  assign celloutsig_0_28z = celloutsig_0_14z[7:3] | { celloutsig_0_14z[3:0], celloutsig_0_3z };
  assign celloutsig_0_32z = & { _05_, celloutsig_0_16z, celloutsig_0_8z, in_data[35:28] };
  assign celloutsig_0_52z = & { _05_, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_14z[10:1], celloutsig_0_9z, celloutsig_0_8z, in_data[35:28] };
  assign celloutsig_0_6z = celloutsig_0_3z & celloutsig_0_0z;
  assign celloutsig_1_1z = _03_[7] & _00_;
  assign celloutsig_0_12z = celloutsig_0_10z[3] & celloutsig_0_9z;
  assign celloutsig_0_43z = | { celloutsig_0_42z, celloutsig_0_29z, celloutsig_0_22z[2], celloutsig_0_0z };
  assign celloutsig_0_5z = | celloutsig_0_1z[6:0];
  assign celloutsig_1_4z = _03_[13:7] <<< { celloutsig_1_2z[4:3], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_4z[3:1], celloutsig_1_2z, celloutsig_1_1z } <<< { celloutsig_1_2z[2:0], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_8z } <<< celloutsig_1_4z[3:0];
  assign celloutsig_1_17z = { _03_[9:7], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_11z } <<< { celloutsig_1_2z[2:1], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_27z = { celloutsig_0_20z, _02_, _04_[2], _01_, _04_[0], celloutsig_0_15z } <<< celloutsig_0_23z[9:4];
  assign celloutsig_0_1z = { in_data[84:71], celloutsig_0_0z, celloutsig_0_0z } >>> in_data[95:80];
  assign celloutsig_0_64z = { celloutsig_0_36z[2], celloutsig_0_10z, celloutsig_0_59z, celloutsig_0_41z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_34z, celloutsig_0_52z } ~^ { celloutsig_0_23z[10:8], celloutsig_0_20z, celloutsig_0_34z, celloutsig_0_25z };
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z } ~^ { celloutsig_0_1z[15:1], celloutsig_0_12z };
  assign celloutsig_0_18z = celloutsig_0_13z[6:3] ^ { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_23z = { in_data[72:59], celloutsig_0_4z } ^ { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_70z = ~((celloutsig_0_2z & celloutsig_0_4z[0]) | (celloutsig_0_65z & celloutsig_0_61z[3]));
  assign celloutsig_0_8z = ~((celloutsig_0_4z[4] & celloutsig_0_4z[0]) | (celloutsig_0_5z & celloutsig_0_7z));
  assign celloutsig_0_15z = ~((celloutsig_0_14z[14] & celloutsig_0_2z) | (celloutsig_0_3z & celloutsig_0_0z));
  assign _03_[0] = _00_;
  assign { _04_[3], _04_[1] } = { _02_, _01_ };
  assign { out_data[128], out_data[99:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z };
endmodule
