xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
axi_bram_ctrl_v4_1_rfs.vhd,vhdl,axi_bram_ctrl_v4_1_4,../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd,incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
axi_controller_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/axi_controller/ip/axi_controller_axi_bram_ctrl_0_0/sim/axi_controller_axi_bram_ctrl_0_0.vhd,incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/2985/simulation/blk_mem_gen_v8_4.v,incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
axi_controller_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/axi_controller/ip/axi_controller_blk_mem_gen_0_0/sim/axi_controller_blk_mem_gen_0_0.v,incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
axi_controller.v,verilog,xil_defaultlib,../../../bd/axi_controller/sim/axi_controller.v,incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
axi_controller_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/axi_controller/ip/axi_controller_clk_wiz_0_0/axi_controller_clk_wiz_0_0_clk_wiz.v,incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
axi_controller_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/axi_controller/ip/axi_controller_clk_wiz_0_0/axi_controller_clk_wiz_0_0.v,incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"incdir="../../../../assignment_3_parta_a.gen/sources_1/bd/axi_controller/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
